Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Fri Feb  7 12:54:22 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_synth/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.053ns  (logic 4.908ns (24.475%)  route 15.145ns (75.524%))
  Logic Levels:           28  (CARRY4=3 LUT3=3 LUT4=1 LUT5=9 LUT6=12)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 14.422 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.584    -1.569    i_ariane/i_cva6/csr_regfile_i/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/csr_regfile_i/pmpaddr_q_reg[5][0]/Q
                         net (fo=24, unplaced)        1.029    -0.062    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___12_i_47[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___110/O
                         net (fo=5, unplaced)         0.477     0.710    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][0]
                         LUT6 (Prop_lut6_I3_O)        0.124     0.834 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111/O
                         net (fo=2, unplaced)         0.460     1.294    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___111_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.418 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112/O
                         net (fo=5, unplaced)         0.477     1.895    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___112_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.019 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___113/O
                         net (fo=4, unplaced)         0.473     2.492    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][17]
                         LUT3 (Prop_lut3_I2_O)        0.124     2.616 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___114/O
                         net (fo=5, unplaced)         0.477     3.093    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][19]
                         LUT5 (Prop_lut5_I2_O)        0.124     3.217 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___115/O
                         net (fo=5, unplaced)         0.477     3.694    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[5][23]
                         LUT3 (Prop_lut3_I2_O)        0.116     3.810 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___117/O
                         net (fo=3, unplaced)         0.467     4.277    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_61__3
                         LUT6 (Prop_lut6_I4_O)        0.124     4.401 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175/O
                         net (fo=1, unplaced)         0.000     4.401    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_175_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.934 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62/CO[3]
                         net (fo=1, unplaced)         0.918     5.852    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/gen_register.d_o_reg[35]_i_62_n_0
                         LUT5 (Prop_lut5_I0_O)        0.116     5.968 r  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_17/O
                         net (fo=1, unplaced)         0.449     6.417    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_7_in
                         LUT6 (Prop_lut6_I5_O)        0.124     6.541 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7/O
                         net (fo=1, unplaced)         0.902     7.443    i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.567 f  i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[35]_i_4/O
                         net (fo=36, unplaced)        0.523     8.090    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.214 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3/O
                         net (fo=3, unplaced)         0.467     8.681    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_3_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     8.805 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=177, unplaced)       0.563     9.368    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
                         LUT5 (Prop_lut5_I0_O)        0.124     9.492 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/FSM_sequential_state_q[1]_i_3__2/O
                         net (fo=12, unplaced)        0.497     9.989    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
                         LUT5 (Prop_lut5_I1_O)        0.116    10.105 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___125_i_2/O
                         net (fo=22, unplaced)        0.511    10.616    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.740 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i___134_i_1/O
                         net (fo=1, unplaced)         0.449    11.189    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_381
                         LUT4 (Prop_lut4_I3_O)        0.124    11.313 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___134/O
                         net (fo=3, unplaced)         0.920    12.233    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_6
                         LUT6 (Prop_lut6_I0_O)        0.124    12.357 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9/O
                         net (fo=1, unplaced)         0.000    12.357    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.890 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    12.899    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.016 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, unplaced)         0.929    13.945    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.124    14.069 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[0].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/i___121_i_1/O
                         net (fo=9, unplaced)         0.490    14.559    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.683 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/address_off_q[3]_i_2/O
                         net (fo=17, unplaced)        0.505    15.188    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/tag_valid_q_reg
                         LUT3 (Prop_lut3_I1_O)        0.124    15.312 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl/i___111_i_10/O
                         net (fo=2, unplaced)         0.460    15.772    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/rd_off[0]_122[0]
                         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___237_i_6/O
                         net (fo=1, unplaced)         0.449    16.345    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    16.469 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_i_3/O
                         net (fo=5, unplaced)         0.477    16.946    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
                         LUT5 (Prop_lut5_I4_O)        0.124    17.070 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___239/O
                         net (fo=9, unplaced)         0.490    17.560    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.124    17.684 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_5__4/O
                         net (fo=2, unplaced)         0.800    18.484    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[4]
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.510    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    13.132 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    13.892    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    13.983 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17303, unplaced)     0.439    14.422    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
                         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.531    14.952    
                         clock uncertainty           -0.082    14.870    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.304    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -4.179    




