INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/AlfredZhang/Desktop/Bristol_FPGA_lab/Coursework/Part1/part1_task2_4/part1_task2_4.srcs/sources_1/new/AddressGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddressGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/AlfredZhang/Desktop/Bristol_FPGA_lab/Coursework/Part1/part1_task2_4/part1_task2_4.srcs/sources_1/new/FIRFilter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIRFilter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/AlfredZhang/Desktop/Bristol_FPGA_lab/Coursework/Part1/part1_task2_4/part1_task2_4.srcs/sources_1/new/dataROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/AlfredZhang/Desktop/Bristol_FPGA_lab/Coursework/Part1/part1_task2_4/part1_task2_4.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
