git clone --depth 1 --no-tags https://github.com/tkuwheel/robot_experiment_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689894708
git clone --depth 1 --no-tags https://github.com/adianoadi/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687233646
git clone --depth 1 --no-tags https://github.com/AniruddhaN2203/pes_ripple_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687401432
git clone --depth 1 --no-tags https://github.com/Pinigelbard/Mealy_seq_001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690027231
git clone --depth 1 --no-tags https://github.com/alegiord1125/test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691761673
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688432783
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688879275
git clone --depth 1 --no-tags https://github.com/silidada/openIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688856551
git clone --depth 1 --no-tags https://github.com/Peanut-Puff/FlappyBird_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688517750
git clone --depth 1 --no-tags https://github.com/Abdulrahmmann18/Spartan6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690788792
git clone --depth 1 --no-tags https://github.com/hrushigirme/riscv_base_integer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690702066
git clone --depth 1 --no-tags https://github.com/chandanabgowda/Half_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690670531
git clone --depth 1 --no-tags https://github.com/TadeasK/APS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686095055
git clone --depth 1 --no-tags https://github.com/BelousovAD/Programmable-logic-integrated-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686238470
git clone --depth 1 --no-tags https://github.com/tututugege/ucas-cod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686273785
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/carry_look_ahead_adder_project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685477329
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/linear_feedback_shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685472168
git clone --depth 1 --no-tags https://github.com/FordHBennett/ECEN_449.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685727480
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/Register_File.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684965814
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/halfadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685376718
git clone --depth 1 --no-tags https://github.com/GauthamMulay/pes_gccounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686850140
git clone --depth 1 --no-tags https://github.com/Spoorthi102003/pes_asic_class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686058962
git clone --depth 1 --no-tags https://github.com/jkhlim125/urop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685825026
git clone --depth 1 --no-tags https://github.com/dsingla54/pes_elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685895725
git clone --depth 1 --no-tags https://github.com/2Martina/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685900560
git clone --depth 1 --no-tags https://github.com/Broyiii/MBIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692089308
git clone --depth 1 --no-tags https://github.com/princepavanm/exp_svg_cxl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691532839
git clone --depth 1 --no-tags https://github.com/rohann-9/FPGAspeaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686208055
git clone --depth 1 --no-tags https://github.com/Hassan-2k03/DDCO-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686247606
git clone --depth 1 --no-tags https://github.com/xiayu87/sg-sw-sahb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689878752
git clone --depth 1 --no-tags https://github.com/Dash-Priyabrata/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690379396
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/DSP-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687707550
git clone --depth 1 --no-tags https://github.com/FatmaAshraf76/ALSU-Arithmatic_Logic_Shift_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686649744
git clone --depth 1 --no-tags https://github.com/Omarafifi1/traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686650153
git clone --depth 1 --no-tags https://github.com/vuklazovic/Implementacija-neuronske-mreze-na-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687547470
git clone --depth 1 --no-tags https://github.com/tom21487/elevator-queue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687153830
git clone --depth 1 --no-tags https://github.com/MagdyMGZ/Digital-IC-Design-Using-Verilog-HDL-Vivado-FPGA-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687482163
git clone --depth 1 --no-tags https://github.com/CatKingWoof/SOC_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692304867
git clone --depth 1 --no-tags https://github.com/yasharthparas/UART-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692441073
git clone --depth 1 --no-tags https://github.com/SoHam-56/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692462871
git clone --depth 1 --no-tags https://github.com/Muhammadussain/Single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692537105
git clone --depth 1 --no-tags https://github.com/rtll666/ges_recognize.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688939230
git clone --depth 1 --no-tags https://github.com/CXF233/pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689522364
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab4-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690092566
git clone --depth 1 --no-tags https://github.com/Howie354/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690075604
git clone --depth 1 --no-tags https://github.com/YashChavda777/4-into-1-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686573927
git clone --depth 1 --no-tags https://github.com/m7md5303/S_S_D_C_C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686170450
git clone --depth 1 --no-tags https://github.com/kaung-minkhant/auston.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686251855
git clone --depth 1 --no-tags https://github.com/KKiranR/pes_RISCV_Control_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686225034
git clone --depth 1 --no-tags https://github.com/naveenkmr22/16Bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686341513
git clone --depth 1 --no-tags https://github.com/udayM-design/pes_reverse_vector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686008821
git clone --depth 1 --no-tags https://github.com/HazimAdel/Three-Digit-Lock-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686715357
git clone --depth 1 --no-tags https://github.com/DHARAMSAR/riscv_base_integer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690701898
git clone --depth 1 --no-tags https://github.com/Arnav-Aeon/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690816587
git clone --depth 1 --no-tags https://github.com/demonstrateYang/Y86-64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690429231
git clone --depth 1 --no-tags https://github.com/saisanwariya/MACC-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691695530
git clone --depth 1 --no-tags https://github.com/lml20000131/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689327492
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689653457
git clone --depth 1 --no-tags https://github.com/SnehashreeHazra/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692024972
git clone --depth 1 --no-tags https://github.com/YucehanDemir/Quartus_Intel_FPGA_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690260728
git clone --depth 1 --no-tags https://github.com/Ashborn-SM/100-days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690694074
git clone --depth 1 --no-tags https://github.com/JPMoore27/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692264621
git clone --depth 1 --no-tags https://github.com/Astrid91/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692333228
git clone --depth 1 --no-tags https://github.com/tpwrules/de10_nano_nixos_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686780929
git clone --depth 1 --no-tags https://github.com/yazmrt/rectangular_shift_and_add_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688659116
git clone --depth 1 --no-tags https://github.com/urielcho/enigmaes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688481470
git clone --depth 1 --no-tags https://github.com/vishakh567/parallel-dec-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687138783
git clone --depth 1 --no-tags https://github.com/Mplaban/Car-Count-system-in-parking-lot-using-FPGA--.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687141455
git clone --depth 1 --no-tags https://github.com/YashChavda777/demux-1_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687293460
git clone --depth 1 --no-tags https://github.com/Akshat-Gupta19/Basic-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689055722
git clone --depth 1 --no-tags https://github.com/brian1062/ALU_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688508374
git clone --depth 1 --no-tags https://github.com/dgklasdn/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691913723
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/major_project_APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685493744
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/T_flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685467249
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/ALU_project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685476193
git clone --depth 1 --no-tags https://github.com/pruthvigithubsai/digital-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685556559
git clone --depth 1 --no-tags https://github.com/efabless/EF_DAC1001_DI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686644438
git clone --depth 1 --no-tags https://github.com/pouman54/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689537743
git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684838814
git clone --depth 1 --no-tags https://github.com/JackeyUi/SoC_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691503387
git clone --depth 1 --no-tags https://github.com/leolin0501/soclab.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692503544
git clone --depth 1 --no-tags https://github.com/ThomasRen2077/Tiny_RISC_ISA_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690331584
git clone --depth 1 --no-tags https://github.com/Chia-Yu-Kuo/Graduation-Project-AI-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689634182
git clone --depth 1 --no-tags https://github.com/SamaraneGabriel/AC-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688631624
git clone --depth 1 --no-tags https://github.com/dbrettcom/motor_modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691878920
git clone --depth 1 --no-tags https://github.com/wakky92/pipelined-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691973351
git clone --depth 1 --no-tags https://github.com/Yi-Jun-Wang/CO_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692092112
git clone --depth 1 --no-tags https://github.com/idea-fasoc/platforms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692069457
git clone --depth 1 --no-tags https://github.com/mauriya0202/pes_pd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692073532
git clone --depth 1 --no-tags https://github.com/avmaris/verilogsemple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685271951
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/d_flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685466668
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/4bit_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685457104
git clone --depth 1 --no-tags https://github.com/shahdramez2/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685696517
git clone --depth 1 --no-tags https://github.com/SogolGoodarzi/Restoring-and-Non-Restoring-Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686604531
git clone --depth 1 --no-tags https://github.com/ShreyasSAdmar/PES_Sequential_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685899687
git clone --depth 1 --no-tags https://github.com/Akshay1000101/pes_sipo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685895625
git clone --depth 1 --no-tags https://github.com/tonynamy/CSE3016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686978861
