$date
	Thu Feb 29 16:21:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module load_store_tb $end
$var wire 32 ! load_val [31:0] $end
$var reg 1 " clk $end
$var reg 1 # ld_str $end
$var reg 5 $ register_addr [4:0] $end
$var reg 1 % reset $end
$var reg 32 & store_val [31:0] $end
$scope module load_str $end
$var wire 1 " clk $end
$var wire 1 # ld_str $end
$var wire 5 ' register_addr [4:0] $end
$var wire 1 % reset $end
$var wire 32 ( store_val [31:0] $end
$var reg 1 ) index $end
$var reg 32 * load_val [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
0)
b10 (
b0 '
b10 &
0%
b0 $
0#
0"
bx !
$end
#10
1"
#20
0"
b11 &
b11 (
b100 $
b100 '
#30
1"
#40
0"
#50
b11 !
b11 *
1"
b0 &
b0 (
b0 $
b0 '
1#
#60
0"
#70
1"
b100 $
b100 '
#80
0"
#90
1"
