// Used for the PGO compile flow
// based on zephyr3 L5640@2.27GHz



sim = {
  //maxTotalInstrs = 100000000L;
  phaseLength = 10000;
  statsPhaseInterval = 100;
  //maxTotalInstrs = 100000000L;
  maxPhases = 5000000L; // 10 billion
};

sys = {
  caches = {
    l1d = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1; // L1 caches
      latency = 4;
      size = 32768;
    };

    l1i = {
      array = {
        type = "SetAssoc";
        ways = 4;
      };
      caches = 1; // L1 caches
      latency = 3;
      size = 32768;
    };

    l2 = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1; // L2 caches
      latency = 7;
      children = "l1i|l1d";
	  nonInclusiveHack = true;
      size = 262144;
      //repl = {
        //type = "RRIP";
        //distantRRPV = 15;
      //}
    };

    l3 = {
      array = {
          type = "SetAssoc";
          hash = "H3";
          ways = 16; // l3 assoc
		  //useSampler = true;
		  //fullyAssoc = true;
      };
      repl = {
	      //type = "LRU";
          //type = "PriSM";
          //type = "FS";
          //type = "Vantage";
          type = "WayPart";
		  interval = 100;
		  //type = "PDP";
          //partMapper = "Core";
          //monitor = "rdMonitor";
          //samplerSets = 4096;
          //maxRd = 255;
          //buckets = 256;
          //window = 0;
      }
	  nonInclusiveHack = true;
      banks = 2; // L3 banks
      caches = 1; // L3 caches
      latency = 27;
      children = "l2";
      size = 524288; // l3 size
    };
  };

  cores = {
    westmere = {
      cores = 1;
      dcache = "l1d";
      icache = "l1i";
      type = "Simple";
    };
  };

  frequency = 2270;
  lineSize = 64;
  mem = {
    controllers = 3;
    type = "DDR";
    controllerLatency = 40;
  };
};

