/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2024 MediaTek Inc.
 */
#ifndef __SMAP_V6993_H__
#define __SMAP_V6993_H__

/*=============================================================
 * SMAP Register Definition
 *=============================================================
 */
#define SMAP_BASE (0x1000F000)
#define VSMR_LEN_CON (0x068)
#define SMAP_DETECTION_MODE (0x4CC)
#define SMAP_IDLE2MAX_LEN (0x060)
#define SMAP_IMAX_LEN (0x064)
#define SMAP_IMAX_WEIGHT_LEN (0x5A0)
#define SPM_DVS_LEVEL_FLAG_MASK_EN (0x774)
#define SMAP_EMI_IDLE2MAX_LEVEL (0x088)
#define SMAP_EMI_IMAX_THRESHOLD (0x08C)
#define SMAP_DRAMG0_IMAX_THRESHOLD (0x4AC)
#define SMAP_DRAMG1_IMAX_THRESHOLD (0x4B0)
#define SMAP_CHINF_IMAX_THRESHOLD (0x624)
#define SMAP_DRAMG0_IMAX_WEIGHT_THRESHOLD (0x4B4)
#define SMAP_DRAMG1_IMAX_WEIGHT_THRESHOLD (0x4B8)
#define SMAP_CHINF_IMAX_WEIGHT_THRESHOLD (0x628)
#define SMAP_EMI_IMAX_WEIGHT_THRESHOLD (0x638)
#define SMAP_EMI_IMAX_WEIGHT_THRESHOLD_1 (0x608)
#define SMAP_EMI_IMAX_WEIGHT_THRESHOLD_2 (0x60C)
#define SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_1 (0x634)
#define PMSR_RESERVED_RW_REG_3 (0x56C)
#define SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_3 (0x644)
#define SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_CHI (0x474)
#define SMAP_CHI_IMAX_WEIGHT_THRESHOLD_1 (0x59c)
#define SMAP_CHI_IMAX_WEIGHT_THRESHOLD_2 (0x104)
#define SMAP_CHI_IMAX_WEIGHT_THRESHOLD_3 (0x108)
#define SMAP_CHI_IMAX_WEIGHT_THRESHOLD_4 (0x10C)
#define SMAP_DRAM_IMAX_MASK (0x444)
#define SMAP_DRAM_IMAX_WEIGHT_MASK (0x448)
#define SMAP_CHINF_IMAX_MASK (0x450)
#define SMAP_CHINF_IMAX_WEIGHT_MASK (0x454)
#define SMAP_ZRAM_IMAX_MASK (0x5E8)
#define SMAP_ZRAM_IMAX_WEIGHT_MASK (0x5F4)
#define SMAP_APU_IDLE2MAX_MASK (0x5E0)
#define SMAP_APU_IMAX_MASK (0x5EC)
#define SMAP_APU_IMAX_WEIGHT_MASK (0x5F8)
#define SMAP_EMI_VDEC_VENC_IDLE2MAX_MASK (0x460)
#define SMAP_EMI_VDEC_VENC_IMAX_MASK (0x464)
#define SMAP_EMI_VDEC_IMAX_WEIGHT_MASK (0x5B4)
#define SMAP_IMAX_WEIGHT_GROUP_0 (0x6A0)
#define SMAP_IMAX_WEIGHT_GROUP_1 (0x6A4)
#define SMAP_IMAX_WEIGHT_GROUP_2 (0x6A8)
#define SMAP_IMAX_WEIGHT_GROUP_3 (0x6AC)
#define SMAP_IMAX_WEIGHT_GROUP_4 (0x5B8)
#define SMAP_IMAX_WEIGHT_GROUP_5 (0x5BC)
#define SMAP_IMAX_WEIGHT_GROUP_6 (0x5C0)
#define SMAP_IMAX_WEIGHT_GROUP_7 (0x5C4)
#define SMAP_IMAX_WEIGHT_GROUP_8 (0x5C8)
#define SMAP_IMAX_WEIGHT_GROUP_9 (0x5CC)
#define SMAP_IMAX_WEIGHT_GROUP_10 (0x5D0)
#define SMAP_IMAX_WEIGHT_GROUP_DVS (0x5D4)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_1 (0x5D8)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_2 (0x798)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_3 (0x79C)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_4 (0xE64)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_5 (0xE68)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_6 (0xE6C)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_7 (0xE70)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_8 (0x5E4)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_9 (0x5F0)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_10 (0x5FC)
#define SMAP_IMAX_WEIGHT_GROUP_DVS_11 (0x100)
#define SMAP_CLK_GATING_MASK (0x468)
#define SMAP_CLK_GATING_CONFIG (0x46C)
#define SMAP_CLK_GATING_CONFIG_1 (0x470)
#define SMAP_CLK_GATING_CONFIG_3 (0x64C)
#define SMAP_CLK_GATING_CONFIG_4 (0x650)
#define SMAP_CLK_GATING_CONFIG_5 (0x654)
#define SMAP_CLK_GATING_CONFIG_6 (0x658)
#define SMAP_CLK_GATING_CONFIG_7 (0x65C)
#define VENC0_SMAP_CLK_GATING_LENGTH (0x504)
#define VENC1_SMAP_CLK_GATING_LENGTH (0x508)
#define VENC2_SMAP_CLK_GATING_LENGTH (0x50C)
#define EMI_N_SMAP_CLK_GATING_LENGTH (0x510)
#define EMI_S_SMAP_CLK_GATING_LENGTH (0x514)
#define SMAP_SNAPSHOT_CLR (0x518)
#define VENC0_SMAP_CLK_GATING_LENGTH_1 (0x69C)
#define VENC1_SMAP_CLK_GATING_LENGTH_1 (0x700)
#define VENC2_SMAP_CLK_GATING_LENGTH_1 (0x704)
#define EMI_N_SMAP_CLK_GATING_LENGTH_1 (0x708)
#define EMI_S_SMAP_CLK_GATING_LENGTH_1 (0x70C)
#define VENC0_SMAP_CLK_GATING_LENGTH_2 (0x748)
#define VENC1_SMAP_CLK_GATING_LENGTH_2 (0x74C)
#define VENC2_SMAP_CLK_GATING_LENGTH_2 (0x750)
#define EMI_N_SMAP_CLK_GATING_LENGTH_2 (0x754)
#define EMI_S_SMAP_CLK_GATING_LENGTH_2 (0x758)
#define EMI_HRT_FLAG_MASK_EN (0x580)
#define VENC0_HRT_FLAG_MASK_EN (0x584)
#define VENC1_HRT_FLAG_MASK_EN (0x588)
#define VENC2_HRT_FLAG_MASK_EN (0x58C)
#define SMAP_IMAX_WEIGHT_CONFIG (0x63C)
#define SUBSYS_CG_SEL (0xE8C)
#define SUBSYS_CG_RATIO_56 (0xEE0)
#define SUBSYS_CG_RATIO_78 (0xEE4)
#define SUBSYS_CG_RATIO_5_1 (0xE90)
#define SUBSYS_CG_RATIO_5_2 (0xE94)
#define SUBSYS_CG_RATIO_5_3 (0xE98)
#define SUBSYS_CG_RATIO_5_4 (0xE9C)
#define SUBSYS_CG_RATIO_5_5 (0xEA0)
#define SUBSYS_CG_RATIO_6_1 (0xEA4)
#define SUBSYS_CG_RATIO_6_2 (0xEA8)
#define SUBSYS_CG_RATIO_6_3 (0xEAC)
#define SUBSYS_CG_RATIO_6_4 (0xEB0)
#define SUBSYS_CG_RATIO_6_5 (0xEB4)
#define SUBSYS_CG_RATIO_7_1 (0xEB8)
#define SUBSYS_CG_RATIO_7_2 (0xEBC)
#define SUBSYS_CG_RATIO_7_3 (0xEC0)
#define SUBSYS_CG_RATIO_7_4 (0xEC4)
#define SUBSYS_CG_RATIO_7_5 (0xEC8)
#define SUBSYS_CG_RATIO_8_1 (0xECC)
#define SUBSYS_CG_RATIO_8_2 (0xED0)
#define SUBSYS_CG_RATIO_8_3 (0xED4)
#define SUBSYS_CG_RATIO_8_4 (0xED8)
#define SUBSYS_CG_RATIO_8_5 (0xEDC)
#define MC99_IC (0x51C)
#define MC99_IC_MASK_EN (0x524)
#define HIGH_TEMP_MASK_EN (0x528)
#define SMAP_IRQ_B_MASK (0x774)
#define SW_RESET (0x4D8)
#define SMAP_ENABLE (0x4D0)
#define HIGH_TEMP (0x520)


// Test
#define SMAP_TEST_MODE                 (0x47C)
#define SMAP_EMI_TEST_SMAP             (0x490)
#define SMAP_EMI_TEST_SMAP_CHG         (0x494)
#define SMAP_EMI_TEST_SMAP_SOUTH       (0x4C4)
#define SMAP_EMI_TEST_SMAP_CHG_SOUTH   (0x4C8)
#define SMAP_VENC0_TEST_SMAP           (0x4A0)
#define SMAP_VENC1_TEST_SMAP           (0x4A4)
#define SMAP_VENC2_TEST_SMAP           (0x4A8)
#define SMAP_DRAM0_TEST_SMAP           (0x480)
#define SMAP_DRAM0_TEST_SMAP_CHG       (0xE74)
#define SMAP_DRAM1_TEST_SMAP           (0x484)
#define SMAP_DRAM1_TEST_SMAP_CHG       (0xE78)
#define SMAP_DRAM2_TEST_SMAP           (0x488)
#define SMAP_DRAM2_TEST_SMAP_CHG       (0xE7C)
#define SMAP_DRAM3_TEST_SMAP           (0x48C)
#define SMAP_DRAM3_TEST_SMAP_CHG       (0xE80)
#define SMAP_CHINF0_TEST_SMAP          (0x4BC)
#define SMAP_CHINF0_TEST_SMAP_CHG      (0xE84)
#define SMAP_CHINF1_TEST_SMAP          (0x4C0)
#define SMAP_CHINF1_TEST_SMAP_CHG      (0xE88)
#define SMAP_DVS_LEVEL_FLAG_TEST_SMAP  (0x794)

// Debug
#define SMAP_RESULT_CLR                                (0x4D4)
#define SMAP_DETE_RESULT                               (0x478)
#define SMAP_IMAX_BIT                 BIT(1)
#define SMAP_IMAX_WEIGHT_BIT          BIT(2)
#define SMAP_TEST_MODE                                 (0x47C)

// SNAPSHOT
#define DRAM0_SMAP_SNAPSHOT          (0x52C)
#define SPM_DVS_LEVEL_DRAM_BW_MASK_SNAPSHOT_BIT          BIT(4)
#define DRAM1_SMAP_SNAPSHOT          (0x530)
#define DRAM1_SMAP_IMAX_WEIGHT_SNAPSHOT_BIT              BIT(0)
#define DRAM2_SMAP_SNAPSHOT          (0x534)
#define DRAM2_SMAP_IMAX_WEIGHT_SNAPSHOT_BIT              BIT(0)
#define DRAM3_SMAP_SNAPSHOT          (0x538)
#define DRAM3_SMAP_IMAX_WEIGHT_SNAPSHOT_BIT              BIT(0)
#define CHINF0_SMAP_SNAPSHOT         (0x53C)
#define CHINF0_SMAP_IMAX_WEIGHT_SNAPSHOT                 BIT(0)
#define CHINF1_SMAP_SNAPSHOT         (0x540)
#define VENC0_SMAP_SNAPSHOT          (0x54C)
#define VENC1_SMAP_SNAPSHOT          (0x550)
#define VENC2_SMAP_SNAPSHOT          (0x554)
#define EMI_SMAP_SNAPSHOT            (0x558)
#define EMI_SMAP_SOUTH_SNAPSHOT      (0x55C)
#define ZRAM_SMAP_SNAPSHOT           (0x62c)
#define APU_SMAP_SNAPSHOT            (0x630)

// RESERVED
#define PMSR_RESERVED_RW_REG_0 (0x560)
#define PMSR_RESERVED_RW_REG_1 (0x564)
#define PMSR_RESERVED_RW_REG_2 (0x568)
#define PMSR_RESERVED_RW_REG_3 (0x56C)
#define PMSR_RESERVED_RW_REG_4 (0x570)
#define PMSR_RESERVED_RW_REG_5 (0x574)
#define PMSR_RESERVED_RW_REG_6 (0x578)
#define PMSR_RESERVED_RW_REG_7 (0x57C)


#define SMAP_INIT_SETTING_ARRAY_LEN (130)

struct smap_entry SMAP_NORMAL_MODE_ENTRY[SMAP_INIT_SETTING_ARRAY_LEN] = {
	{SMAP_DETECTION_MODE, 0x3, 0, 0},
	{SMAP_IDLE2MAX_LEN, 0, 1, 0},
	{SMAP_IMAX_LEN, 0x67, 0, 0},
	{SMAP_IMAX_WEIGHT_LEN, 0x67, 0, 0},
	{SPM_DVS_LEVEL_FLAG_MASK_EN, 0x3c0020, 0, 0},
	{SMAP_EMI_IDLE2MAX_LEVEL, 0, 1, 0},
	{SMAP_EMI_IMAX_THRESHOLD, 0x42<<9|0x42, 0, 0},
	{SMAP_DRAMG0_IMAX_THRESHOLD, 0x85<<10|0x85, 0, 0},
	{SMAP_DRAMG1_IMAX_THRESHOLD, 0x85<<10|0x85, 0, 0},
	{SMAP_CHINF_IMAX_THRESHOLD, 0xE6, 0, 0},
	{SMAP_DRAMG0_IMAX_WEIGHT_THRESHOLD, 0xA0<<10|0xA0, 0, 0},
	{SMAP_DRAMG1_IMAX_WEIGHT_THRESHOLD, 0xA0<<10|0xA0, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_THRESHOLD, 0x50, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD, 0x6B<<18|0x28<<9|0x28, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_1, 0x86<<18|0x86<<9|0x6B, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_2, 0xD6<<18|0xBB<<9|0xBB, 0, 0},
	{PMSR_RESERVED_RW_REG_1, 0x216<<19|0x1AB<<9|0xD6, 0, 0},
	{PMSR_RESERVED_RW_REG_2, 0x1AB<<20|0x356<<10|0x2EB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_1, 0x356<<20|0x2EB<<10|0x216, 0, 0},
	{PMSR_RESERVED_RW_REG_3, 0x2EB<<20|0x216<<10|0x1AB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_3, 0x216<<20|0x1AB<<10|0x356, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_CHI, 0xD6<<20|0x356<<10|0x2EB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_1, 0x176<<11|0x10B, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_2, 0x0<<11|0x1AB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_3, 0x0, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_4, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_MASK, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_CHINF_IMAX_MASK, 0x2, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_MASK, 0x2, 0, 0},
	{SMAP_ZRAM_IMAX_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_APU_IDLE2MAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_EMI_VDEC_VENC_IDLE2MAX_MASK, 0xfff, 0, 0},
	{SMAP_EMI_VDEC_VENC_IMAX_MASK, 0x7BBE, 0, 0},
	{SMAP_EMI_VDEC_IMAX_WEIGHT_MASK, 0x7EEE, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_0, 0x66|0x73<<8|0x8C<<16|0x9B<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_1, 0x7|0x4B<<8|0x4B<<16|0xA0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_2, 0x66|0x73<<8|0x8C<<16|0x9B<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_3, 0xA0|0x79<<8|0x20<<16|0x12<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_4, 0x14|0x17<<8|0x18<<16|0x19<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_5, 0x12|0x14<<8|0x17<<16|0x18<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_6, 0x19|0x12<<8|0x14<<16|0x17<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_7, 0x18|0x19<<8|0x12<<16|0x14<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_8, 0x17|0x18<<8|0x19<<16|0x46<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_9, 0x52|0x6B<<8|0x77<<16|0x84<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_10, 0x0, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS, 0x0|0x64<<8|0x73<<16|0x83<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_1, 0x93|0xA2<<8|0x0<<16|0x0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_2, 0x0|0x0<<8|0x0<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_3, 0x1C|0x1E<<8|0x21<<16|0x24<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_4, 0xA2|0xB6<<8|0xC9<<16|0xE0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_5, 0x8|0x5F<<8|0x5F<<16|0xF8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_6, 0xA2|0xB6<<8|0xC9<<16|0xE0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_7, 0xF8|0x8B<<8|0x25<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_8, 0x1C|0x1E<<8|0x21<<16|0x24<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_9, 0x1A|0x1C<<8|0x1E<<16|0x21<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_10, 0x24|0x1A<<8|0x1C<<16|0x1E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_11, 0x21|0x24<<8, 0, 0},
	{SMAP_CLK_GATING_MASK, 0xFADFE733, 0, 0},
	{SMAP_CLK_GATING_CONFIG, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_1, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_3, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_4, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_5, 0x555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_6, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_7, 0, 1, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC0_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC1_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC2_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{SMAP_IMAX_WEIGHT_CONFIG, 0xFF|0x311<<8, 0, 0},
	{SUBSYS_CG_SEL, 0x18FF, 0, 0},
	{SUBSYS_CG_RATIO_56, 0x163|0x214<<12, 0, 0},
	{SUBSYS_CG_RATIO_78, 0x2C5|0x427<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_1, 0x13F|0x11C<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_2, 0xF8|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_3, 0xB2|0x8E<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_4, 0x6B|0x47<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_5, 0x24, 0, 0},
	{SUBSYS_CG_RATIO_6_1, 0x1DE|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_2, 0x174|0x13F<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_3, 0x10A|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_4, 0xA0|0x6B<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_5, 0x36, 0, 0},
	{SUBSYS_CG_RATIO_7_1, 0x27E|0x237<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_2, 0x1F0|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_3, 0x163|0x11C<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_4, 0xD5|0x8E<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_5, 0x47, 0, 0},
	{SUBSYS_CG_RATIO_8_1, 0x3BC|0x352<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_2, 0x2E8|0x27E<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_3, 0x214|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_4, 0x13F|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_5, 0x6B, 0, 0},
	{MC99_IC, 0x0, 0, 0},
	{MC99_IC_MASK_EN, 0x1, 0, 0},
	{HIGH_TEMP_MASK_EN, 0x0, 0, 0},
	{SW_RESET, 0x1, 0, 0},
	{SW_RESET, 0x0, 0, 0},
	{SMAP_ENABLE, 0x1, 0, 0},
};

struct smap_entry SMAP_DVT_MODE_ENTRY[SMAP_INIT_SETTING_ARRAY_LEN] = {
};

struct smap_entry SMAP_MODE_THRESHOLD_10GB[SMAP_INIT_SETTING_ARRAY_LEN] = {
	{SMAP_DETECTION_MODE, 0x3, 0, 0},
	{SMAP_IDLE2MAX_LEN, 0, 1, 0},
	{SMAP_IMAX_LEN, 0x67, 0, 0},
	{SMAP_IMAX_WEIGHT_LEN, 0x67, 0, 0},
	{SPM_DVS_LEVEL_FLAG_MASK_EN, 0x3c0020, 0, 0},
	{SMAP_EMI_IDLE2MAX_LEVEL, 0, 1, 0},
	{SMAP_EMI_IMAX_THRESHOLD, 0x5028, 0, 0},
	{SMAP_DRAMG0_IMAX_THRESHOLD, 0x85<<10|0x85, 0, 0},
	{SMAP_DRAMG1_IMAX_THRESHOLD, 0x85<<10|0x85, 0, 0},
	{SMAP_CHINF_IMAX_THRESHOLD, 0x50, 0, 0},
	{SMAP_DRAMG0_IMAX_WEIGHT_THRESHOLD, 0xA0<<10|0xA0, 0, 0},
	{SMAP_DRAMG1_IMAX_WEIGHT_THRESHOLD, 0xA0<<10|0xA0, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_THRESHOLD, 0x50, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD, 0x6B<<18|0x28<<9|0x28, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_1, 0x86<<18|0x86<<9|0x6B, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_2, 0xD6<<18|0xBB<<9|0xBB, 0, 0},
	{PMSR_RESERVED_RW_REG_1, 0x216<<19|0x1AB<<9|0xD6, 0, 0},
	{PMSR_RESERVED_RW_REG_2, 0x1AB<<20|0x356<<10|0x2EB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_1, 0x356<<20|0x2EB<<10|0x216, 0, 0},
	{PMSR_RESERVED_RW_REG_3, 0x2EB<<20|0x216<<10|0x1AB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_3, 0x216<<20|0x1AB<<10|0x356, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_CHI, 0xD6<<20|0x356<<10|0x2EB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_1, 0x176<<11|0x10B, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_2, 0x0<<11|0x1AB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_3, 0x0, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_4, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_MASK, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_CHINF_IMAX_MASK, 0x2, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_MASK, 0x2, 0, 0},
	{SMAP_ZRAM_IMAX_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_APU_IDLE2MAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_EMI_VDEC_VENC_IDLE2MAX_MASK, 0xfff, 0, 0},
	{SMAP_EMI_VDEC_VENC_IMAX_MASK, 0x7FFE, 0, 0},
	{SMAP_EMI_VDEC_IMAX_WEIGHT_MASK, 0x7EEE, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_0, 0x66|0x73<<8|0x8C<<16|0x9B<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_1, 0x7|0x4B<<8|0x4B<<16|0xA0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_2, 0x66|0x73<<8|0x8C<<16|0x9B<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_3, 0xA0|0x79<<8|0x20<<16|0x12<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_4, 0x14|0x17<<8|0x18<<16|0x19<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_5, 0x12|0x14<<8|0x17<<16|0x18<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_6, 0x19|0x12<<8|0x14<<16|0x17<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_7, 0x18|0x19<<8|0x12<<16|0x14<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_8, 0x17|0x18<<8|0x19<<16|0x46<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_9, 0x52|0x6B<<8|0x77<<16|0x84<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_10, 0x0, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS, 0x0|0x64<<8|0x73<<16|0x83<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_1, 0x93|0xA2<<8|0x0<<16|0x0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_2, 0x0|0x0<<8|0x0<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_3, 0x1C|0x1E<<8|0x21<<16|0x24<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_4, 0xA2|0xB6<<8|0xC9<<16|0xE0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_5, 0x8|0x5F<<8|0x5F<<16|0xF8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_6, 0xA2|0xB6<<8|0xC9<<16|0xE0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_7, 0xF8|0x8B<<8|0x25<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_8, 0x1C|0x1E<<8|0x21<<16|0x24<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_9, 0x1A|0x1C<<8|0x1E<<16|0x21<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_10, 0x24|0x1A<<8|0x1C<<16|0x1E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_11, 0x21|0x24<<8, 0, 0},
	{SMAP_CLK_GATING_MASK, 0xFADFE733, 0, 0},
	{SMAP_CLK_GATING_CONFIG, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_1, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_3, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_4, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_5, 0x555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_6, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_7, 0, 1, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC0_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC1_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC2_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{SMAP_IMAX_WEIGHT_CONFIG, 0x1CBFF, 0, 0},
	{SUBSYS_CG_SEL, 0x18FF, 0, 0},
	{SUBSYS_CG_RATIO_56, 0x163|0x214<<12, 0, 0},
	{SUBSYS_CG_RATIO_78, 0x2C5|0x427<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_1, 0x13F|0x11C<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_2, 0xF8|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_3, 0xB2|0x8E<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_4, 0x6B|0x47<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_5, 0x24, 0, 0},
	{SUBSYS_CG_RATIO_6_1, 0x1DE|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_2, 0x174|0x13F<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_3, 0x10A|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_4, 0xA0|0x6B<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_5, 0x36, 0, 0},
	{SUBSYS_CG_RATIO_7_1, 0x27E|0x237<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_2, 0x1F0|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_3, 0x163|0x11C<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_4, 0xD5|0x8E<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_5, 0x47, 0, 0},
	{SUBSYS_CG_RATIO_8_1, 0x3BC|0x352<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_2, 0x2E8|0x27E<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_3, 0x214|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_4, 0x13F|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_5, 0x6B, 0, 0},
	{MC99_IC, 0x0, 0, 0},
	{MC99_IC_MASK_EN, 0x1, 0, 0},
	{HIGH_TEMP_MASK_EN, 0x0, 0, 0},
	{SW_RESET, 0x1, 0, 0},
	{SW_RESET, 0x0, 0, 0},
	{SMAP_ENABLE, 0x1, 0, 0},
};

struct smap_entry SMAP_MODE_THRESHOLD_10GB_BYPASS_TEMP[SMAP_INIT_SETTING_ARRAY_LEN] = {
	{SMAP_DETECTION_MODE, 0x3, 0, 0},
	{SMAP_IDLE2MAX_LEN, 0, 1, 0},
	{SMAP_IMAX_LEN, 0x67, 0, 0},
	{SMAP_IMAX_WEIGHT_LEN, 0x67, 0, 0},
	{SPM_DVS_LEVEL_FLAG_MASK_EN, 0x3c0020, 0, 0},
	{SMAP_EMI_IDLE2MAX_LEVEL, 0, 1, 0},
	{SMAP_EMI_IMAX_THRESHOLD, 0x5028, 0, 0},
	{SMAP_DRAMG0_IMAX_THRESHOLD, 0x85<<10|0x85, 0, 0},
	{SMAP_DRAMG1_IMAX_THRESHOLD, 0x85<<10|0x85, 0, 0},
	{SMAP_CHINF_IMAX_THRESHOLD, 0x50, 0, 0},
	{SMAP_DRAMG0_IMAX_WEIGHT_THRESHOLD, 0xA0<<10|0xA0, 0, 0},
	{SMAP_DRAMG1_IMAX_WEIGHT_THRESHOLD, 0xA0<<10|0xA0, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_THRESHOLD, 0x50, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD, 0x6B<<18|0x28<<9|0x28, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_1, 0x86<<18|0x86<<9|0x6B, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_2, 0xD6<<18|0xBB<<9|0xBB, 0, 0},
	{PMSR_RESERVED_RW_REG_1, 0x216<<19|0x1AB<<9|0xD6, 0, 0},
	{PMSR_RESERVED_RW_REG_2, 0x1AB<<20|0x356<<10|0x2EB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_1, 0x356<<20|0x2EB<<10|0x216, 0, 0},
	{PMSR_RESERVED_RW_REG_3, 0x2EB<<20|0x216<<10|0x1AB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_3, 0x216<<20|0x1AB<<10|0x356, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_CHI, 0xD6<<20|0x356<<10|0x2EB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_1, 0x176<<11|0x10B, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_2, 0x0<<11|0x1AB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_3, 0x0, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_4, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_MASK, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_CHINF_IMAX_MASK, 0x2, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_MASK, 0x2, 0, 0},
	{SMAP_ZRAM_IMAX_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_APU_IDLE2MAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_EMI_VDEC_VENC_IDLE2MAX_MASK, 0xfff, 0, 0},
	{SMAP_EMI_VDEC_VENC_IMAX_MASK, 0x7FFE, 0, 0},
	{SMAP_EMI_VDEC_IMAX_WEIGHT_MASK, 0x7EEE, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_0, 0x66|0x73<<8|0x8C<<16|0x9B<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_1, 0x7|0x4B<<8|0x4B<<16|0xA0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_2, 0x66|0x73<<8|0x8C<<16|0x9B<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_3, 0xA0|0x79<<8|0x20<<16|0x12<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_4, 0x14|0x17<<8|0x18<<16|0x19<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_5, 0x12|0x14<<8|0x17<<16|0x18<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_6, 0x19|0x12<<8|0x14<<16|0x17<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_7, 0x18|0x19<<8|0x12<<16|0x14<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_8, 0x17|0x18<<8|0x19<<16|0x46<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_9, 0x52|0x6B<<8|0x77<<16|0x84<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_10, 0x0, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS, 0x0|0x64<<8|0x73<<16|0x83<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_1, 0x93|0xA2<<8|0x0<<16|0x0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_2, 0x0|0x0<<8|0x0<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_3, 0x1C|0x1E<<8|0x21<<16|0x24<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_4, 0xA2|0xB6<<8|0xC9<<16|0xE0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_5, 0x8|0x5F<<8|0x5F<<16|0xF8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_6, 0xA2|0xB6<<8|0xC9<<16|0xE0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_7, 0xF8|0x8B<<8|0x25<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_8, 0x1C|0x1E<<8|0x21<<16|0x24<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_9, 0x1A|0x1C<<8|0x1E<<16|0x21<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_10, 0x24|0x1A<<8|0x1C<<16|0x1E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_11, 0x21|0x24<<8, 0, 0},
	{SMAP_CLK_GATING_MASK, 0xFADFE733, 0, 0},
	{SMAP_CLK_GATING_CONFIG, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_1, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_3, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_4, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_5, 0x555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_6, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_7, 0, 1, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC0_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC1_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC2_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{SMAP_IMAX_WEIGHT_CONFIG, 0x1CBFF, 0, 0},
	{SUBSYS_CG_SEL, 0x18FF, 0, 0},
	{SUBSYS_CG_RATIO_56, 0x163|0x214<<12, 0, 0},
	{SUBSYS_CG_RATIO_78, 0x2C5|0x427<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_1, 0x13F|0x11C<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_2, 0xF8|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_3, 0xB2|0x8E<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_4, 0x6B|0x47<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_5, 0x24, 0, 0},
	{SUBSYS_CG_RATIO_6_1, 0x1DE|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_2, 0x174|0x13F<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_3, 0x10A|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_4, 0xA0|0x6B<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_5, 0x36, 0, 0},
	{SUBSYS_CG_RATIO_7_1, 0x27E|0x237<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_2, 0x1F0|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_3, 0x163|0x11C<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_4, 0xD5|0x8E<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_5, 0x47, 0, 0},
	{SUBSYS_CG_RATIO_8_1, 0x3BC|0x352<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_2, 0x2E8|0x27E<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_3, 0x214|0x1A9<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_4, 0x13F|0xD5<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_5, 0x6B, 0, 0},
	{MC99_IC, 0x0, 0, 0},
	{MC99_IC_MASK_EN, 0x1, 0, 0},
	{HIGH_TEMP_MASK_EN, 0x1, 0, 0},
	{SW_RESET, 0x1, 0, 0},
	{SW_RESET, 0x0, 0, 0},
	{SMAP_ENABLE, 0x1, 0, 0},
};

struct smap_entry SMAP_NORMAL_MODE_ENTRY_1[SMAP_INIT_SETTING_ARRAY_LEN] = {
	{SMAP_DETECTION_MODE, 0x3, 0, 0},
	{SMAP_IDLE2MAX_LEN, 0, 1, 0},
	{SMAP_IMAX_LEN, 0x67, 0, 0},
	{SMAP_IMAX_WEIGHT_LEN, 0x67, 0, 0},
	{SPM_DVS_LEVEL_FLAG_MASK_EN, 0x3c0020, 0, 0},
	{SMAP_EMI_IDLE2MAX_LEVEL, 0, 1, 0},
	{SMAP_EMI_IMAX_THRESHOLD, (0x42<<9|0x42), 0, 0},
	{SMAP_DRAMG0_IMAX_THRESHOLD, (0x85<<10|0x85), 0, 0},
	{SMAP_DRAMG1_IMAX_THRESHOLD, (0x85<<10|0x85), 0, 0},
	{SMAP_CHINF_IMAX_THRESHOLD, 0xE6, 0, 0},
	{SMAP_DRAMG0_IMAX_WEIGHT_THRESHOLD, (0x28 << 10 | 0x28), 0, 0},
	{SMAP_DRAMG1_IMAX_WEIGHT_THRESHOLD, (0x28 << 10 | 0x28), 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_THRESHOLD, 0x50, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD, (0x36<<18)|(0x14<<9)|0x14, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_1, (0x43<<18)|(0x43<<9)|0x36, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_2, (0x6B<<18)|(0x5E<<9)|0x5E, 0, 0},
	{PMSR_RESERVED_RW_REG_1, (0x86<<19)|(0x6B<<9)|0x6B, 0, 0},
	{PMSR_RESERVED_RW_REG_2, (0x6B<<20)|(0xD6<<10)|0xBB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_1, (0xD6<<20)|(0xBB<<10)|0x86, 0, 0},
	{PMSR_RESERVED_RW_REG_3, (0xBB<<20)|(0x86<<10)|0x6B, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_3, (0x86<<20)|(0x6B<<10)|0xD6, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_CHI, (0xD6<<20)|(0xD6<<10)|0xBB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_1, (0x176<<11)|0x10B, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_2, (0x0<<11)|0x1AB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_3, 0x0, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_4, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_MASK, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_CHINF_IMAX_MASK, 0x3, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_APU_IDLE2MAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_EMI_VDEC_VENC_IDLE2MAX_MASK, 0xfff, 0, 0},
	{SMAP_EMI_VDEC_VENC_IMAX_MASK, 0x7BBE, 0, 0},
	{SMAP_EMI_VDEC_IMAX_WEIGHT_MASK, 0x7EEE, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_0, 0x86|0x96<<8|0xB4<<16|0xC8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_1, 0x7|0x79<<8|0x79<<16|0xD1<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_2, 0x86|0x96<<8|0xB4<<16|0xC8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_3, 0xD1|0x9D<<8|0x1F<<16|0x11<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_4, 0x13|0x16<<8|0x17<<16|0x18<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_5, 0x11|0x13<<8|0x16<<16|0x17<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_6, 0x18|0x11<<8|0x13<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_7, 0x17|0x18<<8|0x11<<16|0x13<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_8, 0x16|0x17<<8|0x18<<16|0x46<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_9, 0x52|0x6B<<8|0x77<<16|0x84<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_10, 0x0, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS, 0x0|0x64<<8|0x73<<16|0x83<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_1, 0x93|0xA2<<8|0x0<<16|0x0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_2, 0x0|0x0<<8|0x0<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_3, 0x18|0x1A<<8|0x1C<<16|0x1F<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_4, 0xCA|0xE8<<8|0x104<<16|0x11E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_5, 0x9|0xFC<<8|0xFC<<16|0x13E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_6, 0xCA|0xE8<<8|0x104<<16|0x11E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_7, 0x13E|0xB5<<8|0x24<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_8, 0x18|0x1A<<8|0x1C<<16|0x1F<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_9, 0x16|0x18<<8|0x1A<<16|0x1C<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_10, 0x1F|0x16<<8|0x18<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_11, 0x1C|0x1F<<8, 0, 0},
	{SMAP_CLK_GATING_MASK, 0xFADFE733, 0, 0},
	{SMAP_CLK_GATING_CONFIG, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_1, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_3, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_4, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_5, 0x555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_6, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_7, 0, 1, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC0_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC1_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC2_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{SMAP_IMAX_WEIGHT_CONFIG, 0xFF | (0x41F<<8), 0, 0},
	{SUBSYS_CG_SEL, 0x18FF, 0, 0},
	{SUBSYS_CG_RATIO_56, 0x183|0x244<<12, 0, 0},
	{SUBSYS_CG_RATIO_78, 0x305|0x487<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_1, 0x15C|0x135<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_2, 0x10F|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_3, 0xC2|0x9B<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_4, 0x74|0x4E<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_5, 0x27, 0, 0},
	{SUBSYS_CG_RATIO_6_1, 0x20A|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_2, 0x196|0x15C<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_3, 0x122|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_4, 0xAE|0x74<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_5, 0x3A, 0, 0},
	{SUBSYS_CG_RATIO_7_1, 0x2B7|0x26A<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_2, 0x21D|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_3, 0x183|0x135<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_4, 0xE8|0x9B<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_5, 0x4E, 0, 0},
	{SUBSYS_CG_RATIO_8_1, 0x413|0x39F<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_2, 0x32B|0x2B7<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_3, 0x244|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_4, 0x15C|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_5, 0x74, 0, 0},
	{MC99_IC, 0x0, 0, 0},
	{MC99_IC_MASK_EN, 0x1, 0, 0},
	{HIGH_TEMP_MASK_EN, 0x0, 0, 0},
	{SW_RESET, 0x1, 0, 0},
	{SW_RESET, 0x0, 0, 0},
	{SMAP_ENABLE, 0x1, 0, 0},
};

struct smap_entry SMAP_MODE_THRESHOLD_10GB_1[SMAP_INIT_SETTING_ARRAY_LEN] = {
	{SMAP_DETECTION_MODE, 0x3, 0, 0},
	{SMAP_IDLE2MAX_LEN, 0, 1, 0},
	{SMAP_IMAX_LEN, 0x67, 0, 0},
	{SMAP_IMAX_WEIGHT_LEN, 0x67, 0, 0},
	{SPM_DVS_LEVEL_FLAG_MASK_EN, 0x3c0020, 0, 0},
	{SMAP_EMI_IDLE2MAX_LEVEL, 0, 1, 0},
	{SMAP_EMI_IMAX_THRESHOLD, (0x28<<9|0x28), 0, 0},
	{SMAP_DRAMG0_IMAX_THRESHOLD, (0x85<<10|0x85), 0, 0},
	{SMAP_DRAMG1_IMAX_THRESHOLD, (0x85<<10|0x85), 0, 0},
	{SMAP_CHINF_IMAX_THRESHOLD, 0x50, 0, 0},
	{SMAP_DRAMG0_IMAX_WEIGHT_THRESHOLD, (0x28 << 10 | 0x28), 0, 0},
	{SMAP_DRAMG1_IMAX_WEIGHT_THRESHOLD, (0x28 << 10 | 0x28), 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_THRESHOLD, 0x50, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD, (0x36<<18)|(0x14<<9)|0x14, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_1, (0x43<<18)|(0x43<<9)|0x36, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_2, (0x6B<<18)|(0x5E<<9)|0x5E, 0, 0},
	{PMSR_RESERVED_RW_REG_1, (0x86<<19)|(0x6B<<9)|0x6B, 0, 0},
	{PMSR_RESERVED_RW_REG_2, (0x6B<<20)|(0xD6<<10)|0xBB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_1, (0xD6<<20)|(0xBB<<10)|0x86, 0, 0},
	{PMSR_RESERVED_RW_REG_3, (0xBB<<20)|(0x86<<10)|0x6B, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_3, (0x86<<20)|(0x6B<<10)|0xD6, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_CHI, (0xD6<<20)|(0xD6<<10)|0xBB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_1, (0x176<<11)|0x10B, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_2, (0x0<<11)|0x1AB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_3, 0x0, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_4, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_MASK, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_CHINF_IMAX_MASK, 0x3, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_APU_IDLE2MAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_EMI_VDEC_VENC_IDLE2MAX_MASK, 0xfff, 0, 0},
	{SMAP_EMI_VDEC_VENC_IMAX_MASK, 0x7FFE, 0, 0},
	{SMAP_EMI_VDEC_IMAX_WEIGHT_MASK, 0x7EEE, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_0, 0x86|0x96<<8|0xB4<<16|0xC8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_1, 0x7|0x79<<8|0x79<<16|0xD1<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_2, 0x86|0x96<<8|0xB4<<16|0xC8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_3, 0xD1|0x9D<<8|0x1F<<16|0x11<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_4, 0x13|0x16<<8|0x17<<16|0x18<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_5, 0x11|0x13<<8|0x16<<16|0x17<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_6, 0x18|0x11<<8|0x13<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_7, 0x17|0x18<<8|0x11<<16|0x13<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_8, 0x16|0x17<<8|0x18<<16|0x46<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_9, 0x52|0x6B<<8|0x77<<16|0x84<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_10, 0x0, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS, 0x0|0x64<<8|0x73<<16|0x83<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_1, 0x93|0xA2<<8|0x0<<16|0x0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_2, 0x0|0x0<<8|0x0<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_3, 0x18|0x1A<<8|0x1C<<16|0x1F<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_4, 0xCA|0xE8<<8|0x104<<16|0x11E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_5, 0x9|0xFC<<8|0xFC<<16|0x13E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_6, 0xCA|0xE8<<8|0x104<<16|0x11E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_7, 0x13E|0xB5<<8|0x24<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_8, 0x18|0x1A<<8|0x1C<<16|0x1F<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_9, 0x16|0x18<<8|0x1A<<16|0x1C<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_10, 0x1F|0x16<<8|0x18<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_11, 0x1C|0x1F<<8, 0, 0},
	{SMAP_CLK_GATING_MASK, 0xFADFE733, 0, 0},
	{SMAP_CLK_GATING_CONFIG, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_1, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_3, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_4, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_5, 0x555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_6, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_7, 0, 1, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC0_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC1_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC2_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{SMAP_IMAX_WEIGHT_CONFIG, 0xFF | (0x20B<<8), 0, 0},
	{SUBSYS_CG_SEL, 0x18FF, 0, 0},
	{SUBSYS_CG_RATIO_56, 0x183|0x244<<12, 0, 0},
	{SUBSYS_CG_RATIO_78, 0x305|0x487<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_1, 0x15C|0x135<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_2, 0x10F|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_3, 0xC2|0x9B<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_4, 0x74|0x4E<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_5, 0x27, 0, 0},
	{SUBSYS_CG_RATIO_6_1, 0x20A|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_2, 0x196|0x15C<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_3, 0x122|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_4, 0xAE|0x74<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_5, 0x3A, 0, 0},
	{SUBSYS_CG_RATIO_7_1, 0x2B7|0x26A<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_2, 0x21D|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_3, 0x183|0x135<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_4, 0xE8|0x9B<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_5, 0x4E, 0, 0},
	{SUBSYS_CG_RATIO_8_1, 0x413|0x39F<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_2, 0x32B|0x2B7<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_3, 0x244|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_4, 0x15C|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_5, 0x74, 0, 0},
	{MC99_IC, 0x0, 0, 0},
	{MC99_IC_MASK_EN, 0x1, 0, 0},
	{HIGH_TEMP_MASK_EN, 0x0, 0, 0},
	{SW_RESET, 0x1, 0, 0},
	{SW_RESET, 0x0, 0, 0},
	{SMAP_ENABLE, 0x1, 0, 0},
};

struct smap_entry SMAP_MODE_THRESHOLD_10GB_BYPASS_TEMP_1[SMAP_INIT_SETTING_ARRAY_LEN] = {
	{SMAP_DETECTION_MODE, 0x3, 0, 0},
	{SMAP_IDLE2MAX_LEN, 0, 1, 0},
	{SMAP_IMAX_LEN, 0x67, 0, 0},
	{SMAP_IMAX_WEIGHT_LEN, 0x67, 0, 0},
	{SPM_DVS_LEVEL_FLAG_MASK_EN, 0x3c0020, 0, 0},
	{SMAP_EMI_IDLE2MAX_LEVEL, 0, 1, 0},
	{SMAP_EMI_IMAX_THRESHOLD, (0x28<<9|0x28), 0, 0},
	{SMAP_DRAMG0_IMAX_THRESHOLD, (0x85<<10|0x85), 0, 0},
	{SMAP_DRAMG1_IMAX_THRESHOLD, (0x85<<10|0x85), 0, 0},
	{SMAP_CHINF_IMAX_THRESHOLD, 0x50, 0, 0},
	{SMAP_DRAMG0_IMAX_WEIGHT_THRESHOLD, (0x28 << 10 | 0x28), 0, 0},
	{SMAP_DRAMG1_IMAX_WEIGHT_THRESHOLD, (0x28 << 10 | 0x28), 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_THRESHOLD, 0x50, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD, (0x36<<18)|(0x14<<9)|0x14, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_1, (0x43<<18)|(0x43<<9)|0x36, 0, 0},
	{SMAP_EMI_IMAX_WEIGHT_THRESHOLD_2, (0x6B<<18)|(0x5E<<9)|0x5E, 0, 0},
	{PMSR_RESERVED_RW_REG_1, (0x86<<19)|(0x6B<<9)|0x6B, 0, 0},
	{PMSR_RESERVED_RW_REG_2, (0x6B<<20)|(0xD6<<10)|0xBB, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_1, (0xD6<<20)|(0xBB<<10)|0x86, 0, 0},
	{PMSR_RESERVED_RW_REG_3, (0xBB<<20)|(0x86<<10)|0x6B, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_3, (0x86<<20)|(0x6B<<10)|0xD6, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_THRESHOLD_CHI, (0xD6<<20)|(0xD6<<10)|0xBB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_1, (0x176<<11)|0x10B, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_2, (0x0<<11)|0x1AB, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_3, 0x0, 0, 0},
	{SMAP_CHI_IMAX_WEIGHT_THRESHOLD_4, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_MASK, 0x0, 0, 0},
	{SMAP_DRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_CHINF_IMAX_MASK, 0x3, 0, 0},
	{SMAP_CHINF_IMAX_WEIGHT_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_MASK, 0x3, 0, 0},
	{SMAP_ZRAM_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_APU_IDLE2MAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_MASK, 0x3, 0, 0},
	{SMAP_APU_IMAX_WEIGHT_MASK, 0x0, 0, 0},
	{SMAP_EMI_VDEC_VENC_IDLE2MAX_MASK, 0xfff, 0, 0},
	{SMAP_EMI_VDEC_VENC_IMAX_MASK, 0x7FFE, 0, 0},
	{SMAP_EMI_VDEC_IMAX_WEIGHT_MASK, 0x7EEE, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_0, 0x86|0x96<<8|0xB4<<16|0xC8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_1, 0x7|0x79<<8|0x79<<16|0xD1<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_2, 0x86|0x96<<8|0xB4<<16|0xC8<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_3, 0xD1|0x9D<<8|0x1F<<16|0x11<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_4, 0x13|0x16<<8|0x17<<16|0x18<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_5, 0x11|0x13<<8|0x16<<16|0x17<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_6, 0x18|0x11<<8|0x13<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_7, 0x17|0x18<<8|0x11<<16|0x13<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_8, 0x16|0x17<<8|0x18<<16|0x46<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_9, 0x52|0x6B<<8|0x77<<16|0x84<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_10, 0x0, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS, 0x0|0x64<<8|0x73<<16|0x83<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_1, 0x93|0xA2<<8|0x0<<16|0x0<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_2, 0x0|0x0<<8|0x0<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_3, 0x18|0x1A<<8|0x1C<<16|0x1F<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_4, 0xCA|0xE8<<8|0x104<<16|0x11E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_5, 0x9|0xFC<<8|0xFC<<16|0x13E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_6, 0xCA|0xE8<<8|0x104<<16|0x11E<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_7, 0x13E|0xB5<<8|0x24<<16|0x16<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_8, 0x18|0x1A<<8|0x1C<<16|0x1F<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_9, 0x16|0x18<<8|0x1A<<16|0x1C<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_10, 0x1F|0x16<<8|0x18<<16|0x1A<<24, 0, 0},
	{SMAP_IMAX_WEIGHT_GROUP_DVS_11, 0x1C|0x1F<<8, 0, 0},
	{SMAP_CLK_GATING_MASK, 0xFADFE733, 0, 0},
	{SMAP_CLK_GATING_CONFIG, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_1, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_3, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_4, 0x55555555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_5, 0x555, 0, 0},
	{SMAP_CLK_GATING_CONFIG_6, 0, 1, 0},
	{SMAP_CLK_GATING_CONFIG_7, 0, 1, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_1, 0x88, 0, 0},
	{VENC0_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC1_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{VENC2_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_N_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_S_SMAP_CLK_GATING_LENGTH_2, 0x88, 0, 0},
	{EMI_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC0_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC1_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{VENC2_HRT_FLAG_MASK_EN, 0x1, 0, 0},
	{SMAP_IMAX_WEIGHT_CONFIG, 0xFF | (0x20B<<8), 0, 0},
	{SUBSYS_CG_SEL, 0x18FF, 0, 0},
	{SUBSYS_CG_RATIO_56, 0x183|0x244<<12, 0, 0},
	{SUBSYS_CG_RATIO_78, 0x305|0x487<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_1, 0x15C|0x135<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_2, 0x10F|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_3, 0xC2|0x9B<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_4, 0x74|0x4E<<12, 0, 0},
	{SUBSYS_CG_RATIO_5_5, 0x27, 0, 0},
	{SUBSYS_CG_RATIO_6_1, 0x20A|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_2, 0x196|0x15C<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_3, 0x122|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_4, 0xAE|0x74<<12, 0, 0},
	{SUBSYS_CG_RATIO_6_5, 0x3A, 0, 0},
	{SUBSYS_CG_RATIO_7_1, 0x2B7|0x26A<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_2, 0x21D|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_3, 0x183|0x135<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_4, 0xE8|0x9B<<12, 0, 0},
	{SUBSYS_CG_RATIO_7_5, 0x4E, 0, 0},
	{SUBSYS_CG_RATIO_8_1, 0x413|0x39F<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_2, 0x32B|0x2B7<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_3, 0x244|0x1D0<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_4, 0x15C|0xE8<<12, 0, 0},
	{SUBSYS_CG_RATIO_8_5, 0x74, 0, 0},
	{MC99_IC, 0x0, 0, 0},
	{MC99_IC_MASK_EN, 0x1, 0, 0},
	{HIGH_TEMP_MASK_EN, 0x1, 0, 0},
	{SW_RESET, 0x1, 0, 0},
	{SW_RESET, 0x0, 0, 0},
	{SMAP_ENABLE, 0x1, 0, 0},
};
#endif /* __SMAP_V6993_H__ */
