{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559576732347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559576732357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 16:45:32 2019 " "Processing started: Mon Jun 03 16:45:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559576732357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576732357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaCafef1 -c MaquinaCafef1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaCafef1 -c MaquinaCafef1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576732357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559576734335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559576734335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2Dec-Behavioral " "Found design unit 1: Bin2Dec-Behavioral" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747754 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2Dec " "Found entity 1: Bin2Dec" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavioral " "Found design unit 1: BCD-Behavioral" {  } { { "BCD.vhd" "" { Text "F:/ProjetoFinal/Fase1/BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747770 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "F:/ProjetoFinal/Fase1/BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinacafef1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinacafef1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaquinaCafef1-structural " "Found design unit 1: MaquinaCafef1-structural" {  } { { "MaquinaCafef1.vhd" "" { Text "F:/ProjetoFinal/Fase1/MaquinaCafef1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747801 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaquinaCafef1 " "Found entity 1: MaquinaCafef1" {  } { { "MaquinaCafef1.vhd" "" { Text "F:/ProjetoFinal/Fase1/MaquinaCafef1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behav " "Found design unit 1: RegisterN-Behav" {  } { { "RegisterN.vhd" "" { Text "F:/ProjetoFinal/Fase1/RegisterN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747817 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "F:/ProjetoFinal/Fase1/RegisterN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-Behavioral " "Found design unit 1: Somador-Behavioral" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Somador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "Multiplexer.vhd" "" { Text "F:/ProjetoFinal/Fase1/Multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747848 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.vhd" "" { Text "F:/ProjetoFinal/Fase1/Multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "F:/ProjetoFinal/Fase1/Debouncer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747879 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "F:/ProjetoFinal/Fase1/Debouncer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-Behavioral " "Found design unit 1: Comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747895 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atribuidorvalor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atribuidorvalor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AtribuidorValor2-Behav " "Found design unit 1: AtribuidorValor2-Behav" {  } { { "AtribuidorValor2.vhd" "" { Text "F:/ProjetoFinal/Fase1/AtribuidorValor2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747910 ""} { "Info" "ISGN_ENTITY_NAME" "1 AtribuidorValor2 " "Found entity 1: AtribuidorValor2" {  } { { "AtribuidorValor2.vhd" "" { Text "F:/ProjetoFinal/Fase1/AtribuidorValor2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atribuidorvalor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atribuidorvalor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AtribuidorValor-Behav " "Found design unit 1: AtribuidorValor-Behav" {  } { { "AtribuidorValor.vhd" "" { Text "F:/ProjetoFinal/Fase1/AtribuidorValor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747926 ""} { "Info" "ISGN_ENTITY_NAME" "1 AtribuidorValor " "Found entity 1: AtribuidorValor" {  } { { "AtribuidorValor.vhd" "" { Text "F:/ProjetoFinal/Fase1/AtribuidorValor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "F:/ProjetoFinal/Fase1/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtractor-Behavioral " "Found design unit 1: Subtractor-Behavioral" {  } { { "Subtractor.vhd" "" { Text "F:/ProjetoFinal/Fase1/Subtractor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.vhd" "" { Text "F:/ProjetoFinal/Fase1/Subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinacafebdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinacafebdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maquinacafebdf " "Found entity 1: maquinacafebdf" {  } { { "maquinacafebdf.bdf" "" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576747988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576747988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequencydivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrequencyDivider-Behavioral " "Found design unit 1: FrequencyDivider-Behavioral" {  } { { "FrequencyDivider.vhd" "" { Text "F:/ProjetoFinal/Fase1/FrequencyDivider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576748004 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.vhd" "" { Text "F:/ProjetoFinal/Fase1/FrequencyDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576748004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576748004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-rtl " "Found design unit 1: binary_counter-rtl" {  } { { "binary_counter.vhd" "" { Text "F:/ProjetoFinal/Fase1/binary_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576748020 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "F:/ProjetoFinal/Fase1/binary_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576748020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576748020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_TB-Stimulus " "Found design unit 1: Comparador_TB-Stimulus" {  } { { "Comparador_TB.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576748035 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_TB " "Found entity 1: Comparador_TB" {  } { { "Comparador_TB.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576748035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576748035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquinacafebdf " "Elaborating entity \"maquinacafebdf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559576748785 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BCD inst24 " "Block or symbol \"BCD\" of instance \"inst24\" overlaps another block or symbol" {  } { { "maquinacafebdf.bdf" "" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 528 1688 1896 608 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1559576748895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst24 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst24\"" {  } { { "maquinacafebdf.bdf" "inst24" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 528 1688 1896 608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576748926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2Dec Bin2Dec:inst23 " "Elaborating entity \"Bin2Dec\" for hierarchy \"Bin2Dec:inst23\"" {  } { { "maquinacafebdf.bdf" "inst23" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 544 1408 1584 656 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:inst34 " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:inst34\"" {  } { { "maquinacafebdf.bdf" "inst34" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 8 248 392 88 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor Subtractor:inst21 " "Elaborating entity \"Subtractor\" for hierarchy \"Subtractor:inst21\"" {  } { { "maquinacafebdf.bdf" "inst21" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 504 1168 1328 616 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:inst22 " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:inst22\"" {  } { { "maquinacafebdf.bdf" "inst22" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 384 1384 1584 528 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749145 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco Comparador.vhd(22) " "VHDL Process Statement warning at Comparador.vhd(22): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559576749208 "|maquinacafebdf|Comparador:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Comparador.vhd(36) " "VHDL Process Statement warning at Comparador.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559576749208 "|maquinacafebdf|Comparador:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "precounsigned Comparador.vhd(37) " "VHDL Process Statement warning at Comparador.vhd(37): signal \"precounsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559576749208 "|maquinacafebdf|Comparador:inst22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "precounsigned Comparador.vhd(53) " "VHDL Process Statement warning at Comparador.vhd(53): signal \"precounsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559576749208 "|maquinacafebdf|Comparador:inst22"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_reset Comparador.vhd(32) " "VHDL Process Statement warning at Comparador.vhd(32): inferring latch(es) for signal or variable \"saida_reset\", which holds its previous value in one or more paths through the process" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559576749208 "|maquinacafebdf|Comparador:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_reset Comparador.vhd(32) " "Inferred latch for \"saida_reset\" at Comparador.vhd(32)" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576749208 "|maquinacafebdf|Comparador:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterN RegisterN:inst17 " "Elaborating entity \"RegisterN\" for hierarchy \"RegisterN:inst17\"" {  } { { "maquinacafebdf.bdf" "inst17" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 216 1352 1544 328 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador Somador:inst15 " "Elaborating entity \"Somador\" for hierarchy \"Somador:inst15\"" {  } { { "maquinacafebdf.bdf" "inst15" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 240 1120 1312 352 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749255 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input0 Somador.vhd(20) " "VHDL Process Statement warning at Somador.vhd(20): signal \"input0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Somador.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559576749270 "|maquinacafebdf|Somador:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input1 Somador.vhd(21) " "VHDL Process Statement warning at Somador.vhd(21): signal \"input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Somador.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559576749270 "|maquinacafebdf|Somador:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Somador.vhd(24) " "VHDL Process Statement warning at Somador.vhd(24): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Somador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559576749270 "|maquinacafebdf|Somador:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Somador.vhd(24) " "VHDL Process Statement warning at Somador.vhd(24): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Somador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559576749270 "|maquinacafebdf|Somador:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AtribuidorValor AtribuidorValor:inst13 " "Elaborating entity \"AtribuidorValor\" for hierarchy \"AtribuidorValor:inst13\"" {  } { { "maquinacafebdf.bdf" "inst13" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 240 872 1080 320 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:inst5 " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:inst5\"" {  } { { "maquinacafebdf.bdf" "inst5" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 224 592 768 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AtribuidorValor2 AtribuidorValor2:inst14 " "Elaborating entity \"AtribuidorValor2\" for hierarchy \"AtribuidorValor2:inst14\"" {  } { { "maquinacafebdf.bdf" "inst14" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 528 888 1096 608 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_counter binary_counter:inst7 " "Elaborating entity \"binary_counter\" for hierarchy \"binary_counter:inst7\"" {  } { { "maquinacafebdf.bdf" "inst7" { Schematic "F:/ProjetoFinal/Fase1/maquinacafebdf.bdf" { { 344 1832 2008 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576749630 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:inst23\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:inst23\|Mod0\"" {  } { { "Bin2Dec.vhd" "Mod0" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576751458 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:inst23\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:inst23\|Div0\"" {  } { { "Bin2Dec.vhd" "Div0" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576751458 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:inst23\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:inst23\|Mod1\"" {  } { { "Bin2Dec.vhd" "Mod1" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576751458 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:inst23\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:inst23\|Div2\"" {  } { { "Bin2Dec.vhd" "Div2" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576751458 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:inst23\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:inst23\|Div4\"" {  } { { "Bin2Dec.vhd" "Div4" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576751458 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:inst23\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:inst23\|Div1\"" {  } { { "Bin2Dec.vhd" "Div1" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576751458 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:inst23\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:inst23\|Div3\"" {  } { { "Bin2Dec.vhd" "Div3" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576751458 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559576751458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:inst23\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2Dec:inst23\|lpm_divide:Mod0\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576751911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:inst23\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2Dec:inst23\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576751927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576751927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576751927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576751927 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559576751927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576752208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576752208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576752302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576752302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576752458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576752458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576752645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576752645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576752786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576752786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:inst23\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2Dec:inst23\|lpm_divide:Div0\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576752927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:inst23\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2Dec:inst23\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576752927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576752927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576752927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576752927 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559576752927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576753052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576753052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576753145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576753145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576753255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576753255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:inst23\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Bin2Dec:inst23\|lpm_divide:Div3\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576753802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:inst23\|lpm_divide:Div3 " "Instantiated megafunction \"Bin2Dec:inst23\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576753802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576753802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576753802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559576753802 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase1/Bin2Dec.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559576753802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576753927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576753927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576754020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576754020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "F:/ProjetoFinal/Fase1/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559576754130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576754130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comparador:inst22\|saida_reset " "Latch Comparador:inst22\|saida_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Comparador:inst22\|s_currentState.statereset " "Ports D and ENA on the latch are fed by the same signal Comparador:inst22\|s_currentState.statereset" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559576754927 ""}  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase1/Comparador.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559576754927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559576755395 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Bin2Dec:inst23\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"Bin2Dec:inst23\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "F:/ProjetoFinal/Fase1/db/alt_u_div_i4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576756974 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2Dec:inst23\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2Dec:inst23\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "F:/ProjetoFinal/Fase1/db/alt_u_div_i4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559576756974 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1559576756974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559576758145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559576758145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "687 " "Implemented 687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559576759192 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559576759192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "649 " "Implemented 649 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559576759192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559576759192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559576759239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 16:45:59 2019 " "Processing ended: Mon Jun 03 16:45:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559576759239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559576759239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559576759239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559576759239 ""}
