
---------- Begin Simulation Statistics ----------
final_tick                               938877257500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701528                       # Number of bytes of host memory used
host_op_rate                                    62493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17754.17                       # Real time elapsed on the host
host_tick_rate                               52882076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105890506                       # Number of instructions simulated
sim_ops                                    1109515870                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.938877                       # Number of seconds simulated
sim_ticks                                938877257500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.008194                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              141212707                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           160454045                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14539140                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220174769                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18887301                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19017820                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          130519                       # Number of indirect misses.
system.cpu0.branchPred.lookups              280708559                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859544                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811479                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9374244                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260696494                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28526644                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441391                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56023338                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050805382                       # Number of instructions committed
system.cpu0.commit.committedOps            1052619373                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1735569812                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.606498                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.370281                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1230090597     70.88%     70.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    299269702     17.24%     88.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72144517      4.16%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68140921      3.93%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22079987      1.27%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7553435      0.44%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4010464      0.23%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3753545      0.22%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28526644      1.64%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1735569812                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857853                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015993187                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326226415                       # Number of loads committed
system.cpu0.commit.membars                    3625350                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625356      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583951477     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328037886     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127161962     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052619373                       # Class of committed instruction
system.cpu0.commit.refs                     455199876                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050805382                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052619373                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.782971                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.782971                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            333094034                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5172795                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           139674765                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1129769581                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               632519890                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                769814128                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9382291                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14632932                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4923447                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  280708559                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                189439477                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1117491831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5116861                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1154346979                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29094416                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149827                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         617694479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         160100008                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.616126                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1749733790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               944940609     54.00%     54.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               592132468     33.84%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109108581      6.24%     94.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79748073      4.56%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18564733      1.06%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2973948      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  341227      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     586      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1923565      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1749733790                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      123821929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9522429                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267739571                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586865                       # Inst execution rate
system.cpu0.iew.exec_refs                   483753044                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 134081375                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              281476590                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349620199                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816667                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4535362                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           135368252                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1108625991                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349671669                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6591748                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1099524957                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1632873                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2721341                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9382291                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6321616                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       104869                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17071665                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        87576                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8265                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4334421                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23393784                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6394791                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8265                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1188213                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8334216                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                498189726                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1089788313                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837518                       # average fanout of values written-back
system.cpu0.iew.wb_producers                417242949                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.581668                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1089872279                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1344652839                       # number of integer regfile reads
system.cpu0.int_regfile_writes              695904671                       # number of integer regfile writes
system.cpu0.ipc                              0.560862                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.560862                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626850      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605764419     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140451      0.74%     55.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811525      0.16%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354042922     32.01%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          132730486     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1106116705                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2134416                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001930                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 353859     16.58%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1574859     73.78%     90.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               205686      9.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1104624215                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3964223385                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1089788261                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1164639967                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1103182723                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1106116705                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443268                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56006615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           121877                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1877                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18848660                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1749733790                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.632163                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.856751                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          980073918     56.01%     56.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          516762486     29.53%     85.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          182859537     10.45%     96.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59638349      3.41%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8740023      0.50%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             663625      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             675551      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             173833      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             146468      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1749733790                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.590384                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17171919                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3818774                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349620199                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          135368252                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1873555719                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4198992                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              301379759                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670650791                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12443630                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               642977006                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7427767                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                26862                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1375669417                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1123864260                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          720906247                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                763350404                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12449254                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9382291                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32511990                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                50255452                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1375669370                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        132340                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4660                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24502988                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4647                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2815666834                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2231464046                       # The number of ROB writes
system.cpu0.timesIdled                       19275472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.749849                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10123295                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11406549                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2149655                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19195426                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            320605                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         670643                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          350038                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20877594                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4796                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1352931                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204033                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1080557                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434256                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20932413                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55085124                       # Number of instructions committed
system.cpu1.commit.committedOps              56896497                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    327008984                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173991                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.809332                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302885286     92.62%     92.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12071100      3.69%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4101138      1.25%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3765035      1.15%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       914255      0.28%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       327080      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1660591      0.51%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       203942      0.06%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1080557      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    327008984                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502720                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52982199                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127227                       # Number of loads committed
system.cpu1.commit.membars                    3622516                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622516      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32016851     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938426     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318563      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56896497                       # Class of committed instruction
system.cpu1.commit.refs                      21257001                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55085124                       # Number of Instructions Simulated
system.cpu1.committedOps                     56896497                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.016383                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.016383                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            279286623                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               802706                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8641096                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86287551                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14885561                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30752285                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1353416                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1170660                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4340912                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20877594                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14824687                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    311785996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               127309                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      99926039                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4300280                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062996                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16682660                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10443900                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.301515                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         330618797                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.801059                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               269522106     81.52%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35888562     10.85%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14694929      4.44%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6255016      1.89%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2726942      0.82%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  468285      0.14%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1059362      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3583      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           330618797                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         794407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1399245                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14600308                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191329                       # Inst execution rate
system.cpu1.iew.exec_refs                    22291861                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5212521                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              241120428                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22119005                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712066                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2918609                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7094786                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           77821598                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17079340                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           981019                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63409082                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1728494                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1360518                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1353416                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4802334                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          295792                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10006                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          518                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2650                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5991778                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1965012                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           518                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       196355                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1202890                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36535681                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63042024                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838184                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30623641                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190222                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63055220                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79227427                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41707831                       # number of integer regfile writes
system.cpu1.ipc                              0.166213                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166213                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622618      5.63%      5.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38370064     59.59%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18981849     29.48%     94.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3415426      5.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64390101                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1851232                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028750                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 264660     14.30%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1434320     77.48%     91.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               152248      8.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62618699                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461352295                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63042012                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         98747109                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69686472                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64390101                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135126                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20925100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           102092                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700870                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14370409                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    330618797                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194756                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.633102                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          289351006     87.52%     87.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28622883      8.66%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6654213      2.01%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2923261      0.88%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2283696      0.69%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             296609      0.09%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             383266      0.12%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              59320      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              44543      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      330618797                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194289                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16110633                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2001225                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22119005                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7094786                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       331413204                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1546323178                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              258388677                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38000847                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10634494                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17340918                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1866325                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                14786                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102637635                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83392279                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56426655                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30513624                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8946686                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1353416                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23000420                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18425808                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102637623                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21742                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               612                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21716980                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           612                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403757116                       # The number of ROB reads
system.cpu1.rob.rob_writes                  159271776                       # The number of ROB writes
system.cpu1.timesIdled                          26270                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2782823                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                12814                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2838505                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10251811                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5735969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11416412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       341464                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        72549                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44354528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3499662                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88690845                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3572211                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3296464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2745245                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2935047                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2438941                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2438935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3296464                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           127                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17151811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17151811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    542761216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               542761216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5736120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5736120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5736120                       # Request fanout histogram
system.membus.respLayer1.occupancy        30164755984                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24019213203                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   938877257500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   938877257500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       299928500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   429910093.593610                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1092547000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   936777758000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2099499500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    163866330                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       163866330                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    163866330                       # number of overall hits
system.cpu0.icache.overall_hits::total      163866330                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25573147                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25573147                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25573147                       # number of overall misses
system.cpu0.icache.overall_misses::total     25573147                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 326488132997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 326488132997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 326488132997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 326488132997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    189439477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    189439477                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    189439477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    189439477                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134994                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134994                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134994                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134994                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12766.834406                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12766.834406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12766.834406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12766.834406                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2689                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.175439                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22855356                       # number of writebacks
system.cpu0.icache.writebacks::total         22855356                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2717757                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2717757                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2717757                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2717757                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22855390                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22855390                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22855390                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22855390                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 280627224997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 280627224997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 280627224997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 280627224997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.120647                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.120647                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.120647                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.120647                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12278.382692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12278.382692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12278.382692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12278.382692                       # average overall mshr miss latency
system.cpu0.icache.replacements              22855356                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    163866330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      163866330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25573147                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25573147                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 326488132997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 326488132997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    189439477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    189439477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134994                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134994                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12766.834406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12766.834406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2717757                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2717757                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22855390                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22855390                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 280627224997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 280627224997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.120647                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.120647                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12278.382692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12278.382692                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999943                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          186720248                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22855357                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.169649                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999943                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        401734343                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       401734343                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    428078809                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       428078809                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    428078809                       # number of overall hits
system.cpu0.dcache.overall_hits::total      428078809                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26918524                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26918524                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26918524                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26918524                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 837015966765                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 837015966765                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 837015966765                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 837015966765                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454997333                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454997333                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454997333                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454997333                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059162                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059162                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059162                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059162                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31094.422813                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31094.422813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31094.422813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31094.422813                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5654053                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       329386                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           121856                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4296                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.399463                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.672719                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19737763                       # number of writebacks
system.cpu0.dcache.writebacks::total         19737763                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7931762                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7931762                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7931762                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7931762                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18986762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18986762                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18986762                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18986762                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 385836063881                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 385836063881                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 385836063881                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 385836063881                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041729                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041729                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041729                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041729                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20321.319869                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20321.319869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20321.319869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20321.319869                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19737763                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    306872140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      306872140                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20966298                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20966298                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 546073549000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 546073549000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327838438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327838438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063953                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063953                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26045.301321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26045.301321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4328346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4328346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16637952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16637952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 290206587000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 290206587000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050750                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050750                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17442.446462                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17442.446462                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121206669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121206669                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5952226                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5952226                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 290942417765                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 290942417765                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127158895                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127158895                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046809                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48879.598618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48879.598618                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3603416                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3603416                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2348810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2348810                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  95629476881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  95629476881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018471                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018471                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40714.011300                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40714.011300                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1782                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1782                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1367                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1367                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9480000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9480000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434106                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434106                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6934.893928                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6934.893928                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1353                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1353                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       882000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       882000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004446                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004446                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        63000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        63000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       667500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       667500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044718                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044718                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4836.956522                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4836.956522                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044718                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044718                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3836.956522                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3836.956522                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050953                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050953                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760526                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760526                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66139332000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66139332000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419837                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419837                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86965.247736                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86965.247736                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760526                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760526                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65378806000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65378806000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419837                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419837                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85965.247736                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85965.247736                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986100                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          448881895                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19747062                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.731579                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986100                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999566                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999566                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        933377188                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       933377188                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22792025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17681702                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              252337                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40753733                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22792025                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17681702                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27669                       # number of overall hits
system.l2.overall_hits::.cpu1.data             252337                       # number of overall hits
system.l2.overall_hits::total                40753733                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             63363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2055392                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1458256                       # number of demand (read+write) misses
system.l2.demand_misses::total                3581604                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            63363                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2055392                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4593                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1458256                       # number of overall misses
system.l2.overall_misses::total               3581604                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5332369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 198896325483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    435581499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146339677995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     351003954477                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5332369500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 198896325483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    435581499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146339677995                       # number of overall miss cycles
system.l2.overall_miss_latency::total    351003954477                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22855388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19737094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           32262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44335337                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22855388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19737094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          32262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44335337                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.104139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.142366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.852486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080784                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.104139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.142366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.852486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080784                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84155.887505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96768.074160                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94835.945787                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100352.529319                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98001.888114                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84155.887505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96768.074160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94835.945787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100352.529319                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98001.888114                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5440                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       150                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.266667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1822175                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2745245                       # number of writebacks
system.l2.writebacks::total                   2745245                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          68617                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          32414                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              101154                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         68617                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         32414                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             101154                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1986775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1425842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3480450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1986775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1425842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2276297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5756747                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4696548500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 173959005486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    385320999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 129108046496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 308148921481                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4696548500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 173959005486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    385320999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 129108046496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 184337760522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 492486682003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.100662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.139731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.833537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.100662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.139731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.833537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129846                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74165.787604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87558.483213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85474.933230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90548.634769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88537.091894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74165.787604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87558.483213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85474.933230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90548.634769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80981.418735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85549.474730                       # average overall mshr miss latency
system.l2.replacements                        9225683                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4590418                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4590418                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4590418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4590418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39583340                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39583340                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39583340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39583340                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2276297                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2276297                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 184337760522                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 184337760522                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80981.418735                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80981.418735                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 42                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.956522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5431.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4575                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5023.809524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       438000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       396500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       834500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.956522                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19909.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19825                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19869.047619                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       241000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       321000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20062.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1690842                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           110896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1801738                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1408776                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1104674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2513450                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 137048396988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110830834999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  247879231987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3099618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4315188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.454500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.582466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97281.893635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100328.997513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98621.111216                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50409                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26045                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76454                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1358367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1078629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2436996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 119308176991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97408195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 216716371991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.438237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.564749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87832.063788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90307.413392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88927.668322                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22792025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22819694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        63363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            67956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5332369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    435581499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5767950999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22855388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        32262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22887650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.142366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84155.887505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94835.945787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84877.729693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           123                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63325                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4696548500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    385320999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5081869499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.139731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74165.787604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85474.933230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74917.363216                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15990860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       141441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16132301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       646616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       353582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1000198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  61847928495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  35508842996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97356771491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16637476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       495023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17132499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038865                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.714274                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95648.620657                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100426.048260                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97337.498666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        18208                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6369                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24577                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       628408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       347213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       975621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54650828495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31699851496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  86350679991                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.701408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86967.111327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91297.997183                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88508.426931                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                49                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          168                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             177                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3584500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       145500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3730000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          213                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           226                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.788732                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.783186                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21336.309524                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16166.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21073.446328                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           46                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          122                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2377000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        95500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2472500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.572770                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.384615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.561947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19483.606557                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19468.503937                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999892                       # Cycle average of tags in use
system.l2.tags.total_refs                    90662778                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9225782                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.827110                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.920670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.086720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.848786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.589549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.539700                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.514385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.258433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 717300926                       # Number of tag accesses
system.l2.tags.data_accesses                717300926                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4052736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     127227328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        288512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91305728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    144191232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          367065536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4052736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       288512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4341248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    175695680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       175695680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1987927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1426652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2252988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5735399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2745245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2745245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4316577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135510075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           307295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97249909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    153578363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             390962219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4316577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       307295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4623872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187133812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187133812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187133812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4316577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135510075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          307295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97249909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    153578363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            578096031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2728993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1958699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1405462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2249397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008065271750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12694541                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2566937                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5735399                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2745245                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5735399                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2745245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  54009                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16252                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            284985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            281156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            312966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            605077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            337619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            397790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            398103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            382710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            390937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            375508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           402188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           289997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           345192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           309421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           264012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           303729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            174611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            208549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            221141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            210478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           195116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           148976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           181608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           147783                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 170774697624                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28406950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            277300760124                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30058.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48808.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3720583                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1603949                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5735399                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2745245                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2073731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1350089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  637546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  498480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  412211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  202189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  138968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  115653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   83320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  31640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  21663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 178869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 182194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 180991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3085812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.430639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.402444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.671764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1897957     61.51%     61.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       551667     17.88%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       245451      7.95%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       145367      4.71%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59371      1.92%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34108      1.11%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19171      0.62%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15230      0.49%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       117490      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3085812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.939336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.939865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    347.880142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167397    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145870     87.14%     87.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2323      1.39%     88.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12418      7.42%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4643      2.77%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1496      0.89%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              452      0.27%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              141      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              363608960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3456576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174653568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               367065536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            175695680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       387.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    390.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  938877239500                       # Total gap between requests
system.mem_ctrls.avgGap                     110708.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4052736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    125356736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       288512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89949568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    143961408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174653568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4316577.026044323109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133517704.256458684802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 307294.694482468069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95805460.491729930043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 153333576.726881146431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186023856.265364915133                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1987927                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1426652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2252988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2745245                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2078453918                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  91804940242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    196039575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  70045076663                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 113176249726                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22338144062927                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32822.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46181.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43487.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49097.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50233.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8137031.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11148060420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5925319455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19142225760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7260085620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74113905840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     179247649770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     209583477600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       506420724465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.389702                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 542887812669                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31351060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 364638384831                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10884694380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5785337085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21422898840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6985096020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74113905840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     286527479160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     119242568640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       524961979965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.138030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 306965796836                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31351060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 600560400664                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9092007858.823530                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41548127387.122528                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        74500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 307473888000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   166056589500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 772820668000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14789200                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14789200                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14789200                       # number of overall hits
system.cpu1.icache.overall_hits::total       14789200                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35487                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35487                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35487                       # number of overall misses
system.cpu1.icache.overall_misses::total        35487                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    941792500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    941792500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    941792500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    941792500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14824687                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14824687                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14824687                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14824687                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002394                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002394                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002394                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002394                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26539.084735                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26539.084735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26539.084735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26539.084735                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        32230                       # number of writebacks
system.cpu1.icache.writebacks::total            32230                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3225                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3225                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3225                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3225                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        32262                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        32262                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        32262                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        32262                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    804490000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    804490000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    804490000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    804490000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002176                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002176                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24936.147790                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24936.147790                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24936.147790                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24936.147790                       # average overall mshr miss latency
system.cpu1.icache.replacements                 32230                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14789200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14789200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35487                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35487                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    941792500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    941792500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14824687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14824687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002394                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002394                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26539.084735                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26539.084735                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3225                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3225                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        32262                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        32262                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    804490000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    804490000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24936.147790                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24936.147790                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.988017                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14757958                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32230                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           457.895067                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350103500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.988017                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999626                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999626                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29681636                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29681636                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16314926                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16314926                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16314926                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16314926                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3705289                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3705289                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3705289                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3705289                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 347829306530                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 347829306530                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 347829306530                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 347829306530                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20020215                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20020215                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20020215                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20020215                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185077                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185077                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185077                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185077                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93873.731990                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93873.731990                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93873.731990                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93873.731990                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1214985                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       174977                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19872                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2061                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.140550                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.899078                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710177                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710177                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2693752                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2693752                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2693752                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2693752                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011537                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011537                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011537                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011537                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90981632018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90981632018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90981632018                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90981632018                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050526                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050526                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89943.948682                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89943.948682                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89943.948682                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89943.948682                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710177                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14502248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14502248                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2199831                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2199831                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 175831286000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 175831286000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16702079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16702079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131710                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79929.451853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79929.451853                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1704583                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1704583                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  38049839500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38049839500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029652                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76829.870085                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76829.870085                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1812678                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1812678                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1505458                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1505458                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 171998020530                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 171998020530                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318136                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.453706                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.453706                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114249.630697                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114249.630697                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       989169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       989169                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516289                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516289                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52931792518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52931792518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155596                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155596                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102523.572104                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102523.572104                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6305500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6305500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.363441                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.363441                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37310.650888                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37310.650888                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096774                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096774                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57511.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57511.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          320                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       814000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       814000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.269406                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.269406                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6898.305085                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6898.305085                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       697000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       697000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.269406                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.269406                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5906.779661                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5906.779661                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102721                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102721                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708478                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708478                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62110193000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62110193000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391165                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391165                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87667.073642                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87667.073642                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708478                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708478                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61401715000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61401715000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391165                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391165                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86667.073642                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86667.073642                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.217750                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19134460                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719908                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.125281                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350115000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.217750                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.944305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.944305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45384569                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45384569                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 938877257500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40020889                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7335663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39745102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6480438                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3873202                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             334                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            589                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4333564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4333564                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22887652                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17133238                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          226                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68566133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59222537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        96754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5140994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133026418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2925487552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2526390848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4127488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218929024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5674934912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13118530                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176919360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         57454188                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069710                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259570                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53521606     93.16%     93.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3860027      6.72%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  72550      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           57454188                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88680970943                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29623685269                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34321930647                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2580750503                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          48544197                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1013294535000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 499940                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707072                       # Number of bytes of host memory used
host_op_rate                                   501580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2447.82                       # Real time elapsed on the host
host_tick_rate                               30401496                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223761958                       # Number of instructions simulated
sim_ops                                    1227774803                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074417                       # Number of seconds simulated
sim_ticks                                 74417277500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.350344                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13222391                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14164266                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2443391                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23898484                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31936                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48548                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16612                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25978559                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10053                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5020                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1769043                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12677087                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3186402                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513570                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       37455331                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60427186                       # Number of instructions committed
system.cpu0.commit.committedOps              60679669                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    129051101                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.470199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.492045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    107109901     83.00%     83.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12189762      9.45%     92.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2467485      1.91%     94.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1882493      1.46%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       631616      0.49%     96.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       362335      0.28%     96.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       469646      0.36%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       751461      0.58%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3186402      2.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    129051101                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65698                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59422000                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14231547                       # Number of loads committed
system.cpu0.commit.membars                     379721                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380360      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43745688     72.09%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6271      0.01%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14236023     23.46%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2306482      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60679669                       # Class of committed instruction
system.cpu0.commit.refs                      16543343                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60427186                       # Number of Instructions Simulated
system.cpu0.committedOps                     60679669                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.423091                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.423091                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             65111563                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               678219                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11704119                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106496663                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12591804                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54255430                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1770741                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2038083                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1948348                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25978559                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8189716                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    121731926                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               110939                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          468                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120602906                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           33                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4890188                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177424                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11500322                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13254327                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.823674                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         135677886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.898201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.060567                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                60876444     44.87%     44.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42436019     31.28%     76.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21977941     16.20%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8409793      6.20%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  705739      0.52%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  642715      0.47%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  395066      0.29%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35584      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  198585      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           135677886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2632                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1925                       # number of floating regfile writes
system.cpu0.idleCycles                       10742707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1953997                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17805256                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.589990                       # Inst execution rate
system.cpu0.iew.exec_refs                    24276487                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2393314                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               27795359                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23201384                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            238174                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1029801                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2585517                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98095007                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21883173                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2008369                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86386662                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                287880                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4654811                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1770741                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5186136                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       240586                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           38452                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          290                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8969837                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       273721                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           290                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       522218                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1431779                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64344552                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83393084                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.805283                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51815588                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.569545                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83610573                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111423144                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63210169                       # number of integer regfile writes
system.cpu0.ipc                              0.412696                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.412696                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381813      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63055800     71.33%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6643      0.01%     71.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1818      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1291      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               295      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22553544     25.51%     97.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2392320      2.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            558      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           294      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88395031                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3109                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6202                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3083                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3153                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     795000                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008994                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 546084     68.69%     68.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    51      0.01%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     40      0.01%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     68.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                229978     28.93%     97.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18831      2.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88805109                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         313450727                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83390001                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        135507476                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97346596                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88395031                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             748411                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       37415340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           193981                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        234841                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16835184                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    135677886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.651507                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.182597                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           89382915     65.88%     65.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24636690     18.16%     84.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11052264      8.15%     92.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4953331      3.65%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3557034      2.62%     98.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             738123      0.54%     99.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             722215      0.53%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             540733      0.40%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              94581      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      135677886                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.603706                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           473532                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           24257                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23201384                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2585517                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4768                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       146420593                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2413980                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               39994316                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45477396                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1153126                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15209524                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8345152                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               355343                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            132739601                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102767425                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78111387                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52907137                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                804438                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1770741                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11213343                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32633995                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2668                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       132736933                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      14582825                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            234561                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6202666                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        234554                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   223982656                       # The number of ROB reads
system.cpu0.rob.rob_writes                  202919792                       # The number of ROB writes
system.cpu0.timesIdled                         105228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1447                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.492866                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12755134                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13083146                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2353007                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22367136                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13725                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18243                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4518                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24356059                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1473                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4341                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1721093                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12008653                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2983944                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         276439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37639206                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57444266                       # Number of instructions committed
system.cpu1.commit.committedOps              57579264                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116289370                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.495138                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.524322                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95382335     82.02%     82.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11707863     10.07%     92.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2278533      1.96%     94.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1735052      1.49%     95.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       660842      0.57%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       359808      0.31%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       471732      0.41%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       709261      0.61%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2983944      2.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116289370                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22211                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56510872                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13499770                       # Number of loads committed
system.cpu1.commit.membars                     203501                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203501      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41940236     72.84%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13504111     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1930833      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57579264                       # Class of committed instruction
system.cpu1.commit.refs                      15434944                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57444266                       # Number of Instructions Simulated
system.cpu1.committedOps                     57579264                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.177495                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.177495                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             55355090                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               635159                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11486993                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103514904                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10431832                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53508133                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1721888                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1974430                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1864575                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24356059                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7616456                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111466780                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                81478                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     115852340                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4707604                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.194717                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9060924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12768859                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.926192                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         122881518                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.945877                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.014025                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                49993880     40.68%     40.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41840265     34.05%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21400317     17.42%     92.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8157480      6.64%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  673178      0.55%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  640536      0.52%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   83743      0.07%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17394      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   74725      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           122881518                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2203075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1911102                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17198261                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.666699                       # Inst execution rate
system.cpu1.iew.exec_refs                    23051529                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2039097                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               28092956                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22391024                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             98985                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1037519                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2245706                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           95184078                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21012432                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2047687                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83393740                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                283128                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3382085                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1721888                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3911206                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       205754                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           26482                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8891254                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       310532                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       532849                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1378253                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62320732                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80513656                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.804677                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50148059                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.643674                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80763047                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107545870                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61418875                       # number of integer regfile writes
system.cpu1.ipc                              0.459243                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.459243                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           204242      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61512113     71.99%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 287      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21686502     25.38%     97.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2037965      2.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85441427                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     738735                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008646                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 537930     72.82%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     72.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                199636     27.02%     99.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1169      0.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85975920                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         294695601                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80513656                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        132788964                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94846685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85441427                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             337393                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37604814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           192494                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         60954                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17067807                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    122881518                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.695316                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.208739                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           78452265     63.84%     63.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23102404     18.80%     82.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11035292      8.98%     91.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4834408      3.93%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3483773      2.84%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             690014      0.56%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             684084      0.56%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             518675      0.42%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              80603      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      122881518                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.683069                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           301941                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           27812                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22391024                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2245706                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    741                       # number of misc regfile reads
system.cpu1.numCycles                       125084593                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    23659217                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               38839637                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43516897                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1071053                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12990383                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7895758                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               351258                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129282911                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              99962783                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           76409448                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52128527                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                236285                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1721888                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10051505                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32892551                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       129282911                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7149578                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             92900                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5558371                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         92956                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   208520074                       # The number of ROB reads
system.cpu1.rob.rob_writes                  197049775                       # The number of ROB writes
system.cpu1.timesIdled                          20726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2263634                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                23055                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2466993                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4929035                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3832725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7480362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       511881                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       142386                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3211641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1930751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6424482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2073137                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3682971                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       349474                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3298484                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            44234                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8985                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95757                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3682971                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           456                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11258958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11258958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    264196544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               264196544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            48571                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3832403                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3832403    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3832403                       # Request fanout histogram
system.membus.respLayer1.occupancy        19551253067                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9561314128                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    74417277500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    74417277500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                270                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8941166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14101345.864634                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          135    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43374000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73210220000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1207057500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8083348                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8083348                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8083348                       # number of overall hits
system.cpu0.icache.overall_hits::total        8083348                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       106368                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        106368                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       106368                       # number of overall misses
system.cpu0.icache.overall_misses::total       106368                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8050520485                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8050520485                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8050520485                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8050520485                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8189716                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8189716                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8189716                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8189716                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012988                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012988                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012988                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012988                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75685.549084                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75685.549084                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75685.549084                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75685.549084                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17518                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              277                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.241877                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99231                       # number of writebacks
system.cpu0.icache.writebacks::total            99231                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7128                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7128                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7128                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7128                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99240                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99240                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99240                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99240                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7523328985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7523328985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7523328985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7523328985                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012118                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012118                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012118                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012118                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75809.441606                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75809.441606                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75809.441606                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75809.441606                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99231                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8083348                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8083348                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       106368                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       106368                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8050520485                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8050520485                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8189716                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8189716                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012988                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012988                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75685.549084                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75685.549084                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7128                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7128                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99240                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99240                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7523328985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7523328985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012118                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012118                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75809.441606                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75809.441606                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998852                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8184059                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            99272                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            82.440759                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998852                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16478672                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16478672                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16179988                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16179988                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16179988                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16179988                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6674038                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6674038                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6674038                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6674038                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 414331372910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 414331372910                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 414331372910                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 414331372910                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22854026                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22854026                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22854026                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22854026                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.292029                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.292029                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.292029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.292029                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62081.062905                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62081.062905                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62081.062905                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62081.062905                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10444041                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        44333                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           265364                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            659                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.357415                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.273141                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1589853                       # number of writebacks
system.cpu0.dcache.writebacks::total          1589853                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5024063                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5024063                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5024063                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5024063                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1649975                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1649975                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1649975                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1649975                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 106272261659                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 106272261659                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 106272261659                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 106272261659                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072196                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072196                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072196                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072196                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 64408.407193                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64408.407193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 64408.407193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64408.407193                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1589810                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14617553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14617553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6056439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6056439                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 373026246500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 373026246500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20673992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20673992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.292950                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.292950                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61591.678955                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61591.678955                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4528934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4528934                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1527505                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1527505                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  99582789500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  99582789500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073885                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073885                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 65193.102150                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65193.102150                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1562435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1562435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       617599                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       617599                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  41305126410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  41305126410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2180034                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2180034                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.283298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.283298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66880.170483                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66880.170483                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       495129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       495129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122470                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6689472159                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6689472159                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.056178                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056178                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54621.312640                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54621.312640                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126052                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126052                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1332                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1332                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     38871000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     38871000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010457                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010457                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29182.432432                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29182.432432                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          956                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          956                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4070000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4070000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002952                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002952                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10824.468085                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10824.468085                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121655                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121655                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5012                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5012                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     32169500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     32169500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126667                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126667                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6418.495611                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6418.495611                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4911                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4911                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     27294500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     27294500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038771                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038771                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5557.829363                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5557.829363                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       742500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       742500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       706500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       706500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2069                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2069                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    121017500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    121017500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5020                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5020                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.587849                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.587849                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 41008.980007                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 41008.980007                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    118066500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    118066500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.587849                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.587849                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 40008.980007                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 40008.980007                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.843718                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18093195                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1629183                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.105686                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.843718                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995116                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995116                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47855345                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47855345                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              552537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2730                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              512731                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1078069                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10071                       # number of overall hits
system.l2.overall_hits::.cpu0.data             552537                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2730                       # number of overall hits
system.l2.overall_hits::.cpu1.data             512731                       # number of overall hits
system.l2.overall_hits::total                 1078069                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             89159                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1034567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            921748                       # number of demand (read+write) misses
system.l2.demand_misses::total                2062606                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            89159                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1034567                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17132                       # number of overall misses
system.l2.overall_misses::.cpu1.data           921748                       # number of overall misses
system.l2.overall_misses::total               2062606                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7253193000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  96164250993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1467236500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85602697991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     190487378484                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7253193000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  96164250993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1467236500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85602697991                       # number of overall miss cycles
system.l2.overall_miss_latency::total    190487378484                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1587104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1434479                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3140675                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1587104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1434479                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3140675                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.898509                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.651858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.862552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.642566                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.656740                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.898509                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.651858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.862552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.642566                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.656740                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81351.215245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92951.206633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85643.036423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92869.957940                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92352.770468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81351.215245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92951.206633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85643.036423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92869.957940                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92352.770468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               6814                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       191                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.675393                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1553127                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              349474                       # number of writebacks
system.l2.writebacks::total                    349474                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          36459                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          23325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               60223                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         36459                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         23325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              60223                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        89009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       998108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       898423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2002383                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        89009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       998108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       898423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1835050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3837433                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6354425504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84265482518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1285847003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75519384004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 167425139029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6354425504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84265482518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1285847003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75519384004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 134173740827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 301598879856                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.896997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.628886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.848001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.626306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.637565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.896997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.628886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.848001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.626306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.221850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71390.820074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84425.215025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76343.110075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84057.714466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83612.944691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71390.820074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84425.215025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76343.110075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84057.714466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73117.212516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78593.914175                       # average overall mshr miss latency
system.l2.replacements                        5650501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466468                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466468                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466468                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466468                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2241808                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2241808                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2241809                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2241809                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1835050                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1835050                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 134173740827                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 134173740827                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73117.212516                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73117.212516                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3290                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6402                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2021                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2175                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4196                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1954000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1693000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3647000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5133                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5465                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10598                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.393727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.397987                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.395924                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   966.848095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   778.390805                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   869.161106                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2019                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4190                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     40602482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     43610490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     84212972                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.393337                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.397255                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.395358                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20110.194156                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20087.742976                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20098.561337                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           147                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                265                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          384                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          199                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              583                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1426500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       725500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2152000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          531                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          317                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            848                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.723164                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.627760                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.687500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3714.843750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3645.728643                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3691.252144                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          381                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          190                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          571                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7687500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3741000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11428500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.717514                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.599369                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.673349                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20177.165354                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19689.473684                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20014.886165                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41657                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          64517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          41987                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              106504                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6014184499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4059641500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10073825999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.719983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.717089                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.718840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93218.601283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96688.058208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94586.362944                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8569                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2473                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            11042                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        55948                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        39514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4888030003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3511851500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8399881503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.624357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.674853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87367.376904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88876.132510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87991.886856                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10071                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        89159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           106291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7253193000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1467236500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8720429500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.898509                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.862552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.892512                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81351.215245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85643.036423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82042.971653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          289                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           439                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        89009                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       105852                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6354425504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1285847003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7640272507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.896997                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.848001                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.888825                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71390.820074                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76343.110075                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72178.820495                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       527445                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       496166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1023611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       970050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       879761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1849811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  90150066494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  81543056491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171693122985                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1497495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1375927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2873422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.647782                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.639395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.643766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92933.422498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92687.737341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92816.575847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27890                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20852                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        48742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       942160                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       858909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1801069                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  79377452515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72007532504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 151384985019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.629157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.624240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.626803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84250.501523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 83836.043753                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84052.851400                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          644                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               646                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          614                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             644                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12654000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       262000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12916000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1258                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1290                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.488076                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.499225                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20609.120521                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8733.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20055.900621                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          185                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          188                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          429                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          456                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8259000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       527500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8786500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.341017                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.843750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.353488                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19251.748252                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19537.037037                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19268.640351                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999354                       # Cycle average of tags in use
system.l2.tags.total_refs                     7572612                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5651399                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.339954                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.237317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.092373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.030266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.365896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.054603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.218897                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.378708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.109848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.094603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.394045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52545447                       # Number of tag accesses
system.l2.tags.data_accesses                 52545447                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5696640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      63915776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1077952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57515968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    113623808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          241830144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5696640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1077952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6774592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22366336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22366336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          89010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         998684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         898687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1775372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3778596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       349474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             349474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         76549965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        858883557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14485238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        772884603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1526847149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3249650513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     76549965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14485238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91035203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      300553000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            300553000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      300553000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        76549965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       858883557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14485238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       772884603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1526847149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3550203513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    338997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     89010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    986141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    889565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1765204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000409980500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6834922                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             319762                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3778596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     349475                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3778596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   349475                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31833                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10478                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            148120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            158058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            159645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            159451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            215384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            227488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            221048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            192604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            173462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           221456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           168070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           160591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           278194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           529009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           552026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23858                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  92725027112                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18733815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            162976833362                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24748.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43498.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3247458                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  302531                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3778596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               349475                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  713844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  658163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  549867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  453481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  397558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  290017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  208709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  150480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  108736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   76953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  52117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  36619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  12860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       535765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.065327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.754962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.056487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       124356     23.21%     23.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        87946     16.42%     39.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57943     10.82%     50.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44618      8.33%     58.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23071      4.31%     63.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16871      3.15%     66.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13251      2.47%     68.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11188      2.09%     70.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       156521     29.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       535765                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     180.894457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    118.759777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    243.963919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         16026     77.38%     77.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         3700     17.86%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          784      3.79%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          100      0.48%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           18      0.09%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           18      0.09%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           19      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            8      0.04%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            4      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           15      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.367178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.343630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17374     83.88%     83.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              522      2.52%     86.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1806      8.72%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              694      3.35%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              229      1.11%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.30%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20712                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              239792832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2037312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21695808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               241830144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22366400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3222.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       291.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3249.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    300.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74417215000                       # Total gap between requests
system.mem_ctrls.avgGap                      18027.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5696640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63113024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1077952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56932160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    112973056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21695808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 76549965.160980254412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 848096384.606383919716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14485238.323855638504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 765039543.404419779778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1518102513.223491668701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 291542619.252632558346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        89010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       998684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       898687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1775372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       349475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2675354707                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42989457795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    587491679                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38359792536                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  78364736645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1829775235133                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30056.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43046.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34880.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     42684.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44139.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5235782.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2349731160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1248904140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16171850100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          886716180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5874114480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33097059120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        705026880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60333402060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        810.744549                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1510621524                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2484820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70421835976                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1475673780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            784324035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10580037720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          882848160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5874114480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30600522390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2807373600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53004894165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        712.265968                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6937117796                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2484820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64995339704                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                894                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          448                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    26507152.901786                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   76064836.166955                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          448    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    803571500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            448                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    62542073000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11875204500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7595571                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7595571                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7595571                       # number of overall hits
system.cpu1.icache.overall_hits::total        7595571                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20885                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20885                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20885                       # number of overall misses
system.cpu1.icache.overall_misses::total        20885                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1612998000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1612998000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1612998000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1612998000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7616456                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7616456                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7616456                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7616456                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002742                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002742                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002742                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002742                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77232.367728                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77232.367728                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77232.367728                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77232.367728                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19862                       # number of writebacks
system.cpu1.icache.writebacks::total            19862                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1023                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1023                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1023                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1023                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19862                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19862                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1530456500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1530456500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1530456500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1530456500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002608                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002608                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77054.501057                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77054.501057                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77054.501057                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77054.501057                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19862                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7595571                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7595571                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1612998000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1612998000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7616456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7616456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002742                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002742                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77232.367728                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77232.367728                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1023                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1023                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1530456500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1530456500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002608                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77054.501057                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77054.501057                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7678937                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19894                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           385.992611                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15252774                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15252774                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15578486                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15578486                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15578486                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15578486                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6309965                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6309965                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6309965                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6309965                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 391204468868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 391204468868                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 391204468868                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 391204468868                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21888451                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21888451                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21888451                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21888451                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.288278                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.288278                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.288278                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.288278                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61997.882535                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61997.882535                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61997.882535                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61997.882535                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8191077                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        61958                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           223441                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            860                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    36.658791                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.044186                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1433354                       # number of writebacks
system.cpu1.dcache.writebacks::total          1433354                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4815358                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4815358                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4815358                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4815358                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1494607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1494607                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1494607                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1494607                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  94913125948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  94913125948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  94913125948                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  94913125948                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068283                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068283                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068283                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068283                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 63503.734392                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63503.734392                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 63503.734392                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63503.734392                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1433326                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14174489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14174489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5850985                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5850985                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 361172492500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 361172492500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20025474                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20025474                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.292177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.292177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61728.494006                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61728.494006                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4446458                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4446458                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1404527                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1404527                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  90365652000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  90365652000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070137                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 64338.850019                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64338.850019                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1403997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1403997                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       458980                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       458980                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  30031976368                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  30031976368                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1862977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1862977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.246369                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.246369                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65431.993481                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65431.993481                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       368900                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       368900                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        90080                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        90080                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4547473948                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4547473948                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048353                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048353                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 50482.614876                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 50482.614876                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67217                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67217                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          836                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          836                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     33033500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     33033500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        68053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        68053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012285                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012285                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39513.755981                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39513.755981                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          224                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          224                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          612                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          612                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18461000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18461000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008993                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008993                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30165.032680                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30165.032680                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63243                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63243                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4512                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4512                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24650000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24650000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67755                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67755                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.066593                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.066593                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5463.209220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5463.209220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4423                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4423                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     20263000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     20263000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.065279                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065279                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4581.279674                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4581.279674                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       791500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       791500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       755500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       755500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1499                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1499                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2842                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2842                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    120441000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    120441000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4341                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4341                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.654688                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.654688                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42378.958480                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42378.958480                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2842                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2842                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    117599000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    117599000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.654688                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.654688                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41378.958480                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41378.958480                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.125522                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17221804                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1474043                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.683380                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.125522                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972673                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972673                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45531216                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45531216                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74417277500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3052739                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       815942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2675757                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5301027                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3048096                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           50623                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          59885                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           72                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           72                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           168239                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          168239                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119101                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2933637                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1290                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1290                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       297701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4843266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4377310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9577863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12701568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    203322624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2542336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    183539264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              402105792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8827412                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27510400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11980835                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.233393                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.450399                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9327742     77.86%     77.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2510191     20.95%     98.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 142653      1.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    249      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11980835                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6357603213                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2463057925                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         148956806                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2231284394                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29954676                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
