// Seed: 3217168268
module module_0;
  id_2(
      .id_0(1'h0),
      .id_1(),
      .id_2("" - 1),
      .id_3(id_3),
      .id_4(id_1),
      .id_5(""),
      .id_6(1),
      .id_7(id_3)
  );
  wire id_4;
  supply0 id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1
);
  wire id_3;
  wire id_4;
  wire id_5 = 1;
  module_0(); id_6(
      .id_0(id_4), .id_1(id_5)
  );
  tri id_7 = id_4 == id_5;
  id_8(
      .id_0(id_0), .id_1(1), .id_2((1 || 1 || 1'b0) & 1), .id_3(id_3)
  );
endmodule
