#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 13 12:17:36 2021
# Process ID: 1816
# Current directory: C:/AGH/JOS/Projekt/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16400 C:\AGH\JOS\Projekt\project_1\project_1.xpr
# Log file: C:/AGH/JOS/Projekt/project_1/vivado.log
# Journal file: C:/AGH/JOS/Projekt/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/AGH/JOS/Projekt/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/AGH/JOS/Projekt/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/AGH/JOS/Projekt/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/AGH/JOS/Projekt/project_1/project_1.sim/sim_1/behav/xsim/tr_init.mem'
INFO: [SIM-utils-43] Exported 'C:/AGH/JOS/Projekt/project_1/project_1.sim/sim_1/behav/xsim/tr_init.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/AGH/JOS/Projekt/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/AGH/JOS/Projekt/project_1/project_1.srcs/sim_1/new/simple_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/AGH/JOS/Projekt/project_1/project_1.srcs/sim_1/new/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol s_axi_awvalid, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:39]
INFO: [VRFC 10-2458] undeclared symbol s_axi_awready, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:40]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wvalid, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:44]
INFO: [VRFC 10-2458] undeclared symbol s_axi_wready, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:45]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bvalid, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:48]
INFO: [VRFC 10-2458] undeclared symbol s_axi_bready, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:49]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arvalid, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:52]
INFO: [VRFC 10-2458] undeclared symbol s_axi_arready, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:53]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rvalid, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:57]
INFO: [VRFC 10-2458] undeclared symbol s_axi_rready, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:58]
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:75]
INFO: [VRFC 10-2458] undeclared symbol wr, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/new/top.sv:75]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/AGH/JOS/Projekt/project_1/project_1.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol rx, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sim_1/new/tb.sv:29]
INFO: [VRFC 10-2458] undeclared symbol tx, assumed default net type wire [C:/AGH/JOS/Projekt/project_1/project_1.srcs/sim_1/new/tb.sv:29]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/AGH/JOS/Projekt/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0842963996f74f29931f371da6f40e7b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_26 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0842963996f74f29931f371da6f40e7b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_26 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling architecture rtl of entity axi_uartlite_v2_0_26.baudrate [\baudrate(c_ratio=27)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_26.uartlite_rx [\uartlite_rx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_26.uartlite_tx [\uartlite_tx(c_family="zynq")(1,...]
Compiling architecture rtl of entity axi_uartlite_v2_0_26.uartlite_core [\uartlite_core(c_family="zynq",c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_26.axi_uartlite [\axi_uartlite(c_family="zynq",c_...]
Compiling architecture axi_uartlite_slave_arch of entity xil_defaultlib.axi_uartlite_slave [axi_uartlite_slave_default]
Compiling module xil_defaultlib.master(deep=20)
Compiling module xil_defaultlib.memory(deep=20)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.simple_receiver_default
Compiling module xil_defaultlib.simple_transmitter(ratio=433)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/AGH/JOS/Projekt/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Start sending at:               585000 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1015.758 ; gain = 0.000
run all
Received by FPGA: 010203040506070201xxxxxxxxxxxxxxxxxxxxxx
Send by UART model: 2346890102030405060702018075c5556677334b
Fail
Received by UART model: ffffffffffffffffffffffffffffff0504030201
Fail
$finish called at time : 1793395 ns : File "C:/AGH/JOS/Projekt/project_1/project_1.srcs/sim_1/new/tb.sv" Line 82
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 13 12:18:27 2021] Launched synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 12:19:03 2021] Launched impl_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 12:20:04 2021] Launched impl_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1015.758 ; gain = 0.000
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.758 ; gain = 0.000
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248722985]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248722985]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248722985
set_property PROGRAM.FILE {C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
INFO: [Device 21-403] Loading part xc7z020clg484-1
create_ip -name xadc_wiz -vendor xilinx.com -library ip -version 3.3 -module_name xadc_wiz_0
set_property -dict [list CONFIG.INTERFACE_SELECTION {Enable_AXI} CONFIG.SINGLE_CHANNEL_SELECTION {VP_VN} CONFIG.WAVEFORM_TYPE {SIN} CONFIG.ENABLE_RESET {false} CONFIG.STIMULUS_FREQ {1.0}] [get_ips xadc_wiz_0]
generate_target {instantiation_template} [get_files c:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
catch { config_ip_cache -export [get_ips -all xadc_wiz_0] }
export_ip_user_files -of_objects [get_files c:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci]
launch_runs xadc_wiz_0_synth_1 -jobs 8
[Thu May 13 13:11:03 2021] Launched xadc_wiz_0_synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/xadc_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/AGH/JOS/Projekt/project_1/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci] -directory C:/AGH/JOS/Projekt/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/AGH/JOS/Projekt/project_1/project_1.ip_user_files -ipstatic_source_dir C:/AGH/JOS/Projekt/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/AGH/JOS/Projekt/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/AGH/JOS/Projekt/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/AGH/JOS/Projekt/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/AGH/JOS/Projekt/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_example_project [get_ips xadc_wiz_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'xadc_wiz_0'...
open_example_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2884.426 ; gain = 3.762
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 13 13:49:52 2021] Launched synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 13:51:22 2021] Launched impl_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 13 14:00:01 2021] Launched synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 14:01:19 2021] Launched impl_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 13 14:07:47 2021] Launched synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 13 14:10:53 2021] Launched synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 13 14:14:26 2021] Launched synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu May 13 14:15:10 2021] Launched impl_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 13 14:16:36 2021] Launched impl_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2906.559 ; gain = 0.000
connect_hw_server -url localhost:3121 -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248722985]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248722985]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248722985
set_property PROGRAM.FILE {C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/AGH/JOS/Projekt/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248722985
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Thu May 13 14:26:37 2021] Launched synth_1...
Run output will be captured here: C:/AGH/JOS/Projekt/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Proces nie mo¿e uzyskaæ dostêpu do pliku, poniewa¿ jest on u¿ywany przez inny proces: "C:/AGH/JOS/Projekt/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
