// Seed: 1179790654
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    input wor id_9,
    output uwire module_0,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    output tri id_14,
    input tri id_15,
    input supply1 id_16,
    output wire id_17,
    input tri id_18,
    output supply1 id_19,
    output supply0 id_20,
    output supply1 id_21,
    input tri id_22,
    input wor id_23,
    input tri1 id_24,
    output tri id_25,
    input wand id_26,
    input supply1 id_27,
    input wand id_28,
    input wire id_29,
    output wand id_30
);
  wire id_32;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    input wire id_3,
    input tri id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input tri0 id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri1 id_13,
    input wire id_14
);
  assign id_5 = 1 ? 1 : 1;
  module_0(
      id_8,
      id_11,
      id_4,
      id_4,
      id_9,
      id_4,
      id_14,
      id_4,
      id_4,
      id_9,
      id_1,
      id_10,
      id_10,
      id_8,
      id_2,
      id_11,
      id_4,
      id_12,
      id_4,
      id_7,
      id_12,
      id_2,
      id_10,
      id_3,
      id_8,
      id_0,
      id_9,
      id_4,
      id_4,
      id_4,
      id_5
  );
endmodule
