   IF  HH_CNT="0000010100" AND VV_CNT="0000010101" THEN  WR_ADDR<="000000000000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000010111" THEN  WR_ADDR<="000000000001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000011001" THEN  WR_ADDR<="000000000010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000011011" THEN  WR_ADDR<="000000000011";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000011101" THEN  WR_ADDR<="000000000100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000011111" THEN  WR_ADDR<="000000000101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000100001" THEN  WR_ADDR<="000000000110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000100011" THEN  WR_ADDR<="000000000111";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000100101" THEN  WR_ADDR<="000000001000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000100111" THEN  WR_ADDR<="000000001001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000101001" THEN  WR_ADDR<="000000001010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000101011" THEN  WR_ADDR<="000000001011";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000101101" THEN  WR_ADDR<="000000001100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000101111" THEN  WR_ADDR<="000000001101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000110001" THEN  WR_ADDR<="000000001110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000110011" THEN  WR_ADDR<="000000001111";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000110101" THEN  WR_ADDR<="000000010000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000110111" THEN  WR_ADDR<="000000010001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000111001" THEN  WR_ADDR<="000000010010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000111011" THEN  WR_ADDR<="000000010011";
------- FPGA : 01 ----------------------------------------------------------------------------------------------------

ELSIF  HH_CNT="0000010100" AND VV_CNT="0000111101" THEN  WR_ADDR<="000000010100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0000111111" THEN  WR_ADDR<="000000010101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001000001" THEN  WR_ADDR<="000000010110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001000011" THEN  WR_ADDR<="000000010111";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001000101" THEN  WR_ADDR<="000000011000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001000111" THEN  WR_ADDR<="000000011001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001001001" THEN  WR_ADDR<="000000011010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001001011" THEN  WR_ADDR<="000000011011";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001001101" THEN  WR_ADDR<="000000011100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001001111" THEN  WR_ADDR<="000000011101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001010001" THEN  WR_ADDR<="000000011110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001010011" THEN  WR_ADDR<="000000011111";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001010101" THEN  WR_ADDR<="000000100000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001010111" THEN  WR_ADDR<="000000100001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001011001" THEN  WR_ADDR<="000000100010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001011011" THEN  WR_ADDR<="000000100011";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001011101" THEN  WR_ADDR<="000000100100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001011111" THEN  WR_ADDR<="000000100101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001100001" THEN  WR_ADDR<="000000100110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001100011" THEN  WR_ADDR<="000000100111";
------- FPGA : 02 ----------------------------------------------------------------------------------------------------

ELSIF  HH_CNT="0000010100" AND VV_CNT="0001100101" THEN  WR_ADDR<="000000101000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001100111" THEN  WR_ADDR<="000000101001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001101001" THEN  WR_ADDR<="000000101010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001101011" THEN  WR_ADDR<="000000101011";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001101101" THEN  WR_ADDR<="000000101100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001101111" THEN  WR_ADDR<="000000101101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001110001" THEN  WR_ADDR<="000000101110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001110011" THEN  WR_ADDR<="000000101111";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001110101" THEN  WR_ADDR<="000000110000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001110111" THEN  WR_ADDR<="000000110001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001111001" THEN  WR_ADDR<="000000110010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001111011" THEN  WR_ADDR<="000000110011";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001111101" THEN  WR_ADDR<="000000110100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0001111111" THEN  WR_ADDR<="000000110101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010000001" THEN  WR_ADDR<="000000110110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010000011" THEN  WR_ADDR<="000000110111";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010000101" THEN  WR_ADDR<="000000111000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010000111" THEN  WR_ADDR<="000000111001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010001001" THEN  WR_ADDR<="000000111010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010001011" THEN  WR_ADDR<="000000111011";
------- FPGA : 03 ----------------------------------------------------------------------------------------------------

ELSIF  HH_CNT="0000010100" AND VV_CNT="0010001101" THEN  WR_ADDR<="000000111100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010001111" THEN  WR_ADDR<="000000111101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010010001" THEN  WR_ADDR<="000000111110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010010011" THEN  WR_ADDR<="000000111111";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010010101" THEN  WR_ADDR<="000001000000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010010111" THEN  WR_ADDR<="000001000001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010011001" THEN  WR_ADDR<="000001000010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010011011" THEN  WR_ADDR<="000001000011";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010011101" THEN  WR_ADDR<="000001000100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010011111" THEN  WR_ADDR<="000001000101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010100001" THEN  WR_ADDR<="000001000110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010100011" THEN  WR_ADDR<="000001000111";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010100101" THEN  WR_ADDR<="000001001000";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010100111" THEN  WR_ADDR<="000001001001";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010101001" THEN  WR_ADDR<="000001001010";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010101011" THEN  WR_ADDR<="000001001011";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010101101" THEN  WR_ADDR<="000001001100";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010101111" THEN  WR_ADDR<="000001001101";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010110001" THEN  WR_ADDR<="000001001110";
ELSIF  HH_CNT="0000010100" AND VV_CNT="0010110011" THEN  WR_ADDR<="000001001111";
------- FPGA : 04 ----------------------------------------------------------------------------------------------------

