# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:33 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] outs outs_valid index index_valid

.latch        n54 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n59 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n64 control.tehb.dataReg  0
.latch        n69 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n40
01 1
.names control.tehb.control.fullReg new_n40 ins_ready[1]
01 1
.names ins_valid[0] new_n40 new_n42
00 1
.names ins_valid[2] new_n42 new_n43
11 1
.names control.tehb.control.fullReg new_n43 ins_ready[2]
01 1
.names new_n42 new_n43 new_n45
00 1
.names new_n43 new_n45 new_n46
00 1
.names ins_valid[3] new_n46 new_n47
11 1
.names control.tehb.control.fullReg new_n47 ins_ready[3]
01 1
.names new_n46 new_n47 new_n49
00 1
.names new_n47 new_n49 new_n50
00 1
.names ins_valid[4] new_n50 new_n51
11 1
.names control.tehb.control.fullReg new_n51 ins_ready[4]
01 1
.names new_n50 new_n51 new_n53
00 1
.names new_n51 new_n53 new_n54_1
00 1
.names ins_valid[5] new_n54_1 new_n55
11 1
.names control.tehb.control.fullReg new_n55 ins_ready[5]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n57
11 1
.names new_n40 new_n47 new_n58
00 1
.names new_n51 new_n58 new_n59_1
00 1
.names new_n55 new_n59_1 new_n60
00 1
.names control.tehb.control.fullReg new_n60 new_n61
00 1
.names new_n57 new_n61 index
00 0
.names ins[0] index new_n63
10 1
.names ins[1] index new_n64_1
11 1
.names new_n63 new_n64_1 outs
00 0
.names new_n54_1 new_n55 new_n66
00 1
.names new_n55 new_n66 new_n67
00 1
.names control.tehb.control.fullReg new_n67 new_n68
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n68 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n68 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n71
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n72
01 1
.names new_n71 new_n72 new_n73
00 1
.names rst new_n73 new_n74
00 1
.names new_n68 new_n74 n69
01 1
.names new_n71 n69 n54
01 0
.names new_n72 n69 n59
01 0
.names control.tehb.control.fullReg new_n73 new_n78
00 1
.names new_n67 new_n78 new_n79
01 1
.names control.tehb.dataReg new_n79 new_n80
10 1
.names new_n60 new_n79 new_n81
01 1
.names new_n80 new_n81 new_n82
00 1
.names rst new_n82 n64
00 1
.end
