$date
	Sun Aug 27 21:36:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Encoder4_2_tb $end
$var wire 1 ! z $end
$var wire 2 " y [1:0] $end
$var reg 4 # w [3:0] $end
$scope module E1 $end
$var wire 4 $ w [3:0] $end
$var reg 2 % y [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
b1 #
b0 "
1!
$end
#20
b1 "
b1 %
b10 #
b10 $
#40
b10 "
b10 %
b100 #
b100 $
#60
b11 "
b11 %
b1000 #
b1000 $
#80
bx "
bx %
0!
b0 #
b0 $
#100
