INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/alu.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/alu_control.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/control_unit.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/data_mem.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/immediate_generator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity immediate_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/instr_mem.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/pc.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_live
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/pipeline_registers.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipeline_registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/reg_file.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/riscv_pipeline.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity riscv_pipeline
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_final_cadet_stage2/tb_riscv_pipeline.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_riscv_pipeline
