Block Type :- UDFB Block
Inputs : 2
Outputs : 2
UDFBName : AnalogStages
DataType:Real Name:AnalogStages Text:Input Type:Input
DataType:Bool Name:AnalogStages Text:Enable Type:Input
DataType:Real Name:AnalogStages Text:Output1 Type:Output
DataType:Real Name:AnalogStages Text:Output2 Type:Output
 (  ) = (Enable AND [FN:MOV TC:- EN:-  IN:Input DT:0005 DTN:Real OPC:0095 OPT:02 OPTN:Memory  OP:P5:001]);======Enable System & Scale Input
 (  ) = (Enable AND [FN:LE TC:- EN:Enabled  IN:P5:001 IN:50.0 DT:0005 DTN:Real OPC:0145 OPT:02 OPTN:Memory  OP:F2:000]);======Output1 Logic
 (  ) = (OP1_0 AND [FN:MUL TC:- EN:Enabled  IN:P5:001 IN:2.0 DT:0005 DTN:Real OPC:0065 OPT:02 OPTN:Memory  OP:Output1]);======Output1 Logic
 (  ) = (Enable AND [FN:GT TC:- EN:Enabled  IN:P5:001 IN:50.0 DT:0005 DTN:Real OPC:0115 OPT:02 OPTN:Memory  OP:F2:001]);======Output1 Logic
 (  ) = (OP1_1 AND [FN:MOV TC:- EN:Enabled  IN:100 DT:0005 DTN:Real OPC:0095 OPT:02 OPTN:Memory  OP:Output1]);======Output1 Logic
 (  ) = (Enable AND [FN:GT TC:- EN:Enabled  IN:P5:001 IN:50.0 DT:0005 DTN:Real OPC:0115 OPT:02 OPTN:Memory  OP:F2:002]);======Output2 Logic
 (  ) = (OP2_0 AND [FN:SUB TC:- EN:Enabled  IN:P5:001 IN:50.0 DT:0005 DTN:Real OPC:0055 OPT:02 OPTN:Memory  OP:P5:002]);======Output2 Logic
 (  ) = ([FN:MUL TC:- EN:-  IN:P5:002 IN:2.0 DT:0005 DTN:Real OPC:0065 OPT:02 OPTN:Memory  OP:Output2]);======Output2 Logic
 (  ) = (Enable AND [FN:LE TC:- EN:Enabled  IN:P5:001 IN:50.0 DT:0005 DTN:Real OPC:0145 OPT:02 OPTN:Memory  OP:F2:003]);======Output2 Logic
 (  ) = (OP2_2 AND [FN:MOV TC:- EN:-  IN:0.0 DT:0005 DTN:Real OPC:0095 OPT:02 OPTN:Memory  OP:Output2]);======Comments
 (  ) = (~Enable AND [FN:MOV TC:- EN:Enabled  IN:0.0 DT:0005 DTN:Real OPC:0095 OPT:02 OPTN:Memory  OP:Output1]);======Comments
 (  ) = (~Enable AND [FN:MOV TC:- EN:Enabled  IN:0.0 DT:0005 DTN:Real OPC:0095 OPT:02 OPTN:Memory  OP:Output2]);======Comments
 (  ) = (Enable AND [FN:GE TC:- EN:Enabled  IN:P5:001 IN:100.0 DT:0005 DTN:Real OPC:0125 OPT:02 OPTN:Memory  OP:F2:053]);======Output2 Logic
 (  ) = (OP2_3 AND [FN:MOV TC:- EN:Enabled  IN:100.0 DT:0005 DTN:Real OPC:0095 OPT:02 OPTN:Memory  OP:Output2]);======Comments
User Defined Tags
Model: AnalogStages Tags, Label: Real, LogicalAddress: P5:001, Tag: ScaleInput, IOList: NIL, Type: DataType, InitialValue: , Retentive: False, ShowLogicalAddress: False, RetentiveAddress: , Mode: , Editable: False, Key: 86, ActualName: 
Model: AnalogStages Tags, Label: Real, LogicalAddress: P5:002, Tag: Temp1, IOList: NIL, Type: DataType, InitialValue: , Retentive: False, ShowLogicalAddress: False, RetentiveAddress: , Mode: , Editable: False, Key: 87, ActualName: 
Model: AnalogStages Tags, Label: Bool, LogicalAddress: F2:000, Tag: OP1_0, IOList: NIL, Type: DataType, InitialValue: , Retentive: False, ShowLogicalAddress: False, RetentiveAddress: , Mode: , Editable: False, Key: 88, ActualName: 
Model: AnalogStages Tags, Label: Bool, LogicalAddress: F2:001, Tag: OP1_1, IOList: NIL, Type: DataType, InitialValue: , Retentive: False, ShowLogicalAddress: False, RetentiveAddress: , Mode: , Editable: False, Key: 89, ActualName: 
Model: AnalogStages Tags, Label: Bool, LogicalAddress: F2:002, Tag: OP2_0, IOList: NIL, Type: DataType, InitialValue: , Retentive: False, ShowLogicalAddress: False, RetentiveAddress: , Mode: , Editable: False, Key: 90, ActualName: 
Model: AnalogStages Tags, Label: Bool, LogicalAddress: F2:003, Tag: OP2_2, IOList: NIL, Type: DataType, InitialValue: , Retentive: False, ShowLogicalAddress: False, RetentiveAddress: , Mode: , Editable: False, Key: 91, ActualName: 
Model: AnalogStages Tags, Label: Bool, LogicalAddress: F2:053, Tag: OP2_3, IOList: NIL, Type: DataType, InitialValue: , Retentive: False, ShowLogicalAddress: False, RetentiveAddress: , Mode: , Editable: False, Key: 159, ActualName: 
