============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Mon May 13 15:43:14 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1069)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.389554s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (100.1%)

RUN-1004 : used memory is 249 MB, reserved memory is 223 MB, peak memory is 253 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr(sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (300 clock/control pins, 1 other pins).
SYN-4027 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9218 instances
RUN-0007 : 6161 luts, 2481 seqs, 283 mslices, 153 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 10070 nets
RUN-1001 : 5725 nets have 2 pins
RUN-1001 : 3241 nets have [3 - 5] pins
RUN-1001 : 624 nets have [6 - 10] pins
RUN-1001 : 262 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     310     
RUN-1001 :   No   |  No   |  Yes  |    1034     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     326     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    24   |  49   |     45     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 120
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9216 instances, 6161 luts, 2481 seqs, 436 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42195, tnet num: 10068, tinst num: 9216, tnode num: 49861, tedge num: 67927.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.096430s wall, 1.046875s user + 0.062500s system = 1.109375s CPU (101.2%)

RUN-1004 : used memory is 349 MB, reserved memory is 325 MB, peak memory is 349 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.431539s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.37676e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9216.
PHY-3001 : Level 1 #clusters 1357.
PHY-3001 : End clustering;  0.074197s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (126.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 731684, overlap = 239.062
PHY-3002 : Step(2): len = 608384, overlap = 285.344
PHY-3002 : Step(3): len = 471107, overlap = 337.906
PHY-3002 : Step(4): len = 402531, overlap = 391.031
PHY-3002 : Step(5): len = 334943, overlap = 432.719
PHY-3002 : Step(6): len = 285893, overlap = 453.062
PHY-3002 : Step(7): len = 239627, overlap = 502.531
PHY-3002 : Step(8): len = 210934, overlap = 549.25
PHY-3002 : Step(9): len = 187609, overlap = 593.25
PHY-3002 : Step(10): len = 167651, overlap = 598.906
PHY-3002 : Step(11): len = 158576, overlap = 612.906
PHY-3002 : Step(12): len = 154339, overlap = 620.719
PHY-3002 : Step(13): len = 141786, overlap = 652.531
PHY-3002 : Step(14): len = 136157, overlap = 668.656
PHY-3002 : Step(15): len = 124915, overlap = 706.844
PHY-3002 : Step(16): len = 112789, overlap = 715.719
PHY-3002 : Step(17): len = 107403, overlap = 714.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.11787e-06
PHY-3002 : Step(18): len = 116356, overlap = 685.531
PHY-3002 : Step(19): len = 147109, overlap = 616.438
PHY-3002 : Step(20): len = 157483, overlap = 569.094
PHY-3002 : Step(21): len = 169832, overlap = 499.031
PHY-3002 : Step(22): len = 169138, overlap = 496.125
PHY-3002 : Step(23): len = 168521, overlap = 504.812
PHY-3002 : Step(24): len = 163935, overlap = 504.969
PHY-3002 : Step(25): len = 162677, overlap = 513.812
PHY-3002 : Step(26): len = 158832, overlap = 511.094
PHY-3002 : Step(27): len = 158257, overlap = 516.906
PHY-3002 : Step(28): len = 156408, overlap = 533
PHY-3002 : Step(29): len = 155607, overlap = 530.125
PHY-3002 : Step(30): len = 154161, overlap = 523.656
PHY-3002 : Step(31): len = 153429, overlap = 520.719
PHY-3002 : Step(32): len = 152376, overlap = 513.625
PHY-3002 : Step(33): len = 151489, overlap = 505.5
PHY-3002 : Step(34): len = 150435, overlap = 524.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.23574e-06
PHY-3002 : Step(35): len = 163810, overlap = 500.125
PHY-3002 : Step(36): len = 174562, overlap = 471.031
PHY-3002 : Step(37): len = 180406, overlap = 474.438
PHY-3002 : Step(38): len = 182910, overlap = 472.719
PHY-3002 : Step(39): len = 182460, overlap = 464.594
PHY-3002 : Step(40): len = 182048, overlap = 458.469
PHY-3002 : Step(41): len = 180855, overlap = 448.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.47147e-06
PHY-3002 : Step(42): len = 197147, overlap = 458.906
PHY-3002 : Step(43): len = 209171, overlap = 435.844
PHY-3002 : Step(44): len = 213934, overlap = 409.062
PHY-3002 : Step(45): len = 215973, overlap = 412.781
PHY-3002 : Step(46): len = 214541, overlap = 404.969
PHY-3002 : Step(47): len = 215339, overlap = 396.438
PHY-3002 : Step(48): len = 215573, overlap = 385.125
PHY-3002 : Step(49): len = 217404, overlap = 370.875
PHY-3002 : Step(50): len = 218454, overlap = 363
PHY-3002 : Step(51): len = 218982, overlap = 364.531
PHY-3002 : Step(52): len = 218346, overlap = 367.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.69429e-05
PHY-3002 : Step(53): len = 240038, overlap = 320.594
PHY-3002 : Step(54): len = 255305, overlap = 294.531
PHY-3002 : Step(55): len = 260970, overlap = 265.281
PHY-3002 : Step(56): len = 264603, overlap = 237.875
PHY-3002 : Step(57): len = 266254, overlap = 222.594
PHY-3002 : Step(58): len = 266251, overlap = 223.938
PHY-3002 : Step(59): len = 264123, overlap = 230.719
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.38859e-05
PHY-3002 : Step(60): len = 289055, overlap = 187.312
PHY-3002 : Step(61): len = 307553, overlap = 148.75
PHY-3002 : Step(62): len = 315773, overlap = 139.875
PHY-3002 : Step(63): len = 318616, overlap = 141.781
PHY-3002 : Step(64): len = 317377, overlap = 126.062
PHY-3002 : Step(65): len = 315928, overlap = 127.625
PHY-3002 : Step(66): len = 314268, overlap = 129.875
PHY-3002 : Step(67): len = 313609, overlap = 135.062
PHY-3002 : Step(68): len = 313885, overlap = 137.438
PHY-3002 : Step(69): len = 314985, overlap = 136.094
PHY-3002 : Step(70): len = 314643, overlap = 139.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.77718e-05
PHY-3002 : Step(71): len = 336510, overlap = 134.906
PHY-3002 : Step(72): len = 352382, overlap = 113.156
PHY-3002 : Step(73): len = 355727, overlap = 108.906
PHY-3002 : Step(74): len = 357639, overlap = 105.969
PHY-3002 : Step(75): len = 358880, overlap = 106.25
PHY-3002 : Step(76): len = 358810, overlap = 100.594
PHY-3002 : Step(77): len = 357971, overlap = 103.531
PHY-3002 : Step(78): len = 359107, overlap = 109.438
PHY-3002 : Step(79): len = 359286, overlap = 104.531
PHY-3002 : Step(80): len = 360827, overlap = 102.75
PHY-3002 : Step(81): len = 359858, overlap = 97.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000135544
PHY-3002 : Step(82): len = 381108, overlap = 82.8125
PHY-3002 : Step(83): len = 395727, overlap = 83.9062
PHY-3002 : Step(84): len = 398074, overlap = 78.8438
PHY-3002 : Step(85): len = 401399, overlap = 77.5312
PHY-3002 : Step(86): len = 402582, overlap = 81.4688
PHY-3002 : Step(87): len = 403614, overlap = 86
PHY-3002 : Step(88): len = 401846, overlap = 79.4375
PHY-3002 : Step(89): len = 401712, overlap = 84.25
PHY-3002 : Step(90): len = 402837, overlap = 77.125
PHY-3002 : Step(91): len = 404397, overlap = 77.125
PHY-3002 : Step(92): len = 403348, overlap = 71.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000269366
PHY-3002 : Step(93): len = 417355, overlap = 68.625
PHY-3002 : Step(94): len = 426889, overlap = 66.75
PHY-3002 : Step(95): len = 429526, overlap = 63.0312
PHY-3002 : Step(96): len = 431954, overlap = 63.625
PHY-3002 : Step(97): len = 434247, overlap = 61.9688
PHY-3002 : Step(98): len = 435798, overlap = 65.2188
PHY-3002 : Step(99): len = 434375, overlap = 65.0625
PHY-3002 : Step(100): len = 434974, overlap = 63.9375
PHY-3002 : Step(101): len = 437023, overlap = 54.6562
PHY-3002 : Step(102): len = 438409, overlap = 56.4688
PHY-3002 : Step(103): len = 437064, overlap = 59.5625
PHY-3002 : Step(104): len = 437129, overlap = 49.1562
PHY-3002 : Step(105): len = 438191, overlap = 47.5312
PHY-3002 : Step(106): len = 438745, overlap = 46.25
PHY-3002 : Step(107): len = 437455, overlap = 44.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000537305
PHY-3002 : Step(108): len = 447155, overlap = 39.9375
PHY-3002 : Step(109): len = 453036, overlap = 39.5625
PHY-3002 : Step(110): len = 453255, overlap = 41.25
PHY-3002 : Step(111): len = 454231, overlap = 44
PHY-3002 : Step(112): len = 456387, overlap = 42.3125
PHY-3002 : Step(113): len = 457965, overlap = 42.3125
PHY-3002 : Step(114): len = 458042, overlap = 45.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000983653
PHY-3002 : Step(115): len = 462690, overlap = 44.3125
PHY-3002 : Step(116): len = 467619, overlap = 43.375
PHY-3002 : Step(117): len = 469637, overlap = 45.75
PHY-3002 : Step(118): len = 471927, overlap = 48.7188
PHY-3002 : Step(119): len = 474557, overlap = 47.1875
PHY-3002 : Step(120): len = 476238, overlap = 45.9062
PHY-3002 : Step(121): len = 476746, overlap = 51.3125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00172264
PHY-3002 : Step(122): len = 479939, overlap = 45.7188
PHY-3002 : Step(123): len = 482303, overlap = 44.8125
PHY-3002 : Step(124): len = 483126, overlap = 48.0625
PHY-3002 : Step(125): len = 483959, overlap = 46.9062
PHY-3002 : Step(126): len = 485051, overlap = 40.875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00313286
PHY-3002 : Step(127): len = 487439, overlap = 40.6562
PHY-3002 : Step(128): len = 490146, overlap = 40.6562
PHY-3002 : Step(129): len = 490901, overlap = 40.6562
PHY-3002 : Step(130): len = 491496, overlap = 44.25
PHY-3002 : Step(131): len = 492556, overlap = 40.3438
PHY-3002 : Step(132): len = 493599, overlap = 41.0938
PHY-3002 : Step(133): len = 494052, overlap = 42
PHY-3002 : Step(134): len = 494872, overlap = 44.9375
PHY-3002 : Step(135): len = 495761, overlap = 36.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016093s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10070.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 650984, over cnt = 1258(3%), over = 6473, worst = 29
PHY-1001 : End global iterations;  0.585163s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (130.8%)

PHY-1001 : Congestion index: top1 = 82.00, top5 = 62.57, top10 = 52.56, top15 = 45.90.
PHY-3001 : End congestion estimation;  0.726435s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (124.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.378437s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000390058
PHY-3002 : Step(136): len = 539249, overlap = 13.7188
PHY-3002 : Step(137): len = 534998, overlap = 9.9375
PHY-3002 : Step(138): len = 531576, overlap = 8.71875
PHY-3002 : Step(139): len = 531156, overlap = 5.375
PHY-3002 : Step(140): len = 531379, overlap = 4.1875
PHY-3002 : Step(141): len = 532106, overlap = 7.625
PHY-3002 : Step(142): len = 533391, overlap = 7.625
PHY-3002 : Step(143): len = 534154, overlap = 7.1875
PHY-3002 : Step(144): len = 534088, overlap = 7.375
PHY-3002 : Step(145): len = 533831, overlap = 7.3125
PHY-3002 : Step(146): len = 533887, overlap = 7.5625
PHY-3002 : Step(147): len = 534172, overlap = 8.1875
PHY-3002 : Step(148): len = 534175, overlap = 8.75
PHY-3002 : Step(149): len = 533803, overlap = 9.25
PHY-3002 : Step(150): len = 533185, overlap = 9.625
PHY-3002 : Step(151): len = 532430, overlap = 9.5625
PHY-3002 : Step(152): len = 532056, overlap = 9.25
PHY-3002 : Step(153): len = 531606, overlap = 9.25
PHY-3002 : Step(154): len = 531066, overlap = 9.1875
PHY-3002 : Step(155): len = 530921, overlap = 8.5
PHY-3002 : Step(156): len = 531446, overlap = 8.5
PHY-3002 : Step(157): len = 531427, overlap = 8.3125
PHY-3002 : Step(158): len = 531226, overlap = 8
PHY-3002 : Step(159): len = 531655, overlap = 7.375
PHY-3002 : Step(160): len = 531791, overlap = 7.8125
PHY-3002 : Step(161): len = 531446, overlap = 7.71875
PHY-3002 : Step(162): len = 530929, overlap = 7.03125
PHY-3002 : Step(163): len = 530409, overlap = 6.40625
PHY-3002 : Step(164): len = 529399, overlap = 6.40625
PHY-3002 : Step(165): len = 527542, overlap = 6.5625
PHY-3002 : Step(166): len = 526706, overlap = 6.75
PHY-3002 : Step(167): len = 525895, overlap = 6.28125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000780116
PHY-3002 : Step(168): len = 529153, overlap = 5.5625
PHY-3002 : Step(169): len = 531011, overlap = 5.25
PHY-3002 : Step(170): len = 535563, overlap = 4.6875
PHY-3002 : Step(171): len = 538732, overlap = 5.03125
PHY-3002 : Step(172): len = 539260, overlap = 6.40625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00156023
PHY-3002 : Step(173): len = 541059, overlap = 5.40625
PHY-3002 : Step(174): len = 541971, overlap = 4.9375
PHY-3002 : Step(175): len = 550281, overlap = 3.03125
PHY-3002 : Step(176): len = 558189, overlap = 3.125
PHY-3002 : Step(177): len = 557144, overlap = 4
PHY-3002 : Step(178): len = 555768, overlap = 3.28125
PHY-3002 : Step(179): len = 552914, overlap = 3.28125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 50/10070.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 657512, over cnt = 1640(4%), over = 5832, worst = 41
PHY-1001 : End global iterations;  0.737073s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (180.2%)

PHY-1001 : Congestion index: top1 = 66.19, top5 = 53.24, top10 = 46.95, top15 = 42.94.
PHY-3001 : End congestion estimation;  0.891166s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (166.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.406500s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000542999
PHY-3002 : Step(180): len = 554974, overlap = 38.375
PHY-3002 : Step(181): len = 552154, overlap = 31.75
PHY-3002 : Step(182): len = 548229, overlap = 23.0312
PHY-3002 : Step(183): len = 543788, overlap = 19.375
PHY-3002 : Step(184): len = 538477, overlap = 18.5625
PHY-3002 : Step(185): len = 533440, overlap = 18.125
PHY-3002 : Step(186): len = 528370, overlap = 16.375
PHY-3002 : Step(187): len = 523359, overlap = 18.1875
PHY-3002 : Step(188): len = 519346, overlap = 19.9375
PHY-3002 : Step(189): len = 514865, overlap = 21.375
PHY-3002 : Step(190): len = 510956, overlap = 20.6562
PHY-3002 : Step(191): len = 507918, overlap = 18.7188
PHY-3002 : Step(192): len = 505532, overlap = 21.5312
PHY-3002 : Step(193): len = 503429, overlap = 21.3125
PHY-3002 : Step(194): len = 501270, overlap = 25.4062
PHY-3002 : Step(195): len = 499639, overlap = 25.1875
PHY-3002 : Step(196): len = 498558, overlap = 25.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.001086
PHY-3002 : Step(197): len = 502374, overlap = 22.6562
PHY-3002 : Step(198): len = 504691, overlap = 20.0625
PHY-3002 : Step(199): len = 509100, overlap = 19.3438
PHY-3002 : Step(200): len = 512516, overlap = 15.9375
PHY-3002 : Step(201): len = 515871, overlap = 14.7812
PHY-3002 : Step(202): len = 518076, overlap = 16.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00217199
PHY-3002 : Step(203): len = 520218, overlap = 13.8125
PHY-3002 : Step(204): len = 522246, overlap = 13.0312
PHY-3002 : Step(205): len = 525682, overlap = 14.5
PHY-3002 : Step(206): len = 531998, overlap = 13.8438
PHY-3002 : Step(207): len = 534436, overlap = 12.7812
PHY-3002 : Step(208): len = 535131, overlap = 12.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42195, tnet num: 10068, tinst num: 9216, tnode num: 49861, tedge num: 67927.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.137498s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (100.3%)

RUN-1004 : used memory is 394 MB, reserved memory is 373 MB, peak memory is 450 MB
OPT-1001 : Total overflow 154.59 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 260/10070.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 644344, over cnt = 1674(4%), over = 4995, worst = 25
PHY-1001 : End global iterations;  0.806338s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (172.5%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 49.33, top10 = 44.07, top15 = 40.78.
PHY-1001 : End incremental global routing;  0.956913s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (160.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.407102s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.8%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9085 has valid locations, 44 needs to be replaced
PHY-3001 : design contains 9252 instances, 6166 luts, 2512 seqs, 436 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 540464
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8536/10106.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648944, over cnt = 1677(4%), over = 4991, worst = 25
PHY-1001 : End global iterations;  0.100830s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (139.5%)

PHY-1001 : Congestion index: top1 = 58.10, top5 = 49.41, top10 = 44.17, top15 = 40.89.
PHY-3001 : End congestion estimation;  0.262667s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (107.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 42344, tnet num: 10104, tinst num: 9252, tnode num: 50103, tedge num: 68153.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.140186s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.0%)

RUN-1004 : used memory is 425 MB, reserved memory is 414 MB, peak memory is 457 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.539410s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(209): len = 540084, overlap = 0
PHY-3002 : Step(210): len = 539777, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8556/10106.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648120, over cnt = 1686(4%), over = 5011, worst = 25
PHY-1001 : End global iterations;  0.089181s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.6%)

PHY-1001 : Congestion index: top1 = 57.93, top5 = 49.33, top10 = 44.10, top15 = 40.90.
PHY-3001 : End congestion estimation;  0.248351s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.396868s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00328926
PHY-3002 : Step(211): len = 539547, overlap = 12.5938
PHY-3002 : Step(212): len = 539398, overlap = 12.5938
PHY-3001 : Final: Len = 539398, Over = 12.5938
PHY-3001 : End incremental placement;  2.763771s wall, 2.921875s user + 0.109375s system = 3.031250s CPU (109.7%)

OPT-1001 : Total overflow 154.69 peak overflow 1.81
OPT-1001 : End high-fanout net optimization;  4.365217s wall, 5.109375s user + 0.156250s system = 5.265625s CPU (120.6%)

OPT-1001 : Current memory(MB): used = 460, reserve = 443, peak = 464.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8560/10106.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 647616, over cnt = 1667(4%), over = 4920, worst = 25
PHY-1002 : len = 666896, over cnt = 941(2%), over = 2295, worst = 14
PHY-1002 : len = 678424, over cnt = 373(1%), over = 864, worst = 11
PHY-1002 : len = 684896, over cnt = 88(0%), over = 200, worst = 9
PHY-1002 : len = 684432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.796481s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (135.4%)

PHY-1001 : Congestion index: top1 = 50.32, top5 = 44.02, top10 = 40.37, top15 = 38.10.
OPT-1001 : End congestion update;  0.951731s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (128.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.306708s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.9%)

OPT-0007 : Start: WNS 2562 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2562 TNS 0 NUM_FEPS 0 with 13 cells processed and 900 slack improved
OPT-0007 : Iter 2: improved WNS 2562 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.270859s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (121.7%)

OPT-1001 : Current memory(MB): used = 460, reserve = 443, peak = 464.
OPT-1001 : End physical optimization;  6.937886s wall, 7.921875s user + 0.187500s system = 8.109375s CPU (116.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6166 LUT to BLE ...
SYN-4008 : Packed 6166 LUT and 1294 SEQ to BLE.
SYN-4003 : Packing 1218 remaining SEQ's ...
SYN-4005 : Packed 1071 SEQ with LUT/SLICE
SYN-4006 : 3837 single LUT's are left
SYN-4006 : 147 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6313/7047 primitive instances ...
PHY-3001 : End packing;  0.789674s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (98.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4062 instances
RUN-1001 : 1961 mslices, 1961 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 9040 nets
RUN-1001 : 4465 nets have 2 pins
RUN-1001 : 3324 nets have [3 - 5] pins
RUN-1001 : 735 nets have [6 - 10] pins
RUN-1001 : 265 nets have [11 - 20] pins
RUN-1001 : 246 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 4060 instances, 3922 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : After packing: Len = 554928, Over = 65.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4660/9040.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 686872, over cnt = 968(2%), over = 1425, worst = 7
PHY-1002 : len = 690920, over cnt = 512(1%), over = 667, worst = 5
PHY-1002 : len = 696480, over cnt = 132(0%), over = 149, worst = 3
PHY-1002 : len = 697776, over cnt = 50(0%), over = 51, worst = 2
PHY-1002 : len = 698320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.976024s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (164.9%)

PHY-1001 : Congestion index: top1 = 51.64, top5 = 44.74, top10 = 41.06, top15 = 38.69.
PHY-3001 : End congestion estimation;  1.192715s wall, 1.734375s user + 0.093750s system = 1.828125s CPU (153.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39946, tnet num: 9038, tinst num: 4060, tnode num: 46270, tedge num: 66924.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.417034s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (100.3%)

RUN-1004 : used memory is 426 MB, reserved memory is 414 MB, peak memory is 464 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9038 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.807239s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107209
PHY-3002 : Step(213): len = 539395, overlap = 65
PHY-3002 : Step(214): len = 531920, overlap = 73.5
PHY-3002 : Step(215): len = 526940, overlap = 71
PHY-3002 : Step(216): len = 523463, overlap = 76.75
PHY-3002 : Step(217): len = 520566, overlap = 77.5
PHY-3002 : Step(218): len = 518390, overlap = 78.25
PHY-3002 : Step(219): len = 516174, overlap = 80.75
PHY-3002 : Step(220): len = 514690, overlap = 80
PHY-3002 : Step(221): len = 512882, overlap = 83.5
PHY-3002 : Step(222): len = 511025, overlap = 84.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000214418
PHY-3002 : Step(223): len = 521524, overlap = 68.75
PHY-3002 : Step(224): len = 528009, overlap = 61.5
PHY-3002 : Step(225): len = 531755, overlap = 58
PHY-3002 : Step(226): len = 533744, overlap = 57.25
PHY-3002 : Step(227): len = 534634, overlap = 56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000421039
PHY-3002 : Step(228): len = 544768, overlap = 47.5
PHY-3002 : Step(229): len = 551274, overlap = 48
PHY-3002 : Step(230): len = 559126, overlap = 43.5
PHY-3002 : Step(231): len = 560318, overlap = 43.5
PHY-3002 : Step(232): len = 559705, overlap = 44.75
PHY-3002 : Step(233): len = 559074, overlap = 45.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000739516
PHY-3002 : Step(234): len = 565938, overlap = 41.5
PHY-3002 : Step(235): len = 569242, overlap = 39.75
PHY-3002 : Step(236): len = 575483, overlap = 39
PHY-3002 : Step(237): len = 581874, overlap = 37.75
PHY-3002 : Step(238): len = 580909, overlap = 38.5
PHY-3002 : Step(239): len = 579543, overlap = 36.75
PHY-3002 : Step(240): len = 579006, overlap = 38.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00138537
PHY-3002 : Step(241): len = 584503, overlap = 37.75
PHY-3002 : Step(242): len = 586452, overlap = 35.75
PHY-3002 : Step(243): len = 589082, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.472601s wall, 1.578125s user + 2.328125s system = 3.906250s CPU (265.3%)

PHY-3001 : Trial Legalized: Len = 612487
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 174/9040.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 732368, over cnt = 1192(3%), over = 1962, worst = 9
PHY-1002 : len = 738504, over cnt = 691(1%), over = 1014, worst = 6
PHY-1002 : len = 745840, over cnt = 265(0%), over = 364, worst = 5
PHY-1002 : len = 748112, over cnt = 142(0%), over = 183, worst = 4
PHY-1002 : len = 750096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.323978s wall, 2.000000s user + 0.156250s system = 2.156250s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 53.73, top5 = 45.81, top10 = 41.95, top15 = 39.44.
PHY-3001 : End congestion estimation;  1.546244s wall, 2.234375s user + 0.156250s system = 2.390625s CPU (154.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9038 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.386806s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000279512
PHY-3002 : Step(244): len = 590777, overlap = 16
PHY-3002 : Step(245): len = 579618, overlap = 21.5
PHY-3002 : Step(246): len = 569970, overlap = 30.5
PHY-3002 : Step(247): len = 562894, overlap = 36.5
PHY-3002 : Step(248): len = 558916, overlap = 39.5
PHY-3002 : Step(249): len = 556461, overlap = 41.75
PHY-3002 : Step(250): len = 554744, overlap = 41
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017586s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.8%)

PHY-3001 : Legalized: Len = 566316, Over = 0
PHY-3001 : Spreading special nets. 51 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027684s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.9%)

PHY-3001 : 65 instances has been re-located, deltaX = 21, deltaY = 32, maxDist = 1.
PHY-3001 : Final: Len = 567626, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39946, tnet num: 9038, tinst num: 4061, tnode num: 46270, tedge num: 66924.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.500938s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (99.9%)

RUN-1004 : used memory is 432 MB, reserved memory is 420 MB, peak memory is 477 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1433/9040.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 687136, over cnt = 1201(3%), over = 1964, worst = 8
PHY-1002 : len = 695688, over cnt = 565(1%), over = 784, worst = 8
PHY-1002 : len = 701040, over cnt = 211(0%), over = 286, worst = 4
PHY-1002 : len = 704192, over cnt = 37(0%), over = 53, worst = 3
PHY-1002 : len = 704816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.349439s wall, 2.109375s user + 0.062500s system = 2.171875s CPU (160.9%)

PHY-1001 : Congestion index: top1 = 53.81, top5 = 46.91, top10 = 42.97, top15 = 40.31.
PHY-1001 : End incremental global routing;  1.547837s wall, 2.312500s user + 0.062500s system = 2.375000s CPU (153.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9038 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399447s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (97.8%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3936 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 4065 instances, 3926 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 568984
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8384/9044.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 706360, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 706400, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 706424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.242327s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.7%)

PHY-1001 : Congestion index: top1 = 53.81, top5 = 46.93, top10 = 42.99, top15 = 40.36.
PHY-3001 : End congestion estimation;  0.428327s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39994, tnet num: 9042, tinst num: 4065, tnode num: 46330, tedge num: 66996.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.475911s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.5%)

RUN-1004 : used memory is 459 MB, reserved memory is 446 MB, peak memory is 483 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9042 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.867210s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(251): len = 568500, overlap = 0
PHY-3002 : Step(252): len = 568322, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 8381/9044.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 705616, over cnt = 11(0%), over = 16, worst = 3
PHY-1002 : len = 705688, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 705696, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 705720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.334810s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 53.81, top5 = 46.92, top10 = 42.99, top15 = 40.34.
PHY-3001 : End congestion estimation;  0.522085s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (101.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9042 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385977s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00124912
PHY-3002 : Step(253): len = 568255, overlap = 0
PHY-3002 : Step(254): len = 568228, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006560s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (238.2%)

PHY-3001 : Legalized: Len = 568224, Over = 0
PHY-3001 : End spreading;  0.022653s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.0%)

PHY-3001 : Final: Len = 568224, Over = 0
PHY-3001 : End incremental placement;  3.511905s wall, 3.640625s user + 0.046875s system = 3.687500s CPU (105.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.723054s wall, 6.765625s user + 0.125000s system = 6.890625s CPU (120.4%)

OPT-1001 : Current memory(MB): used = 488, reserve = 473, peak = 490.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8381/9044.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 705640, over cnt = 9(0%), over = 14, worst = 4
PHY-1002 : len = 705712, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 705736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.246320s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.8%)

PHY-1001 : Congestion index: top1 = 53.81, top5 = 46.91, top10 = 43.03, top15 = 40.36.
OPT-1001 : End congestion update;  0.432322s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (104.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9042 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.302082s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (93.1%)

OPT-0007 : Start: WNS 2789 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 113 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3941 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4065 instances, 3926 slices, 73 macros(436 instances: 283 mslices 153 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Initial: Len = 568382, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022578s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.4%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 568406, Over = 0
PHY-3001 : End incremental legalization;  0.203490s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.8%)

OPT-0007 : Iter 1: improved WNS 2924 TNS 0 NUM_FEPS 0 with 5 cells processed and 650 slack improved
OPT-0007 : Iter 2: improved WNS 2924 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.991224s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.3%)

OPT-1001 : Current memory(MB): used = 489, reserve = 474, peak = 491.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9042 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.305984s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8372/9044.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 705936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.078733s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.2%)

PHY-1001 : Congestion index: top1 = 53.81, top5 = 46.91, top10 = 43.03, top15 = 40.36.
PHY-1001 : End incremental global routing;  0.270555s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9042 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.375742s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8391/9044.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 705936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.076482s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.1%)

PHY-1001 : Congestion index: top1 = 53.81, top5 = 46.91, top10 = 43.03, top15 = 40.36.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9042 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.317938s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2874 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.310345
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2874ps with logic level 1 
OPT-1001 : End physical optimization;  9.860364s wall, 10.890625s user + 0.125000s system = 11.015625s CPU (111.7%)

RUN-1003 : finish command "place" in  36.394596s wall, 58.687500s user + 10.031250s system = 68.718750s CPU (188.8%)

RUN-1004 : used memory is 427 MB, reserved memory is 409 MB, peak memory is 491 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.129188s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (168.8%)

RUN-1004 : used memory is 428 MB, reserved memory is 410 MB, peak memory is 491 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4067 instances
RUN-1001 : 1961 mslices, 1965 lslices, 113 pads, 12 brams, 3 dsps
RUN-1001 : There are total 9044 nets
RUN-1001 : 4463 nets have 2 pins
RUN-1001 : 3323 nets have [3 - 5] pins
RUN-1001 : 738 nets have [6 - 10] pins
RUN-1001 : 268 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39994, tnet num: 9042, tinst num: 4065, tnode num: 46330, tedge num: 66996.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.364047s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.7%)

RUN-1004 : used memory is 440 MB, reserved memory is 428 MB, peak memory is 491 MB
PHY-1001 : 1961 mslices, 1965 lslices, 113 pads, 12 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9042 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 678616, over cnt = 1239(3%), over = 2098, worst = 8
PHY-1002 : len = 687160, over cnt = 671(1%), over = 1009, worst = 6
PHY-1002 : len = 695816, over cnt = 223(0%), over = 300, worst = 4
PHY-1002 : len = 699176, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 699304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.319336s wall, 1.781250s user + 0.078125s system = 1.859375s CPU (140.9%)

PHY-1001 : Congestion index: top1 = 53.49, top5 = 47.12, top10 = 43.07, top15 = 40.33.
PHY-1001 : End global routing;  1.527336s wall, 1.984375s user + 0.078125s system = 2.062500s CPU (135.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 479, reserve = 468, peak = 491.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 741, reserve = 731, peak = 741.
PHY-1001 : End build detailed router design. 4.287272s wall, 4.265625s user + 0.031250s system = 4.296875s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 109688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.630262s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 774, reserve = 765, peak = 774.
PHY-1001 : End phase 1; 2.636124s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 4922 net; 27.838778s wall, 27.812500s user + 0.000000s system = 27.812500s CPU (99.9%)

PHY-1022 : len = 1.39352e+06, over cnt = 944(0%), over = 951, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 782, reserve = 771, peak = 782.
PHY-1001 : End initial routed; 43.547827s wall, 55.484375s user + 0.140625s system = 55.625000s CPU (127.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8627(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   1.931   |   0.000   |   0   
RUN-1001 :   Hold   |   0.146   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.113440s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 788, reserve = 777, peak = 788.
PHY-1001 : End phase 2; 45.661344s wall, 57.593750s user + 0.140625s system = 57.734375s CPU (126.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.39352e+06, over cnt = 944(0%), over = 951, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.090337s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.37813e+06, over cnt = 282(0%), over = 282, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.370281s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (139.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.37703e+06, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.536401s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (122.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.37714e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.230913s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (115.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.37736e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.146972s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/8627(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   1.931   |   0.000   |   0   
RUN-1001 :   Hold   |   0.146   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.124397s wall, 2.125000s user + 0.000000s system = 2.125000s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 341 feed throughs used by 209 nets
PHY-1001 : End commit to database; 1.475157s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 843, reserve = 834, peak = 843.
PHY-1001 : End phase 3; 6.266013s wall, 6.906250s user + 0.062500s system = 6.968750s CPU (111.2%)

PHY-1003 : Routed, final wirelength = 1.37736e+06
PHY-1001 : Current memory(MB): used = 845, reserve = 836, peak = 845.
PHY-1001 : End export database. 0.034090s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.7%)

PHY-1001 : End detail routing;  59.202977s wall, 71.734375s user + 0.234375s system = 71.968750s CPU (121.6%)

RUN-1003 : finish command "route" in  62.582889s wall, 75.546875s user + 0.328125s system = 75.875000s CPU (121.2%)

RUN-1004 : used memory is 846 MB, reserved memory is 837 MB, peak memory is 846 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        54
  #input                   18
  #output                  35
  #inout                    1

Utilization Statistics
#lut                     7395   out of  19600   37.73%
#reg                     2566   out of  19600   13.09%
#le                      7542
  #lut only              4976   out of   7542   65.98%
  #reg only               147   out of   7542    1.95%
  #lut&reg               2419   out of   7542   32.07%
#dsp                        3   out of     29   10.34%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       58   out of    188   30.85%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                       Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                   GCLK               pll                PLL_inst/pll_inst.clkc1                   1379
#2        SDRAM_PLL_inst/clk0_buf                                        GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             201
#3        sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             90
#4        SWCLK_dup_1                                                    GCLK               io                 SWCLK_syn_2.di                            77
#5        SD_CLK_dup_1                                                   GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                         GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             33
#7        LED_Interface/light_clk                                        GCLK               mslice             LED_Interface/light_clk_reg_syn_9.q1      16
#8        System_clk_dup_1                                               GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                              GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_130.q0    1
#10       PIXEL_PLL_inst/clk0_buf                                        GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                              GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                    GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                         |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                              |CortexM0_SoC                                       |7542   |6959    |436     |2570    |12      |3       |
|  AHBlite_SD_inst                |AHBlite_SD                                         |562    |448     |86      |271     |0       |0       |
|    SD_top_inst                  |SD_top                                             |553    |439     |86      |266     |0       |0       |
|      sd_init_inst               |sd_init                                            |153    |110     |25      |71      |0       |0       |
|      sd_rd_ctrl_inst            |sd_rd_ctrl                                         |139    |110     |19      |72      |0       |0       |
|      sd_read_inst               |sd_read                                            |261    |219     |42      |123     |0       |0       |
|  Interconncet                   |AHBlite_Interconnect                               |18     |18      |0       |15      |0       |0       |
|    Decoder                      |AHBlite_Decoder                                    |4      |4       |0       |1       |0       |0       |
|    SlaveMUX                     |AHBlite_SlaveMUX                                   |14     |14      |0       |14      |0       |0       |
|  LED_Interface                  |AHBlite_LED                                        |90     |71      |9       |58      |0       |0       |
|  Matrix_Key_Interface           |AHBlite_Matrix_Key                                 |5      |5       |0       |5       |0       |0       |
|  PIXEL_PLL_inst                 |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                       |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface              |AHBlite_Block_RAM                                  |12     |11      |0       |12      |0       |0       |
|  RAMDATA_Interface              |AHBlite_Block_RAM                                  |40     |40      |0       |18      |0       |0       |
|  RAM_CODE                       |Block_RAM                                          |5      |5       |0       |2       |4       |0       |
|  RAM_DATA                       |Block_RAM                                          |7      |7       |0       |1       |4       |0       |
|  SDRAM_PLL_inst                 |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                  |AHBlite_SEG                                        |50     |43      |5       |32      |0       |0       |
|    smg_inst                     |smg                                                |38     |31      |5       |20      |0       |0       |
|  Timer_Interface                |AHBlite_Timer                                      |84     |66      |18      |46      |0       |0       |
|  kb                             |Keyboard                                           |298    |250     |48      |156     |0       |0       |
|  sdram_rw_top_inst              |sdram_rw_top                                       |697    |519     |119     |382     |4       |0       |
|    SDRAM_inst                   |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                  |sdram_top                                          |697    |519     |119     |382     |4       |0       |
|      u_sdram_controller         |sdram_controller                                   |301    |245     |46      |127     |0       |0       |
|        u_sdram_cmd              |sdram_cmd                                          |62     |62      |0       |26      |0       |0       |
|        u_sdram_ctrl             |sdram_ctrl                                         |187    |136     |46      |50      |0       |0       |
|        u_sdram_data             |sdram_data                                         |52     |47      |0       |51      |0       |0       |
|      u_sdram_fifo_ctrl          |sdram_fifo_ctrl                                    |396    |274     |73      |255     |4       |0       |
|        rdfifo                   |SDRAM_READ_FIFO                                    |141    |92      |27      |106     |2       |0       |
|          ram_inst               |ram_infer_SDRAM_READ_FIFO                          |9      |7       |0       |9       |2       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |37     |27      |0       |37      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |29     |20      |0       |29      |0       |0       |
|        wrfifo                   |SDRAM_WRITE_FIFO                                   |157    |102     |28      |119     |2       |0       |
|          ram_inst               |ram_infer_SDRAM_WRITE_FIFO                         |24     |24      |0       |22      |2       |0       |
|          rd_to_wr_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |31     |15      |0       |31      |0       |0       |
|          wr_to_rd_cross_inst    |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |36     |25      |0       |36      |0       |0       |
|  u3_hdmi_tx                     |hdmi_tx                                            |166    |128     |18      |108     |0       |0       |
|    Inst_DVITransmitter          |DVITransmitter                                     |166    |128     |18      |108     |0       |0       |
|      Inst_TMDSEncoder_blue      |TMDSEncoder                                        |13     |12      |0       |13      |0       |0       |
|      Inst_TMDSEncoder_green     |TMDSEncoder                                        |1      |0       |0       |1       |0       |0       |
|      Inst_TMDSEncoder_red       |TMDSEncoder                                        |100    |82      |18      |42      |0       |0       |
|      Inst_blue_serializer_10_1  |Serial_N_1_lvds_dat                                |22     |14      |0       |22      |0       |0       |
|      Inst_clk_serializer_10_1   |Serial_N_1_lvds                                    |4      |2       |0       |4       |0       |0       |
|      Inst_green_serializer_10_1 |Serial_N_1_lvds_dat                                |12     |8       |0       |12      |0       |0       |
|      Inst_red_serializer_10_1   |Serial_N_1_lvds_dat                                |14     |10      |0       |14      |0       |0       |
|  u_logic                        |cortexm0ds_logic                                   |5314   |5231    |59      |1417    |0       |3       |
|  video_driver_inst              |video_driver                                       |166    |92      |74      |33      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4407  
    #2          2       2150  
    #3          3       611   
    #4          4       545   
    #5        5-10      784   
    #6        11-50     454   
    #7       51-100      10   
    #8       101-500     1    
  Average     3.24            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.472642s wall, 2.390625s user + 0.046875s system = 2.437500s CPU (165.5%)

RUN-1004 : used memory is 846 MB, reserved memory is 837 MB, peak memory is 900 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 39994, tnet num: 9042, tinst num: 4065, tnode num: 46330, tedge num: 66996.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.382195s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.5%)

RUN-1004 : used memory is 846 MB, reserved memory is 837 MB, peak memory is 900 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9042 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4065
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 9044, pip num: 100596
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 341
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3113 valid insts, and 278016 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001100110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  9.778024s wall, 101.281250s user + 0.265625s system = 101.546875s CPU (1038.5%)

RUN-1004 : used memory is 852 MB, reserved memory is 851 MB, peak memory is 1012 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_154314.log"
