#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558917cbbe70 .scope module, "SyncFifoController_tb" "SyncFifoController_tb" 2 9;
 .timescale -9 -12;
P_0x558917a290a0 .param/l "lpFifoBitWidth" 1 2 46, +C4<00000000000000000000000000100000>;
P_0x558917a290e0 .param/l "lpFifoDepth" 1 2 45, +C4<00000000000000000000000100000000>;
P_0x558917a29120 .param/l "lpSimlationTime" 1 2 15, +C4<00000000000000000000011111010000>;
P_0x558917a29160 .param/l "lpSysClkCycle" 1 2 14, +C4<00000000000000000000000000000010>;
v0x558917a90ea0_0 .var "qRe", 0 0;
v0x558917a91320_0 .var "qWe", 0 0;
v0x558917a90a20_0 .var "rRd", 31 0;
v0x558917a82d10_0 .var "rSCLK", 0 0;
v0x558917a82790_0 .var "rSRST", 0 0;
v0x558917a82bb0_0 .var "rWd", 31 0;
v0x558917a82a50_0 .var "rnSRST", 0 0;
v0x558917a8dee0_0 .net "wEmp", 0 0, L_0x558917a870d0;  1 drivers
v0x558917a4caf0_0 .net "wFull", 0 0, L_0x558917a91bf0;  1 drivers
v0x558917a4c7f0_0 .net "wRd", 31 0, L_0x558917a8dbe0;  1 drivers
v0x558917a4ce50_0 .net "wRvd", 0 0, L_0x558917a8e860;  1 drivers
v0x558917a4c0d0_0 .net "wTimingGen", 0 0, L_0x558917a8e330;  1 drivers
E_0x5589179b7d40 .event edge, v0x558917ab3c30_0, v0x558917ab41b0_0, v0x558917b6c620_0;
S_0x558917cbc000 .scope module, "PulseGenerator" "PulseGenerator" 2 85, 3 7 0, S_0x558917cbbe70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oPulse";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCLK";
P_0x558917cbc190 .param/l "lpCtuCNTBits" 1 3 21, +C4<00000000000000000000000000000001>;
P_0x558917cbc1d0 .param/l "lpRstCnt" 1 3 23, C4<0>;
P_0x558917cbc210 .param/l "lpSysCnt" 1 3 22, C4<0>;
P_0x558917cbc250 .param/l "pStartPulse" 0 3 10, C4<0>;
P_0x558917cbc290 .param/l "pSysClk" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x558917cbc2d0 .param/l "pTimeCke" 0 3 9, C4<00000001>;
L_0x558917a8e330 .functor BUFZ 1, v0x5589179643d0_0, C4<0>, C4<0>, C4<0>;
v0x558917ce0fb0_0 .net "iCLK", 0 0, v0x558917a82d10_0;  1 drivers
v0x558917ce1e50_0 .net "iRST", 0 0, v0x558917a82790_0;  1 drivers
v0x558917b6c620_0 .net "oPulse", 0 0, L_0x558917a8e330;  alias, 1 drivers
v0x558917be98c0_0 .var "qCke", 0 0;
v0x5589179d1680_0 .var "qTimeCke", 0 0;
v0x5589179643d0_0 .var "rPulse", 0 0;
v0x558917c962d0_0 .var "rTimeCkeCnt", 7 0;
v0x5589179add80_0 .var "rTmpCount", 0 0;
E_0x5589179b8480 .event posedge, v0x558917ce0fb0_0;
E_0x5589179b8220 .event edge, v0x558917c962d0_0;
E_0x5589179c03d0 .event edge, v0x5589179add80_0;
S_0x558917cdce90 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 3 79, 3 79 0, S_0x558917cbc000;
 .timescale 0 0;
v0x558917b6c490_0 .var/i "bitcnt", 31 0;
v0x558917b6c300_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x558917cdce90
v0x558917ce4100_0 .var/i "i", 31 0;
v0x558917cdc090_0 .var/i "number", 31 0;
TD_SyncFifoController_tb.PulseGenerator.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917b6c490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917ce4100_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x558917ce4100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x558917cdc090_0;
    %load/vec4 v0x558917ce4100_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558917b6c490_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558917b6c490_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x558917ce4100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558917ce4100_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x558917b6c490_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917ce4100_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x558917ce4100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v0x558917cdc090_0;
    %load/vec4 v0x558917ce4100_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x558917ce4100_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_0.8 ;
    %load/vec4 v0x558917ce4100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558917ce4100_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_0.10 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917b6c300_0, 0, 32;
    %load/vec4 v0x558917cdc090_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
T_0.14 ;
    %load/vec4 v0x558917cdc090_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_0.15, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558917b6c300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x558917b6c300_0, 0, 32;
    %load/vec4 v0x558917cdc090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x558917cdc090_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %load/vec4 v0x558917b6c300_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_0.13 ;
T_0.5 ;
    %end;
S_0x558917ccda00 .scope module, "SyncFifoController" "SyncFifoController" 2 57, 4 8 0, S_0x558917cbbe70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x558917ccddf0 .param/l "lpBramGenNum" 1 4 83, C4<00000010>;
P_0x558917ccde30 .param/l "lpDataWidth" 1 4 82, C4<00010000>;
P_0x558917ccde70 .param/l "pAddrWidth" 1 4 28, C4<00001000>;
P_0x558917ccdeb0 .param/l "pFifoBitWidth" 0 4 10, +C4<00000000000000000000000000100000>;
P_0x558917ccdef0 .param/str "pFifoBlockRam" 0 4 11, "yes";
P_0x558917ccdf30 .param/l "pFifoDepth" 0 4 9, +C4<00000000000000000000000100000000>;
L_0x558917a91bf0 .functor BUFZ 1, v0x558917ac2340_0, C4<0>, C4<0>, C4<0>;
L_0x558917a870d0 .functor BUFZ 1, v0x558917ab3d90_0, C4<0>, C4<0>, C4<0>;
L_0x558917a8e860 .functor BUFZ 1, v0x558917aa8af0_0, C4<0>, C4<0>, C4<0>;
L_0x558917a8dbe0 .functor BUFZ 32, L_0x558917a4c3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd4fc7562e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x558917adafc0_0 .net/2u *"_ivl_5", 7 0, L_0x7fd4fc7562e8;  1 drivers
v0x558917ad9ff0_0 .net "iCLK", 0 0, v0x558917a82d10_0;  alias, 1 drivers
v0x558917af1fc0_0 .net "iRe", 0 0, v0x558917a90ea0_0;  1 drivers
v0x558917ab4310_0 .net "iWd", 31 0, v0x558917a82bb0_0;  1 drivers
v0x558917ac27c0_0 .net "iWe", 0 0, v0x558917a91320_0;  1 drivers
v0x558917ac1ec0_0 .net "inARST", 0 0, v0x558917a82a50_0;  1 drivers
v0x558917ab41b0_0 .net "oEmp", 0 0, L_0x558917a870d0;  alias, 1 drivers
v0x558917ab3c30_0 .net "oFull", 0 0, L_0x558917a91bf0;  alias, 1 drivers
v0x558917ab4050_0 .net "oRd", 31 0, L_0x558917a8dbe0;  alias, 1 drivers
v0x558917ab3ef0_0 .net "oRvd", 0 0, L_0x558917a8e860;  alias, 1 drivers
v0x558917ab3d90_0 .var "qEmp", 0 0;
v0x558917ac2340_0 .var "qFull", 0 0;
v0x558917aa5e00_0 .var "qRe", 0 0;
v0x558917aa2ee0 .array "qWd", 0 1, 15 0;
v0x558917a9f1b0_0 .var "qWe", 0 0;
v0x558917aa9ac0_0 .var "rRa", 7 0;
v0x558917aa8af0_0 .var "rRe", 0 0;
v0x558917ac0f50_0 .var "rWa", 7 0;
v0x558917abf380_0 .net "wRd", 31 0, L_0x558917a4c3d0;  1 drivers
v0x558917a828f0_0 .net "wWa", 7 0, L_0x558917a4bf50;  1 drivers
E_0x558917987b10/0 .event edge, v0x558917a828f0_0, v0x558917c37030_0, v0x558917be09b0_0, v0x558917ac27c0_0;
E_0x558917987b10/1 .event edge, v0x558917ac2340_0, v0x558917af1fc0_0, v0x558917ab3d90_0;
E_0x558917987b10 .event/or E_0x558917987b10/0, E_0x558917987b10/1;
E_0x558917ce5640/0 .event negedge, v0x558917ac1ec0_0;
E_0x558917ce5640/1 .event posedge, v0x558917ce0fb0_0;
E_0x558917ce5640 .event/or E_0x558917ce5640/0, E_0x558917ce5640/1;
L_0x558917a4c3d0 .concat8 [ 16 16 0 0], v0x558917bdfab0_0, v0x558917b037a0_0;
L_0x558917a4bf50 .arith/sum 8, v0x558917ac0f50_0, L_0x7fd4fc7562e8;
S_0x558917cce1e0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 168, 4 168 0, S_0x558917ccda00;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x558917cce1e0
v0x5589179de130_0 .var/i "i", 31 0;
v0x558917be9740_0 .var "iVAL", 31 0;
TD_SyncFifoController_tb.SyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589179de130_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x5589179de130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.17, 5;
    %load/vec4 v0x558917be9740_0;
    %load/vec4 v0x5589179de130_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v0x5589179de130_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.18 ;
    %load/vec4 v0x5589179de130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589179de130_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.20 ;
    %end;
S_0x558917cce5d0 .scope function.vec4.s8, "f_barm_gennum" "f_barm_gennum" 4 144, 4 144 0, S_0x558917ccda00;
 .timescale 0 0;
; Variable f_barm_gennum is vec4 return value of scope S_0x558917cce5d0
v0x558917c693d0_0 .var/i "i", 31 0;
v0x558917c696d0_0 .var "lpDataWidth", 31 0;
v0x558917be9d40_0 .var "pFifoBitWidth", 31 0;
TD_SyncFifoController_tb.SyncFifoController.f_barm_gennum ;
    %load/vec4 v0x558917be9d40_0;
    %load/vec4 v0x558917c696d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_barm_gennum (store_vec4_to_lval)
    %load/vec4 v0x558917be9d40_0;
    %store/vec4 v0x558917c693d0_0, 0, 32;
T_2.24 ;
    %load/vec4 v0x558917c696d0_0;
    %load/vec4 v0x558917c693d0_0;
    %cmp/u;
    %jmp/0xz T_2.25, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %retload/vec4 0;
    %pushi/vec4 1, 0, 8;
    %add;
    %ret/vec4 0, 0, 8;
    %load/vec4 v0x558917c693d0_0;
    %load/vec4 v0x558917c696d0_0;
    %sub;
    %store/vec4 v0x558917c693d0_0, 0, 32;
    %jmp T_2.24;
T_2.25 ;
T_2.23 ;
    %end;
S_0x558917cce9f0 .scope function.vec4.s8, "f_get_datawidth" "f_get_datawidth" 4 128, 4 128 0, S_0x558917ccda00;
 .timescale 0 0;
; Variable f_get_datawidth is vec4 return value of scope S_0x558917cce9f0
v0x558917be9bc0_0 .var "pFifoDepth", 31 0;
TD_SyncFifoController_tb.SyncFifoController.f_get_datawidth ;
    %load/vec4 v0x558917be9bc0_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 1024, 0, 32;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.26 ;
    %pushi/vec4 16, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.27 ;
    %pushi/vec4 8, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.28 ;
    %pushi/vec4 4, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.29 ;
    %pushi/vec4 2, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.30 ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to f_get_datawidth (store_vec4_to_lval)
    %jmp T_3.32;
T_3.32 ;
    %pop/vec4 1;
    %end;
S_0x558917ccede0 .scope generate, "genblk1[0]" "genblk1[0]" 4 89, 4 89 0, S_0x558917ccda00;
 .timescale 0 0;
P_0x558917ac2f30 .param/l "x" 0 4 89, +C4<00>;
E_0x558917abf200 .event edge, v0x558917ab4310_0;
S_0x558917cdcb40 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 94, 5 12 0, S_0x558917ccede0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x5589179f5140 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x5589179f5180 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558917be0fb0_0 .net "iCLK", 0 0, v0x558917a82d10_0;  alias, 1 drivers
v0x558917bcbe70_0 .net "iRa", 7 0, v0x558917aa9ac0_0;  1 drivers
v0x558917b3f4c0_0 .net "iRe", 0 0, v0x558917aa5e00_0;  1 drivers
v0x558917b31940_0 .net "iWa", 7 0, v0x558917ac0f50_0;  1 drivers
v0x558917aa2ee0_0 .array/port v0x558917aa2ee0, 0;
v0x558917b5ba30_0 .net "iWd", 15 0, v0x558917aa2ee0_0;  1 drivers
v0x558917b5aad0_0 .net "iWe", 0 0, v0x558917a9f1b0_0;  1 drivers
v0x558917bcc170_0 .net "oRd", 15 0, v0x558917bdfab0_0;  1 drivers
S_0x558917ccd680 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558917cdcb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558917ce62e0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6320 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6360 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce63a0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce63e0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6420 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6460 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce64a0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce64e0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6520 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6560 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce65a0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce65e0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6620 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6660 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce66a0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce66e0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6720 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6760 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce67a0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce67e0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558917ce6820 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558917ce6860 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558917ce68a0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558917ce68e0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558917ce6920 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558917ce6960 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558917ce69a0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558917ce69e0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558917ce6a20 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558917ce6a60 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558917ce6aa0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558917ce1d30 .functor BUFZ 1, v0x558917a9f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x558917bf03f0 .functor BUFZ 1, v0x558917a9f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x558917afb4e0 .functor BUFZ 1, v0x558917aa5e00_0, C4<0>, C4<0>, C4<0>;
L_0x558917b16dc0 .functor BUFZ 8, v0x558917ac0f50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558917ae3500 .functor BUFZ 8, v0x558917aa9ac0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558917a4bda0 .functor BUFZ 1, v0x558917a82d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fd4fc756060 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc79f8e8 .resolv tri, L_0x7fd4fc756060, L_0x558917bf03f0;
L_0x558917a8f930 .functor BUFZ 1, RS_0x7fd4fc79f8e8, C4<0>, C4<0>, C4<0>;
L_0x7fd4fc756018 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc79f9a8 .resolv tri, L_0x7fd4fc756018, L_0x558917ce1d30;
L_0x558917a8e4c0 .functor BUFZ 1, RS_0x7fd4fc79f9a8, C4<0>, C4<0>, C4<0>;
L_0x558917a91020 .functor BUFZ 1, v0x558917a82d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fd4fc7560a8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc79f7f8 .resolv tri, L_0x7fd4fc7560a8, L_0x558917afb4e0;
L_0x558917a911a0 .functor BUFZ 1, RS_0x7fd4fc79f7f8, C4<0>, C4<0>, C4<0>;
v0x558917c37030_0 .net "RADDR", 7 0, v0x558917aa9ac0_0;  alias, 1 drivers
L_0x7fd4fc756138 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc79f648 .resolv tri, L_0x7fd4fc756138, L_0x558917ae3500;
v0x558917c69b00_0 .net8 "RADDR_net", 7 0, RS_0x7fd4fc79f648;  2 drivers, strength-aware
v0x558917bf22b0_0 .net "RCLK", 0 0, v0x558917a82d10_0;  alias, 1 drivers
v0x558917be0cb0_0 .net "RCLK_i", 0 0, L_0x558917a91020;  1 drivers
v0x558917be06b0_0 .net "RDATA", 15 0, v0x558917bdfab0_0;  alias, 1 drivers
v0x558917be00b0_0 .var "RDATA_early", 15 0;
v0x558917bdfc30_0 .var "RDATA_late", 15 0;
v0x558917bdfab0_0 .var "RDATA_out", 15 0;
v0x558917c256e0_0 .var "RDATA_reg", 15 0;
v0x558917bf1d50_0 .net "RE", 0 0, v0x558917aa5e00_0;  alias, 1 drivers
v0x558917bdff30_0 .net "RE_i", 0 0, L_0x558917a911a0;  1 drivers
v0x558917be0b30_0 .net8 "RE_net", 0 0, RS_0x7fd4fc79f7f8;  2 drivers, strength-aware
v0x558917be09b0_0 .net "WADDR", 7 0, v0x558917ac0f50_0;  alias, 1 drivers
L_0x7fd4fc7560f0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc79f858 .resolv tri, L_0x7fd4fc7560f0, L_0x558917b16dc0;
v0x558917be0830_0 .net8 "WADDR_net", 7 0, RS_0x7fd4fc79f858;  2 drivers, strength-aware
v0x558917be0530_0 .net "WCLK", 0 0, v0x558917a82d10_0;  alias, 1 drivers
v0x558917be03b0_0 .net "WCLKE", 0 0, v0x558917a9f1b0_0;  alias, 1 drivers
v0x558917be0230_0 .net "WCLKE_i", 0 0, L_0x558917a8f930;  1 drivers
v0x558917bdfdb0_0 .net8 "WCLKE_net", 0 0, RS_0x7fd4fc79f8e8;  2 drivers, strength-aware
v0x558917be0e30_0 .net "WCLK_i", 0 0, L_0x558917a4bda0;  1 drivers
v0x558917bcbb70_0 .net "WDATA", 15 0, v0x558917aa2ee0_0;  alias, 1 drivers
v0x558917bcbcf0_0 .net "WE", 0 0, v0x558917a9f1b0_0;  alias, 1 drivers
v0x558917bd6ad0_0 .net "WE_i", 0 0, L_0x558917a8e4c0;  1 drivers
v0x558917bd45a0_0 .net8 "WE_net", 0 0, RS_0x7fd4fc79f9a8;  2 drivers, strength-aware
v0x558917bdf8b0_0 .var/i "i", 31 0;
v0x558917be1130 .array "mem", 0 5119, 0 0;
E_0x558917abef40 .event posedge, v0x558917be0cb0_0;
E_0x558917cb92d0 .event posedge, v0x558917be0e30_0;
S_0x558917cb9990 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558917ccd680;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558917cb9990
v0x558917c69550_0 .var/i "w1", 31 0;
v0x558917bf2410_0 .var/i "w2", 31 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558917c69550_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558917c69550_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917c69550_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917c69550_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917c69550_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bf2410_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558917bf2410_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bf2410_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bf2410_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bf2410_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558917c69550_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558917c69550_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917c69550_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bf2410_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558917bf2410_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bf2410_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558917cb9db0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558917ccd680;
 .timescale 0 0;
S_0x558917cba1a0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558917ccd680;
 .timescale 0 0;
v0x558917c37460_0 .var "addr", 7 0;
v0x558917c36eb0_0 .var "rdata", 15 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917bdf8b0_0, 0, 32;
T_5.33 ;
    %load/vec4 v0x558917bdf8b0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_5.34, 5;
    %load/vec4 v0x558917c37460_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558917be1130, 4;
    %ix/getv/s 4, v0x558917bdf8b0_0;
    %store/vec4 v0x558917c36eb0_0, 4, 1;
    %load/vec4 v0x558917bdf8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558917bdf8b0_0, 0, 32;
    %jmp T_5.33;
T_5.34 ;
    %end;
S_0x558917cc87b0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558917ccd680;
 .timescale 0 0;
v0x558917c36bb0_0 .var "addr", 7 0;
v0x558917c36d30_0 .var "wdata", 15 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917bdf8b0_0, 0, 32;
T_6.35 ;
    %load/vec4 v0x558917bdf8b0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_6.36, 5;
    %load/vec4 v0x558917c36d30_0;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %load/vec4 v0x558917c36bb0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %load/vec4 v0x558917bdf8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558917bdf8b0_0, 0, 32;
    %jmp T_6.35;
T_6.36 ;
    %end;
S_0x558917cccc00 .scope generate, "genblk1[1]" "genblk1[1]" 4 89, 4 89 0, S_0x558917ccda00;
 .timescale 0 0;
P_0x558917a84510 .param/l "x" 0 4 89, +C4<01>;
S_0x558917cccf80 .scope module, "TrionSDPBRAM" "TrionSDPBRAM" 4 94, 5 12 0, S_0x558917cccc00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iRe";
    .port_info 6 /INPUT 1 "iCLK";
P_0x558917ce3370 .param/l "pAddrWidth" 0 5 14, C4<00001000>;
P_0x558917ce33b0 .param/l "pDataWidth" 0 5 13, C4<00010000>;
v0x558917ae54f0_0 .net "iCLK", 0 0, v0x558917a82d10_0;  alias, 1 drivers
v0x558917ae5a70_0 .net "iRa", 7 0, v0x558917aa9ac0_0;  alias, 1 drivers
v0x558917ae5910_0 .net "iRe", 0 0, v0x558917aa5e00_0;  alias, 1 drivers
v0x558917ad6e90_0 .net "iWa", 7 0, v0x558917ac0f50_0;  alias, 1 drivers
v0x558917aa2ee0_1 .array/port v0x558917aa2ee0, 1;
v0x558917ad7300_0 .net "iWd", 15 0, v0x558917aa2ee0_1;  1 drivers
v0x558917ad43e0_0 .net "iWe", 0 0, v0x558917a9f1b0_0;  alias, 1 drivers
v0x558917ad06b0_0 .net "oRd", 15 0, v0x558917b037a0_0;  1 drivers
S_0x558917ccd300 .scope module, "EFX_RAM_5K" "EFX_RAM_5K" 5 57, 6 36 0, S_0x558917cccf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WCLK";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "WCLKE";
    .port_info 3 /INPUT 16 "WDATA";
    .port_info 4 /INPUT 8 "WADDR";
    .port_info 5 /INPUT 1 "RCLK";
    .port_info 6 /INPUT 1 "RE";
    .port_info 7 /OUTPUT 16 "RDATA";
    .port_info 8 /INPUT 8 "RADDR";
P_0x558917ce6af0 .param/l "INIT_0" 0 6 53, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6b30 .param/l "INIT_1" 0 6 54, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6b70 .param/l "INIT_10" 0 6 69, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6bb0 .param/l "INIT_11" 0 6 70, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6bf0 .param/l "INIT_12" 0 6 71, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6c30 .param/l "INIT_13" 0 6 72, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6c70 .param/l "INIT_2" 0 6 55, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6cb0 .param/l "INIT_3" 0 6 56, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6cf0 .param/l "INIT_4" 0 6 57, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6d30 .param/l "INIT_5" 0 6 58, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6d70 .param/l "INIT_6" 0 6 59, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6db0 .param/l "INIT_7" 0 6 60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6df0 .param/l "INIT_8" 0 6 61, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6e30 .param/l "INIT_9" 0 6 62, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6e70 .param/l "INIT_A" 0 6 63, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6eb0 .param/l "INIT_B" 0 6 64, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6ef0 .param/l "INIT_C" 0 6 65, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6f30 .param/l "INIT_D" 0 6 66, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6f70 .param/l "INIT_E" 0 6 67, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6fb0 .param/l "INIT_F" 0 6 68, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x558917ce6ff0 .param/l "MEMORY_SIZE" 1 6 94, +C4<0000000000000000000000000000000000000000000000000001010000000000>;
P_0x558917ce7030 .param/l "OUTPUT_REG" 0 6 51, C4<0>;
P_0x558917ce7070 .param/l "RCLK_POLARITY" 0 6 46, C4<1>;
P_0x558917ce70b0 .param/l "READ_AWIDTH" 1 6 74, +C4<00000000000000000000000000001000>;
P_0x558917ce70f0 .param/l "READ_WIDTH" 0 6 49, C4<00010000>;
P_0x558917ce7130 .param/l "RE_POLARITY" 0 6 47, C4<1>;
P_0x558917ce7170 .param/l "WCLKE_POLARITY" 0 6 44, C4<1>;
P_0x558917ce71b0 .param/l "WCLK_POLARITY" 0 6 43, C4<1>;
P_0x558917ce71f0 .param/l "WE_POLARITY" 0 6 45, C4<1>;
P_0x558917ce7230 .param/l "WRITE_AWIDTH" 1 6 84, +C4<00000000000000000000000000001000>;
P_0x558917ce7270 .param/str "WRITE_MODE" 0 6 52, "READ_FIRST";
P_0x558917ce72b0 .param/l "WRITE_WIDTH" 0 6 50, C4<00010000>;
L_0x558917a8c740 .functor BUFZ 1, v0x558917a9f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x558917a8d5e0 .functor BUFZ 1, v0x558917a9f1b0_0, C4<0>, C4<0>, C4<0>;
L_0x558917a87750 .functor BUFZ 1, v0x558917aa5e00_0, C4<0>, C4<0>, C4<0>;
L_0x558917a8ca90 .functor BUFZ 8, v0x558917ac0f50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558917a8d460 .functor BUFZ 8, v0x558917aa9ac0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558917a874f0 .functor BUFZ 1, v0x558917a82d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fd4fc7561c8 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc7a0068 .resolv tri, L_0x7fd4fc7561c8, L_0x558917a8d5e0;
L_0x558917a91670 .functor BUFZ 1, RS_0x7fd4fc7a0068, C4<0>, C4<0>, C4<0>;
L_0x7fd4fc756180 .functor BUFT 1, C8<330>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc7a0128 .resolv tri, L_0x7fd4fc756180, L_0x558917a8c740;
L_0x558917a917d0 .functor BUFZ 1, RS_0x7fd4fc7a0128, C4<0>, C4<0>, C4<0>;
L_0x558917a8e690 .functor BUFZ 1, v0x558917a82d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fd4fc756210 .functor BUFT 1, C8<331>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc79ffd8 .resolv tri, L_0x7fd4fc756210, L_0x558917a87750;
L_0x558917a91d50 .functor BUFZ 1, RS_0x7fd4fc79ffd8, C4<0>, C4<0>, C4<0>;
v0x558917afd200_0 .net "RADDR", 7 0, v0x558917aa9ac0_0;  alias, 1 drivers
L_0x7fd4fc7562a0 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc79fe58 .resolv tri, L_0x7fd4fc7562a0, L_0x558917a8d460;
v0x558917afd780_0 .net8 "RADDR_net", 7 0, RS_0x7fd4fc79fe58;  2 drivers, strength-aware
v0x558917b3c950_0 .net "RCLK", 0 0, v0x558917a82d10_0;  alias, 1 drivers
v0x558917afd8e0_0 .net "RCLK_i", 0 0, L_0x558917a8e690;  1 drivers
v0x558917b16ed0_0 .net "RDATA", 15 0, v0x558917b037a0_0;  alias, 1 drivers
v0x558917b18ae0_0 .var "RDATA_early", 15 0;
v0x558917b19060_0 .var "RDATA_late", 15 0;
v0x558917b037a0_0 .var "RDATA_out", 15 0;
v0x558917b04f30_0 .var "RDATA_reg", 15 0;
v0x558917b03aa0_0 .net "RE", 0 0, v0x558917aa5e00_0;  alias, 1 drivers
v0x558917afd620_0 .net "RE_i", 0 0, L_0x558917a91d50;  1 drivers
v0x558917b18c40_0 .net8 "RE_net", 0 0, RS_0x7fd4fc79ffd8;  2 drivers, strength-aware
v0x558917b511e0_0 .net "WADDR", 7 0, v0x558917ac0f50_0;  alias, 1 drivers
L_0x7fd4fc756258 .functor BUFT 1, C8<330330330330330330330330>, C4<0>, C4<0>, C4<0>;
RS_0x7fd4fc7a0008 .resolv tri, L_0x7fd4fc756258, L_0x558917a8ca90;
v0x558917b51650_0 .net8 "WADDR_net", 7 0, RS_0x7fd4fc7a0008;  2 drivers, strength-aware
v0x558917b22b00_0 .net "WCLK", 0 0, v0x558917a82d10_0;  alias, 1 drivers
v0x558917b18f00_0 .net "WCLKE", 0 0, v0x558917a9f1b0_0;  alias, 1 drivers
v0x558917b191c0_0 .net "WCLKE_i", 0 0, L_0x558917a91670;  1 drivers
v0x558917b18980_0 .net8 "WCLKE_net", 0 0, RS_0x7fd4fc7a0068;  2 drivers, strength-aware
v0x558917b18da0_0 .net "WCLK_i", 0 0, L_0x558917a874f0;  1 drivers
v0x558917b48470_0 .net "WDATA", 15 0, v0x558917aa2ee0_1;  alias, 1 drivers
v0x558917ae6710_0 .net "WE", 0 0, v0x558917a9f1b0_0;  alias, 1 drivers
v0x558917ae5390_0 .net "WE_i", 0 0, L_0x558917a917d0;  1 drivers
v0x558917ae57b0_0 .net8 "WE_net", 0 0, RS_0x7fd4fc7a0128;  2 drivers, strength-aware
v0x558917ae5650_0 .var/i "i", 31 0;
v0x558917ae3610 .array "mem", 0 5119, 0 0;
E_0x558917aa5270 .event posedge, v0x558917afd8e0_0;
E_0x558917aa52f0 .event posedge, v0x558917b18da0_0;
S_0x558917aa5350 .scope function.vec4.s1, "COMPATIBLE_WIDTH" "COMPATIBLE_WIDTH" 6 137, 6 137 0, S_0x558917ccd300;
 .timescale 0 0;
; Variable COMPATIBLE_WIDTH is vec4 return value of scope S_0x558917aa5350
v0x558917bcbff0_0 .var/i "w1", 31 0;
v0x558917b3c7d0_0 .var/i "w2", 31 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH ;
    %load/vec4 v0x558917bcbff0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558917bcbff0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bcbff0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bcbff0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bcbff0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917b3c7d0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558917b3c7d0_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917b3c7d0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917b3c7d0_0;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917b3c7d0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x558917bcbff0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558917bcbff0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917bcbff0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917b3c7d0_0;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558917b3c7d0_0;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x558917b3c7d0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %ret/vec4 0, 0, 1;  Assign to COMPATIBLE_WIDTH (store_vec4_to_lval)
    %end;
S_0x558917aa25e0 .scope generate, "genblk2" "genblk2" 6 252, 6 252 0, S_0x558917ccd300;
 .timescale 0 0;
S_0x558917aa27e0 .scope task, "read_ram" "read_ram" 6 201, 6 201 0, S_0x558917ccd300;
 .timescale 0 0;
v0x558917afd0a0_0 .var "addr", 7 0;
v0x558917afd4c0_0 .var "rdata", 15 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917ae5650_0, 0, 32;
T_8.37 ;
    %load/vec4 v0x558917ae5650_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_8.38, 5;
    %load/vec4 v0x558917afd0a0_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558917ae5650_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x558917ae3610, 4;
    %ix/getv/s 4, v0x558917ae5650_0;
    %store/vec4 v0x558917afd4c0_0, 4, 1;
    %load/vec4 v0x558917ae5650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558917ae5650_0, 0, 32;
    %jmp T_8.37;
T_8.38 ;
    %end;
S_0x558917a9e4e0 .scope task, "write_ram" "write_ram" 6 211, 6 211 0, S_0x558917ccd300;
 .timescale 0 0;
v0x558917afd360_0 .var "addr", 7 0;
v0x558917afb5f0_0 .var "wdata", 15 0;
TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917ae5650_0, 0, 32;
T_9.39 ;
    %load/vec4 v0x558917ae5650_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_9.40, 5;
    %load/vec4 v0x558917afb5f0_0;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %load/vec4 v0x558917afd360_0;
    %pad/u 33;
    %muli 16, 0, 33;
    %load/vec4 v0x558917ae5650_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %load/vec4 v0x558917ae5650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558917ae5650_0, 0, 32;
    %jmp T_9.39;
T_9.40 ;
    %end;
S_0x558917aa8330 .scope task, "reset_init" "reset_init" 2 33, 2 33 0, S_0x558917cbbe70;
 .timescale -9 -12;
TD_SyncFifoController_tb.reset_init ;
    %delay 10000, 0;
    %load/vec4 v0x558917a82a50_0;
    %inv;
    %store/vec4 v0x558917a82a50_0, 0, 1;
    %load/vec4 v0x558917a82790_0;
    %inv;
    %store/vec4 v0x558917a82790_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_0x558917ccd680;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558917bdfab0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558917c256e0_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x558917ccd680;
T_12 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558917bf2410_0, 0, 32;
    %store/vec4 v0x558917c69550_0, 0, 32;
    %callf/vec4 TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558917cb9990;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558917ce68e0, P_0x558917ce6aa0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917bdf8b0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x558917bdf8b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917bdf8b0_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558917bdf8b0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917be1130, 4, 0;
    %load/vec4 v0x558917bdf8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558917bdf8b0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .thread T_12;
    .scope S_0x558917ccd680;
T_13 ;
    %wait E_0x558917cb92d0;
    %load/vec4 v0x558917bd6ad0_0;
    %load/vec4 v0x558917be0230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558917be0830_0;
    %store/vec4 v0x558917c36bb0_0, 0, 8;
    %load/vec4 v0x558917bcbb70_0;
    %store/vec4 v0x558917c36d30_0, 0, 16;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558917cc87b0;
    %join;
    %delay 0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x558917ccd680;
T_14 ;
    %wait E_0x558917abef40;
    %load/vec4 v0x558917bdff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x558917c69b00_0;
    %store/vec4 v0x558917c37460_0, 0, 8;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558917cba1a0;
    %join;
    %load/vec4 v0x558917c36eb0_0;
    %store/vec4 v0x558917be00b0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558917c69b00_0;
    %store/vec4 v0x558917c37460_0, 0, 8;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B0\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558917cba1a0;
    %join;
    %load/vec4 v0x558917c36eb0_0;
    %store/vec4 v0x558917bdfc30_0, 0, 16;
    %load/vec4 v0x558917be00b0_0;
    %store/vec4 v0x558917bdfab0_0, 0, 16;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558917ccede0;
T_15 ;
    %wait E_0x558917abf200;
    %load/vec4 v0x558917ab4310_0;
    %parti/s 16, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558917aa2ee0, 0, 4;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x558917ccd300;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558917b037a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558917b04f30_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x558917ccd300;
T_17 ;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x558917b3c7d0_0, 0, 32;
    %store/vec4 v0x558917bcbff0_0, 0, 32;
    %callf/vec4 TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.COMPATIBLE_WIDTH, S_0x558917aa5350;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 6 154 "$display", "ERROR: READ WIDTH %d cannot be used with WRITE WIDTH %d", P_0x558917ce70f0, P_0x558917ce72b0 {0 0 0};
    %vpi_call 6 155 "$finish" {0 0 0};
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558917ae5650_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x558917ae5650_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 256, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 512, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 768, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 1024, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 1280, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 1536, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 1792, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 2048, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 2304, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 2560, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 2816, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 3072, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 3328, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 3584, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 3840, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 4096, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 4352, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 4608, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x558917ae5650_0;
    %part/s 1;
    %pushi/vec4 4864, 0, 65;
    %load/vec4 v0x558917ae5650_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x558917ae3610, 4, 0;
    %load/vec4 v0x558917ae5650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558917ae5650_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %end;
    .thread T_17;
    .scope S_0x558917ccd300;
T_18 ;
    %wait E_0x558917aa52f0;
    %load/vec4 v0x558917ae5390_0;
    %load/vec4 v0x558917b191c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %delay 0, 0;
    %load/vec4 v0x558917b51650_0;
    %store/vec4 v0x558917afd360_0, 0, 8;
    %load/vec4 v0x558917b48470_0;
    %store/vec4 v0x558917afb5f0_0, 0, 16;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.write_ram, S_0x558917a9e4e0;
    %join;
    %delay 0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x558917ccd300;
T_19 ;
    %wait E_0x558917aa5270;
    %load/vec4 v0x558917afd620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x558917afd780_0;
    %store/vec4 v0x558917afd0a0_0, 0, 8;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558917aa27e0;
    %join;
    %load/vec4 v0x558917afd4c0_0;
    %store/vec4 v0x558917b18ae0_0, 0, 16;
    %delay 0, 0;
    %delay 0, 0;
    %load/vec4 v0x558917afd780_0;
    %store/vec4 v0x558917afd0a0_0, 0, 8;
    %fork TD_SyncFifoController_tb.SyncFifoController.genblk1\x5B1\x5D.TrionSDPBRAM.EFX_RAM_5K.read_ram, S_0x558917aa27e0;
    %join;
    %load/vec4 v0x558917afd4c0_0;
    %store/vec4 v0x558917b19060_0, 0, 16;
    %load/vec4 v0x558917b18ae0_0;
    %store/vec4 v0x558917b037a0_0, 0, 16;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x558917cccc00;
T_20 ;
    %wait E_0x558917abf200;
    %load/vec4 v0x558917ab4310_0;
    %parti/s 16, 16, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558917aa2ee0, 0, 4;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x558917ccda00;
T_21 ;
    %wait E_0x558917ce5640;
    %load/vec4 v0x558917ac1ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558917ac0f50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x558917a9f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x558917a828f0_0;
    %assign/vec4 v0x558917ac0f50_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x558917ac0f50_0;
    %assign/vec4 v0x558917ac0f50_0, 0;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x558917ac1ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558917aa9ac0_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x558917aa5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x558917aa9ac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558917aa9ac0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x558917aa9ac0_0;
    %assign/vec4 v0x558917aa9ac0_0, 0;
T_21.7 ;
T_21.5 ;
    %load/vec4 v0x558917ac1ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558917aa8af0_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x558917aa5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558917aa8af0_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558917aa8af0_0, 0;
T_21.11 ;
T_21.9 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x558917ccda00;
T_22 ;
    %wait E_0x558917987b10;
    %load/vec4 v0x558917a828f0_0;
    %load/vec4 v0x558917aa9ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558917ac2340_0, 0;
    %load/vec4 v0x558917ac0f50_0;
    %load/vec4 v0x558917aa9ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x558917ab3d90_0, 0;
    %load/vec4 v0x558917ac27c0_0;
    %load/vec4 v0x558917ac2340_0;
    %inv;
    %and;
    %assign/vec4 v0x558917a9f1b0_0, 0;
    %load/vec4 v0x558917af1fc0_0;
    %load/vec4 v0x558917ab3d90_0;
    %inv;
    %and;
    %assign/vec4 v0x558917aa5e00_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x558917ccda00;
T_23 ;
    %vpi_call 4 119 "$display", "--- lpDataWidth %d bit", P_0x558917ccde30 {0 0 0};
    %vpi_call 4 120 "$display", "--- lpBramGenNum %d Depth", P_0x558917ccddf0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x558917cbc000;
T_24 ;
    %wait E_0x5589179b8480;
    %load/vec4 v0x558917ce1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589179add80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x558917be98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589179add80_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x5589179add80_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x5589179add80_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x558917cbc000;
T_25 ;
    %wait E_0x5589179c03d0;
    %load/vec4 v0x5589179add80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x558917be98c0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x558917cbc000;
T_26 ;
    %wait E_0x5589179b8480;
    %load/vec4 v0x558917ce1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558917c962d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5589179d1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558917c962d0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x558917be98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x558917c962d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558917c962d0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x558917c962d0_0;
    %assign/vec4 v0x558917c962d0_0, 0;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x558917cbc000;
T_27 ;
    %wait E_0x5589179b8220;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x558917c962d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5589179d1680_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x558917cbc000;
T_28 ;
    %wait E_0x5589179b8480;
    %load/vec4 v0x558917ce1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589179643d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5589179d1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5589179643d0_0;
    %inv;
    %assign/vec4 v0x5589179643d0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5589179643d0_0;
    %assign/vec4 v0x5589179643d0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x558917cbbe70;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558917a82d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558917a82790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558917a82a50_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x558917cbbe70;
T_30 ;
    %delay 1000, 0;
    %load/vec4 v0x558917a82d10_0;
    %inv;
    %store/vec4 v0x558917a82d10_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x558917cbbe70;
T_31 ;
    %wait E_0x5589179b8480;
    %load/vec4 v0x558917a4ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x558917a4c7f0_0;
    %assign/vec4 v0x558917a90a20_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x558917a90a20_0;
    %assign/vec4 v0x558917a90a20_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x558917cbbe70;
T_32 ;
    %wait E_0x5589179b8480;
    %load/vec4 v0x558917a82790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 131072, 0, 32;
    %assign/vec4 v0x558917a82bb0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x558917a91320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x558917a82bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558917a82bb0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x558917a82bb0_0;
    %assign/vec4 v0x558917a82bb0_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x558917cbbe70;
T_33 ;
    %wait E_0x5589179b7d40;
    %load/vec4 v0x558917a4caf0_0;
    %inv;
    %assign/vec4 v0x558917a91320_0, 0;
    %load/vec4 v0x558917a8dee0_0;
    %inv;
    %load/vec4 v0x558917a4c0d0_0;
    %and;
    %assign/vec4 v0x558917a90ea0_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x558917cbbe70;
T_34 ;
    %vpi_call 2 109 "$display", "--- SIMLATION START !! ---\012" {0 0 0};
    %vpi_call 2 111 "$dumpfile", "SyncFifoController_tb.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558917cbbe70 {0 0 0};
    %fork TD_SyncFifoController_tb.reset_init, S_0x558917aa8330;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 115 "$display", "\012" {0 0 0};
    %vpi_call 2 116 "$display", "--- SIMLATION END !! ---\012" {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "SyncFifoController_tb.v";
    "../../pulse/PulseGenerator.v";
    "../SyncFifoController.v";
    "../TrionSDPBRAM.v";
    "/tools/efinity/2023.1/sim_models/verilog/efx_ram_5k.v";
