{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 18 15:26:54 2010 " "Info: Processing started: Tue May 18 15:26:54 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sys_clk register debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\] register debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 22.176 ns " "Info: Slack time is 22.176 ns for clock \"sys_clk\" between source register \"debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\]\" and destination register \"debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "127.76 MHz 7.827 ns " "Info: Fmax is 127.76 MHz (period= 7.827 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "29.810 ns + Largest register register " "Info: + Largest register to register requirement is 29.810 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.003 ns + " "Info: + Setup relationship between source and destination is 30.003 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.003 ns " "Info: + Latch edge is 30.003 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns + Largest " "Info: + Largest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.142 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.142 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 2 REG LC_X76_Y3_N9 5 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.142 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.382 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.01 % ) " "Info: Total cell delay = 1.320 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.822 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.149 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 3.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.829 ns) + CELL(0.560 ns) 3.149 ns debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\] 2 REG LC_X76_Y1_N3 4 " "Info: 2: + IC(1.829 ns) + CELL(0.560 ns) = 3.149 ns; Loc. = LC_X76_Y1_N3; Fanout = 4; REG Node = 'debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.389 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "../src/libs/counter_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.92 % ) " "Info: Total cell delay = 1.320 ns ( 41.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.829 ns ( 58.08 % ) " "Info: Total interconnect delay = 1.829 ns ( 58.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.149 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.149 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} } { 0.000ns 0.000ns 1.829ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.149 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.149 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} } { 0.000ns 0.000ns 1.829ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/libs/counter_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.149 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.149 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} } { 0.000ns 0.000ns 1.829ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.634 ns - Longest register register " "Info: - Longest register to register delay is 7.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\] 1 REG LC_X76_Y1_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X76_Y1_N3; Fanout = 4; REG Node = 'debounce:btn_a_debounce_inst\|counter:counter_inst\|cnt_int\[11\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "../src/libs/counter_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/counter_beh.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.213 ns) 0.670 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~1 2 COMB LC_X76_Y1_N9 1 " "Info: 2: + IC(0.457 ns) + CELL(0.213 ns) = 0.670 ns; Loc. = LC_X76_Y1_N9; Fanout = 1; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.670 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.087 ns) 1.116 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~2 3 COMB LC_X76_Y1_N8 2 " "Info: 3: + IC(0.359 ns) + CELL(0.087 ns) = 1.116 ns; Loc. = LC_X76_Y1_N8; Fanout = 2; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~2'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.446 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.332 ns) 2.534 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~3 4 COMB LC_X76_Y2_N1 2 " "Info: 4: + IC(1.086 ns) + CELL(0.332 ns) = 2.534 ns; Loc. = LC_X76_Y2_N1; Fanout = 2; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~3'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.418 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.459 ns) 4.068 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~6 5 COMB LC_X76_Y3_N3 4 " "Info: 5: + IC(1.075 ns) + CELL(0.459 ns) = 4.068 ns; Loc. = LC_X76_Y3_N3; Fanout = 4; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Equal0~6'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.534 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.087 ns) 5.027 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Selector0~1 6 COMB LC_X76_Y3_N8 1 " "Info: 6: + IC(0.872 ns) + CELL(0.087 ns) = 5.027 ns; Loc. = LC_X76_Y3_N8; Fanout = 1; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Selector0~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.959 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.459 ns) 6.351 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Selector0~2 7 COMB LC_X76_Y3_N6 2 " "Info: 7: + IC(0.865 ns) + CELL(0.459 ns) = 6.351 ns; Loc. = LC_X76_Y3_N6; Fanout = 2; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|Selector0~2'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.324 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.726 ns) 7.634 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 8 REG LC_X76_Y3_N9 5 " "Info: 8: + IC(0.557 ns) + CELL(0.726 ns) = 7.634 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.283 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.363 ns ( 30.95 % ) " "Info: Total cell delay = 2.363 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.271 ns ( 69.05 % ) " "Info: Total interconnect delay = 5.271 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.634 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.634 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.457ns 0.359ns 1.086ns 1.075ns 0.872ns 0.865ns 0.557ns } { 0.000ns 0.213ns 0.087ns 0.332ns 0.459ns 0.087ns 0.459ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.149 ns" { sys_clk debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.149 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} } { 0.000ns 0.000ns 1.829ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.634 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.634 ns" { debounce:btn_a_debounce_inst|counter:counter_inst|cnt_int[11] {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~1 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~2 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~3 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Equal0~6 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~1 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|Selector0~2 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.457ns 0.359ns 1.086ns 1.075ns 0.872ns 0.865ns 0.557ns } { 0.000ns 0.213ns 0.087ns 0.332ns 0.459ns 0.087ns 0.459ns 0.726ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sys_clk register debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] register debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 741 ps " "Info: Minimum slack time is 741 ps for clock \"sys_clk\" between source register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]\" and destination register \"debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.665 ns + Shortest register register " "Info: + Shortest register to register delay is 0.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 1 REG LC_X76_Y3_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X76_Y3_N8; Fanout = 8; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.235 ns) 0.665 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 2 REG LC_X76_Y3_N9 5 " "Info: 2: + IC(0.430 ns) + CELL(0.235 ns) = 0.665 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.34 % ) " "Info: Total cell delay = 0.235 ns ( 35.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.430 ns ( 64.66 % ) " "Info: Total interconnect delay = 0.430 ns ( 64.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.430ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.142 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.142 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 2 REG LC_X76_Y3_N9 5 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.142 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.382 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.01 % ) " "Info: Total cell delay = 1.320 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.822 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.142 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.142 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 2 REG LC_X76_Y3_N8 8 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.142 ns; Loc. = LC_X76_Y3_N8; Fanout = 8; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.382 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.01 % ) " "Info: Total cell delay = 1.320 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.822 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.665 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.430ns } { 0.000ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] btn_a sys_clk 5.347 ns register " "Info: tsu for register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]\" (data pin = \"btn_a\", clock pin = \"sys_clk\") is 5.347 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.468 ns + Longest pin register " "Info: + Longest pin to register delay is 8.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns btn_a 1 PIN PIN_A3 1 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_A3; Fanout = 1; PIN Node = 'btn_a'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { btn_a } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.092 ns) + CELL(0.235 ns) 8.468 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X71_Y5_N2 1 " "Info: 2: + IC(7.092 ns) + CELL(0.235 ns) = 8.468 ns; Loc. = LC_X71_Y5_N2; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.327 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 16.25 % ) " "Info: Total cell delay = 1.376 ns ( 16.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.092 ns ( 83.75 % ) " "Info: Total interconnect delay = 7.092 ns ( 83.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.468 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "8.468 ns" { btn_a {} btn_a~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 7.092ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.131 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 3.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.560 ns) 3.131 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X71_Y5_N2 1 " "Info: 2: + IC(1.811 ns) + CELL(0.560 ns) = 3.131 ns; Loc. = LC_X71_Y5_N2; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.371 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.16 % ) " "Info: Total cell delay = 1.320 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 57.84 % ) " "Info: Total interconnect delay = 1.811 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.131 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.131 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.468 ns" { btn_a debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "8.468 ns" { btn_a {} btn_a~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 7.092ns } { 0.000ns 1.141ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.131 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.131 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk led_a debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 11.106 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"led_a\" through register \"debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0\" is 11.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.142 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.560 ns) 3.142 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 2 REG LC_X76_Y3_N9 5 " "Info: 2: + IC(1.822 ns) + CELL(0.560 ns) = 3.142 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.382 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.01 % ) " "Info: Total cell delay = 1.320 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.822 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.822 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.788 ns + Longest register pin " "Info: + Longest register to pin delay is 7.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0 1 REG LC_X76_Y3_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X76_Y3_N9; Fanout = 5; REG Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|debounce_fsm_state.IDLE0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.213 ns) 0.848 ns debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|o~0 2 COMB LC_X77_Y3_N7 1 " "Info: 2: + IC(0.635 ns) + CELL(0.213 ns) = 0.848 ns; Loc. = LC_X77_Y3_N7; Fanout = 1; COMB Node = 'debounce:btn_a_debounce_inst\|debounce_fsm:fsm_inst\|o~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.848 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 } "NODE_NAME" } } { "../src/debounce/debounce_fsm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/debounce/debounce_fsm.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.436 ns) + CELL(2.504 ns) 7.788 ns led_a 3 PIN PIN_A6 0 " "Info: 3: + IC(4.436 ns) + CELL(2.504 ns) = 7.788 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'led_a'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.940 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 led_a } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.717 ns ( 34.89 % ) " "Info: Total cell delay = 2.717 ns ( 34.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.071 ns ( 65.11 % ) " "Info: Total interconnect delay = 5.071 ns ( 65.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.788 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 led_a } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.788 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 {} led_a {} } { 0.000ns 0.635ns 4.436ns } { 0.000ns 0.213ns 2.504ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.142 ns" { sys_clk debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.142 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} } { 0.000ns 0.000ns 1.822ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.788 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 led_a } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "7.788 ns" { debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|debounce_fsm_state.IDLE0 {} debounce:btn_a_debounce_inst|debounce_fsm:fsm_inst|o~0 {} led_a {} } { 0.000ns 0.635ns 4.436ns } { 0.000ns 0.213ns 2.504ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\] sys_res_n sys_clk -3.008 ns register " "Info: th for register \"debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\]\" (data pin = \"sys_res_n\", clock pin = \"sys_clk\") is -3.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.156 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 44; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.560 ns) 3.156 ns debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X33_Y3_N2 1 " "Info: 2: + IC(1.836 ns) + CELL(0.560 ns) = 3.156 ns; Loc. = LC_X33_Y3_N2; Fanout = 1; REG Node = 'debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.396 ns" { sys_clk debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.83 % ) " "Info: Total cell delay = 1.320 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.836 ns ( 58.17 % ) " "Info: Total interconnect delay = 1.836 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.156 ns" { sys_clk debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.156 ns" { sys_clk {} sys_clk~out0 {} debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.836ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.264 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sys_res_n 1 PIN PIN_AF17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AF17; Fanout = 1; PIN Node = 'sys_res_n'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_res_n } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.888 ns) + CELL(0.235 ns) 6.264 ns debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X33_Y3_N2 1 " "Info: 2: + IC(4.888 ns) + CELL(0.235 ns) = 6.264 ns; Loc. = LC_X33_Y3_N2; Fanout = 1; REG Node = 'debounce:sys_res_n_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.123 ns" { sys_res_n debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 21.97 % ) " "Info: Total cell delay = 1.376 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 78.03 % ) " "Info: Total interconnect delay = 4.888 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.264 ns" { sys_res_n debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "6.264 ns" { sys_res_n {} sys_res_n~out0 {} debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 4.888ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.156 ns" { sys_clk debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.156 ns" { sys_clk {} sys_clk~out0 {} debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.836ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.264 ns" { sys_res_n debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "6.264 ns" { sys_res_n {} sys_res_n~out0 {} debounce:sys_res_n_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 4.888ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Peak virtual memory: 141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 18 15:26:55 2010 " "Info: Processing ended: Tue May 18 15:26:55 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
