#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec  9 00:50:10 2022
# Process ID: 127846
# Current directory: /home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_2_synth_1
# Command line: vivado -log main_design_pynqrypt_encrypt_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_design_pynqrypt_encrypt_0_2.tcl
# Log file: /home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_2_synth_1/main_design_pynqrypt_encrypt_0_2.vds
# Journal file: /home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_2_synth_1/vivado.jou
# Running On: SSD-UBUNTU, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 16, Host memory: 16694 MB
#-----------------------------------------------------------
source main_design_pynqrypt_encrypt_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: main_design_pynqrypt_encrypt_0_2
Command: synth_design -top main_design_pynqrypt_encrypt_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 128005
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.258 ; gain = 372.707 ; free physical = 286 ; free virtual = 18435
Synthesis current peak Physical Memory [PSS] (MB): peak = 1201.307; parent = 1068.972; children = 132.335
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2979.566; parent = 1993.074; children = 986.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_design_pynqrypt_encrypt_0_2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ip/main_design_pynqrypt_encrypt_0_2/synth/main_design_pynqrypt_encrypt_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_pynqrypt_round_keys_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_round_keys_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_pynqrypt_round_keys_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_round_keys_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_pynqrypt_key_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_key_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_pynqrypt_key_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_key_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_pynqrypt_nonce_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_nonce_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_pynqrypt_nonce_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_nonce_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_flow_control_loop_pipe_sequential_init' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_flow_control_loop_pipe_sequential_init' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_sbox_ROMbkb' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_sbox_ROMbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_sbox_ROMbkb.dat' is read successfully [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_sbox_ROMbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_sbox_ROMbkb' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_sbox_ROMbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_rcon_ROMcud' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_rcon_ROMcud.v:7]
INFO: [Synth 8-3876] $readmem data file './pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_rcon_ROMcud.dat' is read successfully [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_rcon_ROMcud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_rcon_ROMcud' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_rcon_ROMcud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_generate_round_keys' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.dat' is read successfully [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.v:33]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block_Pipeline_2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_aes_encrypt_block' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_4' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_4' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_6' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_6' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_5' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_5' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block1.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_8' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_8' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_10' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_10.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_10' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_9' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_9' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block2.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_12' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_12.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_12' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_14' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_14.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_14' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_13' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_13.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_13' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block3' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block3' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block3.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_16' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_16.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_16' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_16.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_18' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_18.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_18' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_18.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_17' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_17' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_17.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block4' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block4' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block4.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_20' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_20.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_20' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_20.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_22' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_22.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_22' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_22.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_21' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_21.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_21' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_21.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block5' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block5' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block5.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_24' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_24.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_24' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_24.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_26' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_26.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_26' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_26.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_25' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_25.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_25' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_25.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block6' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block6' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block6.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_28' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_28.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_28' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_28.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_30' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_30.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_30' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_30.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_29' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_29.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_29' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_29.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block7' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block7' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block7.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_32' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_32.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_32' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_32.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_34' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_34.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_34' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_34.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_33' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_33.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_33' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_33.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block8' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block8' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block8.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_36' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_36.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_36' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_36.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_38' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_38.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_38' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_38.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_37' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_37.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_37' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_37.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block9' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block9' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block9.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_40' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_40.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_40' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_40.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_42' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_42.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_42' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_42.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_41' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_41.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_41' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_41.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block10' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block10.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block10' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block10.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_44' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_44.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_44' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_44.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_46' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_46.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_46' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_46.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_45' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_45.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_45' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_45.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block11' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block11' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block11.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_48' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_48.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_48' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_48.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_50' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_50.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_50' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_50.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_49' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_49.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_49' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_49.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block12' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block12.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block12' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block12.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_52' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_52.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_52' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_52.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_54' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_54.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_54' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_54.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_53' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_53.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_53' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_53.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block13' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block13.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block13' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block13.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_56' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_56.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_56' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_56.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_58' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_58.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_58' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_58.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_57' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_57.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_57' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_57.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block14' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block14.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block14' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block14.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_60' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_60.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_60' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_60.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_62' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_62.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_62' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_62.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_61' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_61.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_61' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_61.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block15' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block15' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block15.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_64' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_64.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt_Pipeline_64' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_64.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_ctr_encrypt' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt.v:10]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_control_s_axi' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_control_s_axi_ram' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:663]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_control_s_axi_ram' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:663]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_control_s_axi_ram__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:663]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_control_s_axi_ram__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:663]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:310]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_control_s_axi' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_store' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized1' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized1' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized3' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized2' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized2' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized3' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_store' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'pynqrypt_encrypt_gmem_m_axi_load' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:325]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_srl__parameterized3' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized4' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_mem__parameterized0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'pynqrypt_encrypt_gmem_m_axi_fifo__parameterized5' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2551]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_gmem_m_axi.v:1708]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_control_s_axi.v:394]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module pynqrypt_encrypt_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module pynqrypt_encrypt_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module pynqrypt_encrypt_gmem_m_axi_srl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module pynqrypt_encrypt_gmem_m_axi_srl__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module pynqrypt_encrypt_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module pynqrypt_encrypt_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[10] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[9] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module pynqrypt_encrypt_ctr_encrypt_Pipeline_64 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2222.461 ; gain = 619.910 ; free physical = 251 ; free virtual = 17492
Synthesis current peak Physical Memory [PSS] (MB): peak = 1237.198; parent = 1109.710; children = 132.335
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.957; parent = 2222.465; children = 986.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2237.305 ; gain = 634.754 ; free physical = 600 ; free virtual = 17843
Synthesis current peak Physical Memory [PSS] (MB): peak = 1237.198; parent = 1109.710; children = 132.335
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3223.801; parent = 2237.309; children = 986.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2237.305 ; gain = 634.754 ; free physical = 686 ; free virtual = 17929
Synthesis current peak Physical Memory [PSS] (MB): peak = 1237.198; parent = 1109.710; children = 132.335
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3223.801; parent = 2237.309; children = 986.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2237.305 ; gain = 0.000 ; free physical = 1146 ; free virtual = 18407
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ip/main_design_pynqrypt_encrypt_0_2/constraints/pynqrypt_encrypt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ip/main_design_pynqrypt_encrypt_0_2/constraints/pynqrypt_encrypt_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.906 ; gain = 0.000 ; free physical = 1009 ; free virtual = 18289
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2566.812 ; gain = 10.906 ; free physical = 961 ; free virtual = 18258
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 750 ; free virtual = 18181
Synthesis current peak Physical Memory [PSS] (MB): peak = 1238.654; parent = 1110.128; children = 132.335
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3521.293; parent = 2534.801; children = 986.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 745 ; free virtual = 18175
Synthesis current peak Physical Memory [PSS] (MB): peak = 1238.763; parent = 1110.225; children = 132.335
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3533.215; parent = 2538.719; children = 994.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 735 ; free virtual = 18167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1240.531; parent = 1110.938; children = 132.335
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3588.059; parent = 2538.719; children = 1049.340
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index5_i_cast_reg_111_reg' and it is trimmed from '5' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_1.v:141]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_0_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_1.v:259]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index103_cast_reg_97_reg' and it is trimmed from '5' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_2.v:141]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_1_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_5.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_2_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_9.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_3_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_13.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_4_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_17.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_5_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_21.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_6_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_25.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_7_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_29.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_8_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_33.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_9_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_37.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_10_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_41.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_11_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_45.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_12_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_49.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_13_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_53.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_14_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_57.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop_index7_15_load_reg_124_reg' and it is trimmed from '64' to '4' bits. [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_61.v:259]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "pynqrypt_encrypt_pynqrypt_round_keys_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pynqrypt_encrypt_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 3523 ; free virtual = 21212
Synthesis current peak Physical Memory [PSS] (MB): peak = 5608.931; parent = 1211.404; children = 4397.526
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11521.047; parent = 2538.719; children = 8986.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 99    
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 19    
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 19    
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 38    
	   2 Input    4 Bit       Adders := 34    
	   2 Input    3 Bit       Adders := 9     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 17    
	   2 Input     32 Bit         XORs := 17    
	   2 Input      8 Bit         XORs := 73    
	   5 Input      8 Bit         XORs := 12    
	   4 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 109   
	               59 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 47    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 147   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 30    
	                4 Bit    Registers := 87    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 653   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               1K Bit	(176 X 8 bit)          RAMs := 1     
	              567 Bit	(63 X 9 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 4     
	              128 Bit	(4 X 32 bit)          RAMs := 1     
	               96 Bit	(12 X 8 bit)          RAMs := 1     
	               96 Bit	(3 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 5     
+---Muxes : 
	   2 Input  401 Bit        Muxes := 1     
	   4 Input  401 Bit        Muxes := 15    
	 402 Input  401 Bit        Muxes := 1     
	   2 Input  400 Bit        Muxes := 1     
	   2 Input  399 Bit        Muxes := 1     
	   2 Input  395 Bit        Muxes := 1     
	   2 Input  393 Bit        Muxes := 1     
	   2 Input  389 Bit        Muxes := 1     
	   2 Input  387 Bit        Muxes := 1     
	   2 Input  386 Bit        Muxes := 1     
	   2 Input  385 Bit        Muxes := 1     
	   2 Input  377 Bit        Muxes := 1     
	   2 Input  375 Bit        Muxes := 1     
	   2 Input  374 Bit        Muxes := 1     
	   2 Input  370 Bit        Muxes := 1     
	   2 Input  364 Bit        Muxes := 1     
	   2 Input  362 Bit        Muxes := 1     
	   2 Input  361 Bit        Muxes := 1     
	   2 Input  360 Bit        Muxes := 1     
	   2 Input  352 Bit        Muxes := 1     
	   2 Input  350 Bit        Muxes := 1     
	   2 Input  349 Bit        Muxes := 1     
	   2 Input  345 Bit        Muxes := 1     
	   2 Input  339 Bit        Muxes := 1     
	   2 Input  337 Bit        Muxes := 1     
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  335 Bit        Muxes := 1     
	   2 Input  327 Bit        Muxes := 1     
	   2 Input  325 Bit        Muxes := 1     
	   2 Input  324 Bit        Muxes := 1     
	   2 Input  320 Bit        Muxes := 1     
	   2 Input  314 Bit        Muxes := 1     
	   2 Input  312 Bit        Muxes := 1     
	   2 Input  311 Bit        Muxes := 1     
	   2 Input  310 Bit        Muxes := 1     
	   2 Input  302 Bit        Muxes := 1     
	   2 Input  300 Bit        Muxes := 1     
	   2 Input  299 Bit        Muxes := 1     
	   2 Input  295 Bit        Muxes := 1     
	   2 Input  289 Bit        Muxes := 1     
	   2 Input  287 Bit        Muxes := 1     
	   2 Input  286 Bit        Muxes := 1     
	   2 Input  285 Bit        Muxes := 1     
	   2 Input  277 Bit        Muxes := 1     
	   2 Input  275 Bit        Muxes := 1     
	   2 Input  274 Bit        Muxes := 1     
	   2 Input  270 Bit        Muxes := 1     
	   2 Input  264 Bit        Muxes := 1     
	   2 Input  262 Bit        Muxes := 1     
	   2 Input  261 Bit        Muxes := 1     
	   2 Input  260 Bit        Muxes := 1     
	   2 Input  252 Bit        Muxes := 1     
	   2 Input  250 Bit        Muxes := 1     
	   2 Input  249 Bit        Muxes := 1     
	   2 Input  245 Bit        Muxes := 1     
	   2 Input  239 Bit        Muxes := 1     
	   2 Input  237 Bit        Muxes := 1     
	   2 Input  236 Bit        Muxes := 1     
	   2 Input  235 Bit        Muxes := 1     
	   2 Input  227 Bit        Muxes := 1     
	   2 Input  225 Bit        Muxes := 1     
	   2 Input  224 Bit        Muxes := 1     
	   2 Input  220 Bit        Muxes := 1     
	   2 Input  214 Bit        Muxes := 1     
	   2 Input  212 Bit        Muxes := 1     
	   2 Input  211 Bit        Muxes := 1     
	   2 Input  210 Bit        Muxes := 1     
	   2 Input  202 Bit        Muxes := 1     
	   2 Input  200 Bit        Muxes := 1     
	   2 Input  199 Bit        Muxes := 1     
	   2 Input  195 Bit        Muxes := 1     
	   2 Input  189 Bit        Muxes := 1     
	   2 Input  187 Bit        Muxes := 1     
	   2 Input  186 Bit        Muxes := 1     
	   2 Input  185 Bit        Muxes := 1     
	   2 Input  177 Bit        Muxes := 1     
	   2 Input  175 Bit        Muxes := 1     
	   2 Input  174 Bit        Muxes := 1     
	   2 Input  170 Bit        Muxes := 1     
	   2 Input  164 Bit        Muxes := 1     
	   2 Input  162 Bit        Muxes := 1     
	   2 Input  161 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input  152 Bit        Muxes := 1     
	   2 Input  150 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 1     
	   2 Input  145 Bit        Muxes := 1     
	   2 Input  139 Bit        Muxes := 1     
	   2 Input  137 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input  135 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 1     
	   2 Input  125 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  114 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 1     
	   2 Input  111 Bit        Muxes := 1     
	   2 Input  110 Bit        Muxes := 1     
	   2 Input  102 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 1     
	   2 Input   99 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   95 Bit        Muxes := 1     
	   2 Input   89 Bit        Muxes := 1     
	   2 Input   87 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   85 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 105   
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 3     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	  39 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 18    
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	  17 Input   16 Bit        Muxes := 1     
	  16 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 22    
	  10 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 23    
	  12 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 73    
	   3 Input    2 Bit        Muxes := 17    
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 587   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_45_fu_1011/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block11_fu_1020/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block11_fu_1020/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_29_fu_883/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block6_fu_860/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block6_fu_860/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_25_fu_851/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_21_fu_819/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_49_fu_1043/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_17_fu_787/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_53_fu_1075/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_57_fu_1107/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_61_fu_1139/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_17_fu_787/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_21_fu_819/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_25_fu_851/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_29_fu_883/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_45_fu_1011/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_49_fu_1043/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_53_fu_1075/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_57_fu_1107/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_61_fu_1139/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_1_fu_643/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_1_fu_643/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_5_fu_691/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_5_fu_691/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_9_fu_723/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_9_fu_723/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_13_fu_755/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_13_fu_755/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_33_fu_915/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_33_fu_915/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_41_fu_979/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_41_fu_979/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_37_fu_947/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_37_fu_947/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_24_fu_835/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_24_fu_835/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_20_fu_803/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_20_fu_803/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_16_fu_771/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_16_fu_771/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_12_fu_739/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_12_fu_739/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_8_fu_707/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_8_fu_707/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_60_fu_1123/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_60_fu_1123/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_64_fu_1155/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_64_fu_1155/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_4_fu_675/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_4_fu_675/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_56_fu_1091/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_56_fu_1091/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_52_fu_1059/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_52_fu_1059/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_48_fu_1027/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_48_fu_1027/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_28_fu_867/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_28_fu_867/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_32_fu_899/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_32_fu_899/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_44_fu_995/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_44_fu_995/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_36_fu_931/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_36_fu_931/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_40_fu_963/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_40_fu_963/ap_done_reg_reg)
INFO: [Synth 8-3971] The signal "pynqrypt_encrypt_ctr_encrypt__GB5/block_nonce_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_2_fu_652/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[31]' (FDE) to 'sub_ln23_14_reg_3436_reg[31]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[0]' (FDE) to 'sub_ln23_14_reg_3436_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[1]' (FDE) to 'sub_ln23_14_reg_3436_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[2]' (FDE) to 'sub_ln23_14_reg_3436_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[3]' (FDE) to 'sub_ln23_14_reg_3436_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[4]' (FDE) to 'sub_ln23_14_reg_3436_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[5]' (FDE) to 'sub_ln23_14_reg_3436_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[6]' (FDE) to 'sub_ln23_14_reg_3436_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[7]' (FDE) to 'sub_ln23_14_reg_3436_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[8]' (FDE) to 'sub_ln23_14_reg_3436_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[9]' (FDE) to 'sub_ln23_14_reg_3436_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[10]' (FDE) to 'sub_ln23_14_reg_3436_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[11]' (FDE) to 'sub_ln23_14_reg_3436_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[12]' (FDE) to 'sub_ln23_14_reg_3436_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[13]' (FDE) to 'sub_ln23_14_reg_3436_reg[13]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[14]' (FDE) to 'sub_ln23_14_reg_3436_reg[14]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[15]' (FDE) to 'sub_ln23_14_reg_3436_reg[15]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[16]' (FDE) to 'sub_ln23_14_reg_3436_reg[16]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[17]' (FDE) to 'sub_ln23_14_reg_3436_reg[17]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[18]' (FDE) to 'sub_ln23_14_reg_3436_reg[18]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[19]' (FDE) to 'sub_ln23_14_reg_3436_reg[19]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[20]' (FDE) to 'sub_ln23_14_reg_3436_reg[20]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[21]' (FDE) to 'sub_ln23_14_reg_3436_reg[21]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[22]' (FDE) to 'sub_ln23_14_reg_3436_reg[22]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[23]' (FDE) to 'sub_ln23_14_reg_3436_reg[23]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[24]' (FDE) to 'sub_ln23_14_reg_3436_reg[24]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[25]' (FDE) to 'sub_ln23_14_reg_3436_reg[25]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[26]' (FDE) to 'sub_ln23_14_reg_3436_reg[26]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[27]' (FDE) to 'sub_ln23_14_reg_3436_reg[27]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[28]' (FDE) to 'sub_ln23_14_reg_3436_reg[28]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[29]' (FDE) to 'sub_ln23_14_reg_3436_reg[29]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_reg_3441_reg[30]' (FDE) to 'sub_ln23_14_reg_3436_reg[30]'
INFO: [Synth 8-3886] merging instance 'sub_ln23_14_reg_3436_reg[0]' (FDE) to 'sub_ln23_12_reg_3426_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln23_14_reg_3436_reg[1]' (FDE) to 'sub_ln23_12_reg_3426_reg[1]'
INFO: [Synth 8-3886] merging instance 'sub_ln23_14_reg_3436_reg[2]' (FDE) to 'sub_ln23_12_reg_3426_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[31]' (FDE) to 'sub_ln23_12_reg_3426_reg[31]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[0]' (FDE) to 'sub_ln23_12_reg_3426_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[1]' (FDE) to 'sub_ln23_12_reg_3426_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[2]' (FDE) to 'sub_ln23_12_reg_3426_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[3]' (FDE) to 'sub_ln23_12_reg_3426_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[4]' (FDE) to 'sub_ln23_12_reg_3426_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[5]' (FDE) to 'sub_ln23_12_reg_3426_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[6]' (FDE) to 'sub_ln23_12_reg_3426_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[7]' (FDE) to 'sub_ln23_12_reg_3426_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[8]' (FDE) to 'sub_ln23_12_reg_3426_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[9]' (FDE) to 'sub_ln23_12_reg_3426_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[10]' (FDE) to 'sub_ln23_12_reg_3426_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[11]' (FDE) to 'sub_ln23_12_reg_3426_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[12]' (FDE) to 'sub_ln23_12_reg_3426_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[13]' (FDE) to 'sub_ln23_12_reg_3426_reg[13]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[14]' (FDE) to 'sub_ln23_12_reg_3426_reg[14]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[15]' (FDE) to 'sub_ln23_12_reg_3426_reg[15]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[16]' (FDE) to 'sub_ln23_12_reg_3426_reg[16]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[17]' (FDE) to 'sub_ln23_12_reg_3426_reg[17]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[18]' (FDE) to 'sub_ln23_12_reg_3426_reg[18]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[19]' (FDE) to 'sub_ln23_12_reg_3426_reg[19]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[20]' (FDE) to 'sub_ln23_12_reg_3426_reg[20]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[21]' (FDE) to 'sub_ln23_12_reg_3426_reg[21]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[22]' (FDE) to 'sub_ln23_12_reg_3426_reg[22]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[23]' (FDE) to 'sub_ln23_12_reg_3426_reg[23]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[24]' (FDE) to 'sub_ln23_12_reg_3426_reg[24]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[25]' (FDE) to 'sub_ln23_12_reg_3426_reg[25]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[26]' (FDE) to 'sub_ln23_12_reg_3426_reg[26]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[27]' (FDE) to 'sub_ln23_12_reg_3426_reg[27]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[28]' (FDE) to 'sub_ln23_12_reg_3426_reg[28]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[29]' (FDE) to 'sub_ln23_12_reg_3426_reg[29]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_2_reg_3451_reg[30]' (FDE) to 'sub_ln23_12_reg_3426_reg[30]'
INFO: [Synth 8-3886] merging instance 'sub_ln23_12_reg_3426_reg[0]' (FDE) to 'sub_ln23_11_reg_3421_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln23_12_reg_3426_reg[1]' (FDE) to 'sub_ln23_11_reg_3421_reg[1]'
INFO: [Synth 8-3886] merging instance 'sub_ln23_12_reg_3426_reg[2]' (FDE) to 'sub_ln23_11_reg_3421_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[31]' (FDE) to 'sub_ln23_11_reg_3421_reg[31]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[0]' (FDE) to 'sub_ln23_11_reg_3421_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[1]' (FDE) to 'sub_ln23_11_reg_3421_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[2]' (FDE) to 'sub_ln23_11_reg_3421_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[3]' (FDE) to 'sub_ln23_11_reg_3421_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[4]' (FDE) to 'sub_ln23_11_reg_3421_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[5]' (FDE) to 'sub_ln23_11_reg_3421_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[6]' (FDE) to 'sub_ln23_11_reg_3421_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[7]' (FDE) to 'sub_ln23_11_reg_3421_reg[7]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[8]' (FDE) to 'sub_ln23_11_reg_3421_reg[8]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[9]' (FDE) to 'sub_ln23_11_reg_3421_reg[9]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[10]' (FDE) to 'sub_ln23_11_reg_3421_reg[10]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[11]' (FDE) to 'sub_ln23_11_reg_3421_reg[11]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[12]' (FDE) to 'sub_ln23_11_reg_3421_reg[12]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[13]' (FDE) to 'sub_ln23_11_reg_3421_reg[13]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[14]' (FDE) to 'sub_ln23_11_reg_3421_reg[14]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[15]' (FDE) to 'sub_ln23_11_reg_3421_reg[15]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[16]' (FDE) to 'sub_ln23_11_reg_3421_reg[16]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[17]' (FDE) to 'sub_ln23_11_reg_3421_reg[17]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[18]' (FDE) to 'sub_ln23_11_reg_3421_reg[18]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[19]' (FDE) to 'sub_ln23_11_reg_3421_reg[19]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[20]' (FDE) to 'sub_ln23_11_reg_3421_reg[20]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[21]' (FDE) to 'sub_ln23_11_reg_3421_reg[21]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[22]' (FDE) to 'sub_ln23_11_reg_3421_reg[22]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[23]' (FDE) to 'sub_ln23_11_reg_3421_reg[23]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[24]' (FDE) to 'sub_ln23_11_reg_3421_reg[24]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[25]' (FDE) to 'sub_ln23_11_reg_3421_reg[25]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[26]' (FDE) to 'sub_ln23_11_reg_3421_reg[26]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[27]' (FDE) to 'sub_ln23_11_reg_3421_reg[27]'
INFO: [Synth 8-3886] merging instance 'trunc_ln24_3_reg_3456_reg[28]' (FDE) to 'sub_ln23_11_reg_3421_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block8_fu_924/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block9_fu_956/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block10_fu_988/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block12_fu_1052/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block13_fu_1084/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block15_fu_1148/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block8_fu_924/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block9_fu_956/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block10_fu_988/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block12_fu_1052/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block13_fu_1084/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_loop_ctr_xor_block15_fu_1148/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_2_fu_652/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_6_fu_684/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_6_fu_684/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_10_fu_716/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_10_fu_716/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_14_fu_748/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_14_fu_748/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_18_fu_780/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_18_fu_780/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_22_fu_812/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_22_fu_812/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_26_fu_844/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_26_fu_844/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_30_fu_876/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_30_fu_876/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_34_fu_908/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_34_fu_908/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_ctr_encrypt_Pipeline_38_fu_940/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ctr_encrypt_Pipeline_38_fu_940/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'grp_pynqrypt_encrypt_Pipeline_2_fu_118/ap_CS_fsm_reg[0:0]' into 'grp_pynqrypt_encrypt_Pipeline_1_fu_110/ap_CS_fsm_reg[0:0]' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_2.v:99]
INFO: [Synth 8-4471] merging register 'grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_1_fu_12/ap_CS_fsm_reg[0:0]' into 'grp_pynqrypt_encrypt_Pipeline_1_fu_110/ap_CS_fsm_reg[0:0]' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.gen/sources_1/bd/main_design/ipshared/86a9/hdl/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_1.v:99]
WARNING: [Synth 8-3917] design pynqrypt_encrypt__GC0 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design pynqrypt_encrypt__GC0 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design pynqrypt_encrypt__GC0 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design pynqrypt_encrypt__GC0 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-3971] The signal "pynqrypt_encrypt__GC0/pynqrypt_round_keys_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM store_unit/buff_wdata/U_fifo_mem/mem_reg to conserve power
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 3160 ; free virtual = 20940
Synthesis current peak Physical Memory [PSS] (MB): peak = 5871.629; parent = 1211.404; children = 4723.337
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12092.969; parent = 2538.719; children = 9558.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pynqrypt_encrypt_ctr_encrypt__GB5 | block_nonce_U/ram_reg                    | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
|pynqrypt_encrypt__GC0             | pynqrypt_round_keys_U/ram_reg            | 176 x 8(READ_FIRST)    | W | R | 176 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                      | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                      | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------+-----------------------------------+-----------+----------------------+----------------+
|Module Name                  | RTL Object                        | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------+-----------------------------------+-----------+----------------------+----------------+
|inst                         | block_U/ram_reg                   | Implied   | 16 x 8               | RAM16X1D x 8   | 
|grp_aes_encrypt_block_fu_659 | temp_U/ram_reg                    | Implied   | 16 x 8               | RAM16X1D x 8   | 
|pynqrypt_encrypt__GC0        | control_s_axi_U/int_nonce/mem_reg | Implied   | 4 x 32               | RAM16X1D x 32  | 
|pynqrypt_encrypt__GC0        | pynqrypt_nonce_U/ram_reg          | Implied   | 16 x 8               | RAM16X1S x 8   | 
|pynqrypt_encrypt__GC0        | control_s_axi_U/int_key/mem_reg   | Implied   | 4 x 32               | RAM16X1D x 32  | 
|pynqrypt_encrypt__GC0        | pynqrypt_key_U/ram_reg            | Implied   | 16 x 8               | RAM16X1S x 8   | 
+-----------------------------+-----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 3051 ; free virtual = 20859
Synthesis current peak Physical Memory [PSS] (MB): peak = 5953.547; parent = 1273.552; children = 4723.337
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12092.969; parent = 2538.719; children = 9558.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:15 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 3111 ; free virtual = 21137
Synthesis current peak Physical Memory [PSS] (MB): peak = 6110.788; parent = 1431.429; children = 4723.337
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12092.969; parent = 2538.719; children = 9558.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|gmem_m_axi_U                      | store_unit/buff_wdata/U_fifo_mem/mem_reg | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|gmem_m_axi_U                      | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|pynqrypt_encrypt__GC0             | pynqrypt_round_keys_U/ram_reg            | 176 x 8(READ_FIRST)    | W | R | 176 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|pynqrypt_encrypt_ctr_encrypt__GB5 | block_nonce_U/ram_reg                    | 16 x 8(READ_FIRST)     | W | R | 16 x 8(READ_FIRST)     | W | R | Port A and B     | 1      | 0      | 
+----------------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------+-----------------------------------+-----------+----------------------+----------------+
|Module Name                  | RTL Object                        | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------+-----------------------------------+-----------+----------------------+----------------+
|pynqrypt_encrypt__GC0        | control_s_axi_U/int_nonce/mem_reg | Implied   | 4 x 32               | RAM16X1D x 32  | 
|pynqrypt_encrypt__GC0        | pynqrypt_nonce_U/ram_reg          | Implied   | 16 x 8               | RAM16X1S x 8   | 
|pynqrypt_encrypt__GC0        | control_s_axi_U/int_key/mem_reg   | Implied   | 4 x 32               | RAM16X1D x 32  | 
|pynqrypt_encrypt__GC0        | pynqrypt_key_U/ram_reg            | Implied   | 16 x 8               | RAM16X1S x 8   | 
|inst                         | block_U/ram_reg                   | Implied   | 16 x 8               | RAM16X1D x 8   | 
|grp_aes_encrypt_block_fu_659 | temp_U/ram_reg                    | Implied   | 16 x 8               | RAM16X1D x 8   | 
+-----------------------------+-----------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_47_0/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_47_0/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_47_0/pynqrypt_round_keys_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_47_0/pynqrypt_round_keys_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_47_0/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/crypto_aes_sbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_31_2/grp_ctr_encrypt_fu_136/block_nonce_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_31_2/grp_ctr_encrypt_fu_136/block_nonce_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_27_3/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_27_3/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_27_3/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_27_3/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:19 ; elapsed = 00:03:28 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 2670 ; free virtual = 20703
Synthesis current peak Physical Memory [PSS] (MB): peak = 6602.203; parent = 1431.429; children = 5263.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12464.559; parent = 2542.809; children = 9921.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pynqrypt_round_keys_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pynqrypt_round_keys_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/crypto_aes_sbox_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_ctr_encrypt_fu_136/block_nonce_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_ctr_encrypt_fu_136/block_nonce_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/crypto_aes_sbox_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:26 ; elapsed = 00:03:35 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 2610 ; free virtual = 20680
Synthesis current peak Physical Memory [PSS] (MB): peak = 6602.203; parent = 1431.429; children = 5263.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12464.559; parent = 2542.809; children = 9921.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:26 ; elapsed = 00:03:35 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 2610 ; free virtual = 20680
Synthesis current peak Physical Memory [PSS] (MB): peak = 6602.203; parent = 1431.429; children = 5263.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12464.559; parent = 2542.809; children = 9921.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:30 ; elapsed = 00:03:38 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 2627 ; free virtual = 20696
Synthesis current peak Physical Memory [PSS] (MB): peak = 6602.203; parent = 1431.429; children = 5263.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12464.559; parent = 2542.809; children = 9921.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 2626 ; free virtual = 20695
Synthesis current peak Physical Memory [PSS] (MB): peak = 6602.203; parent = 1431.429; children = 5263.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12464.559; parent = 2542.809; children = 9921.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:39 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 2625 ; free virtual = 20694
Synthesis current peak Physical Memory [PSS] (MB): peak = 6602.203; parent = 1431.429; children = 5263.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12464.559; parent = 2542.809; children = 9921.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 2624 ; free virtual = 20693
Synthesis current peak Physical Memory [PSS] (MB): peak = 6602.203; parent = 1431.429; children = 5263.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12464.559; parent = 2542.809; children = 9921.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pynqrypt_encrypt | grp_ctr_encrypt_fu_136/ap_CS_fsm_reg[391] | 4      | 29    | YES          | NO                 | YES               | 29     | 0       | 
|pynqrypt_encrypt | grp_ctr_encrypt_fu_136/ap_CS_fsm_reg[8]   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14] | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  3298|
|2     |LUT1     |  1636|
|3     |LUT2     |  5949|
|4     |LUT3     |  1544|
|5     |LUT4     |  7484|
|6     |LUT5     |   987|
|7     |LUT6     |  5304|
|8     |MUXF7    |     5|
|9     |RAM16X1D |    80|
|10    |RAM16X1S |    16|
|11    |RAMB18E1 |     7|
|16    |SRL16E   |   370|
|17    |FDRE     | 14760|
|18    |FDSE     |    32|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 2623 ; free virtual = 20692
Synthesis current peak Physical Memory [PSS] (MB): peak = 6602.203; parent = 1431.429; children = 5263.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12464.559; parent = 2542.809; children = 9921.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 322 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:23 ; elapsed = 00:03:35 . Memory (MB): peak = 2566.812 ; gain = 634.754 ; free physical = 7520 ; free virtual = 25598
Synthesis Optimization Complete : Time (s): cpu = 00:03:34 ; elapsed = 00:03:43 . Memory (MB): peak = 2566.812 ; gain = 964.262 ; free physical = 7531 ; free virtual = 25598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2566.812 ; gain = 0.000 ; free physical = 7523 ; free virtual = 25592
INFO: [Netlist 29-17] Analyzing 3406 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.820 ; gain = 0.000 ; free physical = 7471 ; free virtual = 25543
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 80 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

Synth Design complete, checksum: 5103493c
INFO: [Common 17-83] Releasing license: Synthesis
480 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:42 ; elapsed = 00:03:52 . Memory (MB): peak = 2582.820 ; gain = 1255.715 ; free physical = 7710 ; free virtual = 25784
INFO: [Common 17-1381] The checkpoint '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_2_synth_1/main_design_pynqrypt_encrypt_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP main_design_pynqrypt_encrypt_0_2, cache-ID = f00fd4ca552b5c89
INFO: [Coretcl 2-1174] Renamed 194 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vivado/pynqrypt-vivado.runs/main_design_pynqrypt_encrypt_0_2_synth_1/main_design_pynqrypt_encrypt_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_design_pynqrypt_encrypt_0_2_utilization_synth.rpt -pb main_design_pynqrypt_encrypt_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 00:54:18 2022...
