// Seed: 1595501531
module module_0;
  always #1 id_1 <= (1 * id_1) - id_1;
  reg id_2;
  reg id_3 = id_2;
  assign id_1 = id_2;
  assign id_3 = id_2;
  always @(negedge id_1) id_1 <= "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  module_0();
  always begin
    $display(id_2);
  end
  assign id_1 = 1;
  wire id_9;
endmodule
