cacheL1(8,4,2,4,wt)
cacheL2(16,4,2,8,wt)
cacheL2(32,4,2,16,wt)
cacheL2(64,4,2,16,wt)

.ORG 16
addi r1 , r1 , -1
sub r5 , r5 , r5
beq r1 , r2 , -6
mul r6 , r6 , r6