// Seed: 1871675419
module module_0 (
    output wand id_0,
    output wand id_1
    , id_5,
    input  wand id_2,
    input  tri0 id_3
);
  uwire id_6 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output wand id_2,
    output uwire id_3,
    output uwire id_4,
    output wire id_5,
    output uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input tri1 id_9,
    input wire id_10,
    input uwire id_11,
    output supply0 id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    output wire id_16,
    input tri1 id_17,
    input supply0 id_18,
    output tri id_19,
    input wire id_20
);
  wire id_22;
  or (id_19, id_18, id_11, id_1, id_17, id_22, id_7, id_13, id_10, id_0, id_15, id_9, id_20);
  module_0(
      id_2, id_16, id_1, id_18
  );
endmodule
