VERILOG_SOURCES = $(PWD)/../adc_interface.v
TOPLEVEL= adc_interface
MODULE= adc_interface_test
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
