
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source G:/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'G:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Stepan' on host 'desktop-mgf3pmh' (Windows NT_amd64 version 6.2) on Sun Feb 18 17:54:45 +0300 2024
INFO: [HLS 200-10] In directory 'G:/Xilinx_lab/KP_502_7_v2'
Sourcing Tcl script 'kp_502_7_2.tcl'
INFO: [HLS 200-1510] Running: open_project -reset kp_502_7 
INFO: [HLS 200-10] Creating and opening project 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7'.
INFO: [HLS 200-1510] Running: add_files ./source/kp_502_7.cpp 
INFO: [HLS 200-10] Adding design file './source/kp_502_7.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kp_502_7 
INFO: [HLS 200-1510] Running: add_files -tb ./source/kp_502_7_test.cpp 
INFO: [HLS 200-10] Adding test bench file './source/kp_502_7_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset sol1_2 
INFO: [HLS 200-10] Creating and opening solution 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sol1_2.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tsbv484-2 
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.884 seconds; current allocated memory: 0.414 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.182 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:13:27)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.382 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 30.851 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling kp_502_7.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7.cpp
   Compiling kp_502_7_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 17:56:16 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol1_2\sim\verilog>set PATH= 

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol1_2\sim\verilog>call G:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries  -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s kp_502_7 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s kp_502_7 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/ip/xil_defaultlib/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/ip/xil_defaultlib/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/ip/xil_defaultlib/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/ip/xil_defaultlib/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/AESL_automem_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/AESL_automem_X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/AESL_automem_X2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/kp_502_7.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kp_502_7_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/kp_502_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.AESL_automem_X1
Compiling module xil_defaultlib.AESL_automem_X2
Compiling module xil_defaultlib.AESL_automem_D
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=84)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kp_502_7_top
Compiling module work.glbl
Built simulation snapshot kp_502_7

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_address0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3525100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3575100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3965 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3975100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4355100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4405100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4795 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4805100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5185100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5235100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5275 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5625 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5635100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6065100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6105 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6455 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6465100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "6795000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8525100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8575100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8965 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8975100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9355100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9405100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9445 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9795 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9805100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10185100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10235100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10275 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10625 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10635100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11065100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11105 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11455 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11465100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11895100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11935 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12285 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12295100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12675100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12725100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12765 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13115 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13125100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "13455000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13525100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13575100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13965 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13975100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14355100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14405100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14445 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14795 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14805100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15185100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15235100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15275 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15625 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15635100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16065100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16105 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16465100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16895100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16935 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17285 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17295100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17675100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17725100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17765 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18115 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18125100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18505100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18555100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18595 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18945 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18955100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19385100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19775 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19785100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "20115000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 20175 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol1_2/sim/verilog/kp_502_7.autotb.v" Line 499
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 17:57:10 2024...
INFO: [COSIM 212-316] Starting C post checking ...
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 102.965 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2 
INFO: [HLS 200-10] Creating and opening solution 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sol2.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tsbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.448 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 26.257 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:13:27)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:5:10) in function 'kp_502_7' partially with a factor of 2 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.418 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.058 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 32.945 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling kp_502_7.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7.cpp
   Compiling kp_502_7_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 17:58:33 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2\sim\verilog>set PATH= 

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2\sim\verilog>call G:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries  -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s kp_502_7 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s kp_502_7 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/ip/xil_defaultlib/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/ip/xil_defaultlib/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/ip/xil_defaultlib/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/ip/xil_defaultlib/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/AESL_automem_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/AESL_automem_X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/AESL_automem_X2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/kp_502_7.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kp_502_7_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/kp_502_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.AESL_automem_X1
Compiling module xil_defaultlib.AESL_automem_X2
Compiling module xil_defaultlib.AESL_automem_D
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=84)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kp_502_7_top
Compiling module work.glbl
Built simulation snapshot kp_502_7

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_d1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_d1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_d1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_q1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_q1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_q1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_d1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_d1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_d1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_q1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_q1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_q1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_address0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "3475000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "6815000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "10155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10215 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2/sim/verilog/kp_502_7.autotb.v" Line 577
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 17:59:43 2024...
INFO: [COSIM 212-316] Starting C post checking ...
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 111.002 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2_1 
INFO: [HLS 200-10] Creating and opening solution 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sol2_1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tsbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_2p kp_502_7 D 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.189 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.976 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:13:27)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:5:10) in function 'kp_502_7' partially with a factor of 2 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.4 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 106.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 31.488 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling kp_502_7.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7.cpp
   Compiling kp_502_7_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 18:01:03 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_1\sim\verilog>set PATH= 

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_1\sim\verilog>call G:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries  -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s kp_502_7 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s kp_502_7 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/ip/xil_defaultlib/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/ip/xil_defaultlib/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/ip/xil_defaultlib/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/ip/xil_defaultlib/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/AESL_automem_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/AESL_automem_X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/AESL_automem_X2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/kp_502_7.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kp_502_7_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/kp_502_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.AESL_automem_X1
Compiling module xil_defaultlib.AESL_automem_X2
Compiling module xil_defaultlib.AESL_automem_D
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=85)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kp_502_7_top
Compiling module work.glbl
Built simulation snapshot kp_502_7

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_d1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_d1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_d1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_address1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_d1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_d1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_d1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_address0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 665100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1055100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1105100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1105100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1145 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1495 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1495 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1505100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1895100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1945100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1945100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2345100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2735100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2825 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3175 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3175 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3185100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "3515000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3645100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3645100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3685 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4035 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4035 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4045100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4525 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4875 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4875 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5275100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5325100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5325100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5365 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5715 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5715 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5725100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6115100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6205 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6555 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6555 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "6895000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6975100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7025100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7025100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7065 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7415 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7415 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7815100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7905 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8255 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8255 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8265100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8705100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8705100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8745 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9095 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9095 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9105100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9495100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U4/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9585 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9935 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9935 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9945100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U3/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "10275000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10335 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_1/sim/verilog/kp_502_7.autotb.v" Line 499
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 18:01:51 2024...
INFO: [COSIM 212-316] Starting C post checking ...
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 86.808 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2_2 
INFO: [HLS 200-10] Creating and opening solution 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sol2_2.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tsbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.122 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.734 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:13:27)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:5:10) in function 'kp_502_7' partially with a factor of 2 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 2 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 31.94 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling kp_502_7.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7.cpp
   Compiling kp_502_7_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 18:03:11 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_2\sim\verilog>set PATH= 

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_2\sim\verilog>call G:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries  -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s kp_502_7 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s kp_502_7 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/ip/xil_defaultlib/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/ip/xil_defaultlib/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/ip/xil_defaultlib/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/ip/xil_defaultlib/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_A_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_A_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_B_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_C_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_C_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_D_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_D_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_X1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_X1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_X2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/AESL_automem_X2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/kp_502_7.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kp_502_7_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/kp_502_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7
Compiling module xil_defaultlib.AESL_automem_A_0
Compiling module xil_defaultlib.AESL_automem_A_1
Compiling module xil_defaultlib.AESL_automem_B_0
Compiling module xil_defaultlib.AESL_automem_B_1
Compiling module xil_defaultlib.AESL_automem_C_0
Compiling module xil_defaultlib.AESL_automem_C_1
Compiling module xil_defaultlib.AESL_automem_X1_0
Compiling module xil_defaultlib.AESL_automem_X1_1
Compiling module xil_defaultlib.AESL_automem_X2_0
Compiling module xil_defaultlib.AESL_automem_X2_1
Compiling module xil_defaultlib.AESL_automem_D_0
Compiling module xil_defaultlib.AESL_automem_D_1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=84)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kp_502_7_top
Compiling module work.glbl
Built simulation snapshot kp_502_7

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_0_address0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1865100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1915100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1955 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2305 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2315100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2745100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2785 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3135 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3145100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "3475000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "6815000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8545100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8595100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8635 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8985 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8995100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9375100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9425100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9465 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9815 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U5/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9825100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U6/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "10155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10215 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_2/sim/verilog/kp_502_7.autotb.v" Line 819
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 18:04:20 2024...
INFO: [COSIM 212-316] Starting C post checking ...
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 107.885 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2_3 
INFO: [HLS 200-10] Creating and opening solution 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sol2_3.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tsbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.049 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.723 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:13:27)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:5:10) in function 'kp_502_7' partially with a factor of 4 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.426 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.328 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.347 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 34.967 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling kp_502_7.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7.cpp
   Compiling kp_502_7_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 18:05:44 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_3\sim\verilog>set PATH= 

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_3\sim\verilog>call G:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries  -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s kp_502_7 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s kp_502_7 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/ip/xil_defaultlib/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/ip/xil_defaultlib/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/ip/xil_defaultlib/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/ip/xil_defaultlib/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_A_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_A_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_A_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_A_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_B_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_B_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_B_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_C_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_C_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_C_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_C_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_D_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_D_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_D_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_D_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_X1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_X1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_X1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_X1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_X2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_X2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_X2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/AESL_automem_X2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/kp_502_7.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kp_502_7_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/kp_502_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7
Compiling module xil_defaultlib.AESL_automem_A_0
Compiling module xil_defaultlib.AESL_automem_A_1
Compiling module xil_defaultlib.AESL_automem_A_2
Compiling module xil_defaultlib.AESL_automem_A_3
Compiling module xil_defaultlib.AESL_automem_B_0
Compiling module xil_defaultlib.AESL_automem_B_1
Compiling module xil_defaultlib.AESL_automem_B_2
Compiling module xil_defaultlib.AESL_automem_B_3
Compiling module xil_defaultlib.AESL_automem_C_0
Compiling module xil_defaultlib.AESL_automem_C_1
Compiling module xil_defaultlib.AESL_automem_C_2
Compiling module xil_defaultlib.AESL_automem_C_3
Compiling module xil_defaultlib.AESL_automem_X1_0
Compiling module xil_defaultlib.AESL_automem_X1_1
Compiling module xil_defaultlib.AESL_automem_X1_2
Compiling module xil_defaultlib.AESL_automem_X1_3
Compiling module xil_defaultlib.AESL_automem_X2_0
Compiling module xil_defaultlib.AESL_automem_X2_1
Compiling module xil_defaultlib.AESL_automem_X2_2
Compiling module xil_defaultlib.AESL_automem_X2_3
Compiling module xil_defaultlib.AESL_automem_D_0
Compiling module xil_defaultlib.AESL_automem_D_1
Compiling module xil_defaultlib.AESL_automem_D_2
Compiling module xil_defaultlib.AESL_automem_D_3
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=84)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kp_502_7_top
Compiling module work.glbl
Built simulation snapshot kp_502_7

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_3_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_3_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_3_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_2_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_3_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_3_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_3_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_2_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_3_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_3_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_3_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_2_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_3_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_3_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_2_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_3_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_3_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_2_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_3_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_3_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_2_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_3 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_3_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_3_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_3_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_3_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_3_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_3_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_3_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_3_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_3_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_0_address0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "1815000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "3495000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "5175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5235 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_3/sim/verilog/kp_502_7.autotb.v" Line 1507
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 18:07:44 2024...
INFO: [COSIM 212-316] Starting C post checking ...
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 160.078 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2_4 
INFO: [HLS 200-10] Creating and opening solution 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sol2_4.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tsbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.139 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 25.16 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:13:27)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:5:10) in function 'kp_502_7' partially with a factor of 4 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'A': Cyclic reshaping with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'B': Cyclic reshaping with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'C': Cyclic reshaping with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'X1': Cyclic reshaping with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'X2': Cyclic reshaping with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'D': Cyclic reshaping with factor 4 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.695 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.425 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 34.231 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling kp_502_7.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7.cpp
   Compiling kp_502_7_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 18:09:08 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_4\sim\verilog>set PATH= 

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_4\sim\verilog>call G:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries  -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s kp_502_7 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s kp_502_7 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/ip/xil_defaultlib/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/ip/xil_defaultlib/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/ip/xil_defaultlib/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/ip/xil_defaultlib/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/AESL_automem_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/AESL_automem_X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/AESL_automem_X2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_X2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/kp_502_7.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kp_502_7_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/kp_502_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.AESL_automem_X1
Compiling module xil_defaultlib.AESL_automem_X2
Compiling module xil_defaultlib.AESL_automem_D
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=84)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kp_502_7_top
Compiling module work.glbl
Built simulation snapshot kp_502_7

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_d0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_address0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_q0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/C_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/B_address0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_q0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/A_address0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 655100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1085100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1125 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1485100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "1815000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1935100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1975 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2325 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2335100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2715100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2765100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2805 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3155 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3165100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "3495000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3565100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3615100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3655 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4005 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4015100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4445100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4485 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4835 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U9/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U10/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U11/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U12/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "5175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5235 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_4/sim/verilog/kp_502_7.autotb.v" Line 571
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 18:11:03 2024...
INFO: [COSIM 212-316] Starting C post checking ...
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 154.693 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2_5 
INFO: [HLS 200-10] Creating and opening solution 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sol2_5.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tsbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.295 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.925 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:13:27)
INFO: [HLS 214-186] Unrolling loop 'Loop' (./source/kp_502_7.cpp:5:10) in function 'kp_502_7' completely with a factor of 8 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.534 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.351 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.273 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.207 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 38.605 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling kp_502_7.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7.cpp
   Compiling kp_502_7_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 18:12:32 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_5\sim\verilog>set PATH= 

G:\Xilinx_lab\KP_502_7_v2\kp_502_7\sol2_5\sim\verilog>call G:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries  -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s kp_502_7 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_kp_502_7_top glbl -Oenable_linking_all_libraries -prj kp_502_7.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s kp_502_7 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/ip/xil_defaultlib/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/ip/xil_defaultlib/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/ip/xil_defaultlib/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/ip/xil_defaultlib/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/kp_502_7.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kp_502_7_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/kp_502_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_ddiv_64ns_64ns_64_31_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsqrt_64ns_64ns_64_30_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.addsub_dsp [\addsub_dsp(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="artix7"...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling module xil_defaultlib.kp_502_7_dsub_64ns_64ns_64_5_ful...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling module xil_defaultlib.kp_502_7_dmul_64ns_64ns_64_5_max...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling module xil_defaultlib.kp_502_7_ddiv_64ns_64ns_64_31_no...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=27,fast_i...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7_dsqrt_64ns_64ns_64_30_n...
Compiling module xil_defaultlib.kp_502_7
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kp_502_7_top
Compiling module work.glbl
Built simulation snapshot kp_502_7

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kp_502_7/xsim_script.tcl
# xsim {kp_502_7} -view {{kp_502_7_dataflow_ana.wcfg}} -tclbatch {kp_502_7.tcl} -protoinst {kp_502_7.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file kp_502_7.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_kp_502_7_top/AESL_inst_kp_502_7//AESL_inst_kp_502_7_activity
Time resolution is 1 ps
open_wave_config kp_502_7_dataflow_ana.wcfg
source kp_502_7.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_7 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_6 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_5 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_4 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_3 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_2 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/D_0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_7 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_6 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_5 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_4 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_3 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_2 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X2_0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_7 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_6 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_5 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_4 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_3 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_2 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/X1_0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_7 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_6 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_5 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_4 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_3 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_2 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/C_0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_7 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_6 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_5 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_4 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_3 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_2 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/B_0 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_7 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_6 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_5 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_4 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_3 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_2 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_1 -into $return_group -radix hex
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/A_0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_start -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_done -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_idle -into $blocksiggroup
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_kp_502_7_top/AESL_inst_kp_502_7/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_kp_502_7_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_A_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_B_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_C_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X1_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_X2_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_kp_502_7_top/LENGTH_D_7 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_kp_502_7_top/D_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_7 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_6 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_5 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_4 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_3 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_2 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/D_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/D_0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_7 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_6 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_5 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_4 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_3 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_2 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X2_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X2_0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_7 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_6 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_5 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_4 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_3 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_2 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/X1_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_kp_502_7_top/X1_0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_kp_502_7_top/C_7 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_6 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_5 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_4 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_3 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_2 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/C_0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_7 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_6 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_5 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_4 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_3 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_2 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/B_0 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_7 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_6 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_5 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_4 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_3 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_2 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_1 -into $tb_return_group -radix hex
## add_wave /apatb_kp_502_7_top/A_0 -into $tb_return_group -radix hex
## save_wave_config kp_502_7.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U5/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U6/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U7/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U8/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U5/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U6/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U7/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U8/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 625100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 625100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 625100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 625100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 625100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 625100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 625100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 625100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 3 [100.00%] @ "945000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U5/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U6/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U7/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U8/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U5/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U6/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U7/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1425 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U8/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1435100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 3 [100.00%] @ "1755000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1795100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1845100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U5/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U6/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U7/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1885 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U8/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U1/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U2/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U3/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U4/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U5/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U6/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U7/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2235 ns  Iteration: 16  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dsub_64ns_64ns_64_5_full_dsp_1_U8/kp_502_7_dsub_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2245100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U17/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2245100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U18/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2245100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U19/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2245100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U20/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2245100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U21/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2245100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U22/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2245100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U23/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2245100 ps  Iteration: 11  Process: /apatb_kp_502_7_top/AESL_inst_kp_502_7/dmul_64ns_64ns_64_5_max_dsp_1_U24/kp_502_7_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: G:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 3 [100.00%] @ "2565000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2625 ns : File "G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_5/sim/verilog/kp_502_7.autotb.v" Line 3067
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 18 18:15:56 2024...
INFO: [COSIM 212-316] Starting C post checking ...
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 243.267 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2_6 
INFO: [HLS 200-10] Creating and opening solution 'G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_6'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/Xilinx_lab/KP_502_7_v2/kp_502_7/sol2_6/sol2_6.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a200tsbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/kp_502_7_test.cpp in debug mode
   Compiling ../../../../source/kp_502_7.cpp in debug mode
   Generating csim.exe
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7_test.cpp:3:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_fpo.h:189:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half_fpo.h:64,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_half.h:71,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:41,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from G:/Xilinx/Vitis_HLS/2021.2/include/hls_hotbm_apfixed.h:45:0,
                 from G:/Xilinx/Vitis_HLS/2021.2/include/hls_math.h:1065,
                 from ../../../../source/kp_502_7.h:2,
                 from ../../../../source/kp_502_7.cpp:1:
G:/Xilinx/Vitis_HLS/2021.2/include/utils/x_hls_utils.h:246:10: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 T reg(T d)
          ^
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.658 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.278 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:13:27)
INFO: [HLS 214-186] Unrolling loop 'Loop' (./source/kp_502_7.cpp:5:10) in function 'kp_502_7' completely with a factor of 8 (./source/kp_502_7.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Loop' (./source/kp_502_7.cpp:5:10) in function 'kp_502_7' has been removed because the loop is unrolled completely (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.78 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.287 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_30_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.358 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.272 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.723 seconds; current allocated memory: 1.253 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 39.702 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "G:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling kp_502_7.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7.cpp
   Compiling kp_502_7_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_kp_502_7_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -120 - actual_D == -120- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -16 - actual_D == -16- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -80 - actual_D == -80- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -24 - actual_D == -24- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -168 - actual_D == -168- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -64 - actual_D == -64- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -108 - actual_D == -108- expted_D
X1 nan - actual_X1 == 6- expted_X1
X2 nan - actual_X2 == -6- expted_X2
OK -192 - actual_D == -192- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -48 - actual_D == -48- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -40 - actual_D == -40- expted_D
X1 nan - actual_X1 == 4- expted_X1
X2 nan - actual_X2 == -4- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -160 - actual_D == -160- expted_D
X1 nan - actual_X1 == 16- expted_X1
X2 nan - actual_X2 == -16- expted_X2
OK -128 - actual_D == -128- expted_D
X1 nan - actual_X1 == 8- expted_X1
X2 nan - actual_X2 == -8- expted_X2
OK -72 - actual_D == -72- expted_D
X1 nan - actual_X1 == 18- expted_X1
X2 nan - actual_X2 == -18- expted_X2
OK -28 - actual_D == -28- expted_D
X1 nan - actual_X1 == 2- expted_X1
X2 nan - actual_X2 == -2- expted_X2
OK -84 - actual_D == -84- expted_D
X1 nan - actual_X1 == 14- expted_X1
X2 nan - actual_X2 == -14- expted_X2
OK -20 - actual_D == -20- expted_D
X1 nan - actual_X1 == 10- expted_X1
X2 nan - actual_X2 == -10- expted_X2
OK -216 - actual_D == -216- expted_D
X1 nan - actual_X1 == 12- expted_X1
X2 nan - actual_X2 == -12- expted_X2
_________Pass_________!

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
 ERROR: "Run Vivado failed -1073740940"
 ERROR: "Run Vivado failed -1073740940"
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 19.452 seconds; current allocated memory: 0.000 MB.
11
    while executing
"source kp_502_7_2.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total CPU user time: 66 seconds. Total CPU system time: 12 seconds. Total elapsed time: 1339.42 seconds; peak allocated memory: 1.253 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Feb 18 18:17:06 2024...
