# uart_fifo_verilog
UART Receiver/Transmitter with FIFO implemented in Verilog HDL. Tested in ModelSim and Quartus.
