/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000003359274523_2662658903_1211754597_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_1211754597", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_1211754597.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_4048191823_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_4048191823", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_4048191823.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3881379368_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3881379368", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3881379368.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_1093545372_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_1093545372", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_1093545372.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_2223575826_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_2223575826", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_2223575826.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_0587077798_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_0587077798", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_0587077798.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_0738588045_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_0738588045", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_0738588045.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_2322791993_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_2322791993", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_2322791993.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_2508353685_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_2508353685", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_2508353685.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3410421475_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3410421475", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3410421475.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_0035479996_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_0035479996", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_0035479996.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_2758437384_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_2758437384", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_2758437384.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_1640846470_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_1640846470", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_1640846470.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_3350880050_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_3350880050", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_3350880050.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_0001717574_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_0001717574", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_0001717574.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_0320209467_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_0320209467", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_0320209467.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_1344622107_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_1344622107", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_1344622107.didat");
}

extern void simprims_ver_m_00000000003359274523_2662658903_2792177394_init()
{
	xsi_register_didat("simprims_ver_m_00000000003359274523_2662658903_2792177394", "isim/openmips_min_sopc_tb_isim_par.exe.sim/simprims_ver/m_00000000003359274523_2662658903_2792177394.didat");
}
