#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Feb  2 12:04:10 2026
# Process ID: 7100
# Current directory: V:/scripts
# Command line: vivado.exe -mode batch -source build_all_dma_v4.tcl -log build_v4.log -journal build_v4.jou
# Log file: V:/scripts/build_v4.log
# Journal file: V:/scripts\build_v4.jou
# Running On: DESKTOP-O3SNGUM, OS: Windows, CPU Frequency: 4000 MHz, CPU Physical cores: 12, Host memory: 17089 MB
#-----------------------------------------------------------
source build_all_dma_v4.tcl
# set script_dir [file dirname [file normalize [info script]]]
# set project_dir [file normalize "$script_dir/.."]
# set project_name "versal_all_dma_v4"
# puts "============================================================"
============================================================
# puts "  Versal DMA Benchmark - All DMA Types (v4)"
  Versal DMA Benchmark - All DMA Types (v4)
# puts "  VPK120 + LPDDR4"
  VPK120 + LPDDR4
# puts "  KEY FIX: LPD_AXI_NOC enabled for ADMA DDR access"
  KEY FIX: LPD_AXI_NOC enabled for ADMA DDR access
# puts "============================================================"
============================================================
# catch {close_project}
# if {[file exists "$project_dir/$project_name"]} {
#     file delete -force "$project_dir/$project_name"
# }
# create_project $project_name "$project_dir/$project_name" -part xcvp1202-vsva2785-2MP-e-S
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 553.809 ; gain = 179.738
# set_property board_part xilinx.com:vpk120:part0:1.2 [current_project]
# create_bd_design "design_1"
Wrote  : <V:\versal_all_dma_v4\versal_all_dma_v4.srcs\sources_1\bd\design_1\design_1.bd> 
# puts "Adding CIPS with LPD DMA and LPD_AXI_NOC..."
Adding CIPS with LPD DMA and LPD_AXI_NOC...
# create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:* cips_0
create_bd_cell: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.961 ; gain = 446.285
# apply_bd_automation -rule xilinx.com:bd_rule:cips -config { \
#     board_preset {Yes} \
#     boot_config {Custom} \
#     configure_noc {Add new AXI NoC} \
#     debug_config {JTAG} \
#     design_flow {Full System} \
#     mc_type {LPDDR} \
#     num_mc_ddr {None} \
#     num_mc_lpddr {1} \
#     pl_clocks {1} \
#     pl_resets {1} \
# } [get_bd_cells cips_0]
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MP-e-S
create_bd_cell: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2746.902 ; gain = 1649.105
apply_bd_automation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2756.754 ; gain = 1681.793
# set_property -dict [list \
#     CONFIG.PS_PMC_CONFIG { \
#         PS_USE_M_AXI_FPD {1} \
#         PS_USE_M_AXI_LPD {0} \
#         PS_USE_NOC_LPD_AXI0 {1} \
#         PS_NUM_F2P_IRQ {4} \
#         PS_IRQ_USAGE {{CH0 1} {CH1 1} {CH2 1} {CH3 1} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0}} \
#         PS_USE_PMCPL_CLK0 {1} \
#     } \
# ] [get_bd_cells cips_0]
WARNING: [IP_Flow 19-7090] Invalid parameter 'PS_NUM_F2P_IRQ' provided, Ignoring
# puts "CIPS configured with LPD_AXI_NOC enabled"
CIPS configured with LPD_AXI_NOC enabled
# set noc_cell [get_bd_cells -filter {VLNV =~ *axi_noc*}]
# puts "NoC cell: $noc_cell"
NoC cell: /axi_noc_0
# set current_si [get_property CONFIG.NUM_SI [get_bd_cells $noc_cell]]
# puts "Current NoC SI count: $current_si"
Current NoC SI count: 6
# set new_si [expr $current_si + 3]
# set_property CONFIG.NUM_SI $new_si [get_bd_cells $noc_cell]
# set current_clks [get_property CONFIG.NUM_CLKS [get_bd_cells $noc_cell]]
# set new_clks [expr $current_clks + 1]
# set_property CONFIG.NUM_CLKS $new_clks [get_bd_cells $noc_cell]
# set si_cdma "S[format %02d $current_si]_AXI"
# set si_dma "S[format %02d [expr $current_si + 1]]_AXI"
# set si_mcdma "S[format %02d [expr $current_si + 2]]_AXI"
# set pl_clk_name "aclk[expr $current_clks]"
# puts "CDMA interface: $si_cdma"
CDMA interface: S06_AXI
# puts "DMA interface: $si_dma"
DMA interface: S07_AXI
# puts "MCDMA interface: $si_mcdma"
MCDMA interface: S08_AXI
# puts "PL clock: $pl_clk_name"
PL clock: aclk6
# puts "LPD_AXI_NOC: Handled by board automation (ADMA->DDR path)"
LPD_AXI_NOC: Handled by board automation (ADMA->DDR path)
# set_property -dict [list \
#     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
#     CONFIG.CATEGORY {pl} \
# ] [get_bd_intf_pins $noc_cell/$si_cdma]
# set_property -dict [list \
#     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
#     CONFIG.CATEGORY {pl} \
# ] [get_bd_intf_pins $noc_cell/$si_dma]
# set_property -dict [list \
#     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
#     CONFIG.CATEGORY {pl} \
# ] [get_bd_intf_pins $noc_cell/$si_mcdma]
# set_property -dict [list CONFIG.ASSOCIATED_BUSIF "$si_cdma:$si_dma:$si_mcdma"] [get_bd_pins $noc_cell/$pl_clk_name]
# puts "Adding AXI CDMA..."
Adding AXI CDMA...
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:* axi_cdma_0
# set_property -dict [list \
#     CONFIG.C_INCLUDE_SG {1} \
#     CONFIG.C_M_AXI_DATA_WIDTH {128} \
#     CONFIG.C_M_AXI_MAX_BURST_LEN {64} \
#     CONFIG.C_ADDR_WIDTH {64} \
# ] [get_bd_cells axi_cdma_0]
# puts "Adding AXI DMA with 26-bit buffer length..."
Adding AXI DMA with 26-bit buffer length...
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:* axi_dma_0
# set_property -dict [list \
#     CONFIG.c_include_sg {1} \
#     CONFIG.c_sg_include_stscntrl_strm {0} \
#     CONFIG.c_m_axi_mm2s_data_width {128} \
#     CONFIG.c_m_axis_mm2s_tdata_width {128} \
#     CONFIG.c_mm2s_burst_size {64} \
#     CONFIG.c_m_axi_s2mm_data_width {128} \
#     CONFIG.c_s_axis_s2mm_tdata_width {128} \
#     CONFIG.c_s2mm_burst_size {64} \
#     CONFIG.c_addr_width {64} \
#     CONFIG.c_sg_length_width {26} \
# ] [get_bd_cells axi_dma_0]
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:* axis_fifo_dma
# set_property -dict [list \
#     CONFIG.FIFO_DEPTH {1024} \
#     CONFIG.HAS_TKEEP {1} \
#     CONFIG.HAS_TLAST {1} \
#     CONFIG.TDATA_NUM_BYTES {16} \
# ] [get_bd_cells axis_fifo_dma]
# puts "Adding AXI MCDMA..."
Adding AXI MCDMA...
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_mcdma:* axi_mcdma_0
# set_property -dict [list \
#     CONFIG.c_include_sg {1} \
#     CONFIG.c_num_mm2s_channels {4} \
#     CONFIG.c_num_s2mm_channels {4} \
#     CONFIG.c_m_axi_mm2s_data_width {128} \
#     CONFIG.c_m_axi_s2mm_data_width {128} \
#     CONFIG.c_m_axis_mm2s_tdata_width {128} \
#     CONFIG.c_s_axis_s2mm_tdata_width {128} \
#     CONFIG.c_addr_width {64} \
# ] [get_bd_cells axi_mcdma_0]
CRITICAL WARNING: [BD 41-737] Cannot set the parameter c_s_axis_s2mm_tdata_width on /axi_mcdma_0. It is read-only.
# create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:* axis_fifo_mcdma
# set_property -dict [list \
#     CONFIG.FIFO_DEPTH {1024} \
#     CONFIG.HAS_TKEEP {1} \
#     CONFIG.HAS_TLAST {1} \
#     CONFIG.TDATA_NUM_BYTES {16} \
# ] [get_bd_cells axis_fifo_mcdma]
# puts "Adding SmartConnects..."
Adding SmartConnects...
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:* axi_smc_ctrl
# set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells axi_smc_ctrl]
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:* axi_smc_cdma
# set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_smc_cdma]
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:* axi_smc_dma
# set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {1}] [get_bd_cells axi_smc_dma]
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:* axi_smc_mcdma
# set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {1}] [get_bd_cells axi_smc_mcdma]
# create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:* rst_pl
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:* xlconcat_0
# set_property CONFIG.NUM_PORTS {4} [get_bd_cells xlconcat_0]
# puts "Making connections..."
Making connections...
# set pl_clk [get_bd_pins cips_0/pl0_ref_clk]
# set pl_rst [get_bd_pins cips_0/pl0_resetn]
# connect_bd_net $pl_clk [get_bd_pins rst_pl/slowest_sync_clk]
# connect_bd_net $pl_rst [get_bd_pins rst_pl/ext_reset_in]
# set aresetn [get_bd_pins rst_pl/peripheral_aresetn]
# connect_bd_net $pl_clk [get_bd_pins $noc_cell/$pl_clk_name]
# connect_bd_net $pl_clk [get_bd_pins cips_0/m_axi_fpd_aclk]
# puts "LPD_AXI_NOC_0 already connected by board automation - ADMA has DDR access"
LPD_AXI_NOC_0 already connected by board automation - ADMA has DDR access
# connect_bd_net $pl_clk [get_bd_pins axi_smc_ctrl/aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_smc_cdma/aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_smc_dma/aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_smc_mcdma/aclk]
# connect_bd_net $aresetn [get_bd_pins axi_smc_ctrl/aresetn]
# connect_bd_net $aresetn [get_bd_pins axi_smc_cdma/aresetn]
# connect_bd_net $aresetn [get_bd_pins axi_smc_dma/aresetn]
# connect_bd_net $aresetn [get_bd_pins axi_smc_mcdma/aresetn]
# connect_bd_net $pl_clk [get_bd_pins axi_cdma_0/m_axi_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_cdma_0/s_axi_lite_aclk]
# connect_bd_net $aresetn [get_bd_pins axi_cdma_0/s_axi_lite_aresetn]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_ctrl/M00_AXI] [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
# connect_bd_intf_net [get_bd_intf_pins axi_cdma_0/M_AXI] [get_bd_intf_pins axi_smc_cdma/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_cdma/M00_AXI] [get_bd_intf_pins $noc_cell/$si_cdma]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/s_axi_lite_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_dma_0/m_axi_sg_aclk]
# connect_bd_net $aresetn [get_bd_pins axi_dma_0/axi_resetn]
# connect_bd_net $pl_clk [get_bd_pins axis_fifo_dma/s_axis_aclk]
# connect_bd_net $aresetn [get_bd_pins axis_fifo_dma/s_axis_aresetn]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_ctrl/M01_AXI] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_smc_dma/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_smc_dma/S01_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins axi_smc_dma/S02_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_dma/M00_AXI] [get_bd_intf_pins $noc_cell/$si_dma]
# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_fifo_dma/S_AXIS]
# connect_bd_intf_net [get_bd_intf_pins axis_fifo_dma/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
# connect_bd_net $pl_clk [get_bd_pins axi_mcdma_0/s_axi_aclk]
# connect_bd_net $pl_clk [get_bd_pins axi_mcdma_0/s_axi_lite_aclk]
# connect_bd_net $aresetn [get_bd_pins axi_mcdma_0/axi_resetn]
# connect_bd_net $pl_clk [get_bd_pins axis_fifo_mcdma/s_axis_aclk]
# connect_bd_net $aresetn [get_bd_pins axis_fifo_mcdma/s_axis_aresetn]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_ctrl/M02_AXI] [get_bd_intf_pins axi_mcdma_0/S_AXI_LITE]
# connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_MM2S] [get_bd_intf_pins axi_smc_mcdma/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_S2MM] [get_bd_intf_pins axi_smc_mcdma/S01_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_SG] [get_bd_intf_pins axi_smc_mcdma/S02_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_smc_mcdma/M00_AXI] [get_bd_intf_pins $noc_cell/$si_mcdma]
# connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_fifo_mcdma/S_AXIS]
# connect_bd_intf_net [get_bd_intf_pins axis_fifo_mcdma/M_AXIS] [get_bd_intf_pins axi_mcdma_0/S_AXIS_S2MM]
# connect_bd_intf_net [get_bd_intf_pins cips_0/M_AXI_FPD] [get_bd_intf_pins axi_smc_ctrl/S00_AXI]
# connect_bd_net [get_bd_pins axi_cdma_0/cdma_introut] [get_bd_pins xlconcat_0/In0]
# connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In1]
# connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In2]
# connect_bd_net [get_bd_pins axi_mcdma_0/mm2s_ch1_introut] [get_bd_pins xlconcat_0/In3]
# connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins cips_0/pl_ps_irq0]
# puts "Connections complete"
Connections complete
# regenerate_bd_layout
# assign_bd_address
Slave segment '/axi_cdma_0/S_AXI_LITE/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA402_0000 [ 64K ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA400_0000 [ 64K ]>.
Slave segment '/axi_mcdma_0/S_AXI_LITE/Reg' is being assigned into address space '/cips_0/M_AXI_FPD' at <0xA401_0000 [ 64K ]>.
Slave segment '/axi_noc_0/S06_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_cdma_0/Data' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_dma_0/Data_SG' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_mcdma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_mcdma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW0' is being assigned into address space '/axi_mcdma_0/Data_SG' at <0x0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S06_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_cdma_0/Data' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S07_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_dma_0/Data_SG' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_mcdma_0/Data_MM2S' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_mcdma_0/Data_S2MM' at <0x8_0000_0000 [ 2G ]>.
Slave segment '/axi_noc_0/S08_AXI/C0_DDR_LOW1' is being assigned into address space '/axi_mcdma_0/Data_SG' at <0x8_0000_0000 [ 2G ]>.
# save_bd_design
Wrote  : <V:\versal_all_dma_v4\versal_all_dma_v4.srcs\sources_1\bd\design_1\design_1.bd> 
# puts "Validating..."
Validating...
# validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_cdma_0/Data_SG' to master interface '/axi_cdma_0/M_AXI_SG'. Please either complete or remove this path to resolve.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: a80bf400
NoC Constraints | Checksum: 9c596816
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 2b63e51b
INFO: [Ipconfig 75-108] Writing file V:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/common/nsln/NOC_Power.xpe.
INFO: [BD::NoC 103-2] ##############################################
INFO: [BD::NoC 103-3] # Resolving NoC Clock Associations
INFO: [BD::NoC 103-4] ##############################################
INFO: [BD::NoC 103-5] Changing ASSOCIATED_BUSIF of pin <aclk0> from <S00_AXI:S06_AXI:S07_AXI:S08_AXI> to <S00_AXI>.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(128) on '/S07_AXI_nmu' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(128) on '/S06_AXI_nmu' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter USER_NOC_DATA512_WIDTH(128) on '/S08_AXI_nmu' with propagated value(32). Command ignored
INFO: [BD 5-943] Reserving offset range <0xA402_0000 [ 64K ]> from slave interface '/axi_smc_ctrl/S00_AXI' to master interface '/axi_smc_ctrl/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA400_0000 [ 64K ]> from slave interface '/axi_smc_ctrl/S00_AXI' to master interface '/axi_smc_ctrl/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0xA401_0000 [ 64K ]> from slave interface '/axi_smc_ctrl/S00_AXI' to master interface '/axi_smc_ctrl/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_ctrl_0: SmartConnect design_1_axi_smc_ctrl_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_ctrl_0: IP design_1_axi_smc_ctrl_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_ctrl_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /design_1_axi_smc_ctrl_0]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_cdma/S00_AXI' to master interface '/axi_smc_cdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_cdma/S00_AXI' to master interface '/axi_smc_cdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_cdma_0: SmartConnect design_1_axi_smc_cdma_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S00_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S00_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S01_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S01_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S02_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_dma/S02_AXI' to master interface '/axi_smc_dma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_dma_0: SmartConnect design_1_axi_smc_dma_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3037.469 ; gain = 27.113
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S00_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S00_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S01_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S01_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S02_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x8_0000_0000 [ 2G ]> from slave interface '/axi_smc_mcdma/S02_AXI' to master interface '/axi_smc_mcdma/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_mcdma_0: SmartConnect design_1_axi_smc_mcdma_0 is in High-performance Mode.
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3094.082 ; gain = 27.742
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S00_AXI(17) and /cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /cips_0/FPD_CCI_NOC_3(0)
WARNING: [BD 41-237] Bus Interface property WUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S04_AXI(17) and /cips_0/LPD_AXI_NOC_0(0)
validate_bd_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3121.961 ; gain = 319.059
# save_bd_design
Wrote  : <V:\versal_all_dma_v4\versal_all_dma_v4.srcs\sources_1\bd\design_1\design_1.bd> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3126.090 ; gain = 4.129
# puts "Generating output products..."
Generating output products...
# generate_target all [get_files design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : V:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : V:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : V:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: Time taken by generate_ps_data 2976 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: Time taken by XDC_generate is 2977 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: Time taken by generate_ps_data 1501 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_bb7f_pspmc_0_0: Time taken by reg_generate is 1501 ms
Exporting to file v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/hw_handoff/design_1_cips_0_0.hwh
Generated Hardware Definition File v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_cips_0_0/bd_0/synth/design_1_cips_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block cips_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S04_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S05_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S06_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S07_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S08_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S07_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S07_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S04_AXI_rpu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S04_AXI_rpu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S05_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S05_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S06_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S06_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S08_AXI_nmu_0: device = xcvp1202
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S08_AXI_nmu_0: device = xcvp1202
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Exporting to file v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/hw_handoff/design_1_axi_noc_0_0.hwh
Generated Hardware Definition File v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/design_1_axi_noc_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_fifo_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mcdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_fifo_mcdma .
Exporting to file v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/hw_handoff/design_1_axi_smc_ctrl_0.hwh
Generated Hardware Definition File v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_smc_ctrl_0/bd_0/synth/design_1_axi_smc_ctrl_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_ctrl .
Exporting to file v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/hw_handoff/design_1_axi_smc_cdma_0.hwh
Generated Hardware Definition File v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_smc_cdma_0/bd_0/synth/design_1_axi_smc_cdma_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_cdma .
Exporting to file v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/hw_handoff/design_1_axi_smc_dma_0.hwh
Generated Hardware Definition File v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_smc_dma_0/bd_0/synth/design_1_axi_smc_dma_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_dma .
Exporting to file v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/hw_handoff/design_1_axi_smc_mcdma_0.hwh
Generated Hardware Definition File v:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/ip/design_1_axi_smc_mcdma_0/bd_0/synth/design_1_axi_smc_mcdma_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_mcdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_pl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file V:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File V:/versal_all_dma_v4/versal_all_dma_v4.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 3296.129 ; gain = 170.039
# make_wrapper -files [get_files design_1.bd] -top
# add_files -norecurse "$project_dir/$project_name/$project_name.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v"
# update_compile_order -fileset sources_1
# puts ""

# puts "============================================================"
============================================================
# puts "  Synthesis..."
  Synthesis...
# puts "============================================================"
============================================================
# launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_cdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_mcdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_noc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_cdma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_ctrl_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_mcdma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_fifo_dma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axis_fifo_mcdma_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_pl_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_cdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_mcdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_noc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_pl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_cdma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_ctrl_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_mcdma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_fifo_dma_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axis_fifo_mcdma_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Feb  2 12:07:41 2026] Launched design_1_axi_dma_0_0_synth_1, design_1_axis_fifo_dma_0_synth_1, design_1_axi_smc_ctrl_0_synth_1, design_1_axis_fifo_mcdma_0_synth_1, design_1_axi_mcdma_0_0_synth_1, design_1_axi_smc_dma_0_synth_1, design_1_axi_smc_mcdma_0_synth_1, design_1_axi_cdma_0_0_synth_1, design_1_axi_smc_cdma_0_synth_1, design_1_axi_noc_0_0_synth_1, design_1_rst_pl_0_synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axis_fifo_dma_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axis_fifo_dma_0_synth_1/runme.log
design_1_axi_smc_ctrl_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axi_smc_ctrl_0_synth_1/runme.log
design_1_axis_fifo_mcdma_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axis_fifo_mcdma_0_synth_1/runme.log
design_1_axi_mcdma_0_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axi_mcdma_0_0_synth_1/runme.log
design_1_axi_smc_dma_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axi_smc_dma_0_synth_1/runme.log
design_1_axi_smc_mcdma_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axi_smc_mcdma_0_synth_1/runme.log
design_1_axi_cdma_0_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axi_cdma_0_0_synth_1/runme.log
design_1_axi_smc_cdma_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axi_smc_cdma_0_synth_1/runme.log
design_1_axi_noc_0_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_axi_noc_0_0_synth_1/runme.log
design_1_rst_pl_0_synth_1: V:/versal_all_dma_v4/versal_all_dma_v4.runs/design_1_rst_pl_0_synth_1/runme.log
[Mon Feb  2 12:07:41 2026] Launched synth_1...
Run output will be captured here: V:/versal_all_dma_v4/versal_all_dma_v4.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Feb  2 12:07:41 2026] Waiting for synth_1 to finish...
[Mon Feb  2 12:10:00 2026] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'design_1_axi_dma_0_0_synth_1', 'design_1_axi_smc_ctrl_0_synth_1', 'design_1_axi_cdma_0_0_synth_1'
 'design_1_axi_dma_0_0_synth_1' run failed with below errors.
 'design_1_axi_smc_ctrl_0_synth_1' run failed with below errors.
ERROR: [Designutils 20-1335] An error occurred while reading constraints at line 3 (create_clock -name aclk -period 3.000 [get_ports aclk]). The rest of the constraints will not be read. Please fix this error and try again.

 'design_1_axi_cdma_0_0_synth_1' run failed with below errors.
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:20 . Memory (MB): peak = 3300.098 ; gain = 3.969
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    (file "build_all_dma_v4.tcl" line 353)
INFO: [Common 17-206] Exiting Vivado at Mon Feb  2 12:10:01 2026...
