static void\r\nF_1 ( const void * V_1 )\r\n{\r\nT_1 * V_2 = ( T_1 * ) V_1 ;\r\nif( ! V_1 ) {\r\nreturn;\r\n}\r\nprintf ( L_1 V_3 L_2 V_3 L_3 V_3 L_4 , V_2 -> V_4 , V_2 -> V_5 , V_2 -> V_6 ) ;\r\n}\r\nstatic void\r\nF_2 ( T_2 * V_7 )\r\n{\r\nT_1 * V_2 ;\r\nT_1 * V_8 ;\r\nT_1 * V_9 ;\r\nT_3 V_10 = 0 ;\r\nif( ! V_7 ) {\r\nreturn ;\r\n}\r\nV_2 = ( T_1 * ) V_7 -> V_11 ;\r\nV_8 = ( V_7 -> V_12 ) ? ( T_1 * ) ( V_7 -> V_12 -> V_11 ) : NULL ;\r\nV_9 = ( V_7 -> V_13 ) ? ( T_1 * ) ( V_7 -> V_13 -> V_11 ) : NULL ;\r\nV_10 = V_2 -> V_6 ;\r\nif( V_9 ) {\r\nV_10 = F_3 ( V_10 , V_9 -> V_6 ) ;\r\n}\r\nif( V_8 ) {\r\nV_10 = F_3 ( V_10 , V_8 -> V_6 ) ;\r\n}\r\nif( V_2 -> V_6 != V_10 ) {\r\nV_2 -> V_6 = V_10 ;\r\nF_2 ( V_7 -> V_14 ) ;\r\n}\r\n}\r\nT_4\r\nF_4 ( const T_1 * V_15 , const T_1 * V_16 )\r\n{\r\nreturn ( V_15 -> V_4 <= V_16 -> V_5 && V_16 -> V_4 <= V_15 -> V_5 ) ;\r\n}\r\nT_5 *\r\nF_5 ( T_6 * V_17 )\r\n{\r\nT_5 * V_18 = F_6 ( V_17 ) ;\r\nV_18 -> V_19 = & F_2 ;\r\nreturn V_18 ;\r\n}\r\nT_4\r\nF_7 ( T_5 * V_18 )\r\n{\r\nreturn F_8 ( V_18 ) ;\r\n}\r\nstatic int\r\nF_9 ( const T_1 * V_20 , const T_1 * V_21 )\r\n{\r\nif( V_20 -> V_4 == V_21 -> V_4 ) {\r\nreturn 0 ;\r\n}\r\nelse if( V_20 -> V_4 < V_21 -> V_4 ) {\r\nreturn - 1 ;\r\n}\r\nelse {\r\nreturn 1 ;\r\n}\r\n}\r\nvoid\r\nF_10 ( T_5 * V_18 , const T_3 V_4 , const T_3 V_5 , void * V_22 )\r\n{\r\nT_2 * V_7 ;\r\nT_1 * V_2 = ( T_1 * ) F_11 ( V_18 -> V_17 , T_1 ) ;\r\nF_12 ( V_4 <= V_5 ) ;\r\nV_2 -> V_4 = V_4 ;\r\nV_2 -> V_5 = V_5 ;\r\nV_2 -> V_6 = V_5 ;\r\nV_7 = F_13 ( V_18 , V_2 , V_22 , ( V_23 ) F_9 ) ;\r\nF_2 ( V_7 ) ;\r\n}\r\nstatic void\r\nF_14 ( T_2 * V_7 , T_1 V_24 , T_7 * V_25 )\r\n{\r\nconst T_1 * V_26 ;\r\nif( ! V_7 ) {\r\nreturn;\r\n}\r\nV_26 = ( T_1 * ) V_7 -> V_11 ;\r\nif( V_24 . V_4 > V_26 -> V_6 ) {\r\nreturn;\r\n}\r\nif( F_4 ( V_26 , & V_24 ) ) {\r\nF_15 ( V_25 , V_7 -> V_22 ) ;\r\n}\r\nF_14 ( V_7 -> V_12 , V_24 , V_25 ) ;\r\nF_14 ( V_7 -> V_13 , V_24 , V_25 ) ;\r\n}\r\nT_7 *\r\nF_16 ( T_5 * V_18 , T_6 * V_17 , T_3 V_4 , T_3 V_5 )\r\n{\r\nT_7 * V_25 = NULL ;\r\nT_1 V_24 = { V_4 , V_5 , 0 } ;\r\nV_25 = F_17 ( V_17 ) ;\r\nF_14 ( V_18 -> V_27 , V_24 , V_25 ) ;\r\nreturn V_25 ;\r\n}\r\nvoid\r\nF_18 ( T_8 * V_18 )\r\n{\r\nF_19 ( V_18 , & F_1 , NULL ) ;\r\n}
