/*
 * Copyright 2013 Philipp Zabel, Pengutronix
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;
#include "imx6q.dtsi"

/ {
	model = "Siedle Access Video Panel";
	compatible = "siedle,imx6q-avp", "fsl,imx6q";

	memory {
		reg = <0x10000000 0x20000000>;
	};

	aliases {
		/* make the 'state' tool happy */
		state = &state;
	};

	chosen {
		linux,stdout-path = &uart5;

		environment@0 {
			compatible = "barebox,environment";
			device-path = &flash, "partname:barebox-environment";
		};
	};

	state: state@0 {
		magic = <0x4d433230>;
		compatible = "barebox,state";
		backend-type = "raw";
		backend = &flash, "partname:state";
		#address-cells = <1>;
		#size-cells = <1>;

		active_firmware_slot@1 {
			reg = <0 4>;
			type = "enum32";
			names = "none", "slot1", "slot2";
			default = <0>;
		};

		next_firmware_slot@2 {
			reg = <4 4>;
			type = "enum32";
			names = "none", "slot1", "slot2";
			default = <0>;
		};

		content_firmware_slot1@3 {
			/* content description of slot#1 */
			reg = <8 4>;
			type = "enum32";
			names = "empty", "deployed", "invalid", "broken";
			default = <0>;
		};

		content_firmware_slot2@4 {
			/* content description of slot#1 */
			reg = <12 4>;
			type = "enum32";
			names = "empty", "deployed", "invalid", "broken";
			default = <0>;
		};
	};

	codec_mclk: oscillator {
		compatible = "fixed-clock";
		#clock-cells = <1>;
		clock-frequency = <12288000>;
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 50000 1>;
		brightness-levels = <1 96 104 112 120 128 160 192 255>;
		default-brightness-level = <7>;
		enable-gpios = <&gpio3 16 0>;
	};

	gpio-keys {
		compatible = "gpio-keys";

		toe {
			label = "Open Door";
			gpios = <&gpio5 31 0>;
			linux,code = <134>; /* KEY_OPEN */
		};

		volume-down {
			label = "Volume Down";
			gpios = <&gpio1 6 0>;
			linux,code = <114>; /* KEY_VOLUMEDOWN */
		};

		talk {
			lable = "Talk";
			gpios = <&gpio1 2 0>;
			linux,code = <167>; /* KEY_RECORD */
		};

		volume-up {
			label = "Volume Up";
			gpios = <&gpio1 9 0>;
			linux,code = <115>; /* KEY_VOLUMEUP */
		};
	};

	leds {
		compatible = "gpio-leds";

		sprechen {
			label = "avp:amber:talk";
			gpios = <&gpio5 30 1>;
		};

		toe {
			label = "avp:amber:open";
			gpios = <&gpio6 03 1>;
		};
	};

	panel: panel {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_disp0_ipu1>;
		compatible = "edt,etm0700g0dh6", "fsl,imx-parallel-display";
		interface-pix-fmt = "bgr666";

		display-timings {
			native-timing = <&timing1>;
			timing1: etm0700g0dh6 {
				hactive = <800>;
				vactive = <480>;
				clock-frequency = <33260000>;
				hsync-len = <128>;
				hback-porch = <88>;
				hfront-porch = <40>;
				vsync-len = <2>;
				vback-porch = <33>;
				vfront-porch = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
			};
		};
	};

        sound {
		compatible = "fsl,imx6q-siedle-avp-ssm2603",
			     "fsl,imx-audio-ssm2603";
		model = "imx6q-siedle-avp-ssm2603";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"Int Spk", "LHPOUT",
			"Int Spk", "RHPOUT",
			"MICIN", "Mic";
		fsl,spkr-en-gpios = <&gpio5 18 1>;
		mux-int-port = <1>;
		mux-ext-port = <3>;
        };
};

&audmux {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
};

&ecspi4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4>;
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 20 0>;
	status = "okay";

	flash: m25p80@0 {
		compatible = "m25p80";
		spi-max-frequency = <20000000>;
		use-large-blocks;
		reg = <0x0>;
		#address-cells = <1>;
		#size-cells = <1>;

		/* full size of this SPI NOR flash '25Q128' memory is 16 MiB */
		partition@0 {
			label = "barebox";
			reg = <0x00000 0x080000>; /* 512 kiB */
		};

		partition@1 {
			label = "barebox-environment";
			reg = <0x80000 0x010000>; /*  64 kiB */
		};

		partition@2 {
			label = "rescue-rootfs";
			reg = <0x90000 0xf30000>; /* 15,2 MiB */
		};

		partition@3 {
			label = "state";
			reg = <0xfc0000 0x20000>; /* 2 * 64 kiB */
		};

		/* free space: 0xfe0000-0xffffff = 0x20000 (128 kiB) */
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio7 12 1>;
	status = "okay";
};

&ocotp {
	barebox,provide-mac-address = <&fec 0x620>;
};

&gpmi {
	/* 256 MiB of NAND */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand>;
	nand-on-flash-bbt;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <1>;

	partition@0 {
		label = "slot1";
		reg = <0x00000000 0x06e00000>; /* 110 MiB */
	};

	partition@1 {
		label = "slot2";
		reg = <0x06e00000 0x06e00000>; /* 110 MiB */
	};

	partition@2 {
		label = "data";
		reg = <0x0dc00000 0x02400000>; /*  36 MiB */
	};
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	codec: audio-codec@1b {
		compatible = "adi,ssm2603";
		reg = <0x1b>;
		clocks = <&codec_mclk 0>;
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	clock-frequency = <400000>;
	status = "okay";

	touchscreen@38 {
		compatible = "edt,edt-ft5x06";
		reg = <0x38>;
		interrupt-parent = <&gpio6>;
		interrupts = <30 2>; /* RGMII_RXC, falling edge */
		reset-gpios = <&gpio6 23 1>;
		wake-gpios = <&gpio6 28 0>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	audmux {
		pinctrl_audmux: audmux {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x80000000
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x80000000
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x80000000
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x80000000
			>;
		};
	};

	disp0 {
		pinctrl_disp0_ipu1: disp0grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x130b1
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x130b1
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x130b1
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x130b1
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x130b1
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x130b1
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x130b1
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x130b1
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x130b1
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x130b1
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x130b1
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x130b1
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x130b1
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x130b1
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x130b1
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x130b1
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x130b1
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x130b1
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x1b0b1
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x1b0b1
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x80000000
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x1b0b9
			>;
		};
	};

	enet {
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO      0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23  0x130b0
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER    0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN   0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1  0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0  0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN    0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0  0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1  0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC        0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK     0x4001b0b0
			>;
		};
	};

	ecspi4 {
		pinctrl_ecspi4: ecspi4grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x100b1
				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK 0x100b1
				MX6QDL_PAD_EIM_D22__ECSPI4_MISO 0x100b1
				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI 0x100b1
			>;
		};
	};

	gpmi {
		pinctrl_gpmi_nand: gpmi-nand {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE     0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE     0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B   0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B   0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B   0xb0b1
				MX6QDL_PAD_NANDF_CS2__NAND_CE2_B   0xb0b1
				MX6QDL_PAD_NANDF_CS3__NAND_CE3_B   0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B      0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B      0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00   0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01   0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02   0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03   0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04   0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05   0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06   0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07   0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS      0x00b1
			>;
		};
	};

	hog {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT3__GPIO1_IO12    0x80000000 /* nZAR */
				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13    0xc0000000 /* IO_X */
				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15    0xc0000000 /* IO_Y */
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16    0xc0000000 /* IO_Z */
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18     0x80000000 /* nETR */
				MX6QDL_PAD_EIM_D16__GPIO3_IO16     0x80000000 /* Backlight enable */
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18 0x80000000 /* SSM2305 shutdown */
				MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30  0x80000000 /* LED Sprechen */
				MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03  0x80000000 /* LED TOE */
				MX6QDL_PAD_SD3_RST__GPIO7_IO08     0x80000000 /* SD slot power */
				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18    0x80000000 /* PMIC interrupt */
				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00    0x80000000 /* SD card detect */
				MX6QDL_PAD_SD3_DAT4__GPIO7_IO01    0x80000000 /* SD write protect */
				MX6QDL_PAD_RGMII_TD3__GPIO6_IO23   0x80000000 /* Touch reset */
				MX6QDL_PAD_RGMII_RD2__GPIO6_IO28   0x80000000 /* Touch wake */
				MX6QDL_PAD_RGMII_RXC__GPIO6_IO30   0x80000000 /* Touch interrupt */
				MX6QDL_PAD_GPIO_17__GPIO7_IO12     0x80000000 /* PHY reset */
				MX6QDL_PAD_GPIO_1__WDOG2_B         0x0001b060 /* nWDOG2, 100k PU */
			>;
		};
	};

	i2c1 {
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
			>;
		};
	};

	i2c2 {
		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
			>;
		};
	};

	uart5 {
		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA 0x1b0b1
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
			>;
		};
	};
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	status = "okay";
};

/* AVP-E3: use WDOG2, WDOG2_B via GPIO_1 can pull down PMIC_ON_REQ */
&wdog1 {
	status = "disabled";
};

&wdog2 {
	status = "okay";
	fsl,wdog-timeout;
};
