#-----------------------------------------------------------
# Vivado v2023.2_AR000035847 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb  6 11:10:53 2024
# Process ID: 29428
# Current directory: C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1
# Command line: vivado.exe -log mipi_block_top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mipi_block_top_wrapper.tcl -notrace
# Log file: C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/mipi_block_top_wrapper.vdi
# Journal file: C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1\vivado.jou
# Running On: ETSB-153, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 12, Host memory: 15919 MB
#-----------------------------------------------------------
source mipi_block_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Al-YeeTan/Downloads/FrontPanel-Vivado-IP-Dist-v1.0.3/FrontPanel-Vivado-IP-Dist-v1.0.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/patches/AR000035847_Vivado_2023_2_preliminary_rev1/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/{C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.cache/ip} 
Command: link_design -top mipi_block_top_wrapper -part xcau25p-ffvb676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcau25p-ffvb676-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/mipi_block_top.dcp' for cell 'mipi_block_top_i'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1738.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2_AR000035847
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: mipi_block_top_i/jtag_axi_0 UUID: 58a1d1f3-60d7-501d-8d08-a16b9bc55c50 
INFO: [Chipscope 16-324] Core: mipi_block_top_i/system_ila_0/inst/ila_lib UUID: 32cbfd0e-9532-5a08-b7af-7d728b0ee602 
INFO: [Chipscope 16-324] Core: mipi_block_top_i/vio_0 UUID: 79b498bc-37f4-51d8-90b5-206dbca1764c 
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_clk_wiz_0_0/mipi_block_top_clk_wiz_0_0_board.xdc] for cell 'mipi_block_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_clk_wiz_0_0/mipi_block_top_clk_wiz_0_0_board.xdc] for cell 'mipi_block_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_clk_wiz_0_0/mipi_block_top_clk_wiz_0_0.xdc] for cell 'mipi_block_top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_clk_wiz_0_0/mipi_block_top_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_clk_wiz_0_0/mipi_block_top_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_clk_wiz_0_0/mipi_block_top_clk_wiz_0_0.xdc] for cell 'mipi_block_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_782c_r_sync_0_board.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_782c_r_sync_0_board.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_782c_r_sync_0.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_782c_r_sync_0.xdc:50]
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_782c_r_sync_0.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_782c_vfb_sync_0'. The XDC file c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_782c_vfb_sync_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_782c_vfb_sync_0'. The XDC file c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_782c_vfb_sync_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_782c_rx_0.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_782c_rx_0.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_1/bd_782c_phy_0_hssio_rx.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_hssio_i/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_1/bd_782c_phy_0_hssio_rx.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_hssio_i/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_0/bd_782c_phy_0_clock_module_rx.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_clock_module_support_i/bd_782c_phy_0_clock_module_rx_i/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/ip_0/bd_782c_phy_0_clock_module_rx.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_clock_module_support_i/bd_782c_phy_0_clock_module_rx_i/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/mipi_block_top_mipi_csi2_rx_subsyst_0_0_board.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/mipi_block_top_mipi_csi2_rx_subsyst_0_0_board.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_proc_sys_reset_0_0/mipi_block_top_proc_sys_reset_0_0_board.xdc] for cell 'mipi_block_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_proc_sys_reset_0_0/mipi_block_top_proc_sys_reset_0_0_board.xdc] for cell 'mipi_block_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_proc_sys_reset_0_0/mipi_block_top_proc_sys_reset_0_0.xdc] for cell 'mipi_block_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_proc_sys_reset_0_0/mipi_block_top_proc_sys_reset_0_0.xdc] for cell 'mipi_block_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_proc_sys_reset_1_0/mipi_block_top_proc_sys_reset_1_0_board.xdc] for cell 'mipi_block_top_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_proc_sys_reset_1_0/mipi_block_top_proc_sys_reset_1_0_board.xdc] for cell 'mipi_block_top_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_proc_sys_reset_1_0/mipi_block_top_proc_sys_reset_1_0.xdc] for cell 'mipi_block_top_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_proc_sys_reset_1_0/mipi_block_top_proc_sys_reset_1_0.xdc] for cell 'mipi_block_top_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'mipi_block_top_i/jtag_axi_0/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'mipi_block_top_i/jtag_axi_0/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_1/bd_b9b5_psr_aclk_0_board.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_1/bd_b9b5_psr_aclk_0_board.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_1/bd_b9b5_psr_aclk_0.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_1/bd_b9b5_psr_aclk_0.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_12/bd_b9b5_arni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_13/bd_b9b5_rni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:116]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:140]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc:140]
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_14/bd_b9b5_awni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_15/bd_b9b5_wni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_15/bd_b9b5_wni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_16/bd_b9b5_bni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_16/bd_b9b5_bni_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_21/bd_b9b5_sarn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_21/bd_b9b5_sarn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_22/bd_b9b5_srn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_22/bd_b9b5_srn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_23/bd_b9b5_sawn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_23/bd_b9b5_sawn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_24/bd_b9b5_swn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_24/bd_b9b5_swn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_25/bd_b9b5_sbn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_25/bd_b9b5_sbn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_30/bd_b9b5_sawn_1_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_30/bd_b9b5_sawn_1_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_31/bd_b9b5_swn_1_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_31/bd_b9b5_swn_1_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_32/bd_b9b5_sbn_1_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_32/bd_b9b5_sbn_1_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_34/bd_b9b5_m00arn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_34/bd_b9b5_m00arn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_35/bd_b9b5_m00rn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_35/bd_b9b5_m00rn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_36/bd_b9b5_m00awn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_36/bd_b9b5_m00awn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_37/bd_b9b5_m00wn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_37/bd_b9b5_m00wn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_38/bd_b9b5_m00bn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/bd_0/ip/ip_38/bd_b9b5_m00bn_0_clocks.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/smartconnect.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_smartconnect_0_0/smartconnect.xdc] for cell 'mipi_block_top_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_vio_0_1/mipi_block_top_vio_0_1.xdc] for cell 'mipi_block_top_i/vio_0'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_vio_0_1/mipi_block_top_vio_0_1.xdc] for cell 'mipi_block_top_i/vio_0'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mipi_block_top_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mipi_block_top_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mipi_block_top_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mipi_block_top_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[0]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[1]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[2]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[3]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[4]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[5]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[6]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[7]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_ENABLE'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXREQUESTHS'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_dphy_0/inst/inst/bd_7e2a_mipi_dphy_0_0_tx_support_i/master_tx.bd_7e2a_mipi_dphy_0_0_tx66_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:64]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:64]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_dphy_0/inst/inst/bd_7e2a_mipi_dphy_0_0_tx_support_i/master_tx.bd_7e2a_mipi_dphy_0_0_tx66_clock_module_support_i/bd_7e2a_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out1'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:65]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_0'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_0'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_0'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_0'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_0'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_cnts_out_0'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_cnts_out_0'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_cnts_out_0'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_1'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxbyteclkhs_1'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:85]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_dphy_0/inst/inst/bd_7e2a_mipi_dphy_0_0_tx_support_i/master_tx.bd_7e2a_mipi_dphy_0_0_tx67_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:94]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:94]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[0]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[1]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[2]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[3]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[4]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[5]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[6]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXDATAHS[7]'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:95]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_ENABLE'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:96]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:96]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_tx_subsyst_0/inst/mipi_csi2_tx_ctrl_0_tx_mipi_ppi_if_DL0_TXREQUESTHS'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:97]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:97]
WARNING: [Vivado 12-507] No nets matched 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/rx_div4_clk'. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:98]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc:98]
Finished Parsing XDC File [C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/constrs_1/new/const1.xdc]
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0_clocks.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
WARNING: [Vivado 12-508] No pins matched '*en_hs_datapath_reg/C'. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0_clocks.xdc:74]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0_clocks.xdc:74]
WARNING: [Vivado 12-508] No pins matched '*init_done_reg/C'. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0_clocks.xdc:75]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0_clocks.xdc:75]
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_4/bd_782c_phy_0_clocks.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/mipi_block_top_mipi_csi2_rx_subsyst_0_0_impl.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_mipi_csi2_rx_subsyst_0_0/mipi_block_top_mipi_csi2_rx_subsyst_0_0_impl.xdc] for cell 'mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst'
INFO: [Project 1-1714] 285 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 772 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2607.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IBUFDS_DPHY => IBUFDS_DPHY (DPHY_DIFFINBUF, IBUFCTRL): 5 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 64 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 14 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances

21 Infos, 139 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.559 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 100315f4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2607.559 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3002.324 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3002.324 ; gain = 0.000
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3002.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 3002.324 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 140357e5b

Time (s): cpu = 00:00:06 ; elapsed = 00:03:01 . Memory (MB): peak = 3002.324 ; gain = 19.824
Phase 1.1 Core Generation And Design Setup | Checksum: 140357e5b

Time (s): cpu = 00:00:06 ; elapsed = 00:03:01 . Memory (MB): peak = 3002.324 ; gain = 19.824

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 140357e5b

Time (s): cpu = 00:00:06 ; elapsed = 00:03:01 . Memory (MB): peak = 3002.324 ; gain = 19.824
Phase 1 Initialization | Checksum: 140357e5b

Time (s): cpu = 00:00:06 ; elapsed = 00:03:01 . Memory (MB): peak = 3002.324 ; gain = 19.824

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 140357e5b

Time (s): cpu = 00:00:06 ; elapsed = 00:03:02 . Memory (MB): peak = 3012.469 ; gain = 29.969

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 140357e5b

Time (s): cpu = 00:00:06 ; elapsed = 00:03:02 . Memory (MB): peak = 3012.469 ; gain = 29.969
Phase 2 Timer Update And Timing Data Collection | Checksum: 140357e5b

Time (s): cpu = 00:00:06 ; elapsed = 00:03:02 . Memory (MB): peak = 3012.469 ; gain = 29.969

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 12 inverters resulting in an inversion of 244 pins
INFO: [Opt 31-138] Pushed 87 inverter(s) to 3993 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 13ad5d9a3

Time (s): cpu = 00:00:07 ; elapsed = 00:03:03 . Memory (MB): peak = 3012.469 ; gain = 29.969
Retarget | Checksum: 13ad5d9a3
INFO: [Opt 31-389] Phase Retarget created 29 cells and removed 1240 cells
INFO: [Opt 31-1021] In phase Retarget, 339 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: fc5d2e9c

Time (s): cpu = 00:00:07 ; elapsed = 00:03:04 . Memory (MB): peak = 3012.469 ; gain = 29.969
Constant propagation | Checksum: fc5d2e9c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 84 cells
INFO: [Opt 31-1021] In phase Constant propagation, 310 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 186af5fa8

Time (s): cpu = 00:00:09 ; elapsed = 00:03:05 . Memory (MB): peak = 3012.469 ; gain = 29.969
Sweep | Checksum: 186af5fa8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5915 cells
INFO: [Opt 31-1021] In phase Sweep, 2999 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: b50e02e7

Time (s): cpu = 00:00:09 ; elapsed = 00:03:06 . Memory (MB): peak = 3012.469 ; gain = 29.969
BUFG optimization | Checksum: b50e02e7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from mipi_block_top_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b50e02e7

Time (s): cpu = 00:00:09 ; elapsed = 00:03:06 . Memory (MB): peak = 3012.469 ; gain = 29.969
Shift Register Optimization | Checksum: b50e02e7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10535041f

Time (s): cpu = 00:00:09 ; elapsed = 00:03:06 . Memory (MB): peak = 3012.469 ; gain = 29.969
Post Processing Netlist | Checksum: 10535041f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 334 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2156d66e5

Time (s): cpu = 00:00:10 ; elapsed = 00:03:06 . Memory (MB): peak = 3012.469 ; gain = 29.969

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3012.469 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2156d66e5

Time (s): cpu = 00:00:10 ; elapsed = 00:03:07 . Memory (MB): peak = 3012.469 ; gain = 29.969
Phase 9 Finalization | Checksum: 2156d66e5

Time (s): cpu = 00:00:10 ; elapsed = 00:03:07 . Memory (MB): peak = 3012.469 ; gain = 29.969
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              29  |            1240  |                                            339  |
|  Constant propagation         |               0  |              84  |                                            310  |
|  Sweep                        |               0  |            5915  |                                           2999  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            334  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2156d66e5

Time (s): cpu = 00:00:10 ; elapsed = 00:03:07 . Memory (MB): peak = 3012.469 ; gain = 29.969
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3012.469 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 59 BRAM(s) out of a total of 96 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 34 WE to EN ports
Number of BRAM Ports augmented: 61 newly gated: 34 Total Ports: 192
Ending PowerOpt Patch Enables Task | Checksum: 11af831f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3392.328 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11af831f3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.328 ; gain = 379.859

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: cf7fa2be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3392.328 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3392.328 ; gain = 0.000
Ending Final Cleanup Task | Checksum: cf7fa2be

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3392.328 ; gain = 0.000
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_jtag_axi_0_0/constraints/mipi_block_top_jtag_axi_0_0_impl.xdc] from IP C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.srcs/sources_1/bd/mipi_block_top/ip/mipi_block_top_jtag_axi_0_0/mipi_block_top_jtag_axi_0_0.xci
Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_jtag_axi_0_0/constraints/mipi_block_top_jtag_axi_0_0_impl.xdc] for cell 'mipi_block_top_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_jtag_axi_0_0/constraints/mipi_block_top_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [c:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.gen/sources_1/bd/mipi_block_top/ip/mipi_block_top_jtag_axi_0_0/constraints/mipi_block_top_jtag_axi_0_0_impl.xdc] for cell 'mipi_block_top_i/jtag_axi_0/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3392.328 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: cf7fa2be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3392.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 206 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file mipi_block_top_wrapper_drc_opted.rpt -pb mipi_block_top_wrapper_drc_opted.pb -rpx mipi_block_top_wrapper_drc_opted.rpx
Command: report_drc -file mipi_block_top_wrapper_drc_opted.rpt -pb mipi_block_top_wrapper_drc_opted.pb -rpx mipi_block_top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/mipi_block_top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3392.328 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.328 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3392.328 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 3392.328 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3392.328 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3392.328 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.497 . Memory (MB): peak = 3392.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/mipi_block_top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3392.328 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a5cdb673

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3392.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3392.328 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9096ce9e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11dfdddf6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11dfdddf6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 4116.621 ; gain = 724.293
Phase 1 Placer Initialization | Checksum: 11dfdddf6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: efcf819b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: c910f387

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: c910f387

Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 6ce6f1f3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 6ce6f1f3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4116.621 ; gain = 724.293
Phase 2.1.1 Partition Driven Placement | Checksum: 6ce6f1f3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4116.621 ; gain = 724.293
Phase 2.1 Floorplanning | Checksum: 6ce6f1f3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 6ce6f1f3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14a641187

Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4116.621 ; gain = 724.293

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12cf6de56

Time (s): cpu = 00:03:09 ; elapsed = 00:02:26 . Memory (MB): peak = 4225.641 ; gain = 833.312

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 823 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 2, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 375 nets or LUTs. Breaked 3 LUTs, combined 372 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-712] Optimization is not feasible on net mipi_csi2_rx_subsyst_0_frame_rcvd_pulse_out due to MARK_DEBUG attribute.
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4225.641 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 4225.641 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4225.641 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            372  |                   375  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           2  |           1  |  00:00:00  |
|  Very High Fanout                                 |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           12  |            372  |                   377  |           2  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10a87f586

Time (s): cpu = 00:03:11 ; elapsed = 00:02:29 . Memory (MB): peak = 4225.641 ; gain = 833.312
Phase 2.4 Global Placement Core | Checksum: 1f847b1dc

Time (s): cpu = 00:03:23 ; elapsed = 00:02:36 . Memory (MB): peak = 4225.641 ; gain = 833.312
Phase 2 Global Placement | Checksum: 1f847b1dc

Time (s): cpu = 00:03:23 ; elapsed = 00:02:36 . Memory (MB): peak = 4225.641 ; gain = 833.312

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19f719ace

Time (s): cpu = 00:03:34 ; elapsed = 00:02:43 . Memory (MB): peak = 4225.641 ; gain = 833.312

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24b3da04e

Time (s): cpu = 00:03:35 ; elapsed = 00:02:44 . Memory (MB): peak = 4225.641 ; gain = 833.312

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 207918063

Time (s): cpu = 00:04:01 ; elapsed = 00:03:02 . Memory (MB): peak = 4225.641 ; gain = 833.312

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2066a2794

Time (s): cpu = 00:04:12 ; elapsed = 00:03:09 . Memory (MB): peak = 4227.555 ; gain = 835.227
Phase 3.3.2 Slice Area Swap | Checksum: 2066a2794

Time (s): cpu = 00:04:12 ; elapsed = 00:03:09 . Memory (MB): peak = 4228.578 ; gain = 836.250
Phase 3.3 Small Shape DP | Checksum: 10abe8c01

Time (s): cpu = 00:04:37 ; elapsed = 00:03:25 . Memory (MB): peak = 4232.508 ; gain = 840.180

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 12c95ff84

Time (s): cpu = 00:04:38 ; elapsed = 00:03:26 . Memory (MB): peak = 4232.508 ; gain = 840.180

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 28e7b9a9a

Time (s): cpu = 00:04:38 ; elapsed = 00:03:26 . Memory (MB): peak = 4232.508 ; gain = 840.180

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1cd694d45

Time (s): cpu = 00:04:47 ; elapsed = 00:03:37 . Memory (MB): peak = 4232.508 ; gain = 840.180
Phase 3 Detail Placement | Checksum: 1cd694d45

Time (s): cpu = 00:04:48 ; elapsed = 00:03:37 . Memory (MB): peak = 4232.508 ; gain = 840.180

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 193e21bd4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.486 | TNS=-3.281 |
Phase 1 Physical Synthesis Initialization | Checksum: 19143bb89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.695 . Memory (MB): peak = 4287.863 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19143bb89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.973 . Memory (MB): peak = 4287.863 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 193e21bd4

Time (s): cpu = 00:05:07 ; elapsed = 00:03:51 . Memory (MB): peak = 4287.863 ; gain = 895.535

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.366. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d875ef56

Time (s): cpu = 00:05:16 ; elapsed = 00:04:01 . Memory (MB): peak = 4287.863 ; gain = 895.535

Time (s): cpu = 00:05:16 ; elapsed = 00:04:01 . Memory (MB): peak = 4287.863 ; gain = 895.535
Phase 4.1 Post Commit Optimization | Checksum: 1d875ef56

Time (s): cpu = 00:05:16 ; elapsed = 00:04:01 . Memory (MB): peak = 4287.863 ; gain = 895.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4325.633 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21bded96e

Time (s): cpu = 00:05:30 ; elapsed = 00:04:12 . Memory (MB): peak = 4325.633 ; gain = 933.305

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21bded96e

Time (s): cpu = 00:05:30 ; elapsed = 00:04:12 . Memory (MB): peak = 4325.633 ; gain = 933.305
Phase 4.3 Placer Reporting | Checksum: 21bded96e

Time (s): cpu = 00:05:30 ; elapsed = 00:04:12 . Memory (MB): peak = 4325.633 ; gain = 933.305

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4325.633 ; gain = 0.000

Time (s): cpu = 00:05:30 ; elapsed = 00:04:12 . Memory (MB): peak = 4325.633 ; gain = 933.305
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27777dccc

Time (s): cpu = 00:05:30 ; elapsed = 00:04:12 . Memory (MB): peak = 4325.633 ; gain = 933.305
Ending Placer Task | Checksum: 1c5cd0f7a

Time (s): cpu = 00:05:30 ; elapsed = 00:04:12 . Memory (MB): peak = 4325.633 ; gain = 933.305
128 Infos, 206 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_io -file mipi_block_top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 4325.633 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mipi_block_top_wrapper_utilization_placed.rpt -pb mipi_block_top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mipi_block_top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 4325.633 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 4325.633 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4325.633 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4325.633 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 4325.633 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4325.633 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4325.633 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4325.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/mipi_block_top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4325.633 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.00s |  WALL: 4.79s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4325.633 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.366 | TNS=-3.161 |
Phase 1 Physical Synthesis Initialization | Checksum: 17b1d7472

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4325.633 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.366 | TNS=-3.161 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17b1d7472

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4325.633 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.366 | TNS=-3.161 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.348 | TNS=-3.144 |
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/p_0_in29_in.  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_vld_out_reg[10]
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/p_0_in29_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.345 | TNS=-3.141 |
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[52]_0[7].  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[27]
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[52]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.330 | TNS=-3.126 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n_i_1_n_0. Critical path length was reduced through logic transformation on cell mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n_i_1_comp.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/interrupt. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-3.102 |
INFO: [Physopt 32-81] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.294 | TNS=-3.090 |
INFO: [Physopt 32-81] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.288 | TNS=-3.084 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/interrupt_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/interrupt_INST_0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.287 | TNS=-3.083 |
INFO: [Physopt 32-663] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN.  Re-placed instance mipi_block_top_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Physopt 32-735] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.281 | TNS=-3.026 |
INFO: [Physopt 32-81] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.277 | TNS=-2.813 |
INFO: [Physopt 32-601] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_1. Net driver mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_replica_1 was replaced.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.276 | TNS=-2.812 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[19].xpm_single_dl_sb/syncstages_ff[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/interrupt_INST_0_i_4_n_0.  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/interrupt_INST_0_i_4
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/interrupt_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.275 | TNS=-2.811 |
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld_out[1].  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld_out_reg[1]
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld_out[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.271 | TNS=-2.807 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/interrupt_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_vld_out_reg[44]_0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 45 pins.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.267 | TNS=-2.803 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[1].xpm_single_dl_sb/syncstages_ff[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/interrupt_INST_0_i_4_n_0.  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/interrupt_INST_0_i_4
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/interrupt_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.244 | TNS=-2.780 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/vcx_err. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/interrupt_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_vld_out_reg[44]_0[9].  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/interrupt_INST_0_i_36
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_vld_out_reg[44]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.243 | TNS=-2.779 |
INFO: [Physopt 32-81] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.237 | TNS=-2.773 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/interrupt_INST_0_i_15_n_0.  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/interrupt_INST_0_i_15
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/interrupt_INST_0_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.233 | TNS=-2.769 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/interrupt_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/interrupt_INST_0_i_5_n_0. Critical path length was reduced through logic transformation on cell mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/interrupt_INST_0_i_5_comp.
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/isr_o[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.222 | TNS=-2.758 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld.  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld_reg
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_vld. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.220 | TNS=-2.756 |
INFO: [Physopt 32-663] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[52]_0[10].  Re-placed instance mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[31]
INFO: [Physopt 32-735] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/isr_i_reg[52]_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-2.754 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/vcx_err. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/interrupt_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_vld_out_reg[44]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-2.754 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4325.633 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: faf85388

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 4325.633 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-2.754 |
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/vcx_err. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/interrupt_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_vld_out_reg[44]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/vcx_err. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/interrupt_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_vld_out_reg[44]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.218 | TNS=-2.754 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4325.633 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: faf85388

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4325.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4325.633 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4325.633 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.218 | TNS=-2.754 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.148  |          0.407  |            6  |              0  |                    20  |           0  |           2  |  00:00:10  |
|  Total          |          0.148  |          0.407  |            6  |              0  |                    20  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4325.633 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 188aec112

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 4325.633 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
244 Infos, 206 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 4325.633 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4325.633 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4325.633 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 4325.633 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4325.633 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4325.633 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4325.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/mipi_block_top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 245b2116 ConstDB: 0 ShapeSum: 4bf28d64 RouteDB: 86bfe823
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.897 . Memory (MB): peak = 4325.633 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9c97c09f | NumContArr: 9cb17e50 | Constraints: 1927e986 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2151a2312

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4325.633 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2151a2312

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4325.633 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2151a2312

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4325.633 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1aebb5488

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4350.172 ; gain = 24.539

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ca9c5c03

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 4350.172 ; gain = 24.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.272 | TNS=-1.953 | WHS=-0.105 | THS=-12.684|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 169b9a446

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 4350.172 ; gain = 24.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.272 | TNS=-2.319 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 153520eae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 4350.172 ; gain = 24.539

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000930786 %
  Global Horizontal Routing Utilization  = 0.00177374 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22426
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19120
  Number of Partially Routed Nets     = 3306
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e8c5fc26

Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e8c5fc26

Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1bb9324bc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 4408.051 ; gain = 82.418
Phase 3 Initial Routing | Checksum: 18b1a73b8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3473
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.312 | TNS=-2.315 | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 29304d069

Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.470 | TNS=-2.448 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27bfca45a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.428 | TNS=-2.289 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20a200612

Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.419 | TNS=-2.348 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 2b557a7a7

Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.483 | TNS=-2.348 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 32061dfb2

Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 4408.051 ; gain = 82.418
Phase 4 Rip-up And Reroute | Checksum: 32061dfb2

Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2d6f34de0

Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 4408.051 ; gain = 82.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.419 | TNS=-2.348 | WHS=0.012  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1f377441e

Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 4408.051 ; gain = 82.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.419 | TNS=-2.348 | WHS=0.012  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15fe9d375

Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15fe9d375

Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 4408.051 ; gain = 82.418
Phase 5 Delay and Skew Optimization | Checksum: 15fe9d375

Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186b82ff4

Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 4408.051 ; gain = 82.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.419 | TNS=-2.330 | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 117ce763f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 4408.051 ; gain = 82.418
Phase 6 Post Hold Fix | Checksum: 117ce763f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.03507 %
  Global Horizontal Routing Utilization  = 1.20998 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.7653%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 57.8199%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 53.8462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 117ce763f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117ce763f

Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 117ce763f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:21 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 117ce763f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:22 . Memory (MB): peak = 4408.051 ; gain = 82.418

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.419 | TNS=-2.330 | WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 117ce763f

Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 4408.051 ; gain = 82.418
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.419 | TNS=-2.366 | WHS=0.014 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 117ce763f

Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 4408.051 ; gain = 82.418
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.419 | TNS=-2.366 | WHS=0.014 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.370. Path group: vid_clk_mipi_block_top_clk_wiz_0_0. Processed net: mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n.
INFO: [Physopt 32-952] Improved path group WNS = -1.307. Path group: vid_clk_mipi_block_top_clk_wiz_0_0. Processed net: mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n.
INFO: [Physopt 32-952] Improved path group WNS = -1.222. Path group: vid_clk_mipi_block_top_clk_wiz_0_0. Processed net: mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: vid_clk_mipi_block_top_clk_wiz_0_0. Processed net: mipi_block_top_i/mipi_top_0/inst/i_reset_pixel_n.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: vid_clk_mipi_block_top_clk_wiz_0_0. Processed net: mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/Q[0]_repN_2.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: vid_clk_mipi_block_top_clk_wiz_0_0. Processed net: mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/interrupt_INST_0_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: **async_default**. Processed net: mipi_block_top_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_10.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.222 | TNS=-1.972 | WHS=0.014 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4408.051 ; gain = 0.000
Phase 12.2 Critical Path Optimization | Checksum: 1827d28f2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 4408.051 ; gain = 82.418
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4408.051 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.222 | TNS=-1.972 | WHS=0.014 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1827d28f2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 4408.051 ; gain = 82.418
INFO: [Route 35-16] Router Completed Successfully

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: fdc85706

Time (s): cpu = 00:01:28 ; elapsed = 00:01:38 . Memory (MB): peak = 4408.051 ; gain = 82.418
Ending Routing Task | Checksum: fdc85706

Time (s): cpu = 00:01:28 ; elapsed = 00:01:38 . Memory (MB): peak = 4408.051 ; gain = 82.418
INFO: [Common 17-83] Releasing license: Implementation
279 Infos, 208 Warnings, 31 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file mipi_block_top_wrapper_drc_routed.rpt -pb mipi_block_top_wrapper_drc_routed.pb -rpx mipi_block_top_wrapper_drc_routed.rpx
Command: report_drc -file mipi_block_top_wrapper_drc_routed.rpt -pb mipi_block_top_wrapper_drc_routed.pb -rpx mipi_block_top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/mipi_block_top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mipi_block_top_wrapper_methodology_drc_routed.rpt -pb mipi_block_top_wrapper_methodology_drc_routed.pb -rpx mipi_block_top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mipi_block_top_wrapper_methodology_drc_routed.rpt -pb mipi_block_top_wrapper_methodology_drc_routed.pb -rpx mipi_block_top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/mipi_block_top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mipi_block_top_wrapper_power_routed.rpt -pb mipi_block_top_wrapper_power_summary_routed.pb -rpx mipi_block_top_wrapper_power_routed.rpx
Command: report_power -file mipi_block_top_wrapper_power_routed.rpt -pb mipi_block_top_wrapper_power_summary_routed.pb -rpx mipi_block_top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
290 Infos, 209 Warnings, 31 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mipi_block_top_wrapper_route_status.rpt -pb mipi_block_top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mipi_block_top_wrapper_timing_summary_routed.rpt -pb mipi_block_top_wrapper_timing_summary_routed.pb -rpx mipi_block_top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mipi_block_top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mipi_block_top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mipi_block_top_wrapper_bus_skew_routed.rpt -pb mipi_block_top_wrapper_bus_skew_routed.pb -rpx mipi_block_top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4408.051 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4408.051 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4408.051 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 4408.051 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4408.051 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4408.051 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4408.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Al-YeeTan/Desktop/CSI 2.5G MIPI/au25p_mipi_csi_2-5g/MIPI_loopback_2-5g.runs/impl_1/mipi_block_top_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MAX.async_asymsb/fifo_async_asym/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MAX.async_asym/fifo_async_asym/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_3200M.line_buffer_dist/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_3200M.line_buffer_dist/line_buf/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_4.ppi_fifo3/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_3.ppi_fifo2/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_data/xpm_memory_spram_inst/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mipi_block_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mipi_block_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst block.
Command: write_bitstream -force mipi_block_top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcau25p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcau25p'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0 (pin mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A5)*A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A5)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2 (pin mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A3)+((~A3)*(~A5)*A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A3))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2 (pin mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__2/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1 (pin mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1/I1) is not included in the LUT equation: 'O6=(A6+~A6)*((A2)+((~A2)*(~A4)*A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1 (pin mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 88 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, mipi_block_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[3].rx_data_lane_inst/fifo_rd_rst_t1_nxt, mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1_nxt... and (the first 15 of 80 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mipi_block_top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 11:23:06 2024...
