;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SPL @300, 90
	MOV 77, 2
	CMP 0, @140
	SUB <0, @2
	MOV 270, 60
	DAT #0, <402
	MOV <107, @100
	SUB -77, -438
	SUB @3, 0
	SUB @3, 0
	SPL <127, 106
	SLT @73, @0
	CMP @0, @2
	SLT @73, @0
	DAT #213, #30
	DAT #213, #30
	ADD 73, @21
	CMP @-127, 100
	CMP @-127, 100
	ADD 30, 9
	ADD @0, @2
	SLT 210, 30
	SUB -77, -438
	CMP -100, -300
	SUB -77, -438
	ADD 30, 9
	SLT 303, @840
	ADD 30, 9
	SLT 303, @840
	ADD 210, 30
	CMP <203, @9
	SLT 30, 9
	SPL 0, <402
	SLT 30, 9
	ADD 30, 9
	MOV -7, <-20
	SUB -77, -438
	CMP -207, <-120
	JMN 31, 400
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
