sim.inputs.top_module: "hdc_sensor_fusion"
sim.inputs.tb_dut: "dut"
sim.inputs.tb_name: "hdc_sensor_fusion_tb"

sim.inputs.input_files_meta: "append"
sim.inputs.input_files:
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/hdc_sensor_fusion.sv"
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/hdc_sensor_fusion_tb.sv"
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/associative_memory.sv"
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/hv_binary_adder.sv"
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/fuser.sv"
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/spatial_encoder.sv"
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/temporal_encoder.sv"
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/hv_generator_serial_circular.sv"
   - "src/SEFUAM_SRAM_Channel_Count_Experiment/memory_wrapper.sv"

sim.inputs:
  timescale: "1ns/1ps"
  options:
    - "-notice"
    - "-line"
    - "-debug_pp"
    - "-debug_all"
    - "+v2k"
    - "+lint=all,noVCDE"
    - "+incdir+../../src/SEFUAM_SRAM_Channel_Count_Experiment"
    - "+define+CLOCK_PERIOD=1100"
    - "-sverilog"

  execute_sim: true
  execution_flags: ["+verbose=1"]


