{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567682987023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567682987023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 05 05:29:46 2019 " "Processing started: Thu Sep 05 05:29:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567682987023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1567682987023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controlador_VGA -c Controlador_VGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controlador_VGA -c Controlador_VGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1567682987023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1567682987545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1567682987545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramcontroller2.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramcontroller2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMController2 " "Found entity 1: SDRAMController2" {  } { { "SDRAMController2.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/SDRAMController2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_system " "Found entity 1: tb_system" {  } { { "tb_system.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.sv 1 1 " "Found 1 design units, including 1 entities, in source file system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/system.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMController " "Found entity 1: SDRAMController" {  } { { "SDRAMController.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/SDRAMController.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagedrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file imagedrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imageDrawer " "Found entity 1: imageDrawer" {  } { { "imageDrawer.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/imageDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_tb " "Found entity 1: SDRAM_tb" {  } { { "SDRAM_tb.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/SDRAM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "draw.sv(5) " "Verilog HDL warning at draw.sv(5): extended using \"x\" or \"z\"" {  } { { "draw.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/draw.sv" 5 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1567682996132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "draw.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/draw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_system " "Elaborating entity \"tb_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1567682996250 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_system.sv(23) " "Verilog HDL warning at tb_system.sv(23): assignments to clk create a combinational loop" {  } { { "tb_system.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv" 23 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1567682996251 "|tb_system"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_system.sv(26) " "Verilog HDL warning at tb_system.sv(26): ignoring unsupported system task" {  } { { "tb_system.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv" 26 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1567682996251 "|tb_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:dut " "Elaborating entity \"system\" for hierarchy \"system:dut\"" {  } { { "tb_system.sv" "dut" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw system:dut\|draw:Draw " "Elaborating entity \"draw\" for hierarchy \"system:dut\|draw:Draw\"" {  } { { "system.sv" "Draw" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/system.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageDrawer system:dut\|imageDrawer:drawer " "Elaborating entity \"imageDrawer\" for hierarchy \"system:dut\|imageDrawer:drawer\"" {  } { { "system.sv" "drawer" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/system.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 imageDrawer.sv(10) " "Verilog HDL assignment warning at imageDrawer.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "imageDrawer.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/imageDrawer.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1567682996256 "|tb_system|system:dut|imageDrawer:drawer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 imageDrawer.sv(11) " "Verilog HDL assignment warning at imageDrawer.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "imageDrawer.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/imageDrawer.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1567682996256 "|tb_system|system:dut|imageDrawer:drawer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMController system:dut\|imageDrawer:drawer\|SDRAMController:sdramController " "Elaborating entity \"SDRAMController\" for hierarchy \"system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\"" {  } { { "imageDrawer.sv" "sdramController" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/imageDrawer.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\"" {  } { { "SDRAMController.v" "altsyncram_component" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/SDRAMController.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\"" {  } { { "SDRAMController.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/SDRAMController.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component " "Instantiated megafunction \"system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file .//pandita.mif " "Parameter \"init_file\" = \".//pandita.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996343 ""}  } { { "SDRAMController.v" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/SDRAMController.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1567682996343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83o1 " "Found entity 1: altsyncram_83o1" {  } { { "db/altsyncram_83o1.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/db/altsyncram_83o1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83o1 system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated " "Elaborating entity \"altsyncram_83o1\" for hierarchy \"system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_83o1.tdf" "decode3" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/db/altsyncram_83o1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_83o1.tdf" "rden_decode" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/db/altsyncram_83o1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567682996522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1567682996522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"system:dut\|imageDrawer:drawer\|SDRAMController:sdramController\|altsyncram:altsyncram_component\|altsyncram_83o1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_83o1.tdf" "mux2" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/db/altsyncram_83o1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller system:dut\|VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"system:dut\|VGA_Controller:vga\"" {  } { { "system.sv" "vga" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/system.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1567682996555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.sv(70) " "Verilog HDL assignment warning at VGA_Controller.sv(70): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/VGA_Controller.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1567682996555 "|tb_system|system:dut|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.sv(71) " "Verilog HDL assignment warning at VGA_Controller.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/VGA_Controller.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1567682996555 "|tb_system|system:dut|VGA_Controller:vga"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tb_system.sv" "clk" { Text "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/tb_system.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1567682996681 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1567682996681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/output_files/Controlador_VGA.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Documents/1-TEC/Arqui1/Proyecto1/Controlador_VGA/output_files/Controlador_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1567682996803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567682996830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 05 05:29:56 2019 " "Processing ended: Thu Sep 05 05:29:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567682996830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567682996830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567682996830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1567682996830 ""}
