library verilog;
use verilog.vl_types.all;
entity A is
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        Rdata1_i        : in     vl_logic_vector(31 downto 0);
        data1_o         : out    vl_logic_vector(31 downto 0)
    );
end A;
