0.6
2018.2
Jun 14 2018
20:41:02
F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.srcs/sim_1/new/HA_tb.v,1661366042,verilog,,,,HA_tb,,,,,,,,
F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.srcs/sim_1/new/half_adder_tb.v,1661397997,verilog,,,,half_adder_tb,,,,,,,,
F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.srcs/sim_1/new/halfadder_tb.v,1661480656,verilog,,,,halfadder_tb,,,,,,,,
F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.srcs/sim_1/new/hatb.v,1661397539,verilog,,,,hatb,,,,,,,,
F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.srcs/sources_1/new/half_adder.v,1661351424,verilog,,F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.srcs/sim_1/new/half_adder_tb.v,,half_adder,,,,,,,,
F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.srcs/sources_1/new/halfadder.v,1661398458,verilog,,F:/Vivado designs/Half_Adder_Sampad/Half_Adder_Sampad.srcs/sim_1/new/halfadder_tb.v,,halfadder,,,,,,,,
