#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan 23 12:05:04 2025
# Process ID         : 20180
# Current directory  : F:/Workplace/Vivado/fuck
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5752 F:\Workplace\Vivado\fuck\fuck.xpr
# Log file           : F:/Workplace/Vivado/fuck/vivado.log
# Journal file       : F:/Workplace/Vivado/fuck\vivado.jou
# Running On         : Murphy-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12650H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16898 MB
# Swap memory        : 7143 MB
# Total Virtual      : 24041 MB
# Available Virtual  : 6192 MB
#-----------------------------------------------------------
start_gui
open_project F:/Workplace/Vivado/fuck/fuck.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at I:/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at I:/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at I:/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Workplace/Vivado/ov5640_hdmi/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1735.320 ; gain = 472.820
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {F:/Workplace/Vivado/fuck/fuck.srcs/sources_1/bd/fuck/fuck.bd}
Reading block design file <F:/Workplace/Vivado/fuck/fuck.srcs/sources_1/bd/fuck/fuck.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:ddr3_hdmi_ov5640:1.0 - ddr3_hdmi_ov5640_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:user:hdmi_trans:1.0 - hdmi_trans_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <fuck> from block design file <F:/Workplace/Vivado/fuck/fuck.srcs/sources_1/bd/fuck/fuck.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
  CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <F:\Workplace\Vivado\fuck\fuck.srcs\sources_1\bd\fuck\fuck.bd> 
Wrote  : <F:/Workplace/Vivado/fuck/fuck.srcs/sources_1/bd/fuck/ui/bd_13b86b17.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/Workplace/Vivado/fuck/fuck.srcs/utils_1/imports/synth_1/fuck_wrapper.dcp with file F:/Workplace/Vivado/fuck/fuck.runs/synth_1/fuck_wrapper.dcp
reset_run fuck_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 5-943] Reserving offset range <0x4300_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] fuck_axi_smc_0: SmartConnect fuck_axi_smc_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] fuck_axi_smc_0: IP fuck_axi_smc_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] fuck_axi_smc_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /fuck_axi_smc_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <F:\Workplace\Vivado\fuck\fuck.srcs\sources_1\bd\fuck\fuck.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/synth/fuck.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/sim/fuck.v
Verilog Output written to : f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/hdl/fuck_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/hw_handoff/fuck_axi_smc_0.hwh
Generated Hardware Definition File f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/bd_0/synth/fuck_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/hw_handoff/fuck.hwh
Generated Hardware Definition File f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/synth/fuck.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP fuck_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP fuck_axi_smc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fuck_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ad02fb91f582a032 to dir: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/a/d/ad02fb91f582a032/fuck_axi_mem_intercon_imp_auto_pc_0.dcp to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/a/d/ad02fb91f582a032/fuck_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/a/d/ad02fb91f582a032/fuck_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/a/d/ad02fb91f582a032/fuck_axi_mem_intercon_imp_auto_pc_0_stub.v to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/a/d/ad02fb91f582a032/fuck_axi_mem_intercon_imp_auto_pc_0_stub.vhdl to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_mem_intercon_imp_auto_pc_0/fuck_axi_mem_intercon_imp_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fuck_axi_mem_intercon_imp_auto_pc_0, cache-ID = ad02fb91f582a032; cache size = 18.936 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fuck_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry da79d6b81f658457 to dir: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/d/a/da79d6b81f658457/fuck_axi_smc_0.dcp to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/d/a/da79d6b81f658457/fuck_axi_smc_0_sim_netlist.v to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/d/a/da79d6b81f658457/fuck_axi_smc_0_sim_netlist.vhdl to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/d/a/da79d6b81f658457/fuck_axi_smc_0_stub.v to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file f:/Workplace/Vivado/fuck/fuck.cache/ip/2024.2/d/a/da79d6b81f658457/fuck_axi_smc_0_stub.vhdl to f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: f:/Workplace/Vivado/fuck/fuck.gen/sources_1/bd/fuck/ip/fuck_axi_smc_0/fuck_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fuck_axi_smc_0, cache-ID = da79d6b81f658457; cache size = 18.936 MB.
[Thu Jan 23 13:09:44 2025] Launched fuck_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
fuck_processing_system7_0_0_synth_1: F:/Workplace/Vivado/fuck/fuck.runs/fuck_processing_system7_0_0_synth_1/runme.log
synth_1: F:/Workplace/Vivado/fuck/fuck.runs/synth_1/runme.log
[Thu Jan 23 13:09:45 2025] Launched impl_1...
Run output will be captured here: F:/Workplace/Vivado/fuck/fuck.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2068.293 ; gain = 48.398
write_hw_platform -fixed -include_bit -force -file F:/Workplace/Vivado/fuck/fuck_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: F:/Workplace/Vivado/fuck/fuck_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: F:/Workplace/Vivado/fuck/fuck_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (I:/Vivado/2024.2/data/embeddedsw) loading 1 seconds
write_hw_platform -fixed -include_bit -force -file F:/Workplace/Vivado/fuck/fuck_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: F:/Workplace/Vivado/fuck/fuck_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: F:/Workplace/Vivado/fuck/fuck_wrapper.xsa
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2396.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'fuck_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2526.801 ; gain = 3.766
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3146.473 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3146.473 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 3146.473 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.473 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 3146.473 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.621 . Memory (MB): peak = 3146.473 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.625 . Memory (MB): peak = 3146.473 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3146.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3513.164 ; gain = 1189.375
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 16:20:04 2025...
