# compile verilog/system verilog design source files
verilog xil_defaultlib  "design_1_wrapper_sim_time_impl.v"

# Do not sort compile order
nosort
