INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/3_half_adder/3_half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System Design Using Verilog/Verilog_files/Gate Levl Modelling/4_Full_adder/4_Full_adder.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
