module flip_flop(
    input CLK, //clock input
    input RST, //reset input
    input D,   //data input
    output Q   //output
);

reg Q;        //output register
always @(posedge CLK) begin
    if(RST)    //if reset is asserted
        Q <= 1'b0;   //reset the output
    else       //if reset is not asserted
        Q <= D;   //set output equal to input
end

endmodule