Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Sun Aug 10 18:36:45 2025
| Host              : DESKTOP-INFKKCG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Expanding_Layer_timing_summary_routed.rpt -pb Expanding_Layer_timing_summary_routed.pb -rpx Expanding_Layer_timing_summary_routed.rpx -warn_on_violation
| Design            : Expanding_Layer
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                  Violations  
---------  --------  -----------------------------------------------------------  ----------  
NTCN-11    Warning   CLOCK_DEDICATED_ROUTE net not driven by global clock buffer  1           
TIMING-18  Warning   Missing input or output delay                                231         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (99)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (99)
-------------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.716        0.000                      0                 6084        0.003        0.000                      0                 6084        1.124        0.000                       0                  2856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
ref_clk  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ref_clk             0.716        0.000                      0                 6084        0.003        0.000                      0                 6084        1.124        0.000                       0                  2856  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ref_clk                     
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 1.054ns (44.208%)  route 1.330ns (55.792%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 7.887 - 3.333 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.812ns (routing 1.618ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.468ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.812     6.132    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y121        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     6.208 f  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/Q
                         net (fo=135, routed)         0.487     6.695    quant_scale_multiplication[13].Quantization/o_conv_data[21]
    SLICE_X42Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.819 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145/O
                         net (fo=1, routed)           0.009     6.828    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145_n_0
    SLICE_X42Y116        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.014 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106/CO[7]
                         net (fo=1, routed)           0.026     7.040    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106_n_0
    SLICE_X42Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.116 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105/O[1]
                         net (fo=2, routed)           0.290     7.406    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105_n_14
    SLICE_X41Y115        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.494 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109/O
                         net (fo=1, routed)           0.022     7.516    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109_n_0
    SLICE_X41Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.675 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47/CO[7]
                         net (fo=1, routed)           0.026     7.701    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47_n_0
    SLICE_X41Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.757 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36/O[0]
                         net (fo=3, routed)           0.137     7.894    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36_n_15
    SLICE_X41Y114        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.984 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20/O
                         net (fo=1, routed)           0.281     8.265    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20_n_0
    SLICE_X42Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     8.348 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.374    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2_n_0
    SLICE_X42Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     8.490 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     8.516    quant_scale_multiplication[13].Quantization/p_lo[23]
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.440     7.887    quant_scale_multiplication[13].Quantization/axi_clk_IBUF_BUFG
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]/C
                         clock pessimism              1.356     9.243    
                         clock uncertainty           -0.035     9.208    
    SLICE_X42Y115        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.233    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[13].Quantization/reg_p_lo_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.054ns (44.227%)  route 1.329ns (55.773%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 7.887 - 3.333 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.812ns (routing 1.618ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.468ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.812     6.132    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y121        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     6.208 f  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/Q
                         net (fo=135, routed)         0.487     6.695    quant_scale_multiplication[13].Quantization/o_conv_data[21]
    SLICE_X42Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.819 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145/O
                         net (fo=1, routed)           0.009     6.828    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145_n_0
    SLICE_X42Y116        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.014 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106/CO[7]
                         net (fo=1, routed)           0.026     7.040    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106_n_0
    SLICE_X42Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.116 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105/O[1]
                         net (fo=2, routed)           0.290     7.406    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105_n_14
    SLICE_X41Y115        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.494 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109/O
                         net (fo=1, routed)           0.022     7.516    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109_n_0
    SLICE_X41Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.675 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47/CO[7]
                         net (fo=1, routed)           0.026     7.701    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47_n_0
    SLICE_X41Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.757 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36/O[0]
                         net (fo=3, routed)           0.137     7.894    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36_n_15
    SLICE_X41Y114        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.984 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20/O
                         net (fo=1, routed)           0.281     8.265    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20_n_0
    SLICE_X42Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     8.348 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.374    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2_n_0
    SLICE_X42Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     8.490 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.025     8.515    quant_scale_multiplication[13].Quantization/p_lo[21]
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.440     7.887    quant_scale_multiplication[13].Quantization/axi_clk_IBUF_BUFG
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[21]/C
                         clock pessimism              1.356     9.243    
                         clock uncertainty           -0.035     9.208    
    SLICE_X42Y115        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.233    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[21]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[13].Quantization/reg_p_lo_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.041ns (43.902%)  route 1.330ns (56.098%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 7.887 - 3.333 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.812ns (routing 1.618ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.468ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.812     6.132    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y121        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     6.208 f  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/Q
                         net (fo=135, routed)         0.487     6.695    quant_scale_multiplication[13].Quantization/o_conv_data[21]
    SLICE_X42Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.819 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145/O
                         net (fo=1, routed)           0.009     6.828    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145_n_0
    SLICE_X42Y116        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.014 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106/CO[7]
                         net (fo=1, routed)           0.026     7.040    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106_n_0
    SLICE_X42Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.116 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105/O[1]
                         net (fo=2, routed)           0.290     7.406    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105_n_14
    SLICE_X41Y115        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.494 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109/O
                         net (fo=1, routed)           0.022     7.516    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109_n_0
    SLICE_X41Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.675 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47/CO[7]
                         net (fo=1, routed)           0.026     7.701    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47_n_0
    SLICE_X41Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.757 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36/O[0]
                         net (fo=3, routed)           0.137     7.894    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36_n_15
    SLICE_X41Y114        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.984 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20/O
                         net (fo=1, routed)           0.281     8.265    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20_n_0
    SLICE_X42Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     8.348 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.374    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2_n_0
    SLICE_X42Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     8.477 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     8.503    quant_scale_multiplication[13].Quantization/p_lo[22]
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.440     7.887    quant_scale_multiplication[13].Quantization/axi_clk_IBUF_BUFG
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[22]/C
                         clock pessimism              1.356     9.243    
                         clock uncertainty           -0.035     9.208    
    SLICE_X42Y115        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.233    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[22]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.444ns (58.296%)  route 1.033ns (41.704%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 7.881 - 3.333 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    1.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.753ns (routing 1.618ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.468ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.753     6.073    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y42        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[8])
                                                      0.277     6.350 r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     6.350    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA.V_DATA<8>
    DSP48E2_X8Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     6.921 f  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.921    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     7.030 r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.570     7.600    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/o_PE_data[12]_12[44]
    SLICE_X40Y106        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     7.763 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8/O
                         net (fo=2, routed)           0.395     8.158    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8_n_0
    SLICE_X40Y106        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     8.210 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16/O
                         net (fo=1, routed)           0.016     8.226    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16_n_0
    SLICE_X40Y106        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.416 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.442    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1_n_0
    SLICE_X40Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     8.524 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.026     8.550    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1_n_12
    SLICE_X40Y107        FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.434     7.881    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X40Y107        FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]/C
                         clock pessimism              1.414     9.295    
                         clock uncertainty           -0.035     9.259    
    SLICE_X40Y107        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.284    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.438ns (58.219%)  route 1.032ns (41.781%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 7.881 - 3.333 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    1.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.753ns (routing 1.618ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.468ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.753     6.073    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y42        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[8])
                                                      0.277     6.350 r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     6.350    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA.V_DATA<8>
    DSP48E2_X8Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     6.921 f  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.921    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     7.030 r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.570     7.600    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/o_PE_data[12]_12[44]
    SLICE_X40Y106        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     7.763 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8/O
                         net (fo=2, routed)           0.395     8.158    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8_n_0
    SLICE_X40Y106        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     8.210 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16/O
                         net (fo=1, routed)           0.016     8.226    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16_n_0
    SLICE_X40Y106        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.416 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.442    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1_n_0
    SLICE_X40Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     8.518 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.025     8.543    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1_n_14
    SLICE_X40Y107        FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.434     7.881    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X40Y107        FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[17]/C
                         clock pessimism              1.414     9.295    
                         clock uncertainty           -0.035     9.259    
    SLICE_X40Y107        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     9.284    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.185ns (8.144%)  route 2.087ns (91.856%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 7.805 - 3.333 ) 
    Source Clock Delay      (SCD):    5.958ns
    Clock Pessimism Removal (CPR):    1.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.637ns (routing 1.618ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.358ns (routing 1.468ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.637     5.958    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X57Y84         FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.039 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.241     6.280    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X56Y87         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.333 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.085     6.418    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X56Y87         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     6.469 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=393, routed)         1.761     8.229    Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X13Y13       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.358     7.805    Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X13Y13       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              1.360     9.165    
                         clock uncertainty           -0.035     9.130    
    DSP48E2_X13Y13       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     8.973    Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.973    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[13].Quantization/reg_p_lo_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.024ns (43.516%)  route 1.329ns (56.484%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 7.887 - 3.333 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.812ns (routing 1.618ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.440ns (routing 1.468ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.812     6.132    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y121        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     6.208 f  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/Q
                         net (fo=135, routed)         0.487     6.695    quant_scale_multiplication[13].Quantization/o_conv_data[21]
    SLICE_X42Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.819 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145/O
                         net (fo=1, routed)           0.009     6.828    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145_n_0
    SLICE_X42Y116        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.014 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106/CO[7]
                         net (fo=1, routed)           0.026     7.040    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106_n_0
    SLICE_X42Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.116 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105/O[1]
                         net (fo=2, routed)           0.290     7.406    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105_n_14
    SLICE_X41Y115        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.494 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109/O
                         net (fo=1, routed)           0.022     7.516    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109_n_0
    SLICE_X41Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.675 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47/CO[7]
                         net (fo=1, routed)           0.026     7.701    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47_n_0
    SLICE_X41Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.757 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36/O[0]
                         net (fo=3, routed)           0.137     7.894    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36_n_15
    SLICE_X41Y114        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.984 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20/O
                         net (fo=1, routed)           0.281     8.265    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20_n_0
    SLICE_X42Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     8.348 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.374    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2_n_0
    SLICE_X42Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     8.460 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_1/O[4]
                         net (fo=1, routed)           0.025     8.485    quant_scale_multiplication[13].Quantization/p_lo[20]
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.440     7.887    quant_scale_multiplication[13].Quantization/axi_clk_IBUF_BUFG
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[20]/C
                         clock pessimism              1.356     9.243    
                         clock uncertainty           -0.035     9.208    
    SLICE_X42Y115        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     9.233    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[20]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[13].Quantization/reg_p_lo_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.020ns (43.401%)  route 1.330ns (56.599%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 7.885 - 3.333 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.812ns (routing 1.618ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.468ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.812     6.132    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y121        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     6.208 f  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/Q
                         net (fo=135, routed)         0.487     6.695    quant_scale_multiplication[13].Quantization/o_conv_data[21]
    SLICE_X42Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.819 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145/O
                         net (fo=1, routed)           0.009     6.828    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145_n_0
    SLICE_X42Y116        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.014 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106/CO[7]
                         net (fo=1, routed)           0.026     7.040    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106_n_0
    SLICE_X42Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.116 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105/O[1]
                         net (fo=2, routed)           0.290     7.406    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105_n_14
    SLICE_X41Y115        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.494 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109/O
                         net (fo=1, routed)           0.022     7.516    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109_n_0
    SLICE_X41Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.675 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47/CO[7]
                         net (fo=1, routed)           0.026     7.701    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47_n_0
    SLICE_X41Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.757 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36/O[0]
                         net (fo=3, routed)           0.137     7.894    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36_n_15
    SLICE_X41Y114        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.984 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20/O
                         net (fo=1, routed)           0.281     8.265    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20_n_0
    SLICE_X42Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     8.348 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.374    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2_n_0
    SLICE_X42Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.456 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.026     8.482    quant_scale_multiplication[13].Quantization/p_lo[19]
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.438     7.885    quant_scale_multiplication[13].Quantization/axi_clk_IBUF_BUFG
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[19]/C
                         clock pessimism              1.356     9.241    
                         clock uncertainty           -0.035     9.206    
    SLICE_X42Y115        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.231    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[19]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.429ns (58.042%)  route 1.033ns (41.958%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 7.881 - 3.333 ) 
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    1.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.753ns (routing 1.618ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.434ns (routing 1.468ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.753     6.073    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y42        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[8])
                                                      0.277     6.350 r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     6.350    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA.V_DATA<8>
    DSP48E2_X8Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     6.921 f  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.921    Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<8>
    DSP48E2_X8Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     7.030 r  Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.570     7.600    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/o_PE_data[12]_12[44]
    SLICE_X40Y106        LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.163     7.763 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8/O
                         net (fo=2, routed)           0.395     8.158    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8_n_0
    SLICE_X40Y106        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     8.210 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16/O
                         net (fo=1, routed)           0.016     8.226    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16_n_0
    SLICE_X40Y106        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.416 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.442    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1_n_0
    SLICE_X40Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     8.509 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.026     8.535    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1_n_13
    SLICE_X40Y107        FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.434     7.881    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X40Y107        FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[18]/C
                         clock pessimism              1.414     9.295    
                         clock uncertainty           -0.035     9.259    
    SLICE_X40Y107        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     9.284    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            quant_scale_multiplication[13].Quantization/reg_p_lo_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.014ns (43.275%)  route 1.329ns (56.726%))
  Logic Levels:           9  (CARRY8=6 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.552ns = ( 7.885 - 3.333 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.812ns (routing 1.618ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.468ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.812     6.132    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y121        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     6.208 f  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]/Q
                         net (fo=135, routed)         0.487     6.695    quant_scale_multiplication[13].Quantization/o_conv_data[21]
    SLICE_X42Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.819 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145/O
                         net (fo=1, routed)           0.009     6.828    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_145_n_0
    SLICE_X42Y116        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.014 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106/CO[7]
                         net (fo=1, routed)           0.026     7.040    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_106_n_0
    SLICE_X42Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     7.116 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105/O[1]
                         net (fo=2, routed)           0.290     7.406    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_105_n_14
    SLICE_X41Y115        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     7.494 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109/O
                         net (fo=1, routed)           0.022     7.516    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_109_n_0
    SLICE_X41Y115        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     7.675 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47/CO[7]
                         net (fo=1, routed)           0.026     7.701    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_47_n_0
    SLICE_X41Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.757 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36/O[0]
                         net (fo=3, routed)           0.137     7.894    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_36_n_15
    SLICE_X41Y114        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.984 r  quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20/O
                         net (fo=1, routed)           0.281     8.265    quant_scale_multiplication[13].Quantization/reg_p_lo[23]_i_20_n_0
    SLICE_X42Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     8.348 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     8.374    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_2_n_0
    SLICE_X42Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.450 r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.025     8.475    quant_scale_multiplication[13].Quantization/p_lo[17]
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    P10                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     3.628 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.628    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.628 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     5.423    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.447 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.438     7.885    quant_scale_multiplication[13].Quantization/axi_clk_IBUF_BUFG
    SLICE_X42Y115        FDRE                                         r  quant_scale_multiplication[13].Quantization/reg_p_lo_reg[17]/C
                         clock pessimism              1.356     9.241    
                         clock uncertainty           -0.035     9.206    
    SLICE_X42Y115        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.231    quant_scale_multiplication[13].Quantization/reg_p_lo_reg[17]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.182ns (64.085%)  route 0.102ns (35.916%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Net Delay (Source):      2.442ns (routing 1.468ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.618ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.442     4.556    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X40Y119        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.614 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/Q
                         net (fo=1, routed)           0.074     4.688    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]_3[6]
    SLICE_X41Y119        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     4.723 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3/O
                         net (fo=1, routed)           0.015     4.738    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3_n_0
    SLICE_X41Y119        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.058     4.796 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     4.800    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.031     4.831 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.009     4.840    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1_n_15
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.813     6.133    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[8]/C
                         clock pessimism             -1.356     4.777    
    SLICE_X41Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     4.837    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           4.840    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.188ns (64.605%)  route 0.103ns (35.395%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Net Delay (Source):      2.442ns (routing 1.468ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.618ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.442     4.556    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X40Y119        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.614 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/Q
                         net (fo=1, routed)           0.074     4.688    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]_3[6]
    SLICE_X41Y119        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     4.723 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3/O
                         net (fo=1, routed)           0.015     4.738    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3_n_0
    SLICE_X41Y119        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.058     4.796 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     4.800    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.037     4.837 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.010     4.847    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1_n_13
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.813     6.133    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[10]/C
                         clock pessimism             -1.356     4.777    
    SLICE_X41Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.837    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           4.847    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.199ns (65.894%)  route 0.103ns (34.106%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Net Delay (Source):      2.442ns (routing 1.468ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.618ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.442     4.556    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X40Y119        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.614 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/Q
                         net (fo=1, routed)           0.074     4.688    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]_3[6]
    SLICE_X41Y119        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     4.723 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3/O
                         net (fo=1, routed)           0.015     4.738    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3_n_0
    SLICE_X41Y119        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.058     4.796 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     4.800    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.048     4.848 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.010     4.858    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1_n_14
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.813     6.133    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[9]/C
                         clock pessimism             -1.356     4.777    
    SLICE_X41Y120        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.837    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           4.858    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 quant_scale_multiplication[0].Quantization/p_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.058ns (28.713%)  route 0.144ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.100ns
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    1.408ns
  Clock Net Delay (Source):      2.370ns (routing 1.468ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.780ns (routing 1.618ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.370     4.484    quant_scale_multiplication[0].Quantization/axi_clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  quant_scale_multiplication[0].Quantization/p_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.542 r  quant_scale_multiplication[0].Quantization/p_reg[20]/Q
                         net (fo=1, routed)           0.144     4.686    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB36_X7Y14         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.780     6.100    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X7Y14         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.408     4.692    
    RAMB36_X7Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.028     4.664    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.686    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.203ns (66.340%)  route 0.103ns (33.660%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Net Delay (Source):      2.442ns (routing 1.468ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.618ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.442     4.556    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X40Y119        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.614 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/Q
                         net (fo=1, routed)           0.074     4.688    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]_3[6]
    SLICE_X41Y119        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     4.723 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3/O
                         net (fo=1, routed)           0.015     4.738    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3_n_0
    SLICE_X41Y119        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.058     4.796 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     4.800    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.052     4.852 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.010     4.862    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1_n_12
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.813     6.133    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[11]/C
                         clock pessimism             -1.356     4.777    
    SLICE_X41Y120        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.837    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           4.862    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 quant_scale_multiplication[1].Quantization/p_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (28.019%)  route 0.149ns (71.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.100ns
    Source Clock Delay      (SCD):    4.483ns
    Clock Pessimism Removal (CPR):    1.408ns
  Clock Net Delay (Source):      2.369ns (routing 1.468ns, distribution 0.901ns)
  Clock Net Delay (Destination): 2.780ns (routing 1.618ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.369     4.483    quant_scale_multiplication[1].Quantization/axi_clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  quant_scale_multiplication[1].Quantization/p_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.541 r  quant_scale_multiplication[1].Quantization/p_reg[21]/Q
                         net (fo=1, routed)           0.149     4.690    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[13]
    RAMB36_X7Y14         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.780     6.100    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X7Y14         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.408     4.692    
    RAMB36_X7Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.028     4.664    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.664    
                         arrival time                           4.690    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.204ns (66.667%)  route 0.102ns (33.333%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.132ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Net Delay (Source):      2.442ns (routing 1.468ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.812ns (routing 1.618ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.442     4.556    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X40Y119        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.614 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[6]/Q
                         net (fo=1, routed)           0.074     4.688    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[21]_3[6]
    SLICE_X41Y119        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     4.723 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3/O
                         net (fo=1, routed)           0.015     4.738    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg[7]_i_3_n_0
    SLICE_X41Y119        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.058     4.796 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.004     4.800    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[7]_i_1_n_0
    SLICE_X41Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.053     4.853 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.009     4.862    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[15]_i_1_n_11
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.812     6.132    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[12]/C
                         clock pessimism             -1.356     4.776    
    SLICE_X41Y120        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.836    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.836    
                         arrival time                           4.862    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.058ns (24.292%)  route 0.181ns (75.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Net Delay (Source):      2.436ns (routing 1.468ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.618ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.436     4.550    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X41Y118        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.608 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/Q
                         net (fo=22, routed)          0.181     4.789    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/E[0]
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.813     6.133    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[10]/C
                         clock pessimism             -1.356     4.777    
    SLICE_X41Y120        FDRE (Hold_CFF_SLICEM_C_CE)
                                                     -0.014     4.763    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.763    
                         arrival time                           4.789    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.058ns (24.292%)  route 0.181ns (75.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Net Delay (Source):      2.436ns (routing 1.468ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.618ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.436     4.550    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X41Y118        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.608 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/Q
                         net (fo=22, routed)          0.181     4.789    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/E[0]
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.813     6.133    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[11]/C
                         clock pessimism             -1.356     4.777    
    SLICE_X41Y120        FDRE (Hold_DFF_SLICEM_C_CE)
                                                     -0.014     4.763    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.763    
                         arrival time                           4.789    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.058ns (24.292%)  route 0.181ns (75.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    4.550ns
    Clock Pessimism Removal (CPR):    1.356ns
  Clock Net Delay (Source):      2.436ns (routing 1.468ns, distribution 0.968ns)
  Clock Net Delay (Destination): 2.813ns (routing 1.618ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.436     4.550    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X41Y118        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.608 r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/second_part[0].Adder_inst_1/valid_reg_reg/Q
                         net (fo=22, routed)          0.181     4.789    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/E[0]
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.813     6.133    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/axi_clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[8]/C
                         clock pessimism             -1.356     4.777    
    SLICE_X41Y120        FDRE (Hold_AFF_SLICEM_C_CE)
                                                     -0.014     4.763    Convolution_inst/parallel_kernel_number[13].Adder_Tree_inst/Adder_inst_2/C_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.763    
                         arrival time                           4.789    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { axi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_HDIO_X0Y8  axi_clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X56Y87      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y14      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X7Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y17      out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.254ns  (logic 0.595ns (13.987%)  route 3.659ns (86.013%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        4.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.359ns (routing 1.468ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K10                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    K10                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.544     0.544 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.544    axi_reset_n_IBUF_inst/OUT
    K10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.544 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3021, routed)        3.610     4.154    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X59Y86         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.205 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.049     4.254    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X59Y86         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.359     4.473    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y86         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.981ns  (logic 0.202ns (10.181%)  route 1.780ns (89.819%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.649ns (routing 1.001ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K10                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    K10                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.179     0.179 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.179    axi_reset_n_IBUF_inst/OUT
    K10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.179 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3021, routed)        1.765     1.943    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X59Y86         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.966 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.015     1.981    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X59Y86         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.649     3.828    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X59Y86         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ref_clk
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            s_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.263ns  (logic 1.083ns (25.396%)  route 3.180ns (74.604%))
  Logic Levels:           3  (LUT1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.637ns (routing 1.618ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.637     5.958    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X57Y84         FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.039 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.241     6.280    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X56Y87         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.333 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.085     6.418    fifo_ready
    SLICE_X56Y87         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     6.486 r  s_axis_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.854     9.340    s_axis_tready_OBUF
    T7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.881    10.220 r  s_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000    10.220    s_axis_tready
    T7                                                                r  s_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.071ns  (logic 1.028ns (25.255%)  route 3.043ns (74.745%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.618ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.654     5.974    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X60Y86         FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.055 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.136     6.191    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X60Y86         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     6.240 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=3, routed)           2.907     9.147    m_axis_tvalid_OBUF
    R9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.898    10.045 r  m_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000    10.045    m_axis_tvalid
    R9                                                                r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.029ns  (logic 0.985ns (24.448%)  route 3.044ns (75.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.644ns (routing 1.618ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.644     5.965    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y75         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     6.045 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/Q
                         net (fo=1, routed)           3.044     9.089    m_axis_tdata_OBUF[9]
    M14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.905     9.994 r  m_axis_tdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.994    m_axis_tdata[9]
    M14                                                               r  m_axis_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.997ns  (logic 0.988ns (24.728%)  route 3.009ns (75.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.644ns (routing 1.618ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.644     5.965    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y75         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.046 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=1, routed)           3.009     9.055    m_axis_tdata_OBUF[1]
    K15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.907     9.962 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.962    m_axis_tdata[1]
    K15                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.940ns  (logic 0.972ns (24.665%)  route 2.968ns (75.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.618ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.669     5.989    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y73         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.070 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/Q
                         net (fo=1, routed)           2.968     9.038    m_axis_tdata_OBUF[2]
    L13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891     9.929 r  m_axis_tdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.929    m_axis_tdata[2]
    L13                                                               r  m_axis_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.950ns  (logic 0.975ns (24.674%)  route 2.975ns (75.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.644ns (routing 1.618ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.644     5.965    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y75         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.044 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=1, routed)           2.975     9.019    m_axis_tdata_OBUF[0]
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896     9.914 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.914    m_axis_tdata[0]
    L15                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.949ns  (logic 0.970ns (24.569%)  route 2.979ns (75.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.618ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.636     5.956    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y70         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     6.035 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/Q
                         net (fo=1, routed)           2.979     9.014    m_axis_tdata_OBUF[4]
    N13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891     9.906 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.906    m_axis_tdata[4]
    N13                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.929ns  (logic 0.991ns (25.219%)  route 2.938ns (74.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.639ns (routing 1.618ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.639     5.960    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y75         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.039 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/Q
                         net (fo=1, routed)           2.938     8.977    m_axis_tdata_OBUF[10]
    L16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.912     9.888 r  m_axis_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.888    m_axis_tdata[10]
    L16                                                               r  m_axis_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.883ns  (logic 1.004ns (25.847%)  route 2.879ns (74.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.618ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.669     5.989    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y73         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.070 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/Q
                         net (fo=1, routed)           2.879     8.949    m_axis_tdata_OBUF[20]
    P9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.923     9.872 r  m_axis_tdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     9.872    m_axis_tdata[20]
    P9                                                                r  m_axis_tdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.851ns  (logic 0.999ns (25.945%)  route 2.852ns (74.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.669ns (routing 1.618ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.545     0.545 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.545    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.747     3.292    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     3.320 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.669     5.989    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y73         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     6.069 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/Q
                         net (fo=1, routed)           2.852     8.921    m_axis_tdata_OBUF[8]
    M15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.919     9.840 r  m_axis_tdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.840    m_axis_tdata[8]
    M15                                                               r  m_axis_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 heightCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.036ns  (logic 0.466ns (44.940%)  route 0.571ns (55.060%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.564ns (routing 0.890ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.564     3.063    axi_clk_IBUF_BUFG
    SLICE_X94Y197        FDRE                                         r  heightCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.102 f  heightCounter_reg[2]/Q
                         net (fo=9, routed)           0.051     3.153    heightCounter_reg_n_0_[2]
    SLICE_X94Y197        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     3.188 r  EOF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.520     3.708    EOF_OBUF
    R8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.392     4.099 r  EOF_OBUF_inst/O
                         net (fo=0)                   0.000     4.099    EOF
    R8                                                                r  EOF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 widthCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.486ns (46.136%)  route 0.568ns (53.864%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.576ns (routing 0.890ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.576     3.075    axi_clk_IBUF_BUFG
    SLICE_X94Y196        FDRE                                         r  widthCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.114 f  widthCounter_reg[6]/Q
                         net (fo=6, routed)           0.036     3.150    widthCounter_reg_n_0_[6]
    SLICE_X94Y196        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.057     3.207 r  EOL_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.532     3.739    EOL_OBUF
    R10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.390     4.129 r  EOL_OBUF_inst/O
                         net (fo=0)                   0.000     4.129    EOL
    R10                                                               r  EOL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[107]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.249ns  (logic 0.414ns (33.144%)  route 0.835ns (66.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.495ns (routing 0.890ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.495     2.994    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y82         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.033 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/Q
                         net (fo=1, routed)           0.835     3.868    m_axis_tdata_OBUF[107]
    AD6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.375     4.243 r  m_axis_tdata_OBUF[107]_inst/O
                         net (fo=0)                   0.000     4.243    m_axis_tdata[107]
    AD6                                                               r  m_axis_tdata[107] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.385ns (29.189%)  route 0.935ns (70.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.444ns (routing 0.890ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.444     2.943    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y89         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.982 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[68]/Q
                         net (fo=1, routed)           0.935     3.917    m_axis_tdata_OBUF[68]
    AB11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.346     4.263 r  m_axis_tdata_OBUF[68]_inst/O
                         net (fo=0)                   0.000     4.263    m_axis_tdata[68]
    AB11                                                              r  m_axis_tdata[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[100]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.275ns  (logic 0.422ns (33.117%)  route 0.853ns (66.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.491ns (routing 0.890ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.491     2.990    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y87         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.028 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[100]/Q
                         net (fo=1, routed)           0.853     3.881    m_axis_tdata_OBUF[100]
    AE7                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.384     4.265 r  m_axis_tdata_OBUF[100]_inst/O
                         net (fo=0)                   0.000     4.265    m_axis_tdata[100]
    AE7                                                               r  m_axis_tdata[100] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[115]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.276ns  (logic 0.427ns (33.459%)  route 0.849ns (66.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.492ns (routing 0.890ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.492     2.991    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y71         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.031 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[115]/Q
                         net (fo=1, routed)           0.849     3.880    m_axis_tdata_OBUF[115]
    AG9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.387     4.267 r  m_axis_tdata_OBUF[115]_inst/O
                         net (fo=0)                   0.000     4.267    m_axis_tdata[115]
    AG9                                                               r  m_axis_tdata[115] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[66]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.327ns  (logic 0.413ns (31.104%)  route 0.914ns (68.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.444ns (routing 0.890ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.444     2.943    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X60Y89         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.983 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[66]/Q
                         net (fo=1, routed)           0.914     3.897    m_axis_tdata_OBUF[66]
    AA11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.373     4.269 r  m_axis_tdata_OBUF[66]_inst/O
                         net (fo=0)                   0.000     4.269    m_axis_tdata[66]
    AA11                                                              r  m_axis_tdata[66] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[97]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.284ns  (logic 0.430ns (33.464%)  route 0.854ns (66.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.491ns (routing 0.890ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.491     2.990    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.029 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/Q
                         net (fo=1, routed)           0.854     3.883    m_axis_tdata_OBUF[97]
    AG4                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.391     4.274 r  m_axis_tdata_OBUF[97]_inst/O
                         net (fo=0)                   0.000     4.274    m_axis_tdata[97]
    AG4                                                               r  m_axis_tdata[97] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[127]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.280ns  (logic 0.411ns (32.108%)  route 0.869ns (67.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.500ns (routing 0.890ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.500     2.999    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y71         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     3.038 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]/Q
                         net (fo=1, routed)           0.869     3.907    m_axis_tdata_OBUF[127]
    AD9                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.372     4.279 r  m_axis_tdata_OBUF[127]_inst/O
                         net (fo=0)                   0.000     4.279    m_axis_tdata[127]
    AD9                                                               r  m_axis_tdata[127] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[104]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 0.415ns (32.160%)  route 0.875ns (67.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.491ns (routing 0.890ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.180     0.180 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.180    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.180 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.302     1.482    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.499 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.491     2.990    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y87         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.029 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[104]/Q
                         net (fo=1, routed)           0.875     3.904    m_axis_tdata_OBUF[104]
    AE8                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.376     4.279 r  m_axis_tdata_OBUF[104]_inst/O
                         net (fo=0)                   0.000     4.279    m_axis_tdata[104]
    AE8                                                               r  m_axis_tdata[104] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay          2837 Endpoints
Min Delay          2837 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[120]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 0.650ns (13.781%)  route 4.069ns (86.219%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.425ns (routing 1.468ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.372     4.720    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y70         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.425     4.539    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y70         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[120]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[118]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 0.650ns (13.784%)  route 4.068ns (86.216%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.425ns (routing 1.468ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.371     4.719    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y70         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[118]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.425     4.539    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y70         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[118]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 0.650ns (13.784%)  route 4.068ns (86.216%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.425ns (routing 1.468ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.371     4.719    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y70         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.425     4.539    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y70         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[122]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.650ns (13.810%)  route 4.060ns (86.190%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.412ns (routing 1.468ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.363     4.710    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.412     4.526    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[73]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.650ns (13.810%)  route 4.060ns (86.190%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.412ns (routing 1.468ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.363     4.710    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.412     4.526    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[80]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.650ns (13.810%)  route 4.060ns (86.190%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.412ns (routing 1.468ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.363     4.710    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.412     4.526    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[86]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[87]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.650ns (13.810%)  route 4.060ns (86.190%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.412ns (routing 1.468ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.363     4.710    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.412     4.526    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[87]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.650ns (13.810%)  route 4.060ns (86.190%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.412ns (routing 1.468ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.363     4.710    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.412     4.526    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.710ns  (logic 0.650ns (13.810%)  route 4.060ns (86.190%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.412ns (routing 1.468ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.363     4.710    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.412     4.526    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y93         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 0.650ns (13.862%)  route 4.042ns (86.138%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.429ns (routing 1.468ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.528     0.528 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.528    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.528 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.697     3.225    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X60Y86         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.347 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         1.345     4.693    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y71         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.295     0.295 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.295    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.090    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.114 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        2.429     4.543    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y71         FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[119]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            widthCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.185ns (28.578%)  route 0.463ns (71.422%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 1.001ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y195        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.584 r  widthCounter[8]_i_1/O
                         net (fo=9, routed)           0.065     0.649    widthCounter0
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.769     3.948    axi_clk_IBUF_BUFG
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[0]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            widthCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.185ns (28.578%)  route 0.463ns (71.422%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 1.001ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y195        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.584 r  widthCounter[8]_i_1/O
                         net (fo=9, routed)           0.065     0.649    widthCounter0
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.769     3.948    axi_clk_IBUF_BUFG
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[1]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            widthCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.185ns (28.578%)  route 0.463ns (71.422%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 1.001ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y195        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.584 r  widthCounter[8]_i_1/O
                         net (fo=9, routed)           0.065     0.649    widthCounter0
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.769     3.948    axi_clk_IBUF_BUFG
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[2]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            widthCounter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.185ns (28.578%)  route 0.463ns (71.422%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 1.001ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y195        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.584 r  widthCounter[8]_i_1/O
                         net (fo=9, routed)           0.065     0.649    widthCounter0
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.769     3.948    axi_clk_IBUF_BUFG
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[3]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            widthCounter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.185ns (28.578%)  route 0.463ns (71.422%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 1.001ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y195        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.584 r  widthCounter[8]_i_1/O
                         net (fo=9, routed)           0.065     0.649    widthCounter0
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.769     3.948    axi_clk_IBUF_BUFG
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[4]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            widthCounter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.185ns (28.578%)  route 0.463ns (71.422%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.769ns (routing 1.001ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y195        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.584 r  widthCounter[8]_i_1/O
                         net (fo=9, routed)           0.065     0.649    widthCounter0
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.769     3.948    axi_clk_IBUF_BUFG
    SLICE_X94Y195        FDRE                                         r  widthCounter_reg[5]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            heightCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.198ns (30.245%)  route 0.458ns (69.755%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.001ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y196        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.597 r  heightCounter[7]_i_1/O
                         net (fo=8, routed)           0.059     0.656    heightCounter[7]_i_1_n_0
    SLICE_X93Y196        FDRE                                         r  heightCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.789     3.968    axi_clk_IBUF_BUFG
    SLICE_X93Y196        FDRE                                         r  heightCounter_reg[1]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            heightCounter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.198ns (30.245%)  route 0.458ns (69.755%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        3.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 1.001ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y196        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.597 r  heightCounter[7]_i_1/O
                         net (fo=8, routed)           0.059     0.656    heightCounter[7]_i_1_n_0
    SLICE_X93Y196        FDRE                                         r  heightCounter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.789     3.968    axi_clk_IBUF_BUFG
    SLICE_X93Y196        FDRE                                         r  heightCounter_reg[7]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            widthCounter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.185ns (27.558%)  route 0.487ns (72.442%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.781ns (routing 1.001ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y195        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.584 r  widthCounter[8]_i_1/O
                         net (fo=9, routed)           0.089     0.673    widthCounter0
    SLICE_X94Y196        FDRE                                         r  widthCounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.781     3.960    axi_clk_IBUF_BUFG
    SLICE_X94Y196        FDRE                                         r  widthCounter_reg[6]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            widthCounter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.185ns (27.558%)  route 0.487ns (72.442%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.781ns (routing 1.001ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    V9                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.163     0.163 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_tready_IBUF_inst/OUT
    V9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.163 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          0.399     0.562    m_axis_tready_IBUF
    SLICE_X94Y195        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.584 r  widthCounter[8]_i_1/O
                         net (fo=9, routed)           0.089     0.673    widthCounter0
    SLICE_X94Y196        FDRE                                         r  widthCounter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    P10                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.365     0.365 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.365    axi_clk_IBUF_inst/OUT
    P10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.365 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.795     2.160    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.179 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4007, routed)        1.781     3.960    axi_clk_IBUF_BUFG
    SLICE_X94Y196        FDRE                                         r  widthCounter_reg[8]/C





