//+define+DUMP_FSDB
// +define+NETLIST
// +define+DUMP_VCD
// +define+DUMP_EVCD

// Please define parameters for fault injection
// +define+ARM_FAULT_MODELING

// Please replace the cell library file to correct file
// -v /your_CBDK_path/for_verilog_simulation.v



// Begin insert run file content - (/home/user2/test22/test2225/exercise/exercise_5/top.f)
/home/user2/test22/test2225/exercise/exercise_5/mbistx/top_INS.v
/home/user2/test22/test2225/exercise/exercise_5/RA1SHD.v
// End insert run file content - (/home/user2/test22/test2225/exercise/exercise_5/top.f)

/home/user2/test22/test2225/exercise/exercise_5/mbistx/top_default.v
