-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.2
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity median_filter is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_data_stream_0_V_empty_n : IN STD_LOGIC;
    src_data_stream_0_V_read : OUT STD_LOGIC;
    dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_data_stream_0_V_full_n : IN STD_LOGIC;
    dst_data_stream_0_V_write : OUT STD_LOGIC );
end;


architecture behav of median_filter is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal t_V_reg_603 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_bdd_39 : BOOLEAN;
    signal op2_assign_fu_619_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_assign_reg_3703 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_assign_1_fu_629_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_assign_1_reg_3708 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_addr_i_i_fu_635_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_addr_i_i_reg_3713 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_addr_i_i1_fu_641_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal op2_addr_i_i1_reg_3718 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_V_fu_656_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_3726 : STD_LOGIC_VECTOR (11 downto 0);
    signal not_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_reg_3731 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp7_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp7_reg_3736 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_reg_3741 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_3746 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_698_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_reg_3751 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal tmp_7_reg_3764 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_3786 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_83 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it35 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it36 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it37 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it38 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it39 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it40 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it41 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it42 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it43 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it44 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it45 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it46 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it47 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it48 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it49 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it50 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it51 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it52 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond_reg_3800 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_199 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it53 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_6_reg_3751_pp0_it1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_7_reg_3764_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_711_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal not4_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not4_reg_3773 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not4_reg_3773_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_reg_3786_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_3790 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_3_reg_3790_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_reg_3795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp2_reg_3795_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_not_or_cond_reg_3800_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal return_value_9_reg_3809 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_1_addr_reg_3815 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_2_addr_reg_3821 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_3_addr_reg_3827 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_4_addr_reg_3833 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_5_addr_reg_3839 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_6_addr_reg_3845 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_7_addr_reg_3851 : STD_LOGIC_VECTOR (10 downto 0);
    signal not_tmp_s_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_s_reg_3857 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_1_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_1_reg_3862 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_0_1_fu_819_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_0_1_reg_3867 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_76_0_2_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_2_reg_3872 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_3_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_3_reg_3877 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_4_fu_839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_4_reg_3882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_0_4_reg_3882_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_5_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_5_reg_3887 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_0_5_reg_3887_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_6_fu_851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_6_reg_3892 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_7_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_7_reg_3897 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_8_fu_863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_8_reg_3902 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_2_fu_1001_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_2_reg_3907 : STD_LOGIC_VECTOR (2 downto 0);
    signal lineBuff7_load_reg_3913 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff6_load_reg_3918 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff5_load_reg_3923 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff4_load_reg_3928 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff3_load_reg_3933 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it27 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff2_load_reg_3938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it27 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it28 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it29 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it30 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it32 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it33 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff1_load_reg_3943 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it27 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it28 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it29 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it30 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it32 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it33 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it34 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it35 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it36 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it37 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it38 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it39 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff0_load_reg_3948 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it11 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it12 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it13 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it14 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it15 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it16 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it17 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it18 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it19 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it20 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it21 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it22 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it23 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it24 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it25 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it26 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it27 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it28 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it29 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it30 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it31 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it32 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it33 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it34 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it35 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it36 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it37 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it38 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it39 : STD_LOGIC_VECTOR (7 downto 0);
    signal countOnes_4_fu_1049_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_4_reg_3953 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_0_6_fu_1056_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_0_6_reg_3958 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_7_fu_1120_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_7_reg_3963 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_76_1_fu_1127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_reg_3969 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_1_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_1_reg_3974 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_2_fu_1139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_2_reg_3979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_2_reg_3979_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_3_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_3_reg_3984 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_3_reg_3984_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_4_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_4_reg_3989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_4_reg_3989_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_5_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_5_reg_3994 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_6_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_6_reg_3999 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_7_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_7_reg_4004 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_8_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_1_8_reg_4009 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_9_fu_1259_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_9_reg_4014 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_1_2_fu_1266_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_1_2_reg_4019 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_12_fu_1296_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_12_reg_4024 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_14_fu_1324_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_14_reg_4030 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_15_fu_1336_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_15_reg_4036 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_1_8_fu_1342_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_1_8_reg_4041 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_17_fu_1395_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_17_reg_4046 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_76_2_1_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_1_reg_4052 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_2_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_2_reg_4057 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_2_reg_4057_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_3_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_3_reg_4062 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_3_reg_4062_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_4_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_4_reg_4067 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_5_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_5_reg_4072 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_6_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_6_reg_4077 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_7_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_7_reg_4082 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_8_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_2_8_reg_4087 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_18_fu_1517_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_18_reg_4092 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_2_fu_1523_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_2_reg_4097 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_20_fu_1540_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_20_reg_4102 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_21_fu_1552_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_21_reg_4108 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_5_fu_1558_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_5_reg_4113 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_23_fu_1575_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_23_reg_4118 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_24_fu_1587_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_24_reg_4124 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_8_fu_1593_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_8_reg_4129 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_26_fu_1646_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_26_reg_4134 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_76_3_1_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_1_reg_4140 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_2_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_2_reg_4145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_2_reg_4145_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_3_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_3_reg_4150 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_3_reg_4150_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_4_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_4_reg_4155 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_5_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_5_reg_4160 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_6_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_6_reg_4165 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_7_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_7_reg_4170 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_8_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_3_8_reg_4175 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_27_fu_1768_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_27_reg_4180 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_3_2_fu_1774_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_3_2_reg_4185 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_29_fu_1791_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_29_reg_4190 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_30_fu_1807_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_30_reg_4195 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_3_5_fu_1814_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_3_5_reg_4200 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_32_fu_1831_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_32_reg_4205 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_33_fu_1843_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_33_reg_4211 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_3_8_fu_1849_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_3_8_reg_4216 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_35_fu_1902_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_35_reg_4221 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_4_1_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_1_reg_4227 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_2_fu_1916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_2_reg_4232 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_2_reg_4232_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_3_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_3_reg_4237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_3_reg_4237_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_4_fu_1928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_4_reg_4242 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_5_fu_1934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_5_reg_4247 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_6_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_6_reg_4252 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_7_fu_1946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_7_reg_4257 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_8_fu_1952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_4_8_reg_4262 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_36_fu_2024_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_36_reg_4267 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_2_fu_2030_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_2_reg_4272 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_38_fu_2047_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_38_reg_4277 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_39_fu_2059_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_39_reg_4283 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_5_fu_2065_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_5_reg_4288 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_41_fu_2082_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_41_reg_4293 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_42_fu_2094_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_42_reg_4299 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_8_fu_2100_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_8_reg_4304 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_44_fu_2153_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_44_reg_4309 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_5_1_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_1_reg_4315 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_2_fu_2167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_2_reg_4320 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_2_reg_4320_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_3_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_3_reg_4325 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_3_reg_4325_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_4_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_4_reg_4330 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_5_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_5_reg_4335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_6_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_6_reg_4340 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_7_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_7_reg_4345 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_8_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_5_8_reg_4350 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_45_fu_2275_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_45_reg_4355 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_2_fu_2281_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_2_reg_4360 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_47_fu_2298_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_47_reg_4365 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_48_fu_2310_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_48_reg_4371 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_5_fu_2316_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_5_reg_4376 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_50_fu_2333_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_50_reg_4381 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_51_fu_2345_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_51_reg_4387 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_8_fu_2351_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_8_reg_4392 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_53_fu_2404_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_53_reg_4397 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_6_1_fu_2412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_1_reg_4403 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_2_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_2_reg_4408 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_2_reg_4408_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_3_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_3_reg_4413 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_3_reg_4413_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_4_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_4_reg_4418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_5_fu_2436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_5_reg_4423 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_6_fu_2442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_6_reg_4428 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_7_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_7_reg_4433 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_8_fu_2454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_6_8_reg_4438 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_54_fu_2526_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_54_reg_4443 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_2_fu_2532_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_2_reg_4448 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_56_fu_2549_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_56_reg_4453 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_57_fu_2561_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_57_reg_4459 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_5_fu_2567_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_5_reg_4464 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_59_fu_2584_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_59_reg_4469 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_60_fu_2596_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_60_reg_4475 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_8_fu_2602_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_8_reg_4480 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_62_fu_2689_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_62_reg_4485 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_76_7_1_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_1_reg_4491 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_2_fu_2703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_2_reg_4496 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_2_reg_4496_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_3_fu_2709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_3_reg_4501 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_3_reg_4501_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_4_fu_2715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_4_reg_4506 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_5_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_5_reg_4511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_6_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_6_reg_4516 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_7_fu_2733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_7_reg_4521 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_8_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_7_8_reg_4526 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_reg_4531 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_1_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_1_reg_4536 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_2_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_2_reg_4541 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_3_fu_2763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_3_reg_4546 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_4_fu_2769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_4_reg_4551 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_5_fu_2775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_5_reg_4556 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_6_fu_2781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_6_reg_4561 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_7_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_7_reg_4566 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_8_fu_2793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_8_8_reg_4571 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_63_fu_2926_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_63_reg_4576 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_2_fu_2932_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_2_reg_4581 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_65_fu_2949_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_65_reg_4586 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_66_fu_2961_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_66_reg_4592 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_5_fu_2967_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_5_reg_4597 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_68_fu_2984_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_68_reg_4602 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_69_fu_2996_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_69_reg_4608 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_8_fu_3002_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_8_reg_4613 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_71_fu_3019_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_71_reg_4618 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_72_fu_3031_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_72_reg_4624 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_2_fu_3037_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_2_reg_4629 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_74_fu_3054_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_74_reg_4634 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_75_fu_3066_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_75_reg_4640 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_5_fu_3072_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_5_reg_4645 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_77_fu_3089_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_77_reg_4650 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_78_fu_3101_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_78_reg_4656 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_3118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_4662 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_0_ce0 : STD_LOGIC;
    signal lineBuffer_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_0_ce1 : STD_LOGIC;
    signal lineBuffer_val_0_we1 : STD_LOGIC;
    signal lineBuffer_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_1_ce0 : STD_LOGIC;
    signal lineBuffer_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_1_ce1 : STD_LOGIC;
    signal lineBuffer_val_1_we1 : STD_LOGIC;
    signal lineBuffer_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_2_ce0 : STD_LOGIC;
    signal lineBuffer_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_2_ce1 : STD_LOGIC;
    signal lineBuffer_val_2_we1 : STD_LOGIC;
    signal lineBuffer_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_3_ce0 : STD_LOGIC;
    signal lineBuffer_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_3_ce1 : STD_LOGIC;
    signal lineBuffer_val_3_we1 : STD_LOGIC;
    signal lineBuffer_val_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_4_ce0 : STD_LOGIC;
    signal lineBuffer_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_4_ce1 : STD_LOGIC;
    signal lineBuffer_val_4_we1 : STD_LOGIC;
    signal lineBuffer_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_5_ce0 : STD_LOGIC;
    signal lineBuffer_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_5_ce1 : STD_LOGIC;
    signal lineBuffer_val_5_we1 : STD_LOGIC;
    signal lineBuffer_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_6_ce0 : STD_LOGIC;
    signal lineBuffer_val_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_6_ce1 : STD_LOGIC;
    signal lineBuffer_val_6_we1 : STD_LOGIC;
    signal lineBuffer_val_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_7_ce0 : STD_LOGIC;
    signal lineBuffer_val_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuffer_val_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lineBuffer_val_7_ce1 : STD_LOGIC;
    signal lineBuffer_val_7_we1 : STD_LOGIC;
    signal lineBuffer_val_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_3_reg_592 : STD_LOGIC_VECTOR (11 downto 0);
    signal lineBuff7_fu_86 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff6_fu_90 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff5_fu_94 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff4_fu_98 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff3_fu_102 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff2_fu_106 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff1_fu_110 : STD_LOGIC_VECTOR (7 downto 0);
    signal lineBuff0_fu_114 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_in_val_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_0_fu_122 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_0_2_fu_800_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_1_fu_126 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_2_fu_130 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_3_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_4_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_5_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_6_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_0_7_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_0_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_0_2_fu_1086_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_1_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_3_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_4_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_5_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_6_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_1_7_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_0_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_0_2_fu_1372_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_1_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_2_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_3_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_4_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_5_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_6_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_2_7_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_0_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_0_2_fu_1623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_2_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_3_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_4_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_5_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_6_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_3_7_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_0_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_0_2_fu_1879_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_1_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_2_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_3_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_4_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_5_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_6_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_4_7_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_0_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_0_2_fu_2130_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_1_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_2_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_3_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_4_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_5_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_6_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_5_7_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_0_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_0_2_fu_2381_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_1_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_2_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_3_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_4_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_5_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_6_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_6_7_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_0_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_0_2_fu_2662_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_1_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_2_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_3_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_4_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_5_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_6_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_7_7_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_0_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_0_2_fu_2656_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_1_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_2_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_3_fu_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_4_fu_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_5_fu_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_6_fu_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal window_val_8_7_fu_406 : STD_LOGIC_VECTOR (7 downto 0);
    signal retval_i4_cast_fu_615_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal retval_i_cast_fu_625_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_cast_fu_647_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tr6_fu_667_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_55_cast_fu_702_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_V_7_cast_fu_694_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tr_fu_727_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal countOnes_cast_fu_969_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal countOnes_fu_972_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_77_0_2_fu_978_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal countOnes_1_fu_984_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal countOnes_2_cast_fu_991_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_0_3_fu_995_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_0_4_fu_1032_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_3_fu_1037_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_0_5_fu_1043_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_5_fu_1092_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal countOnes_6_cast_fu_1097_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_0_7_fu_1101_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_6_fu_1107_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_0_8_fu_1114_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_1_fu_1242_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_8_fu_1247_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_1_1_fu_1253_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_10_fu_1272_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_1_3_fu_1277_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_11_fu_1283_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_1_4_fu_1290_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_77_1_5_fu_1303_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_13_fu_1308_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal countOnes_14_cast_fu_1314_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_1_6_fu_1318_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_1_7_fu_1331_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_16_fu_1378_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_76_2_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_2_fu_1389_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_1_fu_1512_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_19_fu_1529_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_3_fu_1534_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_4_fu_1547_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_22_fu_1564_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_6_fu_1569_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_2_7_fu_1582_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_25_fu_1629_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_76_3_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_3_fu_1640_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_3_1_fu_1763_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_28_fu_1780_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_77_3_3_fu_1785_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal countOnes_30_cast_fu_1798_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_3_4_fu_1801_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_31_fu_1820_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_3_6_fu_1825_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_3_7_fu_1838_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_34_fu_1885_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_4_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_4_fu_1896_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_1_fu_2019_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_37_fu_2036_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_3_fu_2041_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_4_fu_2054_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_40_fu_2071_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_6_fu_2076_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_4_7_fu_2089_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_43_fu_2136_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_5_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_5_fu_2147_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_1_fu_2270_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_46_fu_2287_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_3_fu_2292_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_4_fu_2305_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_49_fu_2322_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_6_fu_2327_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_5_7_fu_2340_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_52_fu_2387_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_76_6_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_6_fu_2398_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_1_fu_2521_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_55_fu_2538_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_3_fu_2543_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_4_fu_2556_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_58_fu_2573_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_6_fu_2578_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_77_6_7_fu_2591_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_61_fu_2668_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal countOnes_62_cast_fu_2673_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_76_7_fu_2677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_7_fu_2683_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_1_fu_2921_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_64_fu_2938_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_3_fu_2943_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_4_fu_2956_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_67_fu_2973_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_6_fu_2978_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_7_7_fu_2991_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_70_fu_3008_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_fu_3013_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_1_fu_3026_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_73_fu_3043_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_3_fu_3048_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_4_fu_3061_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_76_fu_3078_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_6_fu_3083_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_7_fu_3096_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_77_8_8_fu_3107_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal countOnes_79_fu_3112_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp4_fu_3124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixel_out_val_fu_3133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal pixel_out_val_fu_3133_p2_temp: signed (1-1 downto 0);

    component median_filter_lineBuffer_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    lineBuffer_val_0_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_0_address0,
        ce0 => lineBuffer_val_0_ce0,
        q0 => lineBuffer_val_0_q0,
        address1 => lineBuffer_val_0_address1,
        ce1 => lineBuffer_val_0_ce1,
        we1 => lineBuffer_val_0_we1,
        d1 => lineBuffer_val_0_d1);

    lineBuffer_val_1_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_1_address0,
        ce0 => lineBuffer_val_1_ce0,
        q0 => lineBuffer_val_1_q0,
        address1 => lineBuffer_val_1_address1,
        ce1 => lineBuffer_val_1_ce1,
        we1 => lineBuffer_val_1_we1,
        d1 => lineBuffer_val_1_d1);

    lineBuffer_val_2_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_2_address0,
        ce0 => lineBuffer_val_2_ce0,
        q0 => lineBuffer_val_2_q0,
        address1 => lineBuffer_val_2_address1,
        ce1 => lineBuffer_val_2_ce1,
        we1 => lineBuffer_val_2_we1,
        d1 => lineBuffer_val_2_d1);

    lineBuffer_val_3_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_3_address0,
        ce0 => lineBuffer_val_3_ce0,
        q0 => lineBuffer_val_3_q0,
        address1 => lineBuffer_val_3_address1,
        ce1 => lineBuffer_val_3_ce1,
        we1 => lineBuffer_val_3_we1,
        d1 => lineBuffer_val_3_d1);

    lineBuffer_val_4_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_4_address0,
        ce0 => lineBuffer_val_4_ce0,
        q0 => lineBuffer_val_4_q0,
        address1 => lineBuffer_val_4_address1,
        ce1 => lineBuffer_val_4_ce1,
        we1 => lineBuffer_val_4_we1,
        d1 => lineBuffer_val_4_d1);

    lineBuffer_val_5_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_5_address0,
        ce0 => lineBuffer_val_5_ce0,
        q0 => lineBuffer_val_5_q0,
        address1 => lineBuffer_val_5_address1,
        ce1 => lineBuffer_val_5_ce1,
        we1 => lineBuffer_val_5_we1,
        d1 => lineBuffer_val_5_d1);

    lineBuffer_val_6_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_6_address0,
        ce0 => lineBuffer_val_6_ce0,
        q0 => lineBuffer_val_6_q0,
        address1 => lineBuffer_val_6_address1,
        ce1 => lineBuffer_val_6_ce1,
        we1 => lineBuffer_val_6_we1,
        d1 => lineBuffer_val_6_d1);

    lineBuffer_val_7_U : component median_filter_lineBuffer_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lineBuffer_val_7_address0,
        ce0 => lineBuffer_val_7_ce0,
        q0 => lineBuffer_val_7_q0,
        address1 => lineBuffer_val_7_address1,
        ce1 => lineBuffer_val_7_ce1,
        we1 => lineBuffer_val_7_we1,
        d1 => lineBuffer_val_7_d1);




    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_s_fu_651_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_7_fu_706_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = tmp_7_fu_706_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_7_fu_706_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it15 assign process. --
    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it16 assign process. --
    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it17 assign process. --
    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it18 assign process. --
    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it19 assign process. --
    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it20 assign process. --
    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it21 assign process. --
    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it22 assign process. --
    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it23 assign process. --
    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it24 assign process. --
    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it25 assign process. --
    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it26 assign process. --
    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it27 assign process. --
    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it28 assign process. --
    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it29 assign process. --
    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it30 assign process. --
    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it31 assign process. --
    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it32 assign process. --
    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it33 assign process. --
    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it34 assign process. --
    ap_reg_ppiten_pp0_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it35 assign process. --
    ap_reg_ppiten_pp0_it35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it36 assign process. --
    ap_reg_ppiten_pp0_it36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it37 assign process. --
    ap_reg_ppiten_pp0_it37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it38 assign process. --
    ap_reg_ppiten_pp0_it38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it39 assign process. --
    ap_reg_ppiten_pp0_it39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it40 assign process. --
    ap_reg_ppiten_pp0_it40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it41 assign process. --
    ap_reg_ppiten_pp0_it41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it42 assign process. --
    ap_reg_ppiten_pp0_it42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it43 assign process. --
    ap_reg_ppiten_pp0_it43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it44 assign process. --
    ap_reg_ppiten_pp0_it44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it45 assign process. --
    ap_reg_ppiten_pp0_it45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it46 assign process. --
    ap_reg_ppiten_pp0_it46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it47 assign process. --
    ap_reg_ppiten_pp0_it47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it48 assign process. --
    ap_reg_ppiten_pp0_it48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it49 assign process. --
    ap_reg_ppiten_pp0_it49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it50 assign process. --
    ap_reg_ppiten_pp0_it50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it51 assign process. --
    ap_reg_ppiten_pp0_it51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it52 assign process. --
    ap_reg_ppiten_pp0_it52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it53 assign process. --
    ap_reg_ppiten_pp0_it53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- t_V_3_reg_592 assign process. --
    t_V_3_reg_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_7_fu_706_p2))) then 
                t_V_3_reg_592 <= i_V_reg_3726;
            elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_39))) then 
                t_V_3_reg_592 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- t_V_reg_603 assign process. --
    t_V_reg_603_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = tmp_7_fu_706_p2)))) then 
                t_V_reg_603 <= j_V_fu_711_p2;
            elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
                t_V_reg_603 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it10 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it9;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it11 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it10;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it12 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it11;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it13 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it12;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it14 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it13;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it15 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it14;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it16 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it15;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it17 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it16;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it18 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it17;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it19 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it18;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it20 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it19;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it21 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it20;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it22 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it21;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it23 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it22;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it24 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it23;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it25 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it24;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it26 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it25;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it27 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it26;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it28 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it27;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it29 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it28;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it30 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it29;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it31 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it30;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it32 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it31;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it33 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it32;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it34 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it33;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it35 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it34;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it36 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it35;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it37 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it36;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it38 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it37;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it39 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it38;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it5 <= lineBuff0_load_reg_3948;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it6 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it5;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it7 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it6;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it8 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it7;
                ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it9 <= ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it8;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it10 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it9;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it11 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it10;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it12 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it11;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it13 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it12;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it14 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it13;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it15 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it14;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it16 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it15;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it17 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it16;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it18 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it17;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it19 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it18;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it20 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it19;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it21 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it20;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it22 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it21;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it23 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it22;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it24 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it23;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it25 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it24;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it26 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it25;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it27 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it26;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it28 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it27;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it29 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it28;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it30 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it29;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it31 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it30;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it32 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it31;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it33 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it32;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it34 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it33;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it35 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it34;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it36 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it35;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it37 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it36;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it38 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it37;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it39 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it38;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it5 <= lineBuff1_load_reg_3943;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it6 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it5;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it7 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it6;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it8 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it7;
                ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it9 <= ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it8;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it10 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it9;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it11 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it10;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it12 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it11;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it13 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it12;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it14 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it13;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it15 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it14;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it16 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it15;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it17 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it16;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it18 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it17;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it19 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it18;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it20 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it19;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it21 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it20;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it22 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it21;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it23 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it22;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it24 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it23;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it25 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it24;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it26 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it25;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it27 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it26;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it28 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it27;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it29 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it28;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it30 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it29;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it31 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it30;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it32 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it31;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it33 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it32;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it5 <= lineBuff2_load_reg_3938;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it6 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it5;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it7 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it6;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it8 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it7;
                ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it9 <= ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it8;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it10 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it9;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it11 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it10;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it12 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it11;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it13 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it12;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it14 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it13;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it15 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it14;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it16 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it15;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it17 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it16;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it18 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it17;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it19 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it18;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it20 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it19;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it21 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it20;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it22 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it21;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it23 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it22;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it24 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it23;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it25 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it24;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it26 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it25;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it27 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it26;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it5 <= lineBuff3_load_reg_3933;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it6 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it5;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it7 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it6;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it8 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it7;
                ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it9 <= ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it8;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it10 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it9;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it11 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it10;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it12 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it11;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it13 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it12;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it14 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it13;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it15 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it14;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it16 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it15;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it17 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it16;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it18 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it17;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it19 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it18;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it20 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it19;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it21 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it20;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it5 <= lineBuff4_load_reg_3928;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it6 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it5;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it7 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it6;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it8 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it7;
                ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it9 <= ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it8;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it10 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it9;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it11 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it10;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it12 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it11;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it13 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it12;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it14 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it13;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it15 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it14;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it5 <= lineBuff5_load_reg_3923;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it6 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it5;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it7 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it6;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it8 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it7;
                ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it9 <= ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it8;
                ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it5 <= lineBuff6_load_reg_3918;
                ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it6 <= ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it5;
                ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it7 <= ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it6;
                ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it8 <= ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it7;
                ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it9 <= ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it8;
                ap_reg_ppstg_not4_reg_3773_pp0_it1 <= not4_reg_3773;
                ap_reg_ppstg_not4_reg_3773_pp0_it10 <= ap_reg_ppstg_not4_reg_3773_pp0_it9;
                ap_reg_ppstg_not4_reg_3773_pp0_it11 <= ap_reg_ppstg_not4_reg_3773_pp0_it10;
                ap_reg_ppstg_not4_reg_3773_pp0_it12 <= ap_reg_ppstg_not4_reg_3773_pp0_it11;
                ap_reg_ppstg_not4_reg_3773_pp0_it13 <= ap_reg_ppstg_not4_reg_3773_pp0_it12;
                ap_reg_ppstg_not4_reg_3773_pp0_it14 <= ap_reg_ppstg_not4_reg_3773_pp0_it13;
                ap_reg_ppstg_not4_reg_3773_pp0_it15 <= ap_reg_ppstg_not4_reg_3773_pp0_it14;
                ap_reg_ppstg_not4_reg_3773_pp0_it16 <= ap_reg_ppstg_not4_reg_3773_pp0_it15;
                ap_reg_ppstg_not4_reg_3773_pp0_it17 <= ap_reg_ppstg_not4_reg_3773_pp0_it16;
                ap_reg_ppstg_not4_reg_3773_pp0_it18 <= ap_reg_ppstg_not4_reg_3773_pp0_it17;
                ap_reg_ppstg_not4_reg_3773_pp0_it19 <= ap_reg_ppstg_not4_reg_3773_pp0_it18;
                ap_reg_ppstg_not4_reg_3773_pp0_it2 <= ap_reg_ppstg_not4_reg_3773_pp0_it1;
                ap_reg_ppstg_not4_reg_3773_pp0_it20 <= ap_reg_ppstg_not4_reg_3773_pp0_it19;
                ap_reg_ppstg_not4_reg_3773_pp0_it21 <= ap_reg_ppstg_not4_reg_3773_pp0_it20;
                ap_reg_ppstg_not4_reg_3773_pp0_it22 <= ap_reg_ppstg_not4_reg_3773_pp0_it21;
                ap_reg_ppstg_not4_reg_3773_pp0_it23 <= ap_reg_ppstg_not4_reg_3773_pp0_it22;
                ap_reg_ppstg_not4_reg_3773_pp0_it24 <= ap_reg_ppstg_not4_reg_3773_pp0_it23;
                ap_reg_ppstg_not4_reg_3773_pp0_it25 <= ap_reg_ppstg_not4_reg_3773_pp0_it24;
                ap_reg_ppstg_not4_reg_3773_pp0_it26 <= ap_reg_ppstg_not4_reg_3773_pp0_it25;
                ap_reg_ppstg_not4_reg_3773_pp0_it27 <= ap_reg_ppstg_not4_reg_3773_pp0_it26;
                ap_reg_ppstg_not4_reg_3773_pp0_it28 <= ap_reg_ppstg_not4_reg_3773_pp0_it27;
                ap_reg_ppstg_not4_reg_3773_pp0_it29 <= ap_reg_ppstg_not4_reg_3773_pp0_it28;
                ap_reg_ppstg_not4_reg_3773_pp0_it3 <= ap_reg_ppstg_not4_reg_3773_pp0_it2;
                ap_reg_ppstg_not4_reg_3773_pp0_it30 <= ap_reg_ppstg_not4_reg_3773_pp0_it29;
                ap_reg_ppstg_not4_reg_3773_pp0_it31 <= ap_reg_ppstg_not4_reg_3773_pp0_it30;
                ap_reg_ppstg_not4_reg_3773_pp0_it32 <= ap_reg_ppstg_not4_reg_3773_pp0_it31;
                ap_reg_ppstg_not4_reg_3773_pp0_it33 <= ap_reg_ppstg_not4_reg_3773_pp0_it32;
                ap_reg_ppstg_not4_reg_3773_pp0_it34 <= ap_reg_ppstg_not4_reg_3773_pp0_it33;
                ap_reg_ppstg_not4_reg_3773_pp0_it35 <= ap_reg_ppstg_not4_reg_3773_pp0_it34;
                ap_reg_ppstg_not4_reg_3773_pp0_it36 <= ap_reg_ppstg_not4_reg_3773_pp0_it35;
                ap_reg_ppstg_not4_reg_3773_pp0_it37 <= ap_reg_ppstg_not4_reg_3773_pp0_it36;
                ap_reg_ppstg_not4_reg_3773_pp0_it38 <= ap_reg_ppstg_not4_reg_3773_pp0_it37;
                ap_reg_ppstg_not4_reg_3773_pp0_it39 <= ap_reg_ppstg_not4_reg_3773_pp0_it38;
                ap_reg_ppstg_not4_reg_3773_pp0_it4 <= ap_reg_ppstg_not4_reg_3773_pp0_it3;
                ap_reg_ppstg_not4_reg_3773_pp0_it5 <= ap_reg_ppstg_not4_reg_3773_pp0_it4;
                ap_reg_ppstg_not4_reg_3773_pp0_it6 <= ap_reg_ppstg_not4_reg_3773_pp0_it5;
                ap_reg_ppstg_not4_reg_3773_pp0_it7 <= ap_reg_ppstg_not4_reg_3773_pp0_it6;
                ap_reg_ppstg_not4_reg_3773_pp0_it8 <= ap_reg_ppstg_not4_reg_3773_pp0_it7;
                ap_reg_ppstg_not4_reg_3773_pp0_it9 <= ap_reg_ppstg_not4_reg_3773_pp0_it8;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it1 <= not_or_cond_reg_3800;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it10 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it9;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it11 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it10;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it12 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it11;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it13 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it12;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it14 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it13;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it15 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it14;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it16 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it15;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it17 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it16;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it18 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it17;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it19 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it18;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it2 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it1;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it20 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it19;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it21 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it20;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it22 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it21;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it23 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it22;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it24 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it23;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it25 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it24;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it26 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it25;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it27 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it26;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it28 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it27;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it29 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it28;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it3 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it2;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it30 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it29;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it31 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it30;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it32 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it31;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it33 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it32;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it34 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it33;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it35 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it34;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it36 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it35;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it37 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it36;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it38 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it37;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it39 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it38;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it4 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it3;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it40 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it39;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it41 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it40;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it42 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it41;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it43 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it42;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it44 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it43;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it45 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it44;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it46 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it45;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it47 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it46;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it48 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it47;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it49 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it48;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it5 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it4;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it50 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it49;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it51 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it50;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it51;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it6 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it5;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it7 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it6;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it8 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it7;
                ap_reg_ppstg_not_or_cond_reg_3800_pp0_it9 <= ap_reg_ppstg_not_or_cond_reg_3800_pp0_it8;
                ap_reg_ppstg_or_cond_reg_3786_pp0_it1 <= or_cond_reg_3786;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it1 <= tmp2_reg_3795;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it10 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it9;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it11 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it10;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it12 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it11;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it13 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it12;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it14 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it13;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it15 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it14;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it16 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it15;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it17 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it16;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it18 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it17;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it19 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it18;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it2 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it1;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it20 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it19;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it21 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it20;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it22 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it21;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it23 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it22;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it24 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it23;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it25 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it24;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it26 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it25;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it27 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it26;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it28 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it27;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it29 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it28;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it3 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it2;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it30 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it29;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it31 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it30;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it32 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it31;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it33 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it32;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it34 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it33;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it35 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it34;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it36 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it35;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it37 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it36;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it38 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it37;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it39 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it38;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it4 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it3;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it40 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it39;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it41 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it40;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it42 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it41;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it43 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it42;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it44 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it43;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it45 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it44;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it46 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it45;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it47 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it46;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it48 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it47;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it49 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it48;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it5 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it4;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it50 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it49;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it51 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it50;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it52 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it51;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it6 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it5;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it7 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it6;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it8 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it7;
                ap_reg_ppstg_tmp2_reg_3795_pp0_it9 <= ap_reg_ppstg_tmp2_reg_3795_pp0_it8;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it1 <= tmp_3_reg_3790;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it10 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it9;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it11 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it10;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it12 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it11;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it13 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it12;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it14 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it13;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it15 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it14;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it16 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it15;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it17 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it16;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it18 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it17;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it19 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it18;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it2 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it1;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it20 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it19;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it21 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it20;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it22 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it21;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it23 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it22;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it24 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it23;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it25 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it24;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it26 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it25;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it27 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it26;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it28 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it27;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it29 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it28;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it3 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it2;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it30 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it29;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it31 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it30;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it32 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it31;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it33 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it32;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it34 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it33;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it35 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it34;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it36 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it35;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it37 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it36;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it38 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it37;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it39 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it38;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it4 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it3;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it40 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it39;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it41 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it40;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it42 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it41;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it43 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it42;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it44 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it43;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it45 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it44;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it46 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it45;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it47 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it46;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it48 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it47;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it49 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it48;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it5 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it4;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it50 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it49;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it51 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it50;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it52 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it51;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it6 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it5;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it7 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it6;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it8 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it7;
                ap_reg_ppstg_tmp_3_reg_3790_pp0_it9 <= ap_reg_ppstg_tmp_3_reg_3790_pp0_it8;
                ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(0) <= tmp_6_reg_3751(0);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(1) <= tmp_6_reg_3751(1);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(2) <= tmp_6_reg_3751(2);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(3) <= tmp_6_reg_3751(3);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(4) <= tmp_6_reg_3751(4);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(5) <= tmp_6_reg_3751(5);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(6) <= tmp_6_reg_3751(6);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(7) <= tmp_6_reg_3751(7);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(8) <= tmp_6_reg_3751(8);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(9) <= tmp_6_reg_3751(9);
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(10) <= tmp_6_reg_3751(10);
                ap_reg_ppstg_tmp_76_0_4_reg_3882_pp0_it3 <= tmp_76_0_4_reg_3882;
                ap_reg_ppstg_tmp_76_0_5_reg_3887_pp0_it3 <= tmp_76_0_5_reg_3887;
                ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it3 <= tmp_76_0_6_reg_3892;
                ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it4 <= ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it3;
                ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it3 <= tmp_76_0_7_reg_3897;
                ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it4 <= ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it3;
                ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it3 <= tmp_76_0_8_reg_3902;
                ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it4 <= ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it3;
                ap_reg_ppstg_tmp_76_1_2_reg_3979_pp0_it6 <= tmp_76_1_2_reg_3979;
                ap_reg_ppstg_tmp_76_1_3_reg_3984_pp0_it6 <= tmp_76_1_3_reg_3984;
                ap_reg_ppstg_tmp_76_1_4_reg_3989_pp0_it6 <= tmp_76_1_4_reg_3989;
                ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it6 <= tmp_76_1_5_reg_3994;
                ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it7 <= ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it6;
                ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it6 <= tmp_76_1_6_reg_3999;
                ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it7 <= ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it6;
                ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it6 <= tmp_76_1_7_reg_4004;
                ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it7 <= ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it6;
                ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it8 <= ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it7;
                ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it6 <= tmp_76_1_8_reg_4009;
                ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it7 <= ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it6;
                ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it8 <= ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it7;
                ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it9 <= ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it8;
                ap_reg_ppstg_tmp_76_2_2_reg_4057_pp0_it11 <= tmp_76_2_2_reg_4057;
                ap_reg_ppstg_tmp_76_2_3_reg_4062_pp0_it11 <= tmp_76_2_3_reg_4062;
                ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it11 <= tmp_76_2_4_reg_4067;
                ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it12 <= ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it11;
                ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it11 <= tmp_76_2_5_reg_4072;
                ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it12 <= ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it11;
                ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it13 <= ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it12;
                ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it11 <= tmp_76_2_6_reg_4077;
                ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it12 <= ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it11;
                ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it13 <= ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it12;
                ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it11 <= tmp_76_2_7_reg_4082;
                ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it12 <= ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it11;
                ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it13 <= ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it12;
                ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it14 <= ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it13;
                ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it11 <= tmp_76_2_8_reg_4087;
                ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it12 <= ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it11;
                ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it13 <= ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it12;
                ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it14 <= ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it13;
                ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it15 <= ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it14;
                ap_reg_ppstg_tmp_76_3_2_reg_4145_pp0_it17 <= tmp_76_3_2_reg_4145;
                ap_reg_ppstg_tmp_76_3_3_reg_4150_pp0_it17 <= tmp_76_3_3_reg_4150;
                ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it17 <= tmp_76_3_4_reg_4155;
                ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it18 <= ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it17;
                ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it17 <= tmp_76_3_5_reg_4160;
                ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it18 <= ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it17;
                ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it19 <= ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it18;
                ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it17 <= tmp_76_3_6_reg_4165;
                ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it18 <= ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it17;
                ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it19 <= ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it18;
                ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it17 <= tmp_76_3_7_reg_4170;
                ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it18 <= ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it17;
                ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it19 <= ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it18;
                ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it20 <= ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it19;
                ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it17 <= tmp_76_3_8_reg_4175;
                ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it18 <= ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it17;
                ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it19 <= ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it18;
                ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it20 <= ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it19;
                ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it21 <= ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it20;
                ap_reg_ppstg_tmp_76_4_2_reg_4232_pp0_it23 <= tmp_76_4_2_reg_4232;
                ap_reg_ppstg_tmp_76_4_3_reg_4237_pp0_it23 <= tmp_76_4_3_reg_4237;
                ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it23 <= tmp_76_4_4_reg_4242;
                ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it24 <= ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it23;
                ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it23 <= tmp_76_4_5_reg_4247;
                ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it24 <= ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it23;
                ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it25 <= ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it24;
                ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it23 <= tmp_76_4_6_reg_4252;
                ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it24 <= ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it23;
                ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it25 <= ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it24;
                ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it23 <= tmp_76_4_7_reg_4257;
                ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it24 <= ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it23;
                ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it25 <= ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it24;
                ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it26 <= ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it25;
                ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it23 <= tmp_76_4_8_reg_4262;
                ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it24 <= ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it23;
                ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it25 <= ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it24;
                ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it26 <= ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it25;
                ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it27 <= ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it26;
                ap_reg_ppstg_tmp_76_5_2_reg_4320_pp0_it29 <= tmp_76_5_2_reg_4320;
                ap_reg_ppstg_tmp_76_5_3_reg_4325_pp0_it29 <= tmp_76_5_3_reg_4325;
                ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it29 <= tmp_76_5_4_reg_4330;
                ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it30 <= ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it29;
                ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it29 <= tmp_76_5_5_reg_4335;
                ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it30 <= ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it29;
                ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it31 <= ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it30;
                ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it29 <= tmp_76_5_6_reg_4340;
                ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it30 <= ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it29;
                ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it31 <= ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it30;
                ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it29 <= tmp_76_5_7_reg_4345;
                ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it30 <= ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it29;
                ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it31 <= ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it30;
                ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it32 <= ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it31;
                ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it29 <= tmp_76_5_8_reg_4350;
                ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it30 <= ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it29;
                ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it31 <= ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it30;
                ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it32 <= ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it31;
                ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it33 <= ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it32;
                ap_reg_ppstg_tmp_76_6_2_reg_4408_pp0_it35 <= tmp_76_6_2_reg_4408;
                ap_reg_ppstg_tmp_76_6_3_reg_4413_pp0_it35 <= tmp_76_6_3_reg_4413;
                ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it35 <= tmp_76_6_4_reg_4418;
                ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it36 <= ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it35;
                ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it35 <= tmp_76_6_5_reg_4423;
                ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it36 <= ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it35;
                ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it37 <= ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it36;
                ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it35 <= tmp_76_6_6_reg_4428;
                ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it36 <= ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it35;
                ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it37 <= ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it36;
                ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it35 <= tmp_76_6_7_reg_4433;
                ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it36 <= ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it35;
                ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it37 <= ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it36;
                ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it38 <= ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it37;
                ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it35 <= tmp_76_6_8_reg_4438;
                ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it36 <= ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it35;
                ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it37 <= ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it36;
                ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it38 <= ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it37;
                ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it39 <= ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it38;
                ap_reg_ppstg_tmp_76_7_2_reg_4496_pp0_it41 <= tmp_76_7_2_reg_4496;
                ap_reg_ppstg_tmp_76_7_3_reg_4501_pp0_it41 <= tmp_76_7_3_reg_4501;
                ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it41 <= tmp_76_7_4_reg_4506;
                ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it42 <= ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it41;
                ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it41 <= tmp_76_7_5_reg_4511;
                ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it42 <= ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it41;
                ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it43 <= ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it42;
                ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it41 <= tmp_76_7_6_reg_4516;
                ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it42 <= ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it41;
                ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it43 <= ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it42;
                ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it41 <= tmp_76_7_7_reg_4521;
                ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it42 <= ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it41;
                ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it43 <= ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it42;
                ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it44 <= ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it43;
                ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it41 <= tmp_76_7_8_reg_4526;
                ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it42 <= ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it41;
                ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it43 <= ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it42;
                ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it44 <= ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it43;
                ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it45 <= ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it44;
                ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it41 <= tmp_76_8_1_reg_4536;
                ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it42 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it41;
                ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it43 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it42;
                ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it44 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it43;
                ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it45 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it44;
                ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it46 <= ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it45;
                ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it41 <= tmp_76_8_2_reg_4541;
                ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it42 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it41;
                ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it43 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it42;
                ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it44 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it43;
                ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it45 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it44;
                ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it46 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it45;
                ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it47 <= ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it46;
                ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it41 <= tmp_76_8_3_reg_4546;
                ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it42 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it41;
                ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it43 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it42;
                ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it44 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it43;
                ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it45 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it44;
                ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it46 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it45;
                ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it47 <= ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it46;
                ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it41 <= tmp_76_8_4_reg_4551;
                ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it42 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it41;
                ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it43 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it42;
                ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it44 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it43;
                ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it45 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it44;
                ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it46 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it45;
                ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it47 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it46;
                ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it48 <= ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it47;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it41 <= tmp_76_8_5_reg_4556;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it42 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it41;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it43 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it42;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it44 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it43;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it45 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it44;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it46 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it45;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it47 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it46;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it48 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it47;
                ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it49 <= ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it48;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it41 <= tmp_76_8_6_reg_4561;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it42 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it41;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it43 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it42;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it44 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it43;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it45 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it44;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it46 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it45;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it47 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it46;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it48 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it47;
                ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it49 <= ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it48;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it41 <= tmp_76_8_7_reg_4566;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it42 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it41;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it43 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it42;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it44 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it43;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it45 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it44;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it46 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it45;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it47 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it46;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it48 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it47;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it49 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it48;
                ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it50 <= ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it49;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it41 <= tmp_76_8_8_reg_4571;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it42 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it41;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it43 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it42;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it44 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it43;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it45 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it44;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it46 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it45;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it47 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it46;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it48 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it47;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it49 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it48;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it50 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it49;
                ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it51 <= ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it50;
                ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it41 <= tmp_76_8_reg_4531;
                ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it42 <= ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it41;
                ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it43 <= ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it42;
                ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it44 <= ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it43;
                ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it45 <= ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it44;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it1 <= tmp_7_reg_3764;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it10 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it9;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it11 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it10;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it12 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it11;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it13 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it12;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it14 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it13;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it15 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it14;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it16 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it15;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it17 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it16;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it18 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it17;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it19 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it18;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it2 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it1;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it20 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it19;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it21 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it20;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it22 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it21;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it23 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it22;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it24 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it23;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it25 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it24;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it26 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it25;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it27 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it26;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it28 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it27;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it29 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it28;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it3 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it2;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it30 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it29;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it31 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it30;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it32 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it31;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it33 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it32;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it34 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it33;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it35 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it34;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it36 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it35;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it37 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it36;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it38 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it37;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it39 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it38;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it4 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it3;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it40 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it39;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it41 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it40;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it42 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it41;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it43 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it42;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it44 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it43;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it45 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it44;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it46 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it45;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it47 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it46;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it48 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it47;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it49 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it48;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it5 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it4;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it50 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it49;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it51 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it50;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it52 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it51;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it6 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it5;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it7 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it6;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it8 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it7;
                ap_reg_ppstg_tmp_7_reg_3764_pp0_it9 <= ap_reg_ppstg_tmp_7_reg_3764_pp0_it8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it6)))) then
                countOnes_12_reg_4024 <= countOnes_12_fu_1296_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it7)))) then
                countOnes_14_reg_4030 <= countOnes_14_fu_1324_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it8)))) then
                countOnes_15_reg_4036 <= countOnes_15_fu_1336_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it9)))) then
                countOnes_17_reg_4046 <= countOnes_17_fu_1395_p3;
                tmp_76_2_1_reg_4052 <= tmp_76_2_1_fu_1403_p2;
                tmp_76_2_2_reg_4057 <= tmp_76_2_2_fu_1409_p2;
                tmp_76_2_3_reg_4062 <= tmp_76_2_3_fu_1415_p2;
                tmp_76_2_4_reg_4067 <= tmp_76_2_4_fu_1421_p2;
                tmp_76_2_5_reg_4072 <= tmp_76_2_5_fu_1427_p2;
                tmp_76_2_6_reg_4077 <= tmp_76_2_6_fu_1433_p2;
                tmp_76_2_7_reg_4082 <= tmp_76_2_7_fu_1439_p2;
                tmp_76_2_8_reg_4087 <= tmp_76_2_8_fu_1445_p2;
                window_val_2_0_fu_186 <= window_val_2_0_2_fu_1372_p3;
                window_val_2_1_fu_190 <= window_val_2_0_fu_186;
                window_val_2_2_fu_194 <= window_val_2_1_fu_190;
                window_val_2_3_fu_198 <= window_val_2_2_fu_194;
                window_val_2_4_fu_202 <= window_val_2_3_fu_198;
                window_val_2_5_fu_206 <= window_val_2_4_fu_202;
                window_val_2_6_fu_210 <= window_val_2_5_fu_206;
                window_val_2_7_fu_214 <= window_val_2_6_fu_210;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it10)))) then
                countOnes_18_reg_4092 <= countOnes_18_fu_1517_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it11)))) then
                countOnes_20_reg_4102 <= countOnes_20_fu_1540_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it12)))) then
                countOnes_21_reg_4108 <= countOnes_21_fu_1552_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it13)))) then
                countOnes_23_reg_4118 <= countOnes_23_fu_1575_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it14)))) then
                countOnes_24_reg_4124 <= countOnes_24_fu_1587_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it15)))) then
                countOnes_26_reg_4134 <= countOnes_26_fu_1646_p3;
                tmp_76_3_1_reg_4140 <= tmp_76_3_1_fu_1654_p2;
                tmp_76_3_2_reg_4145 <= tmp_76_3_2_fu_1660_p2;
                tmp_76_3_3_reg_4150 <= tmp_76_3_3_fu_1666_p2;
                tmp_76_3_4_reg_4155 <= tmp_76_3_4_fu_1672_p2;
                tmp_76_3_5_reg_4160 <= tmp_76_3_5_fu_1678_p2;
                tmp_76_3_6_reg_4165 <= tmp_76_3_6_fu_1684_p2;
                tmp_76_3_7_reg_4170 <= tmp_76_3_7_fu_1690_p2;
                tmp_76_3_8_reg_4175 <= tmp_76_3_8_fu_1696_p2;
                window_val_3_0_fu_218 <= window_val_3_0_2_fu_1623_p3;
                window_val_3_1_fu_222 <= window_val_3_0_fu_218;
                window_val_3_2_fu_226 <= window_val_3_1_fu_222;
                window_val_3_3_fu_230 <= window_val_3_2_fu_226;
                window_val_3_4_fu_234 <= window_val_3_3_fu_230;
                window_val_3_5_fu_238 <= window_val_3_4_fu_234;
                window_val_3_6_fu_242 <= window_val_3_5_fu_238;
                window_val_3_7_fu_246 <= window_val_3_6_fu_242;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it16)))) then
                countOnes_27_reg_4180 <= countOnes_27_fu_1768_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it17)))) then
                countOnes_29_reg_4190 <= countOnes_29_fu_1791_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)))) then
                countOnes_2_reg_3907 <= countOnes_2_fu_1001_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it18)))) then
                countOnes_30_reg_4195 <= countOnes_30_fu_1807_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it19)))) then
                countOnes_32_reg_4205 <= countOnes_32_fu_1831_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it20)))) then
                countOnes_33_reg_4211 <= countOnes_33_fu_1843_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it21)))) then
                countOnes_35_reg_4221 <= countOnes_35_fu_1902_p3;
                tmp_76_4_1_reg_4227 <= tmp_76_4_1_fu_1910_p2;
                tmp_76_4_2_reg_4232 <= tmp_76_4_2_fu_1916_p2;
                tmp_76_4_3_reg_4237 <= tmp_76_4_3_fu_1922_p2;
                tmp_76_4_4_reg_4242 <= tmp_76_4_4_fu_1928_p2;
                tmp_76_4_5_reg_4247 <= tmp_76_4_5_fu_1934_p2;
                tmp_76_4_6_reg_4252 <= tmp_76_4_6_fu_1940_p2;
                tmp_76_4_7_reg_4257 <= tmp_76_4_7_fu_1946_p2;
                tmp_76_4_8_reg_4262 <= tmp_76_4_8_fu_1952_p2;
                window_val_4_0_fu_250 <= window_val_4_0_2_fu_1879_p3;
                window_val_4_1_fu_254 <= window_val_4_0_fu_250;
                window_val_4_2_fu_258 <= window_val_4_1_fu_254;
                window_val_4_3_fu_262 <= window_val_4_2_fu_258;
                window_val_4_4_fu_266 <= window_val_4_3_fu_262;
                window_val_4_5_fu_270 <= window_val_4_4_fu_266;
                window_val_4_6_fu_274 <= window_val_4_5_fu_270;
                window_val_4_7_fu_278 <= window_val_4_6_fu_274;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it23) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it22)))) then
                countOnes_36_reg_4267 <= countOnes_36_fu_2024_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it24) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it23)))) then
                countOnes_38_reg_4277 <= countOnes_38_fu_2047_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it25) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it24)))) then
                countOnes_39_reg_4283 <= countOnes_39_fu_2059_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it26) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it25)))) then
                countOnes_41_reg_4293 <= countOnes_41_fu_2082_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it26)))) then
                countOnes_42_reg_4299 <= countOnes_42_fu_2094_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it28) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it27)))) then
                countOnes_44_reg_4309 <= countOnes_44_fu_2153_p3;
                tmp_76_5_1_reg_4315 <= tmp_76_5_1_fu_2161_p2;
                tmp_76_5_2_reg_4320 <= tmp_76_5_2_fu_2167_p2;
                tmp_76_5_3_reg_4325 <= tmp_76_5_3_fu_2173_p2;
                tmp_76_5_4_reg_4330 <= tmp_76_5_4_fu_2179_p2;
                tmp_76_5_5_reg_4335 <= tmp_76_5_5_fu_2185_p2;
                tmp_76_5_6_reg_4340 <= tmp_76_5_6_fu_2191_p2;
                tmp_76_5_7_reg_4345 <= tmp_76_5_7_fu_2197_p2;
                tmp_76_5_8_reg_4350 <= tmp_76_5_8_fu_2203_p2;
                window_val_5_0_fu_282 <= window_val_5_0_2_fu_2130_p3;
                window_val_5_1_fu_286 <= window_val_5_0_fu_282;
                window_val_5_2_fu_290 <= window_val_5_1_fu_286;
                window_val_5_3_fu_294 <= window_val_5_2_fu_290;
                window_val_5_4_fu_298 <= window_val_5_3_fu_294;
                window_val_5_5_fu_302 <= window_val_5_4_fu_298;
                window_val_5_6_fu_306 <= window_val_5_5_fu_302;
                window_val_5_7_fu_310 <= window_val_5_6_fu_306;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it28)))) then
                countOnes_45_reg_4355 <= countOnes_45_fu_2275_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it29)))) then
                countOnes_47_reg_4365 <= countOnes_47_fu_2298_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it30)))) then
                countOnes_48_reg_4371 <= countOnes_48_fu_2310_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it3)))) then
                countOnes_4_reg_3953 <= countOnes_4_fu_1049_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it31)))) then
                countOnes_50_reg_4381 <= countOnes_50_fu_2333_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it32)))) then
                countOnes_51_reg_4387 <= countOnes_51_fu_2345_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it34) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it33)))) then
                countOnes_53_reg_4397 <= countOnes_53_fu_2404_p3;
                tmp_76_6_1_reg_4403 <= tmp_76_6_1_fu_2412_p2;
                tmp_76_6_2_reg_4408 <= tmp_76_6_2_fu_2418_p2;
                tmp_76_6_3_reg_4413 <= tmp_76_6_3_fu_2424_p2;
                tmp_76_6_4_reg_4418 <= tmp_76_6_4_fu_2430_p2;
                tmp_76_6_5_reg_4423 <= tmp_76_6_5_fu_2436_p2;
                tmp_76_6_6_reg_4428 <= tmp_76_6_6_fu_2442_p2;
                tmp_76_6_7_reg_4433 <= tmp_76_6_7_fu_2448_p2;
                tmp_76_6_8_reg_4438 <= tmp_76_6_8_fu_2454_p2;
                window_val_6_0_fu_314 <= window_val_6_0_2_fu_2381_p3;
                window_val_6_1_fu_318 <= window_val_6_0_fu_314;
                window_val_6_2_fu_322 <= window_val_6_1_fu_318;
                window_val_6_3_fu_326 <= window_val_6_2_fu_322;
                window_val_6_4_fu_330 <= window_val_6_3_fu_326;
                window_val_6_5_fu_334 <= window_val_6_4_fu_330;
                window_val_6_6_fu_338 <= window_val_6_5_fu_334;
                window_val_6_7_fu_342 <= window_val_6_6_fu_338;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it35) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it34)))) then
                countOnes_54_reg_4443 <= countOnes_54_fu_2526_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it36) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it35)))) then
                countOnes_56_reg_4453 <= countOnes_56_fu_2549_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it37) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it36)))) then
                countOnes_57_reg_4459 <= countOnes_57_fu_2561_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it38) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it37)))) then
                countOnes_59_reg_4469 <= countOnes_59_fu_2584_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it39) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it38)))) then
                countOnes_60_reg_4475 <= countOnes_60_fu_2596_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it40) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it39)))) then
                countOnes_62_reg_4485 <= countOnes_62_fu_2689_p3;
                tmp_76_7_1_reg_4491 <= tmp_76_7_1_fu_2697_p2;
                tmp_76_7_2_reg_4496 <= tmp_76_7_2_fu_2703_p2;
                tmp_76_7_3_reg_4501 <= tmp_76_7_3_fu_2709_p2;
                tmp_76_7_4_reg_4506 <= tmp_76_7_4_fu_2715_p2;
                tmp_76_7_5_reg_4511 <= tmp_76_7_5_fu_2721_p2;
                tmp_76_7_6_reg_4516 <= tmp_76_7_6_fu_2727_p2;
                tmp_76_7_7_reg_4521 <= tmp_76_7_7_fu_2733_p2;
                tmp_76_7_8_reg_4526 <= tmp_76_7_8_fu_2739_p2;
                tmp_76_8_1_reg_4536 <= tmp_76_8_1_fu_2751_p2;
                tmp_76_8_2_reg_4541 <= tmp_76_8_2_fu_2757_p2;
                tmp_76_8_3_reg_4546 <= tmp_76_8_3_fu_2763_p2;
                tmp_76_8_4_reg_4551 <= tmp_76_8_4_fu_2769_p2;
                tmp_76_8_5_reg_4556 <= tmp_76_8_5_fu_2775_p2;
                tmp_76_8_6_reg_4561 <= tmp_76_8_6_fu_2781_p2;
                tmp_76_8_7_reg_4566 <= tmp_76_8_7_fu_2787_p2;
                tmp_76_8_8_reg_4571 <= tmp_76_8_8_fu_2793_p2;
                tmp_76_8_reg_4531 <= tmp_76_8_fu_2745_p2;
                window_val_7_0_fu_346 <= window_val_7_0_2_fu_2662_p3;
                window_val_7_1_fu_350 <= window_val_7_0_fu_346;
                window_val_7_2_fu_354 <= window_val_7_1_fu_350;
                window_val_7_3_fu_358 <= window_val_7_2_fu_354;
                window_val_7_4_fu_362 <= window_val_7_3_fu_358;
                window_val_7_5_fu_366 <= window_val_7_4_fu_362;
                window_val_7_6_fu_370 <= window_val_7_5_fu_366;
                window_val_7_7_fu_374 <= window_val_7_6_fu_370;
                window_val_8_0_fu_378 <= window_val_8_0_2_fu_2656_p3;
                window_val_8_1_fu_382 <= window_val_8_0_fu_378;
                window_val_8_2_fu_386 <= window_val_8_1_fu_382;
                window_val_8_3_fu_390 <= window_val_8_2_fu_386;
                window_val_8_4_fu_394 <= window_val_8_3_fu_390;
                window_val_8_5_fu_398 <= window_val_8_4_fu_394;
                window_val_8_6_fu_402 <= window_val_8_5_fu_398;
                window_val_8_7_fu_406 <= window_val_8_6_fu_402;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it40)))) then
                countOnes_63_reg_4576 <= countOnes_63_fu_2926_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it41)))) then
                countOnes_65_reg_4586 <= countOnes_65_fu_2949_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it42)))) then
                countOnes_66_reg_4592 <= countOnes_66_fu_2961_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it44) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it43)))) then
                countOnes_68_reg_4602 <= countOnes_68_fu_2984_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it45) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it44)))) then
                countOnes_69_reg_4608 <= countOnes_69_fu_2996_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it46) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it45)))) then
                countOnes_71_reg_4618 <= countOnes_71_fu_3019_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it47) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it46)))) then
                countOnes_72_reg_4624 <= countOnes_72_fu_3031_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it48) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it47)))) then
                countOnes_74_reg_4634 <= countOnes_74_fu_3054_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it49) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it48)))) then
                countOnes_75_reg_4640 <= countOnes_75_fu_3066_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it50) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it49)))) then
                countOnes_77_reg_4650 <= countOnes_77_fu_3089_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it51) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it50)))) then
                countOnes_78_reg_4656 <= countOnes_78_fu_3101_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it4)))) then
                countOnes_7_reg_3963 <= countOnes_7_fu_1120_p3;
                tmp_76_1_1_reg_3974 <= tmp_76_1_1_fu_1133_p2;
                tmp_76_1_2_reg_3979 <= tmp_76_1_2_fu_1139_p2;
                tmp_76_1_3_reg_3984 <= tmp_76_1_3_fu_1145_p2;
                tmp_76_1_4_reg_3989 <= tmp_76_1_4_fu_1151_p2;
                tmp_76_1_5_reg_3994 <= tmp_76_1_5_fu_1157_p2;
                tmp_76_1_6_reg_3999 <= tmp_76_1_6_fu_1163_p2;
                tmp_76_1_7_reg_4004 <= tmp_76_1_7_fu_1169_p2;
                tmp_76_1_8_reg_4009 <= tmp_76_1_8_fu_1175_p2;
                tmp_76_1_reg_3969 <= tmp_76_1_fu_1127_p2;
                window_val_1_0_fu_154 <= window_val_1_0_2_fu_1086_p3;
                window_val_1_1_fu_158 <= window_val_1_0_fu_154;
                window_val_1_2_fu_162 <= window_val_1_1_fu_158;
                window_val_1_3_fu_166 <= window_val_1_2_fu_162;
                window_val_1_4_fu_170 <= window_val_1_3_fu_166;
                window_val_1_5_fu_174 <= window_val_1_4_fu_170;
                window_val_1_6_fu_178 <= window_val_1_5_fu_174;
                window_val_1_7_fu_182 <= window_val_1_6_fu_178;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it5)))) then
                countOnes_9_reg_4014 <= countOnes_9_fu_1259_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then
                i_V_reg_3726 <= i_V_fu_656_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_s_fu_651_p2 = ap_const_lv1_0)))) then
                icmp7_reg_3736 <= icmp7_fu_677_p2;
                not_reg_3731 <= not_fu_662_p2;
                notrhs_reg_3741 <= notrhs_fu_683_p2;
                tmp_5_reg_3746 <= tmp_5_fu_689_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2)))) then
                lineBuff0_fu_114 <= return_value_9_reg_3809;
                lineBuff1_fu_110 <= lineBuffer_val_1_q0;
                lineBuff2_fu_106 <= lineBuffer_val_2_q0;
                lineBuff3_fu_102 <= lineBuffer_val_3_q0;
                lineBuff4_fu_98 <= lineBuffer_val_4_q0;
                lineBuff5_fu_94 <= lineBuffer_val_5_q0;
                lineBuff6_fu_90 <= lineBuffer_val_6_q0;
                lineBuff7_fu_86 <= lineBuffer_val_7_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it3)))) then
                lineBuff0_load_reg_3948 <= lineBuff0_fu_114;
                lineBuff1_load_reg_3943 <= lineBuff1_fu_110;
                lineBuff2_load_reg_3938 <= lineBuff2_fu_106;
                lineBuff3_load_reg_3933 <= lineBuff3_fu_102;
                lineBuff4_load_reg_3928 <= lineBuff4_fu_98;
                lineBuff5_load_reg_3923 <= lineBuff5_fu_94;
                lineBuff6_load_reg_3918 <= lineBuff6_fu_90;
                lineBuff7_load_reg_3913 <= lineBuff7_fu_86;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it1)))) then
                lineBuffer_val_1_addr_reg_3815 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_2_addr_reg_3821 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_3_addr_reg_3827 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_4_addr_reg_3833 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_5_addr_reg_3839 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_6_addr_reg_3845 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
                lineBuffer_val_7_addr_reg_3851 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
                return_value_9_reg_3809 <= lineBuffer_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = tmp_7_fu_706_p2)))) then
                not4_reg_3773 <= not4_fu_717_p2;
                not_or_cond_reg_3800 <= not_or_cond_fu_759_p2;
                or_cond_reg_3786 <= or_cond_fu_722_p2;
                tmp2_reg_3795 <= tmp2_fu_748_p2;
                tmp_3_reg_3790 <= tmp_3_fu_743_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)))) then
                not_tmp_s_reg_3857 <= not_tmp_s_fu_807_p2;
                tmp_76_0_1_reg_3862 <= tmp_76_0_1_fu_813_p2;
                tmp_76_0_2_reg_3872 <= tmp_76_0_2_fu_827_p2;
                tmp_76_0_3_reg_3877 <= tmp_76_0_3_fu_833_p2;
                tmp_76_0_4_reg_3882 <= tmp_76_0_4_fu_839_p2;
                tmp_76_0_5_reg_3887 <= tmp_76_0_5_fu_845_p2;
                tmp_76_0_6_reg_3892 <= tmp_76_0_6_fu_851_p2;
                tmp_76_0_7_reg_3897 <= tmp_76_0_7_fu_857_p2;
                tmp_76_0_8_reg_3902 <= tmp_76_0_8_fu_863_p2;
                tmp_77_0_1_reg_3867 <= tmp_77_0_1_fu_819_p3;
                window_val_0_0_fu_122 <= window_val_0_0_2_fu_800_p3;
                window_val_0_1_fu_126 <= window_val_0_0_fu_122;
                window_val_0_2_fu_130 <= window_val_0_1_fu_126;
                window_val_0_3_fu_134 <= window_val_0_2_fu_130;
                window_val_0_4_fu_138 <= window_val_0_3_fu_134;
                window_val_0_5_fu_142 <= window_val_0_4_fu_138;
                window_val_0_6_fu_146 <= window_val_0_5_fu_142;
                window_val_0_7_fu_150 <= window_val_0_6_fu_146;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not(ap_sig_bdd_39))) then
                op2_addr_i_i1_reg_3718 <= op2_addr_i_i1_fu_641_p2;
                op2_addr_i_i_reg_3713 <= op2_addr_i_i_fu_635_p2;
                op2_assign_1_reg_3708 <= op2_assign_1_fu_629_p2;
                op2_assign_reg_3703 <= op2_assign_fu_619_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_3764)) and not((ap_const_lv1_0 = or_cond_reg_3786)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then
                pixel_in_val_fu_118 <= src_data_stream_0_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it52) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it51)))) then
                tmp_4_reg_4662 <= tmp_4_fu_3118_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then
                tmp_6_reg_3751(0) <= tmp_6_fu_698_p1(0);
    tmp_6_reg_3751(1) <= tmp_6_fu_698_p1(1);
    tmp_6_reg_3751(2) <= tmp_6_fu_698_p1(2);
    tmp_6_reg_3751(3) <= tmp_6_fu_698_p1(3);
    tmp_6_reg_3751(4) <= tmp_6_fu_698_p1(4);
    tmp_6_reg_3751(5) <= tmp_6_fu_698_p1(5);
    tmp_6_reg_3751(6) <= tmp_6_fu_698_p1(6);
    tmp_6_reg_3751(7) <= tmp_6_fu_698_p1(7);
    tmp_6_reg_3751(8) <= tmp_6_fu_698_p1(8);
    tmp_6_reg_3751(9) <= tmp_6_fu_698_p1(9);
    tmp_6_reg_3751(10) <= tmp_6_fu_698_p1(10);
                tmp_7_reg_3764 <= tmp_7_fu_706_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it3)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it3))) then
                tmp_77_0_6_reg_3958 <= tmp_77_0_6_fu_1056_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it5)) and (ap_const_lv1_0 = tmp_76_1_2_reg_3979))) then
                tmp_77_1_2_reg_4019 <= tmp_77_1_2_fu_1266_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it8)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it8))) then
                tmp_77_1_8_reg_4041 <= tmp_77_1_8_fu_1342_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it10)) and (ap_const_lv1_0 = tmp_76_2_2_reg_4057))) then
                tmp_77_2_2_reg_4097 <= tmp_77_2_2_fu_1523_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it12)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it12))) then
                tmp_77_2_5_reg_4113 <= tmp_77_2_5_fu_1558_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it14)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it14))) then
                tmp_77_2_8_reg_4129 <= tmp_77_2_8_fu_1593_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it16)) and (ap_const_lv1_0 = tmp_76_3_2_reg_4145))) then
                tmp_77_3_2_reg_4185 <= tmp_77_3_2_fu_1774_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it18)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it18))) then
                tmp_77_3_5_reg_4200 <= tmp_77_3_5_fu_1814_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it20)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it20))) then
                tmp_77_3_8_reg_4216 <= tmp_77_3_8_fu_1849_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it23) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it22)) and (ap_const_lv1_0 = tmp_76_4_2_reg_4232))) then
                tmp_77_4_2_reg_4272 <= tmp_77_4_2_fu_2030_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it25) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it24)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it24))) then
                tmp_77_4_5_reg_4288 <= tmp_77_4_5_fu_2065_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it26)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it26))) then
                tmp_77_4_8_reg_4304 <= tmp_77_4_8_fu_2100_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it28)) and (ap_const_lv1_0 = tmp_76_5_2_reg_4320))) then
                tmp_77_5_2_reg_4360 <= tmp_77_5_2_fu_2281_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it30)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it30))) then
                tmp_77_5_5_reg_4376 <= tmp_77_5_5_fu_2316_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it32)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it32))) then
                tmp_77_5_8_reg_4392 <= tmp_77_5_8_fu_2351_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it35) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it34)) and (ap_const_lv1_0 = tmp_76_6_2_reg_4408))) then
                tmp_77_6_2_reg_4448 <= tmp_77_6_2_fu_2532_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it37) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it36)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it36))) then
                tmp_77_6_5_reg_4464 <= tmp_77_6_5_fu_2567_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it39) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it38)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it38))) then
                tmp_77_6_8_reg_4480 <= tmp_77_6_8_fu_2602_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it40)) and (ap_const_lv1_0 = tmp_76_7_2_reg_4496))) then
                tmp_77_7_2_reg_4581 <= tmp_77_7_2_fu_2932_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it42)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it42))) then
                tmp_77_7_5_reg_4597 <= tmp_77_7_5_fu_2967_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it45) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it44)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it44))) then
                tmp_77_7_8_reg_4613 <= tmp_77_7_8_fu_3002_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it47) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it46)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it46))) then
                tmp_77_8_2_reg_4629 <= tmp_77_8_2_fu_3037_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it49) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it48)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it48))) then
                tmp_77_8_5_reg_4645 <= tmp_77_8_5_fu_3072_p2;
            end if;
        end if;
    end process;
    tmp_6_reg_3751(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm , ap_sig_bdd_39 , tmp_s_fu_651_p2 , ap_reg_ppiten_pp0_it0 , ap_sig_bdd_83 , ap_reg_ppiten_pp0_it1 , ap_reg_ppiten_pp0_it52 , ap_sig_bdd_199 , ap_reg_ppiten_pp0_it53 , tmp_7_fu_706_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_39)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((tmp_s_fu_651_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it52)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_7_fu_706_p2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it52))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and (ap_const_lv1_0 = tmp_7_fu_706_p2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm, tmp_s_fu_651_p2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_s_fu_651_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, tmp_s_fu_651_p2)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_s_fu_651_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_199 assign process. --
    ap_sig_bdd_199_assign_proc : process(dst_data_stream_0_V_full_n, ap_reg_ppstg_tmp_7_reg_3764_pp0_it52, ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52)
    begin
                ap_sig_bdd_199 <= ((dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it52)) and not((ap_const_lv1_0 = ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52)));
    end process;


    -- ap_sig_bdd_39 assign process. --
    ap_sig_bdd_39_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_39 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_83 assign process. --
    ap_sig_bdd_83_assign_proc : process(src_data_stream_0_V_empty_n, tmp_7_reg_3764, or_cond_reg_3786)
    begin
                ap_sig_bdd_83 <= ((src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp_7_reg_3764)) and not((ap_const_lv1_0 = or_cond_reg_3786)));
    end process;

    countOnes_10_fu_1272_p3 <= 
        countOnes_9_reg_4014 when (ap_reg_ppstg_tmp_76_1_2_reg_3979_pp0_it6(0) = '1') else 
        tmp_77_1_2_reg_4019;
    countOnes_11_fu_1283_p3 <= 
        countOnes_10_fu_1272_p3 when (ap_reg_ppstg_tmp_76_1_3_reg_3984_pp0_it6(0) = '1') else 
        tmp_77_1_3_fu_1277_p2;
    countOnes_12_fu_1296_p3 <= 
        countOnes_11_fu_1283_p3 when (ap_reg_ppstg_tmp_76_1_4_reg_3989_pp0_it6(0) = '1') else 
        tmp_77_1_4_fu_1290_p2;
    countOnes_13_fu_1308_p3 <= 
        countOnes_12_reg_4024 when (ap_reg_ppstg_tmp_76_1_5_reg_3994_pp0_it7(0) = '1') else 
        tmp_77_1_5_fu_1303_p2;
    countOnes_14_cast_fu_1314_p1 <= std_logic_vector(resize(unsigned(countOnes_13_fu_1308_p3),5));
    countOnes_14_fu_1324_p3 <= 
        countOnes_14_cast_fu_1314_p1 when (ap_reg_ppstg_tmp_76_1_6_reg_3999_pp0_it7(0) = '1') else 
        tmp_77_1_6_fu_1318_p2;
    countOnes_15_fu_1336_p3 <= 
        countOnes_14_reg_4030 when (ap_reg_ppstg_tmp_76_1_7_reg_4004_pp0_it8(0) = '1') else 
        tmp_77_1_7_fu_1331_p2;
    countOnes_16_fu_1378_p3 <= 
        countOnes_15_reg_4036 when (ap_reg_ppstg_tmp_76_1_8_reg_4009_pp0_it9(0) = '1') else 
        tmp_77_1_8_reg_4041;
    countOnes_17_fu_1395_p3 <= 
        countOnes_16_fu_1378_p3 when (tmp_76_2_fu_1383_p2(0) = '1') else 
        tmp_77_2_fu_1389_p2;
    countOnes_18_fu_1517_p3 <= 
        countOnes_17_reg_4046 when (tmp_76_2_1_reg_4052(0) = '1') else 
        tmp_77_2_1_fu_1512_p2;
    countOnes_19_fu_1529_p3 <= 
        countOnes_18_reg_4092 when (ap_reg_ppstg_tmp_76_2_2_reg_4057_pp0_it11(0) = '1') else 
        tmp_77_2_2_reg_4097;
    countOnes_1_fu_984_p3 <= 
        countOnes_fu_972_p3 when (tmp_76_0_2_reg_3872(0) = '1') else 
        tmp_77_0_2_fu_978_p2;
    countOnes_20_fu_1540_p3 <= 
        countOnes_19_fu_1529_p3 when (ap_reg_ppstg_tmp_76_2_3_reg_4062_pp0_it11(0) = '1') else 
        tmp_77_2_3_fu_1534_p2;
    countOnes_21_fu_1552_p3 <= 
        countOnes_20_reg_4102 when (ap_reg_ppstg_tmp_76_2_4_reg_4067_pp0_it12(0) = '1') else 
        tmp_77_2_4_fu_1547_p2;
    countOnes_22_fu_1564_p3 <= 
        countOnes_21_reg_4108 when (ap_reg_ppstg_tmp_76_2_5_reg_4072_pp0_it13(0) = '1') else 
        tmp_77_2_5_reg_4113;
    countOnes_23_fu_1575_p3 <= 
        countOnes_22_fu_1564_p3 when (ap_reg_ppstg_tmp_76_2_6_reg_4077_pp0_it13(0) = '1') else 
        tmp_77_2_6_fu_1569_p2;
    countOnes_24_fu_1587_p3 <= 
        countOnes_23_reg_4118 when (ap_reg_ppstg_tmp_76_2_7_reg_4082_pp0_it14(0) = '1') else 
        tmp_77_2_7_fu_1582_p2;
    countOnes_25_fu_1629_p3 <= 
        countOnes_24_reg_4124 when (ap_reg_ppstg_tmp_76_2_8_reg_4087_pp0_it15(0) = '1') else 
        tmp_77_2_8_reg_4129;
    countOnes_26_fu_1646_p3 <= 
        countOnes_25_fu_1629_p3 when (tmp_76_3_fu_1634_p2(0) = '1') else 
        tmp_77_3_fu_1640_p2;
    countOnes_27_fu_1768_p3 <= 
        countOnes_26_reg_4134 when (tmp_76_3_1_reg_4140(0) = '1') else 
        tmp_77_3_1_fu_1763_p2;
    countOnes_28_fu_1780_p3 <= 
        countOnes_27_reg_4180 when (ap_reg_ppstg_tmp_76_3_2_reg_4145_pp0_it17(0) = '1') else 
        tmp_77_3_2_reg_4185;
    countOnes_29_fu_1791_p3 <= 
        countOnes_28_fu_1780_p3 when (ap_reg_ppstg_tmp_76_3_3_reg_4150_pp0_it17(0) = '1') else 
        tmp_77_3_3_fu_1785_p2;
    countOnes_2_cast_fu_991_p1 <= std_logic_vector(resize(unsigned(countOnes_1_fu_984_p3),3));
    countOnes_2_fu_1001_p3 <= 
        countOnes_2_cast_fu_991_p1 when (tmp_76_0_3_reg_3877(0) = '1') else 
        tmp_77_0_3_fu_995_p2;
    countOnes_30_cast_fu_1798_p1 <= std_logic_vector(resize(unsigned(countOnes_29_reg_4190),6));
    countOnes_30_fu_1807_p3 <= 
        countOnes_30_cast_fu_1798_p1 when (ap_reg_ppstg_tmp_76_3_4_reg_4155_pp0_it18(0) = '1') else 
        tmp_77_3_4_fu_1801_p2;
    countOnes_31_fu_1820_p3 <= 
        countOnes_30_reg_4195 when (ap_reg_ppstg_tmp_76_3_5_reg_4160_pp0_it19(0) = '1') else 
        tmp_77_3_5_reg_4200;
    countOnes_32_fu_1831_p3 <= 
        countOnes_31_fu_1820_p3 when (ap_reg_ppstg_tmp_76_3_6_reg_4165_pp0_it19(0) = '1') else 
        tmp_77_3_6_fu_1825_p2;
    countOnes_33_fu_1843_p3 <= 
        countOnes_32_reg_4205 when (ap_reg_ppstg_tmp_76_3_7_reg_4170_pp0_it20(0) = '1') else 
        tmp_77_3_7_fu_1838_p2;
    countOnes_34_fu_1885_p3 <= 
        countOnes_33_reg_4211 when (ap_reg_ppstg_tmp_76_3_8_reg_4175_pp0_it21(0) = '1') else 
        tmp_77_3_8_reg_4216;
    countOnes_35_fu_1902_p3 <= 
        countOnes_34_fu_1885_p3 when (tmp_76_4_fu_1890_p2(0) = '1') else 
        tmp_77_4_fu_1896_p2;
    countOnes_36_fu_2024_p3 <= 
        countOnes_35_reg_4221 when (tmp_76_4_1_reg_4227(0) = '1') else 
        tmp_77_4_1_fu_2019_p2;
    countOnes_37_fu_2036_p3 <= 
        countOnes_36_reg_4267 when (ap_reg_ppstg_tmp_76_4_2_reg_4232_pp0_it23(0) = '1') else 
        tmp_77_4_2_reg_4272;
    countOnes_38_fu_2047_p3 <= 
        countOnes_37_fu_2036_p3 when (ap_reg_ppstg_tmp_76_4_3_reg_4237_pp0_it23(0) = '1') else 
        tmp_77_4_3_fu_2041_p2;
    countOnes_39_fu_2059_p3 <= 
        countOnes_38_reg_4277 when (ap_reg_ppstg_tmp_76_4_4_reg_4242_pp0_it24(0) = '1') else 
        tmp_77_4_4_fu_2054_p2;
    countOnes_3_fu_1037_p3 <= 
        countOnes_2_reg_3907 when (ap_reg_ppstg_tmp_76_0_4_reg_3882_pp0_it3(0) = '1') else 
        tmp_77_0_4_fu_1032_p2;
    countOnes_40_fu_2071_p3 <= 
        countOnes_39_reg_4283 when (ap_reg_ppstg_tmp_76_4_5_reg_4247_pp0_it25(0) = '1') else 
        tmp_77_4_5_reg_4288;
    countOnes_41_fu_2082_p3 <= 
        countOnes_40_fu_2071_p3 when (ap_reg_ppstg_tmp_76_4_6_reg_4252_pp0_it25(0) = '1') else 
        tmp_77_4_6_fu_2076_p2;
    countOnes_42_fu_2094_p3 <= 
        countOnes_41_reg_4293 when (ap_reg_ppstg_tmp_76_4_7_reg_4257_pp0_it26(0) = '1') else 
        tmp_77_4_7_fu_2089_p2;
    countOnes_43_fu_2136_p3 <= 
        countOnes_42_reg_4299 when (ap_reg_ppstg_tmp_76_4_8_reg_4262_pp0_it27(0) = '1') else 
        tmp_77_4_8_reg_4304;
    countOnes_44_fu_2153_p3 <= 
        countOnes_43_fu_2136_p3 when (tmp_76_5_fu_2141_p2(0) = '1') else 
        tmp_77_5_fu_2147_p2;
    countOnes_45_fu_2275_p3 <= 
        countOnes_44_reg_4309 when (tmp_76_5_1_reg_4315(0) = '1') else 
        tmp_77_5_1_fu_2270_p2;
    countOnes_46_fu_2287_p3 <= 
        countOnes_45_reg_4355 when (ap_reg_ppstg_tmp_76_5_2_reg_4320_pp0_it29(0) = '1') else 
        tmp_77_5_2_reg_4360;
    countOnes_47_fu_2298_p3 <= 
        countOnes_46_fu_2287_p3 when (ap_reg_ppstg_tmp_76_5_3_reg_4325_pp0_it29(0) = '1') else 
        tmp_77_5_3_fu_2292_p2;
    countOnes_48_fu_2310_p3 <= 
        countOnes_47_reg_4365 when (ap_reg_ppstg_tmp_76_5_4_reg_4330_pp0_it30(0) = '1') else 
        tmp_77_5_4_fu_2305_p2;
    countOnes_49_fu_2322_p3 <= 
        countOnes_48_reg_4371 when (ap_reg_ppstg_tmp_76_5_5_reg_4335_pp0_it31(0) = '1') else 
        tmp_77_5_5_reg_4376;
    countOnes_4_fu_1049_p3 <= 
        countOnes_3_fu_1037_p3 when (ap_reg_ppstg_tmp_76_0_5_reg_3887_pp0_it3(0) = '1') else 
        tmp_77_0_5_fu_1043_p2;
    countOnes_50_fu_2333_p3 <= 
        countOnes_49_fu_2322_p3 when (ap_reg_ppstg_tmp_76_5_6_reg_4340_pp0_it31(0) = '1') else 
        tmp_77_5_6_fu_2327_p2;
    countOnes_51_fu_2345_p3 <= 
        countOnes_50_reg_4381 when (ap_reg_ppstg_tmp_76_5_7_reg_4345_pp0_it32(0) = '1') else 
        tmp_77_5_7_fu_2340_p2;
    countOnes_52_fu_2387_p3 <= 
        countOnes_51_reg_4387 when (ap_reg_ppstg_tmp_76_5_8_reg_4350_pp0_it33(0) = '1') else 
        tmp_77_5_8_reg_4392;
    countOnes_53_fu_2404_p3 <= 
        countOnes_52_fu_2387_p3 when (tmp_76_6_fu_2392_p2(0) = '1') else 
        tmp_77_6_fu_2398_p2;
    countOnes_54_fu_2526_p3 <= 
        countOnes_53_reg_4397 when (tmp_76_6_1_reg_4403(0) = '1') else 
        tmp_77_6_1_fu_2521_p2;
    countOnes_55_fu_2538_p3 <= 
        countOnes_54_reg_4443 when (ap_reg_ppstg_tmp_76_6_2_reg_4408_pp0_it35(0) = '1') else 
        tmp_77_6_2_reg_4448;
    countOnes_56_fu_2549_p3 <= 
        countOnes_55_fu_2538_p3 when (ap_reg_ppstg_tmp_76_6_3_reg_4413_pp0_it35(0) = '1') else 
        tmp_77_6_3_fu_2543_p2;
    countOnes_57_fu_2561_p3 <= 
        countOnes_56_reg_4453 when (ap_reg_ppstg_tmp_76_6_4_reg_4418_pp0_it36(0) = '1') else 
        tmp_77_6_4_fu_2556_p2;
    countOnes_58_fu_2573_p3 <= 
        countOnes_57_reg_4459 when (ap_reg_ppstg_tmp_76_6_5_reg_4423_pp0_it37(0) = '1') else 
        tmp_77_6_5_reg_4464;
    countOnes_59_fu_2584_p3 <= 
        countOnes_58_fu_2573_p3 when (ap_reg_ppstg_tmp_76_6_6_reg_4428_pp0_it37(0) = '1') else 
        tmp_77_6_6_fu_2578_p2;
    countOnes_5_fu_1092_p3 <= 
        countOnes_4_reg_3953 when (ap_reg_ppstg_tmp_76_0_6_reg_3892_pp0_it4(0) = '1') else 
        tmp_77_0_6_reg_3958;
    countOnes_60_fu_2596_p3 <= 
        countOnes_59_reg_4469 when (ap_reg_ppstg_tmp_76_6_7_reg_4433_pp0_it38(0) = '1') else 
        tmp_77_6_7_fu_2591_p2;
    countOnes_61_fu_2668_p3 <= 
        countOnes_60_reg_4475 when (ap_reg_ppstg_tmp_76_6_8_reg_4438_pp0_it39(0) = '1') else 
        tmp_77_6_8_reg_4480;
    countOnes_62_cast_fu_2673_p1 <= std_logic_vector(resize(unsigned(countOnes_61_fu_2668_p3),7));
    countOnes_62_fu_2689_p3 <= 
        countOnes_62_cast_fu_2673_p1 when (tmp_76_7_fu_2677_p2(0) = '1') else 
        tmp_77_7_fu_2683_p2;
    countOnes_63_fu_2926_p3 <= 
        countOnes_62_reg_4485 when (tmp_76_7_1_reg_4491(0) = '1') else 
        tmp_77_7_1_fu_2921_p2;
    countOnes_64_fu_2938_p3 <= 
        countOnes_63_reg_4576 when (ap_reg_ppstg_tmp_76_7_2_reg_4496_pp0_it41(0) = '1') else 
        tmp_77_7_2_reg_4581;
    countOnes_65_fu_2949_p3 <= 
        countOnes_64_fu_2938_p3 when (ap_reg_ppstg_tmp_76_7_3_reg_4501_pp0_it41(0) = '1') else 
        tmp_77_7_3_fu_2943_p2;
    countOnes_66_fu_2961_p3 <= 
        countOnes_65_reg_4586 when (ap_reg_ppstg_tmp_76_7_4_reg_4506_pp0_it42(0) = '1') else 
        tmp_77_7_4_fu_2956_p2;
    countOnes_67_fu_2973_p3 <= 
        countOnes_66_reg_4592 when (ap_reg_ppstg_tmp_76_7_5_reg_4511_pp0_it43(0) = '1') else 
        tmp_77_7_5_reg_4597;
    countOnes_68_fu_2984_p3 <= 
        countOnes_67_fu_2973_p3 when (ap_reg_ppstg_tmp_76_7_6_reg_4516_pp0_it43(0) = '1') else 
        tmp_77_7_6_fu_2978_p2;
    countOnes_69_fu_2996_p3 <= 
        countOnes_68_reg_4602 when (ap_reg_ppstg_tmp_76_7_7_reg_4521_pp0_it44(0) = '1') else 
        tmp_77_7_7_fu_2991_p2;
    countOnes_6_cast_fu_1097_p1 <= std_logic_vector(resize(unsigned(countOnes_5_fu_1092_p3),4));
    countOnes_6_fu_1107_p3 <= 
        countOnes_6_cast_fu_1097_p1 when (ap_reg_ppstg_tmp_76_0_7_reg_3897_pp0_it4(0) = '1') else 
        tmp_77_0_7_fu_1101_p2;
    countOnes_70_fu_3008_p3 <= 
        countOnes_69_reg_4608 when (ap_reg_ppstg_tmp_76_7_8_reg_4526_pp0_it45(0) = '1') else 
        tmp_77_7_8_reg_4613;
    countOnes_71_fu_3019_p3 <= 
        countOnes_70_fu_3008_p3 when (ap_reg_ppstg_tmp_76_8_reg_4531_pp0_it45(0) = '1') else 
        tmp_77_8_fu_3013_p2;
    countOnes_72_fu_3031_p3 <= 
        countOnes_71_reg_4618 when (ap_reg_ppstg_tmp_76_8_1_reg_4536_pp0_it46(0) = '1') else 
        tmp_77_8_1_fu_3026_p2;
    countOnes_73_fu_3043_p3 <= 
        countOnes_72_reg_4624 when (ap_reg_ppstg_tmp_76_8_2_reg_4541_pp0_it47(0) = '1') else 
        tmp_77_8_2_reg_4629;
    countOnes_74_fu_3054_p3 <= 
        countOnes_73_fu_3043_p3 when (ap_reg_ppstg_tmp_76_8_3_reg_4546_pp0_it47(0) = '1') else 
        tmp_77_8_3_fu_3048_p2;
    countOnes_75_fu_3066_p3 <= 
        countOnes_74_reg_4634 when (ap_reg_ppstg_tmp_76_8_4_reg_4551_pp0_it48(0) = '1') else 
        tmp_77_8_4_fu_3061_p2;
    countOnes_76_fu_3078_p3 <= 
        countOnes_75_reg_4640 when (ap_reg_ppstg_tmp_76_8_5_reg_4556_pp0_it49(0) = '1') else 
        tmp_77_8_5_reg_4645;
    countOnes_77_fu_3089_p3 <= 
        countOnes_76_fu_3078_p3 when (ap_reg_ppstg_tmp_76_8_6_reg_4561_pp0_it49(0) = '1') else 
        tmp_77_8_6_fu_3083_p2;
    countOnes_78_fu_3101_p3 <= 
        countOnes_77_reg_4650 when (ap_reg_ppstg_tmp_76_8_7_reg_4566_pp0_it50(0) = '1') else 
        tmp_77_8_7_fu_3096_p2;
    countOnes_79_fu_3112_p3 <= 
        countOnes_78_reg_4656 when (ap_reg_ppstg_tmp_76_8_8_reg_4571_pp0_it51(0) = '1') else 
        tmp_77_8_8_fu_3107_p2;
    countOnes_7_fu_1120_p3 <= 
        countOnes_6_fu_1107_p3 when (ap_reg_ppstg_tmp_76_0_8_reg_3902_pp0_it4(0) = '1') else 
        tmp_77_0_8_fu_1114_p2;
    countOnes_8_fu_1247_p3 <= 
        countOnes_7_reg_3963 when (tmp_76_1_reg_3969(0) = '1') else 
        tmp_77_1_fu_1242_p2;
    countOnes_9_fu_1259_p3 <= 
        countOnes_8_fu_1247_p3 when (tmp_76_1_1_reg_3974(0) = '1') else 
        tmp_77_1_1_fu_1253_p2;
    countOnes_cast_fu_969_p1 <= std_logic_vector(resize(unsigned(not_tmp_s_reg_3857),2));
    countOnes_fu_972_p3 <= 
        countOnes_cast_fu_969_p1 when (tmp_76_0_1_reg_3862(0) = '1') else 
        tmp_77_0_1_reg_3867;
    
    pixel_out_val_fu_3133_p2_temp <= signed(pixel_out_val_fu_3133_p2);
    dst_data_stream_0_V_din <= std_logic_vector(resize(pixel_out_val_fu_3133_p2_temp,8));


    -- dst_data_stream_0_V_write assign process. --
    dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_7_reg_3764_pp0_it52, ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it52)) and not((ap_const_lv1_0 = ap_reg_ppstg_not_or_cond_reg_3800_pp0_it52)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
            dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    i_V_fu_656_p2 <= std_logic_vector(unsigned(t_V_3_reg_592) + unsigned(ap_const_lv12_1));
    icmp7_fu_677_p2 <= "1" when (tr6_fu_667_p4 = ap_const_lv9_0) else "0";
    icmp_fu_737_p2 <= "1" when (tr_fu_727_p4 = ap_const_lv8_0) else "0";
    j_V_fu_711_p2 <= std_logic_vector(unsigned(t_V_reg_603) + unsigned(ap_const_lv11_1));
    lineBuffer_val_0_address0 <= tmp_6_reg_3751(11 - 1 downto 0);
    lineBuffer_val_0_address1 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);

    -- lineBuffer_val_0_ce0 assign process. --
    lineBuffer_val_0_ce0_assign_proc : process(ap_CS_fsm, tmp_7_reg_3764, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, not4_reg_3773)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_3764)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = not4_reg_3773)))) then 
            lineBuffer_val_0_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_0_ce1 assign process. --
    lineBuffer_val_0_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_or_cond_reg_3786_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3786_pp0_it1)))) then 
            lineBuffer_val_0_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_0_d1 <= pixel_in_val_fu_118;

    -- lineBuffer_val_0_we1 assign process. --
    lineBuffer_val_0_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_or_cond_reg_3786_pp0_it1)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_reg_3786_pp0_it1))))) then 
            lineBuffer_val_0_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_1_address0 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_1_address1 <= lineBuffer_val_1_addr_reg_3815;

    -- lineBuffer_val_1_ce0 assign process. --
    lineBuffer_val_1_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_not4_reg_3773_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it1)))) then 
            lineBuffer_val_1_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_1_ce1 assign process. --
    lineBuffer_val_1_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2)))) then 
            lineBuffer_val_1_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_1_d1 <= return_value_9_reg_3809;

    -- lineBuffer_val_1_we1 assign process. --
    lineBuffer_val_1_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2))))) then 
            lineBuffer_val_1_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_2_address0 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_2_address1 <= lineBuffer_val_2_addr_reg_3821;

    -- lineBuffer_val_2_ce0 assign process. --
    lineBuffer_val_2_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_not4_reg_3773_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it1)))) then 
            lineBuffer_val_2_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_2_ce1 assign process. --
    lineBuffer_val_2_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2)))) then 
            lineBuffer_val_2_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_2_d1 <= lineBuffer_val_1_q0;

    -- lineBuffer_val_2_we1 assign process. --
    lineBuffer_val_2_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2))))) then 
            lineBuffer_val_2_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_3_address0 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_3_address1 <= lineBuffer_val_3_addr_reg_3827;

    -- lineBuffer_val_3_ce0 assign process. --
    lineBuffer_val_3_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_not4_reg_3773_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it1)))) then 
            lineBuffer_val_3_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_3_ce1 assign process. --
    lineBuffer_val_3_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2)))) then 
            lineBuffer_val_3_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_3_d1 <= lineBuffer_val_2_q0;

    -- lineBuffer_val_3_we1 assign process. --
    lineBuffer_val_3_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2))))) then 
            lineBuffer_val_3_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_4_address0 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_4_address1 <= lineBuffer_val_4_addr_reg_3833;

    -- lineBuffer_val_4_ce0 assign process. --
    lineBuffer_val_4_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_not4_reg_3773_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it1)))) then 
            lineBuffer_val_4_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_4_ce1 assign process. --
    lineBuffer_val_4_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2)))) then 
            lineBuffer_val_4_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_4_d1 <= lineBuffer_val_3_q0;

    -- lineBuffer_val_4_we1 assign process. --
    lineBuffer_val_4_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2))))) then 
            lineBuffer_val_4_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_5_address0 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_5_address1 <= lineBuffer_val_5_addr_reg_3839;

    -- lineBuffer_val_5_ce0 assign process. --
    lineBuffer_val_5_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_not4_reg_3773_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it1)))) then 
            lineBuffer_val_5_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_5_ce1 assign process. --
    lineBuffer_val_5_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2)))) then 
            lineBuffer_val_5_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_5_d1 <= lineBuffer_val_4_q0;

    -- lineBuffer_val_5_we1 assign process. --
    lineBuffer_val_5_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2))))) then 
            lineBuffer_val_5_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_6_address0 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_6_address1 <= lineBuffer_val_6_addr_reg_3845;

    -- lineBuffer_val_6_ce0 assign process. --
    lineBuffer_val_6_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_not4_reg_3773_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it1)))) then 
            lineBuffer_val_6_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_6_ce1 assign process. --
    lineBuffer_val_6_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2)))) then 
            lineBuffer_val_6_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_6_d1 <= lineBuffer_val_5_q0;

    -- lineBuffer_val_6_we1 assign process. --
    lineBuffer_val_6_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2))))) then 
            lineBuffer_val_6_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_7_address0 <= ap_reg_ppstg_tmp_6_reg_3751_pp0_it1(11 - 1 downto 0);
    lineBuffer_val_7_address1 <= lineBuffer_val_7_addr_reg_3851;

    -- lineBuffer_val_7_ce0 assign process. --
    lineBuffer_val_7_ce0_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it1, ap_reg_ppstg_not4_reg_3773_pp0_it1)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it1)))) then 
            lineBuffer_val_7_ce0 <= ap_const_logic_1;
        else 
            lineBuffer_val_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- lineBuffer_val_7_ce1 assign process. --
    lineBuffer_val_7_ce1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2)))) then 
            lineBuffer_val_7_ce1 <= ap_const_logic_1;
        else 
            lineBuffer_val_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    lineBuffer_val_7_d1 <= lineBuffer_val_6_q0;

    -- lineBuffer_val_7_we1 assign process. --
    lineBuffer_val_7_we1_assign_proc : process(ap_CS_fsm, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53, ap_reg_ppstg_tmp_7_reg_3764_pp0_it2, ap_reg_ppstg_not4_reg_3773_pp0_it2)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_3764_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_not4_reg_3773_pp0_it2))))) then 
            lineBuffer_val_7_we1 <= ap_const_logic_1;
        else 
            lineBuffer_val_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not4_fu_717_p2 <= "1" when (unsigned(t_V_7_cast_fu_694_p1) < unsigned(src_cols_V_read)) else "0";
    not_fu_662_p2 <= "1" when (unsigned(t_V_3_reg_592) < unsigned(src_rows_V_read)) else "0";
    not_or_cond_fu_759_p2 <= (notrhs_reg_3741 and notlhs_fu_753_p2);
    not_tmp_s_fu_807_p2 <= "0" when (window_val_0_0_2_fu_800_p3 = ap_const_lv8_0) else "1";
    notlhs_fu_753_p2 <= "0" when (t_V_reg_603 = ap_const_lv11_0) else "1";
    notrhs_fu_683_p2 <= "0" when (t_V_3_reg_592 = ap_const_lv12_0) else "1";
    op2_addr_i_i1_fu_641_p2 <= std_logic_vector(unsigned(retval_i_cast_fu_625_p1) + unsigned(ap_const_lv13_1FFF));
    op2_addr_i_i_fu_635_p2 <= std_logic_vector(unsigned(retval_i4_cast_fu_615_p1) + unsigned(ap_const_lv13_1FFF));
    op2_assign_1_fu_629_p2 <= std_logic_vector(unsigned(retval_i_cast_fu_625_p1) + unsigned(ap_const_lv13_1));
    op2_assign_fu_619_p2 <= std_logic_vector(unsigned(retval_i4_cast_fu_615_p1) + unsigned(ap_const_lv13_1));
    or_cond_fu_722_p2 <= (not_reg_3731 and not4_fu_717_p2);
    pixel_out_val_fu_3133_p2 <= (tmp3_fu_3128_p2 or ap_reg_ppstg_tmp2_reg_3795_pp0_it52);
    retval_i4_cast_fu_615_p1 <= std_logic_vector(resize(unsigned(src_rows_V_read),13));
    retval_i_cast_fu_625_p1 <= std_logic_vector(resize(unsigned(src_cols_V_read),13));

    -- src_data_stream_0_V_read assign process. --
    src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm, tmp_7_reg_3764, or_cond_reg_3786, ap_sig_bdd_83, ap_reg_ppiten_pp0_it1, ap_sig_bdd_199, ap_reg_ppiten_pp0_it53)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_3764)) and not((ap_const_lv1_0 = or_cond_reg_3786)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_83 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_199 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it53)))))) then 
            src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;

    t_V_7_cast_fu_694_p1 <= std_logic_vector(resize(unsigned(t_V_reg_603),12));
    tmp2_fu_748_p2 <= (icmp7_reg_3736 or icmp_fu_737_p2);
    tmp3_fu_3128_p2 <= (tmp4_fu_3124_p2 or tmp_5_reg_3746);
    tmp4_fu_3124_p2 <= (ap_reg_ppstg_tmp_3_reg_3790_pp0_it52 or tmp_4_reg_4662);
    tmp_3_fu_743_p2 <= "1" when (unsigned(tmp_55_cast_fu_702_p1) > unsigned(op2_addr_i_i1_reg_3718)) else "0";
    tmp_4_fu_3118_p2 <= "1" when (unsigned(countOnes_79_fu_3112_p3) > unsigned(ap_const_lv7_29)) else "0";
    tmp_55_cast_fu_702_p1 <= std_logic_vector(resize(unsigned(t_V_reg_603),13));
    tmp_5_fu_689_p2 <= "1" when (unsigned(tmp_cast_fu_647_p1) > unsigned(op2_addr_i_i_reg_3713)) else "0";
    tmp_6_fu_698_p1 <= std_logic_vector(resize(unsigned(t_V_reg_603),64));
    tmp_76_0_1_fu_813_p2 <= "1" when (window_val_0_0_fu_122 = ap_const_lv8_0) else "0";
    tmp_76_0_2_fu_827_p2 <= "1" when (window_val_0_1_fu_126 = ap_const_lv8_0) else "0";
    tmp_76_0_3_fu_833_p2 <= "1" when (window_val_0_2_fu_130 = ap_const_lv8_0) else "0";
    tmp_76_0_4_fu_839_p2 <= "1" when (window_val_0_3_fu_134 = ap_const_lv8_0) else "0";
    tmp_76_0_5_fu_845_p2 <= "1" when (window_val_0_4_fu_138 = ap_const_lv8_0) else "0";
    tmp_76_0_6_fu_851_p2 <= "1" when (window_val_0_5_fu_142 = ap_const_lv8_0) else "0";
    tmp_76_0_7_fu_857_p2 <= "1" when (window_val_0_6_fu_146 = ap_const_lv8_0) else "0";
    tmp_76_0_8_fu_863_p2 <= "1" when (window_val_0_7_fu_150 = ap_const_lv8_0) else "0";
    tmp_76_1_1_fu_1133_p2 <= "1" when (window_val_1_0_fu_154 = ap_const_lv8_0) else "0";
    tmp_76_1_2_fu_1139_p2 <= "1" when (window_val_1_1_fu_158 = ap_const_lv8_0) else "0";
    tmp_76_1_3_fu_1145_p2 <= "1" when (window_val_1_2_fu_162 = ap_const_lv8_0) else "0";
    tmp_76_1_4_fu_1151_p2 <= "1" when (window_val_1_3_fu_166 = ap_const_lv8_0) else "0";
    tmp_76_1_5_fu_1157_p2 <= "1" when (window_val_1_4_fu_170 = ap_const_lv8_0) else "0";
    tmp_76_1_6_fu_1163_p2 <= "1" when (window_val_1_5_fu_174 = ap_const_lv8_0) else "0";
    tmp_76_1_7_fu_1169_p2 <= "1" when (window_val_1_6_fu_178 = ap_const_lv8_0) else "0";
    tmp_76_1_8_fu_1175_p2 <= "1" when (window_val_1_7_fu_182 = ap_const_lv8_0) else "0";
    tmp_76_1_fu_1127_p2 <= "1" when (window_val_1_0_2_fu_1086_p3 = ap_const_lv8_0) else "0";
    tmp_76_2_1_fu_1403_p2 <= "1" when (window_val_2_0_fu_186 = ap_const_lv8_0) else "0";
    tmp_76_2_2_fu_1409_p2 <= "1" when (window_val_2_1_fu_190 = ap_const_lv8_0) else "0";
    tmp_76_2_3_fu_1415_p2 <= "1" when (window_val_2_2_fu_194 = ap_const_lv8_0) else "0";
    tmp_76_2_4_fu_1421_p2 <= "1" when (window_val_2_3_fu_198 = ap_const_lv8_0) else "0";
    tmp_76_2_5_fu_1427_p2 <= "1" when (window_val_2_4_fu_202 = ap_const_lv8_0) else "0";
    tmp_76_2_6_fu_1433_p2 <= "1" when (window_val_2_5_fu_206 = ap_const_lv8_0) else "0";
    tmp_76_2_7_fu_1439_p2 <= "1" when (window_val_2_6_fu_210 = ap_const_lv8_0) else "0";
    tmp_76_2_8_fu_1445_p2 <= "1" when (window_val_2_7_fu_214 = ap_const_lv8_0) else "0";
    tmp_76_2_fu_1383_p2 <= "1" when (window_val_2_0_2_fu_1372_p3 = ap_const_lv8_0) else "0";
    tmp_76_3_1_fu_1654_p2 <= "1" when (window_val_3_0_fu_218 = ap_const_lv8_0) else "0";
    tmp_76_3_2_fu_1660_p2 <= "1" when (window_val_3_1_fu_222 = ap_const_lv8_0) else "0";
    tmp_76_3_3_fu_1666_p2 <= "1" when (window_val_3_2_fu_226 = ap_const_lv8_0) else "0";
    tmp_76_3_4_fu_1672_p2 <= "1" when (window_val_3_3_fu_230 = ap_const_lv8_0) else "0";
    tmp_76_3_5_fu_1678_p2 <= "1" when (window_val_3_4_fu_234 = ap_const_lv8_0) else "0";
    tmp_76_3_6_fu_1684_p2 <= "1" when (window_val_3_5_fu_238 = ap_const_lv8_0) else "0";
    tmp_76_3_7_fu_1690_p2 <= "1" when (window_val_3_6_fu_242 = ap_const_lv8_0) else "0";
    tmp_76_3_8_fu_1696_p2 <= "1" when (window_val_3_7_fu_246 = ap_const_lv8_0) else "0";
    tmp_76_3_fu_1634_p2 <= "1" when (window_val_3_0_2_fu_1623_p3 = ap_const_lv8_0) else "0";
    tmp_76_4_1_fu_1910_p2 <= "1" when (window_val_4_0_fu_250 = ap_const_lv8_0) else "0";
    tmp_76_4_2_fu_1916_p2 <= "1" when (window_val_4_1_fu_254 = ap_const_lv8_0) else "0";
    tmp_76_4_3_fu_1922_p2 <= "1" when (window_val_4_2_fu_258 = ap_const_lv8_0) else "0";
    tmp_76_4_4_fu_1928_p2 <= "1" when (window_val_4_3_fu_262 = ap_const_lv8_0) else "0";
    tmp_76_4_5_fu_1934_p2 <= "1" when (window_val_4_4_fu_266 = ap_const_lv8_0) else "0";
    tmp_76_4_6_fu_1940_p2 <= "1" when (window_val_4_5_fu_270 = ap_const_lv8_0) else "0";
    tmp_76_4_7_fu_1946_p2 <= "1" when (window_val_4_6_fu_274 = ap_const_lv8_0) else "0";
    tmp_76_4_8_fu_1952_p2 <= "1" when (window_val_4_7_fu_278 = ap_const_lv8_0) else "0";
    tmp_76_4_fu_1890_p2 <= "1" when (window_val_4_0_2_fu_1879_p3 = ap_const_lv8_0) else "0";
    tmp_76_5_1_fu_2161_p2 <= "1" when (window_val_5_0_fu_282 = ap_const_lv8_0) else "0";
    tmp_76_5_2_fu_2167_p2 <= "1" when (window_val_5_1_fu_286 = ap_const_lv8_0) else "0";
    tmp_76_5_3_fu_2173_p2 <= "1" when (window_val_5_2_fu_290 = ap_const_lv8_0) else "0";
    tmp_76_5_4_fu_2179_p2 <= "1" when (window_val_5_3_fu_294 = ap_const_lv8_0) else "0";
    tmp_76_5_5_fu_2185_p2 <= "1" when (window_val_5_4_fu_298 = ap_const_lv8_0) else "0";
    tmp_76_5_6_fu_2191_p2 <= "1" when (window_val_5_5_fu_302 = ap_const_lv8_0) else "0";
    tmp_76_5_7_fu_2197_p2 <= "1" when (window_val_5_6_fu_306 = ap_const_lv8_0) else "0";
    tmp_76_5_8_fu_2203_p2 <= "1" when (window_val_5_7_fu_310 = ap_const_lv8_0) else "0";
    tmp_76_5_fu_2141_p2 <= "1" when (window_val_5_0_2_fu_2130_p3 = ap_const_lv8_0) else "0";
    tmp_76_6_1_fu_2412_p2 <= "1" when (window_val_6_0_fu_314 = ap_const_lv8_0) else "0";
    tmp_76_6_2_fu_2418_p2 <= "1" when (window_val_6_1_fu_318 = ap_const_lv8_0) else "0";
    tmp_76_6_3_fu_2424_p2 <= "1" when (window_val_6_2_fu_322 = ap_const_lv8_0) else "0";
    tmp_76_6_4_fu_2430_p2 <= "1" when (window_val_6_3_fu_326 = ap_const_lv8_0) else "0";
    tmp_76_6_5_fu_2436_p2 <= "1" when (window_val_6_4_fu_330 = ap_const_lv8_0) else "0";
    tmp_76_6_6_fu_2442_p2 <= "1" when (window_val_6_5_fu_334 = ap_const_lv8_0) else "0";
    tmp_76_6_7_fu_2448_p2 <= "1" when (window_val_6_6_fu_338 = ap_const_lv8_0) else "0";
    tmp_76_6_8_fu_2454_p2 <= "1" when (window_val_6_7_fu_342 = ap_const_lv8_0) else "0";
    tmp_76_6_fu_2392_p2 <= "1" when (window_val_6_0_2_fu_2381_p3 = ap_const_lv8_0) else "0";
    tmp_76_7_1_fu_2697_p2 <= "1" when (window_val_7_0_fu_346 = ap_const_lv8_0) else "0";
    tmp_76_7_2_fu_2703_p2 <= "1" when (window_val_7_1_fu_350 = ap_const_lv8_0) else "0";
    tmp_76_7_3_fu_2709_p2 <= "1" when (window_val_7_2_fu_354 = ap_const_lv8_0) else "0";
    tmp_76_7_4_fu_2715_p2 <= "1" when (window_val_7_3_fu_358 = ap_const_lv8_0) else "0";
    tmp_76_7_5_fu_2721_p2 <= "1" when (window_val_7_4_fu_362 = ap_const_lv8_0) else "0";
    tmp_76_7_6_fu_2727_p2 <= "1" when (window_val_7_5_fu_366 = ap_const_lv8_0) else "0";
    tmp_76_7_7_fu_2733_p2 <= "1" when (window_val_7_6_fu_370 = ap_const_lv8_0) else "0";
    tmp_76_7_8_fu_2739_p2 <= "1" when (window_val_7_7_fu_374 = ap_const_lv8_0) else "0";
    tmp_76_7_fu_2677_p2 <= "1" when (window_val_7_0_2_fu_2662_p3 = ap_const_lv8_0) else "0";
    tmp_76_8_1_fu_2751_p2 <= "1" when (window_val_8_0_fu_378 = ap_const_lv8_0) else "0";
    tmp_76_8_2_fu_2757_p2 <= "1" when (window_val_8_1_fu_382 = ap_const_lv8_0) else "0";
    tmp_76_8_3_fu_2763_p2 <= "1" when (window_val_8_2_fu_386 = ap_const_lv8_0) else "0";
    tmp_76_8_4_fu_2769_p2 <= "1" when (window_val_8_3_fu_390 = ap_const_lv8_0) else "0";
    tmp_76_8_5_fu_2775_p2 <= "1" when (window_val_8_4_fu_394 = ap_const_lv8_0) else "0";
    tmp_76_8_6_fu_2781_p2 <= "1" when (window_val_8_5_fu_398 = ap_const_lv8_0) else "0";
    tmp_76_8_7_fu_2787_p2 <= "1" when (window_val_8_6_fu_402 = ap_const_lv8_0) else "0";
    tmp_76_8_8_fu_2793_p2 <= "1" when (window_val_8_7_fu_406 = ap_const_lv8_0) else "0";
    tmp_76_8_fu_2745_p2 <= "1" when (window_val_8_0_2_fu_2656_p3 = ap_const_lv8_0) else "0";
    tmp_77_0_1_fu_819_p3 <= 
        ap_const_lv2_2 when (not_tmp_s_fu_807_p2(0) = '1') else 
        ap_const_lv2_1;
    tmp_77_0_2_fu_978_p2 <= std_logic_vector(unsigned(countOnes_fu_972_p3) + unsigned(ap_const_lv2_1));
    tmp_77_0_3_fu_995_p2 <= std_logic_vector(unsigned(countOnes_2_cast_fu_991_p1) + unsigned(ap_const_lv3_1));
    tmp_77_0_4_fu_1032_p2 <= std_logic_vector(unsigned(countOnes_2_reg_3907) + unsigned(ap_const_lv3_1));
    tmp_77_0_5_fu_1043_p2 <= std_logic_vector(unsigned(countOnes_3_fu_1037_p3) + unsigned(ap_const_lv3_1));
    tmp_77_0_6_fu_1056_p2 <= std_logic_vector(unsigned(countOnes_4_fu_1049_p3) + unsigned(ap_const_lv3_1));
    tmp_77_0_7_fu_1101_p2 <= std_logic_vector(unsigned(countOnes_6_cast_fu_1097_p1) + unsigned(ap_const_lv4_1));
    tmp_77_0_8_fu_1114_p2 <= std_logic_vector(unsigned(countOnes_6_fu_1107_p3) + unsigned(ap_const_lv4_1));
    tmp_77_1_1_fu_1253_p2 <= std_logic_vector(unsigned(countOnes_8_fu_1247_p3) + unsigned(ap_const_lv4_1));
    tmp_77_1_2_fu_1266_p2 <= std_logic_vector(unsigned(countOnes_9_fu_1259_p3) + unsigned(ap_const_lv4_1));
    tmp_77_1_3_fu_1277_p2 <= std_logic_vector(unsigned(countOnes_10_fu_1272_p3) + unsigned(ap_const_lv4_1));
    tmp_77_1_4_fu_1290_p2 <= std_logic_vector(unsigned(countOnes_11_fu_1283_p3) + unsigned(ap_const_lv4_1));
    tmp_77_1_5_fu_1303_p2 <= std_logic_vector(unsigned(countOnes_12_reg_4024) + unsigned(ap_const_lv4_1));
    tmp_77_1_6_fu_1318_p2 <= std_logic_vector(unsigned(countOnes_14_cast_fu_1314_p1) + unsigned(ap_const_lv5_1));
    tmp_77_1_7_fu_1331_p2 <= std_logic_vector(unsigned(countOnes_14_reg_4030) + unsigned(ap_const_lv5_1));
    tmp_77_1_8_fu_1342_p2 <= std_logic_vector(unsigned(countOnes_15_fu_1336_p3) + unsigned(ap_const_lv5_1));
    tmp_77_1_fu_1242_p2 <= std_logic_vector(unsigned(countOnes_7_reg_3963) + unsigned(ap_const_lv4_1));
    tmp_77_2_1_fu_1512_p2 <= std_logic_vector(unsigned(countOnes_17_reg_4046) + unsigned(ap_const_lv5_1));
    tmp_77_2_2_fu_1523_p2 <= std_logic_vector(unsigned(countOnes_18_fu_1517_p3) + unsigned(ap_const_lv5_1));
    tmp_77_2_3_fu_1534_p2 <= std_logic_vector(unsigned(countOnes_19_fu_1529_p3) + unsigned(ap_const_lv5_1));
    tmp_77_2_4_fu_1547_p2 <= std_logic_vector(unsigned(countOnes_20_reg_4102) + unsigned(ap_const_lv5_1));
    tmp_77_2_5_fu_1558_p2 <= std_logic_vector(unsigned(countOnes_21_fu_1552_p3) + unsigned(ap_const_lv5_1));
    tmp_77_2_6_fu_1569_p2 <= std_logic_vector(unsigned(countOnes_22_fu_1564_p3) + unsigned(ap_const_lv5_1));
    tmp_77_2_7_fu_1582_p2 <= std_logic_vector(unsigned(countOnes_23_reg_4118) + unsigned(ap_const_lv5_1));
    tmp_77_2_8_fu_1593_p2 <= std_logic_vector(unsigned(countOnes_24_fu_1587_p3) + unsigned(ap_const_lv5_1));
    tmp_77_2_fu_1389_p2 <= std_logic_vector(unsigned(countOnes_16_fu_1378_p3) + unsigned(ap_const_lv5_1));
    tmp_77_3_1_fu_1763_p2 <= std_logic_vector(unsigned(countOnes_26_reg_4134) + unsigned(ap_const_lv5_1));
    tmp_77_3_2_fu_1774_p2 <= std_logic_vector(unsigned(countOnes_27_fu_1768_p3) + unsigned(ap_const_lv5_1));
    tmp_77_3_3_fu_1785_p2 <= std_logic_vector(unsigned(countOnes_28_fu_1780_p3) + unsigned(ap_const_lv5_1));
    tmp_77_3_4_fu_1801_p2 <= std_logic_vector(unsigned(countOnes_30_cast_fu_1798_p1) + unsigned(ap_const_lv6_1));
    tmp_77_3_5_fu_1814_p2 <= std_logic_vector(unsigned(countOnes_30_fu_1807_p3) + unsigned(ap_const_lv6_1));
    tmp_77_3_6_fu_1825_p2 <= std_logic_vector(unsigned(countOnes_31_fu_1820_p3) + unsigned(ap_const_lv6_1));
    tmp_77_3_7_fu_1838_p2 <= std_logic_vector(unsigned(countOnes_32_reg_4205) + unsigned(ap_const_lv6_1));
    tmp_77_3_8_fu_1849_p2 <= std_logic_vector(unsigned(countOnes_33_fu_1843_p3) + unsigned(ap_const_lv6_1));
    tmp_77_3_fu_1640_p2 <= std_logic_vector(unsigned(countOnes_25_fu_1629_p3) + unsigned(ap_const_lv5_1));
    tmp_77_4_1_fu_2019_p2 <= std_logic_vector(unsigned(countOnes_35_reg_4221) + unsigned(ap_const_lv6_1));
    tmp_77_4_2_fu_2030_p2 <= std_logic_vector(unsigned(countOnes_36_fu_2024_p3) + unsigned(ap_const_lv6_1));
    tmp_77_4_3_fu_2041_p2 <= std_logic_vector(unsigned(countOnes_37_fu_2036_p3) + unsigned(ap_const_lv6_1));
    tmp_77_4_4_fu_2054_p2 <= std_logic_vector(unsigned(countOnes_38_reg_4277) + unsigned(ap_const_lv6_1));
    tmp_77_4_5_fu_2065_p2 <= std_logic_vector(unsigned(countOnes_39_fu_2059_p3) + unsigned(ap_const_lv6_1));
    tmp_77_4_6_fu_2076_p2 <= std_logic_vector(unsigned(countOnes_40_fu_2071_p3) + unsigned(ap_const_lv6_1));
    tmp_77_4_7_fu_2089_p2 <= std_logic_vector(unsigned(countOnes_41_reg_4293) + unsigned(ap_const_lv6_1));
    tmp_77_4_8_fu_2100_p2 <= std_logic_vector(unsigned(countOnes_42_fu_2094_p3) + unsigned(ap_const_lv6_1));
    tmp_77_4_fu_1896_p2 <= std_logic_vector(unsigned(countOnes_34_fu_1885_p3) + unsigned(ap_const_lv6_1));
    tmp_77_5_1_fu_2270_p2 <= std_logic_vector(unsigned(countOnes_44_reg_4309) + unsigned(ap_const_lv6_1));
    tmp_77_5_2_fu_2281_p2 <= std_logic_vector(unsigned(countOnes_45_fu_2275_p3) + unsigned(ap_const_lv6_1));
    tmp_77_5_3_fu_2292_p2 <= std_logic_vector(unsigned(countOnes_46_fu_2287_p3) + unsigned(ap_const_lv6_1));
    tmp_77_5_4_fu_2305_p2 <= std_logic_vector(unsigned(countOnes_47_reg_4365) + unsigned(ap_const_lv6_1));
    tmp_77_5_5_fu_2316_p2 <= std_logic_vector(unsigned(countOnes_48_fu_2310_p3) + unsigned(ap_const_lv6_1));
    tmp_77_5_6_fu_2327_p2 <= std_logic_vector(unsigned(countOnes_49_fu_2322_p3) + unsigned(ap_const_lv6_1));
    tmp_77_5_7_fu_2340_p2 <= std_logic_vector(unsigned(countOnes_50_reg_4381) + unsigned(ap_const_lv6_1));
    tmp_77_5_8_fu_2351_p2 <= std_logic_vector(unsigned(countOnes_51_fu_2345_p3) + unsigned(ap_const_lv6_1));
    tmp_77_5_fu_2147_p2 <= std_logic_vector(unsigned(countOnes_43_fu_2136_p3) + unsigned(ap_const_lv6_1));
    tmp_77_6_1_fu_2521_p2 <= std_logic_vector(unsigned(countOnes_53_reg_4397) + unsigned(ap_const_lv6_1));
    tmp_77_6_2_fu_2532_p2 <= std_logic_vector(unsigned(countOnes_54_fu_2526_p3) + unsigned(ap_const_lv6_1));
    tmp_77_6_3_fu_2543_p2 <= std_logic_vector(unsigned(countOnes_55_fu_2538_p3) + unsigned(ap_const_lv6_1));
    tmp_77_6_4_fu_2556_p2 <= std_logic_vector(unsigned(countOnes_56_reg_4453) + unsigned(ap_const_lv6_1));
    tmp_77_6_5_fu_2567_p2 <= std_logic_vector(unsigned(countOnes_57_fu_2561_p3) + unsigned(ap_const_lv6_1));
    tmp_77_6_6_fu_2578_p2 <= std_logic_vector(unsigned(countOnes_58_fu_2573_p3) + unsigned(ap_const_lv6_1));
    tmp_77_6_7_fu_2591_p2 <= std_logic_vector(unsigned(countOnes_59_reg_4469) + unsigned(ap_const_lv6_1));
    tmp_77_6_8_fu_2602_p2 <= std_logic_vector(unsigned(countOnes_60_fu_2596_p3) + unsigned(ap_const_lv6_1));
    tmp_77_6_fu_2398_p2 <= std_logic_vector(unsigned(countOnes_52_fu_2387_p3) + unsigned(ap_const_lv6_1));
    tmp_77_7_1_fu_2921_p2 <= std_logic_vector(unsigned(countOnes_62_reg_4485) + unsigned(ap_const_lv7_1));
    tmp_77_7_2_fu_2932_p2 <= std_logic_vector(unsigned(countOnes_63_fu_2926_p3) + unsigned(ap_const_lv7_1));
    tmp_77_7_3_fu_2943_p2 <= std_logic_vector(unsigned(countOnes_64_fu_2938_p3) + unsigned(ap_const_lv7_1));
    tmp_77_7_4_fu_2956_p2 <= std_logic_vector(unsigned(countOnes_65_reg_4586) + unsigned(ap_const_lv7_1));
    tmp_77_7_5_fu_2967_p2 <= std_logic_vector(unsigned(countOnes_66_fu_2961_p3) + unsigned(ap_const_lv7_1));
    tmp_77_7_6_fu_2978_p2 <= std_logic_vector(unsigned(countOnes_67_fu_2973_p3) + unsigned(ap_const_lv7_1));
    tmp_77_7_7_fu_2991_p2 <= std_logic_vector(unsigned(countOnes_68_reg_4602) + unsigned(ap_const_lv7_1));
    tmp_77_7_8_fu_3002_p2 <= std_logic_vector(unsigned(countOnes_69_fu_2996_p3) + unsigned(ap_const_lv7_1));
    tmp_77_7_fu_2683_p2 <= std_logic_vector(unsigned(countOnes_62_cast_fu_2673_p1) + unsigned(ap_const_lv7_1));
    tmp_77_8_1_fu_3026_p2 <= std_logic_vector(unsigned(countOnes_71_reg_4618) + unsigned(ap_const_lv7_1));
    tmp_77_8_2_fu_3037_p2 <= std_logic_vector(unsigned(countOnes_72_fu_3031_p3) + unsigned(ap_const_lv7_1));
    tmp_77_8_3_fu_3048_p2 <= std_logic_vector(unsigned(countOnes_73_fu_3043_p3) + unsigned(ap_const_lv7_1));
    tmp_77_8_4_fu_3061_p2 <= std_logic_vector(unsigned(countOnes_74_reg_4634) + unsigned(ap_const_lv7_1));
    tmp_77_8_5_fu_3072_p2 <= std_logic_vector(unsigned(countOnes_75_fu_3066_p3) + unsigned(ap_const_lv7_1));
    tmp_77_8_6_fu_3083_p2 <= std_logic_vector(unsigned(countOnes_76_fu_3078_p3) + unsigned(ap_const_lv7_1));
    tmp_77_8_7_fu_3096_p2 <= std_logic_vector(unsigned(countOnes_77_reg_4650) + unsigned(ap_const_lv7_1));
    tmp_77_8_8_fu_3107_p2 <= std_logic_vector(unsigned(countOnes_78_reg_4656) + unsigned(ap_const_lv7_1));
    tmp_77_8_fu_3013_p2 <= std_logic_vector(unsigned(countOnes_70_fu_3008_p3) + unsigned(ap_const_lv7_1));
    tmp_7_fu_706_p2 <= "1" when (unsigned(tmp_55_cast_fu_702_p1) < unsigned(op2_assign_1_reg_3708)) else "0";
    tmp_cast_fu_647_p1 <= std_logic_vector(resize(unsigned(t_V_3_reg_592),13));
    tmp_s_fu_651_p2 <= "1" when (unsigned(tmp_cast_fu_647_p1) < unsigned(op2_assign_reg_3703)) else "0";
    tr6_fu_667_p4 <= t_V_3_reg_592(11 downto 3);
    tr_fu_727_p4 <= t_V_reg_603(10 downto 3);
    window_val_0_0_2_fu_800_p3 <= 
        pixel_in_val_fu_118 when (ap_reg_ppstg_not4_reg_3773_pp0_it1(0) = '1') else 
        window_val_0_0_fu_122;
    window_val_1_0_2_fu_1086_p3 <= 
        lineBuff7_load_reg_3913 when (ap_reg_ppstg_not4_reg_3773_pp0_it4(0) = '1') else 
        window_val_1_0_fu_154;
    window_val_2_0_2_fu_1372_p3 <= 
        ap_reg_ppstg_lineBuff6_load_reg_3918_pp0_it9 when (ap_reg_ppstg_not4_reg_3773_pp0_it9(0) = '1') else 
        window_val_2_0_fu_186;
    window_val_3_0_2_fu_1623_p3 <= 
        ap_reg_ppstg_lineBuff5_load_reg_3923_pp0_it15 when (ap_reg_ppstg_not4_reg_3773_pp0_it15(0) = '1') else 
        window_val_3_0_fu_218;
    window_val_4_0_2_fu_1879_p3 <= 
        ap_reg_ppstg_lineBuff4_load_reg_3928_pp0_it21 when (ap_reg_ppstg_not4_reg_3773_pp0_it21(0) = '1') else 
        window_val_4_0_fu_250;
    window_val_5_0_2_fu_2130_p3 <= 
        ap_reg_ppstg_lineBuff3_load_reg_3933_pp0_it27 when (ap_reg_ppstg_not4_reg_3773_pp0_it27(0) = '1') else 
        window_val_5_0_fu_282;
    window_val_6_0_2_fu_2381_p3 <= 
        ap_reg_ppstg_lineBuff2_load_reg_3938_pp0_it33 when (ap_reg_ppstg_not4_reg_3773_pp0_it33(0) = '1') else 
        window_val_6_0_fu_314;
    window_val_7_0_2_fu_2662_p3 <= 
        ap_reg_ppstg_lineBuff1_load_reg_3943_pp0_it39 when (ap_reg_ppstg_not4_reg_3773_pp0_it39(0) = '1') else 
        window_val_7_0_fu_346;
    window_val_8_0_2_fu_2656_p3 <= 
        ap_reg_ppstg_lineBuff0_load_reg_3948_pp0_it39 when (ap_reg_ppstg_not4_reg_3773_pp0_it39(0) = '1') else 
        window_val_8_0_fu_378;
end behav;
