$date
	Tue Nov 15 18:17:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladdertb $end
$var wire 1 ! out $end
$var wire 1 " carryout $end
$var reg 1 # carryin $end
$var reg 1 $ input1 $end
$var reg 1 % input2 $end
$scope module uut $end
$var wire 1 # cin $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 " cout $end
$var wire 1 ! A $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20000
1!
1$
#40000
0!
1"
1%
#60000
1!
0"
0$
#80000
0!
1"
1#
#100000
1!
0"
0%
#120000
0!
1"
1$
#140000
1!
1%
#180000
