/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [7:0] _02_;
  reg [18:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [27:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [23:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[137] ? in_data[133] : in_data[159]);
  assign celloutsig_1_2z = !(in_data[107] ? celloutsig_1_1z : celloutsig_1_0z[13]);
  reg [3:0] _06_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 4'h0;
    else _06_ <= 4'hf;
  assign { _01_[3], _00_, _01_[1:0] } = _06_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= { in_data[190:187], celloutsig_1_2z, celloutsig_1_4z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 19'h00000;
    else _03_ <= { _02_[5:4], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[8:6] / { 1'h1, in_data[8:7] };
  assign celloutsig_1_10z = celloutsig_1_3z[7:5] / { 1'h1, in_data[143], celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[17], celloutsig_0_4z[7:4], 4'hf } <= in_data[70:62];
  assign celloutsig_0_8z = celloutsig_0_5z[16:3] <= { celloutsig_0_4z[7:4], 1'h1, celloutsig_0_7z, celloutsig_0_4z[7:4], 4'hf };
  assign celloutsig_1_11z = { celloutsig_1_10z[1:0], celloutsig_1_1z } <= celloutsig_1_8z[7:5];
  assign celloutsig_0_9z = ! { celloutsig_0_2z[0], celloutsig_0_1z };
  assign celloutsig_0_13z = ! { celloutsig_0_10z[14:4], celloutsig_0_10z[7:6], celloutsig_0_9z };
  assign celloutsig_1_6z = ! { celloutsig_1_0z[14:6], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_19z = celloutsig_0_10z[14:8] % { 1'h1, _00_, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_3z = ~ in_data[66:63];
  assign celloutsig_0_5z = ~ { in_data[41:17], celloutsig_0_2z };
  assign celloutsig_1_4z = ~ { celloutsig_1_3z[8:7], celloutsig_1_1z };
  assign celloutsig_1_8z = ~ { in_data[142:131], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[57:54] >> in_data[47:44];
  assign celloutsig_0_1z = celloutsig_0_0z >> celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[131:117] >> in_data[119:105];
  assign celloutsig_1_3z = { in_data[182:172], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } <<< { in_data[147:135], celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_5z[19:17], celloutsig_0_9z } >>> { celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_18z = { _01_[3], _00_, _01_[1:0] } >>> { celloutsig_0_12z[1], celloutsig_0_16z };
  assign celloutsig_1_12z = { _03_[10:6], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z } - { celloutsig_1_8z[12:0], celloutsig_1_1z, celloutsig_1_1z, _02_, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_0z[12:3] - { celloutsig_1_14z[1:0], _02_ };
  assign celloutsig_1_14z = { _02_[4:2], celloutsig_1_11z } ~^ celloutsig_1_8z[13:10];
  assign celloutsig_1_19z = { celloutsig_1_13z[10:5], celloutsig_1_13z[6], celloutsig_1_13z[3:1] } ~^ _03_[15:6];
  assign celloutsig_0_16z = celloutsig_0_2z ~^ { celloutsig_0_4z[5], celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_1_7z = ~((in_data[181] & celloutsig_1_6z) | (in_data[101] & celloutsig_1_0z[6]));
  assign celloutsig_0_4z[7:4] = in_data[15:12] ~^ in_data[14:11];
  assign { celloutsig_0_10z[11], celloutsig_0_10z[7:4], celloutsig_0_10z[10:8], celloutsig_0_10z[15:12] } = ~ { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_1_13z[16:7], celloutsig_1_13z[2:0], celloutsig_1_13z[3], celloutsig_1_13z[5], celloutsig_1_13z[6] } = ~ { celloutsig_1_12z[19:10], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign _01_[2] = _00_;
  assign celloutsig_0_10z[3:0] = celloutsig_0_10z[7:4];
  assign celloutsig_0_4z[3:0] = 4'hf;
  assign celloutsig_1_13z[4] = celloutsig_1_13z[6];
  assign { out_data[137:128], out_data[105:96], out_data[35:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
