$comment
	File created using the following command:
		vcd file FlipFlopD_Demo.msim.vcd -direction
$end
$date
	Wed Mar 20 11:15:10 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module flipflopd_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ reset $end
$var wire 1 % set $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_reset $end
$var wire 1 0 ww_set $end
$var wire 1 1 ww_clk $end
$var wire 1 2 ww_d $end
$var wire 1 3 ww_q $end
$var wire 1 4 \q~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \set~input_o\ $end
$var wire 1 7 \d~input_o\ $end
$var wire 1 8 \reset~input_o\ $end
$var wire 1 9 \q~0_combout\ $end
$var wire 1 : \q~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#70000
1%
10
16
19
#90000
1$
1/
18
09
#97000
1"
12
17
#130000
1!
11
15
#140000
0%
00
06
#180000
0$
0/
08
19
#194000
0"
02
07
09
#210000
1%
10
16
19
#260000
0!
01
05
#270000
1$
1/
18
09
#280000
0%
00
06
#291000
1"
12
17
#350000
1%
10
16
#360000
0$
0/
08
19
#388000
0"
02
07
#390000
1!
11
15
1:
14
13
1#
#420000
0%
00
06
09
#450000
1$
1/
18
#485000
1"
12
17
#490000
1%
10
16
#520000
0!
01
05
#540000
0$
0/
08
19
#560000
0%
00
06
#582000
0"
02
07
09
#630000
1%
1$
10
1/
18
16
#650000
1!
11
15
0:
04
03
0#
#679000
1"
12
17
#700000
0%
00
06
#720000
0$
0/
08
19
#770000
1%
10
16
#776000
0"
02
07
#780000
0!
01
05
#810000
1$
1/
18
09
#840000
0%
00
06
#873000
1"
12
17
#900000
0$
0/
08
19
#910000
1%
1!
10
11
15
16
1:
14
13
1#
#970000
0"
02
07
#980000
0%
00
06
09
#990000
1$
1/
18
#1000000
