library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity Bin_2_Seg is
    Port ( bin : in STD_LOGIC_VECTOR (3 downto 0);
           seg : out STD_LOGIC_VECTOR (6 downto 0));
end Bin_2_Seg;

architecture Behavioral of Bin_2_Seg is

begin

bin2seg_process: PROCESS (bin) is
begin
    case bin is
            when x"0" =>
                seg <= "0000001";
            when x"1" =>
                seg <= "1001111";
            when x"2" =>
                seg <= "0010010";
            when x"3" =>
                seg <= "0000110";
            when x"4" =>
                seg <= "1001100";
            when x"5" =>
                seg <= "0100100";
            when x"6" =>
                seg <= "0100000";
            when x"7" =>
                seg <= "0001111";
            when x"8" =>
                seg <= "0000000";
            when x"9" =>
                seg <= "0000100";
            when x"A" =>
                seg <= "0001000";
            when x"b" =>
                seg <= "1100000";
            when x"C" =>
                seg <= "0110001";
            when x"d" =>
                seg <= "1000010";
            when x"E" =>
                seg <= "0110000";
    
            when others =>
                seg <= "0111000";
        end case;

end PROCESS bin2seg_process;


end Behavioral;