// Seed: 1175987071
module module_0 (
    input wor id_0,
    input tri id_1
);
  reg id_3 = 1;
  assign id_3 = 1;
  initial begin : LABEL_0
    id_3 <= "";
  end
  wire id_4;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input uwire id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5,
    input wor id_6,
    output tri0 id_7,
    input wor id_8
    , id_17,
    input tri1 id_9,
    output supply1 id_10,
    input wand id_11,
    output wor id_12,
    output supply0 id_13,
    input wand id_14,
    output wor id_15
);
  genvar id_18;
  assign id_18 = id_17;
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
