// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "03/29/2020 16:31:54"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module m68hc11 (
	Flag_C,
	CLK,
	RESET,
	IRQn,
	XIRQn,
	Flag_V,
	Flag_Z,
	Flag_N,
	Flag_I,
	Flag_H,
	Flag_X,
	Flag_S,
	ACCA_D,
	ACCB_D,
	AP_D,
	AUX_D,
	Debug_Q,
	Debug_Yupa,
	Edo_Pres,
	PC_D,
	X_D,
	Y_D);
output 	Flag_C;
input 	CLK;
input 	RESET;
input 	IRQn;
input 	XIRQn;
output 	Flag_V;
output 	Flag_Z;
output 	Flag_N;
output 	Flag_I;
output 	Flag_H;
output 	Flag_X;
output 	Flag_S;
output 	[7:0] ACCA_D;
output 	[7:0] ACCB_D;
output 	[15:0] AP_D;
output 	[15:0] AUX_D;
output 	[7:0] Debug_Q;
output 	[7:0] Debug_Yupa;
output 	[11:0] Edo_Pres;
output 	[15:0] PC_D;
output 	[15:0] X_D;
output 	[15:0] Y_D;

// Design Ports Information
// Flag_C	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_V	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_Z	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_N	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_I	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_H	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_X	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Flag_S	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[6]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCA_D[0]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[7]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[6]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[5]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[4]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[1]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ACCB_D[0]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[15]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[14]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[10]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[9]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[8]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[6]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[5]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[4]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[1]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AP_D[0]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[15]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[14]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[13]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[12]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[10]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[9]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[4]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[2]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUX_D[0]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[7]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[5]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Q[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[5]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debug_Yupa[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[11]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[9]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[8]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[7]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[6]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[3]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Edo_Pres[0]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[15]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[14]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[13]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[12]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[11]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[10]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[9]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[8]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[7]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[6]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[4]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_D[0]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[15]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[14]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[13]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[12]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[11]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[10]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[9]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[8]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[6]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[5]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[2]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X_D[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[15]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[14]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[12]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[11]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[9]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[8]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[7]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[5]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[3]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Y_D[0]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRQn	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// XIRQn	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("m68hc11_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \IRQn~input_o ;
wire \XIRQn~input_o ;
wire \Flag_C~output_o ;
wire \Flag_V~output_o ;
wire \Flag_Z~output_o ;
wire \Flag_N~output_o ;
wire \Flag_I~output_o ;
wire \Flag_H~output_o ;
wire \Flag_X~output_o ;
wire \Flag_S~output_o ;
wire \ACCA_D[7]~output_o ;
wire \ACCA_D[6]~output_o ;
wire \ACCA_D[5]~output_o ;
wire \ACCA_D[4]~output_o ;
wire \ACCA_D[3]~output_o ;
wire \ACCA_D[2]~output_o ;
wire \ACCA_D[1]~output_o ;
wire \ACCA_D[0]~output_o ;
wire \ACCB_D[7]~output_o ;
wire \ACCB_D[6]~output_o ;
wire \ACCB_D[5]~output_o ;
wire \ACCB_D[4]~output_o ;
wire \ACCB_D[3]~output_o ;
wire \ACCB_D[2]~output_o ;
wire \ACCB_D[1]~output_o ;
wire \ACCB_D[0]~output_o ;
wire \AP_D[15]~output_o ;
wire \AP_D[14]~output_o ;
wire \AP_D[13]~output_o ;
wire \AP_D[12]~output_o ;
wire \AP_D[11]~output_o ;
wire \AP_D[10]~output_o ;
wire \AP_D[9]~output_o ;
wire \AP_D[8]~output_o ;
wire \AP_D[7]~output_o ;
wire \AP_D[6]~output_o ;
wire \AP_D[5]~output_o ;
wire \AP_D[4]~output_o ;
wire \AP_D[3]~output_o ;
wire \AP_D[2]~output_o ;
wire \AP_D[1]~output_o ;
wire \AP_D[0]~output_o ;
wire \AUX_D[15]~output_o ;
wire \AUX_D[14]~output_o ;
wire \AUX_D[13]~output_o ;
wire \AUX_D[12]~output_o ;
wire \AUX_D[11]~output_o ;
wire \AUX_D[10]~output_o ;
wire \AUX_D[9]~output_o ;
wire \AUX_D[8]~output_o ;
wire \AUX_D[7]~output_o ;
wire \AUX_D[6]~output_o ;
wire \AUX_D[5]~output_o ;
wire \AUX_D[4]~output_o ;
wire \AUX_D[3]~output_o ;
wire \AUX_D[2]~output_o ;
wire \AUX_D[1]~output_o ;
wire \AUX_D[0]~output_o ;
wire \Debug_Q[7]~output_o ;
wire \Debug_Q[6]~output_o ;
wire \Debug_Q[5]~output_o ;
wire \Debug_Q[4]~output_o ;
wire \Debug_Q[3]~output_o ;
wire \Debug_Q[2]~output_o ;
wire \Debug_Q[1]~output_o ;
wire \Debug_Q[0]~output_o ;
wire \Debug_Yupa[7]~output_o ;
wire \Debug_Yupa[6]~output_o ;
wire \Debug_Yupa[5]~output_o ;
wire \Debug_Yupa[4]~output_o ;
wire \Debug_Yupa[3]~output_o ;
wire \Debug_Yupa[2]~output_o ;
wire \Debug_Yupa[1]~output_o ;
wire \Debug_Yupa[0]~output_o ;
wire \Edo_Pres[11]~output_o ;
wire \Edo_Pres[10]~output_o ;
wire \Edo_Pres[9]~output_o ;
wire \Edo_Pres[8]~output_o ;
wire \Edo_Pres[7]~output_o ;
wire \Edo_Pres[6]~output_o ;
wire \Edo_Pres[5]~output_o ;
wire \Edo_Pres[4]~output_o ;
wire \Edo_Pres[3]~output_o ;
wire \Edo_Pres[2]~output_o ;
wire \Edo_Pres[1]~output_o ;
wire \Edo_Pres[0]~output_o ;
wire \PC_D[15]~output_o ;
wire \PC_D[14]~output_o ;
wire \PC_D[13]~output_o ;
wire \PC_D[12]~output_o ;
wire \PC_D[11]~output_o ;
wire \PC_D[10]~output_o ;
wire \PC_D[9]~output_o ;
wire \PC_D[8]~output_o ;
wire \PC_D[7]~output_o ;
wire \PC_D[6]~output_o ;
wire \PC_D[5]~output_o ;
wire \PC_D[4]~output_o ;
wire \PC_D[3]~output_o ;
wire \PC_D[2]~output_o ;
wire \PC_D[1]~output_o ;
wire \PC_D[0]~output_o ;
wire \X_D[15]~output_o ;
wire \X_D[14]~output_o ;
wire \X_D[13]~output_o ;
wire \X_D[12]~output_o ;
wire \X_D[11]~output_o ;
wire \X_D[10]~output_o ;
wire \X_D[9]~output_o ;
wire \X_D[8]~output_o ;
wire \X_D[7]~output_o ;
wire \X_D[6]~output_o ;
wire \X_D[5]~output_o ;
wire \X_D[4]~output_o ;
wire \X_D[3]~output_o ;
wire \X_D[2]~output_o ;
wire \X_D[1]~output_o ;
wire \X_D[0]~output_o ;
wire \Y_D[15]~output_o ;
wire \Y_D[14]~output_o ;
wire \Y_D[13]~output_o ;
wire \Y_D[12]~output_o ;
wire \Y_D[11]~output_o ;
wire \Y_D[10]~output_o ;
wire \Y_D[9]~output_o ;
wire \Y_D[8]~output_o ;
wire \Y_D[7]~output_o ;
wire \Y_D[6]~output_o ;
wire \Y_D[5]~output_o ;
wire \Y_D[4]~output_o ;
wire \Y_D[3]~output_o ;
wire \Y_D[2]~output_o ;
wire \Y_D[1]~output_o ;
wire \Y_D[0]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \inst7|inst4|valor_interno[0]~33_combout ;
wire \RESET~input_o ;
wire \RESET~inputclkctrl_outclk ;
wire \inst7|inst4|valor_interno[4]~18 ;
wire \inst7|inst4|valor_interno[5]~20 ;
wire \inst7|inst4|valor_interno[6]~22 ;
wire \inst7|inst4|valor_interno[7]~23_combout ;
wire \inst7|inst4|valor_interno[1]~11_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ;
wire \inst7|inst4|valor_interno[1]~12 ;
wire \inst7|inst4|valor_interno[2]~13_combout ;
wire \inst7|inst4|valor_interno[2]~14 ;
wire \inst7|inst4|valor_interno[3]~15_combout ;
wire \inst7|inst1|mem~321_combout ;
wire \inst7|inst1|mem~201_combout ;
wire \inst7|inst4|valor_interno[8]~26 ;
wire \inst7|inst4|valor_interno[9]~27_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ;
wire \inst7|inst1|mem~223_combout ;
wire \inst7|inst1|mem~224_combout ;
wire \inst7|inst1|mem~109_combout ;
wire \inst7|inst1|mem~108_combout ;
wire \inst7|inst1|mem~220_combout ;
wire \inst7|inst1|mem~221_combout ;
wire \inst7|inst1|mem~225_combout ;
wire \inst7|inst1|mem~222_combout ;
wire \inst7|inst1|mem~226_combout ;
wire \inst7|inst2|nDUPA~q ;
wire \inst7|inst1|mem~206_combout ;
wire \inst7|inst1|mem~234_combout ;
wire \inst7|inst1|mem~235_combout ;
wire \inst7|inst1|mem~236_combout ;
wire \inst7|inst1|mem~262_combout ;
wire \inst7|inst1|mem~147_combout ;
wire \inst7|inst1|mem~263_combout ;
wire \inst7|inst1|mem~264_combout ;
wire \inst7|inst2|selbus~q ;
wire \inst7|inst1|mem~345_combout ;
wire \inst7|inst1|mem~254_combout ;
wire \inst7|inst1|mem~334_combout ;
wire \inst7|inst1|mem~347_combout ;
wire \inst7|inst1|mem~335_combout ;
wire \inst7|inst1|mem~258_combout ;
wire \inst7|inst1|mem~256_combout ;
wire \inst7|inst1|mem~255_combout ;
wire \inst7|inst1|mem~154_combout ;
wire \inst7|inst1|mem~257_combout ;
wire \inst7|inst1|mem~336_combout ;
wire \inst7|inst1|mem~111_combout ;
wire \inst7|inst1|mem~260_combout ;
wire \inst7|inst1|mem~337_combout ;
wire \inst10|Equal0~0_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[7]~13_combout ;
wire \inst7|inst1|mem~116_combout ;
wire \inst7|inst1|mem~209_combout ;
wire \inst7|inst1|mem~237_combout ;
wire \inst7|inst1|mem~215_combout ;
wire \inst7|inst1|mem~259_combout ;
wire \inst7|inst1|mem~261_combout ;
wire \inst1|Mux37~2_combout ;
wire \inst1|Mux37~3_combout ;
wire \inst7|inst1|mem~148_combout ;
wire \inst7|inst1|mem~207_combout ;
wire \inst7|inst1|mem~208_combout ;
wire \inst7|inst2|BD~q ;
wire \inst7|inst1|mem~276_combout ;
wire \inst10|Equal0~4_combout ;
wire \inst7|inst1|mem~277_combout ;
wire \inst7|inst1|mem~278_combout ;
wire \inst7|inst1|mem~279_combout ;
wire \inst7|inst1|mem~339_combout ;
wire \inst7|inst1|mem~286_combout ;
wire \inst7|inst1|mem~287_combout ;
wire \inst7|inst1|mem~284_combout ;
wire \inst7|inst1|mem~285_combout ;
wire \inst7|inst1|mem~341_combout ;
wire \inst7|inst1|mem~143_combout ;
wire \inst7|inst1|mem~144_combout ;
wire \inst7|inst1|mem~281_combout ;
wire \inst7|inst1|mem~137_combout ;
wire \inst7|inst1|mem~282_combout ;
wire \inst7|inst1|mem~283_combout ;
wire \inst7|inst1|mem~340_combout ;
wire \inst7|inst1|mem~267_combout ;
wire \inst7|inst1|mem~268_combout ;
wire \inst7|inst1|mem~269_combout ;
wire \inst7|inst1|mem~117_combout ;
wire \inst7|inst1|mem~338_combout ;
wire \inst7|inst1|mem~280_combout ;
wire \inst7|inst1|mem~288_combout ;
wire \inst7|inst1|mem~289_combout ;
wire \inst7|inst2|nCBD~q ;
wire \inst7|inst2|nCBD~clkctrl_outclk ;
wire \inst7|inst1|mem~149_combout ;
wire \inst7|inst1|mem~150_combout ;
wire \inst7|inst1|mem~151_combout ;
wire \inst7|inst1|mem~152_combout ;
wire \inst7|inst1|mem~315_combout ;
wire \inst7|inst1|mem~153_combout ;
wire \inst7|inst1|mem~155_combout ;
wire \inst7|inst1|mem~156_combout ;
wire \inst7|inst1|mem~316_combout ;
wire \AUX|data_out[15]~4_combout ;
wire \AUX|data_out[6]~19_combout ;
wire \inst7|inst1|mem~162_combout ;
wire \inst7|inst1|mem~216_combout ;
wire \inst7|inst1|mem~217_combout ;
wire \inst7|inst1|mem~328_combout ;
wire \inst7|inst1|mem~329_combout ;
wire \inst7|inst1|mem~318_combout ;
wire \inst7|inst1|mem~218_combout ;
wire \inst7|inst1|mem~184_combout ;
wire \inst7|inst1|mem~327_combout ;
wire \inst7|inst1|mem~219_combout ;
wire \inst7|inst2|nWB~q ;
wire \inst10|Equal0~1_combout ;
wire \inst7|inst1|mem~211_combout ;
wire \inst7|inst1|mem~325_combout ;
wire \inst7|inst1|mem~212_combout ;
wire \inst7|inst1|mem~326_combout ;
wire \inst7|inst1|mem~213_combout ;
wire \inst7|inst1|mem~309_combout ;
wire \inst7|inst1|mem~210_combout ;
wire \inst7|inst1|mem~214_combout ;
wire \ACCB|TRI_STATE~0_combout ;
wire \inst7|inst1|mem~230_combout ;
wire \inst7|inst1|mem~231_combout ;
wire \inst7|inst1|mem~232_combout ;
wire \inst7|inst1|mem~233_combout ;
wire \inst7|inst2|nERA1~q ;
wire \AUX|TRI_STATE_C~0_combout ;
wire \inst7|inst1|mem~191_combout ;
wire \inst7|inst1|mem~192_combout ;
wire \inst7|inst1|mem~308_combout ;
wire \inst7|inst1|mem~193_combout ;
wire \inst7|inst1|mem~194_combout ;
wire \inst7|inst1|mem~195_combout ;
wire \inst7|inst1|mem~196_combout ;
wire \inst7|inst1|mem~197_combout ;
wire \inst7|inst1|mem~204_combout ;
wire \inst7|inst1|mem~322_combout ;
wire \inst7|inst1|mem~203_combout ;
wire \inst7|inst1|mem~323_combout ;
wire \inst7|inst1|mem~205_combout ;
wire \inst7|inst2|nWA~q ;
wire \ACCA|B[7]~0_combout ;
wire \ACCA|C[7]~0_combout ;
wire \ACCA|data_out[7]~0_combout ;
wire \ACCA|data_out[0]~8_combout ;
wire \inst1|Yupa2[7]~1_combout ;
wire \ACCB|B[7]~0_combout ;
wire \ACCB|C[7]~0_combout ;
wire \ACCB|data_out[7]~0_combout ;
wire \ACCB|data_out[0]~8_combout ;
wire \bufferAlta|PortR~1_combout ;
wire \inst1|Yupa2[7]~2_combout ;
wire \inst1|Mux27~0_combout ;
wire \inst1|Mux35~0_combout ;
wire \inst1|Mux35~1_combout ;
wire \inst1|Mux27~1_combout ;
wire \inst1|Mux35~2_combout ;
wire \inst1|Mux28~0_combout ;
wire \inst1|Mux28~0clkctrl_outclk ;
wire \inst1|Mux37~0_combout ;
wire \inst1|Mux37~1_combout ;
wire \inst1|Mux43~0_combout ;
wire \inst1|Mux43~1_combout ;
wire \inst1|Mux36~0_combout ;
wire \inst1|Mux43~2_combout ;
wire \inst1|Add0~0_combout ;
wire \inst1|Add0~1_combout ;
wire \inst7|inst1|mem~120_combout ;
wire \inst7|inst1|mem~332_combout ;
wire \inst7|inst1|mem~246_combout ;
wire \inst7|inst1|mem~247_combout ;
wire \inst7|inst1|mem~186_combout ;
wire \inst7|inst1|mem~248_combout ;
wire \inst7|inst1|mem~249_combout ;
wire \inst7|inst1|mem~250_combout ;
wire \inst7|inst1|mem~243_combout ;
wire \inst7|inst1|mem~331_combout ;
wire \inst7|inst1|mem~242_combout ;
wire \inst7|inst1|mem~244_combout ;
wire \inst7|inst1|mem~245_combout ;
wire \inst7|inst1|mem~251_combout ;
wire \inst7|inst1|mem~333_combout ;
wire \inst7|inst1|mem~252_combout ;
wire \PC|Equal7~0_combout ;
wire \ACCA|data_out[4]~3_combout ;
wire \inst6|data[4]~32_combout ;
wire \inst7|inst1|mem~290_combout ;
wire \inst7|inst1|mem~291_combout ;
wire \inst7|inst1|mem~342_combout ;
wire \inst7|inst1|mem~348_combout ;
wire \inst7|inst1|mem~299_combout ;
wire \inst7|inst1|mem~300_combout ;
wire \inst7|inst1|mem~297_combout ;
wire \inst7|inst1|mem~298_combout ;
wire \inst7|inst1|mem~301_combout ;
wire \inst7|inst1|mem~303_combout ;
wire \inst7|inst1|mem~344_combout ;
wire \inst7|inst1|mem~304_combout ;
wire \inst7|inst1|mem~305_combout ;
wire \inst7|inst1|mem~343_combout ;
wire \inst7|inst1|mem~200_combout ;
wire \inst7|inst1|mem~302_combout ;
wire \inst7|inst1|mem~292_combout ;
wire \inst7|inst1|mem~293_combout ;
wire \inst7|inst1|mem~294_combout ;
wire \inst7|inst1|mem~295_combout ;
wire \inst7|inst1|mem~296_combout ;
wire \inst7|inst1|mem~306_combout ;
wire \inst7|inst1|mem~307_combout ;
wire \inst7|inst2|nEPC2~q ;
wire \PC|TRI_STATE_E~0_combout ;
wire \PC|Add0~27 ;
wire \PC|Add0~28_combout ;
wire \PC|data_out[14]~1_combout ;
wire \PC|Add0~29 ;
wire \PC|Add0~30_combout ;
wire \PC|data_out[15]~0_combout ;
wire \ENTRADA~1_combout ;
wire \inst6|data[4]~enfeeder_combout ;
wire \inst7|inst1|mem~273_combout ;
wire \inst7|inst1|mem~265_combout ;
wire \inst7|inst1|mem~266_combout ;
wire \inst7|inst1|mem~270_combout ;
wire \inst7|inst1|mem~271_combout ;
wire \inst10|Equal0~2_combout ;
wire \inst7|inst1|mem~272_combout ;
wire \inst7|inst1|mem~274_combout ;
wire \inst7|inst1|mem~275_combout ;
wire \inst7|inst2|nAS~q ;
wire \inst6|MEM_READ~0_combout ;
wire \inst6|data[4]~en_q ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ;
wire \inst7|inst1|mem~189_combout ;
wire \inst7|inst1|mem~190_combout ;
wire \inst7|inst2|nERA0~q ;
wire \AUX|TRI_STATE_D~0_combout ;
wire \inst7|inst1|mem~188_combout ;
wire \inst7|inst1|mem~320_combout ;
wire \inst7|inst1|mem~319_combout ;
wire \inst7|inst1|mem~185_combout ;
wire \inst7|inst1|mem~187_combout ;
wire \inst7|inst2|nEX0~q ;
wire \inst7|inst1|mem~346_combout ;
wire \inst10|Equal0~3_combout ;
wire \inst7|inst1|mem~253_combout ;
wire \inst7|inst2|enaY~q ;
wire \inst10|process_1~0_combout ;
wire \inst10|data_out~0_combout ;
wire \inst10|data_out~combout ;
wire \Y|TRI_STATE_D~0_combout ;
wire \X|TRI_STATE_D~0_combout ;
wire \inst1|Yupa[7]~12_combout ;
wire \inst1|Yupa[7]~13_combout ;
wire \Y|Add0~1 ;
wire \Y|Add0~2_combout ;
wire \Y|Add0~3 ;
wire \Y|Add0~4_combout ;
wire \Y|data_out[3]~1_combout ;
wire \Y|Add0~5 ;
wire \Y|Add0~7 ;
wire \Y|Add0~9 ;
wire \Y|Add0~11 ;
wire \Y|Add0~13 ;
wire \Y|Add0~15 ;
wire \Y|Add0~16_combout ;
wire \Y|data_out[12]~0_combout ;
wire \Y|Add0~17 ;
wire \Y|Add0~19 ;
wire \Y|Add0~21 ;
wire \Y|Add0~23 ;
wire \Y|Add0~24_combout ;
wire \Y|Add0~25 ;
wire \Y|Add0~27 ;
wire \Y|Add0~28_combout ;
wire \Y|Add0~29 ;
wire \Y|Add0~30_combout ;
wire \Y|R15~0_combout ;
wire \X|data_out~14_combout ;
wire \Y|data_out~3_combout ;
wire \Y|data_out[8]~4_combout ;
wire \X|data_out~17_combout ;
wire \Y|data_out~5_combout ;
wire \Y|Add0~26_combout ;
wire \X|data_out~19_combout ;
wire \Y|data_out~6_combout ;
wire \X|data_out~21_combout ;
wire \Y|data_out~7_combout ;
wire \Y|Add0~22_combout ;
wire \inst7|inst1|mem~227_combout ;
wire \inst7|inst1|mem~228_combout ;
wire \inst7|inst1|mem~229_combout ;
wire \inst7|inst1|mem~330_combout ;
wire \inst7|inst2|nEX1~q ;
wire \X|TRI_STATE_C~0_combout ;
wire \Y|data_out[12]~2_combout ;
wire \X|Add0~0_combout ;
wire \ACCB|C[0]~7_combout ;
wire \ACCB|data_out[0]~7_combout ;
wire \inst1|Mux36~1_combout ;
wire \ACCA|data_out[0]~7_combout ;
wire \ACCA|C[0]~7_combout ;
wire \inst1|Mux36~2_combout ;
wire \inst1|Mux36~3_combout ;
wire \inst1|Mux36~4_combout ;
wire \inst1|Mux27~2_combout ;
wire \inst1|Mux27~3_combout ;
wire \inst1|Add0~14_combout ;
wire \inst1|Add0~15_combout ;
wire \inst7|inst1|mem~238_combout ;
wire \inst7|inst1|mem~239_combout ;
wire \inst7|inst2|selmux~q ;
wire \inst1|Add0~16_combout ;
wire \inst1|Add0~18_cout ;
wire \inst1|Add0~19_combout ;
wire \inst1|Add0~42_combout ;
wire \inst1|Yupa2[0]~38_combout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4_combout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ;
wire \inst1|Yupa[6]~15_combout ;
wire \AUX|data_out~22_combout ;
wire \AUX|data_out~23_combout ;
wire \AUX|data_out~24_combout ;
wire \AUX|data_out~25_combout ;
wire \AUX|data_out~26_combout ;
wire \AUX|data_out~27_combout ;
wire \AUX|data_out~28_combout ;
wire \AUX|data_out~29_combout ;
wire \AUX|data_out~30_combout ;
wire \inst1|Yupa[2]~35_combout ;
wire \ACCA|data_out[2]~5_combout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~5_combout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ;
wire \PC|Add0~5 ;
wire \PC|Add0~6_combout ;
wire \PC|data_out~12_combout ;
wire \ENTRADA~6_combout ;
wire \ENTRADA~7_combout ;
wire \ENTRADA~8_combout ;
wire \ENTRADA~9_combout ;
wire \ENTRADA~10_combout ;
wire \ENTRADA~11_combout ;
wire \ENTRADA~12_combout ;
wire \ENTRADA~13_combout ;
wire \ENTRADA~14_combout ;
wire \ENTRADA~15_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \inst6|data[1]~58_combout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \inst6|data[1]~57_combout ;
wire \inst6|data[1]~59_combout ;
wire \ACCB|C[1]~6_combout ;
wire \ACCB|data_out[1]~6_combout ;
wire \inst1|Yupa2[1]~34_combout ;
wire \ACCA|data_out[1]~6_combout ;
wire \ACCA|C[1]~6_combout ;
wire \inst1|Mux37~4_combout ;
wire \inst1|Mux37~5_combout ;
wire \inst1|Mux37~6_combout ;
wire \inst1|Mux29~0_combout ;
wire \inst1|Mux29~1_combout ;
wire \inst1|Add0~12_combout ;
wire \inst1|Add0~13_combout ;
wire \inst1|Add0~20 ;
wire \inst1|Add0~21_combout ;
wire \inst1|Add0~41_combout ;
wire \inst1|Q[1]~feeder_combout ;
wire \inst1|Yupa2[1]~33_combout ;
wire \inst1|Yupa2[1]~35_combout ;
wire \inst1|Yupa2[7]~4_combout ;
wire \Y|TRI_STATE_C~0_combout ;
wire \inst1|Yupa2[7]~5_combout ;
wire \inst1|Yupa2[1]~32_combout ;
wire \inst1|Yupa2[1]~36_combout ;
wire \inst6|data[1]~56_combout ;
wire \inst6|data[1]~enfeeder_combout ;
wire \inst6|data[1]~en_q ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \inst6|data[1]~60_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ;
wire \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \inst6|data[1]~61_combout ;
wire \inst6|data[1]~62_combout ;
wire \inst6|data[1]~63_combout ;
wire \inst1|Yupa[1]~42_combout ;
wire \inst1|Yupa[1]~41_combout ;
wire \inst1|Yupa[1]~43_combout ;
wire \inst1|Yupa[1]~40_combout ;
wire \inst1|Yupa[1]~44_combout ;
wire \PC|Add0~0_combout ;
wire \PC|data_out~15_combout ;
wire \PC|Add0~1 ;
wire \PC|Add0~2_combout ;
wire \PC|data_out~14_combout ;
wire \PC|Add0~3 ;
wire \PC|Add0~4_combout ;
wire \PC|data_out~13_combout ;
wire \ENTRADA~5_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \inst6|data[2]~51_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \inst6|data[2]~52_combout ;
wire \inst6|data[2]~enfeeder_combout ;
wire \inst6|data[2]~en_q ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \inst6|data[2]~49_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \inst6|data[2]~48_combout ;
wire \inst6|data[2]~50_combout ;
wire \inst6|data[2]~53_combout ;
wire \inst6|data[2]~54_combout ;
wire \inst6|data[2]~55_combout ;
wire \ACCB|C[2]~5_combout ;
wire \ACCB|data_out[2]~5_combout ;
wire \inst1|Yupa2[2]~29_combout ;
wire \inst1|Yupa2[2]~28_combout ;
wire \inst1|Yupa2[2]~30_combout ;
wire \inst1|Yupa2[2]~27_combout ;
wire \inst1|Yupa2[2]~31_combout ;
wire \ACCA|C[2]~5_combout ;
wire \inst1|Mux38~0_combout ;
wire \inst1|Mux38~1_combout ;
wire \inst1|Mux38~2_combout ;
wire \inst1|Mux30~0_combout ;
wire \inst1|Mux30~1_combout ;
wire \inst1|Add0~11_combout ;
wire \inst1|Add0~10_combout ;
wire \inst1|Add0~22 ;
wire \inst1|Add0~23_combout ;
wire \inst1|Add0~40_combout ;
wire \inst1|Yupa[2]~37_combout ;
wire \inst1|Yupa[2]~36_combout ;
wire \inst1|Yupa[2]~38_combout ;
wire \inst1|Yupa[2]~39_combout ;
wire \AUX|data_out~31_combout ;
wire \AUX|data_out~32_combout ;
wire \AUX|data_out~33_combout ;
wire \AUX|data_out~34_combout ;
wire \ENTRADA~4_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \inst6|data[0]~68_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \inst6|data[0]~67_combout ;
wire \inst6|data[0]~enfeeder_combout ;
wire \inst6|data[0]~en_q ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \inst6|data[0]~65_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \inst6|data[0]~64_combout ;
wire \inst6|data[0]~66_combout ;
wire \inst6|data[0]~69_combout ;
wire \inst6|data[0]~70_combout ;
wire \inst6|data[0]~71_combout ;
wire \inst1|Yupa2[0]~39_combout ;
wire \inst1|Yupa2[0]~40_combout ;
wire \inst1|Yupa2[0]~37_combout ;
wire \inst1|Yupa2[0]~41_combout ;
wire \inst1|Yupa[0]~47_combout ;
wire \inst1|Yupa[0]~46_combout ;
wire \inst1|Yupa[0]~48_combout ;
wire \inst1|Yupa[0]~49_combout ;
wire \X|data_out[0]~46_combout ;
wire \X|data_out[0]~47_combout ;
wire \X|data_out[0]~33_combout ;
wire \X|Add0~1 ;
wire \X|Add0~2_combout ;
wire \X|data_out[1]~54_combout ;
wire \X|data_out[1]~44_combout ;
wire \X|data_out[1]~45_combout ;
wire \X|Add0~3 ;
wire \X|Add0~4_combout ;
wire \X|data_out[2]~53_combout ;
wire \X|data_out[2]~42_combout ;
wire \X|data_out[2]~43_combout ;
wire \X|Add0~5 ;
wire \X|Add0~6_combout ;
wire \X|data_out[3]~52_combout ;
wire \inst1|Yupa[3]~30_combout ;
wire \X|data_out[3]~40_combout ;
wire \X|data_out[3]~41_combout ;
wire \X|Add0~7 ;
wire \X|Add0~8_combout ;
wire \X|data_out[4]~51_combout ;
wire \inst1|Yupa[4]~25_combout ;
wire \X|data_out[4]~38_combout ;
wire \X|data_out[4]~39_combout ;
wire \X|Add0~9 ;
wire \X|Add0~10_combout ;
wire \X|data_out[5]~50_combout ;
wire \inst1|Yupa[5]~20_combout ;
wire \X|data_out[5]~36_combout ;
wire \X|data_out[5]~37_combout ;
wire \X|Add0~11 ;
wire \X|Add0~12_combout ;
wire \X|data_out[6]~49_combout ;
wire \X|data_out[6]~34_combout ;
wire \X|data_out[6]~35_combout ;
wire \X|Add0~13 ;
wire \X|Add0~14_combout ;
wire \X|data_out[7]~48_combout ;
wire \inst1|Yupa[7]~8_combout ;
wire \X|data_out[7]~31_combout ;
wire \X|data_out[7]~32_combout ;
wire \X|Add0~15 ;
wire \X|Add0~16_combout ;
wire \X|data_out~29_combout ;
wire \X|data_out~30_combout ;
wire \X|data_out[8]~16_combout ;
wire \X|Add0~17 ;
wire \X|Add0~18_combout ;
wire \X|data_out~27_combout ;
wire \X|data_out~28_combout ;
wire \X|Add0~19 ;
wire \X|Add0~20_combout ;
wire \X|data_out~25_combout ;
wire \X|data_out~26_combout ;
wire \X|Add0~21 ;
wire \X|Add0~23 ;
wire \X|Add0~24_combout ;
wire \X|Add0~25 ;
wire \X|Add0~27 ;
wire \X|Add0~28_combout ;
wire \X|R15~0_combout ;
wire \X|Add0~29 ;
wire \X|Add0~30_combout ;
wire \X|data_out~15_combout ;
wire \X|data_out~18_combout ;
wire \X|Add0~26_combout ;
wire \X|data_out~20_combout ;
wire \X|data_out~22_combout ;
wire \X|Add0~22_combout ;
wire \X|data_out~24_combout ;
wire \inst1|Yupa2[3]~22_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \inst6|data[3]~44_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \inst6|data[3]~43_combout ;
wire \inst6|data[3]~enfeeder_combout ;
wire \inst6|data[3]~en_q ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \inst6|data[3]~41_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \inst6|data[3]~40_combout ;
wire \inst6|data[3]~42_combout ;
wire \inst6|data[3]~45_combout ;
wire \inst6|data[3]~46_combout ;
wire \inst6|data[3]~47_combout ;
wire \ACCB|C[3]~4_combout ;
wire \ACCB|data_out[3]~4_combout ;
wire \inst1|Yupa2[3]~24_combout ;
wire \ACCA|data_out[3]~4_combout ;
wire \ACCA|C[3]~4_combout ;
wire \inst1|Mux31~0_combout ;
wire \inst1|Mux31~1_combout ;
wire \inst1|Mux39~0_combout ;
wire \inst1|Mux39~1_combout ;
wire \inst1|Mux39~2_combout ;
wire \inst1|Add0~9_combout ;
wire \inst1|Add0~8_combout ;
wire \inst1|Add0~24 ;
wire \inst1|Add0~25_combout ;
wire \inst1|Add0~39_combout ;
wire \inst1|Yupa2[3]~23_combout ;
wire \inst1|Yupa2[3]~25_combout ;
wire \inst1|Yupa2[3]~26_combout ;
wire \X|data_out~23_combout ;
wire \Y|data_out~8_combout ;
wire \Y|Add0~20_combout ;
wire \Y|data_out~9_combout ;
wire \Y|Add0~18_combout ;
wire \Y|data_out~10_combout ;
wire \Y|data_out~11_combout ;
wire \Y|Add0~14_combout ;
wire \Y|data_out[7]~12_combout ;
wire \Y|data_out[7]~13_combout ;
wire \Y|data_out[0]~14_combout ;
wire \Y|Add0~12_combout ;
wire \Y|data_out[6]~15_combout ;
wire \Y|data_out[6]~16_combout ;
wire \Y|Add0~10_combout ;
wire \Y|data_out[5]~17_combout ;
wire \Y|data_out[5]~18_combout ;
wire \Y|Add0~8_combout ;
wire \Y|data_out[4]~19_combout ;
wire \Y|data_out[4]~20_combout ;
wire \Y|Add0~6_combout ;
wire \Y|data_out[3]~21_combout ;
wire \Y|data_out[3]~22_combout ;
wire \Y|data_out[2]~23_combout ;
wire \Y|data_out[2]~24_combout ;
wire \Y|data_out[2]~25_combout ;
wire \Y|data_out[1]~26_combout ;
wire \Y|data_out[1]~27_combout ;
wire \Y|Add0~0_combout ;
wire \Y|data_out[0]~28_combout ;
wire \inst1|Yupa[0]~45_combout ;
wire \AUX|data_out~35_combout ;
wire \AUX|data_out~36_combout ;
wire \AUX|data_out~37_combout ;
wire \ENTRADA~3_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \inst6|data[4]~36_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \inst6|data[4]~37_combout ;
wire \inst6|data[4]~38_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \inst6|data[4]~34_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \inst6|data[4]~33_combout ;
wire \inst6|data[4]~35_combout ;
wire \inst6|data[4]~39_combout ;
wire \ACCB|C[4]~3_combout ;
wire \ACCB|data_out[4]~3_combout ;
wire \inst1|Yupa2[4]~19_combout ;
wire \inst1|Yupa2[4]~18_combout ;
wire \inst1|Yupa2[4]~20_combout ;
wire \inst1|Yupa2[4]~17_combout ;
wire \inst1|Yupa2[4]~21_combout ;
wire \ACCA|C[4]~3_combout ;
wire \inst1|Mux40~1_combout ;
wire \inst1|Mux40~0_combout ;
wire \inst1|Mux40~2_combout ;
wire \inst1|Mux40~3_combout ;
wire \inst1|Mux32~0_combout ;
wire \inst1|Mux32~1_combout ;
wire \inst1|Add0~6_combout ;
wire \inst1|Add0~7_combout ;
wire \inst1|Add0~26 ;
wire \inst1|Add0~27_combout ;
wire \inst1|Add0~38_combout ;
wire \inst1|Yupa[4]~27_combout ;
wire \inst1|Yupa[4]~26_combout ;
wire \inst1|Yupa[4]~28_combout ;
wire \inst1|Yupa[4]~29_combout ;
wire \PC|Add0~7 ;
wire \PC|Add0~8_combout ;
wire \PC|data_out~11_combout ;
wire \PC|Add0~9 ;
wire \PC|Add0~10_combout ;
wire \PC|data_out~10_combout ;
wire \PC|Add0~11 ;
wire \PC|Add0~12_combout ;
wire \PC|data_out~9_combout ;
wire \PC|Add0~13 ;
wire \PC|Add0~14_combout ;
wire \PC|data_out~8_combout ;
wire \PC|Add0~15 ;
wire \PC|Add0~16_combout ;
wire \PC|data_out[8]~7_combout ;
wire \PC|Add0~17 ;
wire \PC|Add0~18_combout ;
wire \PC|data_out[9]~6_combout ;
wire \PC|Add0~19 ;
wire \PC|Add0~20_combout ;
wire \PC|data_out[10]~5_combout ;
wire \PC|Add0~21 ;
wire \PC|Add0~22_combout ;
wire \PC|data_out[11]~4_combout ;
wire \PC|Add0~23 ;
wire \PC|Add0~24_combout ;
wire \PC|data_out[12]~3_combout ;
wire \PC|Add0~25 ;
wire \PC|Add0~26_combout ;
wire \PC|data_out[13]~2_combout ;
wire \ENTRADA~0_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \inst6|data[6]~19_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \inst6|data[6]~20_combout ;
wire \inst6|data[6]~enfeeder_combout ;
wire \inst6|data[6]~en_q ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \inst6|data[6]~17_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \inst6|data[6]~16_combout ;
wire \inst6|data[6]~18_combout ;
wire \inst6|data[6]~21_combout ;
wire \inst6|data[6]~22_combout ;
wire \inst6|data[6]~23_combout ;
wire \ACCB|C[6]~1_combout ;
wire \ACCB|data_out[6]~1_combout ;
wire \inst1|Yupa2[6]~9_combout ;
wire \ACCA|C[6]~1_combout ;
wire \ACCA|data_out[6]~1_combout ;
wire \inst1|Yupa2[6]~8_combout ;
wire \inst1|Yupa2[6]~10_combout ;
wire \inst1|Yupa2[6]~7_combout ;
wire \inst1|Yupa2[6]~11_combout ;
wire \inst1|Mux42~0_combout ;
wire \inst1|Mux42~1_combout ;
wire \inst1|Mux42~2_combout ;
wire \inst1|Add0~3_combout ;
wire \inst1|Add0~5_combout ;
wire \ACCB|data_out[5]~2_combout ;
wire \ACCB|C[5]~2_combout ;
wire \ACCA|data_out[5]~2_combout ;
wire \ACCA|C[5]~2_combout ;
wire \inst1|Mux33~0_combout ;
wire \inst1|Mux33~1_combout ;
wire \inst1|Add0~4_combout ;
wire \inst1|Add0~28 ;
wire \inst1|Add0~30 ;
wire \inst1|Add0~31_combout ;
wire \inst1|Add0~36_combout ;
wire \inst1|Mux34~0_combout ;
wire \inst1|Mux34~1_combout ;
wire \inst1|Add0~2_combout ;
wire \inst1|Add0~32 ;
wire \inst1|Add0~33_combout ;
wire \inst1|Add0~35_combout ;
wire \inst1|Yupa2[7]~3_combout ;
wire \inst1|Yupa2[7]~0_combout ;
wire \inst1|Yupa2[7]~6_combout ;
wire \inst6|data[7]~8_combout ;
wire \inst6|data[7]~enfeeder_combout ;
wire \inst6|data[7]~en_q ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \inst6|data[7]~13_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \inst6|data[7]~12_combout ;
wire \inst6|data[7]~14_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \inst6|data[7]~9_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \inst6|data[7]~10_combout ;
wire \inst6|data[7]~11_combout ;
wire \inst6|data[7]~15_combout ;
wire \inst1|Yupa[7]~10_combout ;
wire \inst1|Yupa[7]~9_combout ;
wire \inst1|Yupa[7]~11_combout ;
wire \inst1|Yupa[7]~14_combout ;
wire \AUX|data_out~20_combout ;
wire \AUX|data_out~21_combout ;
wire \AUX|Add0~1_cout ;
wire \AUX|Add0~3_cout ;
wire \AUX|Add0~5_cout ;
wire \AUX|Add0~7_cout ;
wire \AUX|Add0~9_cout ;
wire \AUX|Add0~11_cout ;
wire \AUX|Add0~13_cout ;
wire \AUX|Add0~15_cout ;
wire \AUX|Add0~16_combout ;
wire \AUX|data_out~17_combout ;
wire \AUX|data_out~18_combout ;
wire \AUX|Add0~17 ;
wire \AUX|Add0~18_combout ;
wire \AUX|data_out~15_combout ;
wire \AUX|data_out~16_combout ;
wire \AUX|Add0~19 ;
wire \AUX|Add0~20_combout ;
wire \AUX|data_out~13_combout ;
wire \AUX|data_out~14_combout ;
wire \AUX|Add0~21 ;
wire \AUX|Add0~22_combout ;
wire \AUX|data_out~11_combout ;
wire \AUX|data_out~12_combout ;
wire \AUX|Add0~23 ;
wire \AUX|Add0~24_combout ;
wire \AUX|data_out~9_combout ;
wire \AUX|data_out~10_combout ;
wire \AUX|Add0~25 ;
wire \AUX|Add0~26_combout ;
wire \AUX|data_out~7_combout ;
wire \AUX|data_out~8_combout ;
wire \AUX|Add0~27 ;
wire \AUX|Add0~29 ;
wire \AUX|Add0~30_combout ;
wire \AUX|data_out~38_combout ;
wire \AUX|Add0~28_combout ;
wire \AUX|data_out~5_combout ;
wire \AUX|data_out~6_combout ;
wire \ENTRADA~2_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \inst6|data[5]~28_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \inst6|data[5]~27_combout ;
wire \inst6|data[5]~enfeeder_combout ;
wire \inst6|data[5]~en_q ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \inst6|data[5]~25_combout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \inst6|mem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \inst6|data[5]~24_combout ;
wire \inst6|data[5]~26_combout ;
wire \inst6|data[5]~29_combout ;
wire \inst6|data[5]~30_combout ;
wire \inst6|data[5]~31_combout ;
wire \inst1|Yupa2[5]~14_combout ;
wire \inst1|Yupa2[5]~13_combout ;
wire \inst1|Yupa2[5]~15_combout ;
wire \inst1|Yupa2[5]~12_combout ;
wire \inst1|Yupa2[5]~16_combout ;
wire \inst1|Mux41~0_combout ;
wire \inst1|Mux41~1_combout ;
wire \inst1|Mux41~2_combout ;
wire \inst1|Add0~29_combout ;
wire \inst1|Add0~37_combout ;
wire \inst1|Yupa[5]~21_combout ;
wire \inst1|Yupa[5]~22_combout ;
wire \inst1|Yupa[5]~23_combout ;
wire \inst1|Yupa[5]~24_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ;
wire \inst7|inst1|mem~198_combout ;
wire \inst7|inst1|mem~199_combout ;
wire \inst7|inst1|mem~202_combout ;
wire \ACCA|TRI_STATE~0_combout ;
wire \inst1|Yupa[6]~16_combout ;
wire \inst1|Yupa[6]~17_combout ;
wire \inst1|Yupa[6]~18_combout ;
wire \inst1|Yupa[6]~19_combout ;
wire \inst8|valor_interno[10]~feeder_combout ;
wire \inst7|inst4|valor_interno[9]~28 ;
wire \inst7|inst4|valor_interno[10]~29_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ;
wire \inst7|inst4|valor_interno[10]~30 ;
wire \inst7|inst4|valor_interno[11]~31_combout ;
wire \inst8|valor_interno[11]~feeder_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ;
wire \inst7|inst1|mem~168_combout ;
wire \inst7|inst1|mem~177_combout ;
wire \inst7|inst1|mem~324_combout ;
wire \inst7|inst2|nRW~q ;
wire \bufferAlta|PortR~0_combout ;
wire \inst1|Yupa[3]~32_combout ;
wire \inst1|Yupa[3]~31_combout ;
wire \inst1|Yupa[3]~33_combout ;
wire \inst1|Yupa[3]~34_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ;
wire \inst7|inst4|valor_interno[7]~24 ;
wire \inst7|inst4|valor_interno[8]~25_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ;
wire \inst7|inst1|mem~129_combout ;
wire \inst7|inst1|mem~130_combout ;
wire \inst7|inst1|mem~131_combout ;
wire \inst7|inst1|mem~132_combout ;
wire \inst7|inst1|mem~133_combout ;
wire \inst7|inst1|mem~314_combout ;
wire \inst7|inst1|mem~134_combout ;
wire \inst7|inst1|mem~135_combout ;
wire \inst7|inst1|mem~125_combout ;
wire \inst7|inst1|mem~126_combout ;
wire \inst7|inst1|mem~313_combout ;
wire \inst7|inst1|mem~121_combout ;
wire \inst7|inst1|mem~127_combout ;
wire \inst7|inst1|mem~128_combout ;
wire \inst7|inst1|mem~136_combout ;
wire \inst7|inst3|SELECTOR~0_combout ;
wire \inst7|inst4|valor_interno[6]~21_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ;
wire \inst7|inst1|mem~140_combout ;
wire \inst7|inst1|mem~138_combout ;
wire \inst7|inst1|mem~139_combout ;
wire \inst7|inst1|mem~141_combout ;
wire \inst7|inst1|mem~142_combout ;
wire \inst7|inst1|mem~145_combout ;
wire \inst7|inst1|mem~146_combout ;
wire \inst7|inst1|mem~159_combout ;
wire \inst7|inst1|mem~160_combout ;
wire \inst7|inst1|mem~115_combout ;
wire \inst7|inst1|mem~310_combout ;
wire \inst7|inst1|mem~114_combout ;
wire \inst7|inst1|mem~118_combout ;
wire \inst7|inst1|mem~157_combout ;
wire \inst7|inst1|mem~158_combout ;
wire \inst7|inst1|mem~161_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[0]~11_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ;
wire \inst7|inst1|mem~240_combout ;
wire \inst7|inst1|mem~241_combout ;
wire \inst7|inst2|nCRI~q ;
wire \inst7|inst4|valor_interno[5]~19_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ;
wire \inst7|inst1|mem~119_combout ;
wire \inst7|inst1|mem~110_combout ;
wire \inst7|inst1|mem~112_combout ;
wire \inst7|inst1|mem~113_combout ;
wire \inst7|inst1|mem~311_combout ;
wire \inst7|inst1|mem~122_combout ;
wire \inst7|inst1|mem~123_combout ;
wire \inst7|inst1|mem~312_combout ;
wire \inst7|inst1|mem~124_combout ;
wire \inst7|inst3|SELECTOR~1_combout ;
wire \inst7|inst3|SELECTOR~2_combout ;
wire \inst7|inst4|valor_interno[3]~16 ;
wire \inst7|inst4|valor_interno[4]~17_combout ;
wire \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ;
wire \inst7|inst1|mem~163_combout ;
wire \inst7|inst1|mem~164_combout ;
wire \inst7|inst1|mem~165_combout ;
wire \inst7|inst1|mem~166_combout ;
wire \inst7|inst1|mem~167_combout ;
wire \inst7|inst2|CC~q ;
wire \inst1|Add0~34 ;
wire \inst1|Add0~43_combout ;
wire \inst1|Add0~45_combout ;
wire \inst5|inst|valor_interno~q ;
wire \inst7|inst1|mem~172_combout ;
wire \inst7|inst1|mem~173_combout ;
wire \inst7|inst1|mem~174_combout ;
wire \inst7|inst2|CV~q ;
wire \inst7|inst1|mem~170_combout ;
wire \inst7|inst1|mem~169_combout ;
wire \inst7|inst1|mem~171_combout ;
wire \inst7|inst2|B2~q ;
wire \inst5|inst9|output~0_combout ;
wire \inst5|inst1|valor_interno~q ;
wire \inst7|inst2|CZ~q ;
wire \inst7|inst1|mem~175_combout ;
wire \inst7|inst1|mem~317_combout ;
wire \inst7|inst1|mem~178_combout ;
wire \inst7|inst2|B3~q ;
wire \inst7|inst1|mem~176_combout ;
wire \inst7|inst1|mem~179_combout ;
wire \inst7|inst1|mem~180_combout ;
wire \inst7|inst2|B4~q ;
wire \inst1|WideOr0~0_combout ;
wire \inst1|WideOr0~1_combout ;
wire \inst1|WideOr0~2_combout ;
wire \inst1|WideOr0~combout ;
wire \ACCB|WideOr0~1_combout ;
wire \ACCB|WideOr0~0_combout ;
wire \ACCB|WideOr0~combout ;
wire \inst5|inst10|output~0_combout ;
wire \ACCA|WideOr0~1_combout ;
wire \ACCA|WideOr0~0_combout ;
wire \ACCA|WideOr0~combout ;
wire \ZX_ZY~0_combout ;
wire \ZX_ZY~3_combout ;
wire \ZX_ZY~1_combout ;
wire \ZX_ZY~2_combout ;
wire \ZX_ZY~4_combout ;
wire \ZX_ZY~5_combout ;
wire \ZX_ZY~6_combout ;
wire \ZX_ZY~7_combout ;
wire \ZX_ZY~8_combout ;
wire \ZX_ZY~9_combout ;
wire \ZX_ZY~10_combout ;
wire \inst5|inst10|output~1_combout ;
wire \inst5|inst2|valor_interno~q ;
wire \inst7|inst2|CN~q ;
wire \inst5|inst11|output~0_combout ;
wire \NX_NY~0_combout ;
wire \inst5|inst11|output~1_combout ;
wire \inst5|inst3|valor_interno~q ;
wire \inst7|inst1|mem~181_combout ;
wire \inst7|inst1|mem~182_combout ;
wire \inst7|inst1|mem~183_combout ;
wire \inst7|inst2|CH~q ;
wire \inst5|inst5|valor_interno~q ;
wire [7:0] \ACCA|data_out ;
wire [7:0] \inst1|Q ;
wire [11:0] \inst7|inst2|liga ;
wire [7:0] \ACCB|data_out ;
wire [11:0] \inst7|inst4|valor_interno ;
wire [15:0] \PC|data_out ;
wire [7:0] \inst1|S ;
wire [15:0] \AUX|data_out ;
wire [1:0] \inst7|inst2|instruccion ;
wire [4:0] \inst1|Banderas ;
wire [11:0] \inst8|valor_interno ;
wire [2:0] \inst7|inst2|RA ;
wire [4:0] \inst7|inst2|prueba ;
wire [15:0] \X|data_out ;
wire [15:0] \Y|data_out ;
wire [2:0] \inst7|inst2|X ;
wire [1:0] \inst7|inst2|EA ;
wire [1:0] \inst7|inst2|EB ;
wire [9:0] \inst7|inst2|UPA ;
wire [2:0] \inst7|inst2|PC ;
wire [2:0] \inst6|mem_rtl_0|auto_generated|address_reg_a ;
wire [15:0] \inst|valor_interno ;
wire [3:0] \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w ;
wire [3:0] \inst6|mem_rtl_0|auto_generated|decode3|w_anode578w ;
wire [7:0] \inst1|R ;

wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;

assign \inst6|mem_rtl_0|auto_generated|ram_block1a15~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a7~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a63~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a55~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a31~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a23~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a47~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a39~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a14~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a6~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a30~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a22~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a46~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a38~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a62~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a54~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a13~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a5~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a29~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a21~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a45~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a37~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a61~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a53~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a12~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a4~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a60~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a52~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a28~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a20~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a44~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a36~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a11~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a3~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a27~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a19~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a43~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a35~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a59~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a51~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a10~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a2~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a26~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a18~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a42~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a34~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a58~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a50~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a9~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a1~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a57~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a49~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a25~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a17~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a41~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a33~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a8~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a24~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a16~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a40~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a32~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a56~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst6|mem_rtl_0|auto_generated|ram_block1a48~portadataout  = \inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \Flag_C~output (
	.i(\inst5|inst|valor_interno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_C~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_C~output .bus_hold = "false";
defparam \Flag_C~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \Flag_V~output (
	.i(\inst5|inst1|valor_interno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_V~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_V~output .bus_hold = "false";
defparam \Flag_V~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \Flag_Z~output (
	.i(\inst5|inst2|valor_interno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_Z~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_Z~output .bus_hold = "false";
defparam \Flag_Z~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \Flag_N~output (
	.i(\inst5|inst3|valor_interno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_N~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_N~output .bus_hold = "false";
defparam \Flag_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \Flag_I~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_I~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_I~output .bus_hold = "false";
defparam \Flag_I~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \Flag_H~output (
	.i(\inst5|inst5|valor_interno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_H~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_H~output .bus_hold = "false";
defparam \Flag_H~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \Flag_X~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_X~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_X~output .bus_hold = "false";
defparam \Flag_X~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \Flag_S~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Flag_S~output_o ),
	.obar());
// synopsys translate_off
defparam \Flag_S~output .bus_hold = "false";
defparam \Flag_S~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \ACCA_D[7]~output (
	.i(\ACCA|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[7]~output .bus_hold = "false";
defparam \ACCA_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \ACCA_D[6]~output (
	.i(\ACCA|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[6]~output .bus_hold = "false";
defparam \ACCA_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \ACCA_D[5]~output (
	.i(\ACCA|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[5]~output .bus_hold = "false";
defparam \ACCA_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \ACCA_D[4]~output (
	.i(\ACCA|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[4]~output .bus_hold = "false";
defparam \ACCA_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \ACCA_D[3]~output (
	.i(\ACCA|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[3]~output .bus_hold = "false";
defparam \ACCA_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \ACCA_D[2]~output (
	.i(\ACCA|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[2]~output .bus_hold = "false";
defparam \ACCA_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ACCA_D[1]~output (
	.i(\ACCA|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[1]~output .bus_hold = "false";
defparam \ACCA_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \ACCA_D[0]~output (
	.i(\ACCA|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCA_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCA_D[0]~output .bus_hold = "false";
defparam \ACCA_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \ACCB_D[7]~output (
	.i(\ACCB|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[7]~output .bus_hold = "false";
defparam \ACCB_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \ACCB_D[6]~output (
	.i(\ACCB|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[6]~output .bus_hold = "false";
defparam \ACCB_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \ACCB_D[5]~output (
	.i(\ACCB|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[5]~output .bus_hold = "false";
defparam \ACCB_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \ACCB_D[4]~output (
	.i(\ACCB|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[4]~output .bus_hold = "false";
defparam \ACCB_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \ACCB_D[3]~output (
	.i(\ACCB|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[3]~output .bus_hold = "false";
defparam \ACCB_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \ACCB_D[2]~output (
	.i(\ACCB|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[2]~output .bus_hold = "false";
defparam \ACCB_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \ACCB_D[1]~output (
	.i(\ACCB|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[1]~output .bus_hold = "false";
defparam \ACCB_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \ACCB_D[0]~output (
	.i(\ACCB|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACCB_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACCB_D[0]~output .bus_hold = "false";
defparam \ACCB_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \AP_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[15]~output .bus_hold = "false";
defparam \AP_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \AP_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[14]~output .bus_hold = "false";
defparam \AP_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \AP_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[13]~output .bus_hold = "false";
defparam \AP_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \AP_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[12]~output .bus_hold = "false";
defparam \AP_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \AP_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[11]~output .bus_hold = "false";
defparam \AP_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \AP_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[10]~output .bus_hold = "false";
defparam \AP_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \AP_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[9]~output .bus_hold = "false";
defparam \AP_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \AP_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[8]~output .bus_hold = "false";
defparam \AP_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \AP_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[7]~output .bus_hold = "false";
defparam \AP_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \AP_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[6]~output .bus_hold = "false";
defparam \AP_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \AP_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[5]~output .bus_hold = "false";
defparam \AP_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \AP_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[4]~output .bus_hold = "false";
defparam \AP_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \AP_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[3]~output .bus_hold = "false";
defparam \AP_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \AP_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[2]~output .bus_hold = "false";
defparam \AP_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \AP_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[1]~output .bus_hold = "false";
defparam \AP_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \AP_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AP_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AP_D[0]~output .bus_hold = "false";
defparam \AP_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \AUX_D[15]~output (
	.i(\AUX|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[15]~output .bus_hold = "false";
defparam \AUX_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \AUX_D[14]~output (
	.i(\AUX|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[14]~output .bus_hold = "false";
defparam \AUX_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \AUX_D[13]~output (
	.i(\AUX|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[13]~output .bus_hold = "false";
defparam \AUX_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \AUX_D[12]~output (
	.i(\AUX|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[12]~output .bus_hold = "false";
defparam \AUX_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \AUX_D[11]~output (
	.i(\AUX|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[11]~output .bus_hold = "false";
defparam \AUX_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \AUX_D[10]~output (
	.i(\AUX|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[10]~output .bus_hold = "false";
defparam \AUX_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \AUX_D[9]~output (
	.i(\AUX|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[9]~output .bus_hold = "false";
defparam \AUX_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y26_N23
cycloneive_io_obuf \AUX_D[8]~output (
	.i(\AUX|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[8]~output .bus_hold = "false";
defparam \AUX_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \AUX_D[7]~output (
	.i(\AUX|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[7]~output .bus_hold = "false";
defparam \AUX_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \AUX_D[6]~output (
	.i(\AUX|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[6]~output .bus_hold = "false";
defparam \AUX_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \AUX_D[5]~output (
	.i(\AUX|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[5]~output .bus_hold = "false";
defparam \AUX_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \AUX_D[4]~output (
	.i(\AUX|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[4]~output .bus_hold = "false";
defparam \AUX_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \AUX_D[3]~output (
	.i(\AUX|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[3]~output .bus_hold = "false";
defparam \AUX_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \AUX_D[2]~output (
	.i(\AUX|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[2]~output .bus_hold = "false";
defparam \AUX_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \AUX_D[1]~output (
	.i(\AUX|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[1]~output .bus_hold = "false";
defparam \AUX_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \AUX_D[0]~output (
	.i(\AUX|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUX_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AUX_D[0]~output .bus_hold = "false";
defparam \AUX_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \Debug_Q[7]~output (
	.i(\inst1|Banderas [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[7]~output .bus_hold = "false";
defparam \Debug_Q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \Debug_Q[6]~output (
	.i(\inst1|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[6]~output .bus_hold = "false";
defparam \Debug_Q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \Debug_Q[5]~output (
	.i(\inst1|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[5]~output .bus_hold = "false";
defparam \Debug_Q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \Debug_Q[4]~output (
	.i(\inst1|Banderas [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[4]~output .bus_hold = "false";
defparam \Debug_Q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \Debug_Q[3]~output (
	.i(\inst1|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[3]~output .bus_hold = "false";
defparam \Debug_Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \Debug_Q[2]~output (
	.i(\inst1|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[2]~output .bus_hold = "false";
defparam \Debug_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \Debug_Q[1]~output (
	.i(\inst1|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[1]~output .bus_hold = "false";
defparam \Debug_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \Debug_Q[0]~output (
	.i(\inst1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Q[0]~output .bus_hold = "false";
defparam \Debug_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \Debug_Yupa[7]~output (
	.i(\inst1|Banderas [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[7]~output .bus_hold = "false";
defparam \Debug_Yupa[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \Debug_Yupa[6]~output (
	.i(\inst1|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[6]~output .bus_hold = "false";
defparam \Debug_Yupa[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \Debug_Yupa[5]~output (
	.i(\inst1|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[5]~output .bus_hold = "false";
defparam \Debug_Yupa[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \Debug_Yupa[4]~output (
	.i(\inst1|Banderas [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[4]~output .bus_hold = "false";
defparam \Debug_Yupa[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Debug_Yupa[3]~output (
	.i(\inst1|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[3]~output .bus_hold = "false";
defparam \Debug_Yupa[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \Debug_Yupa[2]~output (
	.i(\inst1|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[2]~output .bus_hold = "false";
defparam \Debug_Yupa[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \Debug_Yupa[1]~output (
	.i(\inst1|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[1]~output .bus_hold = "false";
defparam \Debug_Yupa[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \Debug_Yupa[0]~output (
	.i(\inst1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debug_Yupa[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debug_Yupa[0]~output .bus_hold = "false";
defparam \Debug_Yupa[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \Edo_Pres[11]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[11]~output .bus_hold = "false";
defparam \Edo_Pres[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Edo_Pres[10]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[10]~output .bus_hold = "false";
defparam \Edo_Pres[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \Edo_Pres[9]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[9]~output .bus_hold = "false";
defparam \Edo_Pres[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \Edo_Pres[8]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[8]~output .bus_hold = "false";
defparam \Edo_Pres[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \Edo_Pres[7]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[7]~output .bus_hold = "false";
defparam \Edo_Pres[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \Edo_Pres[6]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[6]~output .bus_hold = "false";
defparam \Edo_Pres[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \Edo_Pres[5]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[5]~output .bus_hold = "false";
defparam \Edo_Pres[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \Edo_Pres[4]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[4]~output .bus_hold = "false";
defparam \Edo_Pres[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \Edo_Pres[3]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[3]~output .bus_hold = "false";
defparam \Edo_Pres[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \Edo_Pres[2]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[2]~output .bus_hold = "false";
defparam \Edo_Pres[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \Edo_Pres[1]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[1]~output .bus_hold = "false";
defparam \Edo_Pres[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \Edo_Pres[0]~output (
	.i(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Edo_Pres[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Edo_Pres[0]~output .bus_hold = "false";
defparam \Edo_Pres[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \PC_D[15]~output (
	.i(\PC|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[15]~output .bus_hold = "false";
defparam \PC_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \PC_D[14]~output (
	.i(\PC|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[14]~output .bus_hold = "false";
defparam \PC_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \PC_D[13]~output (
	.i(\PC|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[13]~output .bus_hold = "false";
defparam \PC_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \PC_D[12]~output (
	.i(\PC|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[12]~output .bus_hold = "false";
defparam \PC_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \PC_D[11]~output (
	.i(\PC|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[11]~output .bus_hold = "false";
defparam \PC_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \PC_D[10]~output (
	.i(\PC|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[10]~output .bus_hold = "false";
defparam \PC_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \PC_D[9]~output (
	.i(\PC|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[9]~output .bus_hold = "false";
defparam \PC_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \PC_D[8]~output (
	.i(\PC|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[8]~output .bus_hold = "false";
defparam \PC_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \PC_D[7]~output (
	.i(\PC|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[7]~output .bus_hold = "false";
defparam \PC_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \PC_D[6]~output (
	.i(\PC|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[6]~output .bus_hold = "false";
defparam \PC_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \PC_D[5]~output (
	.i(\PC|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[5]~output .bus_hold = "false";
defparam \PC_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \PC_D[4]~output (
	.i(\PC|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[4]~output .bus_hold = "false";
defparam \PC_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \PC_D[3]~output (
	.i(\PC|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[3]~output .bus_hold = "false";
defparam \PC_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \PC_D[2]~output (
	.i(\PC|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[2]~output .bus_hold = "false";
defparam \PC_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \PC_D[1]~output (
	.i(\PC|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[1]~output .bus_hold = "false";
defparam \PC_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \PC_D[0]~output (
	.i(\PC|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_D[0]~output .bus_hold = "false";
defparam \PC_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \X_D[15]~output (
	.i(\X|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[15]~output .bus_hold = "false";
defparam \X_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \X_D[14]~output (
	.i(\X|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[14]~output .bus_hold = "false";
defparam \X_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \X_D[13]~output (
	.i(\X|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[13]~output .bus_hold = "false";
defparam \X_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \X_D[12]~output (
	.i(\X|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[12]~output .bus_hold = "false";
defparam \X_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \X_D[11]~output (
	.i(\X|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[11]~output .bus_hold = "false";
defparam \X_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \X_D[10]~output (
	.i(\X|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[10]~output .bus_hold = "false";
defparam \X_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \X_D[9]~output (
	.i(\X|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[9]~output .bus_hold = "false";
defparam \X_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \X_D[8]~output (
	.i(\X|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[8]~output .bus_hold = "false";
defparam \X_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \X_D[7]~output (
	.i(\X|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[7]~output .bus_hold = "false";
defparam \X_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \X_D[6]~output (
	.i(\X|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[6]~output .bus_hold = "false";
defparam \X_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \X_D[5]~output (
	.i(\X|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[5]~output .bus_hold = "false";
defparam \X_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \X_D[4]~output (
	.i(\X|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[4]~output .bus_hold = "false";
defparam \X_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \X_D[3]~output (
	.i(\X|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[3]~output .bus_hold = "false";
defparam \X_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \X_D[2]~output (
	.i(\X|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[2]~output .bus_hold = "false";
defparam \X_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \X_D[1]~output (
	.i(\X|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[1]~output .bus_hold = "false";
defparam \X_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \X_D[0]~output (
	.i(\X|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \X_D[0]~output .bus_hold = "false";
defparam \X_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \Y_D[15]~output (
	.i(\Y|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[15]~output .bus_hold = "false";
defparam \Y_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \Y_D[14]~output (
	.i(\Y|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[14]~output .bus_hold = "false";
defparam \Y_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \Y_D[13]~output (
	.i(\Y|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[13]~output .bus_hold = "false";
defparam \Y_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \Y_D[12]~output (
	.i(\Y|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[12]~output .bus_hold = "false";
defparam \Y_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \Y_D[11]~output (
	.i(\Y|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[11]~output .bus_hold = "false";
defparam \Y_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \Y_D[10]~output (
	.i(\Y|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[10]~output .bus_hold = "false";
defparam \Y_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \Y_D[9]~output (
	.i(\Y|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[9]~output .bus_hold = "false";
defparam \Y_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \Y_D[8]~output (
	.i(\Y|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[8]~output .bus_hold = "false";
defparam \Y_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \Y_D[7]~output (
	.i(\Y|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[7]~output .bus_hold = "false";
defparam \Y_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \Y_D[6]~output (
	.i(\Y|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[6]~output .bus_hold = "false";
defparam \Y_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \Y_D[5]~output (
	.i(\Y|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[5]~output .bus_hold = "false";
defparam \Y_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \Y_D[4]~output (
	.i(\Y|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[4]~output .bus_hold = "false";
defparam \Y_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \Y_D[3]~output (
	.i(\Y|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[3]~output .bus_hold = "false";
defparam \Y_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \Y_D[2]~output (
	.i(\Y|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[2]~output .bus_hold = "false";
defparam \Y_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \Y_D[1]~output (
	.i(\Y|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[1]~output .bus_hold = "false";
defparam \Y_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \Y_D[0]~output (
	.i(\Y|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Y_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Y_D[0]~output .bus_hold = "false";
defparam \Y_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \inst7|inst4|valor_interno[0]~33 (
// Equation(s):
// \inst7|inst4|valor_interno[0]~33_combout  = !\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|inst4|valor_interno[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4|valor_interno[0]~33 .lut_mask = 16'h0F0F;
defparam \inst7|inst4|valor_interno[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \RESET~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RESET~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RESET~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RESET~inputclkctrl .clock_type = "global clock";
defparam \RESET~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y11_N27
dffeas \inst7|inst4|valor_interno[0] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[0]~33_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[0] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N6
cycloneive_lcell_comb \inst7|inst4|valor_interno[4]~17 (
// Equation(s):
// \inst7|inst4|valor_interno[4]~17_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (!\inst7|inst4|valor_interno[3]~16 )) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & ((\inst7|inst4|valor_interno[3]~16 ) # 
// (GND)))
// \inst7|inst4|valor_interno[4]~18  = CARRY((!\inst7|inst4|valor_interno[3]~16 ) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[3]~16 ),
	.combout(\inst7|inst4|valor_interno[4]~17_combout ),
	.cout(\inst7|inst4|valor_interno[4]~18 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[4]~17 .lut_mask = 16'h5A5F;
defparam \inst7|inst4|valor_interno[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N8
cycloneive_lcell_comb \inst7|inst4|valor_interno[5]~19 (
// Equation(s):
// \inst7|inst4|valor_interno[5]~19_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst4|valor_interno[4]~18  $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (!\inst7|inst4|valor_interno[4]~18  
// & VCC))
// \inst7|inst4|valor_interno[5]~20  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & !\inst7|inst4|valor_interno[4]~18 ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[4]~18 ),
	.combout(\inst7|inst4|valor_interno[5]~19_combout ),
	.cout(\inst7|inst4|valor_interno[5]~20 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[5]~19 .lut_mask = 16'hC30C;
defparam \inst7|inst4|valor_interno[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N10
cycloneive_lcell_comb \inst7|inst4|valor_interno[6]~21 (
// Equation(s):
// \inst7|inst4|valor_interno[6]~21_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst4|valor_interno[5]~20 )) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((\inst7|inst4|valor_interno[5]~20 ) # 
// (GND)))
// \inst7|inst4|valor_interno[6]~22  = CARRY((!\inst7|inst4|valor_interno[5]~20 ) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[5]~20 ),
	.combout(\inst7|inst4|valor_interno[6]~21_combout ),
	.cout(\inst7|inst4|valor_interno[6]~22 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[6]~21 .lut_mask = 16'h3C3F;
defparam \inst7|inst4|valor_interno[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N12
cycloneive_lcell_comb \inst7|inst4|valor_interno[7]~23 (
// Equation(s):
// \inst7|inst4|valor_interno[7]~23_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst4|valor_interno[6]~22  $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst4|valor_interno[6]~22  
// & VCC))
// \inst7|inst4|valor_interno[7]~24  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & !\inst7|inst4|valor_interno[6]~22 ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[6]~22 ),
	.combout(\inst7|inst4|valor_interno[7]~23_combout ),
	.cout(\inst7|inst4|valor_interno[7]~24 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[7]~23 .lut_mask = 16'hC30C;
defparam \inst7|inst4|valor_interno[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \inst7|inst4|valor_interno[7] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[7]~23_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[7] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N0
cycloneive_lcell_comb \inst7|inst4|valor_interno[1]~11 (
// Equation(s):
// \inst7|inst4|valor_interno[1]~11_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  $ (VCC))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & VCC))
// \inst7|inst4|valor_interno[1]~12  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst4|valor_interno[1]~11_combout ),
	.cout(\inst7|inst4|valor_interno[1]~12 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[1]~11 .lut_mask = 16'h6688;
defparam \inst7|inst4|valor_interno[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \inst7|inst4|valor_interno[1] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[1]~11_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[1] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[1]~10 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  = (\inst7|inst4|valor_interno [1] & !\inst7|inst3|SELECTOR~2_combout )

	.dataa(gnd),
	.datab(\inst7|inst4|valor_interno [1]),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[1]~10 .lut_mask = 16'h0C0C;
defparam \inst7|inst5|$00000|auto_generated|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N2
cycloneive_lcell_comb \inst7|inst4|valor_interno[2]~13 (
// Equation(s):
// \inst7|inst4|valor_interno[2]~13_combout  = (\inst7|inst4|valor_interno[1]~12  & ((\inst7|inst3|SELECTOR~2_combout ) # ((!\inst7|inst4|valor_interno [2])))) # (!\inst7|inst4|valor_interno[1]~12  & (((!\inst7|inst3|SELECTOR~2_combout  & 
// \inst7|inst4|valor_interno [2])) # (GND)))
// \inst7|inst4|valor_interno[2]~14  = CARRY((\inst7|inst3|SELECTOR~2_combout ) # ((!\inst7|inst4|valor_interno[1]~12 ) # (!\inst7|inst4|valor_interno [2])))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[1]~12 ),
	.combout(\inst7|inst4|valor_interno[2]~13_combout ),
	.cout(\inst7|inst4|valor_interno[2]~14 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[2]~13 .lut_mask = 16'hB4BF;
defparam \inst7|inst4|valor_interno[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N3
dffeas \inst7|inst4|valor_interno[2] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[2]~13_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[2] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N4
cycloneive_lcell_comb \inst7|inst4|valor_interno[3]~15 (
// Equation(s):
// \inst7|inst4|valor_interno[3]~15_combout  = (\inst7|inst4|valor_interno[2]~14  & (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [3] & VCC))) # (!\inst7|inst4|valor_interno[2]~14  & ((((!\inst7|inst3|SELECTOR~2_combout  & 
// \inst7|inst4|valor_interno [3])))))
// \inst7|inst4|valor_interno[3]~16  = CARRY((!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [3] & !\inst7|inst4|valor_interno[2]~14 )))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[2]~14 ),
	.combout(\inst7|inst4|valor_interno[3]~15_combout ),
	.cout(\inst7|inst4|valor_interno[3]~16 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[3]~15 .lut_mask = 16'h4B04;
defparam \inst7|inst4|valor_interno[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \inst7|inst4|valor_interno[3] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[3]~15_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[3] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \inst7|inst1|mem~321 (
// Equation(s):
// \inst7|inst1|mem~321_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [3]))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst4|valor_interno [3]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~321_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~321 .lut_mask = 16'h8C00;
defparam \inst7|inst1|mem~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneive_lcell_comb \inst7|inst1|mem~201 (
// Equation(s):
// \inst7|inst1|mem~201_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & !\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~201 .lut_mask = 16'h000A;
defparam \inst7|inst1|mem~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N14
cycloneive_lcell_comb \inst7|inst4|valor_interno[8]~25 (
// Equation(s):
// \inst7|inst4|valor_interno[8]~25_combout  = (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (!\inst7|inst4|valor_interno[7]~24 )) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & ((\inst7|inst4|valor_interno[7]~24 ) # 
// (GND)))
// \inst7|inst4|valor_interno[8]~26  = CARRY((!\inst7|inst4|valor_interno[7]~24 ) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[7]~24 ),
	.combout(\inst7|inst4|valor_interno[8]~25_combout ),
	.cout(\inst7|inst4|valor_interno[8]~26 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[8]~25 .lut_mask = 16'h3C3F;
defparam \inst7|inst4|valor_interno[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N16
cycloneive_lcell_comb \inst7|inst4|valor_interno[9]~27 (
// Equation(s):
// \inst7|inst4|valor_interno[9]~27_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst4|valor_interno[8]~26  $ (GND))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (!\inst7|inst4|valor_interno[8]~26  
// & VCC))
// \inst7|inst4|valor_interno[9]~28  = CARRY((\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & !\inst7|inst4|valor_interno[8]~26 ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[8]~26 ),
	.combout(\inst7|inst4|valor_interno[9]~27_combout ),
	.cout(\inst7|inst4|valor_interno[9]~28 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[9]~27 .lut_mask = 16'hA50A;
defparam \inst7|inst4|valor_interno[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \inst7|inst4|valor_interno[9] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[9]~27_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[9] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[3]~8 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  = (!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst4|valor_interno [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(\inst7|inst4|valor_interno [3]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[3]~8 .lut_mask = 16'h0F00;
defparam \inst7|inst5|$00000|auto_generated|result_node[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[2]~9 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  = (!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst4|valor_interno [2])

	.dataa(gnd),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(gnd),
	.datad(\inst7|inst4|valor_interno [2]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[2]~9 .lut_mask = 16'h3300;
defparam \inst7|inst5|$00000|auto_generated|result_node[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \inst7|inst1|mem~223 (
// Equation(s):
// \inst7|inst1|mem~223_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~223 .lut_mask = 16'h0660;
defparam \inst7|inst1|mem~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \inst7|inst1|mem~224 (
// Equation(s):
// \inst7|inst1|mem~224_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & !\inst7|inst1|mem~223_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~223_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~224 .lut_mask = 16'h0545;
defparam \inst7|inst1|mem~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \inst7|inst1|mem~109 (
// Equation(s):
// \inst7|inst1|mem~109_combout  = (\inst7|inst3|SELECTOR~2_combout ) # ((!\inst7|inst4|valor_interno [2] & !\inst7|inst4|valor_interno [1]))

	.dataa(gnd),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [2]),
	.datad(\inst7|inst4|valor_interno [1]),
	.cin(gnd),
	.combout(\inst7|inst1|mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~109 .lut_mask = 16'hCCCF;
defparam \inst7|inst1|mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \inst7|inst1|mem~108 (
// Equation(s):
// \inst7|inst1|mem~108_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~108 .lut_mask = 16'h0F00;
defparam \inst7|inst1|mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \inst7|inst1|mem~220 (
// Equation(s):
// \inst7|inst1|mem~220_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & ((!\inst7|inst1|mem~108_combout ) # (!\inst7|inst1|mem~109_combout )))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (((!\inst7|inst1|mem~108_combout )) # (!\inst7|inst1|mem~109_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst1|mem~109_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst1|mem~108_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~220 .lut_mask = 16'h135F;
defparam \inst7|inst1|mem~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \inst7|inst1|mem~221 (
// Equation(s):
// \inst7|inst1|mem~221_combout  = (\inst7|inst1|mem~220_combout ) # (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  $ (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(gnd),
	.datad(\inst7|inst1|mem~220_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~221 .lut_mask = 16'hFF99;
defparam \inst7|inst1|mem~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cycloneive_lcell_comb \inst7|inst1|mem~225 (
// Equation(s):
// \inst7|inst1|mem~225_combout  = (((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst5|$00000|auto_generated|result_node[3]~8_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout )

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~225_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~225 .lut_mask = 16'hDF5F;
defparam \inst7|inst1|mem~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \inst7|inst1|mem~222 (
// Equation(s):
// \inst7|inst1|mem~222_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & 
// ((\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~222 .lut_mask = 16'h33EF;
defparam \inst7|inst1|mem~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \inst7|inst1|mem~226 (
// Equation(s):
// \inst7|inst1|mem~226_combout  = (!\inst7|inst1|mem~224_combout  & (!\inst7|inst1|mem~221_combout  & (!\inst7|inst1|mem~225_combout  & !\inst7|inst1|mem~222_combout )))

	.dataa(\inst7|inst1|mem~224_combout ),
	.datab(\inst7|inst1|mem~221_combout ),
	.datac(\inst7|inst1|mem~225_combout ),
	.datad(\inst7|inst1|mem~222_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~226_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~226 .lut_mask = 16'h0001;
defparam \inst7|inst1|mem~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \inst7|inst2|nDUPA (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~226_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nDUPA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nDUPA .is_wysiwyg = "true";
defparam \inst7|inst2|nDUPA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneive_lcell_comb \inst7|inst1|mem~206 (
// Equation(s):
// \inst7|inst1|mem~206_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~206 .lut_mask = 16'h0002;
defparam \inst7|inst1|mem~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneive_lcell_comb \inst7|inst1|mem~234 (
// Equation(s):
// \inst7|inst1|mem~234_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|inst1|mem~234_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~234 .lut_mask = 16'hC0C0;
defparam \inst7|inst1|mem~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneive_lcell_comb \inst7|inst1|mem~235 (
// Equation(s):
// \inst7|inst1|mem~235_combout  = (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~235_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~235 .lut_mask = 16'h2800;
defparam \inst7|inst1|mem~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneive_lcell_comb \inst7|inst1|mem~236 (
// Equation(s):
// \inst7|inst1|mem~236_combout  = (\inst7|inst1|mem~206_combout  & (\inst7|inst1|mem~234_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & \inst7|inst1|mem~235_combout )))

	.dataa(\inst7|inst1|mem~206_combout ),
	.datab(\inst7|inst1|mem~234_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst1|mem~235_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~236_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~236 .lut_mask = 16'h0800;
defparam \inst7|inst1|mem~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N1
dffeas \inst7|inst2|UPA[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~236_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|UPA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|UPA[4] .is_wysiwyg = "true";
defparam \inst7|inst2|UPA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \inst7|inst1|mem~262 (
// Equation(s):
// \inst7|inst1|mem~262_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & !\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|inst1|mem~262_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~262 .lut_mask = 16'h2222;
defparam \inst7|inst1|mem~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \inst7|inst1|mem~147 (
// Equation(s):
// \inst7|inst1|mem~147_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~147 .lut_mask = 16'h0008;
defparam \inst7|inst1|mem~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \inst7|inst1|mem~263 (
// Equation(s):
// \inst7|inst1|mem~263_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~263_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~263 .lut_mask = 16'h0440;
defparam \inst7|inst1|mem~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \inst7|inst1|mem~264 (
// Equation(s):
// \inst7|inst1|mem~264_combout  = (\inst7|inst1|mem~262_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst1|mem~147_combout  & \inst7|inst1|mem~263_combout )))

	.dataa(\inst7|inst1|mem~262_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst1|mem~147_combout ),
	.datad(\inst7|inst1|mem~263_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~264_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~264 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N31
dffeas \inst7|inst2|selbus (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~264_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|selbus~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|selbus .is_wysiwyg = "true";
defparam \inst7|inst2|selbus .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneive_lcell_comb \inst7|inst1|mem~345 (
// Equation(s):
// \inst7|inst1|mem~345_combout  = (\inst7|inst4|valor_interno [2] & (\inst7|inst4|valor_interno [1] & (!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )))

	.dataa(\inst7|inst4|valor_interno [2]),
	.datab(\inst7|inst4|valor_interno [1]),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~345_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~345 .lut_mask = 16'h0800;
defparam \inst7|inst1|mem~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \inst7|inst1|mem~254 (
// Equation(s):
// \inst7|inst1|mem~254_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst1|mem~345_combout  & \inst7|inst1|mem~168_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst1|mem~345_combout ),
	.datad(\inst7|inst1|mem~168_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~254_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~254 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \inst7|inst1|mem~334 (
// Equation(s):
// \inst7|inst1|mem~334_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (\inst7|inst1|mem~254_combout  & \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst1|mem~254_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~334_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~334 .lut_mask = 16'h4000;
defparam \inst7|inst1|mem~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \inst7|inst2|UPA[3] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~334_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|UPA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|UPA[3] .is_wysiwyg = "true";
defparam \inst7|inst2|UPA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneive_lcell_comb \inst7|inst1|mem~347 (
// Equation(s):
// \inst7|inst1|mem~347_combout  = (\inst7|inst3|SELECTOR~2_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))) # (!\inst7|inst3|SELECTOR~2_combout  & ((\inst7|inst4|valor_interno [1] & (!\inst7|inst4|valor_interno [2] & 
// !\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )) # (!\inst7|inst4|valor_interno [1] & (\inst7|inst4|valor_interno [2] $ (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))))

	.dataa(\inst7|inst4|valor_interno [1]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [2]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~347_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~347 .lut_mask = 16'hCD12;
defparam \inst7|inst1|mem~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \inst7|inst1|mem~335 (
// Equation(s):
// \inst7|inst1|mem~335_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & \inst7|inst1|mem~168_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datac(gnd),
	.datad(\inst7|inst1|mem~168_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~335_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~335 .lut_mask = 16'h8800;
defparam \inst7|inst1|mem~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \inst7|inst1|mem~258 (
// Equation(s):
// \inst7|inst1|mem~258_combout  = (\inst7|inst1|mem~347_combout  & (\inst7|inst1|mem~335_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst1|mem~347_combout ),
	.datac(\inst7|inst1|mem~335_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~258_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~258 .lut_mask = 16'h4080;
defparam \inst7|inst1|mem~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \inst7|inst2|UPA[1] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~258_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|UPA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|UPA[1] .is_wysiwyg = "true";
defparam \inst7|inst2|UPA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneive_lcell_comb \inst7|inst1|mem~256 (
// Equation(s):
// \inst7|inst1|mem~256_combout  = (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [2] $ (\inst7|inst4|valor_interno [1])))

	.dataa(\inst7|inst4|valor_interno [2]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|inst1|mem~256_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~256 .lut_mask = 16'h1212;
defparam \inst7|inst1|mem~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \inst7|inst1|mem~255 (
// Equation(s):
// \inst7|inst1|mem~255_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~255_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~255 .lut_mask = 16'h0750;
defparam \inst7|inst1|mem~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \inst7|inst1|mem~154 (
// Equation(s):
// \inst7|inst1|mem~154_combout  = \inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~154 .lut_mask = 16'h0FF0;
defparam \inst7|inst1|mem~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \inst7|inst1|mem~257 (
// Equation(s):
// \inst7|inst1|mem~257_combout  = (\inst7|inst1|mem~256_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~154_combout )))) # (!\inst7|inst1|mem~256_combout  & (\inst7|inst1|mem~255_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))

	.dataa(\inst7|inst1|mem~256_combout ),
	.datab(\inst7|inst1|mem~255_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~154_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~257_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~257 .lut_mask = 16'h4A40;
defparam \inst7|inst1|mem~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \inst7|inst1|mem~336 (
// Equation(s):
// \inst7|inst1|mem~336_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst1|mem~257_combout  & (\inst7|inst1|mem~168_combout  & \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(\inst7|inst1|mem~257_combout ),
	.datac(\inst7|inst1|mem~168_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~336_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~336 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \inst7|inst2|UPA[2] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~336_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|UPA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|UPA[2] .is_wysiwyg = "true";
defparam \inst7|inst2|UPA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \inst7|inst1|mem~111 (
// Equation(s):
// \inst7|inst1|mem~111_combout  = (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & !\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~111 .lut_mask = 16'h0088;
defparam \inst7|inst1|mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \inst7|inst1|mem~260 (
// Equation(s):
// \inst7|inst1|mem~260_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~260_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~260 .lut_mask = 16'h0660;
defparam \inst7|inst1|mem~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \inst7|inst1|mem~337 (
// Equation(s):
// \inst7|inst1|mem~337_combout  = (\inst7|inst1|mem~111_combout  & (\inst7|inst1|mem~260_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [1]))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst1|mem~111_combout ),
	.datac(\inst7|inst4|valor_interno [1]),
	.datad(\inst7|inst1|mem~260_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~337_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~337 .lut_mask = 16'h8C00;
defparam \inst7|inst1|mem~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \inst10|Equal0~0 (
// Equation(s):
// \inst10|Equal0~0_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~0 .lut_mask = 16'h0001;
defparam \inst10|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[7]~13 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[7]~13_combout  = (!\inst7|inst2|instruccion [0] & (\inst8|valor_interno [7] & \inst7|inst2|instruccion [1]))

	.dataa(\inst7|inst2|instruccion [0]),
	.datab(gnd),
	.datac(\inst8|valor_interno [7]),
	.datad(\inst7|inst2|instruccion [1]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[7]~13 .lut_mask = 16'h5000;
defparam \inst7|inst5|$00000|auto_generated|result_node[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \inst7|inst1|mem~116 (
// Equation(s):
// \inst7|inst1|mem~116_combout  = (\inst7|inst3|SELECTOR~2_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[7]~13_combout )))) # (!\inst7|inst3|SELECTOR~2_combout  & (!\inst7|inst4|valor_interno [1] & ((\inst7|inst4|valor_interno [7]) # 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~13_combout ))))

	.dataa(\inst7|inst4|valor_interno [7]),
	.datab(\inst7|inst4|valor_interno [1]),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~13_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~116 .lut_mask = 16'hF302;
defparam \inst7|inst1|mem~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \inst7|inst1|mem~209 (
// Equation(s):
// \inst7|inst1|mem~209_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst10|Equal0~0_combout  & \inst7|inst1|mem~116_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(gnd),
	.datac(\inst10|Equal0~0_combout ),
	.datad(\inst7|inst1|mem~116_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~209 .lut_mask = 16'h5000;
defparam \inst7|inst1|mem~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \inst7|inst1|mem~237 (
// Equation(s):
// \inst7|inst1|mem~237_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst1|mem~209_combout  & \inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(\inst7|inst1|mem~209_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~237_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~237 .lut_mask = 16'h3000;
defparam \inst7|inst1|mem~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \inst7|inst1|mem~215 (
// Equation(s):
// \inst7|inst1|mem~215_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~215 .lut_mask = 16'h0800;
defparam \inst7|inst1|mem~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \inst7|inst1|mem~259 (
// Equation(s):
// \inst7|inst1|mem~259_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst1|mem~215_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~201_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst1|mem~215_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~201_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~259_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~259 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \inst7|inst1|mem~261 (
// Equation(s):
// \inst7|inst1|mem~261_combout  = (\inst7|inst1|mem~321_combout  & ((\inst7|inst1|mem~337_combout ) # ((\inst7|inst1|mem~237_combout ) # (\inst7|inst1|mem~259_combout ))))

	.dataa(\inst7|inst1|mem~337_combout ),
	.datab(\inst7|inst1|mem~321_combout ),
	.datac(\inst7|inst1|mem~237_combout ),
	.datad(\inst7|inst1|mem~259_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~261_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~261 .lut_mask = 16'hCCC8;
defparam \inst7|inst1|mem~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \inst7|inst2|UPA[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~261_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|UPA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|UPA[0] .is_wysiwyg = "true";
defparam \inst7|inst2|UPA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \inst1|Mux37~2 (
// Equation(s):
// \inst1|Mux37~2_combout  = (\inst7|inst2|UPA [3] & (((!\inst7|inst2|UPA [2] & !\inst7|inst2|UPA [0])))) # (!\inst7|inst2|UPA [3] & (\inst7|inst2|UPA [2] & ((\inst7|inst2|UPA [1]) # (\inst7|inst2|UPA [0]))))

	.dataa(\inst7|inst2|UPA [3]),
	.datab(\inst7|inst2|UPA [1]),
	.datac(\inst7|inst2|UPA [2]),
	.datad(\inst7|inst2|UPA [0]),
	.cin(gnd),
	.combout(\inst1|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux37~2 .lut_mask = 16'h504A;
defparam \inst1|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \inst1|Mux37~3 (
// Equation(s):
// \inst1|Mux37~3_combout  = (\inst7|inst2|selbus~q  & \inst1|Mux37~2_combout )

	.dataa(gnd),
	.datab(\inst7|inst2|selbus~q ),
	.datac(gnd),
	.datad(\inst1|Mux37~2_combout ),
	.cin(gnd),
	.combout(\inst1|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux37~3 .lut_mask = 16'hCC00;
defparam \inst1|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \inst7|inst1|mem~148 (
// Equation(s):
// \inst7|inst1|mem~148_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~148 .lut_mask = 16'h4000;
defparam \inst7|inst1|mem~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneive_lcell_comb \inst7|inst1|mem~207 (
// Equation(s):
// \inst7|inst1|mem~207_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout 
// ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~207 .lut_mask = 16'h2008;
defparam \inst7|inst1|mem~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \inst7|inst1|mem~208 (
// Equation(s):
// \inst7|inst1|mem~208_combout  = (\inst7|inst1|mem~148_combout  & (\inst7|inst1|mem~207_combout  & \inst7|inst1|mem~206_combout ))

	.dataa(\inst7|inst1|mem~148_combout ),
	.datab(\inst7|inst1|mem~207_combout ),
	.datac(\inst7|inst1|mem~206_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|inst1|mem~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~208 .lut_mask = 16'h8080;
defparam \inst7|inst1|mem~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \inst7|inst2|BD (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~208_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|BD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|BD .is_wysiwyg = "true";
defparam \inst7|inst2|BD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \inst7|inst1|mem~276 (
// Equation(s):
// \inst7|inst1|mem~276_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ) # (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~276_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~276 .lut_mask = 16'hEFFE;
defparam \inst7|inst1|mem~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \inst10|Equal0~4 (
// Equation(s):
// \inst10|Equal0~4_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & \inst10|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst10|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~4 .lut_mask = 16'h0300;
defparam \inst10|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \inst7|inst1|mem~277 (
// Equation(s):
// \inst7|inst1|mem~277_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & ((\inst7|inst1|mem~276_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ) # (!\inst10|Equal0~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst1|mem~276_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datad(\inst10|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~277_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~277 .lut_mask = 16'h5455;
defparam \inst7|inst1|mem~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \inst7|inst1|mem~278 (
// Equation(s):
// \inst7|inst1|mem~278_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & !\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout 
// ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~278_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~278 .lut_mask = 16'h0410;
defparam \inst7|inst1|mem~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \inst7|inst1|mem~279 (
// Equation(s):
// \inst7|inst1|mem~279_combout  = (((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ) # (!\inst7|inst1|mem~111_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )) # (!\inst7|inst1|mem~278_combout )

	.dataa(\inst7|inst1|mem~278_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst1|mem~111_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~279_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~279 .lut_mask = 16'hF7FF;
defparam \inst7|inst1|mem~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \inst7|inst1|mem~339 (
// Equation(s):
// \inst7|inst1|mem~339_combout  = (\inst7|inst1|mem~277_combout ) # ((\inst7|inst4|valor_interno [3] & (!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst1|mem~279_combout )))

	.dataa(\inst7|inst4|valor_interno [3]),
	.datab(\inst7|inst1|mem~277_combout ),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(\inst7|inst1|mem~279_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~339_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~339 .lut_mask = 16'hCECC;
defparam \inst7|inst1|mem~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
cycloneive_lcell_comb \inst7|inst1|mem~286 (
// Equation(s):
// \inst7|inst1|mem~286_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  $ 
// (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~286_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~286 .lut_mask = 16'h9000;
defparam \inst7|inst1|mem~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \inst7|inst1|mem~287 (
// Equation(s):
// \inst7|inst1|mem~287_combout  = (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & 
// (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((!\inst7|inst1|mem~286_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst1|mem~286_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~287_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~287 .lut_mask = 16'h3135;
defparam \inst7|inst1|mem~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \inst7|inst1|mem~284 (
// Equation(s):
// \inst7|inst1|mem~284_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~284_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~284 .lut_mask = 16'h4400;
defparam \inst7|inst1|mem~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \inst7|inst1|mem~285 (
// Equation(s):
// \inst7|inst1|mem~285_combout  = (\inst7|inst1|mem~284_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & ((!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~284_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~285_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~285 .lut_mask = 16'h2500;
defparam \inst7|inst1|mem~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \inst7|inst1|mem~341 (
// Equation(s):
// \inst7|inst1|mem~341_combout  = (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & 
// (((\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & !\inst7|inst1|mem~285_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst1|mem~285_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~341_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~341 .lut_mask = 16'hC3E3;
defparam \inst7|inst1|mem~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \inst7|inst1|mem~143 (
// Equation(s):
// \inst7|inst1|mem~143_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~143 .lut_mask = 16'h1000;
defparam \inst7|inst1|mem~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \inst7|inst1|mem~144 (
// Equation(s):
// \inst7|inst1|mem~144_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (\inst7|inst1|mem~143_combout  & !\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datab(\inst7|inst1|mem~143_combout ),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~144 .lut_mask = 16'h0044;
defparam \inst7|inst1|mem~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \inst7|inst1|mem~281 (
// Equation(s):
// \inst7|inst1|mem~281_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// ((!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~281_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~281 .lut_mask = 16'h2044;
defparam \inst7|inst1|mem~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \inst7|inst1|mem~137 (
// Equation(s):
// \inst7|inst1|mem~137_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & !\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~137 .lut_mask = 16'h000C;
defparam \inst7|inst1|mem~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \inst7|inst1|mem~282 (
// Equation(s):
// \inst7|inst1|mem~282_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & ((!\inst7|inst1|mem~137_combout ) # (!\inst7|inst1|mem~281_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst1|mem~281_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst1|mem~137_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~282_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~282 .lut_mask = 16'h020A;
defparam \inst7|inst1|mem~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \inst7|inst1|mem~283 (
// Equation(s):
// \inst7|inst1|mem~283_combout  = (\inst7|inst1|mem~282_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & !\inst7|inst1|mem~144_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(\inst7|inst1|mem~144_combout ),
	.datad(\inst7|inst1|mem~282_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~283_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~283 .lut_mask = 16'hFF04;
defparam \inst7|inst1|mem~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \inst7|inst1|mem~340 (
// Equation(s):
// \inst7|inst1|mem~340_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [0]))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout ),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [0]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~340_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~340 .lut_mask = 16'h0045;
defparam \inst7|inst1|mem~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneive_lcell_comb \inst7|inst1|mem~267 (
// Equation(s):
// \inst7|inst1|mem~267_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~267_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~267 .lut_mask = 16'h2AAA;
defparam \inst7|inst1|mem~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneive_lcell_comb \inst7|inst1|mem~268 (
// Equation(s):
// \inst7|inst1|mem~268_combout  = (\inst7|inst4|valor_interno [1] & ((\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )) # (!\inst7|inst3|SELECTOR~2_combout ))) # 
// (!\inst7|inst4|valor_interno [1] & ((\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ))))

	.dataa(\inst7|inst4|valor_interno [1]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~268_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~268 .lut_mask = 16'h2FF2;
defparam \inst7|inst1|mem~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
cycloneive_lcell_comb \inst7|inst1|mem~269 (
// Equation(s):
// \inst7|inst1|mem~269_combout  = (\inst7|inst1|mem~267_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & \inst7|inst1|mem~268_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(\inst7|inst1|mem~267_combout ),
	.datad(\inst7|inst1|mem~268_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~269_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~269 .lut_mask = 16'hF1F0;
defparam \inst7|inst1|mem~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \inst7|inst1|mem~117 (
// Equation(s):
// \inst7|inst1|mem~117_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & \inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|inst1|mem~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~117 .lut_mask = 16'h1010;
defparam \inst7|inst1|mem~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N28
cycloneive_lcell_comb \inst7|inst1|mem~338 (
// Equation(s):
// \inst7|inst1|mem~338_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (((\inst7|inst4|valor_interno [2] & !\inst7|inst3|SELECTOR~2_combout )) # (!\inst7|inst1|mem~117_combout )))

	.dataa(\inst7|inst4|valor_interno [2]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst1|mem~117_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~338_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~338 .lut_mask = 16'h20F0;
defparam \inst7|inst1|mem~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \inst7|inst1|mem~280 (
// Equation(s):
// \inst7|inst1|mem~280_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst1|mem~340_combout  & ((\inst7|inst1|mem~269_combout ) # (\inst7|inst1|mem~338_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst1|mem~340_combout ),
	.datac(\inst7|inst1|mem~269_combout ),
	.datad(\inst7|inst1|mem~338_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~280_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~280 .lut_mask = 16'h8880;
defparam \inst7|inst1|mem~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \inst7|inst1|mem~288 (
// Equation(s):
// \inst7|inst1|mem~288_combout  = (\inst7|inst1|mem~287_combout ) # ((\inst7|inst1|mem~341_combout ) # ((\inst7|inst1|mem~283_combout ) # (\inst7|inst1|mem~280_combout )))

	.dataa(\inst7|inst1|mem~287_combout ),
	.datab(\inst7|inst1|mem~341_combout ),
	.datac(\inst7|inst1|mem~283_combout ),
	.datad(\inst7|inst1|mem~280_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~288_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~288 .lut_mask = 16'hFFFE;
defparam \inst7|inst1|mem~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \inst7|inst1|mem~289 (
// Equation(s):
// \inst7|inst1|mem~289_combout  = (!\inst7|inst1|mem~339_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ) # ((!\inst7|inst1|mem~288_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst1|mem~339_combout ),
	.datad(\inst7|inst1|mem~288_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~289_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~289 .lut_mask = 16'h0B0F;
defparam \inst7|inst1|mem~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \inst7|inst2|nCBD (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~289_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nCBD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nCBD .is_wysiwyg = "true";
defparam \inst7|inst2|nCBD .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \inst7|inst2|nCBD~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst7|inst2|nCBD~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|inst2|nCBD~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|inst2|nCBD~clkctrl .clock_type = "global clock";
defparam \inst7|inst2|nCBD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \inst7|inst1|mem~149 (
// Equation(s):
// \inst7|inst1|mem~149_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & \inst7|inst1|mem~148_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst1|mem~148_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~149 .lut_mask = 16'h0400;
defparam \inst7|inst1|mem~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \inst7|inst1|mem~150 (
// Equation(s):
// \inst7|inst1|mem~150_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~150 .lut_mask = 16'h0220;
defparam \inst7|inst1|mem~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \inst7|inst1|mem~151 (
// Equation(s):
// \inst7|inst1|mem~151_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & \inst7|inst1|mem~150_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst1|mem~150_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~151 .lut_mask = 16'hA000;
defparam \inst7|inst1|mem~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \inst7|inst1|mem~152 (
// Equation(s):
// \inst7|inst1|mem~152_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst1|mem~147_combout  & ((\inst7|inst1|mem~149_combout ) # (\inst7|inst1|mem~151_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst1|mem~149_combout ),
	.datac(\inst7|inst1|mem~151_combout ),
	.datad(\inst7|inst1|mem~147_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~152 .lut_mask = 16'hA800;
defparam \inst7|inst1|mem~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N27
dffeas \inst7|inst2|RA[2] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~152_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|RA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|RA[2] .is_wysiwyg = "true";
defparam \inst7|inst2|RA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N22
cycloneive_lcell_comb \inst7|inst1|mem~315 (
// Equation(s):
// \inst7|inst1|mem~315_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [3]))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [3]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~315_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~315 .lut_mask = 16'h8A00;
defparam \inst7|inst1|mem~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \inst7|inst1|mem~153 (
// Equation(s):
// \inst7|inst1|mem~153_combout  = (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & \inst7|inst1|mem~148_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst1|mem~148_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~153 .lut_mask = 16'h0A00;
defparam \inst7|inst1|mem~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \inst7|inst1|mem~155 (
// Equation(s):
// \inst7|inst1|mem~155_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & \inst7|inst1|mem~154_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst1|mem~154_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~155 .lut_mask = 16'h2000;
defparam \inst7|inst1|mem~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \inst7|inst1|mem~156 (
// Equation(s):
// \inst7|inst1|mem~156_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & ((\inst7|inst1|mem~153_combout ) # (\inst7|inst1|mem~155_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst1|mem~153_combout ),
	.datac(\inst7|inst1|mem~155_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~156 .lut_mask = 16'hA800;
defparam \inst7|inst1|mem~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \inst7|inst1|mem~316 (
// Equation(s):
// \inst7|inst1|mem~316_combout  = (\inst7|inst1|mem~315_combout  & (\inst7|inst1|mem~156_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [2]))))

	.dataa(\inst7|inst4|valor_interno [2]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst1|mem~315_combout ),
	.datad(\inst7|inst1|mem~156_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~316_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~316 .lut_mask = 16'hD000;
defparam \inst7|inst1|mem~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N5
dffeas \inst7|inst2|RA[0] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~316_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|RA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|RA[0] .is_wysiwyg = "true";
defparam \inst7|inst2|RA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \AUX|data_out[15]~4 (
// Equation(s):
// \AUX|data_out[15]~4_combout  = (\inst7|inst2|RA [0]) # (!\inst7|inst2|RA [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|RA [0]),
	.datad(\inst7|inst2|RA [2]),
	.cin(gnd),
	.combout(\AUX|data_out[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out[15]~4 .lut_mask = 16'hF0FF;
defparam \AUX|data_out[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \AUX|data_out[6]~19 (
// Equation(s):
// \AUX|data_out[6]~19_combout  = (\inst7|inst2|RA [2]) # (!\inst7|inst2|RA [0])

	.dataa(gnd),
	.datab(\inst7|inst2|RA [0]),
	.datac(gnd),
	.datad(\inst7|inst2|RA [2]),
	.cin(gnd),
	.combout(\AUX|data_out[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out[6]~19 .lut_mask = 16'hFF33;
defparam \AUX|data_out[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \inst7|inst1|mem~162 (
// Equation(s):
// \inst7|inst1|mem~162_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~162 .lut_mask = 16'h0010;
defparam \inst7|inst1|mem~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \inst7|inst1|mem~216 (
// Equation(s):
// \inst7|inst1|mem~216_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & \inst7|inst1|mem~215_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datad(\inst7|inst1|mem~215_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~216 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \inst7|inst1|mem~217 (
// Equation(s):
// \inst7|inst1|mem~217_combout  = (\inst7|inst1|mem~216_combout ) # ((\inst7|inst1|mem~109_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~162_combout )))

	.dataa(\inst7|inst1|mem~109_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst1|mem~162_combout ),
	.datad(\inst7|inst1|mem~216_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~217 .lut_mask = 16'hFF20;
defparam \inst7|inst1|mem~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \inst7|inst1|mem~328 (
// Equation(s):
// \inst7|inst1|mem~328_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst1|mem~321_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~217_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst1|mem~321_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst1|mem~217_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~328_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~328 .lut_mask = 16'h0800;
defparam \inst7|inst1|mem~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \inst7|inst2|EB[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~328_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|EB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|EB[1] .is_wysiwyg = "true";
defparam \inst7|inst2|EB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \inst7|inst1|mem~329 (
// Equation(s):
// \inst7|inst1|mem~329_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [3]))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [3]),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~329_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~329 .lut_mask = 16'h0B00;
defparam \inst7|inst1|mem~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \inst7|inst1|mem~318 (
// Equation(s):
// \inst7|inst1|mem~318_combout  = (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [3] & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & !\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [3]),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~318_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~318 .lut_mask = 16'h0040;
defparam \inst7|inst1|mem~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneive_lcell_comb \inst7|inst1|mem~218 (
// Equation(s):
// \inst7|inst1|mem~218_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst1|mem~329_combout ))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & ((\inst7|inst1|mem~318_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(\inst7|inst1|mem~329_combout ),
	.datad(\inst7|inst1|mem~318_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~218 .lut_mask = 16'h6420;
defparam \inst7|inst1|mem~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \inst7|inst1|mem~184 (
// Equation(s):
// \inst7|inst1|mem~184_combout  = \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~184 .lut_mask = 16'h0FF0;
defparam \inst7|inst1|mem~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \inst7|inst1|mem~327 (
// Equation(s):
// \inst7|inst1|mem~327_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (!\inst7|inst1|mem~184_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[10]~1_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(\inst7|inst1|mem~184_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~327_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~327 .lut_mask = 16'h0400;
defparam \inst7|inst1|mem~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \inst7|inst1|mem~219 (
// Equation(s):
// \inst7|inst1|mem~219_combout  = (\inst7|inst1|mem~109_combout  & (\inst7|inst1|mem~218_combout  & (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & \inst7|inst1|mem~327_combout )))

	.dataa(\inst7|inst1|mem~109_combout ),
	.datab(\inst7|inst1|mem~218_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datad(\inst7|inst1|mem~327_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~219 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \inst7|inst2|nWB (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~219_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nWB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nWB .is_wysiwyg = "true";
defparam \inst7|inst2|nWB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \inst10|Equal0~1 (
// Equation(s):
// \inst10|Equal0~1_combout  = (\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout )) # (!\inst7|inst3|SELECTOR~2_combout  & (!\inst7|inst4|valor_interno [3] & 
// ((\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout ) # (\inst7|inst4|valor_interno [0]))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout ),
	.datab(\inst7|inst4|valor_interno [0]),
	.datac(\inst7|inst4|valor_interno [3]),
	.datad(\inst7|inst3|SELECTOR~2_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~1 .lut_mask = 16'hAA0E;
defparam \inst10|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \inst7|inst1|mem~211 (
// Equation(s):
// \inst7|inst1|mem~211_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & 
// (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & \inst7|inst5|$00000|auto_generated|result_node[3]~8_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~211 .lut_mask = 16'h0180;
defparam \inst7|inst1|mem~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \inst7|inst1|mem~325 (
// Equation(s):
// \inst7|inst1|mem~325_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst1|mem~211_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst1|mem~211_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~325_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~325 .lut_mask = 16'h4000;
defparam \inst7|inst1|mem~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N26
cycloneive_lcell_comb \inst7|inst1|mem~212 (
// Equation(s):
// \inst7|inst1|mem~212_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~212 .lut_mask = 16'h0010;
defparam \inst7|inst1|mem~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N14
cycloneive_lcell_comb \inst7|inst1|mem~326 (
// Equation(s):
// \inst7|inst1|mem~326_combout  = (\inst7|inst1|mem~212_combout ) # ((\inst7|inst1|mem~345_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst1|mem~345_combout ),
	.datad(\inst7|inst1|mem~212_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~326_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~326 .lut_mask = 16'hFF60;
defparam \inst7|inst1|mem~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \inst7|inst1|mem~213 (
// Equation(s):
// \inst7|inst1|mem~213_combout  = (\inst7|inst1|mem~325_combout ) # ((\inst10|Equal0~1_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & \inst7|inst1|mem~326_combout )))

	.dataa(\inst10|Equal0~1_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(\inst7|inst1|mem~325_combout ),
	.datad(\inst7|inst1|mem~326_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~213 .lut_mask = 16'hF2F0;
defparam \inst7|inst1|mem~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \inst7|inst1|mem~309 (
// Equation(s):
// \inst7|inst1|mem~309_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [3]))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(\inst7|inst4|valor_interno [3]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~309_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~309 .lut_mask = 16'h2300;
defparam \inst7|inst1|mem~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \inst7|inst1|mem~210 (
// Equation(s):
// \inst7|inst1|mem~210_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst1|mem~209_combout  & \inst7|inst1|mem~309_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(gnd),
	.datac(\inst7|inst1|mem~209_combout ),
	.datad(\inst7|inst1|mem~309_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~210 .lut_mask = 16'hA000;
defparam \inst7|inst1|mem~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \inst7|inst1|mem~214 (
// Equation(s):
// \inst7|inst1|mem~214_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & ((\inst7|inst1|mem~210_combout ) # ((\inst7|inst1|mem~327_combout  & \inst7|inst1|mem~213_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst1|mem~327_combout ),
	.datac(\inst7|inst1|mem~213_combout ),
	.datad(\inst7|inst1|mem~210_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~214 .lut_mask = 16'hAA80;
defparam \inst7|inst1|mem~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N11
dffeas \inst7|inst2|EB[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~214_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|EB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|EB[0] .is_wysiwyg = "true";
defparam \inst7|inst2|EB[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \ACCB|TRI_STATE~0 (
// Equation(s):
// \ACCB|TRI_STATE~0_combout  = (!\inst7|inst2|EB [1] & (!\inst7|inst2|nWB~q  & \inst7|inst2|EB [0]))

	.dataa(gnd),
	.datab(\inst7|inst2|EB [1]),
	.datac(\inst7|inst2|nWB~q ),
	.datad(\inst7|inst2|EB [0]),
	.cin(gnd),
	.combout(\ACCB|TRI_STATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|TRI_STATE~0 .lut_mask = 16'h0300;
defparam \ACCB|TRI_STATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneive_lcell_comb \inst7|inst1|mem~230 (
// Equation(s):
// \inst7|inst1|mem~230_combout  = (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~230_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~230 .lut_mask = 16'h0060;
defparam \inst7|inst1|mem~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \inst7|inst1|mem~231 (
// Equation(s):
// \inst7|inst1|mem~231_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & ((!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ) # 
// (!\inst7|inst1|mem~230_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst1|mem~230_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~231_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~231 .lut_mask = 16'h25A5;
defparam \inst7|inst1|mem~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \inst7|inst1|mem~232 (
// Equation(s):
// \inst7|inst1|mem~232_combout  = (\inst7|inst3|SELECTOR~2_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout )))) # (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [2] $ (((\inst7|inst4|valor_interno [0]) # 
// (\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout )))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [2]),
	.datac(\inst7|inst4|valor_interno [0]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~232_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~232 .lut_mask = 16'hBB14;
defparam \inst7|inst1|mem~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \inst7|inst1|mem~233 (
// Equation(s):
// \inst7|inst1|mem~233_combout  = (!\inst7|inst1|mem~231_combout  & (\inst7|inst1|mem~147_combout  & ((\inst7|inst1|mem~153_combout ) # (!\inst7|inst1|mem~232_combout ))))

	.dataa(\inst7|inst1|mem~153_combout ),
	.datab(\inst7|inst1|mem~231_combout ),
	.datac(\inst7|inst1|mem~232_combout ),
	.datad(\inst7|inst1|mem~147_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~233_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~233 .lut_mask = 16'h2300;
defparam \inst7|inst1|mem~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N3
dffeas \inst7|inst2|nERA1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~233_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nERA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nERA1 .is_wysiwyg = "true";
defparam \inst7|inst2|nERA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \AUX|TRI_STATE_C~0 (
// Equation(s):
// \AUX|TRI_STATE_C~0_combout  = (\inst7|inst2|RA [2]) # ((\inst7|inst2|RA [0]) # (!\inst7|inst2|nERA1~q ))

	.dataa(\inst7|inst2|RA [2]),
	.datab(gnd),
	.datac(\inst7|inst2|RA [0]),
	.datad(\inst7|inst2|nERA1~q ),
	.cin(gnd),
	.combout(\AUX|TRI_STATE_C~0_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|TRI_STATE_C~0 .lut_mask = 16'hFAFF;
defparam \AUX|TRI_STATE_C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \inst7|inst1|mem~191 (
// Equation(s):
// \inst7|inst1|mem~191_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~191 .lut_mask = 16'h1000;
defparam \inst7|inst1|mem~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \inst7|inst1|mem~192 (
// Equation(s):
// \inst7|inst1|mem~192_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst1|mem~309_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout 
// ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst1|mem~309_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~192 .lut_mask = 16'h1200;
defparam \inst7|inst1|mem~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \inst7|inst1|mem~308 (
// Equation(s):
// \inst7|inst1|mem~308_combout  = (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [3] & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~111_combout )))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [3]),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~111_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~308_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~308 .lut_mask = 16'h0400;
defparam \inst7|inst1|mem~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \inst7|inst1|mem~193 (
// Equation(s):
// \inst7|inst1|mem~193_combout  = (\inst7|inst1|mem~191_combout  & ((\inst7|inst1|mem~192_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~308_combout ))))

	.dataa(\inst7|inst1|mem~191_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst1|mem~192_combout ),
	.datad(\inst7|inst1|mem~308_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~193 .lut_mask = 16'hA2A0;
defparam \inst7|inst1|mem~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \inst7|inst1|mem~194 (
// Equation(s):
// \inst7|inst1|mem~194_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst1|mem~137_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst1|mem~137_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~194 .lut_mask = 16'h0010;
defparam \inst7|inst1|mem~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \inst7|inst1|mem~195 (
// Equation(s):
// \inst7|inst1|mem~195_combout  = (\inst7|inst1|mem~194_combout ) # ((\inst7|inst1|mem~154_combout  & (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & \inst7|inst1|mem~345_combout )))

	.dataa(\inst7|inst1|mem~154_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datac(\inst7|inst1|mem~194_combout ),
	.datad(\inst7|inst1|mem~345_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~195 .lut_mask = 16'hF8F0;
defparam \inst7|inst1|mem~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \inst7|inst1|mem~196 (
// Equation(s):
// \inst7|inst1|mem~196_combout  = (\inst7|inst1|mem~193_combout ) # ((\inst10|Equal0~1_combout  & (\inst7|inst1|mem~129_combout  & \inst7|inst1|mem~195_combout )))

	.dataa(\inst10|Equal0~1_combout ),
	.datab(\inst7|inst1|mem~129_combout ),
	.datac(\inst7|inst1|mem~193_combout ),
	.datad(\inst7|inst1|mem~195_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~196 .lut_mask = 16'hF8F0;
defparam \inst7|inst1|mem~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \inst7|inst1|mem~197 (
// Equation(s):
// \inst7|inst1|mem~197_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (\inst7|inst1|mem~196_combout  & \inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst1|mem~196_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~197 .lut_mask = 16'h3000;
defparam \inst7|inst1|mem~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \inst7|inst2|EA[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~197_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|EA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|EA[0] .is_wysiwyg = "true";
defparam \inst7|inst2|EA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \inst7|inst1|mem~204 (
// Equation(s):
// \inst7|inst1|mem~204_combout  = (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~204 .lut_mask = 16'h2108;
defparam \inst7|inst1|mem~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \inst7|inst1|mem~322 (
// Equation(s):
// \inst7|inst1|mem~322_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [3])))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [3] & \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst4|valor_interno [3]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~322_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~322 .lut_mask = 16'h108C;
defparam \inst7|inst1|mem~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \inst7|inst1|mem~203 (
// Equation(s):
// \inst7|inst1|mem~203_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ) # (((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ) # (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~203 .lut_mask = 16'hFFFB;
defparam \inst7|inst1|mem~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \inst7|inst1|mem~323 (
// Equation(s):
// \inst7|inst1|mem~323_combout  = (\inst7|inst1|mem~322_combout  & (!\inst7|inst1|mem~203_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))))

	.dataa(\inst7|inst1|mem~322_combout ),
	.datab(\inst7|inst1|mem~203_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~323_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~323 .lut_mask = 16'h0220;
defparam \inst7|inst1|mem~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \inst7|inst1|mem~205 (
// Equation(s):
// \inst7|inst1|mem~205_combout  = (\inst7|inst1|mem~204_combout  & (\inst7|inst1|mem~323_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datac(\inst7|inst1|mem~204_combout ),
	.datad(\inst7|inst1|mem~323_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~205 .lut_mask = 16'h9000;
defparam \inst7|inst1|mem~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N1
dffeas \inst7|inst2|nWA (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~205_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nWA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nWA .is_wysiwyg = "true";
defparam \inst7|inst2|nWA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \ACCA|B[7]~0 (
// Equation(s):
// \ACCA|B[7]~0_combout  = (\inst7|inst2|EA [0]) # ((\inst7|inst2|nWA~q ) # (!\inst7|inst2|EA [1]))

	.dataa(\inst7|inst2|EA [0]),
	.datab(gnd),
	.datac(\inst7|inst2|EA [1]),
	.datad(\inst7|inst2|nWA~q ),
	.cin(gnd),
	.combout(\ACCA|B[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|B[7]~0 .lut_mask = 16'hFFAF;
defparam \ACCA|B[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \ACCA|C[7]~0 (
// Equation(s):
// \ACCA|C[7]~0_combout  = (\ACCA|data_out [7]) # ((\inst7|inst2|nWA~q ) # ((!\inst7|inst2|EA [1]) # (!\inst7|inst2|EA [0])))

	.dataa(\ACCA|data_out [7]),
	.datab(\inst7|inst2|nWA~q ),
	.datac(\inst7|inst2|EA [0]),
	.datad(\inst7|inst2|EA [1]),
	.cin(gnd),
	.combout(\ACCA|C[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|C[7]~0 .lut_mask = 16'hEFFF;
defparam \ACCA|C[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \ACCA|data_out[7]~0 (
// Equation(s):
// \ACCA|data_out[7]~0_combout  = (\inst7|inst2|EA [1] & (\ACCA|C[7]~0_combout )) # (!\inst7|inst2|EA [1] & ((\inst1|Yupa[7]~14_combout )))

	.dataa(\inst7|inst2|EA [1]),
	.datab(\ACCA|C[7]~0_combout ),
	.datac(gnd),
	.datad(\inst1|Yupa[7]~14_combout ),
	.cin(gnd),
	.combout(\ACCA|data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[7]~0 .lut_mask = 16'hDD88;
defparam \ACCA|data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \ACCA|data_out[0]~8 (
// Equation(s):
// \ACCA|data_out[0]~8_combout  = (\inst7|inst2|nWA~q  & ((\inst7|inst2|EA [0]) # (\inst7|inst2|EA [1])))

	.dataa(gnd),
	.datab(\inst7|inst2|nWA~q ),
	.datac(\inst7|inst2|EA [0]),
	.datad(\inst7|inst2|EA [1]),
	.cin(gnd),
	.combout(\ACCA|data_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[0]~8 .lut_mask = 16'hCCC0;
defparam \ACCA|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N19
dffeas \ACCA|data_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCA|data_out[7]~0_combout ),
	.asdata(\inst1|Yupa2[7]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EA [0]),
	.ena(\ACCA|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCA|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCA|data_out[7] .is_wysiwyg = "true";
defparam \ACCA|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \inst1|Yupa2[7]~1 (
// Equation(s):
// \inst1|Yupa2[7]~1_combout  = (\AUX|data_out [15] & (((\ACCA|B[7]~0_combout ) # (\ACCA|data_out [7])))) # (!\AUX|data_out [15] & (\AUX|TRI_STATE_C~0_combout  & ((\ACCA|B[7]~0_combout ) # (\ACCA|data_out [7]))))

	.dataa(\AUX|data_out [15]),
	.datab(\AUX|TRI_STATE_C~0_combout ),
	.datac(\ACCA|B[7]~0_combout ),
	.datad(\ACCA|data_out [7]),
	.cin(gnd),
	.combout(\inst1|Yupa2[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[7]~1 .lut_mask = 16'hEEE0;
defparam \inst1|Yupa2[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \ACCB|B[7]~0 (
// Equation(s):
// \ACCB|B[7]~0_combout  = ((\inst7|inst2|nWB~q ) # (\inst7|inst2|EB [0])) # (!\inst7|inst2|EB [1])

	.dataa(gnd),
	.datab(\inst7|inst2|EB [1]),
	.datac(\inst7|inst2|nWB~q ),
	.datad(\inst7|inst2|EB [0]),
	.cin(gnd),
	.combout(\ACCB|B[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|B[7]~0 .lut_mask = 16'hFFF3;
defparam \ACCB|B[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \ACCB|C[7]~0 (
// Equation(s):
// \ACCB|C[7]~0_combout  = ((\inst7|inst2|nWB~q ) # ((\ACCB|data_out [7]) # (!\inst7|inst2|EB [1]))) # (!\inst7|inst2|EB [0])

	.dataa(\inst7|inst2|EB [0]),
	.datab(\inst7|inst2|nWB~q ),
	.datac(\ACCB|data_out [7]),
	.datad(\inst7|inst2|EB [1]),
	.cin(gnd),
	.combout(\ACCB|C[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|C[7]~0 .lut_mask = 16'hFDFF;
defparam \ACCB|C[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \ACCB|data_out[7]~0 (
// Equation(s):
// \ACCB|data_out[7]~0_combout  = (\inst7|inst2|EB [1] & ((\ACCB|C[7]~0_combout ))) # (!\inst7|inst2|EB [1] & (\inst1|Yupa[7]~14_combout ))

	.dataa(\inst7|inst2|EB [1]),
	.datab(\inst1|Yupa[7]~14_combout ),
	.datac(gnd),
	.datad(\ACCB|C[7]~0_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[7]~0 .lut_mask = 16'hEE44;
defparam \ACCB|data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \ACCB|data_out[0]~8 (
// Equation(s):
// \ACCB|data_out[0]~8_combout  = (\inst7|inst2|nWB~q  & ((\inst7|inst2|EB [0]) # (\inst7|inst2|EB [1])))

	.dataa(\inst7|inst2|nWB~q ),
	.datab(\inst7|inst2|EB [0]),
	.datac(gnd),
	.datad(\inst7|inst2|EB [1]),
	.cin(gnd),
	.combout(\ACCB|data_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[0]~8 .lut_mask = 16'hAA88;
defparam \ACCB|data_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \ACCB|data_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[7]~0_combout ),
	.asdata(\inst1|Yupa2[7]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EB [0]),
	.ena(\ACCB|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[7] .is_wysiwyg = "true";
defparam \ACCB|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \bufferAlta|PortR~1 (
// Equation(s):
// \bufferAlta|PortR~1_combout  = (!\inst7|inst2|nRW~q  & \inst7|inst2|BD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|nRW~q ),
	.datad(\inst7|inst2|BD~q ),
	.cin(gnd),
	.combout(\bufferAlta|PortR~1_combout ),
	.cout());
// synopsys translate_off
defparam \bufferAlta|PortR~1 .lut_mask = 16'h0F00;
defparam \bufferAlta|PortR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \inst1|Yupa2[7]~2 (
// Equation(s):
// \inst1|Yupa2[7]~2_combout  = (\inst6|data[7]~15_combout  & ((\ACCB|B[7]~0_combout ) # ((\ACCB|data_out [7])))) # (!\inst6|data[7]~15_combout  & (!\bufferAlta|PortR~1_combout  & ((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [7]))))

	.dataa(\inst6|data[7]~15_combout ),
	.datab(\ACCB|B[7]~0_combout ),
	.datac(\ACCB|data_out [7]),
	.datad(\bufferAlta|PortR~1_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[7]~2 .lut_mask = 16'hA8FC;
defparam \inst1|Yupa2[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \inst1|Mux27~0 (
// Equation(s):
// \inst1|Mux27~0_combout  = (\inst7|inst2|UPA [3]) # ((\inst7|inst2|UPA [2] & !\inst7|inst2|UPA [1]))

	.dataa(\inst7|inst2|UPA [3]),
	.datab(\inst7|inst2|UPA [2]),
	.datac(gnd),
	.datad(\inst7|inst2|UPA [1]),
	.cin(gnd),
	.combout(\inst1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux27~0 .lut_mask = 16'hAAEE;
defparam \inst1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \inst1|Mux35~0 (
// Equation(s):
// \inst1|Mux35~0_combout  = (!\inst7|inst2|UPA [3] & (\inst7|inst2|UPA [2] & (!\inst7|inst2|UPA [0] & \inst7|inst2|UPA [1])))

	.dataa(\inst7|inst2|UPA [3]),
	.datab(\inst7|inst2|UPA [2]),
	.datac(\inst7|inst2|UPA [0]),
	.datad(\inst7|inst2|UPA [1]),
	.cin(gnd),
	.combout(\inst1|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux35~0 .lut_mask = 16'h0400;
defparam \inst1|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \inst1|Mux35~1 (
// Equation(s):
// \inst1|Mux35~1_combout  = (\inst1|Mux27~0_combout  & ((\ACCA|C[7]~0_combout ) # ((\inst1|Banderas [2] & \inst1|Mux35~0_combout )))) # (!\inst1|Mux27~0_combout  & (\inst1|Banderas [2] & (\inst1|Mux35~0_combout )))

	.dataa(\inst1|Mux27~0_combout ),
	.datab(\inst1|Banderas [2]),
	.datac(\inst1|Mux35~0_combout ),
	.datad(\ACCA|C[7]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux35~1 .lut_mask = 16'hEAC0;
defparam \inst1|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \inst1|Mux27~1 (
// Equation(s):
// \inst1|Mux27~1_combout  = (!\inst7|inst2|UPA [2] & ((\inst7|inst2|UPA [3]) # ((\inst7|inst2|UPA [0] & !\inst7|inst2|UPA [1]))))

	.dataa(\inst7|inst2|UPA [2]),
	.datab(\inst7|inst2|UPA [0]),
	.datac(\inst7|inst2|UPA [3]),
	.datad(\inst7|inst2|UPA [1]),
	.cin(gnd),
	.combout(\inst1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux27~1 .lut_mask = 16'h5054;
defparam \inst1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \inst1|Mux35~2 (
// Equation(s):
// \inst1|Mux35~2_combout  = (\inst1|Mux27~1_combout  & ((\ACCB|C[7]~0_combout ))) # (!\inst1|Mux27~1_combout  & (\inst1|Mux35~1_combout ))

	.dataa(gnd),
	.datab(\inst1|Mux35~1_combout ),
	.datac(\inst1|Mux27~1_combout ),
	.datad(\ACCB|C[7]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux35~2 .lut_mask = 16'hFC0C;
defparam \inst1|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \inst1|Mux28~0 (
// Equation(s):
// \inst1|Mux28~0_combout  = (\inst7|inst2|UPA [3] & ((\inst7|inst2|UPA [1]) # ((\inst7|inst2|UPA [0] & \inst7|inst2|UPA [2]))))

	.dataa(\inst7|inst2|UPA [3]),
	.datab(\inst7|inst2|UPA [0]),
	.datac(\inst7|inst2|UPA [2]),
	.datad(\inst7|inst2|UPA [1]),
	.cin(gnd),
	.combout(\inst1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux28~0 .lut_mask = 16'hAA80;
defparam \inst1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \inst1|Mux28~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|Mux28~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|Mux28~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|Mux28~0clkctrl .clock_type = "global clock";
defparam \inst1|Mux28~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \inst1|S[7] (
// Equation(s):
// \inst1|S [7] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|S [7]))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|Mux35~2_combout ))

	.dataa(\inst1|Mux35~2_combout ),
	.datab(\inst1|S [7]),
	.datac(gnd),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|S [7]),
	.cout());
// synopsys translate_off
defparam \inst1|S[7] .lut_mask = 16'hCCAA;
defparam \inst1|S[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \inst1|Mux37~0 (
// Equation(s):
// \inst1|Mux37~0_combout  = (!\inst7|inst2|UPA [3] & ((\inst7|inst2|UPA [0] & ((!\inst7|inst2|UPA [2]))) # (!\inst7|inst2|UPA [0] & (!\inst7|inst2|UPA [1]))))

	.dataa(\inst7|inst2|UPA [0]),
	.datab(\inst7|inst2|UPA [1]),
	.datac(\inst7|inst2|UPA [2]),
	.datad(\inst7|inst2|UPA [3]),
	.cin(gnd),
	.combout(\inst1|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux37~0 .lut_mask = 16'h001B;
defparam \inst1|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \inst1|Mux37~1 (
// Equation(s):
// \inst1|Mux37~1_combout  = (\inst7|inst2|UPA [0] & (!\inst7|inst2|UPA [3] & ((\inst7|inst2|UPA [1]) # (\inst7|inst2|UPA [2])))) # (!\inst7|inst2|UPA [0] & ((\inst7|inst2|UPA [2] & (\inst7|inst2|UPA [1] & !\inst7|inst2|UPA [3])) # (!\inst7|inst2|UPA [2] & 
// ((\inst7|inst2|UPA [3])))))

	.dataa(\inst7|inst2|UPA [0]),
	.datab(\inst7|inst2|UPA [1]),
	.datac(\inst7|inst2|UPA [2]),
	.datad(\inst7|inst2|UPA [3]),
	.cin(gnd),
	.combout(\inst1|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux37~1 .lut_mask = 16'h05E8;
defparam \inst1|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \inst1|Mux43~0 (
// Equation(s):
// \inst1|Mux43~0_combout  = (\inst1|Mux37~1_combout  & (((\inst1|Yupa[7]~14_combout ) # (\inst1|Mux37~0_combout )))) # (!\inst1|Mux37~1_combout  & (\inst1|Banderas [2] & ((!\inst1|Mux37~0_combout ))))

	.dataa(\inst1|Banderas [2]),
	.datab(\inst1|Mux37~1_combout ),
	.datac(\inst1|Yupa[7]~14_combout ),
	.datad(\inst1|Mux37~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux43~0 .lut_mask = 16'hCCE2;
defparam \inst1|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \inst1|Mux43~1 (
// Equation(s):
// \inst1|Mux43~1_combout  = (\inst1|Mux37~0_combout  & ((\inst1|Mux43~0_combout  & (\ACCB|C[7]~0_combout )) # (!\inst1|Mux43~0_combout  & ((\ACCA|C[7]~0_combout ))))) # (!\inst1|Mux37~0_combout  & (((\inst1|Mux43~0_combout ))))

	.dataa(\inst1|Mux37~0_combout ),
	.datab(\ACCB|C[7]~0_combout ),
	.datac(\inst1|Mux43~0_combout ),
	.datad(\ACCA|C[7]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux43~1 .lut_mask = 16'hDAD0;
defparam \inst1|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \inst1|Mux36~0 (
// Equation(s):
// \inst1|Mux36~0_combout  = (\inst1|Mux37~2_combout  & (((!\inst7|inst2|selbus~q )))) # (!\inst1|Mux37~2_combout  & ((\inst7|inst2|UPA [3]) # ((!\inst7|inst2|UPA [2]))))

	.dataa(\inst7|inst2|UPA [3]),
	.datab(\inst1|Mux37~2_combout ),
	.datac(\inst7|inst2|UPA [2]),
	.datad(\inst7|inst2|selbus~q ),
	.cin(gnd),
	.combout(\inst1|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux36~0 .lut_mask = 16'h23EF;
defparam \inst1|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \inst1|Mux43~2 (
// Equation(s):
// \inst1|Mux43~2_combout  = (\inst1|Mux43~1_combout  & ((\inst1|Mux36~0_combout ) # ((\inst1|Yupa2[7]~6_combout  & \inst1|Mux37~3_combout )))) # (!\inst1|Mux43~1_combout  & (((\inst1|Yupa2[7]~6_combout  & \inst1|Mux37~3_combout ))))

	.dataa(\inst1|Mux43~1_combout ),
	.datab(\inst1|Mux36~0_combout ),
	.datac(\inst1|Yupa2[7]~6_combout ),
	.datad(\inst1|Mux37~3_combout ),
	.cin(gnd),
	.combout(\inst1|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux43~2 .lut_mask = 16'hF888;
defparam \inst1|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \inst1|R[7] (
// Equation(s):
// \inst1|R [7] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|R [7]))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|Mux43~2_combout ))

	.dataa(gnd),
	.datab(\inst1|Mux43~2_combout ),
	.datac(\inst1|R [7]),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|R [7]),
	.cout());
// synopsys translate_off
defparam \inst1|R[7] .lut_mask = 16'hF0CC;
defparam \inst1|R[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \inst1|Add0~0 (
// Equation(s):
// \inst1|Add0~0_combout  = \inst7|inst2|UPA [4] $ (\inst1|S [7])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|S [7]),
	.cin(gnd),
	.combout(\inst1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~0 .lut_mask = 16'h55AA;
defparam \inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \inst1|Add0~1 (
// Equation(s):
// \inst1|Add0~1_combout  = \inst7|inst2|UPA [4] $ (\inst1|R [7])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|R [7]),
	.cin(gnd),
	.combout(\inst1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~1 .lut_mask = 16'h55AA;
defparam \inst1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \inst7|inst1|mem~120 (
// Equation(s):
// \inst7|inst1|mem~120_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & !\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~120 .lut_mask = 16'h000F;
defparam \inst7|inst1|mem~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \inst7|inst1|mem~332 (
// Equation(s):
// \inst7|inst1|mem~332_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [2]))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [2]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~332_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~332 .lut_mask = 16'h0045;
defparam \inst7|inst1|mem~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \inst7|inst1|mem~246 (
// Equation(s):
// \inst7|inst1|mem~246_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ) # (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~246_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~246 .lut_mask = 16'hEFFE;
defparam \inst7|inst1|mem~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \inst7|inst1|mem~247 (
// Equation(s):
// \inst7|inst1|mem~247_combout  = (\inst7|inst1|mem~332_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (!\inst7|inst1|mem~246_combout  & \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))

	.dataa(\inst7|inst1|mem~332_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst1|mem~246_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~247_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~247 .lut_mask = 16'h0200;
defparam \inst7|inst1|mem~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \inst7|inst1|mem~186 (
// Equation(s):
// \inst7|inst1|mem~186_combout  = (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & \inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~186 .lut_mask = 16'hC000;
defparam \inst7|inst1|mem~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \inst7|inst1|mem~248 (
// Equation(s):
// \inst7|inst1|mem~248_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~248_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~248 .lut_mask = 16'hAA00;
defparam \inst7|inst1|mem~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \inst7|inst1|mem~249 (
// Equation(s):
// \inst7|inst1|mem~249_combout  = (\inst7|inst1|mem~248_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~248_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~249_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~249 .lut_mask = 16'h3400;
defparam \inst7|inst1|mem~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \inst7|inst1|mem~250 (
// Equation(s):
// \inst7|inst1|mem~250_combout  = (\inst7|inst1|mem~247_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst1|mem~186_combout  & \inst7|inst1|mem~249_combout )))

	.dataa(\inst7|inst1|mem~247_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(\inst7|inst1|mem~186_combout ),
	.datad(\inst7|inst1|mem~249_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~250_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~250 .lut_mask = 16'hEAAA;
defparam \inst7|inst1|mem~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneive_lcell_comb \inst7|inst1|mem~243 (
// Equation(s):
// \inst7|inst1|mem~243_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~243_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~243 .lut_mask = 16'hFD3C;
defparam \inst7|inst1|mem~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneive_lcell_comb \inst7|inst1|mem~331 (
// Equation(s):
// \inst7|inst1|mem~331_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [1])))

	.dataa(gnd),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [1]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~331_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~331 .lut_mask = 16'hCF00;
defparam \inst7|inst1|mem~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneive_lcell_comb \inst7|inst1|mem~242 (
// Equation(s):
// \inst7|inst1|mem~242_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst1|mem~117_combout ))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & ((\inst7|inst1|mem~234_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst1|mem~117_combout ),
	.datad(\inst7|inst1|mem~234_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~242_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~242 .lut_mask = 16'h9180;
defparam \inst7|inst1|mem~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneive_lcell_comb \inst7|inst1|mem~244 (
// Equation(s):
// \inst7|inst1|mem~244_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & ((\inst7|inst1|mem~242_combout ) # ((!\inst7|inst1|mem~243_combout  & \inst7|inst1|mem~331_combout )))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst1|mem~243_combout  & (\inst7|inst1|mem~331_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst1|mem~243_combout ),
	.datac(\inst7|inst1|mem~331_combout ),
	.datad(\inst7|inst1|mem~242_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~244_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~244 .lut_mask = 16'hBA30;
defparam \inst7|inst1|mem~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneive_lcell_comb \inst7|inst1|mem~245 (
// Equation(s):
// \inst7|inst1|mem~245_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst1|mem~244_combout  & \inst7|inst1|mem~168_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst1|mem~244_combout ),
	.datad(\inst7|inst1|mem~168_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~245_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~245 .lut_mask = 16'h4000;
defparam \inst7|inst1|mem~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cycloneive_lcell_comb \inst7|inst1|mem~251 (
// Equation(s):
// \inst7|inst1|mem~251_combout  = (\inst7|inst1|mem~245_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & (\inst7|inst1|mem~120_combout  & \inst7|inst1|mem~250_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datab(\inst7|inst1|mem~120_combout ),
	.datac(\inst7|inst1|mem~250_combout ),
	.datad(\inst7|inst1|mem~245_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~251_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~251 .lut_mask = 16'hFF40;
defparam \inst7|inst1|mem~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N7
dffeas \inst7|inst2|PC[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~251_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|PC[0] .is_wysiwyg = "true";
defparam \inst7|inst2|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneive_lcell_comb \inst7|inst1|mem~333 (
// Equation(s):
// \inst7|inst1|mem~333_combout  = (\inst7|inst4|valor_interno [2] & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst4|valor_interno [1] & !\inst7|inst3|SELECTOR~2_combout )))

	.dataa(\inst7|inst4|valor_interno [2]),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst4|valor_interno [1]),
	.datad(\inst7|inst3|SELECTOR~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~333_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~333 .lut_mask = 16'h0002;
defparam \inst7|inst1|mem~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneive_lcell_comb \inst7|inst1|mem~252 (
// Equation(s):
// \inst7|inst1|mem~252_combout  = (\inst7|inst1|mem~248_combout  & (\inst7|inst1|mem~333_combout  & (\inst7|inst1|mem~309_combout  & \inst7|inst1|mem~148_combout )))

	.dataa(\inst7|inst1|mem~248_combout ),
	.datab(\inst7|inst1|mem~333_combout ),
	.datac(\inst7|inst1|mem~309_combout ),
	.datad(\inst7|inst1|mem~148_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~252_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~252 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \inst7|inst2|PC[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~252_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|PC[2] .is_wysiwyg = "true";
defparam \inst7|inst2|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneive_lcell_comb \PC|Equal7~0 (
// Equation(s):
// \PC|Equal7~0_combout  = (!\inst7|inst2|PC [2] & \inst7|inst2|PC [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|PC [2]),
	.datad(\inst7|inst2|PC [0]),
	.cin(gnd),
	.combout(\PC|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Equal7~0 .lut_mask = 16'h0F00;
defparam \PC|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \ACCA|data_out[4]~3 (
// Equation(s):
// \ACCA|data_out[4]~3_combout  = (\inst7|inst2|EA [1] & (\ACCA|C[4]~3_combout )) # (!\inst7|inst2|EA [1] & ((\inst1|Yupa[4]~29_combout )))

	.dataa(\inst7|inst2|EA [1]),
	.datab(\ACCA|C[4]~3_combout ),
	.datac(gnd),
	.datad(\inst1|Yupa[4]~29_combout ),
	.cin(gnd),
	.combout(\ACCA|data_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[4]~3 .lut_mask = 16'hDD88;
defparam \ACCA|data_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \inst6|data[4]~32 (
// Equation(s):
// \inst6|data[4]~32_combout  = (\inst7|inst2|BD~q  & (\inst1|Yupa2[4]~21_combout )) # (!\inst7|inst2|BD~q  & ((\inst1|Yupa[4]~29_combout )))

	.dataa(gnd),
	.datab(\inst1|Yupa2[4]~21_combout ),
	.datac(\inst7|inst2|BD~q ),
	.datad(\inst1|Yupa[4]~29_combout ),
	.cin(gnd),
	.combout(\inst6|data[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~32 .lut_mask = 16'hCFC0;
defparam \inst6|data[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \inst7|inst1|mem~290 (
// Equation(s):
// \inst7|inst1|mem~290_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~290_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~290 .lut_mask = 16'h0480;
defparam \inst7|inst1|mem~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \inst7|inst1|mem~291 (
// Equation(s):
// \inst7|inst1|mem~291_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ) # ((!\inst7|inst1|mem~148_combout ) # (!\inst7|inst1|mem~290_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datac(\inst7|inst1|mem~290_combout ),
	.datad(\inst7|inst1|mem~148_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~291_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~291 .lut_mask = 16'hEFFF;
defparam \inst7|inst1|mem~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \inst7|inst1|mem~342 (
// Equation(s):
// \inst7|inst1|mem~342_combout  = (\inst7|inst1|mem~277_combout ) # ((\inst7|inst4|valor_interno [2] & (!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst1|mem~291_combout )))

	.dataa(\inst7|inst4|valor_interno [2]),
	.datab(\inst7|inst1|mem~277_combout ),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(\inst7|inst1|mem~291_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~342_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~342 .lut_mask = 16'hCECC;
defparam \inst7|inst1|mem~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \inst7|inst1|mem~348 (
// Equation(s):
// \inst7|inst1|mem~348_combout  = (\inst7|inst3|SELECTOR~2_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))) # (!\inst7|inst3|SELECTOR~2_combout  & ((\inst7|inst4|valor_interno [3]) # ((!\inst7|inst4|valor_interno [1] & 
// \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [1]),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst4|valor_interno [3]),
	.cin(gnd),
	.combout(\inst7|inst1|mem~348_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~348 .lut_mask = 16'hF5B0;
defparam \inst7|inst1|mem~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneive_lcell_comb \inst7|inst1|mem~299 (
// Equation(s):
// \inst7|inst1|mem~299_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ) # (((\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & !\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~299_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~299 .lut_mask = 16'hAEFF;
defparam \inst7|inst1|mem~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \inst7|inst1|mem~300 (
// Equation(s):
// \inst7|inst1|mem~300_combout  = (\inst7|inst1|mem~299_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & ((!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst1|mem~299_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~300_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~300 .lut_mask = 16'hFF07;
defparam \inst7|inst1|mem~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \inst7|inst1|mem~297 (
// Equation(s):
// \inst7|inst1|mem~297_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~297_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~297 .lut_mask = 16'hE2C0;
defparam \inst7|inst1|mem~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \inst7|inst1|mem~298 (
// Equation(s):
// \inst7|inst1|mem~298_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & ((\inst7|inst1|mem~297_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )) # (!\inst7|inst1|mem~297_combout  & 
// ((\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout )))))

	.dataa(\inst7|inst1|mem~297_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~298_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~298 .lut_mask = 16'h7020;
defparam \inst7|inst1|mem~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \inst7|inst1|mem~301 (
// Equation(s):
// \inst7|inst1|mem~301_combout  = (\inst7|inst1|mem~298_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & ((\inst7|inst1|mem~348_combout ) # (\inst7|inst1|mem~300_combout ))))

	.dataa(\inst7|inst1|mem~348_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(\inst7|inst1|mem~300_combout ),
	.datad(\inst7|inst1|mem~298_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~301_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~301 .lut_mask = 16'hFFC8;
defparam \inst7|inst1|mem~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \inst7|inst1|mem~303 (
// Equation(s):
// \inst7|inst1|mem~303_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  $ 
// (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~303_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~303 .lut_mask = 16'h9000;
defparam \inst7|inst1|mem~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \inst7|inst1|mem~344 (
// Equation(s):
// \inst7|inst1|mem~344_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst1|mem~303_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [1]))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst4|valor_interno [1]),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(\inst7|inst1|mem~303_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~344_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~344 .lut_mask = 16'h0051;
defparam \inst7|inst1|mem~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \inst7|inst1|mem~304 (
// Equation(s):
// \inst7|inst1|mem~304_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & ((!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~304_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~304 .lut_mask = 16'h1022;
defparam \inst7|inst1|mem~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \inst7|inst1|mem~305 (
// Equation(s):
// \inst7|inst1|mem~305_combout  = (\inst7|inst1|mem~344_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & !\inst7|inst1|mem~304_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst1|mem~344_combout ),
	.datad(\inst7|inst1|mem~304_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~305_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~305 .lut_mask = 16'hF0F4;
defparam \inst7|inst1|mem~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \inst7|inst1|mem~343 (
// Equation(s):
// \inst7|inst1|mem~343_combout  = (\inst7|inst3|SELECTOR~2_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )))) # (!\inst7|inst3|SELECTOR~2_combout  & 
// ((\inst7|inst4|valor_interno [3]) # ((\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [3]),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~343_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~343 .lut_mask = 16'hF444;
defparam \inst7|inst1|mem~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \inst7|inst1|mem~200 (
// Equation(s):
// \inst7|inst1|mem~200_combout  = \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~200 .lut_mask = 16'h0FF0;
defparam \inst7|inst1|mem~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \inst7|inst1|mem~302 (
// Equation(s):
// \inst7|inst1|mem~302_combout  = ((!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & \inst7|inst1|mem~343_combout ))) # (!\inst7|inst1|mem~200_combout )

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst1|mem~343_combout ),
	.datad(\inst7|inst1|mem~200_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~302_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~302 .lut_mask = 16'h10FF;
defparam \inst7|inst1|mem~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \inst7|inst1|mem~292 (
// Equation(s):
// \inst7|inst1|mem~292_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & !\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~292_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~292 .lut_mask = 16'h0011;
defparam \inst7|inst1|mem~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \inst7|inst1|mem~293 (
// Equation(s):
// \inst7|inst1|mem~293_combout  = (\inst7|inst1|mem~292_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst1|mem~292_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~293_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~293 .lut_mask = 16'hFF80;
defparam \inst7|inst1|mem~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \inst7|inst1|mem~294 (
// Equation(s):
// \inst7|inst1|mem~294_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~294_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~294 .lut_mask = 16'h4F44;
defparam \inst7|inst1|mem~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \inst7|inst1|mem~295 (
// Equation(s):
// \inst7|inst1|mem~295_combout  = (\inst7|inst1|mem~294_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & \inst7|inst1|mem~184_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datac(\inst7|inst1|mem~184_combout ),
	.datad(\inst7|inst1|mem~294_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~295_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~295 .lut_mask = 16'hFF10;
defparam \inst7|inst1|mem~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \inst7|inst1|mem~296 (
// Equation(s):
// \inst7|inst1|mem~296_combout  = (\inst7|inst1|mem~293_combout ) # ((\inst7|inst1|mem~331_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ) # (\inst7|inst1|mem~295_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst1|mem~331_combout ),
	.datac(\inst7|inst1|mem~293_combout ),
	.datad(\inst7|inst1|mem~295_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~296_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~296 .lut_mask = 16'hFCF8;
defparam \inst7|inst1|mem~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \inst7|inst1|mem~306 (
// Equation(s):
// \inst7|inst1|mem~306_combout  = (\inst7|inst1|mem~301_combout ) # ((\inst7|inst1|mem~305_combout ) # ((\inst7|inst1|mem~302_combout ) # (\inst7|inst1|mem~296_combout )))

	.dataa(\inst7|inst1|mem~301_combout ),
	.datab(\inst7|inst1|mem~305_combout ),
	.datac(\inst7|inst1|mem~302_combout ),
	.datad(\inst7|inst1|mem~296_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~306_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~306 .lut_mask = 16'hFFFE;
defparam \inst7|inst1|mem~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \inst7|inst1|mem~307 (
// Equation(s):
// \inst7|inst1|mem~307_combout  = (!\inst7|inst1|mem~342_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ) # (!\inst7|inst1|mem~306_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout )))

	.dataa(\inst7|inst1|mem~342_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst1|mem~306_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~307_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~307 .lut_mask = 16'h5155;
defparam \inst7|inst1|mem~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \inst7|inst2|nEPC2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~307_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nEPC2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nEPC2 .is_wysiwyg = "true";
defparam \inst7|inst2|nEPC2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \PC|TRI_STATE_E~0 (
// Equation(s):
// \PC|TRI_STATE_E~0_combout  = (\inst7|inst2|PC [2]) # ((\inst7|inst2|PC [0]) # (!\inst7|inst2|nEPC2~q ))

	.dataa(gnd),
	.datab(\inst7|inst2|PC [2]),
	.datac(\inst7|inst2|PC [0]),
	.datad(\inst7|inst2|nEPC2~q ),
	.cin(gnd),
	.combout(\PC|TRI_STATE_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|TRI_STATE_E~0 .lut_mask = 16'hFCFF;
defparam \PC|TRI_STATE_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \PC|Add0~26 (
// Equation(s):
// \PC|Add0~26_combout  = (\PC|Equal7~0_combout  & ((\PC|data_out [13] & (!\PC|Add0~25 )) # (!\PC|data_out [13] & ((\PC|Add0~25 ) # (GND))))) # (!\PC|Equal7~0_combout  & ((\PC|data_out [13] & (\PC|Add0~25  & VCC)) # (!\PC|data_out [13] & (!\PC|Add0~25 ))))
// \PC|Add0~27  = CARRY((\PC|Equal7~0_combout  & ((!\PC|Add0~25 ) # (!\PC|data_out [13]))) # (!\PC|Equal7~0_combout  & (!\PC|data_out [13] & !\PC|Add0~25 )))

	.dataa(\PC|Equal7~0_combout ),
	.datab(\PC|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~25 ),
	.combout(\PC|Add0~26_combout ),
	.cout(\PC|Add0~27 ));
// synopsys translate_off
defparam \PC|Add0~26 .lut_mask = 16'h692B;
defparam \PC|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \PC|Add0~28 (
// Equation(s):
// \PC|Add0~28_combout  = ((\PC|Equal7~0_combout  $ (\PC|data_out [14] $ (\PC|Add0~27 )))) # (GND)
// \PC|Add0~29  = CARRY((\PC|Equal7~0_combout  & (\PC|data_out [14] & !\PC|Add0~27 )) # (!\PC|Equal7~0_combout  & ((\PC|data_out [14]) # (!\PC|Add0~27 ))))

	.dataa(\PC|Equal7~0_combout ),
	.datab(\PC|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~27 ),
	.combout(\PC|Add0~28_combout ),
	.cout(\PC|Add0~29 ));
// synopsys translate_off
defparam \PC|Add0~28 .lut_mask = 16'h964D;
defparam \PC|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \PC|data_out[14]~1 (
// Equation(s):
// \PC|data_out[14]~1_combout  = (\inst7|inst2|PC [0] & (\PC|Add0~28_combout )) # (!\inst7|inst2|PC [0] & ((\PC|data_out [14])))

	.dataa(\PC|Add0~28_combout ),
	.datab(gnd),
	.datac(\PC|data_out [14]),
	.datad(\inst7|inst2|PC [0]),
	.cin(gnd),
	.combout(\PC|data_out[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[14]~1 .lut_mask = 16'hAAF0;
defparam \PC|data_out[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \PC|data_out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[14]~1_combout ),
	.asdata(\inst1|Yupa2[6]~11_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst2|PC [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[14] .is_wysiwyg = "true";
defparam \PC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \PC|Add0~30 (
// Equation(s):
// \PC|Add0~30_combout  = \PC|data_out [15] $ (\PC|Add0~29  $ (!\PC|Equal7~0_combout ))

	.dataa(gnd),
	.datab(\PC|data_out [15]),
	.datac(gnd),
	.datad(\PC|Equal7~0_combout ),
	.cin(\PC|Add0~29 ),
	.combout(\PC|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC|Add0~30 .lut_mask = 16'h3CC3;
defparam \PC|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \PC|data_out[15]~0 (
// Equation(s):
// \PC|data_out[15]~0_combout  = (\inst7|inst2|PC [0] & ((\PC|Add0~30_combout ))) # (!\inst7|inst2|PC [0] & (\PC|data_out [15]))

	.dataa(gnd),
	.datab(\inst7|inst2|PC [0]),
	.datac(\PC|data_out [15]),
	.datad(\PC|Add0~30_combout ),
	.cin(gnd),
	.combout(\PC|data_out[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[15]~0 .lut_mask = 16'hFC30;
defparam \PC|data_out[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \PC|data_out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[15]~0_combout ),
	.asdata(\inst1|Yupa2[7]~6_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst2|PC [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[15] .is_wysiwyg = "true";
defparam \PC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \ENTRADA~1 (
// Equation(s):
// \ENTRADA~1_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [15]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [15]))

	.dataa(\PC|TRI_STATE_E~0_combout ),
	.datab(gnd),
	.datac(\PC|data_out [15]),
	.datad(\AUX|data_out [15]),
	.cin(gnd),
	.combout(\ENTRADA~1_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~1 .lut_mask = 16'hFA50;
defparam \ENTRADA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \inst|valor_interno[15] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[15] .is_wysiwyg = "true";
defparam \inst|valor_interno[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \inst6|mem_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|valor_interno [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst6|mem_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \inst6|data[4]~enfeeder (
// Equation(s):
// \inst6|data[4]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[4]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst6|data[4]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneive_lcell_comb \inst7|inst1|mem~273 (
// Equation(s):
// \inst7|inst1|mem~273_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & \inst7|inst1|mem~148_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst1|mem~148_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~273_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~273 .lut_mask = 16'h0400;
defparam \inst7|inst1|mem~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneive_lcell_comb \inst7|inst1|mem~265 (
// Equation(s):
// \inst7|inst1|mem~265_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  $ 
// (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~265_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~265 .lut_mask = 16'h9000;
defparam \inst7|inst1|mem~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneive_lcell_comb \inst7|inst1|mem~266 (
// Equation(s):
// \inst7|inst1|mem~266_combout  = ((!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((!\inst7|inst1|mem~265_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout )

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datad(\inst7|inst1|mem~265_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~266_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~266 .lut_mask = 16'h1F3F;
defparam \inst7|inst1|mem~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneive_lcell_comb \inst7|inst1|mem~270 (
// Equation(s):
// \inst7|inst1|mem~270_combout  = (\inst7|inst1|mem~266_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((\inst7|inst1|mem~269_combout ) # (\inst7|inst1|mem~338_combout ))))

	.dataa(\inst7|inst1|mem~269_combout ),
	.datab(\inst7|inst1|mem~338_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst1|mem~266_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~270_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~270 .lut_mask = 16'hFFE0;
defparam \inst7|inst1|mem~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \inst7|inst1|mem~271 (
// Equation(s):
// \inst7|inst1|mem~271_combout  = (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst10|Equal0~0_combout  & \inst7|inst1|mem~120_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst10|Equal0~0_combout ),
	.datad(\inst7|inst1|mem~120_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~271_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~271 .lut_mask = 16'h2000;
defparam \inst7|inst1|mem~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \inst10|Equal0~2 (
// Equation(s):
// \inst10|Equal0~2_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst10|Equal0~0_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & \inst7|inst1|mem~120_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datab(\inst10|Equal0~0_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst1|mem~120_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~2 .lut_mask = 16'h0400;
defparam \inst10|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \inst7|inst1|mem~272 (
// Equation(s):
// \inst7|inst1|mem~272_combout  = (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ) # ((!\inst7|inst1|mem~271_combout )))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & ((!\inst10|Equal0~2_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst1|mem~271_combout ),
	.datad(\inst10|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~272_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~272 .lut_mask = 16'h8A9B;
defparam \inst7|inst1|mem~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N4
cycloneive_lcell_comb \inst7|inst1|mem~274 (
// Equation(s):
// \inst7|inst1|mem~274_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & ((\inst7|inst1|mem~272_combout  & (!\inst7|inst1|mem~273_combout )) # (!\inst7|inst1|mem~272_combout  & ((\inst7|inst1|mem~270_combout ))))) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (((\inst7|inst1|mem~272_combout ))))

	.dataa(\inst7|inst1|mem~273_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst1|mem~270_combout ),
	.datad(\inst7|inst1|mem~272_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~274_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~274 .lut_mask = 16'h77C0;
defparam \inst7|inst1|mem~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N14
cycloneive_lcell_comb \inst7|inst1|mem~275 (
// Equation(s):
// \inst7|inst1|mem~275_combout  = (\inst10|Equal0~1_combout  & !\inst7|inst1|mem~274_combout )

	.dataa(\inst10|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst1|mem~274_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~275_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~275 .lut_mask = 16'h00AA;
defparam \inst7|inst1|mem~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N15
dffeas \inst7|inst2|nAS (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~275_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nAS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nAS .is_wysiwyg = "true";
defparam \inst7|inst2|nAS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \inst6|MEM_READ~0 (
// Equation(s):
// \inst6|MEM_READ~0_combout  = (\inst7|inst2|nRW~q ) # (!\inst7|inst2|nAS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|nRW~q ),
	.datad(\inst7|inst2|nAS~q ),
	.cin(gnd),
	.combout(\inst6|MEM_READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MEM_READ~0 .lut_mask = 16'hF0FF;
defparam \inst6|MEM_READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \inst6|data[4]~en (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|data[4]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|MEM_READ~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|data[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|data[4]~en .is_wysiwyg = "true";
defparam \inst6|data[4]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0_combout  = (!\inst|valor_interno [15] & \inst|valor_interno [14])

	.dataa(\inst|valor_interno [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|valor_interno [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0 .lut_mask = 16'h5500;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout  = (!\inst|valor_interno [13] & (\inst7|inst2|nRW~q  & (\inst7|inst2|nAS~q  & \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0_combout )))

	.dataa(\inst|valor_interno [13]),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst7|inst2|nAS~q ),
	.datad(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4 .lut_mask = 16'h4000;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout  = (!\inst|valor_interno [13] & (!\inst|valor_interno [15] & \inst|valor_interno [14]))

	.dataa(gnd),
	.datab(\inst|valor_interno [13]),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0 .lut_mask = 16'h0300;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \inst7|inst1|mem~189 (
// Equation(s):
// \inst7|inst1|mem~189_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ) # 
// (!\inst7|inst1|mem~153_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst1|mem~153_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~189 .lut_mask = 16'hCC8C;
defparam \inst7|inst1|mem~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \inst7|inst1|mem~190 (
// Equation(s):
// \inst7|inst1|mem~190_combout  = (!\inst7|inst1|mem~189_combout  & (\inst7|inst1|mem~315_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ) # (\inst7|inst1|mem~156_combout ))))

	.dataa(\inst7|inst1|mem~189_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst1|mem~315_combout ),
	.datad(\inst7|inst1|mem~156_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~190 .lut_mask = 16'h5040;
defparam \inst7|inst1|mem~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \inst7|inst2|nERA0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~190_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nERA0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nERA0 .is_wysiwyg = "true";
defparam \inst7|inst2|nERA0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \AUX|TRI_STATE_D~0 (
// Equation(s):
// \AUX|TRI_STATE_D~0_combout  = (\inst7|inst2|RA [2]) # ((\inst7|inst2|RA [0]) # (!\inst7|inst2|nERA0~q ))

	.dataa(\inst7|inst2|RA [2]),
	.datab(gnd),
	.datac(\inst7|inst2|RA [0]),
	.datad(\inst7|inst2|nERA0~q ),
	.cin(gnd),
	.combout(\AUX|TRI_STATE_D~0_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|TRI_STATE_D~0 .lut_mask = 16'hFAFF;
defparam \AUX|TRI_STATE_D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \inst7|inst1|mem~188 (
// Equation(s):
// \inst7|inst1|mem~188_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst1|mem~148_combout  & \inst7|inst1|mem~168_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst1|mem~148_combout ),
	.datad(\inst7|inst1|mem~168_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~188 .lut_mask = 16'h2000;
defparam \inst7|inst1|mem~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \inst7|inst1|mem~320 (
// Equation(s):
// \inst7|inst1|mem~320_combout  = (\inst7|inst1|mem~188_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # ((!\inst7|inst4|valor_interno [1] & !\inst7|inst4|valor_interno [2]))))

	.dataa(\inst7|inst4|valor_interno [1]),
	.datab(\inst7|inst1|mem~188_combout ),
	.datac(\inst7|inst4|valor_interno [2]),
	.datad(\inst7|inst3|SELECTOR~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~320_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~320 .lut_mask = 16'hCC04;
defparam \inst7|inst1|mem~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \inst7|inst2|X[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~320_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|X[2] .is_wysiwyg = "true";
defparam \inst7|inst2|X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \inst7|inst1|mem~319 (
// Equation(s):
// \inst7|inst1|mem~319_combout  = (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ) # (!\inst7|inst1|mem~154_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~154_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~319_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~319 .lut_mask = 16'hE6EE;
defparam \inst7|inst1|mem~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \inst7|inst1|mem~185 (
// Equation(s):
// \inst7|inst1|mem~185_combout  = (\inst7|inst1|mem~319_combout ) # (((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ) # (!\inst7|inst1|mem~168_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ))

	.dataa(\inst7|inst1|mem~319_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst1|mem~168_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~185 .lut_mask = 16'hFBFF;
defparam \inst7|inst1|mem~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \inst7|inst1|mem~187 (
// Equation(s):
// \inst7|inst1|mem~187_combout  = (!\inst7|inst1|mem~185_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~186_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst1|mem~185_combout ),
	.datad(\inst7|inst1|mem~186_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~187 .lut_mask = 16'h0E0C;
defparam \inst7|inst1|mem~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \inst7|inst2|nEX0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~187_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nEX0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nEX0 .is_wysiwyg = "true";
defparam \inst7|inst2|nEX0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \inst7|inst1|mem~346 (
// Equation(s):
// \inst7|inst1|mem~346_combout  = (\inst7|inst4|valor_interno [1] & (\inst7|inst1|mem~188_combout  & (!\inst7|inst4|valor_interno [2] & !\inst7|inst3|SELECTOR~2_combout )))

	.dataa(\inst7|inst4|valor_interno [1]),
	.datab(\inst7|inst1|mem~188_combout ),
	.datac(\inst7|inst4|valor_interno [2]),
	.datad(\inst7|inst3|SELECTOR~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~346_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~346 .lut_mask = 16'h0008;
defparam \inst7|inst1|mem~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \inst7|inst2|X[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~346_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|X[0] .is_wysiwyg = "true";
defparam \inst7|inst2|X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \inst10|Equal0~3 (
// Equation(s):
// \inst10|Equal0~3_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst10|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Equal0~3 .lut_mask = 16'h0004;
defparam \inst10|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \inst7|inst1|mem~253 (
// Equation(s):
// \inst7|inst1|mem~253_combout  = (\inst7|inst1|mem~309_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst1|mem~209_combout  & !\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))

	.dataa(\inst7|inst1|mem~309_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst1|mem~209_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~253_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~253 .lut_mask = 16'h0020;
defparam \inst7|inst1|mem~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \inst7|inst2|enaY (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~253_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|enaY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|enaY .is_wysiwyg = "true";
defparam \inst7|inst2|enaY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \inst10|process_1~0 (
// Equation(s):
// \inst10|process_1~0_combout  = (\inst7|inst2|enaY~q  & ((!\inst10|Equal0~2_combout ) # (!\inst10|Equal0~3_combout )))

	.dataa(gnd),
	.datab(\inst10|Equal0~3_combout ),
	.datac(\inst7|inst2|enaY~q ),
	.datad(\inst10|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst10|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|process_1~0 .lut_mask = 16'h30F0;
defparam \inst10|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \inst10|data_out~0 (
// Equation(s):
// \inst10|data_out~0_combout  = \inst7|inst2|enaY~q  $ (((\inst10|Equal0~3_combout  & \inst10|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\inst10|Equal0~3_combout ),
	.datac(\inst10|Equal0~2_combout ),
	.datad(\inst7|inst2|enaY~q ),
	.cin(gnd),
	.combout(\inst10|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|data_out~0 .lut_mask = 16'h3FC0;
defparam \inst10|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \inst10|data_out (
// Equation(s):
// \inst10|data_out~combout  = (\inst10|data_out~0_combout  & ((\inst10|process_1~0_combout ))) # (!\inst10|data_out~0_combout  & (\inst10|data_out~combout ))

	.dataa(gnd),
	.datab(\inst10|data_out~combout ),
	.datac(\inst10|process_1~0_combout ),
	.datad(\inst10|data_out~0_combout ),
	.cin(gnd),
	.combout(\inst10|data_out~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|data_out .lut_mask = 16'hF0CC;
defparam \inst10|data_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \Y|TRI_STATE_D~0 (
// Equation(s):
// \Y|TRI_STATE_D~0_combout  = (!\inst7|inst2|X [2] & (\inst7|inst2|nEX0~q  & (!\inst7|inst2|X [0] & \inst10|data_out~combout )))

	.dataa(\inst7|inst2|X [2]),
	.datab(\inst7|inst2|nEX0~q ),
	.datac(\inst7|inst2|X [0]),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\Y|TRI_STATE_D~0_combout ),
	.cout());
// synopsys translate_off
defparam \Y|TRI_STATE_D~0 .lut_mask = 16'h0400;
defparam \Y|TRI_STATE_D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \X|TRI_STATE_D~0 (
// Equation(s):
// \X|TRI_STATE_D~0_combout  = (!\inst7|inst2|X [2] & (\inst7|inst2|nEX0~q  & (!\inst7|inst2|X [0] & !\inst10|data_out~combout )))

	.dataa(\inst7|inst2|X [2]),
	.datab(\inst7|inst2|nEX0~q ),
	.datac(\inst7|inst2|X [0]),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\X|TRI_STATE_D~0_combout ),
	.cout());
// synopsys translate_off
defparam \X|TRI_STATE_D~0 .lut_mask = 16'h0004;
defparam \X|TRI_STATE_D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \inst1|Yupa[7]~12 (
// Equation(s):
// \inst1|Yupa[7]~12_combout  = (\inst7|inst2|nDUPA~q ) # (((\Y|TRI_STATE_D~0_combout ) # (\X|TRI_STATE_D~0_combout )) # (!\AUX|TRI_STATE_D~0_combout ))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\AUX|TRI_STATE_D~0_combout ),
	.datac(\Y|TRI_STATE_D~0_combout ),
	.datad(\X|TRI_STATE_D~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[7]~12 .lut_mask = 16'hFFFB;
defparam \inst1|Yupa[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \inst1|Yupa[7]~13 (
// Equation(s):
// \inst1|Yupa[7]~13_combout  = (\ACCB|TRI_STATE~0_combout ) # ((\bufferAlta|PortR~0_combout ) # ((\ACCA|TRI_STATE~0_combout ) # (\inst1|Yupa[7]~12_combout )))

	.dataa(\ACCB|TRI_STATE~0_combout ),
	.datab(\bufferAlta|PortR~0_combout ),
	.datac(\ACCA|TRI_STATE~0_combout ),
	.datad(\inst1|Yupa[7]~12_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[7]~13 .lut_mask = 16'hFFFE;
defparam \inst1|Yupa[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \Y|Add0~0 (
// Equation(s):
// \Y|Add0~0_combout  = \Y|data_out [0] $ (VCC)
// \Y|Add0~1  = CARRY(\Y|data_out [0])

	.dataa(\Y|data_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Y|Add0~0_combout ),
	.cout(\Y|Add0~1 ));
// synopsys translate_off
defparam \Y|Add0~0 .lut_mask = 16'h55AA;
defparam \Y|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \Y|Add0~2 (
// Equation(s):
// \Y|Add0~2_combout  = (\Y|data_out [1] & (\Y|Add0~1  & VCC)) # (!\Y|data_out [1] & (!\Y|Add0~1 ))
// \Y|Add0~3  = CARRY((!\Y|data_out [1] & !\Y|Add0~1 ))

	.dataa(\Y|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~1 ),
	.combout(\Y|Add0~2_combout ),
	.cout(\Y|Add0~3 ));
// synopsys translate_off
defparam \Y|Add0~2 .lut_mask = 16'hA505;
defparam \Y|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \Y|Add0~4 (
// Equation(s):
// \Y|Add0~4_combout  = (\Y|data_out [2] & ((GND) # (!\Y|Add0~3 ))) # (!\Y|data_out [2] & (\Y|Add0~3  $ (GND)))
// \Y|Add0~5  = CARRY((\Y|data_out [2]) # (!\Y|Add0~3 ))

	.dataa(gnd),
	.datab(\Y|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~3 ),
	.combout(\Y|Add0~4_combout ),
	.cout(\Y|Add0~5 ));
// synopsys translate_off
defparam \Y|Add0~4 .lut_mask = 16'h3CCF;
defparam \Y|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \Y|data_out[3]~1 (
// Equation(s):
// \Y|data_out[3]~1_combout  = (\inst7|inst2|X [2]) # (!\inst7|inst2|X [0])

	.dataa(\inst7|inst2|X [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\Y|data_out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[3]~1 .lut_mask = 16'hAAFF;
defparam \Y|data_out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \Y|Add0~6 (
// Equation(s):
// \Y|Add0~6_combout  = (\Y|data_out [3] & (\Y|Add0~5  & VCC)) # (!\Y|data_out [3] & (!\Y|Add0~5 ))
// \Y|Add0~7  = CARRY((!\Y|data_out [3] & !\Y|Add0~5 ))

	.dataa(\Y|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~5 ),
	.combout(\Y|Add0~6_combout ),
	.cout(\Y|Add0~7 ));
// synopsys translate_off
defparam \Y|Add0~6 .lut_mask = 16'hA505;
defparam \Y|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \Y|Add0~8 (
// Equation(s):
// \Y|Add0~8_combout  = (\Y|data_out [4] & ((GND) # (!\Y|Add0~7 ))) # (!\Y|data_out [4] & (\Y|Add0~7  $ (GND)))
// \Y|Add0~9  = CARRY((\Y|data_out [4]) # (!\Y|Add0~7 ))

	.dataa(gnd),
	.datab(\Y|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~7 ),
	.combout(\Y|Add0~8_combout ),
	.cout(\Y|Add0~9 ));
// synopsys translate_off
defparam \Y|Add0~8 .lut_mask = 16'h3CCF;
defparam \Y|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \Y|Add0~10 (
// Equation(s):
// \Y|Add0~10_combout  = (\Y|data_out [5] & (\Y|Add0~9  & VCC)) # (!\Y|data_out [5] & (!\Y|Add0~9 ))
// \Y|Add0~11  = CARRY((!\Y|data_out [5] & !\Y|Add0~9 ))

	.dataa(gnd),
	.datab(\Y|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~9 ),
	.combout(\Y|Add0~10_combout ),
	.cout(\Y|Add0~11 ));
// synopsys translate_off
defparam \Y|Add0~10 .lut_mask = 16'hC303;
defparam \Y|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \Y|Add0~12 (
// Equation(s):
// \Y|Add0~12_combout  = (\Y|data_out [6] & ((GND) # (!\Y|Add0~11 ))) # (!\Y|data_out [6] & (\Y|Add0~11  $ (GND)))
// \Y|Add0~13  = CARRY((\Y|data_out [6]) # (!\Y|Add0~11 ))

	.dataa(gnd),
	.datab(\Y|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~11 ),
	.combout(\Y|Add0~12_combout ),
	.cout(\Y|Add0~13 ));
// synopsys translate_off
defparam \Y|Add0~12 .lut_mask = 16'h3CCF;
defparam \Y|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \Y|Add0~14 (
// Equation(s):
// \Y|Add0~14_combout  = (\Y|data_out [7] & (\Y|Add0~13  & VCC)) # (!\Y|data_out [7] & (!\Y|Add0~13 ))
// \Y|Add0~15  = CARRY((!\Y|data_out [7] & !\Y|Add0~13 ))

	.dataa(\Y|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~13 ),
	.combout(\Y|Add0~14_combout ),
	.cout(\Y|Add0~15 ));
// synopsys translate_off
defparam \Y|Add0~14 .lut_mask = 16'hA505;
defparam \Y|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \Y|Add0~16 (
// Equation(s):
// \Y|Add0~16_combout  = (\Y|data_out [8] & ((GND) # (!\Y|Add0~15 ))) # (!\Y|data_out [8] & (\Y|Add0~15  $ (GND)))
// \Y|Add0~17  = CARRY((\Y|data_out [8]) # (!\Y|Add0~15 ))

	.dataa(gnd),
	.datab(\Y|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~15 ),
	.combout(\Y|Add0~16_combout ),
	.cout(\Y|Add0~17 ));
// synopsys translate_off
defparam \Y|Add0~16 .lut_mask = 16'h3CCF;
defparam \Y|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \Y|data_out[12]~0 (
// Equation(s):
// \Y|data_out[12]~0_combout  = (\inst7|inst2|X [0]) # (!\inst7|inst2|X [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\Y|data_out[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[12]~0 .lut_mask = 16'hFF0F;
defparam \Y|data_out[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \Y|Add0~18 (
// Equation(s):
// \Y|Add0~18_combout  = (\Y|data_out [9] & (\Y|Add0~17  & VCC)) # (!\Y|data_out [9] & (!\Y|Add0~17 ))
// \Y|Add0~19  = CARRY((!\Y|data_out [9] & !\Y|Add0~17 ))

	.dataa(\Y|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~17 ),
	.combout(\Y|Add0~18_combout ),
	.cout(\Y|Add0~19 ));
// synopsys translate_off
defparam \Y|Add0~18 .lut_mask = 16'hA505;
defparam \Y|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \Y|Add0~20 (
// Equation(s):
// \Y|Add0~20_combout  = (\Y|data_out [10] & ((GND) # (!\Y|Add0~19 ))) # (!\Y|data_out [10] & (\Y|Add0~19  $ (GND)))
// \Y|Add0~21  = CARRY((\Y|data_out [10]) # (!\Y|Add0~19 ))

	.dataa(\Y|data_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~19 ),
	.combout(\Y|Add0~20_combout ),
	.cout(\Y|Add0~21 ));
// synopsys translate_off
defparam \Y|Add0~20 .lut_mask = 16'h5AAF;
defparam \Y|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \Y|Add0~22 (
// Equation(s):
// \Y|Add0~22_combout  = (\Y|data_out [11] & (\Y|Add0~21  & VCC)) # (!\Y|data_out [11] & (!\Y|Add0~21 ))
// \Y|Add0~23  = CARRY((!\Y|data_out [11] & !\Y|Add0~21 ))

	.dataa(\Y|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~21 ),
	.combout(\Y|Add0~22_combout ),
	.cout(\Y|Add0~23 ));
// synopsys translate_off
defparam \Y|Add0~22 .lut_mask = 16'hA505;
defparam \Y|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \Y|Add0~24 (
// Equation(s):
// \Y|Add0~24_combout  = (\Y|data_out [12] & ((GND) # (!\Y|Add0~23 ))) # (!\Y|data_out [12] & (\Y|Add0~23  $ (GND)))
// \Y|Add0~25  = CARRY((\Y|data_out [12]) # (!\Y|Add0~23 ))

	.dataa(\Y|data_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~23 ),
	.combout(\Y|Add0~24_combout ),
	.cout(\Y|Add0~25 ));
// synopsys translate_off
defparam \Y|Add0~24 .lut_mask = 16'h5AAF;
defparam \Y|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \Y|Add0~26 (
// Equation(s):
// \Y|Add0~26_combout  = (\Y|data_out [13] & (\Y|Add0~25  & VCC)) # (!\Y|data_out [13] & (!\Y|Add0~25 ))
// \Y|Add0~27  = CARRY((!\Y|data_out [13] & !\Y|Add0~25 ))

	.dataa(\Y|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~25 ),
	.combout(\Y|Add0~26_combout ),
	.cout(\Y|Add0~27 ));
// synopsys translate_off
defparam \Y|Add0~26 .lut_mask = 16'hA505;
defparam \Y|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \Y|Add0~28 (
// Equation(s):
// \Y|Add0~28_combout  = (\Y|data_out [14] & ((GND) # (!\Y|Add0~27 ))) # (!\Y|data_out [14] & (\Y|Add0~27  $ (GND)))
// \Y|Add0~29  = CARRY((\Y|data_out [14]) # (!\Y|Add0~27 ))

	.dataa(gnd),
	.datab(\Y|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Y|Add0~27 ),
	.combout(\Y|Add0~28_combout ),
	.cout(\Y|Add0~29 ));
// synopsys translate_off
defparam \Y|Add0~28 .lut_mask = 16'h3CCF;
defparam \Y|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \Y|Add0~30 (
// Equation(s):
// \Y|Add0~30_combout  = \Y|Add0~29  $ (!\Y|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Y|data_out [15]),
	.cin(\Y|Add0~29 ),
	.combout(\Y|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Y|Add0~30 .lut_mask = 16'hF00F;
defparam \Y|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \Y|R15~0 (
// Equation(s):
// \Y|R15~0_combout  = (\inst7|inst2|X [0]) # ((\inst7|inst2|X [2]) # ((\Y|data_out [15]) # (!\inst10|data_out~combout )))

	.dataa(\inst7|inst2|X [0]),
	.datab(\inst7|inst2|X [2]),
	.datac(\inst10|data_out~combout ),
	.datad(\Y|data_out [15]),
	.cin(gnd),
	.combout(\Y|R15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Y|R15~0 .lut_mask = 16'hFFEF;
defparam \Y|R15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \X|data_out~14 (
// Equation(s):
// \X|data_out~14_combout  = (\inst7|inst2|X [2] & ((\inst7|inst2|X [0]) # (\inst1|Yupa2[7]~6_combout )))

	.dataa(\inst7|inst2|X [0]),
	.datab(gnd),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst1|Yupa2[7]~6_combout ),
	.cin(gnd),
	.combout(\X|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~14 .lut_mask = 16'hF0A0;
defparam \X|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \Y|data_out~3 (
// Equation(s):
// \Y|data_out~3_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~14_combout  & ((\Y|R15~0_combout ))) # (!\X|data_out~14_combout  & (\Y|Add0~30_combout )))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~14_combout ))))

	.dataa(\Y|Add0~30_combout ),
	.datab(\Y|R15~0_combout ),
	.datac(\Y|data_out[12]~0_combout ),
	.datad(\X|data_out~14_combout ),
	.cin(gnd),
	.combout(\Y|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out~3 .lut_mask = 16'hCFA0;
defparam \Y|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \Y|data_out[8]~4 (
// Equation(s):
// \Y|data_out[8]~4_combout  = (\inst7|inst2|X [2] & \inst10|data_out~combout )

	.dataa(\inst7|inst2|X [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\Y|data_out[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[8]~4 .lut_mask = 16'hAA00;
defparam \Y|data_out[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \Y|data_out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out~3_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[15] .is_wysiwyg = "true";
defparam \Y|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \X|data_out~17 (
// Equation(s):
// \X|data_out~17_combout  = (\inst7|inst2|X [2] & ((\inst7|inst2|X [0]) # (\inst1|Yupa2[6]~11_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|X [0]),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst1|Yupa2[6]~11_combout ),
	.cin(gnd),
	.combout(\X|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~17 .lut_mask = 16'hF0C0;
defparam \X|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \Y|data_out~5 (
// Equation(s):
// \Y|data_out~5_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~17_combout  & ((\Y|data_out [15]))) # (!\X|data_out~17_combout  & (\Y|Add0~28_combout )))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~17_combout ))))

	.dataa(\Y|Add0~28_combout ),
	.datab(\Y|data_out[12]~0_combout ),
	.datac(\Y|data_out [15]),
	.datad(\X|data_out~17_combout ),
	.cin(gnd),
	.combout(\Y|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out~5 .lut_mask = 16'hF388;
defparam \Y|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \Y|data_out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out~5_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[14] .is_wysiwyg = "true";
defparam \Y|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \X|data_out~19 (
// Equation(s):
// \X|data_out~19_combout  = (\inst7|inst2|X [2] & ((\inst1|Yupa2[5]~16_combout ) # (\inst7|inst2|X [0])))

	.dataa(\inst1|Yupa2[5]~16_combout ),
	.datab(\inst7|inst2|X [2]),
	.datac(gnd),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\X|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~19 .lut_mask = 16'hCC88;
defparam \X|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \Y|data_out~6 (
// Equation(s):
// \Y|data_out~6_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~19_combout  & (\Y|data_out [14])) # (!\X|data_out~19_combout  & ((\Y|Add0~26_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~19_combout ))))

	.dataa(\Y|data_out [14]),
	.datab(\Y|Add0~26_combout ),
	.datac(\Y|data_out[12]~0_combout ),
	.datad(\X|data_out~19_combout ),
	.cin(gnd),
	.combout(\Y|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out~6 .lut_mask = 16'hAFC0;
defparam \Y|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \Y|data_out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out~6_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[13] .is_wysiwyg = "true";
defparam \Y|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \X|data_out~21 (
// Equation(s):
// \X|data_out~21_combout  = (\inst7|inst2|X [2] & ((\inst7|inst2|X [0]) # (\inst1|Yupa2[4]~21_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|X [0]),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst1|Yupa2[4]~21_combout ),
	.cin(gnd),
	.combout(\X|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~21 .lut_mask = 16'hF0C0;
defparam \X|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \Y|data_out~7 (
// Equation(s):
// \Y|data_out~7_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~21_combout  & ((\Y|data_out [13]))) # (!\X|data_out~21_combout  & (\Y|Add0~24_combout )))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~21_combout ))))

	.dataa(\Y|Add0~24_combout ),
	.datab(\Y|data_out [13]),
	.datac(\Y|data_out[12]~0_combout ),
	.datad(\X|data_out~21_combout ),
	.cin(gnd),
	.combout(\Y|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out~7 .lut_mask = 16'hCFA0;
defparam \Y|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \Y|data_out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out~7_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[12] .is_wysiwyg = "true";
defparam \Y|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneive_lcell_comb \inst7|inst1|mem~227 (
// Equation(s):
// \inst7|inst1|mem~227_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ) # (!\inst7|inst1|mem~148_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst1|mem~148_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~227_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~227 .lut_mask = 16'h5155;
defparam \inst7|inst1|mem~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneive_lcell_comb \inst7|inst1|mem~228 (
// Equation(s):
// \inst7|inst1|mem~228_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~228_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~228 .lut_mask = 16'h0220;
defparam \inst7|inst1|mem~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \inst7|inst1|mem~229 (
// Equation(s):
// \inst7|inst1|mem~229_combout  = ((\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & ((!\inst7|inst1|mem~228_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))) # (!\inst7|inst1|mem~168_combout )

	.dataa(\inst7|inst1|mem~168_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst1|mem~228_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~229_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~229 .lut_mask = 16'h5DDD;
defparam \inst7|inst1|mem~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \inst7|inst1|mem~330 (
// Equation(s):
// \inst7|inst1|mem~330_combout  = (!\inst7|inst1|mem~227_combout  & (!\inst7|inst1|mem~229_combout  & ((\inst7|inst3|SELECTOR~2_combout ) # (!\inst7|inst4|valor_interno [1]))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst1|mem~227_combout ),
	.datac(\inst7|inst4|valor_interno [1]),
	.datad(\inst7|inst1|mem~229_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~330_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~330 .lut_mask = 16'h0023;
defparam \inst7|inst1|mem~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \inst7|inst2|nEX1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~330_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nEX1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nEX1 .is_wysiwyg = "true";
defparam \inst7|inst2|nEX1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \X|TRI_STATE_C~0 (
// Equation(s):
// \X|TRI_STATE_C~0_combout  = (!\inst7|inst2|X [0] & (\inst7|inst2|nEX1~q  & (!\inst7|inst2|X [2] & !\inst10|data_out~combout )))

	.dataa(\inst7|inst2|X [0]),
	.datab(\inst7|inst2|nEX1~q ),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\X|TRI_STATE_C~0_combout ),
	.cout());
// synopsys translate_off
defparam \X|TRI_STATE_C~0 .lut_mask = 16'h0004;
defparam \X|TRI_STATE_C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \Y|data_out[12]~2 (
// Equation(s):
// \Y|data_out[12]~2_combout  = (\inst7|inst2|X [2] & \inst7|inst2|X [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\Y|data_out[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[12]~2 .lut_mask = 16'hF000;
defparam \Y|data_out[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \X|Add0~0 (
// Equation(s):
// \X|Add0~0_combout  = \X|data_out [0] $ (VCC)
// \X|Add0~1  = CARRY(\X|data_out [0])

	.dataa(gnd),
	.datab(\X|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\X|Add0~0_combout ),
	.cout(\X|Add0~1 ));
// synopsys translate_off
defparam \X|Add0~0 .lut_mask = 16'h33CC;
defparam \X|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \ACCB|C[0]~7 (
// Equation(s):
// \ACCB|C[0]~7_combout  = (\inst7|inst2|nWB~q ) # ((\ACCB|data_out [0]) # ((!\inst7|inst2|EB [1]) # (!\inst7|inst2|EB [0])))

	.dataa(\inst7|inst2|nWB~q ),
	.datab(\ACCB|data_out [0]),
	.datac(\inst7|inst2|EB [0]),
	.datad(\inst7|inst2|EB [1]),
	.cin(gnd),
	.combout(\ACCB|C[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|C[0]~7 .lut_mask = 16'hEFFF;
defparam \ACCB|C[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \ACCB|data_out[0]~7 (
// Equation(s):
// \ACCB|data_out[0]~7_combout  = (\inst7|inst2|EB [1] & (\ACCB|C[0]~7_combout )) # (!\inst7|inst2|EB [1] & ((\inst1|Yupa[0]~49_combout )))

	.dataa(\ACCB|C[0]~7_combout ),
	.datab(\inst7|inst2|EB [1]),
	.datac(gnd),
	.datad(\inst1|Yupa[0]~49_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[0]~7 .lut_mask = 16'hBB88;
defparam \ACCB|data_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \inst1|Mux36~1 (
// Equation(s):
// \inst1|Mux36~1_combout  = (\inst1|Yupa[7]~13_combout  & ((!\inst1|Yupa[0]~48_combout ) # (!\inst1|Yupa[0]~45_combout )))

	.dataa(gnd),
	.datab(\inst1|Yupa[7]~13_combout ),
	.datac(\inst1|Yupa[0]~45_combout ),
	.datad(\inst1|Yupa[0]~48_combout ),
	.cin(gnd),
	.combout(\inst1|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux36~1 .lut_mask = 16'h0CCC;
defparam \inst1|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \ACCA|data_out[0]~7 (
// Equation(s):
// \ACCA|data_out[0]~7_combout  = (\inst7|inst2|EA [1] & (\ACCA|C[0]~7_combout )) # (!\inst7|inst2|EA [1] & ((\inst1|Yupa[0]~49_combout )))

	.dataa(\inst7|inst2|EA [1]),
	.datab(\ACCA|C[0]~7_combout ),
	.datac(gnd),
	.datad(\inst1|Yupa[0]~49_combout ),
	.cin(gnd),
	.combout(\ACCA|data_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[0]~7 .lut_mask = 16'hDD88;
defparam \ACCA|data_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \ACCA|data_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCA|data_out[0]~7_combout ),
	.asdata(\inst1|Yupa2[0]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EA [0]),
	.ena(\ACCA|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCA|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCA|data_out[0] .is_wysiwyg = "true";
defparam \ACCA|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \ACCA|C[0]~7 (
// Equation(s):
// \ACCA|C[0]~7_combout  = (\ACCA|data_out [0]) # ((\inst7|inst2|nWA~q ) # ((!\inst7|inst2|EA [1]) # (!\inst7|inst2|EA [0])))

	.dataa(\ACCA|data_out [0]),
	.datab(\inst7|inst2|nWA~q ),
	.datac(\inst7|inst2|EA [0]),
	.datad(\inst7|inst2|EA [1]),
	.cin(gnd),
	.combout(\ACCA|C[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|C[0]~7 .lut_mask = 16'hEFFF;
defparam \ACCA|C[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \inst1|Mux36~2 (
// Equation(s):
// \inst1|Mux36~2_combout  = (\inst1|Mux37~0_combout  & (((\inst1|Mux37~1_combout ) # (\ACCA|C[0]~7_combout )))) # (!\inst1|Mux37~0_combout  & (\inst1|Q [0] & (!\inst1|Mux37~1_combout )))

	.dataa(\inst1|Q [0]),
	.datab(\inst1|Mux37~0_combout ),
	.datac(\inst1|Mux37~1_combout ),
	.datad(\ACCA|C[0]~7_combout ),
	.cin(gnd),
	.combout(\inst1|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux36~2 .lut_mask = 16'hCEC2;
defparam \inst1|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \inst1|Mux36~3 (
// Equation(s):
// \inst1|Mux36~3_combout  = (\inst1|Mux37~1_combout  & ((\inst1|Mux36~2_combout  & ((\ACCB|C[0]~7_combout ))) # (!\inst1|Mux36~2_combout  & (!\inst1|Mux36~1_combout )))) # (!\inst1|Mux37~1_combout  & (((\inst1|Mux36~2_combout ))))

	.dataa(\inst1|Mux36~1_combout ),
	.datab(\inst1|Mux37~1_combout ),
	.datac(\inst1|Mux36~2_combout ),
	.datad(\ACCB|C[0]~7_combout ),
	.cin(gnd),
	.combout(\inst1|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux36~3 .lut_mask = 16'hF434;
defparam \inst1|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \inst1|Mux36~4 (
// Equation(s):
// \inst1|Mux36~4_combout  = (\inst1|Yupa2[0]~41_combout  & ((\inst1|Mux37~3_combout ) # ((\inst1|Mux36~0_combout  & \inst1|Mux36~3_combout )))) # (!\inst1|Yupa2[0]~41_combout  & (\inst1|Mux36~0_combout  & (\inst1|Mux36~3_combout )))

	.dataa(\inst1|Yupa2[0]~41_combout ),
	.datab(\inst1|Mux36~0_combout ),
	.datac(\inst1|Mux36~3_combout ),
	.datad(\inst1|Mux37~3_combout ),
	.cin(gnd),
	.combout(\inst1|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux36~4 .lut_mask = 16'hEAC0;
defparam \inst1|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \inst1|R[0] (
// Equation(s):
// \inst1|R [0] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|R [0])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux36~4_combout )))

	.dataa(\inst1|R [0]),
	.datab(\inst1|Mux36~4_combout ),
	.datac(\inst1|Mux28~0clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|R [0]),
	.cout());
// synopsys translate_off
defparam \inst1|R[0] .lut_mask = 16'hACAC;
defparam \inst1|R[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \inst1|Mux27~2 (
// Equation(s):
// \inst1|Mux27~2_combout  = (\inst1|Mux27~0_combout  & ((\ACCA|C[0]~7_combout ) # ((\inst1|Q [0] & \inst1|Mux35~0_combout )))) # (!\inst1|Mux27~0_combout  & (\inst1|Q [0] & ((\inst1|Mux35~0_combout ))))

	.dataa(\inst1|Mux27~0_combout ),
	.datab(\inst1|Q [0]),
	.datac(\ACCA|C[0]~7_combout ),
	.datad(\inst1|Mux35~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux27~2 .lut_mask = 16'hECA0;
defparam \inst1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \inst1|Mux27~3 (
// Equation(s):
// \inst1|Mux27~3_combout  = (\inst1|Mux27~1_combout  & (\ACCB|C[0]~7_combout )) # (!\inst1|Mux27~1_combout  & ((\inst1|Mux27~2_combout )))

	.dataa(gnd),
	.datab(\ACCB|C[0]~7_combout ),
	.datac(\inst1|Mux27~1_combout ),
	.datad(\inst1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\inst1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux27~3 .lut_mask = 16'hCFC0;
defparam \inst1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \inst1|S[0] (
// Equation(s):
// \inst1|S [0] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|S [0])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux27~3_combout )))

	.dataa(\inst1|S [0]),
	.datab(gnd),
	.datac(\inst1|Mux27~3_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|S [0]),
	.cout());
// synopsys translate_off
defparam \inst1|S[0] .lut_mask = 16'hAAF0;
defparam \inst1|S[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \inst1|Add0~14 (
// Equation(s):
// \inst1|Add0~14_combout  = \inst7|inst2|UPA [4] $ (\inst1|S [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|UPA [4]),
	.datad(\inst1|S [0]),
	.cin(gnd),
	.combout(\inst1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~14 .lut_mask = 16'h0FF0;
defparam \inst1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \inst1|Add0~15 (
// Equation(s):
// \inst1|Add0~15_combout  = \inst7|inst2|UPA [4] $ (\inst1|R [0])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(\inst1|R [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~15 .lut_mask = 16'h5A5A;
defparam \inst1|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneive_lcell_comb \inst7|inst1|mem~238 (
// Equation(s):
// \inst7|inst1|mem~238_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~238_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~238 .lut_mask = 16'h2104;
defparam \inst7|inst1|mem~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \inst7|inst1|mem~239 (
// Equation(s):
// \inst7|inst1|mem~239_combout  = (\inst7|inst1|mem~321_combout  & ((\inst7|inst1|mem~237_combout ) # ((\inst7|inst1|mem~215_combout  & \inst7|inst1|mem~238_combout ))))

	.dataa(\inst7|inst1|mem~321_combout ),
	.datab(\inst7|inst1|mem~215_combout ),
	.datac(\inst7|inst1|mem~238_combout ),
	.datad(\inst7|inst1|mem~237_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~239_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~239 .lut_mask = 16'hAA80;
defparam \inst7|inst1|mem~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \inst7|inst2|selmux (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~239_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|selmux~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|selmux .is_wysiwyg = "true";
defparam \inst7|inst2|selmux .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \inst1|Add0~16 (
// Equation(s):
// \inst1|Add0~16_combout  = (!\inst7|inst2|selmux~q  & (!\inst7|inst2|UPA [4] & \inst5|inst|valor_interno~q ))

	.dataa(\inst7|inst2|selmux~q ),
	.datab(gnd),
	.datac(\inst7|inst2|UPA [4]),
	.datad(\inst5|inst|valor_interno~q ),
	.cin(gnd),
	.combout(\inst1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~16 .lut_mask = 16'h0500;
defparam \inst1|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \inst1|Add0~18 (
// Equation(s):
// \inst1|Add0~18_cout  = CARRY((!\inst7|inst2|UPA [4] & \inst1|Add0~16_combout ))

	.dataa(\inst7|inst2|UPA [4]),
	.datab(\inst1|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst1|Add0~18_cout ));
// synopsys translate_off
defparam \inst1|Add0~18 .lut_mask = 16'h0044;
defparam \inst1|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \inst1|Add0~19 (
// Equation(s):
// \inst1|Add0~19_combout  = (\inst1|Add0~14_combout  & ((\inst1|Add0~15_combout  & (\inst1|Add0~18_cout  & VCC)) # (!\inst1|Add0~15_combout  & (!\inst1|Add0~18_cout )))) # (!\inst1|Add0~14_combout  & ((\inst1|Add0~15_combout  & (!\inst1|Add0~18_cout )) # 
// (!\inst1|Add0~15_combout  & ((\inst1|Add0~18_cout ) # (GND)))))
// \inst1|Add0~20  = CARRY((\inst1|Add0~14_combout  & (!\inst1|Add0~15_combout  & !\inst1|Add0~18_cout )) # (!\inst1|Add0~14_combout  & ((!\inst1|Add0~18_cout ) # (!\inst1|Add0~15_combout ))))

	.dataa(\inst1|Add0~14_combout ),
	.datab(\inst1|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~18_cout ),
	.combout(\inst1|Add0~19_combout ),
	.cout(\inst1|Add0~20 ));
// synopsys translate_off
defparam \inst1|Add0~19 .lut_mask = 16'h9617;
defparam \inst1|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \inst1|Add0~42 (
// Equation(s):
// \inst1|Add0~42_combout  = (\inst7|inst2|UPA [4] & ((\inst1|R [0]) # ((\inst1|S [0])))) # (!\inst7|inst2|UPA [4] & (((\inst1|Add0~19_combout ))))

	.dataa(\inst1|R [0]),
	.datab(\inst7|inst2|UPA [4]),
	.datac(\inst1|S [0]),
	.datad(\inst1|Add0~19_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~42 .lut_mask = 16'hFBC8;
defparam \inst1|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \inst1|Q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[0] .is_wysiwyg = "true";
defparam \inst1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \inst1|Yupa2[0]~38 (
// Equation(s):
// \inst1|Yupa2[0]~38_combout  = (\AUX|data_out [8] & ((\ACCA|data_out [0]) # ((\ACCA|B[7]~0_combout )))) # (!\AUX|data_out [8] & (\AUX|TRI_STATE_C~0_combout  & ((\ACCA|data_out [0]) # (\ACCA|B[7]~0_combout ))))

	.dataa(\AUX|data_out [8]),
	.datab(\ACCA|data_out [0]),
	.datac(\ACCA|B[7]~0_combout ),
	.datad(\AUX|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[0]~38 .lut_mask = 16'hFCA8;
defparam \inst1|Yupa2[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4_combout  = (\inst7|inst2|nRW~q  & (\inst7|inst2|nAS~q  & !\inst|valor_interno [13]))

	.dataa(gnd),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst7|inst2|nAS~q ),
	.datad(\inst|valor_interno [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4 .lut_mask = 16'h00C0;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout  = (\inst|valor_interno [15] & (\inst|valor_interno [14] & \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4_combout ))

	.dataa(\inst|valor_interno [15]),
	.datab(gnd),
	.datac(\inst|valor_interno [14]),
	.datad(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4_combout ),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0 .lut_mask = 16'hA000;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout  = (!\inst|valor_interno [13] & (\inst|valor_interno [15] & \inst|valor_interno [14]))

	.dataa(gnd),
	.datab(\inst|valor_interno [13]),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0 .lut_mask = 16'h3000;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \inst1|Yupa[6]~15 (
// Equation(s):
// \inst1|Yupa[6]~15_combout  = (\X|data_out [6] & ((\Y|data_out [6]) # ((!\Y|TRI_STATE_D~0_combout )))) # (!\X|data_out [6] & (!\X|TRI_STATE_D~0_combout  & ((\Y|data_out [6]) # (!\Y|TRI_STATE_D~0_combout ))))

	.dataa(\X|data_out [6]),
	.datab(\Y|data_out [6]),
	.datac(\Y|TRI_STATE_D~0_combout ),
	.datad(\X|TRI_STATE_D~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[6]~15 .lut_mask = 16'h8ACF;
defparam \inst1|Yupa[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \AUX|data_out~22 (
// Equation(s):
// \AUX|data_out~22_combout  = (\inst1|Yupa[6]~15_combout  & \inst1|Yupa[6]~18_combout )

	.dataa(\inst1|Yupa[6]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Yupa[6]~18_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~22 .lut_mask = 16'hAA00;
defparam \AUX|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \AUX|data_out~23 (
// Equation(s):
// \AUX|data_out~23_combout  = (\inst7|inst2|RA [0] & (((\inst7|inst2|RA [2]) # (\AUX|data_out~22_combout )) # (!\inst1|Yupa[7]~13_combout )))

	.dataa(\inst1|Yupa[7]~13_combout ),
	.datab(\inst7|inst2|RA [2]),
	.datac(\inst7|inst2|RA [0]),
	.datad(\AUX|data_out~22_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~23 .lut_mask = 16'hF0D0;
defparam \AUX|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \AUX|data_out~24 (
// Equation(s):
// \AUX|data_out~24_combout  = (\AUX|data_out[6]~19_combout  & ((\AUX|data_out~23_combout  & (\AUX|data_out [7])) # (!\AUX|data_out~23_combout  & ((\AUX|data_out [6]))))) # (!\AUX|data_out[6]~19_combout  & (((\AUX|data_out~23_combout ))))

	.dataa(\AUX|data_out [7]),
	.datab(\AUX|data_out[6]~19_combout ),
	.datac(\AUX|data_out [6]),
	.datad(\AUX|data_out~23_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~24 .lut_mask = 16'hBBC0;
defparam \AUX|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \AUX|data_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~24_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[6] .is_wysiwyg = "true";
defparam \AUX|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \AUX|data_out~25 (
// Equation(s):
// \AUX|data_out~25_combout  = (\inst7|inst2|RA [0] & ((\inst1|Yupa[5]~24_combout ) # (\inst7|inst2|RA [2])))

	.dataa(gnd),
	.datab(\inst1|Yupa[5]~24_combout ),
	.datac(\inst7|inst2|RA [0]),
	.datad(\inst7|inst2|RA [2]),
	.cin(gnd),
	.combout(\AUX|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~25 .lut_mask = 16'hF0C0;
defparam \AUX|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \AUX|data_out~26 (
// Equation(s):
// \AUX|data_out~26_combout  = (\AUX|data_out[6]~19_combout  & ((\AUX|data_out~25_combout  & (\AUX|data_out [6])) # (!\AUX|data_out~25_combout  & ((\AUX|data_out [5]))))) # (!\AUX|data_out[6]~19_combout  & (((\AUX|data_out~25_combout ))))

	.dataa(\AUX|data_out[6]~19_combout ),
	.datab(\AUX|data_out [6]),
	.datac(\AUX|data_out [5]),
	.datad(\AUX|data_out~25_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~26 .lut_mask = 16'hDDA0;
defparam \AUX|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N3
dffeas \AUX|data_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~26_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[5] .is_wysiwyg = "true";
defparam \AUX|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \AUX|data_out~27 (
// Equation(s):
// \AUX|data_out~27_combout  = (\inst7|inst2|RA [0] & ((\inst7|inst2|RA [2]) # (\inst1|Yupa[4]~29_combout )))

	.dataa(\inst7|inst2|RA [0]),
	.datab(gnd),
	.datac(\inst7|inst2|RA [2]),
	.datad(\inst1|Yupa[4]~29_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~27 .lut_mask = 16'hAAA0;
defparam \AUX|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \AUX|data_out~28 (
// Equation(s):
// \AUX|data_out~28_combout  = (\AUX|data_out[6]~19_combout  & ((\AUX|data_out~27_combout  & (\AUX|data_out [5])) # (!\AUX|data_out~27_combout  & ((\AUX|data_out [4]))))) # (!\AUX|data_out[6]~19_combout  & (((\AUX|data_out~27_combout ))))

	.dataa(\AUX|data_out[6]~19_combout ),
	.datab(\AUX|data_out [5]),
	.datac(\AUX|data_out [4]),
	.datad(\AUX|data_out~27_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~28 .lut_mask = 16'hDDA0;
defparam \AUX|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N27
dffeas \AUX|data_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~28_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[4] .is_wysiwyg = "true";
defparam \AUX|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \AUX|data_out~29 (
// Equation(s):
// \AUX|data_out~29_combout  = (\inst7|inst2|RA [0] & ((\inst7|inst2|RA [2]) # (\inst1|Yupa[3]~34_combout )))

	.dataa(\inst7|inst2|RA [2]),
	.datab(\inst7|inst2|RA [0]),
	.datac(\inst1|Yupa[3]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AUX|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~29 .lut_mask = 16'hC8C8;
defparam \AUX|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \AUX|data_out~30 (
// Equation(s):
// \AUX|data_out~30_combout  = (\AUX|data_out[6]~19_combout  & ((\AUX|data_out~29_combout  & (\AUX|data_out [4])) # (!\AUX|data_out~29_combout  & ((\AUX|data_out [3]))))) # (!\AUX|data_out[6]~19_combout  & (((\AUX|data_out~29_combout ))))

	.dataa(\AUX|data_out[6]~19_combout ),
	.datab(\AUX|data_out [4]),
	.datac(\AUX|data_out [3]),
	.datad(\AUX|data_out~29_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~30 .lut_mask = 16'hDDA0;
defparam \AUX|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \AUX|data_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~30_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[3] .is_wysiwyg = "true";
defparam \AUX|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \inst1|Yupa[2]~35 (
// Equation(s):
// \inst1|Yupa[2]~35_combout  = (\X|TRI_STATE_D~0_combout  & (\X|data_out [2] & ((\Y|data_out [2]) # (!\Y|TRI_STATE_D~0_combout )))) # (!\X|TRI_STATE_D~0_combout  & (((\Y|data_out [2])) # (!\Y|TRI_STATE_D~0_combout )))

	.dataa(\X|TRI_STATE_D~0_combout ),
	.datab(\Y|TRI_STATE_D~0_combout ),
	.datac(\Y|data_out [2]),
	.datad(\X|data_out [2]),
	.cin(gnd),
	.combout(\inst1|Yupa[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[2]~35 .lut_mask = 16'hF351;
defparam \inst1|Yupa[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \ACCA|data_out[2]~5 (
// Equation(s):
// \ACCA|data_out[2]~5_combout  = (\inst7|inst2|EA [1] & (\ACCA|C[2]~5_combout )) # (!\inst7|inst2|EA [1] & ((\inst1|Yupa[2]~39_combout )))

	.dataa(\ACCA|C[2]~5_combout ),
	.datab(\inst7|inst2|EA [1]),
	.datac(gnd),
	.datad(\inst1|Yupa[2]~39_combout ),
	.cin(gnd),
	.combout(\ACCA|data_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[2]~5 .lut_mask = 16'hBB88;
defparam \ACCA|data_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~5 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~5_combout  = (\inst|valor_interno [15] & !\inst|valor_interno [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~5 .lut_mask = 16'h00F0;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout  = (\inst7|inst2|nAS~q  & (\inst7|inst2|nRW~q  & (\inst|valor_interno [13] & \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~5_combout )))

	.dataa(\inst7|inst2|nAS~q ),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst|valor_interno [13]),
	.datad(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~5_combout ),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0 .lut_mask = 16'h8000;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout  = (!\inst|valor_interno [14] & (\inst|valor_interno [15] & \inst|valor_interno [13]))

	.dataa(\inst|valor_interno [14]),
	.datab(gnd),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0 .lut_mask = 16'h5000;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout  = (\inst|valor_interno [14] & (\inst|valor_interno [15] & \inst|valor_interno [13]))

	.dataa(\inst|valor_interno [14]),
	.datab(gnd),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0 .lut_mask = 16'hA000;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout  = (\inst7|inst2|nAS~q  & (\inst7|inst2|nRW~q  & \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ))

	.dataa(\inst7|inst2|nAS~q ),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1 .lut_mask = 16'h8080;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \PC|Add0~4 (
// Equation(s):
// \PC|Add0~4_combout  = ((\PC|data_out [2] $ (\PC|Equal7~0_combout  $ (\PC|Add0~3 )))) # (GND)
// \PC|Add0~5  = CARRY((\PC|data_out [2] & ((!\PC|Add0~3 ) # (!\PC|Equal7~0_combout ))) # (!\PC|data_out [2] & (!\PC|Equal7~0_combout  & !\PC|Add0~3 )))

	.dataa(\PC|data_out [2]),
	.datab(\PC|Equal7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~3 ),
	.combout(\PC|Add0~4_combout ),
	.cout(\PC|Add0~5 ));
// synopsys translate_off
defparam \PC|Add0~4 .lut_mask = 16'h962B;
defparam \PC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \PC|Add0~6 (
// Equation(s):
// \PC|Add0~6_combout  = (\PC|data_out [3] & ((\PC|Equal7~0_combout  & (!\PC|Add0~5 )) # (!\PC|Equal7~0_combout  & (\PC|Add0~5  & VCC)))) # (!\PC|data_out [3] & ((\PC|Equal7~0_combout  & ((\PC|Add0~5 ) # (GND))) # (!\PC|Equal7~0_combout  & (!\PC|Add0~5 ))))
// \PC|Add0~7  = CARRY((\PC|data_out [3] & (\PC|Equal7~0_combout  & !\PC|Add0~5 )) # (!\PC|data_out [3] & ((\PC|Equal7~0_combout ) # (!\PC|Add0~5 ))))

	.dataa(\PC|data_out [3]),
	.datab(\PC|Equal7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~5 ),
	.combout(\PC|Add0~6_combout ),
	.cout(\PC|Add0~7 ));
// synopsys translate_off
defparam \PC|Add0~6 .lut_mask = 16'h694D;
defparam \PC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \PC|data_out~12 (
// Equation(s):
// \PC|data_out~12_combout  = (\inst7|inst2|PC [2] & ((\inst7|inst2|PC [0] & ((\inst1|Yupa[3]~34_combout ))) # (!\inst7|inst2|PC [0] & (\PC|Add0~6_combout )))) # (!\inst7|inst2|PC [2] & (((\PC|Add0~6_combout ))))

	.dataa(\inst7|inst2|PC [2]),
	.datab(\inst7|inst2|PC [0]),
	.datac(\PC|Add0~6_combout ),
	.datad(\inst1|Yupa[3]~34_combout ),
	.cin(gnd),
	.combout(\PC|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out~12 .lut_mask = 16'hF870;
defparam \PC|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N3
dffeas \PC|data_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out~12_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[3] .is_wysiwyg = "true";
defparam \PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \ENTRADA~6 (
// Equation(s):
// \ENTRADA~6_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [3]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [3]))

	.dataa(gnd),
	.datab(\PC|TRI_STATE_E~0_combout ),
	.datac(\PC|data_out [3]),
	.datad(\AUX|data_out [3]),
	.cin(gnd),
	.combout(\ENTRADA~6_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~6 .lut_mask = 16'hFC30;
defparam \ENTRADA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \inst|valor_interno[3] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~6_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[3] .is_wysiwyg = "true";
defparam \inst|valor_interno[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \ENTRADA~7 (
// Equation(s):
// \ENTRADA~7_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [4]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [4]))

	.dataa(gnd),
	.datab(\PC|data_out [4]),
	.datac(\AUX|data_out [4]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~7_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~7 .lut_mask = 16'hF0CC;
defparam \ENTRADA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \inst|valor_interno[4] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~7_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[4] .is_wysiwyg = "true";
defparam \inst|valor_interno[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \ENTRADA~8 (
// Equation(s):
// \ENTRADA~8_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [5]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [5]))

	.dataa(\PC|data_out [5]),
	.datab(gnd),
	.datac(\AUX|data_out [5]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~8_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~8 .lut_mask = 16'hF0AA;
defparam \ENTRADA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \inst|valor_interno[5] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~8_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[5] .is_wysiwyg = "true";
defparam \inst|valor_interno[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \ENTRADA~9 (
// Equation(s):
// \ENTRADA~9_combout  = (\PC|TRI_STATE_E~0_combout  & (\AUX|data_out [6])) # (!\PC|TRI_STATE_E~0_combout  & ((\PC|data_out [6])))

	.dataa(gnd),
	.datab(\PC|TRI_STATE_E~0_combout ),
	.datac(\AUX|data_out [6]),
	.datad(\PC|data_out [6]),
	.cin(gnd),
	.combout(\ENTRADA~9_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~9 .lut_mask = 16'hF3C0;
defparam \ENTRADA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \inst|valor_interno[6] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~9_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[6] .is_wysiwyg = "true";
defparam \inst|valor_interno[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \ENTRADA~10 (
// Equation(s):
// \ENTRADA~10_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [7]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [7]))

	.dataa(gnd),
	.datab(\PC|data_out [7]),
	.datac(\AUX|data_out [7]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~10_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~10 .lut_mask = 16'hF0CC;
defparam \ENTRADA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \inst|valor_interno[7] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~10_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[7] .is_wysiwyg = "true";
defparam \inst|valor_interno[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \ENTRADA~11 (
// Equation(s):
// \ENTRADA~11_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [8]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [8]))

	.dataa(\PC|data_out [8]),
	.datab(\PC|TRI_STATE_E~0_combout ),
	.datac(gnd),
	.datad(\AUX|data_out [8]),
	.cin(gnd),
	.combout(\ENTRADA~11_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~11 .lut_mask = 16'hEE22;
defparam \ENTRADA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \inst|valor_interno[8] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~11_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[8] .is_wysiwyg = "true";
defparam \inst|valor_interno[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \ENTRADA~12 (
// Equation(s):
// \ENTRADA~12_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [9]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [9]))

	.dataa(gnd),
	.datab(\PC|data_out [9]),
	.datac(\AUX|data_out [9]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~12_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~12 .lut_mask = 16'hF0CC;
defparam \ENTRADA~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \inst|valor_interno[9] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~12_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[9] .is_wysiwyg = "true";
defparam \inst|valor_interno[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \ENTRADA~13 (
// Equation(s):
// \ENTRADA~13_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [10]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [10]))

	.dataa(gnd),
	.datab(\PC|data_out [10]),
	.datac(\AUX|data_out [10]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~13_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~13 .lut_mask = 16'hF0CC;
defparam \ENTRADA~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \inst|valor_interno[10] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~13_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[10] .is_wysiwyg = "true";
defparam \inst|valor_interno[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \ENTRADA~14 (
// Equation(s):
// \ENTRADA~14_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [11]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [11]))

	.dataa(\PC|data_out [11]),
	.datab(gnd),
	.datac(\AUX|data_out [11]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~14_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~14 .lut_mask = 16'hF0AA;
defparam \ENTRADA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \inst|valor_interno[11] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~14_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[11] .is_wysiwyg = "true";
defparam \inst|valor_interno[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \ENTRADA~15 (
// Equation(s):
// \ENTRADA~15_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [12]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [12]))

	.dataa(\PC|data_out [12]),
	.datab(gnd),
	.datac(\AUX|data_out [12]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~15_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~15 .lut_mask = 16'hF0AA;
defparam \ENTRADA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \inst|valor_interno[12] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~15_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[12] .is_wysiwyg = "true";
defparam \inst|valor_interno[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~63_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~63_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneive_lcell_comb \inst6|data[1]~58 (
// Equation(s):
// \inst6|data[1]~58_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a57~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a49~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~58 .lut_mask = 16'hC480;
defparam \inst6|data[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0_combout  = (!\inst|valor_interno [15] & !\inst|valor_interno [14])

	.dataa(\inst|valor_interno [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|valor_interno [14]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0 .lut_mask = 16'h0055;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode578w[3] (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3] = (!\inst|valor_interno [13] & (\inst7|inst2|nRW~q  & (\inst7|inst2|nAS~q  & \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0_combout )))

	.dataa(\inst|valor_interno [13]),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst7|inst2|nAS~q ),
	.datad(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode578w[3] .lut_mask = 16'h4000;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode578w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w[3] (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3] = (!\inst|valor_interno [14] & (!\inst|valor_interno [15] & !\inst|valor_interno [13]))

	.dataa(\inst|valor_interno [14]),
	.datab(gnd),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w[3] .lut_mask = 16'h0005;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~63_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A95515;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout  = (\inst|valor_interno [13] & (\inst7|inst2|nRW~q  & (\inst7|inst2|nAS~q  & \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0_combout )))

	.dataa(\inst|valor_interno [13]),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst7|inst2|nAS~q ),
	.datad(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1 .lut_mask = 16'h8000;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout  = (!\inst|valor_interno [14] & (!\inst|valor_interno [15] & \inst|valor_interno [13]))

	.dataa(\inst|valor_interno [14]),
	.datab(gnd),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0 .lut_mask = 16'h0500;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~63_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneive_lcell_comb \inst6|data[1]~57 (
// Equation(s):
// \inst6|data[1]~57_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~57 .lut_mask = 16'h3210;
defparam \inst6|data[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneive_lcell_comb \inst6|data[1]~59 (
// Equation(s):
// \inst6|data[1]~59_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & (\inst6|data[1]~58_combout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[1]~57_combout )))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst6|data[1]~58_combout ),
	.datad(\inst6|data[1]~57_combout ),
	.cin(gnd),
	.combout(\inst6|data[1]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~59 .lut_mask = 16'hF5A0;
defparam \inst6|data[1]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \ACCB|C[1]~6 (
// Equation(s):
// \ACCB|C[1]~6_combout  = (\ACCB|data_out [1]) # ((\inst7|inst2|nWB~q ) # ((!\inst7|inst2|EB [0]) # (!\inst7|inst2|EB [1])))

	.dataa(\ACCB|data_out [1]),
	.datab(\inst7|inst2|nWB~q ),
	.datac(\inst7|inst2|EB [1]),
	.datad(\inst7|inst2|EB [0]),
	.cin(gnd),
	.combout(\ACCB|C[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|C[1]~6 .lut_mask = 16'hEFFF;
defparam \ACCB|C[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \ACCB|data_out[1]~6 (
// Equation(s):
// \ACCB|data_out[1]~6_combout  = (\inst7|inst2|EB [1] & (\ACCB|C[1]~6_combout )) # (!\inst7|inst2|EB [1] & ((\inst1|Yupa[1]~44_combout )))

	.dataa(\ACCB|C[1]~6_combout ),
	.datab(\inst7|inst2|EB [1]),
	.datac(gnd),
	.datad(\inst1|Yupa[1]~44_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[1]~6 .lut_mask = 16'hBB88;
defparam \ACCB|data_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \ACCB|data_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[1]~6_combout ),
	.asdata(\inst1|Yupa2[1]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EB [0]),
	.ena(\ACCB|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[1] .is_wysiwyg = "true";
defparam \ACCB|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \inst1|Yupa2[1]~34 (
// Equation(s):
// \inst1|Yupa2[1]~34_combout  = (\inst6|data[1]~63_combout  & ((\ACCB|data_out [1]) # ((\ACCB|B[7]~0_combout )))) # (!\inst6|data[1]~63_combout  & (!\bufferAlta|PortR~1_combout  & ((\ACCB|data_out [1]) # (\ACCB|B[7]~0_combout ))))

	.dataa(\inst6|data[1]~63_combout ),
	.datab(\ACCB|data_out [1]),
	.datac(\ACCB|B[7]~0_combout ),
	.datad(\bufferAlta|PortR~1_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[1]~34 .lut_mask = 16'hA8FC;
defparam \inst1|Yupa2[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \ACCA|data_out[1]~6 (
// Equation(s):
// \ACCA|data_out[1]~6_combout  = (\inst7|inst2|EA [1] & (\ACCA|C[1]~6_combout )) # (!\inst7|inst2|EA [1] & ((\inst1|Yupa[1]~44_combout )))

	.dataa(\inst7|inst2|EA [1]),
	.datab(\ACCA|C[1]~6_combout ),
	.datac(gnd),
	.datad(\inst1|Yupa[1]~44_combout ),
	.cin(gnd),
	.combout(\ACCA|data_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[1]~6 .lut_mask = 16'hDD88;
defparam \ACCA|data_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \ACCA|data_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCA|data_out[1]~6_combout ),
	.asdata(\inst1|Yupa2[1]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EA [0]),
	.ena(\ACCA|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCA|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCA|data_out[1] .is_wysiwyg = "true";
defparam \ACCA|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \ACCA|C[1]~6 (
// Equation(s):
// \ACCA|C[1]~6_combout  = (\ACCA|data_out [1]) # (((\inst7|inst2|nWA~q ) # (!\inst7|inst2|EA [0])) # (!\inst7|inst2|EA [1]))

	.dataa(\ACCA|data_out [1]),
	.datab(\inst7|inst2|EA [1]),
	.datac(\inst7|inst2|nWA~q ),
	.datad(\inst7|inst2|EA [0]),
	.cin(gnd),
	.combout(\ACCA|C[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|C[1]~6 .lut_mask = 16'hFBFF;
defparam \ACCA|C[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \inst1|Mux37~4 (
// Equation(s):
// \inst1|Mux37~4_combout  = (\inst1|Mux37~1_combout  & (((\inst1|Yupa[1]~44_combout ) # (\inst1|Mux37~0_combout )))) # (!\inst1|Mux37~1_combout  & (\inst1|Q [1] & ((!\inst1|Mux37~0_combout ))))

	.dataa(\inst1|Q [1]),
	.datab(\inst1|Mux37~1_combout ),
	.datac(\inst1|Yupa[1]~44_combout ),
	.datad(\inst1|Mux37~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux37~4 .lut_mask = 16'hCCE2;
defparam \inst1|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \inst1|Mux37~5 (
// Equation(s):
// \inst1|Mux37~5_combout  = (\inst1|Mux37~4_combout  & (((\ACCB|C[1]~6_combout ) # (!\inst1|Mux37~0_combout )))) # (!\inst1|Mux37~4_combout  & (\ACCA|C[1]~6_combout  & ((\inst1|Mux37~0_combout ))))

	.dataa(\ACCA|C[1]~6_combout ),
	.datab(\inst1|Mux37~4_combout ),
	.datac(\ACCB|C[1]~6_combout ),
	.datad(\inst1|Mux37~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux37~5 .lut_mask = 16'hE2CC;
defparam \inst1|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \inst1|Mux37~6 (
// Equation(s):
// \inst1|Mux37~6_combout  = (\inst1|Mux37~5_combout  & ((\inst1|Mux36~0_combout ) # ((\inst1|Mux37~3_combout  & \inst1|Yupa2[1]~36_combout )))) # (!\inst1|Mux37~5_combout  & (\inst1|Mux37~3_combout  & ((\inst1|Yupa2[1]~36_combout ))))

	.dataa(\inst1|Mux37~5_combout ),
	.datab(\inst1|Mux37~3_combout ),
	.datac(\inst1|Mux36~0_combout ),
	.datad(\inst1|Yupa2[1]~36_combout ),
	.cin(gnd),
	.combout(\inst1|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux37~6 .lut_mask = 16'hECA0;
defparam \inst1|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \inst1|R[1] (
// Equation(s):
// \inst1|R [1] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|R [1]))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|Mux37~6_combout ))

	.dataa(\inst1|Mux37~6_combout ),
	.datab(\inst1|R [1]),
	.datac(gnd),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|R [1]),
	.cout());
// synopsys translate_off
defparam \inst1|R[1] .lut_mask = 16'hCCAA;
defparam \inst1|R[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \inst1|Mux29~0 (
// Equation(s):
// \inst1|Mux29~0_combout  = (\inst1|Mux27~0_combout  & ((\ACCA|C[1]~6_combout ) # ((\inst1|Q [1] & \inst1|Mux35~0_combout )))) # (!\inst1|Mux27~0_combout  & (\inst1|Q [1] & ((\inst1|Mux35~0_combout ))))

	.dataa(\inst1|Mux27~0_combout ),
	.datab(\inst1|Q [1]),
	.datac(\ACCA|C[1]~6_combout ),
	.datad(\inst1|Mux35~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux29~0 .lut_mask = 16'hECA0;
defparam \inst1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \inst1|Mux29~1 (
// Equation(s):
// \inst1|Mux29~1_combout  = (\inst1|Mux27~1_combout  & ((\ACCB|C[1]~6_combout ))) # (!\inst1|Mux27~1_combout  & (\inst1|Mux29~0_combout ))

	.dataa(gnd),
	.datab(\inst1|Mux29~0_combout ),
	.datac(\inst1|Mux27~1_combout ),
	.datad(\ACCB|C[1]~6_combout ),
	.cin(gnd),
	.combout(\inst1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux29~1 .lut_mask = 16'hFC0C;
defparam \inst1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \inst1|S[1] (
// Equation(s):
// \inst1|S [1] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|S [1])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux29~1_combout )))

	.dataa(gnd),
	.datab(\inst1|S [1]),
	.datac(\inst1|Mux29~1_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|S [1]),
	.cout());
// synopsys translate_off
defparam \inst1|S[1] .lut_mask = 16'hCCF0;
defparam \inst1|S[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \inst1|Add0~12 (
// Equation(s):
// \inst1|Add0~12_combout  = \inst7|inst2|UPA [4] $ (\inst1|S [1])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(\inst1|S [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~12 .lut_mask = 16'h5A5A;
defparam \inst1|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \inst1|Add0~13 (
// Equation(s):
// \inst1|Add0~13_combout  = \inst7|inst2|UPA [4] $ (\inst1|R [1])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|R [1]),
	.cin(gnd),
	.combout(\inst1|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~13 .lut_mask = 16'h55AA;
defparam \inst1|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \inst1|Add0~21 (
// Equation(s):
// \inst1|Add0~21_combout  = ((\inst1|Add0~12_combout  $ (\inst1|Add0~13_combout  $ (!\inst1|Add0~20 )))) # (GND)
// \inst1|Add0~22  = CARRY((\inst1|Add0~12_combout  & ((\inst1|Add0~13_combout ) # (!\inst1|Add0~20 ))) # (!\inst1|Add0~12_combout  & (\inst1|Add0~13_combout  & !\inst1|Add0~20 )))

	.dataa(\inst1|Add0~12_combout ),
	.datab(\inst1|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~20 ),
	.combout(\inst1|Add0~21_combout ),
	.cout(\inst1|Add0~22 ));
// synopsys translate_off
defparam \inst1|Add0~21 .lut_mask = 16'h698E;
defparam \inst1|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \inst1|Add0~41 (
// Equation(s):
// \inst1|Add0~41_combout  = (\inst7|inst2|UPA [4] & ((\inst1|R [1]) # ((\inst1|S [1])))) # (!\inst7|inst2|UPA [4] & (((\inst1|Add0~21_combout ))))

	.dataa(\inst1|R [1]),
	.datab(\inst7|inst2|UPA [4]),
	.datac(\inst1|Add0~21_combout ),
	.datad(\inst1|S [1]),
	.cin(gnd),
	.combout(\inst1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~41 .lut_mask = 16'hFCB8;
defparam \inst1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \inst1|Q[1]~feeder (
// Equation(s):
// \inst1|Q[1]~feeder_combout  = \inst1|Add0~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Add0~41_combout ),
	.cin(gnd),
	.combout(\inst1|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N27
dffeas \inst1|Q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[1] .is_wysiwyg = "true";
defparam \inst1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \inst1|Yupa2[1]~33 (
// Equation(s):
// \inst1|Yupa2[1]~33_combout  = (\ACCA|B[7]~0_combout  & ((\AUX|TRI_STATE_C~0_combout ) # ((\AUX|data_out [9])))) # (!\ACCA|B[7]~0_combout  & (\ACCA|data_out [1] & ((\AUX|TRI_STATE_C~0_combout ) # (\AUX|data_out [9]))))

	.dataa(\ACCA|B[7]~0_combout ),
	.datab(\AUX|TRI_STATE_C~0_combout ),
	.datac(\AUX|data_out [9]),
	.datad(\ACCA|data_out [1]),
	.cin(gnd),
	.combout(\inst1|Yupa2[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[1]~33 .lut_mask = 16'hFCA8;
defparam \inst1|Yupa2[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \inst1|Yupa2[1]~35 (
// Equation(s):
// \inst1|Yupa2[1]~35_combout  = (\inst1|Yupa2[1]~34_combout  & (\inst1|Yupa2[1]~33_combout  & ((\inst1|Q [1]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\inst1|Yupa2[1]~34_combout ),
	.datac(\inst1|Q [1]),
	.datad(\inst1|Yupa2[1]~33_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[1]~35 .lut_mask = 16'hC400;
defparam \inst1|Yupa2[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \inst1|Yupa2[7]~4 (
// Equation(s):
// \inst1|Yupa2[7]~4_combout  = ((\inst7|inst2|nDUPA~q ) # ((\bufferAlta|PortR~1_combout ) # (!\ACCA|B[7]~0_combout ))) # (!\ACCB|B[7]~0_combout )

	.dataa(\ACCB|B[7]~0_combout ),
	.datab(\inst7|inst2|nDUPA~q ),
	.datac(\bufferAlta|PortR~1_combout ),
	.datad(\ACCA|B[7]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[7]~4 .lut_mask = 16'hFDFF;
defparam \inst1|Yupa2[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \Y|TRI_STATE_C~0 (
// Equation(s):
// \Y|TRI_STATE_C~0_combout  = (!\inst7|inst2|X [0] & (\inst7|inst2|nEX1~q  & (!\inst7|inst2|X [2] & \inst10|data_out~combout )))

	.dataa(\inst7|inst2|X [0]),
	.datab(\inst7|inst2|nEX1~q ),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\Y|TRI_STATE_C~0_combout ),
	.cout());
// synopsys translate_off
defparam \Y|TRI_STATE_C~0 .lut_mask = 16'h0400;
defparam \Y|TRI_STATE_C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \inst1|Yupa2[7]~5 (
// Equation(s):
// \inst1|Yupa2[7]~5_combout  = ((\inst1|Yupa2[7]~4_combout ) # ((\X|TRI_STATE_C~0_combout ) # (\Y|TRI_STATE_C~0_combout ))) # (!\AUX|TRI_STATE_C~0_combout )

	.dataa(\AUX|TRI_STATE_C~0_combout ),
	.datab(\inst1|Yupa2[7]~4_combout ),
	.datac(\X|TRI_STATE_C~0_combout ),
	.datad(\Y|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[7]~5 .lut_mask = 16'hFFFD;
defparam \inst1|Yupa2[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \inst1|Yupa2[1]~32 (
// Equation(s):
// \inst1|Yupa2[1]~32_combout  = (\X|data_out [9] & ((\Y|data_out [9]) # ((!\Y|TRI_STATE_C~0_combout )))) # (!\X|data_out [9] & (!\X|TRI_STATE_C~0_combout  & ((\Y|data_out [9]) # (!\Y|TRI_STATE_C~0_combout ))))

	.dataa(\X|data_out [9]),
	.datab(\Y|data_out [9]),
	.datac(\Y|TRI_STATE_C~0_combout ),
	.datad(\X|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[1]~32 .lut_mask = 16'h8ACF;
defparam \inst1|Yupa2[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \inst1|Yupa2[1]~36 (
// Equation(s):
// \inst1|Yupa2[1]~36_combout  = ((\inst1|Yupa2[1]~35_combout  & \inst1|Yupa2[1]~32_combout )) # (!\inst1|Yupa2[7]~5_combout )

	.dataa(\inst1|Yupa2[1]~35_combout ),
	.datab(gnd),
	.datac(\inst1|Yupa2[7]~5_combout ),
	.datad(\inst1|Yupa2[1]~32_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[1]~36 .lut_mask = 16'hAF0F;
defparam \inst1|Yupa2[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \inst6|data[1]~56 (
// Equation(s):
// \inst6|data[1]~56_combout  = (\inst7|inst2|BD~q  & (\inst1|Yupa2[1]~36_combout )) # (!\inst7|inst2|BD~q  & ((\inst1|Yupa[1]~44_combout )))

	.dataa(\inst1|Yupa2[1]~36_combout ),
	.datab(\inst1|Yupa[1]~44_combout ),
	.datac(\inst7|inst2|BD~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[1]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~56 .lut_mask = 16'hACAC;
defparam \inst6|data[1]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \inst6|data[1]~enfeeder (
// Equation(s):
// \inst6|data[1]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[1]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst6|data[1]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \inst6|data[1]~en (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|data[1]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|MEM_READ~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|data[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|data[1]~en .is_wysiwyg = "true";
defparam \inst6|data[1]~en .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~63_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout  = (\inst|valor_interno [13] & (\inst7|inst2|nRW~q  & (\inst7|inst2|nAS~q  & \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0_combout )))

	.dataa(\inst|valor_interno [13]),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst7|inst2|nAS~q ),
	.datad(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~0_combout ),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1 .lut_mask = 16'h8000;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout  = (\inst|valor_interno [14] & (!\inst|valor_interno [15] & \inst|valor_interno [13]))

	.dataa(\inst|valor_interno [14]),
	.datab(gnd),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0 .lut_mask = 16'h0A00;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~63_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneive_lcell_comb \inst6|data[1]~60 (
// Equation(s):
// \inst6|data[1]~60_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a25~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~60 .lut_mask = 16'hC840;
defparam \inst6|data[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~63_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout  = (\inst|valor_interno [15] & (!\inst|valor_interno [14] & \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4_combout ))

	.dataa(\inst|valor_interno [15]),
	.datab(gnd),
	.datac(\inst|valor_interno [14]),
	.datad(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~4_combout ),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6 .lut_mask = 16'h0A00;
defparam \inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0 (
// Equation(s):
// \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout  = (!\inst|valor_interno [14] & (\inst|valor_interno [15] & !\inst|valor_interno [13]))

	.dataa(\inst|valor_interno [14]),
	.datab(gnd),
	.datac(\inst|valor_interno [15]),
	.datad(\inst|valor_interno [13]),
	.cin(gnd),
	.combout(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0 .lut_mask = 16'h0050;
defparam \inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[1]~63_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneive_lcell_comb \inst6|data[1]~61 (
// Equation(s):
// \inst6|data[1]~61_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a41~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a33~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~61 .lut_mask = 16'h3120;
defparam \inst6|data[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneive_lcell_comb \inst6|data[1]~62 (
// Equation(s):
// \inst6|data[1]~62_combout  = (\inst6|data[1]~en_q  & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((!\inst6|data[1]~61_combout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & (!\inst6|data[1]~60_combout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\inst6|data[1]~en_q ),
	.datac(\inst6|data[1]~60_combout ),
	.datad(\inst6|data[1]~61_combout ),
	.cin(gnd),
	.combout(\inst6|data[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~62 .lut_mask = 16'h048C;
defparam \inst6|data[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneive_lcell_comb \inst6|data[1]~63 (
// Equation(s):
// \inst6|data[1]~63_combout  = (\inst7|inst2|nRW~q  & (\inst6|data[1]~56_combout  & ((\inst6|data[1]~59_combout ) # (!\inst6|data[1]~62_combout )))) # (!\inst7|inst2|nRW~q  & ((\inst6|data[1]~59_combout ) # ((!\inst6|data[1]~62_combout ))))

	.dataa(\inst7|inst2|nRW~q ),
	.datab(\inst6|data[1]~59_combout ),
	.datac(\inst6|data[1]~56_combout ),
	.datad(\inst6|data[1]~62_combout ),
	.cin(gnd),
	.combout(\inst6|data[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[1]~63 .lut_mask = 16'hC4F5;
defparam \inst6|data[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \inst1|Yupa[1]~42 (
// Equation(s):
// \inst1|Yupa[1]~42_combout  = (\bufferAlta|PortR~0_combout  & (\inst6|data[1]~63_combout  & ((\ACCB|data_out [1]) # (!\ACCB|TRI_STATE~0_combout )))) # (!\bufferAlta|PortR~0_combout  & (((\ACCB|data_out [1]) # (!\ACCB|TRI_STATE~0_combout ))))

	.dataa(\bufferAlta|PortR~0_combout ),
	.datab(\inst6|data[1]~63_combout ),
	.datac(\ACCB|data_out [1]),
	.datad(\ACCB|TRI_STATE~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[1]~42 .lut_mask = 16'hD0DD;
defparam \inst1|Yupa[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \inst1|Yupa[1]~41 (
// Equation(s):
// \inst1|Yupa[1]~41_combout  = (\ACCA|data_out [1] & (((\AUX|TRI_STATE_D~0_combout ) # (\AUX|data_out [1])))) # (!\ACCA|data_out [1] & (!\ACCA|TRI_STATE~0_combout  & ((\AUX|TRI_STATE_D~0_combout ) # (\AUX|data_out [1]))))

	.dataa(\ACCA|data_out [1]),
	.datab(\ACCA|TRI_STATE~0_combout ),
	.datac(\AUX|TRI_STATE_D~0_combout ),
	.datad(\AUX|data_out [1]),
	.cin(gnd),
	.combout(\inst1|Yupa[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[1]~41 .lut_mask = 16'hBBB0;
defparam \inst1|Yupa[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \inst1|Yupa[1]~43 (
// Equation(s):
// \inst1|Yupa[1]~43_combout  = (\inst1|Yupa[1]~42_combout  & (\inst1|Yupa[1]~41_combout  & ((\inst1|Q [1]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\inst1|Yupa[1]~42_combout ),
	.datac(\inst1|Q [1]),
	.datad(\inst1|Yupa[1]~41_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[1]~43 .lut_mask = 16'hC400;
defparam \inst1|Yupa[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \inst1|Yupa[1]~40 (
// Equation(s):
// \inst1|Yupa[1]~40_combout  = (\Y|data_out [1] & ((\X|data_out [1]) # ((!\X|TRI_STATE_D~0_combout )))) # (!\Y|data_out [1] & (!\Y|TRI_STATE_D~0_combout  & ((\X|data_out [1]) # (!\X|TRI_STATE_D~0_combout ))))

	.dataa(\Y|data_out [1]),
	.datab(\X|data_out [1]),
	.datac(\Y|TRI_STATE_D~0_combout ),
	.datad(\X|TRI_STATE_D~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[1]~40 .lut_mask = 16'h8CAF;
defparam \inst1|Yupa[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \inst1|Yupa[1]~44 (
// Equation(s):
// \inst1|Yupa[1]~44_combout  = ((\inst1|Yupa[1]~43_combout  & \inst1|Yupa[1]~40_combout )) # (!\inst1|Yupa[7]~13_combout )

	.dataa(gnd),
	.datab(\inst1|Yupa[1]~43_combout ),
	.datac(\inst1|Yupa[1]~40_combout ),
	.datad(\inst1|Yupa[7]~13_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[1]~44 .lut_mask = 16'hC0FF;
defparam \inst1|Yupa[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \PC|Add0~0 (
// Equation(s):
// \PC|Add0~0_combout  = \PC|data_out [0] $ (VCC)
// \PC|Add0~1  = CARRY(\PC|data_out [0])

	.dataa(\PC|data_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|Add0~0_combout ),
	.cout(\PC|Add0~1 ));
// synopsys translate_off
defparam \PC|Add0~0 .lut_mask = 16'h55AA;
defparam \PC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \PC|data_out~15 (
// Equation(s):
// \PC|data_out~15_combout  = (\inst7|inst2|PC [0] & ((\inst7|inst2|PC [2] & ((\inst1|Yupa[0]~49_combout ))) # (!\inst7|inst2|PC [2] & (\PC|Add0~0_combout )))) # (!\inst7|inst2|PC [0] & (\PC|Add0~0_combout ))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|Add0~0_combout ),
	.datac(\inst7|inst2|PC [2]),
	.datad(\inst1|Yupa[0]~49_combout ),
	.cin(gnd),
	.combout(\PC|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out~15 .lut_mask = 16'hEC4C;
defparam \PC|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N9
dffeas \PC|data_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out~15_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[0] .is_wysiwyg = "true";
defparam \PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \PC|Add0~2 (
// Equation(s):
// \PC|Add0~2_combout  = (\PC|data_out [1] & ((\PC|Equal7~0_combout  & (!\PC|Add0~1 )) # (!\PC|Equal7~0_combout  & (\PC|Add0~1  & VCC)))) # (!\PC|data_out [1] & ((\PC|Equal7~0_combout  & ((\PC|Add0~1 ) # (GND))) # (!\PC|Equal7~0_combout  & (!\PC|Add0~1 ))))
// \PC|Add0~3  = CARRY((\PC|data_out [1] & (\PC|Equal7~0_combout  & !\PC|Add0~1 )) # (!\PC|data_out [1] & ((\PC|Equal7~0_combout ) # (!\PC|Add0~1 ))))

	.dataa(\PC|data_out [1]),
	.datab(\PC|Equal7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~1 ),
	.combout(\PC|Add0~2_combout ),
	.cout(\PC|Add0~3 ));
// synopsys translate_off
defparam \PC|Add0~2 .lut_mask = 16'h694D;
defparam \PC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \PC|data_out~14 (
// Equation(s):
// \PC|data_out~14_combout  = (\inst7|inst2|PC [2] & ((\inst7|inst2|PC [0] & (\inst1|Yupa[1]~44_combout )) # (!\inst7|inst2|PC [0] & ((\PC|Add0~2_combout ))))) # (!\inst7|inst2|PC [2] & (((\PC|Add0~2_combout ))))

	.dataa(\inst1|Yupa[1]~44_combout ),
	.datab(\PC|Add0~2_combout ),
	.datac(\inst7|inst2|PC [2]),
	.datad(\inst7|inst2|PC [0]),
	.cin(gnd),
	.combout(\PC|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out~14 .lut_mask = 16'hACCC;
defparam \PC|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \PC|data_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out~14_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[1] .is_wysiwyg = "true";
defparam \PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \PC|data_out~13 (
// Equation(s):
// \PC|data_out~13_combout  = (\inst7|inst2|PC [0] & ((\inst7|inst2|PC [2] & ((\inst1|Yupa[2]~39_combout ))) # (!\inst7|inst2|PC [2] & (\PC|Add0~4_combout )))) # (!\inst7|inst2|PC [0] & (\PC|Add0~4_combout ))

	.dataa(\PC|Add0~4_combout ),
	.datab(\inst7|inst2|PC [0]),
	.datac(\inst7|inst2|PC [2]),
	.datad(\inst1|Yupa[2]~39_combout ),
	.cin(gnd),
	.combout(\PC|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out~13 .lut_mask = 16'hEA2A;
defparam \PC|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \PC|data_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out~13_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[2] .is_wysiwyg = "true";
defparam \PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \ENTRADA~5 (
// Equation(s):
// \ENTRADA~5_combout  = (\PC|TRI_STATE_E~0_combout  & ((\AUX|data_out [2]))) # (!\PC|TRI_STATE_E~0_combout  & (\PC|data_out [2]))

	.dataa(gnd),
	.datab(\PC|data_out [2]),
	.datac(\AUX|data_out [2]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~5_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~5 .lut_mask = 16'hF0CC;
defparam \ENTRADA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \inst|valor_interno[2] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~5_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[2] .is_wysiwyg = "true";
defparam \inst|valor_interno[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~55_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~55_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneive_lcell_comb \inst6|data[2]~51 (
// Equation(s):
// \inst6|data[2]~51_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a42~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a34~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~51 .lut_mask = 16'h5140;
defparam \inst6|data[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~55_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~55_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneive_lcell_comb \inst6|data[2]~52 (
// Equation(s):
// \inst6|data[2]~52_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a58~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a50~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~52 .lut_mask = 16'hA820;
defparam \inst6|data[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \inst6|data[2]~enfeeder (
// Equation(s):
// \inst6|data[2]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[2]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst6|data[2]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \inst6|data[2]~en (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|data[2]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|MEM_READ~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|data[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|data[2]~en .is_wysiwyg = "true";
defparam \inst6|data[2]~en .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~55_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~55_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneive_lcell_comb \inst6|data[2]~49 (
// Equation(s):
// \inst6|data[2]~49_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a26~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~49 .lut_mask = 16'hA820;
defparam \inst6|data[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~55_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[2]~55_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000284115;
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N12
cycloneive_lcell_comb \inst6|data[2]~48 (
// Equation(s):
// \inst6|data[2]~48_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a10~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~48 .lut_mask = 16'h5140;
defparam \inst6|data[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneive_lcell_comb \inst6|data[2]~50 (
// Equation(s):
// \inst6|data[2]~50_combout  = ((!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[2]~49_combout ) # (\inst6|data[2]~48_combout )))) # (!\inst6|data[2]~en_q )

	.dataa(\inst6|data[2]~en_q ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\inst6|data[2]~49_combout ),
	.datad(\inst6|data[2]~48_combout ),
	.cin(gnd),
	.combout(\inst6|data[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~50 .lut_mask = 16'h7775;
defparam \inst6|data[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneive_lcell_comb \inst6|data[2]~53 (
// Equation(s):
// \inst6|data[2]~53_combout  = (\inst6|data[2]~50_combout ) # ((\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[2]~51_combout ) # (\inst6|data[2]~52_combout ))))

	.dataa(\inst6|data[2]~51_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\inst6|data[2]~52_combout ),
	.datad(\inst6|data[2]~50_combout ),
	.cin(gnd),
	.combout(\inst6|data[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~53 .lut_mask = 16'hFFC8;
defparam \inst6|data[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneive_lcell_comb \inst6|data[2]~54 (
// Equation(s):
// \inst6|data[2]~54_combout  = (\inst6|data[2]~53_combout  & ((\inst1|Yupa2[2]~31_combout ) # ((!\inst7|inst2|nRW~q ) # (!\inst7|inst2|BD~q ))))

	.dataa(\inst1|Yupa2[2]~31_combout ),
	.datab(\inst7|inst2|BD~q ),
	.datac(\inst7|inst2|nRW~q ),
	.datad(\inst6|data[2]~53_combout ),
	.cin(gnd),
	.combout(\inst6|data[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~54 .lut_mask = 16'hBF00;
defparam \inst6|data[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneive_lcell_comb \inst6|data[2]~55 (
// Equation(s):
// \inst6|data[2]~55_combout  = (\inst6|data[2]~54_combout  & ((\inst1|Yupa[2]~39_combout ) # ((\inst7|inst2|BD~q ) # (!\inst7|inst2|nRW~q ))))

	.dataa(\inst1|Yupa[2]~39_combout ),
	.datab(\inst6|data[2]~54_combout ),
	.datac(\inst7|inst2|BD~q ),
	.datad(\inst7|inst2|nRW~q ),
	.cin(gnd),
	.combout(\inst6|data[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[2]~55 .lut_mask = 16'hC8CC;
defparam \inst6|data[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \ACCB|C[2]~5 (
// Equation(s):
// \ACCB|C[2]~5_combout  = (((\inst7|inst2|nWB~q ) # (\ACCB|data_out [2])) # (!\inst7|inst2|EB [0])) # (!\inst7|inst2|EB [1])

	.dataa(\inst7|inst2|EB [1]),
	.datab(\inst7|inst2|EB [0]),
	.datac(\inst7|inst2|nWB~q ),
	.datad(\ACCB|data_out [2]),
	.cin(gnd),
	.combout(\ACCB|C[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|C[2]~5 .lut_mask = 16'hFFF7;
defparam \ACCB|C[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \ACCB|data_out[2]~5 (
// Equation(s):
// \ACCB|data_out[2]~5_combout  = (\inst7|inst2|EB [1] & (\ACCB|C[2]~5_combout )) # (!\inst7|inst2|EB [1] & ((\inst1|Yupa[2]~39_combout )))

	.dataa(\ACCB|C[2]~5_combout ),
	.datab(\inst7|inst2|EB [1]),
	.datac(gnd),
	.datad(\inst1|Yupa[2]~39_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[2]~5 .lut_mask = 16'hBB88;
defparam \ACCB|data_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N13
dffeas \ACCB|data_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[2]~5_combout ),
	.asdata(\inst1|Yupa2[2]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EB [0]),
	.ena(\ACCB|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[2] .is_wysiwyg = "true";
defparam \ACCB|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \inst1|Yupa2[2]~29 (
// Equation(s):
// \inst1|Yupa2[2]~29_combout  = (\inst6|data[2]~55_combout  & ((\ACCB|B[7]~0_combout ) # ((\ACCB|data_out [2])))) # (!\inst6|data[2]~55_combout  & (!\bufferAlta|PortR~1_combout  & ((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [2]))))

	.dataa(\inst6|data[2]~55_combout ),
	.datab(\ACCB|B[7]~0_combout ),
	.datac(\ACCB|data_out [2]),
	.datad(\bufferAlta|PortR~1_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[2]~29 .lut_mask = 16'hA8FC;
defparam \inst1|Yupa2[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \inst1|Yupa2[2]~28 (
// Equation(s):
// \inst1|Yupa2[2]~28_combout  = (\AUX|data_out [10] & (((\ACCA|data_out [2]) # (\ACCA|B[7]~0_combout )))) # (!\AUX|data_out [10] & (\AUX|TRI_STATE_C~0_combout  & ((\ACCA|data_out [2]) # (\ACCA|B[7]~0_combout ))))

	.dataa(\AUX|data_out [10]),
	.datab(\AUX|TRI_STATE_C~0_combout ),
	.datac(\ACCA|data_out [2]),
	.datad(\ACCA|B[7]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[2]~28 .lut_mask = 16'hEEE0;
defparam \inst1|Yupa2[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \inst1|Yupa2[2]~30 (
// Equation(s):
// \inst1|Yupa2[2]~30_combout  = (\inst1|Yupa2[2]~29_combout  & (\inst1|Yupa2[2]~28_combout  & ((\inst1|Q [2]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\inst1|Yupa2[2]~29_combout ),
	.datac(\inst1|Q [2]),
	.datad(\inst1|Yupa2[2]~28_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[2]~30 .lut_mask = 16'hC400;
defparam \inst1|Yupa2[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \inst1|Yupa2[2]~27 (
// Equation(s):
// \inst1|Yupa2[2]~27_combout  = (\Y|data_out [10] & ((\X|data_out [10]) # ((!\X|TRI_STATE_C~0_combout )))) # (!\Y|data_out [10] & (!\Y|TRI_STATE_C~0_combout  & ((\X|data_out [10]) # (!\X|TRI_STATE_C~0_combout ))))

	.dataa(\Y|data_out [10]),
	.datab(\X|data_out [10]),
	.datac(\Y|TRI_STATE_C~0_combout ),
	.datad(\X|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[2]~27 .lut_mask = 16'h8CAF;
defparam \inst1|Yupa2[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \inst1|Yupa2[2]~31 (
// Equation(s):
// \inst1|Yupa2[2]~31_combout  = ((\inst1|Yupa2[2]~30_combout  & \inst1|Yupa2[2]~27_combout )) # (!\inst1|Yupa2[7]~5_combout )

	.dataa(\inst1|Yupa2[2]~30_combout ),
	.datab(gnd),
	.datac(\inst1|Yupa2[7]~5_combout ),
	.datad(\inst1|Yupa2[2]~27_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[2]~31 .lut_mask = 16'hAF0F;
defparam \inst1|Yupa2[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \ACCA|data_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCA|data_out[2]~5_combout ),
	.asdata(\inst1|Yupa2[2]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EA [0]),
	.ena(\ACCA|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCA|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCA|data_out[2] .is_wysiwyg = "true";
defparam \ACCA|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \ACCA|C[2]~5 (
// Equation(s):
// \ACCA|C[2]~5_combout  = (((\inst7|inst2|nWA~q ) # (\ACCA|data_out [2])) # (!\inst7|inst2|EA [1])) # (!\inst7|inst2|EA [0])

	.dataa(\inst7|inst2|EA [0]),
	.datab(\inst7|inst2|EA [1]),
	.datac(\inst7|inst2|nWA~q ),
	.datad(\ACCA|data_out [2]),
	.cin(gnd),
	.combout(\ACCA|C[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|C[2]~5 .lut_mask = 16'hFFF7;
defparam \ACCA|C[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \inst1|Mux38~0 (
// Equation(s):
// \inst1|Mux38~0_combout  = (\inst1|Mux37~1_combout  & (((\inst1|Mux37~0_combout )))) # (!\inst1|Mux37~1_combout  & ((\inst1|Mux37~0_combout  & ((\ACCA|C[2]~5_combout ))) # (!\inst1|Mux37~0_combout  & (\inst1|Q [2]))))

	.dataa(\inst1|Q [2]),
	.datab(\ACCA|C[2]~5_combout ),
	.datac(\inst1|Mux37~1_combout ),
	.datad(\inst1|Mux37~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux38~0 .lut_mask = 16'hFC0A;
defparam \inst1|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \inst1|Mux38~1 (
// Equation(s):
// \inst1|Mux38~1_combout  = (\inst1|Mux38~0_combout  & ((\ACCB|C[2]~5_combout ) # ((!\inst1|Mux37~1_combout )))) # (!\inst1|Mux38~0_combout  & (((\inst1|Yupa[2]~39_combout  & \inst1|Mux37~1_combout ))))

	.dataa(\inst1|Mux38~0_combout ),
	.datab(\ACCB|C[2]~5_combout ),
	.datac(\inst1|Yupa[2]~39_combout ),
	.datad(\inst1|Mux37~1_combout ),
	.cin(gnd),
	.combout(\inst1|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux38~1 .lut_mask = 16'hD8AA;
defparam \inst1|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \inst1|Mux38~2 (
// Equation(s):
// \inst1|Mux38~2_combout  = (\inst1|Mux36~0_combout  & ((\inst1|Mux38~1_combout ) # ((\inst1|Mux37~3_combout  & \inst1|Yupa2[2]~31_combout )))) # (!\inst1|Mux36~0_combout  & (\inst1|Mux37~3_combout  & ((\inst1|Yupa2[2]~31_combout ))))

	.dataa(\inst1|Mux36~0_combout ),
	.datab(\inst1|Mux37~3_combout ),
	.datac(\inst1|Mux38~1_combout ),
	.datad(\inst1|Yupa2[2]~31_combout ),
	.cin(gnd),
	.combout(\inst1|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux38~2 .lut_mask = 16'hECA0;
defparam \inst1|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \inst1|R[2] (
// Equation(s):
// \inst1|R [2] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|R [2])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux38~2_combout )))

	.dataa(gnd),
	.datab(\inst1|R [2]),
	.datac(\inst1|Mux38~2_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|R [2]),
	.cout());
// synopsys translate_off
defparam \inst1|R[2] .lut_mask = 16'hCCF0;
defparam \inst1|R[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \inst1|Mux30~0 (
// Equation(s):
// \inst1|Mux30~0_combout  = (\inst1|Mux35~0_combout  & ((\inst1|Q [2]) # ((\inst1|Mux27~0_combout  & \ACCA|C[2]~5_combout )))) # (!\inst1|Mux35~0_combout  & (\inst1|Mux27~0_combout  & ((\ACCA|C[2]~5_combout ))))

	.dataa(\inst1|Mux35~0_combout ),
	.datab(\inst1|Mux27~0_combout ),
	.datac(\inst1|Q [2]),
	.datad(\ACCA|C[2]~5_combout ),
	.cin(gnd),
	.combout(\inst1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux30~0 .lut_mask = 16'hECA0;
defparam \inst1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \inst1|Mux30~1 (
// Equation(s):
// \inst1|Mux30~1_combout  = (\inst1|Mux27~1_combout  & ((\ACCB|C[2]~5_combout ))) # (!\inst1|Mux27~1_combout  & (\inst1|Mux30~0_combout ))

	.dataa(\inst1|Mux30~0_combout ),
	.datab(\inst1|Mux27~1_combout ),
	.datac(gnd),
	.datad(\ACCB|C[2]~5_combout ),
	.cin(gnd),
	.combout(\inst1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux30~1 .lut_mask = 16'hEE22;
defparam \inst1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \inst1|S[2] (
// Equation(s):
// \inst1|S [2] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|S [2])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux30~1_combout )))

	.dataa(\inst1|S [2]),
	.datab(gnd),
	.datac(\inst1|Mux30~1_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|S [2]),
	.cout());
// synopsys translate_off
defparam \inst1|S[2] .lut_mask = 16'hAAF0;
defparam \inst1|S[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \inst1|Add0~11 (
// Equation(s):
// \inst1|Add0~11_combout  = \inst7|inst2|UPA [4] $ (\inst1|R [2])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|R [2]),
	.cin(gnd),
	.combout(\inst1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~11 .lut_mask = 16'h55AA;
defparam \inst1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \inst1|Add0~10 (
// Equation(s):
// \inst1|Add0~10_combout  = \inst7|inst2|UPA [4] $ (\inst1|S [2])

	.dataa(gnd),
	.datab(\inst7|inst2|UPA [4]),
	.datac(gnd),
	.datad(\inst1|S [2]),
	.cin(gnd),
	.combout(\inst1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~10 .lut_mask = 16'h33CC;
defparam \inst1|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \inst1|Add0~23 (
// Equation(s):
// \inst1|Add0~23_combout  = (\inst1|Add0~11_combout  & ((\inst1|Add0~10_combout  & (\inst1|Add0~22  & VCC)) # (!\inst1|Add0~10_combout  & (!\inst1|Add0~22 )))) # (!\inst1|Add0~11_combout  & ((\inst1|Add0~10_combout  & (!\inst1|Add0~22 )) # 
// (!\inst1|Add0~10_combout  & ((\inst1|Add0~22 ) # (GND)))))
// \inst1|Add0~24  = CARRY((\inst1|Add0~11_combout  & (!\inst1|Add0~10_combout  & !\inst1|Add0~22 )) # (!\inst1|Add0~11_combout  & ((!\inst1|Add0~22 ) # (!\inst1|Add0~10_combout ))))

	.dataa(\inst1|Add0~11_combout ),
	.datab(\inst1|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~22 ),
	.combout(\inst1|Add0~23_combout ),
	.cout(\inst1|Add0~24 ));
// synopsys translate_off
defparam \inst1|Add0~23 .lut_mask = 16'h9617;
defparam \inst1|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \inst1|Add0~40 (
// Equation(s):
// \inst1|Add0~40_combout  = (\inst7|inst2|UPA [4] & ((\inst1|R [2]) # ((\inst1|S [2])))) # (!\inst7|inst2|UPA [4] & (((\inst1|Add0~23_combout ))))

	.dataa(\inst1|R [2]),
	.datab(\inst7|inst2|UPA [4]),
	.datac(\inst1|S [2]),
	.datad(\inst1|Add0~23_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~40 .lut_mask = 16'hFBC8;
defparam \inst1|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \inst1|Q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|Add0~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[2] .is_wysiwyg = "true";
defparam \inst1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneive_lcell_comb \inst1|Yupa[2]~37 (
// Equation(s):
// \inst1|Yupa[2]~37_combout  = (\ACCB|data_out [2] & (((\inst6|data[2]~55_combout ) # (!\bufferAlta|PortR~0_combout )))) # (!\ACCB|data_out [2] & (!\ACCB|TRI_STATE~0_combout  & ((\inst6|data[2]~55_combout ) # (!\bufferAlta|PortR~0_combout ))))

	.dataa(\ACCB|data_out [2]),
	.datab(\ACCB|TRI_STATE~0_combout ),
	.datac(\inst6|data[2]~55_combout ),
	.datad(\bufferAlta|PortR~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[2]~37 .lut_mask = 16'hB0BB;
defparam \inst1|Yupa[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \inst1|Yupa[2]~36 (
// Equation(s):
// \inst1|Yupa[2]~36_combout  = (\ACCA|data_out [2] & ((\AUX|data_out [2]) # ((\AUX|TRI_STATE_D~0_combout )))) # (!\ACCA|data_out [2] & (!\ACCA|TRI_STATE~0_combout  & ((\AUX|data_out [2]) # (\AUX|TRI_STATE_D~0_combout ))))

	.dataa(\ACCA|data_out [2]),
	.datab(\AUX|data_out [2]),
	.datac(\ACCA|TRI_STATE~0_combout ),
	.datad(\AUX|TRI_STATE_D~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[2]~36 .lut_mask = 16'hAF8C;
defparam \inst1|Yupa[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \inst1|Yupa[2]~38 (
// Equation(s):
// \inst1|Yupa[2]~38_combout  = (\inst1|Yupa[2]~37_combout  & (\inst1|Yupa[2]~36_combout  & ((\inst1|Q [2]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst1|Q [2]),
	.datab(\inst1|Yupa[2]~37_combout ),
	.datac(\inst1|Yupa[2]~36_combout ),
	.datad(\inst7|inst2|nDUPA~q ),
	.cin(gnd),
	.combout(\inst1|Yupa[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[2]~38 .lut_mask = 16'h80C0;
defparam \inst1|Yupa[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \inst1|Yupa[2]~39 (
// Equation(s):
// \inst1|Yupa[2]~39_combout  = ((\inst1|Yupa[2]~35_combout  & \inst1|Yupa[2]~38_combout )) # (!\inst1|Yupa[7]~13_combout )

	.dataa(gnd),
	.datab(\inst1|Yupa[2]~35_combout ),
	.datac(\inst1|Yupa[2]~38_combout ),
	.datad(\inst1|Yupa[7]~13_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[2]~39 .lut_mask = 16'hC0FF;
defparam \inst1|Yupa[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \AUX|data_out~31 (
// Equation(s):
// \AUX|data_out~31_combout  = (\inst7|inst2|RA [0] & ((\inst7|inst2|RA [2]) # (\inst1|Yupa[2]~39_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|RA [2]),
	.datac(\inst1|Yupa[2]~39_combout ),
	.datad(\inst7|inst2|RA [0]),
	.cin(gnd),
	.combout(\AUX|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~31 .lut_mask = 16'hFC00;
defparam \AUX|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \AUX|data_out~32 (
// Equation(s):
// \AUX|data_out~32_combout  = (\AUX|data_out[6]~19_combout  & ((\AUX|data_out~31_combout  & (\AUX|data_out [3])) # (!\AUX|data_out~31_combout  & ((\AUX|data_out [2]))))) # (!\AUX|data_out[6]~19_combout  & (((\AUX|data_out~31_combout ))))

	.dataa(\AUX|data_out[6]~19_combout ),
	.datab(\AUX|data_out [3]),
	.datac(\AUX|data_out [2]),
	.datad(\AUX|data_out~31_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~32 .lut_mask = 16'hDDA0;
defparam \AUX|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \AUX|data_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~32_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[2] .is_wysiwyg = "true";
defparam \AUX|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \AUX|data_out~33 (
// Equation(s):
// \AUX|data_out~33_combout  = (\inst7|inst2|RA [0] & ((\inst1|Yupa[1]~44_combout ) # (\inst7|inst2|RA [2])))

	.dataa(gnd),
	.datab(\inst7|inst2|RA [0]),
	.datac(\inst1|Yupa[1]~44_combout ),
	.datad(\inst7|inst2|RA [2]),
	.cin(gnd),
	.combout(\AUX|data_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~33 .lut_mask = 16'hCCC0;
defparam \AUX|data_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \AUX|data_out~34 (
// Equation(s):
// \AUX|data_out~34_combout  = (\AUX|data_out[6]~19_combout  & ((\AUX|data_out~33_combout  & (\AUX|data_out [2])) # (!\AUX|data_out~33_combout  & ((\AUX|data_out [1]))))) # (!\AUX|data_out[6]~19_combout  & (((\AUX|data_out~33_combout ))))

	.dataa(\AUX|data_out [2]),
	.datab(\AUX|data_out[6]~19_combout ),
	.datac(\AUX|data_out [1]),
	.datad(\AUX|data_out~33_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~34 .lut_mask = 16'hBBC0;
defparam \AUX|data_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \AUX|data_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~34_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[1] .is_wysiwyg = "true";
defparam \AUX|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \ENTRADA~4 (
// Equation(s):
// \ENTRADA~4_combout  = (\PC|TRI_STATE_E~0_combout  & (\AUX|data_out [1])) # (!\PC|TRI_STATE_E~0_combout  & ((\PC|data_out [1])))

	.dataa(gnd),
	.datab(\AUX|data_out [1]),
	.datac(\PC|data_out [1]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~4_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~4 .lut_mask = 16'hCCF0;
defparam \ENTRADA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \inst|valor_interno[1] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~4_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[1] .is_wysiwyg = "true";
defparam \inst|valor_interno[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~71_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~71_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \inst6|data[0]~68 (
// Equation(s):
// \inst6|data[0]~68_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a56~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a48~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~68 .lut_mask = 16'hC808;
defparam \inst6|data[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y2_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~71_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~71_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \inst6|data[0]~67 (
// Equation(s):
// \inst6|data[0]~67_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a40~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~67 .lut_mask = 16'h3120;
defparam \inst6|data[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \inst6|data[0]~enfeeder (
// Equation(s):
// \inst6|data[0]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[0]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst6|data[0]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \inst6|data[0]~en (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|data[0]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|MEM_READ~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|data[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|data[0]~en .is_wysiwyg = "true";
defparam \inst6|data[0]~en .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~71_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~71_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \inst6|data[0]~65 (
// Equation(s):
// \inst6|data[0]~65_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a24~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a16~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~65 .lut_mask = 16'hC480;
defparam \inst6|data[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~71_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[0]~71_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000895448;
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \inst6|data[0]~64 (
// Equation(s):
// \inst6|data[0]~64_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a8~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~64 .lut_mask = 16'h5140;
defparam \inst6|data[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \inst6|data[0]~66 (
// Equation(s):
// \inst6|data[0]~66_combout  = ((!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[0]~65_combout ) # (\inst6|data[0]~64_combout )))) # (!\inst6|data[0]~en_q )

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\inst6|data[0]~en_q ),
	.datac(\inst6|data[0]~65_combout ),
	.datad(\inst6|data[0]~64_combout ),
	.cin(gnd),
	.combout(\inst6|data[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~66 .lut_mask = 16'h7773;
defparam \inst6|data[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \inst6|data[0]~69 (
// Equation(s):
// \inst6|data[0]~69_combout  = (\inst6|data[0]~66_combout ) # ((\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[0]~68_combout ) # (\inst6|data[0]~67_combout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\inst6|data[0]~68_combout ),
	.datac(\inst6|data[0]~67_combout ),
	.datad(\inst6|data[0]~66_combout ),
	.cin(gnd),
	.combout(\inst6|data[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~69 .lut_mask = 16'hFFA8;
defparam \inst6|data[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \inst6|data[0]~70 (
// Equation(s):
// \inst6|data[0]~70_combout  = (\inst6|data[0]~69_combout  & (((\inst1|Yupa2[0]~41_combout ) # (!\inst7|inst2|nRW~q )) # (!\inst7|inst2|BD~q )))

	.dataa(\inst7|inst2|BD~q ),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst1|Yupa2[0]~41_combout ),
	.datad(\inst6|data[0]~69_combout ),
	.cin(gnd),
	.combout(\inst6|data[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~70 .lut_mask = 16'hF700;
defparam \inst6|data[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \inst6|data[0]~71 (
// Equation(s):
// \inst6|data[0]~71_combout  = (\inst6|data[0]~70_combout  & (((\inst7|inst2|BD~q ) # (\inst1|Yupa[0]~49_combout )) # (!\inst7|inst2|nRW~q )))

	.dataa(\inst7|inst2|nRW~q ),
	.datab(\inst6|data[0]~70_combout ),
	.datac(\inst7|inst2|BD~q ),
	.datad(\inst1|Yupa[0]~49_combout ),
	.cin(gnd),
	.combout(\inst6|data[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[0]~71 .lut_mask = 16'hCCC4;
defparam \inst6|data[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \inst1|Yupa2[0]~39 (
// Equation(s):
// \inst1|Yupa2[0]~39_combout  = (\inst6|data[0]~71_combout  & (((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [0])))) # (!\inst6|data[0]~71_combout  & (!\bufferAlta|PortR~1_combout  & ((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [0]))))

	.dataa(\inst6|data[0]~71_combout ),
	.datab(\bufferAlta|PortR~1_combout ),
	.datac(\ACCB|B[7]~0_combout ),
	.datad(\ACCB|data_out [0]),
	.cin(gnd),
	.combout(\inst1|Yupa2[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[0]~39 .lut_mask = 16'hBBB0;
defparam \inst1|Yupa2[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \inst1|Yupa2[0]~40 (
// Equation(s):
// \inst1|Yupa2[0]~40_combout  = (\inst1|Yupa2[0]~38_combout  & (\inst1|Yupa2[0]~39_combout  & ((\inst1|Q [0]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst1|Q [0]),
	.datab(\inst1|Yupa2[0]~38_combout ),
	.datac(\inst1|Yupa2[0]~39_combout ),
	.datad(\inst7|inst2|nDUPA~q ),
	.cin(gnd),
	.combout(\inst1|Yupa2[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[0]~40 .lut_mask = 16'h80C0;
defparam \inst1|Yupa2[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \inst1|Yupa2[0]~37 (
// Equation(s):
// \inst1|Yupa2[0]~37_combout  = (\Y|TRI_STATE_C~0_combout  & (\Y|data_out [8] & ((\X|data_out [8]) # (!\X|TRI_STATE_C~0_combout )))) # (!\Y|TRI_STATE_C~0_combout  & (((\X|data_out [8]) # (!\X|TRI_STATE_C~0_combout ))))

	.dataa(\Y|TRI_STATE_C~0_combout ),
	.datab(\Y|data_out [8]),
	.datac(\X|data_out [8]),
	.datad(\X|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[0]~37 .lut_mask = 16'hD0DD;
defparam \inst1|Yupa2[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \inst1|Yupa2[0]~41 (
// Equation(s):
// \inst1|Yupa2[0]~41_combout  = ((\inst1|Yupa2[0]~40_combout  & \inst1|Yupa2[0]~37_combout )) # (!\inst1|Yupa2[7]~5_combout )

	.dataa(\inst1|Yupa2[0]~40_combout ),
	.datab(gnd),
	.datac(\inst1|Yupa2[0]~37_combout ),
	.datad(\inst1|Yupa2[7]~5_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[0]~41 .lut_mask = 16'hA0FF;
defparam \inst1|Yupa2[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N29
dffeas \ACCB|data_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[0]~7_combout ),
	.asdata(\inst1|Yupa2[0]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EB [0]),
	.ena(\ACCB|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[0] .is_wysiwyg = "true";
defparam \ACCB|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \inst1|Yupa[0]~47 (
// Equation(s):
// \inst1|Yupa[0]~47_combout  = (\bufferAlta|PortR~0_combout  & (\inst6|data[0]~71_combout  & ((\ACCB|data_out [0]) # (!\ACCB|TRI_STATE~0_combout )))) # (!\bufferAlta|PortR~0_combout  & ((\ACCB|data_out [0]) # ((!\ACCB|TRI_STATE~0_combout ))))

	.dataa(\bufferAlta|PortR~0_combout ),
	.datab(\ACCB|data_out [0]),
	.datac(\inst6|data[0]~71_combout ),
	.datad(\ACCB|TRI_STATE~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[0]~47 .lut_mask = 16'hC4F5;
defparam \inst1|Yupa[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \inst1|Yupa[0]~46 (
// Equation(s):
// \inst1|Yupa[0]~46_combout  = (\ACCA|TRI_STATE~0_combout  & (\ACCA|data_out [0] & ((\AUX|data_out [0]) # (\AUX|TRI_STATE_D~0_combout )))) # (!\ACCA|TRI_STATE~0_combout  & ((\AUX|data_out [0]) # ((\AUX|TRI_STATE_D~0_combout ))))

	.dataa(\ACCA|TRI_STATE~0_combout ),
	.datab(\AUX|data_out [0]),
	.datac(\AUX|TRI_STATE_D~0_combout ),
	.datad(\ACCA|data_out [0]),
	.cin(gnd),
	.combout(\inst1|Yupa[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[0]~46 .lut_mask = 16'hFC54;
defparam \inst1|Yupa[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \inst1|Yupa[0]~48 (
// Equation(s):
// \inst1|Yupa[0]~48_combout  = (\inst1|Yupa[0]~47_combout  & (\inst1|Yupa[0]~46_combout  & ((\inst1|Q [0]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst1|Yupa[0]~47_combout ),
	.datab(\inst1|Q [0]),
	.datac(\inst7|inst2|nDUPA~q ),
	.datad(\inst1|Yupa[0]~46_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[0]~48 .lut_mask = 16'h8A00;
defparam \inst1|Yupa[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N24
cycloneive_lcell_comb \inst1|Yupa[0]~49 (
// Equation(s):
// \inst1|Yupa[0]~49_combout  = ((\inst1|Yupa[0]~48_combout  & \inst1|Yupa[0]~45_combout )) # (!\inst1|Yupa[7]~13_combout )

	.dataa(gnd),
	.datab(\inst1|Yupa[0]~48_combout ),
	.datac(\inst1|Yupa[0]~45_combout ),
	.datad(\inst1|Yupa[7]~13_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[0]~49 .lut_mask = 16'hC0FF;
defparam \inst1|Yupa[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N26
cycloneive_lcell_comb \X|data_out[0]~46 (
// Equation(s):
// \X|data_out[0]~46_combout  = (\inst7|inst2|X [0] & ((\inst7|inst2|X [2]) # (\inst1|Yupa[0]~49_combout )))

	.dataa(\inst7|inst2|X [0]),
	.datab(\inst7|inst2|X [2]),
	.datac(gnd),
	.datad(\inst1|Yupa[0]~49_combout ),
	.cin(gnd),
	.combout(\X|data_out[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[0]~46 .lut_mask = 16'hAA88;
defparam \X|data_out[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \X|data_out[0]~47 (
// Equation(s):
// \X|data_out[0]~47_combout  = (\X|data_out[0]~46_combout  & (((\X|data_out [1]) # (!\Y|data_out[3]~1_combout )))) # (!\X|data_out[0]~46_combout  & (\X|Add0~0_combout  & ((\Y|data_out[3]~1_combout ))))

	.dataa(\X|Add0~0_combout ),
	.datab(\X|data_out [1]),
	.datac(\X|data_out[0]~46_combout ),
	.datad(\Y|data_out[3]~1_combout ),
	.cin(gnd),
	.combout(\X|data_out[0]~47_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[0]~47 .lut_mask = 16'hCAF0;
defparam \X|data_out[0]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \X|data_out[0]~33 (
// Equation(s):
// \X|data_out[0]~33_combout  = (\inst7|inst2|X [0] & !\inst10|data_out~combout )

	.dataa(\inst7|inst2|X [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\X|data_out[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[0]~33 .lut_mask = 16'h00AA;
defparam \X|data_out[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \X|data_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out[0]~47_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[0] .is_wysiwyg = "true";
defparam \X|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \X|Add0~2 (
// Equation(s):
// \X|Add0~2_combout  = (\X|data_out [1] & (\X|Add0~1  & VCC)) # (!\X|data_out [1] & (!\X|Add0~1 ))
// \X|Add0~3  = CARRY((!\X|data_out [1] & !\X|Add0~1 ))

	.dataa(\X|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~1 ),
	.combout(\X|Add0~2_combout ),
	.cout(\X|Add0~3 ));
// synopsys translate_off
defparam \X|Add0~2 .lut_mask = 16'hA505;
defparam \X|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \X|data_out[1]~54 (
// Equation(s):
// \X|data_out[1]~54_combout  = (\X|Add0~2_combout  & ((\inst7|inst2|X [2]) # (!\inst7|inst2|X [0])))

	.dataa(\inst7|inst2|X [2]),
	.datab(gnd),
	.datac(\X|Add0~2_combout ),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\X|data_out[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[1]~54 .lut_mask = 16'hA0F0;
defparam \X|data_out[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \X|data_out[1]~44 (
// Equation(s):
// \X|data_out[1]~44_combout  = (!\Y|data_out[3]~1_combout  & (((\inst1|Yupa[1]~40_combout  & \inst1|Yupa[1]~43_combout )) # (!\inst1|Yupa[7]~13_combout )))

	.dataa(\inst1|Yupa[7]~13_combout ),
	.datab(\inst1|Yupa[1]~40_combout ),
	.datac(\Y|data_out[3]~1_combout ),
	.datad(\inst1|Yupa[1]~43_combout ),
	.cin(gnd),
	.combout(\X|data_out[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[1]~44 .lut_mask = 16'h0D05;
defparam \X|data_out[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \X|data_out[1]~45 (
// Equation(s):
// \X|data_out[1]~45_combout  = (\Y|data_out[12]~2_combout  & (\X|data_out [2])) # (!\Y|data_out[12]~2_combout  & (((\X|data_out[1]~54_combout ) # (\X|data_out[1]~44_combout ))))

	.dataa(\X|data_out [2]),
	.datab(\X|data_out[1]~54_combout ),
	.datac(\Y|data_out[12]~2_combout ),
	.datad(\X|data_out[1]~44_combout ),
	.cin(gnd),
	.combout(\X|data_out[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[1]~45 .lut_mask = 16'hAFAC;
defparam \X|data_out[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N15
dffeas \X|data_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out[1]~45_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[1] .is_wysiwyg = "true";
defparam \X|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \X|Add0~4 (
// Equation(s):
// \X|Add0~4_combout  = (\X|data_out [2] & ((GND) # (!\X|Add0~3 ))) # (!\X|data_out [2] & (\X|Add0~3  $ (GND)))
// \X|Add0~5  = CARRY((\X|data_out [2]) # (!\X|Add0~3 ))

	.dataa(gnd),
	.datab(\X|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~3 ),
	.combout(\X|Add0~4_combout ),
	.cout(\X|Add0~5 ));
// synopsys translate_off
defparam \X|Add0~4 .lut_mask = 16'h3CCF;
defparam \X|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \X|data_out[2]~53 (
// Equation(s):
// \X|data_out[2]~53_combout  = (\X|Add0~4_combout  & ((\inst7|inst2|X [2]) # (!\inst7|inst2|X [0])))

	.dataa(\X|Add0~4_combout ),
	.datab(gnd),
	.datac(\inst7|inst2|X [0]),
	.datad(\inst7|inst2|X [2]),
	.cin(gnd),
	.combout(\X|data_out[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[2]~53 .lut_mask = 16'hAA0A;
defparam \X|data_out[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \X|data_out[2]~42 (
// Equation(s):
// \X|data_out[2]~42_combout  = (!\Y|data_out[3]~1_combout  & (((\inst1|Yupa[2]~35_combout  & \inst1|Yupa[2]~38_combout )) # (!\inst1|Yupa[7]~13_combout )))

	.dataa(\Y|data_out[3]~1_combout ),
	.datab(\inst1|Yupa[7]~13_combout ),
	.datac(\inst1|Yupa[2]~35_combout ),
	.datad(\inst1|Yupa[2]~38_combout ),
	.cin(gnd),
	.combout(\X|data_out[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[2]~42 .lut_mask = 16'h5111;
defparam \X|data_out[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \X|data_out[2]~43 (
// Equation(s):
// \X|data_out[2]~43_combout  = (\Y|data_out[12]~2_combout  & (((\X|data_out [3])))) # (!\Y|data_out[12]~2_combout  & ((\X|data_out[2]~53_combout ) # ((\X|data_out[2]~42_combout ))))

	.dataa(\X|data_out[2]~53_combout ),
	.datab(\Y|data_out[12]~2_combout ),
	.datac(\X|data_out [3]),
	.datad(\X|data_out[2]~42_combout ),
	.cin(gnd),
	.combout(\X|data_out[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[2]~43 .lut_mask = 16'hF3E2;
defparam \X|data_out[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N31
dffeas \X|data_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out[2]~43_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[2] .is_wysiwyg = "true";
defparam \X|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \X|Add0~6 (
// Equation(s):
// \X|Add0~6_combout  = (\X|data_out [3] & (\X|Add0~5  & VCC)) # (!\X|data_out [3] & (!\X|Add0~5 ))
// \X|Add0~7  = CARRY((!\X|data_out [3] & !\X|Add0~5 ))

	.dataa(gnd),
	.datab(\X|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~5 ),
	.combout(\X|Add0~6_combout ),
	.cout(\X|Add0~7 ));
// synopsys translate_off
defparam \X|Add0~6 .lut_mask = 16'hC303;
defparam \X|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \X|data_out[3]~52 (
// Equation(s):
// \X|data_out[3]~52_combout  = (\X|Add0~6_combout  & ((\inst7|inst2|X [2]) # (!\inst7|inst2|X [0])))

	.dataa(\inst7|inst2|X [0]),
	.datab(\X|Add0~6_combout ),
	.datac(gnd),
	.datad(\inst7|inst2|X [2]),
	.cin(gnd),
	.combout(\X|data_out[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[3]~52 .lut_mask = 16'hCC44;
defparam \X|data_out[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \inst1|Yupa[3]~30 (
// Equation(s):
// \inst1|Yupa[3]~30_combout  = (\X|TRI_STATE_D~0_combout  & (\X|data_out [3] & ((\Y|data_out [3]) # (!\Y|TRI_STATE_D~0_combout )))) # (!\X|TRI_STATE_D~0_combout  & ((\Y|data_out [3]) # ((!\Y|TRI_STATE_D~0_combout ))))

	.dataa(\X|TRI_STATE_D~0_combout ),
	.datab(\Y|data_out [3]),
	.datac(\X|data_out [3]),
	.datad(\Y|TRI_STATE_D~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[3]~30 .lut_mask = 16'hC4F5;
defparam \inst1|Yupa[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \X|data_out[3]~40 (
// Equation(s):
// \X|data_out[3]~40_combout  = (!\Y|data_out[3]~1_combout  & (((\inst1|Yupa[3]~30_combout  & \inst1|Yupa[3]~33_combout )) # (!\inst1|Yupa[7]~13_combout )))

	.dataa(\inst1|Yupa[7]~13_combout ),
	.datab(\inst1|Yupa[3]~30_combout ),
	.datac(\Y|data_out[3]~1_combout ),
	.datad(\inst1|Yupa[3]~33_combout ),
	.cin(gnd),
	.combout(\X|data_out[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[3]~40 .lut_mask = 16'h0D05;
defparam \X|data_out[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \X|data_out[3]~41 (
// Equation(s):
// \X|data_out[3]~41_combout  = (\Y|data_out[12]~2_combout  & (((\X|data_out [4])))) # (!\Y|data_out[12]~2_combout  & ((\X|data_out[3]~52_combout ) # ((\X|data_out[3]~40_combout ))))

	.dataa(\X|data_out[3]~52_combout ),
	.datab(\X|data_out [4]),
	.datac(\Y|data_out[12]~2_combout ),
	.datad(\X|data_out[3]~40_combout ),
	.cin(gnd),
	.combout(\X|data_out[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[3]~41 .lut_mask = 16'hCFCA;
defparam \X|data_out[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \X|data_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out[3]~41_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[3] .is_wysiwyg = "true";
defparam \X|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \X|Add0~8 (
// Equation(s):
// \X|Add0~8_combout  = (\X|data_out [4] & ((GND) # (!\X|Add0~7 ))) # (!\X|data_out [4] & (\X|Add0~7  $ (GND)))
// \X|Add0~9  = CARRY((\X|data_out [4]) # (!\X|Add0~7 ))

	.dataa(gnd),
	.datab(\X|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~7 ),
	.combout(\X|Add0~8_combout ),
	.cout(\X|Add0~9 ));
// synopsys translate_off
defparam \X|Add0~8 .lut_mask = 16'h3CCF;
defparam \X|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \X|data_out[4]~51 (
// Equation(s):
// \X|data_out[4]~51_combout  = (\X|Add0~8_combout  & ((\inst7|inst2|X [2]) # (!\inst7|inst2|X [0])))

	.dataa(\X|Add0~8_combout ),
	.datab(\inst7|inst2|X [2]),
	.datac(gnd),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\X|data_out[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[4]~51 .lut_mask = 16'h88AA;
defparam \X|data_out[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \inst1|Yupa[4]~25 (
// Equation(s):
// \inst1|Yupa[4]~25_combout  = (\X|TRI_STATE_D~0_combout  & (\X|data_out [4] & ((\Y|data_out [4]) # (!\Y|TRI_STATE_D~0_combout )))) # (!\X|TRI_STATE_D~0_combout  & (((\Y|data_out [4])) # (!\Y|TRI_STATE_D~0_combout )))

	.dataa(\X|TRI_STATE_D~0_combout ),
	.datab(\Y|TRI_STATE_D~0_combout ),
	.datac(\Y|data_out [4]),
	.datad(\X|data_out [4]),
	.cin(gnd),
	.combout(\inst1|Yupa[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[4]~25 .lut_mask = 16'hF351;
defparam \inst1|Yupa[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \X|data_out[4]~38 (
// Equation(s):
// \X|data_out[4]~38_combout  = (!\Y|data_out[3]~1_combout  & (((\inst1|Yupa[4]~25_combout  & \inst1|Yupa[4]~28_combout )) # (!\inst1|Yupa[7]~13_combout )))

	.dataa(\Y|data_out[3]~1_combout ),
	.datab(\inst1|Yupa[4]~25_combout ),
	.datac(\inst1|Yupa[7]~13_combout ),
	.datad(\inst1|Yupa[4]~28_combout ),
	.cin(gnd),
	.combout(\X|data_out[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[4]~38 .lut_mask = 16'h4505;
defparam \X|data_out[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \X|data_out[4]~39 (
// Equation(s):
// \X|data_out[4]~39_combout  = (\Y|data_out[12]~2_combout  & (\X|data_out [5])) # (!\Y|data_out[12]~2_combout  & (((\X|data_out[4]~51_combout ) # (\X|data_out[4]~38_combout ))))

	.dataa(\X|data_out [5]),
	.datab(\X|data_out[4]~51_combout ),
	.datac(\Y|data_out[12]~2_combout ),
	.datad(\X|data_out[4]~38_combout ),
	.cin(gnd),
	.combout(\X|data_out[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[4]~39 .lut_mask = 16'hAFAC;
defparam \X|data_out[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N3
dffeas \X|data_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out[4]~39_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[4] .is_wysiwyg = "true";
defparam \X|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \X|Add0~10 (
// Equation(s):
// \X|Add0~10_combout  = (\X|data_out [5] & (\X|Add0~9  & VCC)) # (!\X|data_out [5] & (!\X|Add0~9 ))
// \X|Add0~11  = CARRY((!\X|data_out [5] & !\X|Add0~9 ))

	.dataa(gnd),
	.datab(\X|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~9 ),
	.combout(\X|Add0~10_combout ),
	.cout(\X|Add0~11 ));
// synopsys translate_off
defparam \X|Add0~10 .lut_mask = 16'hC303;
defparam \X|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \X|data_out[5]~50 (
// Equation(s):
// \X|data_out[5]~50_combout  = (\X|Add0~10_combout  & ((\inst7|inst2|X [2]) # (!\inst7|inst2|X [0])))

	.dataa(\inst7|inst2|X [2]),
	.datab(gnd),
	.datac(\X|Add0~10_combout ),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\X|data_out[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[5]~50 .lut_mask = 16'hA0F0;
defparam \X|data_out[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \inst1|Yupa[5]~20 (
// Equation(s):
// \inst1|Yupa[5]~20_combout  = (\X|data_out [5] & ((\Y|data_out [5]) # ((!\Y|TRI_STATE_D~0_combout )))) # (!\X|data_out [5] & (!\X|TRI_STATE_D~0_combout  & ((\Y|data_out [5]) # (!\Y|TRI_STATE_D~0_combout ))))

	.dataa(\X|data_out [5]),
	.datab(\Y|data_out [5]),
	.datac(\X|TRI_STATE_D~0_combout ),
	.datad(\Y|TRI_STATE_D~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[5]~20 .lut_mask = 16'h8CAF;
defparam \inst1|Yupa[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \X|data_out[5]~36 (
// Equation(s):
// \X|data_out[5]~36_combout  = (!\Y|data_out[3]~1_combout  & (((\inst1|Yupa[5]~20_combout  & \inst1|Yupa[5]~23_combout )) # (!\inst1|Yupa[7]~13_combout )))

	.dataa(\inst1|Yupa[5]~20_combout ),
	.datab(\inst1|Yupa[7]~13_combout ),
	.datac(\Y|data_out[3]~1_combout ),
	.datad(\inst1|Yupa[5]~23_combout ),
	.cin(gnd),
	.combout(\X|data_out[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[5]~36 .lut_mask = 16'h0B03;
defparam \X|data_out[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \X|data_out[5]~37 (
// Equation(s):
// \X|data_out[5]~37_combout  = (\Y|data_out[12]~2_combout  & (\X|data_out [6])) # (!\Y|data_out[12]~2_combout  & (((\X|data_out[5]~50_combout ) # (\X|data_out[5]~36_combout ))))

	.dataa(\Y|data_out[12]~2_combout ),
	.datab(\X|data_out [6]),
	.datac(\X|data_out[5]~50_combout ),
	.datad(\X|data_out[5]~36_combout ),
	.cin(gnd),
	.combout(\X|data_out[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[5]~37 .lut_mask = 16'hDDD8;
defparam \X|data_out[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \X|data_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out[5]~37_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[5] .is_wysiwyg = "true";
defparam \X|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \X|Add0~12 (
// Equation(s):
// \X|Add0~12_combout  = (\X|data_out [6] & ((GND) # (!\X|Add0~11 ))) # (!\X|data_out [6] & (\X|Add0~11  $ (GND)))
// \X|Add0~13  = CARRY((\X|data_out [6]) # (!\X|Add0~11 ))

	.dataa(\X|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~11 ),
	.combout(\X|Add0~12_combout ),
	.cout(\X|Add0~13 ));
// synopsys translate_off
defparam \X|Add0~12 .lut_mask = 16'h5AAF;
defparam \X|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \X|data_out[6]~49 (
// Equation(s):
// \X|data_out[6]~49_combout  = (\X|Add0~12_combout  & ((\inst7|inst2|X [2]) # (!\inst7|inst2|X [0])))

	.dataa(gnd),
	.datab(\inst7|inst2|X [2]),
	.datac(\X|Add0~12_combout ),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\X|data_out[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[6]~49 .lut_mask = 16'hC0F0;
defparam \X|data_out[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \X|data_out[6]~34 (
// Equation(s):
// \X|data_out[6]~34_combout  = (!\Y|data_out[3]~1_combout  & (((\inst1|Yupa[6]~15_combout  & \inst1|Yupa[6]~18_combout )) # (!\inst1|Yupa[7]~13_combout )))

	.dataa(\Y|data_out[3]~1_combout ),
	.datab(\inst1|Yupa[7]~13_combout ),
	.datac(\inst1|Yupa[6]~15_combout ),
	.datad(\inst1|Yupa[6]~18_combout ),
	.cin(gnd),
	.combout(\X|data_out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[6]~34 .lut_mask = 16'h5111;
defparam \X|data_out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \X|data_out[6]~35 (
// Equation(s):
// \X|data_out[6]~35_combout  = (\Y|data_out[12]~2_combout  & (\X|data_out [7])) # (!\Y|data_out[12]~2_combout  & (((\X|data_out[6]~49_combout ) # (\X|data_out[6]~34_combout ))))

	.dataa(\X|data_out [7]),
	.datab(\X|data_out[6]~49_combout ),
	.datac(\Y|data_out[12]~2_combout ),
	.datad(\X|data_out[6]~34_combout ),
	.cin(gnd),
	.combout(\X|data_out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[6]~35 .lut_mask = 16'hAFAC;
defparam \X|data_out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \X|data_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out[6]~35_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[6] .is_wysiwyg = "true";
defparam \X|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \X|Add0~14 (
// Equation(s):
// \X|Add0~14_combout  = (\X|data_out [7] & (\X|Add0~13  & VCC)) # (!\X|data_out [7] & (!\X|Add0~13 ))
// \X|Add0~15  = CARRY((!\X|data_out [7] & !\X|Add0~13 ))

	.dataa(\X|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~13 ),
	.combout(\X|Add0~14_combout ),
	.cout(\X|Add0~15 ));
// synopsys translate_off
defparam \X|Add0~14 .lut_mask = 16'hA505;
defparam \X|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \X|data_out[7]~48 (
// Equation(s):
// \X|data_out[7]~48_combout  = (\X|Add0~14_combout  & ((\inst7|inst2|X [2]) # (!\inst7|inst2|X [0])))

	.dataa(gnd),
	.datab(\inst7|inst2|X [2]),
	.datac(\X|Add0~14_combout ),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\X|data_out[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[7]~48 .lut_mask = 16'hC0F0;
defparam \X|data_out[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \inst1|Yupa[7]~8 (
// Equation(s):
// \inst1|Yupa[7]~8_combout  = (\X|data_out [7] & ((\Y|data_out [7]) # ((!\Y|TRI_STATE_D~0_combout )))) # (!\X|data_out [7] & (!\X|TRI_STATE_D~0_combout  & ((\Y|data_out [7]) # (!\Y|TRI_STATE_D~0_combout ))))

	.dataa(\X|data_out [7]),
	.datab(\Y|data_out [7]),
	.datac(\Y|TRI_STATE_D~0_combout ),
	.datad(\X|TRI_STATE_D~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[7]~8 .lut_mask = 16'h8ACF;
defparam \inst1|Yupa[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \X|data_out[7]~31 (
// Equation(s):
// \X|data_out[7]~31_combout  = (!\Y|data_out[3]~1_combout  & (((\inst1|Yupa[7]~11_combout  & \inst1|Yupa[7]~8_combout )) # (!\inst1|Yupa[7]~13_combout )))

	.dataa(\Y|data_out[3]~1_combout ),
	.datab(\inst1|Yupa[7]~11_combout ),
	.datac(\inst1|Yupa[7]~8_combout ),
	.datad(\inst1|Yupa[7]~13_combout ),
	.cin(gnd),
	.combout(\X|data_out[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[7]~31 .lut_mask = 16'h4055;
defparam \X|data_out[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \X|data_out[7]~32 (
// Equation(s):
// \X|data_out[7]~32_combout  = (\Y|data_out[12]~2_combout  & (\X|data_out [8])) # (!\Y|data_out[12]~2_combout  & (((\X|data_out[7]~48_combout ) # (\X|data_out[7]~31_combout ))))

	.dataa(\X|data_out [8]),
	.datab(\Y|data_out[12]~2_combout ),
	.datac(\X|data_out[7]~48_combout ),
	.datad(\X|data_out[7]~31_combout ),
	.cin(gnd),
	.combout(\X|data_out[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[7]~32 .lut_mask = 16'hBBB8;
defparam \X|data_out[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \X|data_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out[7]~32_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[7] .is_wysiwyg = "true";
defparam \X|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \X|Add0~16 (
// Equation(s):
// \X|Add0~16_combout  = (\X|data_out [8] & ((GND) # (!\X|Add0~15 ))) # (!\X|data_out [8] & (\X|Add0~15  $ (GND)))
// \X|Add0~17  = CARRY((\X|data_out [8]) # (!\X|Add0~15 ))

	.dataa(\X|data_out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~15 ),
	.combout(\X|Add0~16_combout ),
	.cout(\X|Add0~17 ));
// synopsys translate_off
defparam \X|Add0~16 .lut_mask = 16'h5AAF;
defparam \X|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \X|data_out~29 (
// Equation(s):
// \X|data_out~29_combout  = (\inst7|inst2|X [2] & ((\inst7|inst2|X [0]) # (\inst1|Yupa2[0]~41_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|X [0]),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst1|Yupa2[0]~41_combout ),
	.cin(gnd),
	.combout(\X|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~29 .lut_mask = 16'hF0C0;
defparam \X|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \X|data_out~30 (
// Equation(s):
// \X|data_out~30_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~29_combout  & (\X|data_out [9])) # (!\X|data_out~29_combout  & ((\X|Add0~16_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~29_combout ))))

	.dataa(\X|data_out [9]),
	.datab(\Y|data_out[12]~0_combout ),
	.datac(\X|Add0~16_combout ),
	.datad(\X|data_out~29_combout ),
	.cin(gnd),
	.combout(\X|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~30 .lut_mask = 16'hBBC0;
defparam \X|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \X|data_out[8]~16 (
// Equation(s):
// \X|data_out[8]~16_combout  = (\inst7|inst2|X [2] & !\inst10|data_out~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\X|data_out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out[8]~16 .lut_mask = 16'h00F0;
defparam \X|data_out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \X|data_out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out~30_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[8] .is_wysiwyg = "true";
defparam \X|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \X|Add0~18 (
// Equation(s):
// \X|Add0~18_combout  = (\X|data_out [9] & (\X|Add0~17  & VCC)) # (!\X|data_out [9] & (!\X|Add0~17 ))
// \X|Add0~19  = CARRY((!\X|data_out [9] & !\X|Add0~17 ))

	.dataa(\X|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~17 ),
	.combout(\X|Add0~18_combout ),
	.cout(\X|Add0~19 ));
// synopsys translate_off
defparam \X|Add0~18 .lut_mask = 16'hA505;
defparam \X|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \X|data_out~27 (
// Equation(s):
// \X|data_out~27_combout  = (\inst7|inst2|X [2] & ((\inst7|inst2|X [0]) # (\inst1|Yupa2[1]~36_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|X [0]),
	.datac(\inst1|Yupa2[1]~36_combout ),
	.datad(\inst7|inst2|X [2]),
	.cin(gnd),
	.combout(\X|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~27 .lut_mask = 16'hFC00;
defparam \X|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \X|data_out~28 (
// Equation(s):
// \X|data_out~28_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~27_combout  & (\X|data_out [10])) # (!\X|data_out~27_combout  & ((\X|Add0~18_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~27_combout ))))

	.dataa(\X|data_out [10]),
	.datab(\X|Add0~18_combout ),
	.datac(\Y|data_out[12]~0_combout ),
	.datad(\X|data_out~27_combout ),
	.cin(gnd),
	.combout(\X|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~28 .lut_mask = 16'hAFC0;
defparam \X|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \X|data_out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out~28_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[9] .is_wysiwyg = "true";
defparam \X|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \X|Add0~20 (
// Equation(s):
// \X|Add0~20_combout  = (\X|data_out [10] & ((GND) # (!\X|Add0~19 ))) # (!\X|data_out [10] & (\X|Add0~19  $ (GND)))
// \X|Add0~21  = CARRY((\X|data_out [10]) # (!\X|Add0~19 ))

	.dataa(\X|data_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~19 ),
	.combout(\X|Add0~20_combout ),
	.cout(\X|Add0~21 ));
// synopsys translate_off
defparam \X|Add0~20 .lut_mask = 16'h5AAF;
defparam \X|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \X|data_out~25 (
// Equation(s):
// \X|data_out~25_combout  = (\inst7|inst2|X [2] & ((\inst7|inst2|X [0]) # (\inst1|Yupa2[2]~31_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|X [0]),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst1|Yupa2[2]~31_combout ),
	.cin(gnd),
	.combout(\X|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~25 .lut_mask = 16'hF0C0;
defparam \X|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \X|data_out~26 (
// Equation(s):
// \X|data_out~26_combout  = (\X|data_out~25_combout  & (((\X|data_out [11]) # (!\Y|data_out[12]~0_combout )))) # (!\X|data_out~25_combout  & (\X|Add0~20_combout  & ((\Y|data_out[12]~0_combout ))))

	.dataa(\X|Add0~20_combout ),
	.datab(\X|data_out [11]),
	.datac(\X|data_out~25_combout ),
	.datad(\Y|data_out[12]~0_combout ),
	.cin(gnd),
	.combout(\X|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~26 .lut_mask = 16'hCAF0;
defparam \X|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \X|data_out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out~26_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[10] .is_wysiwyg = "true";
defparam \X|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \X|Add0~22 (
// Equation(s):
// \X|Add0~22_combout  = (\X|data_out [11] & (\X|Add0~21  & VCC)) # (!\X|data_out [11] & (!\X|Add0~21 ))
// \X|Add0~23  = CARRY((!\X|data_out [11] & !\X|Add0~21 ))

	.dataa(\X|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~21 ),
	.combout(\X|Add0~22_combout ),
	.cout(\X|Add0~23 ));
// synopsys translate_off
defparam \X|Add0~22 .lut_mask = 16'hA505;
defparam \X|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \X|Add0~24 (
// Equation(s):
// \X|Add0~24_combout  = (\X|data_out [12] & ((GND) # (!\X|Add0~23 ))) # (!\X|data_out [12] & (\X|Add0~23  $ (GND)))
// \X|Add0~25  = CARRY((\X|data_out [12]) # (!\X|Add0~23 ))

	.dataa(gnd),
	.datab(\X|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~23 ),
	.combout(\X|Add0~24_combout ),
	.cout(\X|Add0~25 ));
// synopsys translate_off
defparam \X|Add0~24 .lut_mask = 16'h3CCF;
defparam \X|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \X|Add0~26 (
// Equation(s):
// \X|Add0~26_combout  = (\X|data_out [13] & (\X|Add0~25  & VCC)) # (!\X|data_out [13] & (!\X|Add0~25 ))
// \X|Add0~27  = CARRY((!\X|data_out [13] & !\X|Add0~25 ))

	.dataa(\X|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~25 ),
	.combout(\X|Add0~26_combout ),
	.cout(\X|Add0~27 ));
// synopsys translate_off
defparam \X|Add0~26 .lut_mask = 16'hA505;
defparam \X|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \X|Add0~28 (
// Equation(s):
// \X|Add0~28_combout  = (\X|data_out [14] & ((GND) # (!\X|Add0~27 ))) # (!\X|data_out [14] & (\X|Add0~27  $ (GND)))
// \X|Add0~29  = CARRY((\X|data_out [14]) # (!\X|Add0~27 ))

	.dataa(gnd),
	.datab(\X|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\X|Add0~27 ),
	.combout(\X|Add0~28_combout ),
	.cout(\X|Add0~29 ));
// synopsys translate_off
defparam \X|Add0~28 .lut_mask = 16'h3CCF;
defparam \X|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \X|R15~0 (
// Equation(s):
// \X|R15~0_combout  = (\X|data_out [15]) # ((\inst7|inst2|X [2]) # ((\inst7|inst2|X [0]) # (\inst10|data_out~combout )))

	.dataa(\X|data_out [15]),
	.datab(\inst7|inst2|X [2]),
	.datac(\inst7|inst2|X [0]),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\X|R15~0_combout ),
	.cout());
// synopsys translate_off
defparam \X|R15~0 .lut_mask = 16'hFFFE;
defparam \X|R15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \X|Add0~30 (
// Equation(s):
// \X|Add0~30_combout  = \X|Add0~29  $ (!\X|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\X|data_out [15]),
	.cin(\X|Add0~29 ),
	.combout(\X|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \X|Add0~30 .lut_mask = 16'hF00F;
defparam \X|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \X|data_out~15 (
// Equation(s):
// \X|data_out~15_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~14_combout  & (\X|R15~0_combout )) # (!\X|data_out~14_combout  & ((\X|Add0~30_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~14_combout ))))

	.dataa(\Y|data_out[12]~0_combout ),
	.datab(\X|R15~0_combout ),
	.datac(\X|Add0~30_combout ),
	.datad(\X|data_out~14_combout ),
	.cin(gnd),
	.combout(\X|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~15 .lut_mask = 16'hDDA0;
defparam \X|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \X|data_out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out~15_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[15] .is_wysiwyg = "true";
defparam \X|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \X|data_out~18 (
// Equation(s):
// \X|data_out~18_combout  = (\X|data_out~17_combout  & (((\X|data_out [15]) # (!\Y|data_out[12]~0_combout )))) # (!\X|data_out~17_combout  & (\X|Add0~28_combout  & ((\Y|data_out[12]~0_combout ))))

	.dataa(\X|data_out~17_combout ),
	.datab(\X|Add0~28_combout ),
	.datac(\X|data_out [15]),
	.datad(\Y|data_out[12]~0_combout ),
	.cin(gnd),
	.combout(\X|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~18 .lut_mask = 16'hE4AA;
defparam \X|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \X|data_out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out~18_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[14] .is_wysiwyg = "true";
defparam \X|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \X|data_out~20 (
// Equation(s):
// \X|data_out~20_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~19_combout  & (\X|data_out [14])) # (!\X|data_out~19_combout  & ((\X|Add0~26_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~19_combout ))))

	.dataa(\X|data_out [14]),
	.datab(\X|Add0~26_combout ),
	.datac(\Y|data_out[12]~0_combout ),
	.datad(\X|data_out~19_combout ),
	.cin(gnd),
	.combout(\X|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~20 .lut_mask = 16'hAFC0;
defparam \X|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \X|data_out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out~20_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[13] .is_wysiwyg = "true";
defparam \X|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \X|data_out~22 (
// Equation(s):
// \X|data_out~22_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~21_combout  & ((\X|data_out [13]))) # (!\X|data_out~21_combout  & (\X|Add0~24_combout )))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~21_combout ))))

	.dataa(\X|Add0~24_combout ),
	.datab(\Y|data_out[12]~0_combout ),
	.datac(\X|data_out [13]),
	.datad(\X|data_out~21_combout ),
	.cin(gnd),
	.combout(\X|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~22 .lut_mask = 16'hF388;
defparam \X|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \X|data_out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out~22_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[12] .is_wysiwyg = "true";
defparam \X|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \X|data_out~24 (
// Equation(s):
// \X|data_out~24_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~23_combout  & (\X|data_out [12])) # (!\X|data_out~23_combout  & ((\X|Add0~22_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~23_combout ))))

	.dataa(\X|data_out [12]),
	.datab(\X|Add0~22_combout ),
	.datac(\Y|data_out[12]~0_combout ),
	.datad(\X|data_out~23_combout ),
	.cin(gnd),
	.combout(\X|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~24 .lut_mask = 16'hAFC0;
defparam \X|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \X|data_out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\X|data_out~24_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\X|data_out[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \X|data_out[11] .is_wysiwyg = "true";
defparam \X|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \inst1|Yupa2[3]~22 (
// Equation(s):
// \inst1|Yupa2[3]~22_combout  = (\X|TRI_STATE_C~0_combout  & (\X|data_out [11] & ((\Y|data_out [11]) # (!\Y|TRI_STATE_C~0_combout )))) # (!\X|TRI_STATE_C~0_combout  & (((\Y|data_out [11]) # (!\Y|TRI_STATE_C~0_combout ))))

	.dataa(\X|TRI_STATE_C~0_combout ),
	.datab(\X|data_out [11]),
	.datac(\Y|data_out [11]),
	.datad(\Y|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[3]~22 .lut_mask = 16'hD0DD;
defparam \inst1|Yupa2[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~47_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~47_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
cycloneive_lcell_comb \inst6|data[3]~44 (
// Equation(s):
// \inst6|data[3]~44_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a59~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~44 .lut_mask = 16'hC480;
defparam \inst6|data[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~47_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~47_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \inst6|data[3]~43 (
// Equation(s):
// \inst6|data[3]~43_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a43~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~43 .lut_mask = 16'h3120;
defparam \inst6|data[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \inst6|data[3]~enfeeder (
// Equation(s):
// \inst6|data[3]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[3]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst6|data[3]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \inst6|data[3]~en (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|data[3]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|MEM_READ~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|data[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|data[3]~en .is_wysiwyg = "true";
defparam \inst6|data[3]~en .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~47_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~47_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
cycloneive_lcell_comb \inst6|data[3]~41 (
// Equation(s):
// \inst6|data[3]~41_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a27~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~41 .lut_mask = 16'hC808;
defparam \inst6|data[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~47_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[3]~47_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A51990;
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \inst6|data[3]~40 (
// Equation(s):
// \inst6|data[3]~40_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a11~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~40 .lut_mask = 16'h0D08;
defparam \inst6|data[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
cycloneive_lcell_comb \inst6|data[3]~42 (
// Equation(s):
// \inst6|data[3]~42_combout  = ((!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[3]~41_combout ) # (\inst6|data[3]~40_combout )))) # (!\inst6|data[3]~en_q )

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\inst6|data[3]~en_q ),
	.datac(\inst6|data[3]~41_combout ),
	.datad(\inst6|data[3]~40_combout ),
	.cin(gnd),
	.combout(\inst6|data[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~42 .lut_mask = 16'h7773;
defparam \inst6|data[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \inst6|data[3]~45 (
// Equation(s):
// \inst6|data[3]~45_combout  = (\inst6|data[3]~42_combout ) # ((\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[3]~44_combout ) # (\inst6|data[3]~43_combout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\inst6|data[3]~44_combout ),
	.datac(\inst6|data[3]~43_combout ),
	.datad(\inst6|data[3]~42_combout ),
	.cin(gnd),
	.combout(\inst6|data[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~45 .lut_mask = 16'hFFA8;
defparam \inst6|data[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneive_lcell_comb \inst6|data[3]~46 (
// Equation(s):
// \inst6|data[3]~46_combout  = (\inst6|data[3]~45_combout  & ((\inst1|Yupa2[3]~26_combout ) # ((!\inst7|inst2|BD~q ) # (!\inst7|inst2|nRW~q ))))

	.dataa(\inst1|Yupa2[3]~26_combout ),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst7|inst2|BD~q ),
	.datad(\inst6|data[3]~45_combout ),
	.cin(gnd),
	.combout(\inst6|data[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~46 .lut_mask = 16'hBF00;
defparam \inst6|data[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
cycloneive_lcell_comb \inst6|data[3]~47 (
// Equation(s):
// \inst6|data[3]~47_combout  = (\inst6|data[3]~46_combout  & ((\inst1|Yupa[3]~34_combout ) # ((\inst7|inst2|BD~q ) # (!\inst7|inst2|nRW~q ))))

	.dataa(\inst1|Yupa[3]~34_combout ),
	.datab(\inst7|inst2|BD~q ),
	.datac(\inst6|data[3]~46_combout ),
	.datad(\inst7|inst2|nRW~q ),
	.cin(gnd),
	.combout(\inst6|data[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[3]~47 .lut_mask = 16'hE0F0;
defparam \inst6|data[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \ACCB|C[3]~4 (
// Equation(s):
// \ACCB|C[3]~4_combout  = (((\inst7|inst2|nWB~q ) # (\ACCB|data_out [3])) # (!\inst7|inst2|EB [0])) # (!\inst7|inst2|EB [1])

	.dataa(\inst7|inst2|EB [1]),
	.datab(\inst7|inst2|EB [0]),
	.datac(\inst7|inst2|nWB~q ),
	.datad(\ACCB|data_out [3]),
	.cin(gnd),
	.combout(\ACCB|C[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|C[3]~4 .lut_mask = 16'hFFF7;
defparam \ACCB|C[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \ACCB|data_out[3]~4 (
// Equation(s):
// \ACCB|data_out[3]~4_combout  = (\inst7|inst2|EB [1] & (\ACCB|C[3]~4_combout )) # (!\inst7|inst2|EB [1] & ((\inst1|Yupa[3]~34_combout )))

	.dataa(\ACCB|C[3]~4_combout ),
	.datab(\inst7|inst2|EB [1]),
	.datac(gnd),
	.datad(\inst1|Yupa[3]~34_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[3]~4 .lut_mask = 16'hBB88;
defparam \ACCB|data_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N19
dffeas \ACCB|data_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[3]~4_combout ),
	.asdata(\inst1|Yupa2[3]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EB [0]),
	.ena(\ACCB|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[3] .is_wysiwyg = "true";
defparam \ACCB|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \inst1|Yupa2[3]~24 (
// Equation(s):
// \inst1|Yupa2[3]~24_combout  = (\inst6|data[3]~47_combout  & (((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [3])))) # (!\inst6|data[3]~47_combout  & (!\bufferAlta|PortR~1_combout  & ((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [3]))))

	.dataa(\inst6|data[3]~47_combout ),
	.datab(\bufferAlta|PortR~1_combout ),
	.datac(\ACCB|B[7]~0_combout ),
	.datad(\ACCB|data_out [3]),
	.cin(gnd),
	.combout(\inst1|Yupa2[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[3]~24 .lut_mask = 16'hBBB0;
defparam \inst1|Yupa2[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \ACCA|data_out[3]~4 (
// Equation(s):
// \ACCA|data_out[3]~4_combout  = (\inst7|inst2|EA [1] & (\ACCA|C[3]~4_combout )) # (!\inst7|inst2|EA [1] & ((\inst1|Yupa[3]~34_combout )))

	.dataa(\ACCA|C[3]~4_combout ),
	.datab(\inst1|Yupa[3]~34_combout ),
	.datac(gnd),
	.datad(\inst7|inst2|EA [1]),
	.cin(gnd),
	.combout(\ACCA|data_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[3]~4 .lut_mask = 16'hAACC;
defparam \ACCA|data_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \ACCA|data_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCA|data_out[3]~4_combout ),
	.asdata(\inst1|Yupa2[3]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EA [0]),
	.ena(\ACCA|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCA|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCA|data_out[3] .is_wysiwyg = "true";
defparam \ACCA|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \ACCA|C[3]~4 (
// Equation(s):
// \ACCA|C[3]~4_combout  = (((\inst7|inst2|nWA~q ) # (\ACCA|data_out [3])) # (!\inst7|inst2|EA [1])) # (!\inst7|inst2|EA [0])

	.dataa(\inst7|inst2|EA [0]),
	.datab(\inst7|inst2|EA [1]),
	.datac(\inst7|inst2|nWA~q ),
	.datad(\ACCA|data_out [3]),
	.cin(gnd),
	.combout(\ACCA|C[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|C[3]~4 .lut_mask = 16'hFFF7;
defparam \ACCA|C[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \inst1|Mux31~0 (
// Equation(s):
// \inst1|Mux31~0_combout  = (\inst1|Mux27~0_combout  & ((\ACCA|C[3]~4_combout ) # ((\inst1|Q [3] & \inst1|Mux35~0_combout )))) # (!\inst1|Mux27~0_combout  & (\inst1|Q [3] & ((\inst1|Mux35~0_combout ))))

	.dataa(\inst1|Mux27~0_combout ),
	.datab(\inst1|Q [3]),
	.datac(\ACCA|C[3]~4_combout ),
	.datad(\inst1|Mux35~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux31~0 .lut_mask = 16'hECA0;
defparam \inst1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \inst1|Mux31~1 (
// Equation(s):
// \inst1|Mux31~1_combout  = (\inst1|Mux27~1_combout  & (\ACCB|C[3]~4_combout )) # (!\inst1|Mux27~1_combout  & ((\inst1|Mux31~0_combout )))

	.dataa(\ACCB|C[3]~4_combout ),
	.datab(\inst1|Mux31~0_combout ),
	.datac(\inst1|Mux27~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux31~1 .lut_mask = 16'hACAC;
defparam \inst1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \inst1|S[3] (
// Equation(s):
// \inst1|S [3] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|S [3])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux31~1_combout )))

	.dataa(gnd),
	.datab(\inst1|S [3]),
	.datac(\inst1|Mux31~1_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|S [3]),
	.cout());
// synopsys translate_off
defparam \inst1|S[3] .lut_mask = 16'hCCF0;
defparam \inst1|S[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \inst1|Mux39~0 (
// Equation(s):
// \inst1|Mux39~0_combout  = (\inst1|Mux37~1_combout  & (((\inst1|Mux37~0_combout )))) # (!\inst1|Mux37~1_combout  & ((\inst1|Mux37~0_combout  & (\ACCA|C[3]~4_combout )) # (!\inst1|Mux37~0_combout  & ((\inst1|Q [3])))))

	.dataa(\ACCA|C[3]~4_combout ),
	.datab(\inst1|Q [3]),
	.datac(\inst1|Mux37~1_combout ),
	.datad(\inst1|Mux37~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux39~0 .lut_mask = 16'hFA0C;
defparam \inst1|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \inst1|Mux39~1 (
// Equation(s):
// \inst1|Mux39~1_combout  = (\inst1|Mux37~1_combout  & ((\inst1|Mux39~0_combout  & (\ACCB|C[3]~4_combout )) # (!\inst1|Mux39~0_combout  & ((\inst1|Yupa[3]~34_combout ))))) # (!\inst1|Mux37~1_combout  & (((\inst1|Mux39~0_combout ))))

	.dataa(\inst1|Mux37~1_combout ),
	.datab(\ACCB|C[3]~4_combout ),
	.datac(\inst1|Yupa[3]~34_combout ),
	.datad(\inst1|Mux39~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux39~1 .lut_mask = 16'hDDA0;
defparam \inst1|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \inst1|Mux39~2 (
// Equation(s):
// \inst1|Mux39~2_combout  = (\inst1|Yupa2[3]~26_combout  & ((\inst1|Mux37~3_combout ) # ((\inst1|Mux39~1_combout  & \inst1|Mux36~0_combout )))) # (!\inst1|Yupa2[3]~26_combout  & (\inst1|Mux39~1_combout  & ((\inst1|Mux36~0_combout ))))

	.dataa(\inst1|Yupa2[3]~26_combout ),
	.datab(\inst1|Mux39~1_combout ),
	.datac(\inst1|Mux37~3_combout ),
	.datad(\inst1|Mux36~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux39~2 .lut_mask = 16'hECA0;
defparam \inst1|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \inst1|R[3] (
// Equation(s):
// \inst1|R [3] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|R [3])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux39~2_combout )))

	.dataa(\inst1|R [3]),
	.datab(gnd),
	.datac(\inst1|Mux39~2_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|R [3]),
	.cout());
// synopsys translate_off
defparam \inst1|R[3] .lut_mask = 16'hAAF0;
defparam \inst1|R[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \inst1|Add0~9 (
// Equation(s):
// \inst1|Add0~9_combout  = \inst7|inst2|UPA [4] $ (\inst1|R [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|UPA [4]),
	.datad(\inst1|R [3]),
	.cin(gnd),
	.combout(\inst1|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~9 .lut_mask = 16'h0FF0;
defparam \inst1|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \inst1|Add0~8 (
// Equation(s):
// \inst1|Add0~8_combout  = \inst7|inst2|UPA [4] $ (\inst1|S [3])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|S [3]),
	.cin(gnd),
	.combout(\inst1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~8 .lut_mask = 16'h55AA;
defparam \inst1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \inst1|Add0~25 (
// Equation(s):
// \inst1|Add0~25_combout  = ((\inst1|Add0~9_combout  $ (\inst1|Add0~8_combout  $ (!\inst1|Add0~24 )))) # (GND)
// \inst1|Add0~26  = CARRY((\inst1|Add0~9_combout  & ((\inst1|Add0~8_combout ) # (!\inst1|Add0~24 ))) # (!\inst1|Add0~9_combout  & (\inst1|Add0~8_combout  & !\inst1|Add0~24 )))

	.dataa(\inst1|Add0~9_combout ),
	.datab(\inst1|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~24 ),
	.combout(\inst1|Add0~25_combout ),
	.cout(\inst1|Add0~26 ));
// synopsys translate_off
defparam \inst1|Add0~25 .lut_mask = 16'h698E;
defparam \inst1|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \inst1|Add0~39 (
// Equation(s):
// \inst1|Add0~39_combout  = (\inst7|inst2|UPA [4] & ((\inst1|S [3]) # ((\inst1|R [3])))) # (!\inst7|inst2|UPA [4] & (((\inst1|Add0~25_combout ))))

	.dataa(\inst7|inst2|UPA [4]),
	.datab(\inst1|S [3]),
	.datac(\inst1|R [3]),
	.datad(\inst1|Add0~25_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~39 .lut_mask = 16'hFDA8;
defparam \inst1|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \inst1|Q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|Add0~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[3] .is_wysiwyg = "true";
defparam \inst1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \inst1|Yupa2[3]~23 (
// Equation(s):
// \inst1|Yupa2[3]~23_combout  = (\ACCA|data_out [3] & ((\AUX|TRI_STATE_C~0_combout ) # ((\AUX|data_out [11])))) # (!\ACCA|data_out [3] & (\ACCA|B[7]~0_combout  & ((\AUX|TRI_STATE_C~0_combout ) # (\AUX|data_out [11]))))

	.dataa(\ACCA|data_out [3]),
	.datab(\AUX|TRI_STATE_C~0_combout ),
	.datac(\AUX|data_out [11]),
	.datad(\ACCA|B[7]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[3]~23 .lut_mask = 16'hFCA8;
defparam \inst1|Yupa2[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \inst1|Yupa2[3]~25 (
// Equation(s):
// \inst1|Yupa2[3]~25_combout  = (\inst1|Yupa2[3]~24_combout  & (\inst1|Yupa2[3]~23_combout  & ((\inst1|Q [3]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\inst1|Yupa2[3]~24_combout ),
	.datac(\inst1|Q [3]),
	.datad(\inst1|Yupa2[3]~23_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[3]~25 .lut_mask = 16'hC400;
defparam \inst1|Yupa2[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \inst1|Yupa2[3]~26 (
// Equation(s):
// \inst1|Yupa2[3]~26_combout  = ((\inst1|Yupa2[3]~22_combout  & \inst1|Yupa2[3]~25_combout )) # (!\inst1|Yupa2[7]~5_combout )

	.dataa(\inst1|Yupa2[3]~22_combout ),
	.datab(\inst1|Yupa2[3]~25_combout ),
	.datac(\inst1|Yupa2[7]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Yupa2[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[3]~26 .lut_mask = 16'h8F8F;
defparam \inst1|Yupa2[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \X|data_out~23 (
// Equation(s):
// \X|data_out~23_combout  = (\inst7|inst2|X [2] & ((\inst7|inst2|X [0]) # (\inst1|Yupa2[3]~26_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|X [0]),
	.datac(\inst7|inst2|X [2]),
	.datad(\inst1|Yupa2[3]~26_combout ),
	.cin(gnd),
	.combout(\X|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \X|data_out~23 .lut_mask = 16'hF0C0;
defparam \X|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \Y|data_out~8 (
// Equation(s):
// \Y|data_out~8_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~23_combout  & (\Y|data_out [12])) # (!\X|data_out~23_combout  & ((\Y|Add0~22_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~23_combout ))))

	.dataa(\Y|data_out [12]),
	.datab(\Y|data_out[12]~0_combout ),
	.datac(\Y|Add0~22_combout ),
	.datad(\X|data_out~23_combout ),
	.cin(gnd),
	.combout(\Y|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out~8 .lut_mask = 16'hBBC0;
defparam \Y|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \Y|data_out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out~8_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[11] .is_wysiwyg = "true";
defparam \Y|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \Y|data_out~9 (
// Equation(s):
// \Y|data_out~9_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~25_combout  & (\Y|data_out [11])) # (!\X|data_out~25_combout  & ((\Y|Add0~20_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~25_combout ))))

	.dataa(\Y|data_out[12]~0_combout ),
	.datab(\Y|data_out [11]),
	.datac(\X|data_out~25_combout ),
	.datad(\Y|Add0~20_combout ),
	.cin(gnd),
	.combout(\Y|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out~9 .lut_mask = 16'hDAD0;
defparam \Y|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \Y|data_out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out~9_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[10] .is_wysiwyg = "true";
defparam \Y|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \Y|data_out~10 (
// Equation(s):
// \Y|data_out~10_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~27_combout  & (\Y|data_out [10])) # (!\X|data_out~27_combout  & ((\Y|Add0~18_combout ))))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~27_combout ))))

	.dataa(\Y|data_out [10]),
	.datab(\Y|Add0~18_combout ),
	.datac(\Y|data_out[12]~0_combout ),
	.datad(\X|data_out~27_combout ),
	.cin(gnd),
	.combout(\Y|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out~10 .lut_mask = 16'hAFC0;
defparam \Y|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \Y|data_out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out~10_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[9] .is_wysiwyg = "true";
defparam \Y|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \Y|data_out~11 (
// Equation(s):
// \Y|data_out~11_combout  = (\Y|data_out[12]~0_combout  & ((\X|data_out~29_combout  & ((\Y|data_out [9]))) # (!\X|data_out~29_combout  & (\Y|Add0~16_combout )))) # (!\Y|data_out[12]~0_combout  & (((\X|data_out~29_combout ))))

	.dataa(\Y|Add0~16_combout ),
	.datab(\Y|data_out[12]~0_combout ),
	.datac(\Y|data_out [9]),
	.datad(\X|data_out~29_combout ),
	.cin(gnd),
	.combout(\Y|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out~11 .lut_mask = 16'hF388;
defparam \Y|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \Y|data_out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out~11_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[8]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[8] .is_wysiwyg = "true";
defparam \Y|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \Y|data_out[7]~12 (
// Equation(s):
// \Y|data_out[7]~12_combout  = (\inst7|inst2|X [0] & ((\inst7|inst2|X [2]) # (\inst1|Yupa[7]~14_combout )))

	.dataa(\inst7|inst2|X [2]),
	.datab(gnd),
	.datac(\inst1|Yupa[7]~14_combout ),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\Y|data_out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[7]~12 .lut_mask = 16'hFA00;
defparam \Y|data_out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \Y|data_out[7]~13 (
// Equation(s):
// \Y|data_out[7]~13_combout  = (\Y|data_out[3]~1_combout  & ((\Y|data_out[7]~12_combout  & (\Y|data_out [8])) # (!\Y|data_out[7]~12_combout  & ((\Y|Add0~14_combout ))))) # (!\Y|data_out[3]~1_combout  & (((\Y|data_out[7]~12_combout ))))

	.dataa(\Y|data_out [8]),
	.datab(\Y|data_out[3]~1_combout ),
	.datac(\Y|Add0~14_combout ),
	.datad(\Y|data_out[7]~12_combout ),
	.cin(gnd),
	.combout(\Y|data_out[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[7]~13 .lut_mask = 16'hBBC0;
defparam \Y|data_out[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \Y|data_out[0]~14 (
// Equation(s):
// \Y|data_out[0]~14_combout  = (\inst7|inst2|X [0] & \inst10|data_out~combout )

	.dataa(\inst7|inst2|X [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\Y|data_out[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[0]~14 .lut_mask = 16'hAA00;
defparam \Y|data_out[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \Y|data_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out[7]~13_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[7] .is_wysiwyg = "true";
defparam \Y|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \Y|data_out[6]~15 (
// Equation(s):
// \Y|data_out[6]~15_combout  = (\inst7|inst2|X [0] & ((\inst7|inst2|X [2]) # (\inst1|Yupa[6]~19_combout )))

	.dataa(\inst7|inst2|X [0]),
	.datab(\inst7|inst2|X [2]),
	.datac(gnd),
	.datad(\inst1|Yupa[6]~19_combout ),
	.cin(gnd),
	.combout(\Y|data_out[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[6]~15 .lut_mask = 16'hAA88;
defparam \Y|data_out[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \Y|data_out[6]~16 (
// Equation(s):
// \Y|data_out[6]~16_combout  = (\Y|data_out[3]~1_combout  & ((\Y|data_out[6]~15_combout  & (\Y|data_out [7])) # (!\Y|data_out[6]~15_combout  & ((\Y|Add0~12_combout ))))) # (!\Y|data_out[3]~1_combout  & (((\Y|data_out[6]~15_combout ))))

	.dataa(\Y|data_out [7]),
	.datab(\Y|data_out[3]~1_combout ),
	.datac(\Y|Add0~12_combout ),
	.datad(\Y|data_out[6]~15_combout ),
	.cin(gnd),
	.combout(\Y|data_out[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[6]~16 .lut_mask = 16'hBBC0;
defparam \Y|data_out[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \Y|data_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out[6]~16_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[6] .is_wysiwyg = "true";
defparam \Y|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \Y|data_out[5]~17 (
// Equation(s):
// \Y|data_out[5]~17_combout  = (\inst7|inst2|X [0] & ((\inst1|Yupa[5]~24_combout ) # (\inst7|inst2|X [2])))

	.dataa(\inst7|inst2|X [0]),
	.datab(gnd),
	.datac(\inst1|Yupa[5]~24_combout ),
	.datad(\inst7|inst2|X [2]),
	.cin(gnd),
	.combout(\Y|data_out[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[5]~17 .lut_mask = 16'hAAA0;
defparam \Y|data_out[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \Y|data_out[5]~18 (
// Equation(s):
// \Y|data_out[5]~18_combout  = (\Y|data_out[3]~1_combout  & ((\Y|data_out[5]~17_combout  & (\Y|data_out [6])) # (!\Y|data_out[5]~17_combout  & ((\Y|Add0~10_combout ))))) # (!\Y|data_out[3]~1_combout  & (((\Y|data_out[5]~17_combout ))))

	.dataa(\Y|data_out [6]),
	.datab(\Y|Add0~10_combout ),
	.datac(\Y|data_out[3]~1_combout ),
	.datad(\Y|data_out[5]~17_combout ),
	.cin(gnd),
	.combout(\Y|data_out[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[5]~18 .lut_mask = 16'hAFC0;
defparam \Y|data_out[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \Y|data_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out[5]~18_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[5] .is_wysiwyg = "true";
defparam \Y|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \Y|data_out[4]~19 (
// Equation(s):
// \Y|data_out[4]~19_combout  = (\inst7|inst2|X [0] & ((\inst7|inst2|X [2]) # (\inst1|Yupa[4]~29_combout )))

	.dataa(\inst7|inst2|X [2]),
	.datab(gnd),
	.datac(\inst7|inst2|X [0]),
	.datad(\inst1|Yupa[4]~29_combout ),
	.cin(gnd),
	.combout(\Y|data_out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[4]~19 .lut_mask = 16'hF0A0;
defparam \Y|data_out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \Y|data_out[4]~20 (
// Equation(s):
// \Y|data_out[4]~20_combout  = (\Y|data_out[3]~1_combout  & ((\Y|data_out[4]~19_combout  & (\Y|data_out [5])) # (!\Y|data_out[4]~19_combout  & ((\Y|Add0~8_combout ))))) # (!\Y|data_out[3]~1_combout  & (((\Y|data_out[4]~19_combout ))))

	.dataa(\Y|data_out [5]),
	.datab(\Y|Add0~8_combout ),
	.datac(\Y|data_out[3]~1_combout ),
	.datad(\Y|data_out[4]~19_combout ),
	.cin(gnd),
	.combout(\Y|data_out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[4]~20 .lut_mask = 16'hAFC0;
defparam \Y|data_out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N27
dffeas \Y|data_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out[4]~20_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[4] .is_wysiwyg = "true";
defparam \Y|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \Y|data_out[3]~21 (
// Equation(s):
// \Y|data_out[3]~21_combout  = (\inst7|inst2|X [0] & ((\inst7|inst2|X [2]) # (\inst1|Yupa[3]~34_combout )))

	.dataa(\inst7|inst2|X [2]),
	.datab(\inst7|inst2|X [0]),
	.datac(\inst1|Yupa[3]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Y|data_out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[3]~21 .lut_mask = 16'hC8C8;
defparam \Y|data_out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \Y|data_out[3]~22 (
// Equation(s):
// \Y|data_out[3]~22_combout  = (\Y|data_out[3]~1_combout  & ((\Y|data_out[3]~21_combout  & (\Y|data_out [4])) # (!\Y|data_out[3]~21_combout  & ((\Y|Add0~6_combout ))))) # (!\Y|data_out[3]~1_combout  & (((\Y|data_out[3]~21_combout ))))

	.dataa(\Y|data_out [4]),
	.datab(\Y|data_out[3]~1_combout ),
	.datac(\Y|Add0~6_combout ),
	.datad(\Y|data_out[3]~21_combout ),
	.cin(gnd),
	.combout(\Y|data_out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[3]~22 .lut_mask = 16'hBBC0;
defparam \Y|data_out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N15
dffeas \Y|data_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out[3]~22_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[3] .is_wysiwyg = "true";
defparam \Y|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \Y|data_out[2]~23 (
// Equation(s):
// \Y|data_out[2]~23_combout  = (\inst1|Yupa[2]~38_combout  & \inst1|Yupa[2]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Yupa[2]~38_combout ),
	.datad(\inst1|Yupa[2]~35_combout ),
	.cin(gnd),
	.combout(\Y|data_out[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[2]~23 .lut_mask = 16'hF000;
defparam \Y|data_out[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \Y|data_out[2]~24 (
// Equation(s):
// \Y|data_out[2]~24_combout  = (\inst7|inst2|X [0] & ((\inst7|inst2|X [2]) # ((\Y|data_out[2]~23_combout ) # (!\inst1|Yupa[7]~13_combout ))))

	.dataa(\inst7|inst2|X [0]),
	.datab(\inst7|inst2|X [2]),
	.datac(\inst1|Yupa[7]~13_combout ),
	.datad(\Y|data_out[2]~23_combout ),
	.cin(gnd),
	.combout(\Y|data_out[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[2]~24 .lut_mask = 16'hAA8A;
defparam \Y|data_out[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \Y|data_out[2]~25 (
// Equation(s):
// \Y|data_out[2]~25_combout  = (\Y|data_out[3]~1_combout  & ((\Y|data_out[2]~24_combout  & ((\Y|data_out [3]))) # (!\Y|data_out[2]~24_combout  & (\Y|Add0~4_combout )))) # (!\Y|data_out[3]~1_combout  & (((\Y|data_out[2]~24_combout ))))

	.dataa(\Y|Add0~4_combout ),
	.datab(\Y|data_out[3]~1_combout ),
	.datac(\Y|data_out [3]),
	.datad(\Y|data_out[2]~24_combout ),
	.cin(gnd),
	.combout(\Y|data_out[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[2]~25 .lut_mask = 16'hF388;
defparam \Y|data_out[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \Y|data_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out[2]~25_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[2] .is_wysiwyg = "true";
defparam \Y|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \Y|data_out[1]~26 (
// Equation(s):
// \Y|data_out[1]~26_combout  = (\inst7|inst2|X [0] & ((\inst7|inst2|X [2]) # (\inst1|Yupa[1]~44_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|X [2]),
	.datac(\inst1|Yupa[1]~44_combout ),
	.datad(\inst7|inst2|X [0]),
	.cin(gnd),
	.combout(\Y|data_out[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[1]~26 .lut_mask = 16'hFC00;
defparam \Y|data_out[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \Y|data_out[1]~27 (
// Equation(s):
// \Y|data_out[1]~27_combout  = (\Y|data_out[3]~1_combout  & ((\Y|data_out[1]~26_combout  & ((\Y|data_out [2]))) # (!\Y|data_out[1]~26_combout  & (\Y|Add0~2_combout )))) # (!\Y|data_out[3]~1_combout  & (((\Y|data_out[1]~26_combout ))))

	.dataa(\Y|Add0~2_combout ),
	.datab(\Y|data_out [2]),
	.datac(\Y|data_out[3]~1_combout ),
	.datad(\Y|data_out[1]~26_combout ),
	.cin(gnd),
	.combout(\Y|data_out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[1]~27 .lut_mask = 16'hCFA0;
defparam \Y|data_out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N31
dffeas \Y|data_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out[1]~27_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[1] .is_wysiwyg = "true";
defparam \Y|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \Y|data_out[0]~28 (
// Equation(s):
// \Y|data_out[0]~28_combout  = (\Y|data_out[3]~1_combout  & ((\X|data_out[0]~46_combout  & (\Y|data_out [1])) # (!\X|data_out[0]~46_combout  & ((\Y|Add0~0_combout ))))) # (!\Y|data_out[3]~1_combout  & (((\X|data_out[0]~46_combout ))))

	.dataa(\Y|data_out [1]),
	.datab(\Y|Add0~0_combout ),
	.datac(\Y|data_out[3]~1_combout ),
	.datad(\X|data_out[0]~46_combout ),
	.cin(gnd),
	.combout(\Y|data_out[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Y|data_out[0]~28 .lut_mask = 16'hAFC0;
defparam \Y|data_out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \Y|data_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Y|data_out[0]~28_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Y|data_out[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Y|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Y|data_out[0] .is_wysiwyg = "true";
defparam \Y|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \inst1|Yupa[0]~45 (
// Equation(s):
// \inst1|Yupa[0]~45_combout  = (\X|TRI_STATE_D~0_combout  & (\X|data_out [0] & ((\Y|data_out [0]) # (!\Y|TRI_STATE_D~0_combout )))) # (!\X|TRI_STATE_D~0_combout  & (((\Y|data_out [0])) # (!\Y|TRI_STATE_D~0_combout )))

	.dataa(\X|TRI_STATE_D~0_combout ),
	.datab(\Y|TRI_STATE_D~0_combout ),
	.datac(\Y|data_out [0]),
	.datad(\X|data_out [0]),
	.cin(gnd),
	.combout(\inst1|Yupa[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[0]~45 .lut_mask = 16'hF351;
defparam \inst1|Yupa[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \AUX|data_out~35 (
// Equation(s):
// \AUX|data_out~35_combout  = (\inst1|Yupa[0]~45_combout  & \inst1|Yupa[0]~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Yupa[0]~45_combout ),
	.datad(\inst1|Yupa[0]~48_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~35 .lut_mask = 16'hF000;
defparam \AUX|data_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \AUX|data_out~36 (
// Equation(s):
// \AUX|data_out~36_combout  = (\inst7|inst2|RA [0] & ((\inst7|inst2|RA [2]) # ((\AUX|data_out~35_combout ) # (!\inst1|Yupa[7]~13_combout ))))

	.dataa(\inst7|inst2|RA [2]),
	.datab(\inst1|Yupa[7]~13_combout ),
	.datac(\inst7|inst2|RA [0]),
	.datad(\AUX|data_out~35_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~36 .lut_mask = 16'hF0B0;
defparam \AUX|data_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \AUX|data_out~37 (
// Equation(s):
// \AUX|data_out~37_combout  = (\AUX|data_out~36_combout  & ((\AUX|data_out [1]) # ((!\AUX|data_out[6]~19_combout )))) # (!\AUX|data_out~36_combout  & (((\AUX|data_out [0] & \AUX|data_out[6]~19_combout ))))

	.dataa(\AUX|data_out~36_combout ),
	.datab(\AUX|data_out [1]),
	.datac(\AUX|data_out [0]),
	.datad(\AUX|data_out[6]~19_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~37 .lut_mask = 16'hD8AA;
defparam \AUX|data_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \AUX|data_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~37_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[0] .is_wysiwyg = "true";
defparam \AUX|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \ENTRADA~3 (
// Equation(s):
// \ENTRADA~3_combout  = (\PC|TRI_STATE_E~0_combout  & (\AUX|data_out [0])) # (!\PC|TRI_STATE_E~0_combout  & ((\PC|data_out [0])))

	.dataa(\AUX|data_out [0]),
	.datab(\PC|TRI_STATE_E~0_combout ),
	.datac(gnd),
	.datad(\PC|data_out [0]),
	.cin(gnd),
	.combout(\ENTRADA~3_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~3 .lut_mask = 16'hBB88;
defparam \ENTRADA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \inst|valor_interno[0] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~3_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[0] .is_wysiwyg = "true";
defparam \inst|valor_interno[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~39_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~39_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
cycloneive_lcell_comb \inst6|data[4]~36 (
// Equation(s):
// \inst6|data[4]~36_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a28~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~36 .lut_mask = 16'hC840;
defparam \inst6|data[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y1_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~39_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~39_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \inst6|data[4]~37 (
// Equation(s):
// \inst6|data[4]~37_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a44~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a36~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~37 .lut_mask = 16'h3120;
defparam \inst6|data[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \inst6|data[4]~38 (
// Equation(s):
// \inst6|data[4]~38_combout  = (\inst6|data[4]~en_q  & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((!\inst6|data[4]~37_combout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & (!\inst6|data[4]~36_combout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\inst6|data[4]~en_q ),
	.datac(\inst6|data[4]~36_combout ),
	.datad(\inst6|data[4]~37_combout ),
	.cin(gnd),
	.combout(\inst6|data[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~38 .lut_mask = 16'h048C;
defparam \inst6|data[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~39_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y2_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~39_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
cycloneive_lcell_comb \inst6|data[4]~34 (
// Equation(s):
// \inst6|data[4]~34_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a60~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a52~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~34 .lut_mask = 16'hC840;
defparam \inst6|data[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~39_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[4]~39_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240880;
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \inst6|data[4]~33 (
// Equation(s):
// \inst6|data[4]~33_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a12~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~33 .lut_mask = 16'h3120;
defparam \inst6|data[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \inst6|data[4]~35 (
// Equation(s):
// \inst6|data[4]~35_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & (\inst6|data[4]~34_combout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[4]~33_combout )))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst6|data[4]~34_combout ),
	.datad(\inst6|data[4]~33_combout ),
	.cin(gnd),
	.combout(\inst6|data[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~35 .lut_mask = 16'hF5A0;
defparam \inst6|data[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \inst6|data[4]~39 (
// Equation(s):
// \inst6|data[4]~39_combout  = (\inst6|data[4]~32_combout  & (((\inst6|data[4]~35_combout ) # (!\inst6|data[4]~38_combout )))) # (!\inst6|data[4]~32_combout  & (!\inst7|inst2|nRW~q  & ((\inst6|data[4]~35_combout ) # (!\inst6|data[4]~38_combout ))))

	.dataa(\inst6|data[4]~32_combout ),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst6|data[4]~38_combout ),
	.datad(\inst6|data[4]~35_combout ),
	.cin(gnd),
	.combout(\inst6|data[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[4]~39 .lut_mask = 16'hBB0B;
defparam \inst6|data[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \ACCB|C[4]~3 (
// Equation(s):
// \ACCB|C[4]~3_combout  = (((\inst7|inst2|nWB~q ) # (\ACCB|data_out [4])) # (!\inst7|inst2|EB [0])) # (!\inst7|inst2|EB [1])

	.dataa(\inst7|inst2|EB [1]),
	.datab(\inst7|inst2|EB [0]),
	.datac(\inst7|inst2|nWB~q ),
	.datad(\ACCB|data_out [4]),
	.cin(gnd),
	.combout(\ACCB|C[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|C[4]~3 .lut_mask = 16'hFFF7;
defparam \ACCB|C[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \ACCB|data_out[4]~3 (
// Equation(s):
// \ACCB|data_out[4]~3_combout  = (\inst7|inst2|EB [1] & (\ACCB|C[4]~3_combout )) # (!\inst7|inst2|EB [1] & ((\inst1|Yupa[4]~29_combout )))

	.dataa(\inst7|inst2|EB [1]),
	.datab(\ACCB|C[4]~3_combout ),
	.datac(gnd),
	.datad(\inst1|Yupa[4]~29_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[4]~3 .lut_mask = 16'hDD88;
defparam \ACCB|data_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \ACCB|data_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[4]~3_combout ),
	.asdata(\inst1|Yupa2[4]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EB [0]),
	.ena(\ACCB|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[4] .is_wysiwyg = "true";
defparam \ACCB|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \inst1|Yupa2[4]~19 (
// Equation(s):
// \inst1|Yupa2[4]~19_combout  = (\inst6|data[4]~39_combout  & (((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [4])))) # (!\inst6|data[4]~39_combout  & (!\bufferAlta|PortR~1_combout  & ((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [4]))))

	.dataa(\inst6|data[4]~39_combout ),
	.datab(\bufferAlta|PortR~1_combout ),
	.datac(\ACCB|B[7]~0_combout ),
	.datad(\ACCB|data_out [4]),
	.cin(gnd),
	.combout(\inst1|Yupa2[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[4]~19 .lut_mask = 16'hBBB0;
defparam \inst1|Yupa2[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \inst1|Yupa2[4]~18 (
// Equation(s):
// \inst1|Yupa2[4]~18_combout  = (\ACCA|data_out [4] & ((\AUX|data_out [12]) # ((\AUX|TRI_STATE_C~0_combout )))) # (!\ACCA|data_out [4] & (\ACCA|B[7]~0_combout  & ((\AUX|data_out [12]) # (\AUX|TRI_STATE_C~0_combout ))))

	.dataa(\ACCA|data_out [4]),
	.datab(\AUX|data_out [12]),
	.datac(\AUX|TRI_STATE_C~0_combout ),
	.datad(\ACCA|B[7]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[4]~18 .lut_mask = 16'hFCA8;
defparam \inst1|Yupa2[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \inst1|Yupa2[4]~20 (
// Equation(s):
// \inst1|Yupa2[4]~20_combout  = (\inst1|Yupa2[4]~19_combout  & (\inst1|Yupa2[4]~18_combout  & ((\inst1|Banderas [4]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst1|Yupa2[4]~19_combout ),
	.datab(\inst7|inst2|nDUPA~q ),
	.datac(\inst1|Yupa2[4]~18_combout ),
	.datad(\inst1|Banderas [4]),
	.cin(gnd),
	.combout(\inst1|Yupa2[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[4]~20 .lut_mask = 16'hA020;
defparam \inst1|Yupa2[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \inst1|Yupa2[4]~17 (
// Equation(s):
// \inst1|Yupa2[4]~17_combout  = (\Y|data_out [12] & ((\X|data_out [12]) # ((!\X|TRI_STATE_C~0_combout )))) # (!\Y|data_out [12] & (!\Y|TRI_STATE_C~0_combout  & ((\X|data_out [12]) # (!\X|TRI_STATE_C~0_combout ))))

	.dataa(\Y|data_out [12]),
	.datab(\X|data_out [12]),
	.datac(\Y|TRI_STATE_C~0_combout ),
	.datad(\X|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[4]~17 .lut_mask = 16'h8CAF;
defparam \inst1|Yupa2[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \inst1|Yupa2[4]~21 (
// Equation(s):
// \inst1|Yupa2[4]~21_combout  = ((\inst1|Yupa2[4]~20_combout  & \inst1|Yupa2[4]~17_combout )) # (!\inst1|Yupa2[7]~5_combout )

	.dataa(gnd),
	.datab(\inst1|Yupa2[4]~20_combout ),
	.datac(\inst1|Yupa2[7]~5_combout ),
	.datad(\inst1|Yupa2[4]~17_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[4]~21 .lut_mask = 16'hCF0F;
defparam \inst1|Yupa2[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \ACCA|data_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCA|data_out[4]~3_combout ),
	.asdata(\inst1|Yupa2[4]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EA [0]),
	.ena(\ACCA|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCA|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCA|data_out[4] .is_wysiwyg = "true";
defparam \ACCA|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \ACCA|C[4]~3 (
// Equation(s):
// \ACCA|C[4]~3_combout  = (\ACCA|data_out [4]) # ((\inst7|inst2|nWA~q ) # ((!\inst7|inst2|EA [1]) # (!\inst7|inst2|EA [0])))

	.dataa(\ACCA|data_out [4]),
	.datab(\inst7|inst2|nWA~q ),
	.datac(\inst7|inst2|EA [0]),
	.datad(\inst7|inst2|EA [1]),
	.cin(gnd),
	.combout(\ACCA|C[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|C[4]~3 .lut_mask = 16'hEFFF;
defparam \ACCA|C[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \inst1|Mux40~1 (
// Equation(s):
// \inst1|Mux40~1_combout  = (\inst1|Mux37~0_combout  & (((\ACCA|C[4]~3_combout ) # (\inst1|Mux37~1_combout )))) # (!\inst1|Mux37~0_combout  & (\inst1|Banderas [4] & ((!\inst1|Mux37~1_combout ))))

	.dataa(\inst1|Banderas [4]),
	.datab(\ACCA|C[4]~3_combout ),
	.datac(\inst1|Mux37~0_combout ),
	.datad(\inst1|Mux37~1_combout ),
	.cin(gnd),
	.combout(\inst1|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux40~1 .lut_mask = 16'hF0CA;
defparam \inst1|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \inst1|Mux40~0 (
// Equation(s):
// \inst1|Mux40~0_combout  = (\inst1|Yupa[7]~13_combout  & ((!\inst1|Yupa[4]~28_combout ) # (!\inst1|Yupa[4]~25_combout )))

	.dataa(\inst1|Yupa[7]~13_combout ),
	.datab(\inst1|Yupa[4]~25_combout ),
	.datac(gnd),
	.datad(\inst1|Yupa[4]~28_combout ),
	.cin(gnd),
	.combout(\inst1|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux40~0 .lut_mask = 16'h22AA;
defparam \inst1|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \inst1|Mux40~2 (
// Equation(s):
// \inst1|Mux40~2_combout  = (\inst1|Mux40~1_combout  & (((\ACCB|C[4]~3_combout )) # (!\inst1|Mux37~1_combout ))) # (!\inst1|Mux40~1_combout  & (\inst1|Mux37~1_combout  & ((!\inst1|Mux40~0_combout ))))

	.dataa(\inst1|Mux40~1_combout ),
	.datab(\inst1|Mux37~1_combout ),
	.datac(\ACCB|C[4]~3_combout ),
	.datad(\inst1|Mux40~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux40~2 .lut_mask = 16'hA2E6;
defparam \inst1|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \inst1|Mux40~3 (
// Equation(s):
// \inst1|Mux40~3_combout  = (\inst1|Mux40~2_combout  & ((\inst1|Mux36~0_combout ) # ((\inst1|Yupa2[4]~21_combout  & \inst1|Mux37~3_combout )))) # (!\inst1|Mux40~2_combout  & (((\inst1|Yupa2[4]~21_combout  & \inst1|Mux37~3_combout ))))

	.dataa(\inst1|Mux40~2_combout ),
	.datab(\inst1|Mux36~0_combout ),
	.datac(\inst1|Yupa2[4]~21_combout ),
	.datad(\inst1|Mux37~3_combout ),
	.cin(gnd),
	.combout(\inst1|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux40~3 .lut_mask = 16'hF888;
defparam \inst1|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \inst1|R[4] (
// Equation(s):
// \inst1|R [4] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|R [4])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux40~3_combout )))

	.dataa(gnd),
	.datab(\inst1|R [4]),
	.datac(\inst1|Mux28~0clkctrl_outclk ),
	.datad(\inst1|Mux40~3_combout ),
	.cin(gnd),
	.combout(\inst1|R [4]),
	.cout());
// synopsys translate_off
defparam \inst1|R[4] .lut_mask = 16'hCFC0;
defparam \inst1|R[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \inst1|Mux32~0 (
// Equation(s):
// \inst1|Mux32~0_combout  = (\ACCA|C[4]~3_combout  & ((\inst1|Mux27~0_combout ) # ((\inst1|Banderas [4] & \inst1|Mux35~0_combout )))) # (!\ACCA|C[4]~3_combout  & (\inst1|Banderas [4] & (\inst1|Mux35~0_combout )))

	.dataa(\ACCA|C[4]~3_combout ),
	.datab(\inst1|Banderas [4]),
	.datac(\inst1|Mux35~0_combout ),
	.datad(\inst1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux32~0 .lut_mask = 16'hEAC0;
defparam \inst1|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \inst1|Mux32~1 (
// Equation(s):
// \inst1|Mux32~1_combout  = (\inst1|Mux27~1_combout  & ((\ACCB|C[4]~3_combout ))) # (!\inst1|Mux27~1_combout  & (\inst1|Mux32~0_combout ))

	.dataa(gnd),
	.datab(\inst1|Mux32~0_combout ),
	.datac(\inst1|Mux27~1_combout ),
	.datad(\ACCB|C[4]~3_combout ),
	.cin(gnd),
	.combout(\inst1|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux32~1 .lut_mask = 16'hFC0C;
defparam \inst1|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \inst1|S[4] (
// Equation(s):
// \inst1|S [4] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|S [4])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux32~1_combout )))

	.dataa(gnd),
	.datab(\inst1|S [4]),
	.datac(\inst1|Mux32~1_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|S [4]),
	.cout());
// synopsys translate_off
defparam \inst1|S[4] .lut_mask = 16'hCCF0;
defparam \inst1|S[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \inst1|Add0~6 (
// Equation(s):
// \inst1|Add0~6_combout  = \inst7|inst2|UPA [4] $ (\inst1|S [4])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|S [4]),
	.cin(gnd),
	.combout(\inst1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~6 .lut_mask = 16'h55AA;
defparam \inst1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \inst1|Add0~7 (
// Equation(s):
// \inst1|Add0~7_combout  = \inst7|inst2|UPA [4] $ (\inst1|R [4])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|R [4]),
	.cin(gnd),
	.combout(\inst1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~7 .lut_mask = 16'h55AA;
defparam \inst1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \inst1|Add0~27 (
// Equation(s):
// \inst1|Add0~27_combout  = (\inst1|Add0~6_combout  & ((\inst1|Add0~7_combout  & (\inst1|Add0~26  & VCC)) # (!\inst1|Add0~7_combout  & (!\inst1|Add0~26 )))) # (!\inst1|Add0~6_combout  & ((\inst1|Add0~7_combout  & (!\inst1|Add0~26 )) # 
// (!\inst1|Add0~7_combout  & ((\inst1|Add0~26 ) # (GND)))))
// \inst1|Add0~28  = CARRY((\inst1|Add0~6_combout  & (!\inst1|Add0~7_combout  & !\inst1|Add0~26 )) # (!\inst1|Add0~6_combout  & ((!\inst1|Add0~26 ) # (!\inst1|Add0~7_combout ))))

	.dataa(\inst1|Add0~6_combout ),
	.datab(\inst1|Add0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~26 ),
	.combout(\inst1|Add0~27_combout ),
	.cout(\inst1|Add0~28 ));
// synopsys translate_off
defparam \inst1|Add0~27 .lut_mask = 16'h9617;
defparam \inst1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \inst1|Add0~38 (
// Equation(s):
// \inst1|Add0~38_combout  = (\inst7|inst2|UPA [4] & ((\inst1|R [4]) # ((\inst1|S [4])))) # (!\inst7|inst2|UPA [4] & (((\inst1|Add0~27_combout ))))

	.dataa(\inst1|R [4]),
	.datab(\inst7|inst2|UPA [4]),
	.datac(\inst1|S [4]),
	.datad(\inst1|Add0~27_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~38 .lut_mask = 16'hFBC8;
defparam \inst1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \inst1|Banderas[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Banderas [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Banderas[4] .is_wysiwyg = "true";
defparam \inst1|Banderas[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \inst1|Yupa[4]~27 (
// Equation(s):
// \inst1|Yupa[4]~27_combout  = (\ACCB|data_out [4] & ((\inst6|data[4]~39_combout ) # ((!\bufferAlta|PortR~0_combout )))) # (!\ACCB|data_out [4] & (!\ACCB|TRI_STATE~0_combout  & ((\inst6|data[4]~39_combout ) # (!\bufferAlta|PortR~0_combout ))))

	.dataa(\ACCB|data_out [4]),
	.datab(\inst6|data[4]~39_combout ),
	.datac(\ACCB|TRI_STATE~0_combout ),
	.datad(\bufferAlta|PortR~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[4]~27 .lut_mask = 16'h8CAF;
defparam \inst1|Yupa[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \inst1|Yupa[4]~26 (
// Equation(s):
// \inst1|Yupa[4]~26_combout  = (\AUX|data_out [4] & (((\ACCA|data_out [4])) # (!\ACCA|TRI_STATE~0_combout ))) # (!\AUX|data_out [4] & (\AUX|TRI_STATE_D~0_combout  & ((\ACCA|data_out [4]) # (!\ACCA|TRI_STATE~0_combout ))))

	.dataa(\AUX|data_out [4]),
	.datab(\ACCA|TRI_STATE~0_combout ),
	.datac(\AUX|TRI_STATE_D~0_combout ),
	.datad(\ACCA|data_out [4]),
	.cin(gnd),
	.combout(\inst1|Yupa[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[4]~26 .lut_mask = 16'hFA32;
defparam \inst1|Yupa[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \inst1|Yupa[4]~28 (
// Equation(s):
// \inst1|Yupa[4]~28_combout  = (\inst1|Yupa[4]~27_combout  & (\inst1|Yupa[4]~26_combout  & ((\inst1|Banderas [4]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\inst1|Banderas [4]),
	.datac(\inst1|Yupa[4]~27_combout ),
	.datad(\inst1|Yupa[4]~26_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[4]~28 .lut_mask = 16'hD000;
defparam \inst1|Yupa[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \inst1|Yupa[4]~29 (
// Equation(s):
// \inst1|Yupa[4]~29_combout  = ((\inst1|Yupa[4]~28_combout  & \inst1|Yupa[4]~25_combout )) # (!\inst1|Yupa[7]~13_combout )

	.dataa(\inst1|Yupa[4]~28_combout ),
	.datab(gnd),
	.datac(\inst1|Yupa[4]~25_combout ),
	.datad(\inst1|Yupa[7]~13_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[4]~29 .lut_mask = 16'hA0FF;
defparam \inst1|Yupa[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \PC|Add0~8 (
// Equation(s):
// \PC|Add0~8_combout  = ((\PC|data_out [4] $ (\PC|Equal7~0_combout  $ (\PC|Add0~7 )))) # (GND)
// \PC|Add0~9  = CARRY((\PC|data_out [4] & ((!\PC|Add0~7 ) # (!\PC|Equal7~0_combout ))) # (!\PC|data_out [4] & (!\PC|Equal7~0_combout  & !\PC|Add0~7 )))

	.dataa(\PC|data_out [4]),
	.datab(\PC|Equal7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~7 ),
	.combout(\PC|Add0~8_combout ),
	.cout(\PC|Add0~9 ));
// synopsys translate_off
defparam \PC|Add0~8 .lut_mask = 16'h962B;
defparam \PC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \PC|data_out~11 (
// Equation(s):
// \PC|data_out~11_combout  = (\inst7|inst2|PC [2] & ((\inst7|inst2|PC [0] & (\inst1|Yupa[4]~29_combout )) # (!\inst7|inst2|PC [0] & ((\PC|Add0~8_combout ))))) # (!\inst7|inst2|PC [2] & (((\PC|Add0~8_combout ))))

	.dataa(\inst7|inst2|PC [2]),
	.datab(\inst7|inst2|PC [0]),
	.datac(\inst1|Yupa[4]~29_combout ),
	.datad(\PC|Add0~8_combout ),
	.cin(gnd),
	.combout(\PC|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out~11 .lut_mask = 16'hF780;
defparam \PC|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N27
dffeas \PC|data_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out~11_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[4] .is_wysiwyg = "true";
defparam \PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \PC|Add0~10 (
// Equation(s):
// \PC|Add0~10_combout  = (\PC|data_out [5] & ((\PC|Equal7~0_combout  & (!\PC|Add0~9 )) # (!\PC|Equal7~0_combout  & (\PC|Add0~9  & VCC)))) # (!\PC|data_out [5] & ((\PC|Equal7~0_combout  & ((\PC|Add0~9 ) # (GND))) # (!\PC|Equal7~0_combout  & (!\PC|Add0~9 ))))
// \PC|Add0~11  = CARRY((\PC|data_out [5] & (\PC|Equal7~0_combout  & !\PC|Add0~9 )) # (!\PC|data_out [5] & ((\PC|Equal7~0_combout ) # (!\PC|Add0~9 ))))

	.dataa(\PC|data_out [5]),
	.datab(\PC|Equal7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~9 ),
	.combout(\PC|Add0~10_combout ),
	.cout(\PC|Add0~11 ));
// synopsys translate_off
defparam \PC|Add0~10 .lut_mask = 16'h694D;
defparam \PC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \PC|data_out~10 (
// Equation(s):
// \PC|data_out~10_combout  = (\inst7|inst2|PC [2] & ((\inst7|inst2|PC [0] & ((\inst1|Yupa[5]~24_combout ))) # (!\inst7|inst2|PC [0] & (\PC|Add0~10_combout )))) # (!\inst7|inst2|PC [2] & (\PC|Add0~10_combout ))

	.dataa(\PC|Add0~10_combout ),
	.datab(\inst7|inst2|PC [2]),
	.datac(\inst7|inst2|PC [0]),
	.datad(\inst1|Yupa[5]~24_combout ),
	.cin(gnd),
	.combout(\PC|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out~10 .lut_mask = 16'hEA2A;
defparam \PC|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \PC|data_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out~10_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[5] .is_wysiwyg = "true";
defparam \PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \PC|Add0~12 (
// Equation(s):
// \PC|Add0~12_combout  = ((\PC|data_out [6] $ (\PC|Equal7~0_combout  $ (\PC|Add0~11 )))) # (GND)
// \PC|Add0~13  = CARRY((\PC|data_out [6] & ((!\PC|Add0~11 ) # (!\PC|Equal7~0_combout ))) # (!\PC|data_out [6] & (!\PC|Equal7~0_combout  & !\PC|Add0~11 )))

	.dataa(\PC|data_out [6]),
	.datab(\PC|Equal7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~11 ),
	.combout(\PC|Add0~12_combout ),
	.cout(\PC|Add0~13 ));
// synopsys translate_off
defparam \PC|Add0~12 .lut_mask = 16'h962B;
defparam \PC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \PC|data_out~9 (
// Equation(s):
// \PC|data_out~9_combout  = (\inst7|inst2|PC [2] & ((\inst7|inst2|PC [0] & ((\inst1|Yupa[6]~19_combout ))) # (!\inst7|inst2|PC [0] & (\PC|Add0~12_combout )))) # (!\inst7|inst2|PC [2] & (\PC|Add0~12_combout ))

	.dataa(\PC|Add0~12_combout ),
	.datab(\inst7|inst2|PC [2]),
	.datac(\inst7|inst2|PC [0]),
	.datad(\inst1|Yupa[6]~19_combout ),
	.cin(gnd),
	.combout(\PC|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out~9 .lut_mask = 16'hEA2A;
defparam \PC|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \PC|data_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out~9_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[6] .is_wysiwyg = "true";
defparam \PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \PC|Add0~14 (
// Equation(s):
// \PC|Add0~14_combout  = (\PC|Equal7~0_combout  & ((\PC|data_out [7] & (!\PC|Add0~13 )) # (!\PC|data_out [7] & ((\PC|Add0~13 ) # (GND))))) # (!\PC|Equal7~0_combout  & ((\PC|data_out [7] & (\PC|Add0~13  & VCC)) # (!\PC|data_out [7] & (!\PC|Add0~13 ))))
// \PC|Add0~15  = CARRY((\PC|Equal7~0_combout  & ((!\PC|Add0~13 ) # (!\PC|data_out [7]))) # (!\PC|Equal7~0_combout  & (!\PC|data_out [7] & !\PC|Add0~13 )))

	.dataa(\PC|Equal7~0_combout ),
	.datab(\PC|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~13 ),
	.combout(\PC|Add0~14_combout ),
	.cout(\PC|Add0~15 ));
// synopsys translate_off
defparam \PC|Add0~14 .lut_mask = 16'h692B;
defparam \PC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \PC|data_out~8 (
// Equation(s):
// \PC|data_out~8_combout  = (\inst7|inst2|PC [0] & ((\inst7|inst2|PC [2] & ((\inst1|Yupa[7]~14_combout ))) # (!\inst7|inst2|PC [2] & (\PC|Add0~14_combout )))) # (!\inst7|inst2|PC [0] & (\PC|Add0~14_combout ))

	.dataa(\PC|Add0~14_combout ),
	.datab(\inst7|inst2|PC [0]),
	.datac(\inst7|inst2|PC [2]),
	.datad(\inst1|Yupa[7]~14_combout ),
	.cin(gnd),
	.combout(\PC|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out~8 .lut_mask = 16'hEA2A;
defparam \PC|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \PC|data_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out~8_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|PC [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[7] .is_wysiwyg = "true";
defparam \PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \PC|Add0~16 (
// Equation(s):
// \PC|Add0~16_combout  = ((\PC|data_out [8] $ (\PC|Equal7~0_combout  $ (\PC|Add0~15 )))) # (GND)
// \PC|Add0~17  = CARRY((\PC|data_out [8] & ((!\PC|Add0~15 ) # (!\PC|Equal7~0_combout ))) # (!\PC|data_out [8] & (!\PC|Equal7~0_combout  & !\PC|Add0~15 )))

	.dataa(\PC|data_out [8]),
	.datab(\PC|Equal7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~15 ),
	.combout(\PC|Add0~16_combout ),
	.cout(\PC|Add0~17 ));
// synopsys translate_off
defparam \PC|Add0~16 .lut_mask = 16'h962B;
defparam \PC|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \PC|data_out[8]~7 (
// Equation(s):
// \PC|data_out[8]~7_combout  = (\inst7|inst2|PC [0] & ((\PC|Add0~16_combout ))) # (!\inst7|inst2|PC [0] & (\PC|data_out [8]))

	.dataa(gnd),
	.datab(\inst7|inst2|PC [0]),
	.datac(\PC|data_out [8]),
	.datad(\PC|Add0~16_combout ),
	.cin(gnd),
	.combout(\PC|data_out[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[8]~7 .lut_mask = 16'hFC30;
defparam \PC|data_out[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \PC|data_out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[8]~7_combout ),
	.asdata(\inst1|Yupa2[0]~41_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst2|PC [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[8] .is_wysiwyg = "true";
defparam \PC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \PC|Add0~18 (
// Equation(s):
// \PC|Add0~18_combout  = (\PC|Equal7~0_combout  & ((\PC|data_out [9] & (!\PC|Add0~17 )) # (!\PC|data_out [9] & ((\PC|Add0~17 ) # (GND))))) # (!\PC|Equal7~0_combout  & ((\PC|data_out [9] & (\PC|Add0~17  & VCC)) # (!\PC|data_out [9] & (!\PC|Add0~17 ))))
// \PC|Add0~19  = CARRY((\PC|Equal7~0_combout  & ((!\PC|Add0~17 ) # (!\PC|data_out [9]))) # (!\PC|Equal7~0_combout  & (!\PC|data_out [9] & !\PC|Add0~17 )))

	.dataa(\PC|Equal7~0_combout ),
	.datab(\PC|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~17 ),
	.combout(\PC|Add0~18_combout ),
	.cout(\PC|Add0~19 ));
// synopsys translate_off
defparam \PC|Add0~18 .lut_mask = 16'h692B;
defparam \PC|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \PC|data_out[9]~6 (
// Equation(s):
// \PC|data_out[9]~6_combout  = (\inst7|inst2|PC [0] & (\PC|Add0~18_combout )) # (!\inst7|inst2|PC [0] & ((\PC|data_out [9])))

	.dataa(gnd),
	.datab(\PC|Add0~18_combout ),
	.datac(\PC|data_out [9]),
	.datad(\inst7|inst2|PC [0]),
	.cin(gnd),
	.combout(\PC|data_out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[9]~6 .lut_mask = 16'hCCF0;
defparam \PC|data_out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \PC|data_out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[9]~6_combout ),
	.asdata(\inst1|Yupa2[1]~36_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst2|PC [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[9] .is_wysiwyg = "true";
defparam \PC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \PC|Add0~20 (
// Equation(s):
// \PC|Add0~20_combout  = ((\PC|Equal7~0_combout  $ (\PC|data_out [10] $ (\PC|Add0~19 )))) # (GND)
// \PC|Add0~21  = CARRY((\PC|Equal7~0_combout  & (\PC|data_out [10] & !\PC|Add0~19 )) # (!\PC|Equal7~0_combout  & ((\PC|data_out [10]) # (!\PC|Add0~19 ))))

	.dataa(\PC|Equal7~0_combout ),
	.datab(\PC|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~19 ),
	.combout(\PC|Add0~20_combout ),
	.cout(\PC|Add0~21 ));
// synopsys translate_off
defparam \PC|Add0~20 .lut_mask = 16'h964D;
defparam \PC|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \PC|data_out[10]~5 (
// Equation(s):
// \PC|data_out[10]~5_combout  = (\inst7|inst2|PC [0] & ((\PC|Add0~20_combout ))) # (!\inst7|inst2|PC [0] & (\PC|data_out [10]))

	.dataa(gnd),
	.datab(\inst7|inst2|PC [0]),
	.datac(\PC|data_out [10]),
	.datad(\PC|Add0~20_combout ),
	.cin(gnd),
	.combout(\PC|data_out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[10]~5 .lut_mask = 16'hFC30;
defparam \PC|data_out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \PC|data_out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[10]~5_combout ),
	.asdata(\inst1|Yupa2[2]~31_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst2|PC [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[10] .is_wysiwyg = "true";
defparam \PC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \PC|Add0~22 (
// Equation(s):
// \PC|Add0~22_combout  = (\PC|Equal7~0_combout  & ((\PC|data_out [11] & (!\PC|Add0~21 )) # (!\PC|data_out [11] & ((\PC|Add0~21 ) # (GND))))) # (!\PC|Equal7~0_combout  & ((\PC|data_out [11] & (\PC|Add0~21  & VCC)) # (!\PC|data_out [11] & (!\PC|Add0~21 ))))
// \PC|Add0~23  = CARRY((\PC|Equal7~0_combout  & ((!\PC|Add0~21 ) # (!\PC|data_out [11]))) # (!\PC|Equal7~0_combout  & (!\PC|data_out [11] & !\PC|Add0~21 )))

	.dataa(\PC|Equal7~0_combout ),
	.datab(\PC|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~21 ),
	.combout(\PC|Add0~22_combout ),
	.cout(\PC|Add0~23 ));
// synopsys translate_off
defparam \PC|Add0~22 .lut_mask = 16'h692B;
defparam \PC|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \PC|data_out[11]~4 (
// Equation(s):
// \PC|data_out[11]~4_combout  = (\inst7|inst2|PC [0] & (\PC|Add0~22_combout )) # (!\inst7|inst2|PC [0] & ((\PC|data_out [11])))

	.dataa(\inst7|inst2|PC [0]),
	.datab(\PC|Add0~22_combout ),
	.datac(\PC|data_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC|data_out[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[11]~4 .lut_mask = 16'hD8D8;
defparam \PC|data_out[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \PC|data_out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[11]~4_combout ),
	.asdata(\inst1|Yupa2[3]~26_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst2|PC [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[11] .is_wysiwyg = "true";
defparam \PC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \PC|Add0~24 (
// Equation(s):
// \PC|Add0~24_combout  = ((\PC|Equal7~0_combout  $ (\PC|data_out [12] $ (\PC|Add0~23 )))) # (GND)
// \PC|Add0~25  = CARRY((\PC|Equal7~0_combout  & (\PC|data_out [12] & !\PC|Add0~23 )) # (!\PC|Equal7~0_combout  & ((\PC|data_out [12]) # (!\PC|Add0~23 ))))

	.dataa(\PC|Equal7~0_combout ),
	.datab(\PC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|Add0~23 ),
	.combout(\PC|Add0~24_combout ),
	.cout(\PC|Add0~25 ));
// synopsys translate_off
defparam \PC|Add0~24 .lut_mask = 16'h964D;
defparam \PC|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \PC|data_out[12]~3 (
// Equation(s):
// \PC|data_out[12]~3_combout  = (\inst7|inst2|PC [0] & ((\PC|Add0~24_combout ))) # (!\inst7|inst2|PC [0] & (\PC|data_out [12]))

	.dataa(gnd),
	.datab(\inst7|inst2|PC [0]),
	.datac(\PC|data_out [12]),
	.datad(\PC|Add0~24_combout ),
	.cin(gnd),
	.combout(\PC|data_out[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[12]~3 .lut_mask = 16'hFC30;
defparam \PC|data_out[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \PC|data_out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[12]~3_combout ),
	.asdata(\inst1|Yupa2[4]~21_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst2|PC [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[12] .is_wysiwyg = "true";
defparam \PC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \PC|data_out[13]~2 (
// Equation(s):
// \PC|data_out[13]~2_combout  = (\inst7|inst2|PC [0] & ((\PC|Add0~26_combout ))) # (!\inst7|inst2|PC [0] & (\PC|data_out [13]))

	.dataa(gnd),
	.datab(\inst7|inst2|PC [0]),
	.datac(\PC|data_out [13]),
	.datad(\PC|Add0~26_combout ),
	.cin(gnd),
	.combout(\PC|data_out[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|data_out[13]~2 .lut_mask = 16'hFC30;
defparam \PC|data_out[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \PC|data_out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC|data_out[13]~2_combout ),
	.asdata(\inst1|Yupa2[5]~16_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|inst2|PC [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|data_out[13] .is_wysiwyg = "true";
defparam \PC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \ENTRADA~0 (
// Equation(s):
// \ENTRADA~0_combout  = (\PC|TRI_STATE_E~0_combout  & (\AUX|data_out [13])) # (!\PC|TRI_STATE_E~0_combout  & ((\PC|data_out [13])))

	.dataa(\AUX|data_out [13]),
	.datab(gnd),
	.datac(\PC|data_out [13]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~0_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~0 .lut_mask = 16'hAAF0;
defparam \ENTRADA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \inst|valor_interno[13] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[13] .is_wysiwyg = "true";
defparam \inst|valor_interno[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \inst6|mem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|valor_interno [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst6|mem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~23_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~23_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cycloneive_lcell_comb \inst6|data[6]~19 (
// Equation(s):
// \inst6|data[6]~19_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a46~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a38~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~19 .lut_mask = 16'h5140;
defparam \inst6|data[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~23_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~23_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cycloneive_lcell_comb \inst6|data[6]~20 (
// Equation(s):
// \inst6|data[6]~20_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a62~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a54~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~20 .lut_mask = 16'hA280;
defparam \inst6|data[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \inst6|data[6]~enfeeder (
// Equation(s):
// \inst6|data[6]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[6]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst6|data[6]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \inst6|data[6]~en (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|data[6]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|MEM_READ~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|data[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|data[6]~en .is_wysiwyg = "true";
defparam \inst6|data[6]~en .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~23_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~23_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cycloneive_lcell_comb \inst6|data[6]~17 (
// Equation(s):
// \inst6|data[6]~17_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a30~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~17 .lut_mask = 16'hE020;
defparam \inst6|data[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~23_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[6]~23_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000290114;
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cycloneive_lcell_comb \inst6|data[6]~16 (
// Equation(s):
// \inst6|data[6]~16_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a14~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~16 .lut_mask = 16'h5140;
defparam \inst6|data[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cycloneive_lcell_comb \inst6|data[6]~18 (
// Equation(s):
// \inst6|data[6]~18_combout  = ((!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[6]~17_combout ) # (\inst6|data[6]~16_combout )))) # (!\inst6|data[6]~en_q )

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\inst6|data[6]~en_q ),
	.datac(\inst6|data[6]~17_combout ),
	.datad(\inst6|data[6]~16_combout ),
	.cin(gnd),
	.combout(\inst6|data[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~18 .lut_mask = 16'h7773;
defparam \inst6|data[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneive_lcell_comb \inst6|data[6]~21 (
// Equation(s):
// \inst6|data[6]~21_combout  = (\inst6|data[6]~18_combout ) # ((\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[6]~19_combout ) # (\inst6|data[6]~20_combout ))))

	.dataa(\inst6|data[6]~19_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\inst6|data[6]~20_combout ),
	.datad(\inst6|data[6]~18_combout ),
	.cin(gnd),
	.combout(\inst6|data[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~21 .lut_mask = 16'hFFC8;
defparam \inst6|data[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cycloneive_lcell_comb \inst6|data[6]~22 (
// Equation(s):
// \inst6|data[6]~22_combout  = (\inst6|data[6]~21_combout  & ((\inst1|Yupa2[6]~11_combout ) # ((!\inst7|inst2|nRW~q ) # (!\inst7|inst2|BD~q ))))

	.dataa(\inst1|Yupa2[6]~11_combout ),
	.datab(\inst7|inst2|BD~q ),
	.datac(\inst7|inst2|nRW~q ),
	.datad(\inst6|data[6]~21_combout ),
	.cin(gnd),
	.combout(\inst6|data[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~22 .lut_mask = 16'hBF00;
defparam \inst6|data[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cycloneive_lcell_comb \inst6|data[6]~23 (
// Equation(s):
// \inst6|data[6]~23_combout  = (\inst6|data[6]~22_combout  & ((\inst1|Yupa[6]~19_combout ) # ((\inst7|inst2|BD~q ) # (!\inst7|inst2|nRW~q ))))

	.dataa(\inst1|Yupa[6]~19_combout ),
	.datab(\inst6|data[6]~22_combout ),
	.datac(\inst7|inst2|nRW~q ),
	.datad(\inst7|inst2|BD~q ),
	.cin(gnd),
	.combout(\inst6|data[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[6]~23 .lut_mask = 16'hCC8C;
defparam \inst6|data[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \ACCB|C[6]~1 (
// Equation(s):
// \ACCB|C[6]~1_combout  = (((\inst7|inst2|nWB~q ) # (\ACCB|data_out [6])) # (!\inst7|inst2|EB [0])) # (!\inst7|inst2|EB [1])

	.dataa(\inst7|inst2|EB [1]),
	.datab(\inst7|inst2|EB [0]),
	.datac(\inst7|inst2|nWB~q ),
	.datad(\ACCB|data_out [6]),
	.cin(gnd),
	.combout(\ACCB|C[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|C[6]~1 .lut_mask = 16'hFFF7;
defparam \ACCB|C[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \ACCB|data_out[6]~1 (
// Equation(s):
// \ACCB|data_out[6]~1_combout  = (\inst7|inst2|EB [1] & (\ACCB|C[6]~1_combout )) # (!\inst7|inst2|EB [1] & ((\inst1|Yupa[6]~19_combout )))

	.dataa(\inst7|inst2|EB [1]),
	.datab(\ACCB|C[6]~1_combout ),
	.datac(gnd),
	.datad(\inst1|Yupa[6]~19_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[6]~1 .lut_mask = 16'hDD88;
defparam \ACCB|data_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \ACCB|data_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[6]~1_combout ),
	.asdata(\inst1|Yupa2[6]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EB [0]),
	.ena(\ACCB|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[6] .is_wysiwyg = "true";
defparam \ACCB|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \inst1|Yupa2[6]~9 (
// Equation(s):
// \inst1|Yupa2[6]~9_combout  = (\inst6|data[6]~23_combout  & ((\ACCB|B[7]~0_combout ) # ((\ACCB|data_out [6])))) # (!\inst6|data[6]~23_combout  & (!\bufferAlta|PortR~1_combout  & ((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [6]))))

	.dataa(\inst6|data[6]~23_combout ),
	.datab(\ACCB|B[7]~0_combout ),
	.datac(\ACCB|data_out [6]),
	.datad(\bufferAlta|PortR~1_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[6]~9 .lut_mask = 16'hA8FC;
defparam \inst1|Yupa2[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \ACCA|C[6]~1 (
// Equation(s):
// \ACCA|C[6]~1_combout  = (\ACCA|data_out [6]) # ((\inst7|inst2|nWA~q ) # ((!\inst7|inst2|EA [1]) # (!\inst7|inst2|EA [0])))

	.dataa(\ACCA|data_out [6]),
	.datab(\inst7|inst2|nWA~q ),
	.datac(\inst7|inst2|EA [0]),
	.datad(\inst7|inst2|EA [1]),
	.cin(gnd),
	.combout(\ACCA|C[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|C[6]~1 .lut_mask = 16'hEFFF;
defparam \ACCA|C[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \ACCA|data_out[6]~1 (
// Equation(s):
// \ACCA|data_out[6]~1_combout  = (\inst7|inst2|EA [1] & ((\ACCA|C[6]~1_combout ))) # (!\inst7|inst2|EA [1] & (\inst1|Yupa[6]~19_combout ))

	.dataa(\inst7|inst2|EA [1]),
	.datab(\inst1|Yupa[6]~19_combout ),
	.datac(gnd),
	.datad(\ACCA|C[6]~1_combout ),
	.cin(gnd),
	.combout(\ACCA|data_out[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[6]~1 .lut_mask = 16'hEE44;
defparam \ACCA|data_out[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \ACCA|data_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCA|data_out[6]~1_combout ),
	.asdata(\inst1|Yupa2[6]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EA [0]),
	.ena(\ACCA|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCA|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCA|data_out[6] .is_wysiwyg = "true";
defparam \ACCA|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \inst1|Yupa2[6]~8 (
// Equation(s):
// \inst1|Yupa2[6]~8_combout  = (\ACCA|data_out [6] & ((\AUX|TRI_STATE_C~0_combout ) # ((\AUX|data_out [14])))) # (!\ACCA|data_out [6] & (\ACCA|B[7]~0_combout  & ((\AUX|TRI_STATE_C~0_combout ) # (\AUX|data_out [14]))))

	.dataa(\ACCA|data_out [6]),
	.datab(\AUX|TRI_STATE_C~0_combout ),
	.datac(\AUX|data_out [14]),
	.datad(\ACCA|B[7]~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[6]~8 .lut_mask = 16'hFCA8;
defparam \inst1|Yupa2[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \inst1|Yupa2[6]~10 (
// Equation(s):
// \inst1|Yupa2[6]~10_combout  = (\inst1|Yupa2[6]~9_combout  & (\inst1|Yupa2[6]~8_combout  & ((\inst1|Q [6]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\inst1|Yupa2[6]~9_combout ),
	.datac(\inst1|Q [6]),
	.datad(\inst1|Yupa2[6]~8_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[6]~10 .lut_mask = 16'hC400;
defparam \inst1|Yupa2[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \inst1|Yupa2[6]~7 (
// Equation(s):
// \inst1|Yupa2[6]~7_combout  = (\X|data_out [14] & ((\Y|data_out [14]) # ((!\Y|TRI_STATE_C~0_combout )))) # (!\X|data_out [14] & (!\X|TRI_STATE_C~0_combout  & ((\Y|data_out [14]) # (!\Y|TRI_STATE_C~0_combout ))))

	.dataa(\X|data_out [14]),
	.datab(\Y|data_out [14]),
	.datac(\Y|TRI_STATE_C~0_combout ),
	.datad(\X|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[6]~7 .lut_mask = 16'h8ACF;
defparam \inst1|Yupa2[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \inst1|Yupa2[6]~11 (
// Equation(s):
// \inst1|Yupa2[6]~11_combout  = ((\inst1|Yupa2[6]~10_combout  & \inst1|Yupa2[6]~7_combout )) # (!\inst1|Yupa2[7]~5_combout )

	.dataa(\inst1|Yupa2[6]~10_combout ),
	.datab(gnd),
	.datac(\inst1|Yupa2[7]~5_combout ),
	.datad(\inst1|Yupa2[6]~7_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[6]~11 .lut_mask = 16'hAF0F;
defparam \inst1|Yupa2[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \inst1|Mux42~0 (
// Equation(s):
// \inst1|Mux42~0_combout  = (\inst1|Mux37~1_combout  & (((\inst1|Mux37~0_combout )))) # (!\inst1|Mux37~1_combout  & ((\inst1|Mux37~0_combout  & (\ACCA|C[6]~1_combout )) # (!\inst1|Mux37~0_combout  & ((\inst1|Q [6])))))

	.dataa(\ACCA|C[6]~1_combout ),
	.datab(\inst1|Q [6]),
	.datac(\inst1|Mux37~1_combout ),
	.datad(\inst1|Mux37~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux42~0 .lut_mask = 16'hFA0C;
defparam \inst1|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \inst1|Mux42~1 (
// Equation(s):
// \inst1|Mux42~1_combout  = (\inst1|Mux37~1_combout  & ((\inst1|Mux42~0_combout  & (\ACCB|C[6]~1_combout )) # (!\inst1|Mux42~0_combout  & ((\inst1|Yupa[6]~19_combout ))))) # (!\inst1|Mux37~1_combout  & (\inst1|Mux42~0_combout ))

	.dataa(\inst1|Mux37~1_combout ),
	.datab(\inst1|Mux42~0_combout ),
	.datac(\ACCB|C[6]~1_combout ),
	.datad(\inst1|Yupa[6]~19_combout ),
	.cin(gnd),
	.combout(\inst1|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux42~1 .lut_mask = 16'hE6C4;
defparam \inst1|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \inst1|Mux42~2 (
// Equation(s):
// \inst1|Mux42~2_combout  = (\inst1|Yupa2[6]~11_combout  & ((\inst1|Mux37~3_combout ) # ((\inst1|Mux36~0_combout  & \inst1|Mux42~1_combout )))) # (!\inst1|Yupa2[6]~11_combout  & (\inst1|Mux36~0_combout  & (\inst1|Mux42~1_combout )))

	.dataa(\inst1|Yupa2[6]~11_combout ),
	.datab(\inst1|Mux36~0_combout ),
	.datac(\inst1|Mux42~1_combout ),
	.datad(\inst1|Mux37~3_combout ),
	.cin(gnd),
	.combout(\inst1|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux42~2 .lut_mask = 16'hEAC0;
defparam \inst1|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \inst1|R[6] (
// Equation(s):
// \inst1|R [6] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|R [6])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux42~2_combout )))

	.dataa(\inst1|R [6]),
	.datab(gnd),
	.datac(\inst1|Mux42~2_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|R [6]),
	.cout());
// synopsys translate_off
defparam \inst1|R[6] .lut_mask = 16'hAAF0;
defparam \inst1|R[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \inst1|Add0~3 (
// Equation(s):
// \inst1|Add0~3_combout  = \inst7|inst2|UPA [4] $ (\inst1|R [6])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|R [6]),
	.cin(gnd),
	.combout(\inst1|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~3 .lut_mask = 16'h55AA;
defparam \inst1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \inst1|Add0~5 (
// Equation(s):
// \inst1|Add0~5_combout  = \inst7|inst2|UPA [4] $ (\inst1|R [5])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|R [5]),
	.cin(gnd),
	.combout(\inst1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~5 .lut_mask = 16'h55AA;
defparam \inst1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \ACCB|data_out[5]~2 (
// Equation(s):
// \ACCB|data_out[5]~2_combout  = (\inst7|inst2|EB [1] & (\ACCB|C[5]~2_combout )) # (!\inst7|inst2|EB [1] & ((\inst1|Yupa[5]~24_combout )))

	.dataa(\ACCB|C[5]~2_combout ),
	.datab(\inst7|inst2|EB [1]),
	.datac(gnd),
	.datad(\inst1|Yupa[5]~24_combout ),
	.cin(gnd),
	.combout(\ACCB|data_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|data_out[5]~2 .lut_mask = 16'hBB88;
defparam \ACCB|data_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N21
dffeas \ACCB|data_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCB|data_out[5]~2_combout ),
	.asdata(\inst1|Yupa2[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EB [0]),
	.ena(\ACCB|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCB|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCB|data_out[5] .is_wysiwyg = "true";
defparam \ACCB|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \ACCB|C[5]~2 (
// Equation(s):
// \ACCB|C[5]~2_combout  = (\inst7|inst2|nWB~q ) # ((\ACCB|data_out [5]) # ((!\inst7|inst2|EB [1]) # (!\inst7|inst2|EB [0])))

	.dataa(\inst7|inst2|nWB~q ),
	.datab(\ACCB|data_out [5]),
	.datac(\inst7|inst2|EB [0]),
	.datad(\inst7|inst2|EB [1]),
	.cin(gnd),
	.combout(\ACCB|C[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|C[5]~2 .lut_mask = 16'hEFFF;
defparam \ACCB|C[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \ACCA|data_out[5]~2 (
// Equation(s):
// \ACCA|data_out[5]~2_combout  = (\inst7|inst2|EA [1] & (\ACCA|C[5]~2_combout )) # (!\inst7|inst2|EA [1] & ((\inst1|Yupa[5]~24_combout )))

	.dataa(\ACCA|C[5]~2_combout ),
	.datab(\inst7|inst2|EA [1]),
	.datac(gnd),
	.datad(\inst1|Yupa[5]~24_combout ),
	.cin(gnd),
	.combout(\ACCA|data_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|data_out[5]~2 .lut_mask = 16'hBB88;
defparam \ACCA|data_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \ACCA|data_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ACCA|data_out[5]~2_combout ),
	.asdata(\inst1|Yupa2[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst7|inst2|EA [0]),
	.ena(\ACCA|data_out[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ACCA|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ACCA|data_out[5] .is_wysiwyg = "true";
defparam \ACCA|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \ACCA|C[5]~2 (
// Equation(s):
// \ACCA|C[5]~2_combout  = ((\ACCA|data_out [5]) # ((\inst7|inst2|nWA~q ) # (!\inst7|inst2|EA [0]))) # (!\inst7|inst2|EA [1])

	.dataa(\inst7|inst2|EA [1]),
	.datab(\ACCA|data_out [5]),
	.datac(\inst7|inst2|EA [0]),
	.datad(\inst7|inst2|nWA~q ),
	.cin(gnd),
	.combout(\ACCA|C[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|C[5]~2 .lut_mask = 16'hFFDF;
defparam \ACCA|C[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \inst1|Mux33~0 (
// Equation(s):
// \inst1|Mux33~0_combout  = (\inst1|Q [5] & ((\inst1|Mux35~0_combout ) # ((\ACCA|C[5]~2_combout  & \inst1|Mux27~0_combout )))) # (!\inst1|Q [5] & (\ACCA|C[5]~2_combout  & ((\inst1|Mux27~0_combout ))))

	.dataa(\inst1|Q [5]),
	.datab(\ACCA|C[5]~2_combout ),
	.datac(\inst1|Mux35~0_combout ),
	.datad(\inst1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux33~0 .lut_mask = 16'hECA0;
defparam \inst1|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \inst1|Mux33~1 (
// Equation(s):
// \inst1|Mux33~1_combout  = (\inst1|Mux27~1_combout  & (\ACCB|C[5]~2_combout )) # (!\inst1|Mux27~1_combout  & ((\inst1|Mux33~0_combout )))

	.dataa(gnd),
	.datab(\ACCB|C[5]~2_combout ),
	.datac(\inst1|Mux27~1_combout ),
	.datad(\inst1|Mux33~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux33~1 .lut_mask = 16'hCFC0;
defparam \inst1|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \inst1|S[5] (
// Equation(s):
// \inst1|S [5] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|S [5])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux33~1_combout )))

	.dataa(\inst1|S [5]),
	.datab(gnd),
	.datac(\inst1|Mux33~1_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|S [5]),
	.cout());
// synopsys translate_off
defparam \inst1|S[5] .lut_mask = 16'hAAF0;
defparam \inst1|S[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \inst1|Add0~4 (
// Equation(s):
// \inst1|Add0~4_combout  = \inst1|S [5] $ (\inst7|inst2|UPA [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|S [5]),
	.datad(\inst7|inst2|UPA [4]),
	.cin(gnd),
	.combout(\inst1|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~4 .lut_mask = 16'h0FF0;
defparam \inst1|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \inst1|Add0~29 (
// Equation(s):
// \inst1|Add0~29_combout  = ((\inst1|Add0~5_combout  $ (\inst1|Add0~4_combout  $ (!\inst1|Add0~28 )))) # (GND)
// \inst1|Add0~30  = CARRY((\inst1|Add0~5_combout  & ((\inst1|Add0~4_combout ) # (!\inst1|Add0~28 ))) # (!\inst1|Add0~5_combout  & (\inst1|Add0~4_combout  & !\inst1|Add0~28 )))

	.dataa(\inst1|Add0~5_combout ),
	.datab(\inst1|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~28 ),
	.combout(\inst1|Add0~29_combout ),
	.cout(\inst1|Add0~30 ));
// synopsys translate_off
defparam \inst1|Add0~29 .lut_mask = 16'h698E;
defparam \inst1|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \inst1|Add0~31 (
// Equation(s):
// \inst1|Add0~31_combout  = (\inst1|Add0~2_combout  & ((\inst1|Add0~3_combout  & (\inst1|Add0~30  & VCC)) # (!\inst1|Add0~3_combout  & (!\inst1|Add0~30 )))) # (!\inst1|Add0~2_combout  & ((\inst1|Add0~3_combout  & (!\inst1|Add0~30 )) # 
// (!\inst1|Add0~3_combout  & ((\inst1|Add0~30 ) # (GND)))))
// \inst1|Add0~32  = CARRY((\inst1|Add0~2_combout  & (!\inst1|Add0~3_combout  & !\inst1|Add0~30 )) # (!\inst1|Add0~2_combout  & ((!\inst1|Add0~30 ) # (!\inst1|Add0~3_combout ))))

	.dataa(\inst1|Add0~2_combout ),
	.datab(\inst1|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~30 ),
	.combout(\inst1|Add0~31_combout ),
	.cout(\inst1|Add0~32 ));
// synopsys translate_off
defparam \inst1|Add0~31 .lut_mask = 16'h9617;
defparam \inst1|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \inst1|Add0~36 (
// Equation(s):
// \inst1|Add0~36_combout  = (\inst7|inst2|UPA [4] & ((\inst1|S [6]) # ((\inst1|R [6])))) # (!\inst7|inst2|UPA [4] & (((\inst1|Add0~31_combout ))))

	.dataa(\inst1|S [6]),
	.datab(\inst1|R [6]),
	.datac(\inst7|inst2|UPA [4]),
	.datad(\inst1|Add0~31_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~36 .lut_mask = 16'hEFE0;
defparam \inst1|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \inst1|Q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|Add0~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[6] .is_wysiwyg = "true";
defparam \inst1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \inst1|Mux34~0 (
// Equation(s):
// \inst1|Mux34~0_combout  = (\inst1|Q [6] & ((\inst1|Mux35~0_combout ) # ((\ACCA|C[6]~1_combout  & \inst1|Mux27~0_combout )))) # (!\inst1|Q [6] & (\ACCA|C[6]~1_combout  & (\inst1|Mux27~0_combout )))

	.dataa(\inst1|Q [6]),
	.datab(\ACCA|C[6]~1_combout ),
	.datac(\inst1|Mux27~0_combout ),
	.datad(\inst1|Mux35~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux34~0 .lut_mask = 16'hEAC0;
defparam \inst1|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \inst1|Mux34~1 (
// Equation(s):
// \inst1|Mux34~1_combout  = (\inst1|Mux27~1_combout  & ((\ACCB|C[6]~1_combout ))) # (!\inst1|Mux27~1_combout  & (\inst1|Mux34~0_combout ))

	.dataa(gnd),
	.datab(\inst1|Mux34~0_combout ),
	.datac(\inst1|Mux27~1_combout ),
	.datad(\ACCB|C[6]~1_combout ),
	.cin(gnd),
	.combout(\inst1|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux34~1 .lut_mask = 16'hFC0C;
defparam \inst1|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \inst1|S[6] (
// Equation(s):
// \inst1|S [6] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|S [6])) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|Mux34~1_combout )))

	.dataa(\inst1|S [6]),
	.datab(gnd),
	.datac(\inst1|Mux34~1_combout ),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|S [6]),
	.cout());
// synopsys translate_off
defparam \inst1|S[6] .lut_mask = 16'hAAF0;
defparam \inst1|S[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \inst1|Add0~2 (
// Equation(s):
// \inst1|Add0~2_combout  = \inst7|inst2|UPA [4] $ (\inst1|S [6])

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(\inst1|S [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~2 .lut_mask = 16'h5A5A;
defparam \inst1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \inst1|Add0~33 (
// Equation(s):
// \inst1|Add0~33_combout  = ((\inst1|Add0~0_combout  $ (\inst1|Add0~1_combout  $ (!\inst1|Add0~32 )))) # (GND)
// \inst1|Add0~34  = CARRY((\inst1|Add0~0_combout  & ((\inst1|Add0~1_combout ) # (!\inst1|Add0~32 ))) # (!\inst1|Add0~0_combout  & (\inst1|Add0~1_combout  & !\inst1|Add0~32 )))

	.dataa(\inst1|Add0~0_combout ),
	.datab(\inst1|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|Add0~32 ),
	.combout(\inst1|Add0~33_combout ),
	.cout(\inst1|Add0~34 ));
// synopsys translate_off
defparam \inst1|Add0~33 .lut_mask = 16'h698E;
defparam \inst1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \inst1|Add0~35 (
// Equation(s):
// \inst1|Add0~35_combout  = (\inst7|inst2|UPA [4] & ((\inst1|S [7]) # ((\inst1|R [7])))) # (!\inst7|inst2|UPA [4] & (((\inst1|Add0~33_combout ))))

	.dataa(\inst7|inst2|UPA [4]),
	.datab(\inst1|S [7]),
	.datac(\inst1|R [7]),
	.datad(\inst1|Add0~33_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~35 .lut_mask = 16'hFDA8;
defparam \inst1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \inst1|Banderas[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|Add0~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Banderas [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Banderas[2] .is_wysiwyg = "true";
defparam \inst1|Banderas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \inst1|Yupa2[7]~3 (
// Equation(s):
// \inst1|Yupa2[7]~3_combout  = (\inst1|Yupa2[7]~1_combout  & (\inst1|Yupa2[7]~2_combout  & ((\inst1|Banderas [2]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst1|Yupa2[7]~1_combout ),
	.datab(\inst1|Yupa2[7]~2_combout ),
	.datac(\inst1|Banderas [2]),
	.datad(\inst7|inst2|nDUPA~q ),
	.cin(gnd),
	.combout(\inst1|Yupa2[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[7]~3 .lut_mask = 16'h8088;
defparam \inst1|Yupa2[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \inst1|Yupa2[7]~0 (
// Equation(s):
// \inst1|Yupa2[7]~0_combout  = (\X|data_out [15] & ((\Y|data_out [15]) # ((!\Y|TRI_STATE_C~0_combout )))) # (!\X|data_out [15] & (!\X|TRI_STATE_C~0_combout  & ((\Y|data_out [15]) # (!\Y|TRI_STATE_C~0_combout ))))

	.dataa(\X|data_out [15]),
	.datab(\Y|data_out [15]),
	.datac(\Y|TRI_STATE_C~0_combout ),
	.datad(\X|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[7]~0 .lut_mask = 16'h8ACF;
defparam \inst1|Yupa2[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \inst1|Yupa2[7]~6 (
// Equation(s):
// \inst1|Yupa2[7]~6_combout  = ((\inst1|Yupa2[7]~3_combout  & \inst1|Yupa2[7]~0_combout )) # (!\inst1|Yupa2[7]~5_combout )

	.dataa(gnd),
	.datab(\inst1|Yupa2[7]~3_combout ),
	.datac(\inst1|Yupa2[7]~0_combout ),
	.datad(\inst1|Yupa2[7]~5_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[7]~6 .lut_mask = 16'hC0FF;
defparam \inst1|Yupa2[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \inst6|data[7]~8 (
// Equation(s):
// \inst6|data[7]~8_combout  = (\inst7|inst2|BD~q  & ((\inst1|Yupa2[7]~6_combout ))) # (!\inst7|inst2|BD~q  & (\inst1|Yupa[7]~14_combout ))

	.dataa(\inst1|Yupa[7]~14_combout ),
	.datab(gnd),
	.datac(\inst7|inst2|BD~q ),
	.datad(\inst1|Yupa2[7]~6_combout ),
	.cin(gnd),
	.combout(\inst6|data[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~8 .lut_mask = 16'hFA0A;
defparam \inst6|data[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \inst6|data[7]~enfeeder (
// Equation(s):
// \inst6|data[7]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst6|data[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \inst6|data[7]~en (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|data[7]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|MEM_READ~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|data[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|data[7]~en .is_wysiwyg = "true";
defparam \inst6|data[7]~en .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~15_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~15_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cycloneive_lcell_comb \inst6|data[7]~13 (
// Equation(s):
// \inst6|data[7]~13_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a47~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~13 .lut_mask = 16'h5140;
defparam \inst6|data[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~15_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y32_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~15_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneive_lcell_comb \inst6|data[7]~12 (
// Equation(s):
// \inst6|data[7]~12_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a31~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~12 .lut_mask = 16'hA820;
defparam \inst6|data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cycloneive_lcell_comb \inst6|data[7]~14 (
// Equation(s):
// \inst6|data[7]~14_combout  = (\inst6|data[7]~en_q  & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & (!\inst6|data[7]~13_combout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((!\inst6|data[7]~12_combout )))))

	.dataa(\inst6|data[7]~en_q ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\inst6|data[7]~13_combout ),
	.datad(\inst6|data[7]~12_combout ),
	.cin(gnd),
	.combout(\inst6|data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~14 .lut_mask = 16'h082A;
defparam \inst6|data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~15_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000095115;
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~15_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cycloneive_lcell_comb \inst6|data[7]~9 (
// Equation(s):
// \inst6|data[7]~9_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~9 .lut_mask = 16'h5410;
defparam \inst6|data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y31_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~15_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y33_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[7]~15_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cycloneive_lcell_comb \inst6|data[7]~10 (
// Equation(s):
// \inst6|data[7]~10_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a63~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a55~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~10 .lut_mask = 16'hD080;
defparam \inst6|data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cycloneive_lcell_comb \inst6|data[7]~11 (
// Equation(s):
// \inst6|data[7]~11_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[7]~10_combout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & (\inst6|data[7]~9_combout ))

	.dataa(gnd),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\inst6|data[7]~9_combout ),
	.datad(\inst6|data[7]~10_combout ),
	.cin(gnd),
	.combout(\inst6|data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~11 .lut_mask = 16'hFC30;
defparam \inst6|data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cycloneive_lcell_comb \inst6|data[7]~15 (
// Equation(s):
// \inst6|data[7]~15_combout  = (\inst6|data[7]~8_combout  & (((\inst6|data[7]~11_combout ) # (!\inst6|data[7]~14_combout )))) # (!\inst6|data[7]~8_combout  & (!\inst7|inst2|nRW~q  & ((\inst6|data[7]~11_combout ) # (!\inst6|data[7]~14_combout ))))

	.dataa(\inst6|data[7]~8_combout ),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst6|data[7]~14_combout ),
	.datad(\inst6|data[7]~11_combout ),
	.cin(gnd),
	.combout(\inst6|data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[7]~15 .lut_mask = 16'hBB0B;
defparam \inst6|data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \inst1|Yupa[7]~10 (
// Equation(s):
// \inst1|Yupa[7]~10_combout  = (\ACCB|TRI_STATE~0_combout  & (\ACCB|data_out [7] & ((\inst6|data[7]~15_combout ) # (!\bufferAlta|PortR~0_combout )))) # (!\ACCB|TRI_STATE~0_combout  & (((\inst6|data[7]~15_combout )) # (!\bufferAlta|PortR~0_combout )))

	.dataa(\ACCB|TRI_STATE~0_combout ),
	.datab(\bufferAlta|PortR~0_combout ),
	.datac(\inst6|data[7]~15_combout ),
	.datad(\ACCB|data_out [7]),
	.cin(gnd),
	.combout(\inst1|Yupa[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[7]~10 .lut_mask = 16'hF351;
defparam \inst1|Yupa[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \inst1|Yupa[7]~9 (
// Equation(s):
// \inst1|Yupa[7]~9_combout  = (\ACCA|data_out [7] & (((\AUX|TRI_STATE_D~0_combout ) # (\AUX|data_out [7])))) # (!\ACCA|data_out [7] & (!\ACCA|TRI_STATE~0_combout  & ((\AUX|TRI_STATE_D~0_combout ) # (\AUX|data_out [7]))))

	.dataa(\ACCA|data_out [7]),
	.datab(\ACCA|TRI_STATE~0_combout ),
	.datac(\AUX|TRI_STATE_D~0_combout ),
	.datad(\AUX|data_out [7]),
	.cin(gnd),
	.combout(\inst1|Yupa[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[7]~9 .lut_mask = 16'hBBB0;
defparam \inst1|Yupa[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \inst1|Yupa[7]~11 (
// Equation(s):
// \inst1|Yupa[7]~11_combout  = (\inst1|Yupa[7]~10_combout  & (\inst1|Yupa[7]~9_combout  & ((\inst1|Banderas [2]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\inst1|Yupa[7]~10_combout ),
	.datac(\inst1|Banderas [2]),
	.datad(\inst1|Yupa[7]~9_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[7]~11 .lut_mask = 16'hC400;
defparam \inst1|Yupa[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \inst1|Yupa[7]~14 (
// Equation(s):
// \inst1|Yupa[7]~14_combout  = ((\inst1|Yupa[7]~11_combout  & \inst1|Yupa[7]~8_combout )) # (!\inst1|Yupa[7]~13_combout )

	.dataa(\inst1|Yupa[7]~11_combout ),
	.datab(gnd),
	.datac(\inst1|Yupa[7]~8_combout ),
	.datad(\inst1|Yupa[7]~13_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[7]~14 .lut_mask = 16'hA0FF;
defparam \inst1|Yupa[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \AUX|data_out~20 (
// Equation(s):
// \AUX|data_out~20_combout  = (\inst7|inst2|RA [0] & ((\inst1|Yupa[7]~14_combout ) # (\inst7|inst2|RA [2])))

	.dataa(gnd),
	.datab(\inst7|inst2|RA [0]),
	.datac(\inst1|Yupa[7]~14_combout ),
	.datad(\inst7|inst2|RA [2]),
	.cin(gnd),
	.combout(\AUX|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~20 .lut_mask = 16'hCCC0;
defparam \AUX|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \AUX|data_out~21 (
// Equation(s):
// \AUX|data_out~21_combout  = (\AUX|data_out[6]~19_combout  & ((\AUX|data_out~20_combout  & (\AUX|data_out [8])) # (!\AUX|data_out~20_combout  & ((\AUX|data_out [7]))))) # (!\AUX|data_out[6]~19_combout  & (((\AUX|data_out~20_combout ))))

	.dataa(\AUX|data_out [8]),
	.datab(\AUX|data_out[6]~19_combout ),
	.datac(\AUX|data_out [7]),
	.datad(\AUX|data_out~20_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~21 .lut_mask = 16'hBBC0;
defparam \AUX|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \AUX|data_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~21_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[7] .is_wysiwyg = "true";
defparam \AUX|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \AUX|Add0~1 (
// Equation(s):
// \AUX|Add0~1_cout  = CARRY(\AUX|data_out [0])

	.dataa(gnd),
	.datab(\AUX|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\AUX|Add0~1_cout ));
// synopsys translate_off
defparam \AUX|Add0~1 .lut_mask = 16'h00CC;
defparam \AUX|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneive_lcell_comb \AUX|Add0~3 (
// Equation(s):
// \AUX|Add0~3_cout  = CARRY((!\AUX|data_out [1] & !\AUX|Add0~1_cout ))

	.dataa(gnd),
	.datab(\AUX|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~1_cout ),
	.combout(),
	.cout(\AUX|Add0~3_cout ));
// synopsys translate_off
defparam \AUX|Add0~3 .lut_mask = 16'h0003;
defparam \AUX|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \AUX|Add0~5 (
// Equation(s):
// \AUX|Add0~5_cout  = CARRY((\AUX|data_out [2]) # (!\AUX|Add0~3_cout ))

	.dataa(\AUX|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~3_cout ),
	.combout(),
	.cout(\AUX|Add0~5_cout ));
// synopsys translate_off
defparam \AUX|Add0~5 .lut_mask = 16'h00AF;
defparam \AUX|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \AUX|Add0~7 (
// Equation(s):
// \AUX|Add0~7_cout  = CARRY((!\AUX|data_out [3] & !\AUX|Add0~5_cout ))

	.dataa(gnd),
	.datab(\AUX|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~5_cout ),
	.combout(),
	.cout(\AUX|Add0~7_cout ));
// synopsys translate_off
defparam \AUX|Add0~7 .lut_mask = 16'h0003;
defparam \AUX|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \AUX|Add0~9 (
// Equation(s):
// \AUX|Add0~9_cout  = CARRY((\AUX|data_out [4]) # (!\AUX|Add0~7_cout ))

	.dataa(\AUX|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~7_cout ),
	.combout(),
	.cout(\AUX|Add0~9_cout ));
// synopsys translate_off
defparam \AUX|Add0~9 .lut_mask = 16'h00AF;
defparam \AUX|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \AUX|Add0~11 (
// Equation(s):
// \AUX|Add0~11_cout  = CARRY((!\AUX|data_out [5] & !\AUX|Add0~9_cout ))

	.dataa(gnd),
	.datab(\AUX|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~9_cout ),
	.combout(),
	.cout(\AUX|Add0~11_cout ));
// synopsys translate_off
defparam \AUX|Add0~11 .lut_mask = 16'h0003;
defparam \AUX|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \AUX|Add0~13 (
// Equation(s):
// \AUX|Add0~13_cout  = CARRY((\AUX|data_out [6]) # (!\AUX|Add0~11_cout ))

	.dataa(\AUX|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~11_cout ),
	.combout(),
	.cout(\AUX|Add0~13_cout ));
// synopsys translate_off
defparam \AUX|Add0~13 .lut_mask = 16'h00AF;
defparam \AUX|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \AUX|Add0~15 (
// Equation(s):
// \AUX|Add0~15_cout  = CARRY((!\AUX|data_out [7] & !\AUX|Add0~13_cout ))

	.dataa(\AUX|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~13_cout ),
	.combout(),
	.cout(\AUX|Add0~15_cout ));
// synopsys translate_off
defparam \AUX|Add0~15 .lut_mask = 16'h0005;
defparam \AUX|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \AUX|Add0~16 (
// Equation(s):
// \AUX|Add0~16_combout  = (\AUX|data_out [8] & ((GND) # (!\AUX|Add0~15_cout ))) # (!\AUX|data_out [8] & (\AUX|Add0~15_cout  $ (GND)))
// \AUX|Add0~17  = CARRY((\AUX|data_out [8]) # (!\AUX|Add0~15_cout ))

	.dataa(gnd),
	.datab(\AUX|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~15_cout ),
	.combout(\AUX|Add0~16_combout ),
	.cout(\AUX|Add0~17 ));
// synopsys translate_off
defparam \AUX|Add0~16 .lut_mask = 16'h3CCF;
defparam \AUX|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \AUX|data_out~17 (
// Equation(s):
// \AUX|data_out~17_combout  = (\inst7|inst2|RA [2] & ((\inst7|inst2|RA [0]) # (\inst1|Yupa2[0]~41_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|RA [2]),
	.datac(\inst7|inst2|RA [0]),
	.datad(\inst1|Yupa2[0]~41_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~17 .lut_mask = 16'hCCC0;
defparam \AUX|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \AUX|data_out~18 (
// Equation(s):
// \AUX|data_out~18_combout  = (\AUX|data_out[15]~4_combout  & ((\AUX|data_out~17_combout  & (\AUX|data_out [9])) # (!\AUX|data_out~17_combout  & ((\AUX|Add0~16_combout ))))) # (!\AUX|data_out[15]~4_combout  & (((\AUX|data_out~17_combout ))))

	.dataa(\AUX|data_out [9]),
	.datab(\AUX|Add0~16_combout ),
	.datac(\AUX|data_out[15]~4_combout ),
	.datad(\AUX|data_out~17_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~18 .lut_mask = 16'hAFC0;
defparam \AUX|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \AUX|data_out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~18_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|RA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[8] .is_wysiwyg = "true";
defparam \AUX|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \AUX|Add0~18 (
// Equation(s):
// \AUX|Add0~18_combout  = (\AUX|data_out [9] & (\AUX|Add0~17  & VCC)) # (!\AUX|data_out [9] & (!\AUX|Add0~17 ))
// \AUX|Add0~19  = CARRY((!\AUX|data_out [9] & !\AUX|Add0~17 ))

	.dataa(gnd),
	.datab(\AUX|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~17 ),
	.combout(\AUX|Add0~18_combout ),
	.cout(\AUX|Add0~19 ));
// synopsys translate_off
defparam \AUX|Add0~18 .lut_mask = 16'hC303;
defparam \AUX|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \AUX|data_out~15 (
// Equation(s):
// \AUX|data_out~15_combout  = (\inst7|inst2|RA [2] & ((\inst1|Yupa2[1]~36_combout ) # (\inst7|inst2|RA [0])))

	.dataa(\inst1|Yupa2[1]~36_combout ),
	.datab(\inst7|inst2|RA [2]),
	.datac(\inst7|inst2|RA [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\AUX|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~15 .lut_mask = 16'hC8C8;
defparam \AUX|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \AUX|data_out~16 (
// Equation(s):
// \AUX|data_out~16_combout  = (\AUX|data_out[15]~4_combout  & ((\AUX|data_out~15_combout  & (\AUX|data_out [10])) # (!\AUX|data_out~15_combout  & ((\AUX|Add0~18_combout ))))) # (!\AUX|data_out[15]~4_combout  & (((\AUX|data_out~15_combout ))))

	.dataa(\AUX|data_out [10]),
	.datab(\AUX|data_out[15]~4_combout ),
	.datac(\AUX|Add0~18_combout ),
	.datad(\AUX|data_out~15_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~16 .lut_mask = 16'hBBC0;
defparam \AUX|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \AUX|data_out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~16_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|RA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[9] .is_wysiwyg = "true";
defparam \AUX|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \AUX|Add0~20 (
// Equation(s):
// \AUX|Add0~20_combout  = (\AUX|data_out [10] & ((GND) # (!\AUX|Add0~19 ))) # (!\AUX|data_out [10] & (\AUX|Add0~19  $ (GND)))
// \AUX|Add0~21  = CARRY((\AUX|data_out [10]) # (!\AUX|Add0~19 ))

	.dataa(gnd),
	.datab(\AUX|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~19 ),
	.combout(\AUX|Add0~20_combout ),
	.cout(\AUX|Add0~21 ));
// synopsys translate_off
defparam \AUX|Add0~20 .lut_mask = 16'h3CCF;
defparam \AUX|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \AUX|data_out~13 (
// Equation(s):
// \AUX|data_out~13_combout  = (\inst7|inst2|RA [2] & ((\inst7|inst2|RA [0]) # (\inst1|Yupa2[2]~31_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|RA [2]),
	.datac(\inst7|inst2|RA [0]),
	.datad(\inst1|Yupa2[2]~31_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~13 .lut_mask = 16'hCCC0;
defparam \AUX|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \AUX|data_out~14 (
// Equation(s):
// \AUX|data_out~14_combout  = (\AUX|data_out[15]~4_combout  & ((\AUX|data_out~13_combout  & ((\AUX|data_out [11]))) # (!\AUX|data_out~13_combout  & (\AUX|Add0~20_combout )))) # (!\AUX|data_out[15]~4_combout  & (((\AUX|data_out~13_combout ))))

	.dataa(\AUX|Add0~20_combout ),
	.datab(\AUX|data_out [11]),
	.datac(\AUX|data_out[15]~4_combout ),
	.datad(\AUX|data_out~13_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~14 .lut_mask = 16'hCFA0;
defparam \AUX|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \AUX|data_out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~14_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|RA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[10] .is_wysiwyg = "true";
defparam \AUX|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \AUX|Add0~22 (
// Equation(s):
// \AUX|Add0~22_combout  = (\AUX|data_out [11] & (\AUX|Add0~21  & VCC)) # (!\AUX|data_out [11] & (!\AUX|Add0~21 ))
// \AUX|Add0~23  = CARRY((!\AUX|data_out [11] & !\AUX|Add0~21 ))

	.dataa(gnd),
	.datab(\AUX|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~21 ),
	.combout(\AUX|Add0~22_combout ),
	.cout(\AUX|Add0~23 ));
// synopsys translate_off
defparam \AUX|Add0~22 .lut_mask = 16'hC303;
defparam \AUX|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \AUX|data_out~11 (
// Equation(s):
// \AUX|data_out~11_combout  = (\inst7|inst2|RA [2] & ((\inst7|inst2|RA [0]) # (\inst1|Yupa2[3]~26_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|RA [0]),
	.datac(\inst7|inst2|RA [2]),
	.datad(\inst1|Yupa2[3]~26_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~11 .lut_mask = 16'hF0C0;
defparam \AUX|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \AUX|data_out~12 (
// Equation(s):
// \AUX|data_out~12_combout  = (\AUX|data_out[15]~4_combout  & ((\AUX|data_out~11_combout  & ((\AUX|data_out [12]))) # (!\AUX|data_out~11_combout  & (\AUX|Add0~22_combout )))) # (!\AUX|data_out[15]~4_combout  & (((\AUX|data_out~11_combout ))))

	.dataa(\AUX|Add0~22_combout ),
	.datab(\AUX|data_out [12]),
	.datac(\AUX|data_out[15]~4_combout ),
	.datad(\AUX|data_out~11_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~12 .lut_mask = 16'hCFA0;
defparam \AUX|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \AUX|data_out[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~12_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|RA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[11] .is_wysiwyg = "true";
defparam \AUX|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \AUX|Add0~24 (
// Equation(s):
// \AUX|Add0~24_combout  = (\AUX|data_out [12] & ((GND) # (!\AUX|Add0~23 ))) # (!\AUX|data_out [12] & (\AUX|Add0~23  $ (GND)))
// \AUX|Add0~25  = CARRY((\AUX|data_out [12]) # (!\AUX|Add0~23 ))

	.dataa(gnd),
	.datab(\AUX|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~23 ),
	.combout(\AUX|Add0~24_combout ),
	.cout(\AUX|Add0~25 ));
// synopsys translate_off
defparam \AUX|Add0~24 .lut_mask = 16'h3CCF;
defparam \AUX|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \AUX|data_out~9 (
// Equation(s):
// \AUX|data_out~9_combout  = (\inst7|inst2|RA [2] & ((\inst7|inst2|RA [0]) # (\inst1|Yupa2[4]~21_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|RA [0]),
	.datac(\inst7|inst2|RA [2]),
	.datad(\inst1|Yupa2[4]~21_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~9 .lut_mask = 16'hF0C0;
defparam \AUX|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \AUX|data_out~10 (
// Equation(s):
// \AUX|data_out~10_combout  = (\AUX|data_out~9_combout  & (((\AUX|data_out [13]) # (!\AUX|data_out[15]~4_combout )))) # (!\AUX|data_out~9_combout  & (\AUX|Add0~24_combout  & (\AUX|data_out[15]~4_combout )))

	.dataa(\AUX|Add0~24_combout ),
	.datab(\AUX|data_out~9_combout ),
	.datac(\AUX|data_out[15]~4_combout ),
	.datad(\AUX|data_out [13]),
	.cin(gnd),
	.combout(\AUX|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~10 .lut_mask = 16'hEC2C;
defparam \AUX|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \AUX|data_out[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~10_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|RA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[12] .is_wysiwyg = "true";
defparam \AUX|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \AUX|Add0~26 (
// Equation(s):
// \AUX|Add0~26_combout  = (\AUX|data_out [13] & (\AUX|Add0~25  & VCC)) # (!\AUX|data_out [13] & (!\AUX|Add0~25 ))
// \AUX|Add0~27  = CARRY((!\AUX|data_out [13] & !\AUX|Add0~25 ))

	.dataa(gnd),
	.datab(\AUX|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~25 ),
	.combout(\AUX|Add0~26_combout ),
	.cout(\AUX|Add0~27 ));
// synopsys translate_off
defparam \AUX|Add0~26 .lut_mask = 16'hC303;
defparam \AUX|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \AUX|data_out~7 (
// Equation(s):
// \AUX|data_out~7_combout  = (\inst7|inst2|RA [2] & ((\inst7|inst2|RA [0]) # (\inst1|Yupa2[5]~16_combout )))

	.dataa(\inst7|inst2|RA [2]),
	.datab(gnd),
	.datac(\inst7|inst2|RA [0]),
	.datad(\inst1|Yupa2[5]~16_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~7 .lut_mask = 16'hAAA0;
defparam \AUX|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \AUX|data_out~8 (
// Equation(s):
// \AUX|data_out~8_combout  = (\AUX|data_out[15]~4_combout  & ((\AUX|data_out~7_combout  & ((\AUX|data_out [14]))) # (!\AUX|data_out~7_combout  & (\AUX|Add0~26_combout )))) # (!\AUX|data_out[15]~4_combout  & (((\AUX|data_out~7_combout ))))

	.dataa(\AUX|Add0~26_combout ),
	.datab(\AUX|data_out [14]),
	.datac(\AUX|data_out[15]~4_combout ),
	.datad(\AUX|data_out~7_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~8 .lut_mask = 16'hCFA0;
defparam \AUX|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \AUX|data_out[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~8_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|RA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[13] .is_wysiwyg = "true";
defparam \AUX|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \AUX|Add0~28 (
// Equation(s):
// \AUX|Add0~28_combout  = (\AUX|data_out [14] & ((GND) # (!\AUX|Add0~27 ))) # (!\AUX|data_out [14] & (\AUX|Add0~27  $ (GND)))
// \AUX|Add0~29  = CARRY((\AUX|data_out [14]) # (!\AUX|Add0~27 ))

	.dataa(\AUX|data_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AUX|Add0~27 ),
	.combout(\AUX|Add0~28_combout ),
	.cout(\AUX|Add0~29 ));
// synopsys translate_off
defparam \AUX|Add0~28 .lut_mask = 16'h5AAF;
defparam \AUX|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \AUX|Add0~30 (
// Equation(s):
// \AUX|Add0~30_combout  = \AUX|Add0~29  $ (!\AUX|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AUX|data_out [15]),
	.cin(\AUX|Add0~29 ),
	.combout(\AUX|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|Add0~30 .lut_mask = 16'hF00F;
defparam \AUX|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \AUX|data_out~38 (
// Equation(s):
// \AUX|data_out~38_combout  = (\inst7|inst2|RA [2] & ((\inst7|inst2|RA [0]) # ((\inst1|Yupa2[7]~6_combout )))) # (!\inst7|inst2|RA [2] & (((\AUX|Add0~30_combout ))))

	.dataa(\inst7|inst2|RA [2]),
	.datab(\inst7|inst2|RA [0]),
	.datac(\AUX|Add0~30_combout ),
	.datad(\inst1|Yupa2[7]~6_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~38 .lut_mask = 16'hFAD8;
defparam \AUX|data_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N25
dffeas \AUX|data_out[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~38_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|RA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[15] .is_wysiwyg = "true";
defparam \AUX|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \AUX|data_out~5 (
// Equation(s):
// \AUX|data_out~5_combout  = (\inst7|inst2|RA [2] & ((\inst7|inst2|RA [0]) # (\inst1|Yupa2[6]~11_combout )))

	.dataa(gnd),
	.datab(\inst7|inst2|RA [2]),
	.datac(\inst7|inst2|RA [0]),
	.datad(\inst1|Yupa2[6]~11_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~5 .lut_mask = 16'hCCC0;
defparam \AUX|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \AUX|data_out~6 (
// Equation(s):
// \AUX|data_out~6_combout  = (\AUX|data_out[15]~4_combout  & ((\AUX|data_out~5_combout  & (\AUX|data_out [15])) # (!\AUX|data_out~5_combout  & ((\AUX|Add0~28_combout ))))) # (!\AUX|data_out[15]~4_combout  & (((\AUX|data_out~5_combout ))))

	.dataa(\AUX|data_out [15]),
	.datab(\AUX|Add0~28_combout ),
	.datac(\AUX|data_out[15]~4_combout ),
	.datad(\AUX|data_out~5_combout ),
	.cin(gnd),
	.combout(\AUX|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \AUX|data_out~6 .lut_mask = 16'hAFC0;
defparam \AUX|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \AUX|data_out[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AUX|data_out~6_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|inst2|RA [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AUX|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AUX|data_out[14] .is_wysiwyg = "true";
defparam \AUX|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \ENTRADA~2 (
// Equation(s):
// \ENTRADA~2_combout  = (\PC|TRI_STATE_E~0_combout  & (\AUX|data_out [14])) # (!\PC|TRI_STATE_E~0_combout  & ((\PC|data_out [14])))

	.dataa(gnd),
	.datab(\AUX|data_out [14]),
	.datac(\PC|data_out [14]),
	.datad(\PC|TRI_STATE_E~0_combout ),
	.cin(gnd),
	.combout(\ENTRADA~2_combout ),
	.cout());
// synopsys translate_off
defparam \ENTRADA~2 .lut_mask = 16'hCCF0;
defparam \ENTRADA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \inst|valor_interno[14] (
	.clk(!\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\ENTRADA~2_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|valor_interno [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|valor_interno[14] .is_wysiwyg = "true";
defparam \inst|valor_interno[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \inst6|mem_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|valor_interno [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst6|mem_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode739w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~31_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|decode3|w_anode655w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~31_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \inst6|data[5]~28 (
// Equation(s):
// \inst6|data[5]~28_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a61~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~28 .lut_mask = 16'hA820;
defparam \inst6|data[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode625w[3]~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode717w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~31_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode728w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~31_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \inst6|data[5]~27 (
// Equation(s):
// \inst6|data[5]~27_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & ((\inst6|mem_rtl_0|auto_generated|ram_block1a45~portadataout ))) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] 
// & (\inst6|mem_rtl_0|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\inst6|mem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~27 .lut_mask = 16'h5410;
defparam \inst6|data[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \inst6|data[5]~enfeeder (
// Equation(s):
// \inst6|data[5]~enfeeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|data[5]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~enfeeder .lut_mask = 16'hFFFF;
defparam \inst6|data[5]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \inst6|data[5]~en (
	.clk(\inst7|inst2|nCBD~clkctrl_outclk ),
	.d(\inst6|data[5]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(!\inst6|MEM_READ~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|data[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|data[5]~en .is_wysiwyg = "true";
defparam \inst6|data[5]~en .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode615w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode706w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~31_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode605w[3]~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~31_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \inst6|data[5]~25 (
// Equation(s):
// \inst6|data[5]~25_combout  = (\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a29~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a21~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\inst6|mem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~25 .lut_mask = 16'hD080;
defparam \inst6|data[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode595w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode684w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~31_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cycloneive_ram_block \inst6|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\inst6|mem_rtl_0|auto_generated|decode3|w_anode578w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst7|inst2|nCBD~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst6|mem_rtl_0|auto_generated|rden_decode|w_anode666w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|data[5]~31_combout }),
	.portaaddr({\inst|valor_interno [12],\inst|valor_interno [11],\inst|valor_interno [10],\inst|valor_interno [9],\inst|valor_interno [8],\inst|valor_interno [7],\inst|valor_interno [6],\inst|valor_interno [5],\inst|valor_interno [4],\inst|valor_interno [3],\inst|valor_interno [2],\inst|valor_interno [1],
\inst|valor_interno [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|mem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "mem_content.mif";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "ram:inst6|altsyncram:mem_rtl_0|altsyncram_04b1:auto_generated|ALTSYNCRAM";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst6|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000295000;
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \inst6|data[5]~24 (
// Equation(s):
// \inst6|data[5]~24_combout  = (!\inst6|mem_rtl_0|auto_generated|address_reg_a [1] & ((\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & (\inst6|mem_rtl_0|auto_generated|ram_block1a13~portadataout )) # (!\inst6|mem_rtl_0|auto_generated|address_reg_a [0] & 
// ((\inst6|mem_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\inst6|mem_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\inst6|mem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst6|data[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~24 .lut_mask = 16'h2320;
defparam \inst6|data[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \inst6|data[5]~26 (
// Equation(s):
// \inst6|data[5]~26_combout  = ((!\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[5]~25_combout ) # (\inst6|data[5]~24_combout )))) # (!\inst6|data[5]~en_q )

	.dataa(\inst6|data[5]~en_q ),
	.datab(\inst6|data[5]~25_combout ),
	.datac(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\inst6|data[5]~24_combout ),
	.cin(gnd),
	.combout(\inst6|data[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~26 .lut_mask = 16'h5F5D;
defparam \inst6|data[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \inst6|data[5]~29 (
// Equation(s):
// \inst6|data[5]~29_combout  = (\inst6|data[5]~26_combout ) # ((\inst6|mem_rtl_0|auto_generated|address_reg_a [2] & ((\inst6|data[5]~28_combout ) # (\inst6|data[5]~27_combout ))))

	.dataa(\inst6|data[5]~28_combout ),
	.datab(\inst6|mem_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\inst6|data[5]~27_combout ),
	.datad(\inst6|data[5]~26_combout ),
	.cin(gnd),
	.combout(\inst6|data[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~29 .lut_mask = 16'hFFC8;
defparam \inst6|data[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \inst6|data[5]~30 (
// Equation(s):
// \inst6|data[5]~30_combout  = (\inst6|data[5]~29_combout  & ((\inst1|Yupa2[5]~16_combout ) # ((!\inst7|inst2|BD~q ) # (!\inst7|inst2|nRW~q ))))

	.dataa(\inst1|Yupa2[5]~16_combout ),
	.datab(\inst7|inst2|nRW~q ),
	.datac(\inst7|inst2|BD~q ),
	.datad(\inst6|data[5]~29_combout ),
	.cin(gnd),
	.combout(\inst6|data[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~30 .lut_mask = 16'hBF00;
defparam \inst6|data[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \inst6|data[5]~31 (
// Equation(s):
// \inst6|data[5]~31_combout  = (\inst6|data[5]~30_combout  & ((\inst1|Yupa[5]~24_combout ) # ((\inst7|inst2|BD~q ) # (!\inst7|inst2|nRW~q ))))

	.dataa(\inst1|Yupa[5]~24_combout ),
	.datab(\inst7|inst2|BD~q ),
	.datac(\inst7|inst2|nRW~q ),
	.datad(\inst6|data[5]~30_combout ),
	.cin(gnd),
	.combout(\inst6|data[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|data[5]~31 .lut_mask = 16'hEF00;
defparam \inst6|data[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \inst1|Yupa2[5]~14 (
// Equation(s):
// \inst1|Yupa2[5]~14_combout  = (\inst6|data[5]~31_combout  & ((\ACCB|B[7]~0_combout ) # ((\ACCB|data_out [5])))) # (!\inst6|data[5]~31_combout  & (!\bufferAlta|PortR~1_combout  & ((\ACCB|B[7]~0_combout ) # (\ACCB|data_out [5]))))

	.dataa(\inst6|data[5]~31_combout ),
	.datab(\ACCB|B[7]~0_combout ),
	.datac(\ACCB|data_out [5]),
	.datad(\bufferAlta|PortR~1_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[5]~14 .lut_mask = 16'hA8FC;
defparam \inst1|Yupa2[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \inst1|Yupa2[5]~13 (
// Equation(s):
// \inst1|Yupa2[5]~13_combout  = (\ACCA|data_out [5] & (((\AUX|TRI_STATE_C~0_combout ) # (\AUX|data_out [13])))) # (!\ACCA|data_out [5] & (\ACCA|B[7]~0_combout  & ((\AUX|TRI_STATE_C~0_combout ) # (\AUX|data_out [13]))))

	.dataa(\ACCA|data_out [5]),
	.datab(\ACCA|B[7]~0_combout ),
	.datac(\AUX|TRI_STATE_C~0_combout ),
	.datad(\AUX|data_out [13]),
	.cin(gnd),
	.combout(\inst1|Yupa2[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[5]~13 .lut_mask = 16'hEEE0;
defparam \inst1|Yupa2[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \inst1|Yupa2[5]~15 (
// Equation(s):
// \inst1|Yupa2[5]~15_combout  = (\inst1|Yupa2[5]~14_combout  & (\inst1|Yupa2[5]~13_combout  & ((\inst1|Q [5]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst1|Q [5]),
	.datab(\inst1|Yupa2[5]~14_combout ),
	.datac(\inst7|inst2|nDUPA~q ),
	.datad(\inst1|Yupa2[5]~13_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[5]~15 .lut_mask = 16'h8C00;
defparam \inst1|Yupa2[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \inst1|Yupa2[5]~12 (
// Equation(s):
// \inst1|Yupa2[5]~12_combout  = (\Y|data_out [13] & ((\X|data_out [13]) # ((!\X|TRI_STATE_C~0_combout )))) # (!\Y|data_out [13] & (!\Y|TRI_STATE_C~0_combout  & ((\X|data_out [13]) # (!\X|TRI_STATE_C~0_combout ))))

	.dataa(\Y|data_out [13]),
	.datab(\X|data_out [13]),
	.datac(\X|TRI_STATE_C~0_combout ),
	.datad(\Y|TRI_STATE_C~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[5]~12 .lut_mask = 16'h8ACF;
defparam \inst1|Yupa2[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \inst1|Yupa2[5]~16 (
// Equation(s):
// \inst1|Yupa2[5]~16_combout  = ((\inst1|Yupa2[5]~15_combout  & \inst1|Yupa2[5]~12_combout )) # (!\inst1|Yupa2[7]~5_combout )

	.dataa(gnd),
	.datab(\inst1|Yupa2[5]~15_combout ),
	.datac(\inst1|Yupa2[5]~12_combout ),
	.datad(\inst1|Yupa2[7]~5_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa2[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa2[5]~16 .lut_mask = 16'hC0FF;
defparam \inst1|Yupa2[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \inst1|Mux41~0 (
// Equation(s):
// \inst1|Mux41~0_combout  = (\inst1|Mux37~0_combout  & (\inst1|Mux37~1_combout )) # (!\inst1|Mux37~0_combout  & ((\inst1|Mux37~1_combout  & (\inst1|Yupa[5]~24_combout )) # (!\inst1|Mux37~1_combout  & ((\inst1|Q [5])))))

	.dataa(\inst1|Mux37~0_combout ),
	.datab(\inst1|Mux37~1_combout ),
	.datac(\inst1|Yupa[5]~24_combout ),
	.datad(\inst1|Q [5]),
	.cin(gnd),
	.combout(\inst1|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux41~0 .lut_mask = 16'hD9C8;
defparam \inst1|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \inst1|Mux41~1 (
// Equation(s):
// \inst1|Mux41~1_combout  = (\inst1|Mux41~0_combout  & ((\ACCB|C[5]~2_combout ) # ((!\inst1|Mux37~0_combout )))) # (!\inst1|Mux41~0_combout  & (((\ACCA|C[5]~2_combout  & \inst1|Mux37~0_combout ))))

	.dataa(\ACCB|C[5]~2_combout ),
	.datab(\inst1|Mux41~0_combout ),
	.datac(\ACCA|C[5]~2_combout ),
	.datad(\inst1|Mux37~0_combout ),
	.cin(gnd),
	.combout(\inst1|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux41~1 .lut_mask = 16'hB8CC;
defparam \inst1|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \inst1|Mux41~2 (
// Equation(s):
// \inst1|Mux41~2_combout  = (\inst1|Mux37~3_combout  & ((\inst1|Yupa2[5]~16_combout ) # ((\inst1|Mux36~0_combout  & \inst1|Mux41~1_combout )))) # (!\inst1|Mux37~3_combout  & (((\inst1|Mux36~0_combout  & \inst1|Mux41~1_combout ))))

	.dataa(\inst1|Mux37~3_combout ),
	.datab(\inst1|Yupa2[5]~16_combout ),
	.datac(\inst1|Mux36~0_combout ),
	.datad(\inst1|Mux41~1_combout ),
	.cin(gnd),
	.combout(\inst1|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Mux41~2 .lut_mask = 16'hF888;
defparam \inst1|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \inst1|R[5] (
// Equation(s):
// \inst1|R [5] = (GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & ((\inst1|R [5]))) # (!GLOBAL(\inst1|Mux28~0clkctrl_outclk ) & (\inst1|Mux41~2_combout ))

	.dataa(\inst1|Mux41~2_combout ),
	.datab(\inst1|R [5]),
	.datac(gnd),
	.datad(\inst1|Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst1|R [5]),
	.cout());
// synopsys translate_off
defparam \inst1|R[5] .lut_mask = 16'hCCAA;
defparam \inst1|R[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \inst1|Add0~37 (
// Equation(s):
// \inst1|Add0~37_combout  = (\inst7|inst2|UPA [4] & ((\inst1|R [5]) # ((\inst1|S [5])))) # (!\inst7|inst2|UPA [4] & (((\inst1|Add0~29_combout ))))

	.dataa(\inst7|inst2|UPA [4]),
	.datab(\inst1|R [5]),
	.datac(\inst1|S [5]),
	.datad(\inst1|Add0~29_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~37 .lut_mask = 16'hFDA8;
defparam \inst1|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \inst1|Q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Add0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Q[5] .is_wysiwyg = "true";
defparam \inst1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \inst1|Yupa[5]~21 (
// Equation(s):
// \inst1|Yupa[5]~21_combout  = (\ACCA|data_out [5] & ((\AUX|data_out [5]) # ((\AUX|TRI_STATE_D~0_combout )))) # (!\ACCA|data_out [5] & (!\ACCA|TRI_STATE~0_combout  & ((\AUX|data_out [5]) # (\AUX|TRI_STATE_D~0_combout ))))

	.dataa(\ACCA|data_out [5]),
	.datab(\AUX|data_out [5]),
	.datac(\AUX|TRI_STATE_D~0_combout ),
	.datad(\ACCA|TRI_STATE~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[5]~21 .lut_mask = 16'hA8FC;
defparam \inst1|Yupa[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \inst1|Yupa[5]~22 (
// Equation(s):
// \inst1|Yupa[5]~22_combout  = (\bufferAlta|PortR~0_combout  & (\inst6|data[5]~31_combout  & ((\ACCB|data_out [5]) # (!\ACCB|TRI_STATE~0_combout )))) # (!\bufferAlta|PortR~0_combout  & ((\ACCB|data_out [5]) # ((!\ACCB|TRI_STATE~0_combout ))))

	.dataa(\bufferAlta|PortR~0_combout ),
	.datab(\ACCB|data_out [5]),
	.datac(\inst6|data[5]~31_combout ),
	.datad(\ACCB|TRI_STATE~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[5]~22 .lut_mask = 16'hC4F5;
defparam \inst1|Yupa[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \inst1|Yupa[5]~23 (
// Equation(s):
// \inst1|Yupa[5]~23_combout  = (\inst1|Yupa[5]~21_combout  & (\inst1|Yupa[5]~22_combout  & ((\inst1|Q [5]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst7|inst2|nDUPA~q ),
	.datab(\inst1|Q [5]),
	.datac(\inst1|Yupa[5]~21_combout ),
	.datad(\inst1|Yupa[5]~22_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[5]~23 .lut_mask = 16'hD000;
defparam \inst1|Yupa[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \inst1|Yupa[5]~24 (
// Equation(s):
// \inst1|Yupa[5]~24_combout  = ((\inst1|Yupa[5]~23_combout  & \inst1|Yupa[5]~20_combout )) # (!\inst1|Yupa[7]~13_combout )

	.dataa(gnd),
	.datab(\inst1|Yupa[5]~23_combout ),
	.datac(\inst1|Yupa[7]~13_combout ),
	.datad(\inst1|Yupa[5]~20_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[5]~24 .lut_mask = 16'hCF0F;
defparam \inst1|Yupa[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \inst8|valor_interno[9] (
	.clk(!\inst7|inst2|nCRI~q ),
	.d(gnd),
	.asdata(\inst1|Yupa[5]~24_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[9] .is_wysiwyg = "true";
defparam \inst8|valor_interno[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[9]~2 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  = (\inst7|inst3|SELECTOR~0_combout  & ((\inst8|valor_interno [9]) # ((!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst4|valor_interno [9])))) # (!\inst7|inst3|SELECTOR~0_combout  & 
// (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [9])))

	.dataa(\inst7|inst3|SELECTOR~0_combout ),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [9]),
	.datad(\inst8|valor_interno [9]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[9]~2 .lut_mask = 16'hBA30;
defparam \inst7|inst5|$00000|auto_generated|result_node[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \inst7|inst1|mem~198 (
// Equation(s):
// \inst7|inst1|mem~198_combout  = (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~109_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~109_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~198 .lut_mask = 16'h0200;
defparam \inst7|inst1|mem~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \inst7|inst1|mem~199 (
// Equation(s):
// \inst7|inst1|mem~199_combout  = (\inst7|inst1|mem~198_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~345_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst1|mem~198_combout ),
	.datad(\inst7|inst1|mem~345_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~199 .lut_mask = 16'hF4F0;
defparam \inst7|inst1|mem~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \inst7|inst1|mem~202 (
// Equation(s):
// \inst7|inst1|mem~202_combout  = (\inst7|inst1|mem~321_combout  & (\inst7|inst1|mem~201_combout  & (\inst7|inst1|mem~199_combout  & \inst7|inst1|mem~200_combout )))

	.dataa(\inst7|inst1|mem~321_combout ),
	.datab(\inst7|inst1|mem~201_combout ),
	.datac(\inst7|inst1|mem~199_combout ),
	.datad(\inst7|inst1|mem~200_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~202 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \inst7|inst2|EA[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~202_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|EA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|EA[1] .is_wysiwyg = "true";
defparam \inst7|inst2|EA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \ACCA|TRI_STATE~0 (
// Equation(s):
// \ACCA|TRI_STATE~0_combout  = (!\inst7|inst2|EA [1] & (!\inst7|inst2|nWA~q  & \inst7|inst2|EA [0]))

	.dataa(\inst7|inst2|EA [1]),
	.datab(\inst7|inst2|nWA~q ),
	.datac(gnd),
	.datad(\inst7|inst2|EA [0]),
	.cin(gnd),
	.combout(\ACCA|TRI_STATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|TRI_STATE~0 .lut_mask = 16'h1100;
defparam \ACCA|TRI_STATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \inst1|Yupa[6]~16 (
// Equation(s):
// \inst1|Yupa[6]~16_combout  = (\ACCA|TRI_STATE~0_combout  & (\ACCA|data_out [6] & ((\AUX|data_out [6]) # (\AUX|TRI_STATE_D~0_combout )))) # (!\ACCA|TRI_STATE~0_combout  & ((\AUX|data_out [6]) # ((\AUX|TRI_STATE_D~0_combout ))))

	.dataa(\ACCA|TRI_STATE~0_combout ),
	.datab(\AUX|data_out [6]),
	.datac(\AUX|TRI_STATE_D~0_combout ),
	.datad(\ACCA|data_out [6]),
	.cin(gnd),
	.combout(\inst1|Yupa[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[6]~16 .lut_mask = 16'hFC54;
defparam \inst1|Yupa[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \inst1|Yupa[6]~17 (
// Equation(s):
// \inst1|Yupa[6]~17_combout  = (\ACCB|TRI_STATE~0_combout  & (\ACCB|data_out [6] & ((\inst6|data[6]~23_combout ) # (!\bufferAlta|PortR~0_combout )))) # (!\ACCB|TRI_STATE~0_combout  & ((\inst6|data[6]~23_combout ) # ((!\bufferAlta|PortR~0_combout ))))

	.dataa(\ACCB|TRI_STATE~0_combout ),
	.datab(\inst6|data[6]~23_combout ),
	.datac(\ACCB|data_out [6]),
	.datad(\bufferAlta|PortR~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[6]~17 .lut_mask = 16'hC4F5;
defparam \inst1|Yupa[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \inst1|Yupa[6]~18 (
// Equation(s):
// \inst1|Yupa[6]~18_combout  = (\inst1|Yupa[6]~16_combout  & (\inst1|Yupa[6]~17_combout  & ((\inst1|Q [6]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst1|Yupa[6]~16_combout ),
	.datab(\inst1|Yupa[6]~17_combout ),
	.datac(\inst1|Q [6]),
	.datad(\inst7|inst2|nDUPA~q ),
	.cin(gnd),
	.combout(\inst1|Yupa[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[6]~18 .lut_mask = 16'h8088;
defparam \inst1|Yupa[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \inst1|Yupa[6]~19 (
// Equation(s):
// \inst1|Yupa[6]~19_combout  = ((\inst1|Yupa[6]~18_combout  & \inst1|Yupa[6]~15_combout )) # (!\inst1|Yupa[7]~13_combout )

	.dataa(\inst1|Yupa[6]~18_combout ),
	.datab(gnd),
	.datac(\inst1|Yupa[7]~13_combout ),
	.datad(\inst1|Yupa[6]~15_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[6]~19 .lut_mask = 16'hAF0F;
defparam \inst1|Yupa[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \inst8|valor_interno[10]~feeder (
// Equation(s):
// \inst8|valor_interno[10]~feeder_combout  = \inst1|Yupa[6]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|Yupa[6]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst8|valor_interno[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|valor_interno[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst8|valor_interno[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \inst8|valor_interno[10] (
	.clk(!\inst7|inst2|nCRI~q ),
	.d(\inst8|valor_interno[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[10] .is_wysiwyg = "true";
defparam \inst8|valor_interno[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N18
cycloneive_lcell_comb \inst7|inst4|valor_interno[10]~29 (
// Equation(s):
// \inst7|inst4|valor_interno[10]~29_combout  = (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (!\inst7|inst4|valor_interno[9]~28 )) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & ((\inst7|inst4|valor_interno[9]~28 ) # 
// (GND)))
// \inst7|inst4|valor_interno[10]~30  = CARRY((!\inst7|inst4|valor_interno[9]~28 ) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|inst4|valor_interno[9]~28 ),
	.combout(\inst7|inst4|valor_interno[10]~29_combout ),
	.cout(\inst7|inst4|valor_interno[10]~30 ));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[10]~29 .lut_mask = 16'h3C3F;
defparam \inst7|inst4|valor_interno[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \inst7|inst4|valor_interno[10] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[10]~29_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[10] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[10]~1 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  = (\inst8|valor_interno [10] & ((\inst7|inst3|SELECTOR~0_combout ) # ((!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst4|valor_interno [10])))) # (!\inst8|valor_interno [10] & 
// (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [10])))

	.dataa(\inst8|valor_interno [10]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [10]),
	.datad(\inst7|inst3|SELECTOR~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[10]~1 .lut_mask = 16'hBA30;
defparam \inst7|inst5|$00000|auto_generated|result_node[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N20
cycloneive_lcell_comb \inst7|inst4|valor_interno[11]~31 (
// Equation(s):
// \inst7|inst4|valor_interno[11]~31_combout  = \inst7|inst4|valor_interno[10]~30  $ (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cin(\inst7|inst4|valor_interno[10]~30 ),
	.combout(\inst7|inst4|valor_interno[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst4|valor_interno[11]~31 .lut_mask = 16'hF00F;
defparam \inst7|inst4|valor_interno[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y11_N21
dffeas \inst7|inst4|valor_interno[11] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[11]~31_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[11] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \inst8|valor_interno[11]~feeder (
// Equation(s):
// \inst8|valor_interno[11]~feeder_combout  = \inst1|Yupa[7]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|Yupa[7]~14_combout ),
	.cin(gnd),
	.combout(\inst8|valor_interno[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|valor_interno[11]~feeder .lut_mask = 16'hFF00;
defparam \inst8|valor_interno[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \inst8|valor_interno[11] (
	.clk(!\inst7|inst2|nCRI~q ),
	.d(\inst8|valor_interno[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[11] .is_wysiwyg = "true";
defparam \inst8|valor_interno[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[11]~0 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  = (\inst7|inst4|valor_interno [11] & (((\inst8|valor_interno [11] & \inst7|inst3|SELECTOR~0_combout )) # (!\inst7|inst3|SELECTOR~2_combout ))) # (!\inst7|inst4|valor_interno [11] & 
// (((\inst8|valor_interno [11] & \inst7|inst3|SELECTOR~0_combout ))))

	.dataa(\inst7|inst4|valor_interno [11]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst8|valor_interno [11]),
	.datad(\inst7|inst3|SELECTOR~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[11]~0 .lut_mask = 16'hF222;
defparam \inst7|inst5|$00000|auto_generated|result_node[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \inst7|inst1|mem~168 (
// Equation(s):
// \inst7|inst1|mem~168_combout  = (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~168 .lut_mask = 16'h0008;
defparam \inst7|inst1|mem~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \inst7|inst1|mem~177 (
// Equation(s):
// \inst7|inst1|mem~177_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & \inst7|inst1|mem~345_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst1|mem~345_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~177 .lut_mask = 16'h0800;
defparam \inst7|inst1|mem~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \inst7|inst1|mem~324 (
// Equation(s):
// \inst7|inst1|mem~324_combout  = (\inst7|inst1|mem~168_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~177_combout ))

	.dataa(gnd),
	.datab(\inst7|inst1|mem~168_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst1|mem~177_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~324_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~324 .lut_mask = 16'hC000;
defparam \inst7|inst1|mem~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \inst7|inst2|nRW (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~324_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nRW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nRW .is_wysiwyg = "true";
defparam \inst7|inst2|nRW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \bufferAlta|PortR~0 (
// Equation(s):
// \bufferAlta|PortR~0_combout  = (!\inst7|inst2|nRW~q  & !\inst7|inst2|BD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|nRW~q ),
	.datad(\inst7|inst2|BD~q ),
	.cin(gnd),
	.combout(\bufferAlta|PortR~0_combout ),
	.cout());
// synopsys translate_off
defparam \bufferAlta|PortR~0 .lut_mask = 16'h000F;
defparam \bufferAlta|PortR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \inst1|Yupa[3]~32 (
// Equation(s):
// \inst1|Yupa[3]~32_combout  = (\bufferAlta|PortR~0_combout  & (\inst6|data[3]~47_combout  & ((\ACCB|data_out [3]) # (!\ACCB|TRI_STATE~0_combout )))) # (!\bufferAlta|PortR~0_combout  & ((\ACCB|data_out [3]) # ((!\ACCB|TRI_STATE~0_combout ))))

	.dataa(\bufferAlta|PortR~0_combout ),
	.datab(\ACCB|data_out [3]),
	.datac(\inst6|data[3]~47_combout ),
	.datad(\ACCB|TRI_STATE~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[3]~32 .lut_mask = 16'hC4F5;
defparam \inst1|Yupa[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \inst1|Yupa[3]~31 (
// Equation(s):
// \inst1|Yupa[3]~31_combout  = (\AUX|data_out [3] & ((\ACCA|data_out [3]) # ((!\ACCA|TRI_STATE~0_combout )))) # (!\AUX|data_out [3] & (\AUX|TRI_STATE_D~0_combout  & ((\ACCA|data_out [3]) # (!\ACCA|TRI_STATE~0_combout ))))

	.dataa(\AUX|data_out [3]),
	.datab(\ACCA|data_out [3]),
	.datac(\ACCA|TRI_STATE~0_combout ),
	.datad(\AUX|TRI_STATE_D~0_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[3]~31 .lut_mask = 16'hCF8A;
defparam \inst1|Yupa[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \inst1|Yupa[3]~33 (
// Equation(s):
// \inst1|Yupa[3]~33_combout  = (\inst1|Yupa[3]~32_combout  & (\inst1|Yupa[3]~31_combout  & ((\inst1|Q [3]) # (!\inst7|inst2|nDUPA~q ))))

	.dataa(\inst1|Yupa[3]~32_combout ),
	.datab(\inst7|inst2|nDUPA~q ),
	.datac(\inst1|Q [3]),
	.datad(\inst1|Yupa[3]~31_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[3]~33 .lut_mask = 16'hA200;
defparam \inst1|Yupa[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \inst1|Yupa[3]~34 (
// Equation(s):
// \inst1|Yupa[3]~34_combout  = ((\inst1|Yupa[3]~33_combout  & \inst1|Yupa[3]~30_combout )) # (!\inst1|Yupa[7]~13_combout )

	.dataa(gnd),
	.datab(\inst1|Yupa[3]~33_combout ),
	.datac(\inst1|Yupa[3]~30_combout ),
	.datad(\inst1|Yupa[7]~13_combout ),
	.cin(gnd),
	.combout(\inst1|Yupa[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Yupa[3]~34 .lut_mask = 16'hC0FF;
defparam \inst1|Yupa[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \inst8|valor_interno[7] (
	.clk(!\inst7|inst2|nCRI~q ),
	.d(gnd),
	.asdata(\inst1|Yupa[3]~34_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[7] .is_wysiwyg = "true";
defparam \inst8|valor_interno[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[7]~4 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  = (\inst7|inst4|valor_interno [7] & (((\inst7|inst3|SELECTOR~0_combout  & \inst8|valor_interno [7])) # (!\inst7|inst3|SELECTOR~2_combout ))) # (!\inst7|inst4|valor_interno [7] & 
// (\inst7|inst3|SELECTOR~0_combout  & (\inst8|valor_interno [7])))

	.dataa(\inst7|inst4|valor_interno [7]),
	.datab(\inst7|inst3|SELECTOR~0_combout ),
	.datac(\inst8|valor_interno [7]),
	.datad(\inst7|inst3|SELECTOR~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[7]~4 .lut_mask = 16'hC0EA;
defparam \inst7|inst5|$00000|auto_generated|result_node[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N15
dffeas \inst7|inst4|valor_interno[8] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[8]~25_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[8] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N27
dffeas \inst8|valor_interno[8] (
	.clk(!\inst7|inst2|nCRI~q ),
	.d(gnd),
	.asdata(\inst1|Yupa[4]~29_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[8] .is_wysiwyg = "true";
defparam \inst8|valor_interno[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[8]~3 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  = (\inst7|inst3|SELECTOR~0_combout  & ((\inst8|valor_interno [8]) # ((!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst4|valor_interno [8])))) # (!\inst7|inst3|SELECTOR~0_combout  & 
// (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [8])))

	.dataa(\inst7|inst3|SELECTOR~0_combout ),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [8]),
	.datad(\inst8|valor_interno [8]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[8]~3 .lut_mask = 16'hBA30;
defparam \inst7|inst5|$00000|auto_generated|result_node[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \inst7|inst1|mem~129 (
// Equation(s):
// \inst7|inst1|mem~129_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & \inst7|inst5|$00000|auto_generated|result_node[11]~0_combout )

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~129 .lut_mask = 16'h3300;
defparam \inst7|inst1|mem~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \inst7|inst1|mem~130 (
// Equation(s):
// \inst7|inst1|mem~130_combout  = (\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & (\inst7|inst1|mem~109_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datab(\inst7|inst1|mem~109_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~130 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \inst7|inst1|mem~131 (
// Equation(s):
// \inst7|inst1|mem~131_combout  = (\inst7|inst1|mem~130_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst1|mem~130_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~131 .lut_mask = 16'h3400;
defparam \inst7|inst1|mem~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \inst7|inst1|mem~132 (
// Equation(s):
// \inst7|inst1|mem~132_combout  = (!\inst7|inst4|valor_interno [7] & (\inst7|inst4|valor_interno [1] & (!\inst7|inst3|SELECTOR~2_combout  & !\inst7|inst5|$00000|auto_generated|result_node[7]~13_combout )))

	.dataa(\inst7|inst4|valor_interno [7]),
	.datab(\inst7|inst4|valor_interno [1]),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~13_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~132 .lut_mask = 16'h0004;
defparam \inst7|inst1|mem~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \inst7|inst1|mem~133 (
// Equation(s):
// \inst7|inst1|mem~133_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ) # 
// (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~133 .lut_mask = 16'h7FFA;
defparam \inst7|inst1|mem~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \inst7|inst1|mem~314 (
// Equation(s):
// \inst7|inst1|mem~314_combout  = (!\inst7|inst3|SELECTOR~2_combout  & (!\inst7|inst4|valor_interno [1] & (\inst7|inst4|valor_interno [2] & \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [1]),
	.datac(\inst7|inst4|valor_interno [2]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~314_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~314 .lut_mask = 16'h1000;
defparam \inst7|inst1|mem~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \inst7|inst1|mem~134 (
// Equation(s):
// \inst7|inst1|mem~134_combout  = (\inst7|inst1|mem~132_combout  & (((\inst7|inst1|mem~314_combout  & \inst7|inst1|mem~117_combout )) # (!\inst7|inst1|mem~133_combout ))) # (!\inst7|inst1|mem~132_combout  & (((\inst7|inst1|mem~314_combout  & 
// \inst7|inst1|mem~117_combout ))))

	.dataa(\inst7|inst1|mem~132_combout ),
	.datab(\inst7|inst1|mem~133_combout ),
	.datac(\inst7|inst1|mem~314_combout ),
	.datad(\inst7|inst1|mem~117_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~134 .lut_mask = 16'hF222;
defparam \inst7|inst1|mem~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \inst7|inst1|mem~135 (
// Equation(s):
// \inst7|inst1|mem~135_combout  = (\inst7|inst1|mem~131_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~134_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst1|mem~131_combout ),
	.datad(\inst7|inst1|mem~134_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~135 .lut_mask = 16'hF4F0;
defparam \inst7|inst1|mem~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \inst7|inst1|mem~125 (
// Equation(s):
// \inst7|inst1|mem~125_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[8]~3_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~125 .lut_mask = 16'h1000;
defparam \inst7|inst1|mem~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneive_lcell_comb \inst7|inst1|mem~126 (
// Equation(s):
// \inst7|inst1|mem~126_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  $ 
// (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// ((\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~126 .lut_mask = 16'h4620;
defparam \inst7|inst1|mem~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \inst7|inst1|mem~313 (
// Equation(s):
// \inst7|inst1|mem~313_combout  = (\inst7|inst4|valor_interno [1] & (\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))) # 
// (!\inst7|inst4|valor_interno [1] & ((\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))))

	.dataa(\inst7|inst4|valor_interno [1]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~313_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~313 .lut_mask = 16'h0DD0;
defparam \inst7|inst1|mem~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N22
cycloneive_lcell_comb \inst7|inst1|mem~121 (
// Equation(s):
// \inst7|inst1|mem~121_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~121 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N18
cycloneive_lcell_comb \inst7|inst1|mem~127 (
// Equation(s):
// \inst7|inst1|mem~127_combout  = (\inst7|inst1|mem~126_combout  & ((\inst10|Equal0~0_combout ) # ((\inst7|inst1|mem~313_combout  & \inst7|inst1|mem~121_combout )))) # (!\inst7|inst1|mem~126_combout  & (\inst7|inst1|mem~313_combout  & 
// (\inst7|inst1|mem~121_combout )))

	.dataa(\inst7|inst1|mem~126_combout ),
	.datab(\inst7|inst1|mem~313_combout ),
	.datac(\inst7|inst1|mem~121_combout ),
	.datad(\inst10|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~127 .lut_mask = 16'hEAC0;
defparam \inst7|inst1|mem~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N0
cycloneive_lcell_comb \inst7|inst1|mem~128 (
// Equation(s):
// \inst7|inst1|mem~128_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst1|mem~125_combout  & \inst7|inst1|mem~127_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(gnd),
	.datac(\inst7|inst1|mem~125_combout ),
	.datad(\inst7|inst1|mem~127_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~128 .lut_mask = 16'hA000;
defparam \inst7|inst1|mem~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \inst7|inst1|mem~136 (
// Equation(s):
// \inst7|inst1|mem~136_combout  = (\inst7|inst1|mem~128_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst1|mem~129_combout  & \inst7|inst1|mem~135_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst1|mem~129_combout ),
	.datac(\inst7|inst1|mem~135_combout ),
	.datad(\inst7|inst1|mem~128_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~136 .lut_mask = 16'hFF80;
defparam \inst7|inst1|mem~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N19
dffeas \inst7|inst2|instruccion[0] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~136_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|instruccion [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|instruccion[0] .is_wysiwyg = "true";
defparam \inst7|inst2|instruccion[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \inst7|inst3|SELECTOR~0 (
// Equation(s):
// \inst7|inst3|SELECTOR~0_combout  = (\inst7|inst2|instruccion [1] & !\inst7|inst2|instruccion [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|instruccion [1]),
	.datad(\inst7|inst2|instruccion [0]),
	.cin(gnd),
	.combout(\inst7|inst3|SELECTOR~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3|SELECTOR~0 .lut_mask = 16'h00F0;
defparam \inst7|inst3|SELECTOR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \inst8|valor_interno[6] (
	.clk(!\inst7|inst2|nCRI~q ),
	.d(gnd),
	.asdata(\inst1|Yupa[2]~39_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[6] .is_wysiwyg = "true";
defparam \inst8|valor_interno[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N11
dffeas \inst7|inst4|valor_interno[6] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[6]~21_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[6] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[6]~5 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  = (\inst7|inst3|SELECTOR~0_combout  & ((\inst8|valor_interno [6]) # ((\inst7|inst4|valor_interno [6] & !\inst7|inst3|SELECTOR~2_combout )))) # (!\inst7|inst3|SELECTOR~0_combout  & 
// (((\inst7|inst4|valor_interno [6] & !\inst7|inst3|SELECTOR~2_combout ))))

	.dataa(\inst7|inst3|SELECTOR~0_combout ),
	.datab(\inst8|valor_interno [6]),
	.datac(\inst7|inst4|valor_interno [6]),
	.datad(\inst7|inst3|SELECTOR~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[6]~5 .lut_mask = 16'h88F8;
defparam \inst7|inst5|$00000|auto_generated|result_node[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \inst7|inst1|mem~140 (
// Equation(s):
// \inst7|inst1|mem~140_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & !\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ))

	.dataa(gnd),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~140 .lut_mask = 16'h300C;
defparam \inst7|inst1|mem~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \inst7|inst1|mem~138 (
// Equation(s):
// \inst7|inst1|mem~138_combout  = (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (((\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~138 .lut_mask = 16'h0850;
defparam \inst7|inst1|mem~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \inst7|inst1|mem~139 (
// Equation(s):
// \inst7|inst1|mem~139_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & (\inst7|inst1|mem~138_combout  & \inst7|inst1|mem~137_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datac(\inst7|inst1|mem~138_combout ),
	.datad(\inst7|inst1|mem~137_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~139 .lut_mask = 16'h2000;
defparam \inst7|inst1|mem~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \inst7|inst1|mem~141 (
// Equation(s):
// \inst7|inst1|mem~141_combout  = (\inst7|inst1|mem~129_combout  & ((\inst7|inst1|mem~139_combout ) # ((\inst7|inst1|mem~140_combout  & \inst7|inst1|mem~130_combout ))))

	.dataa(\inst7|inst1|mem~140_combout ),
	.datab(\inst7|inst1|mem~130_combout ),
	.datac(\inst7|inst1|mem~139_combout ),
	.datad(\inst7|inst1|mem~129_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~141 .lut_mask = 16'hF800;
defparam \inst7|inst1|mem~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \inst7|inst1|mem~142 (
// Equation(s):
// \inst7|inst1|mem~142_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & 
// \inst7|inst1|mem~121_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~121_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~142 .lut_mask = 16'h1000;
defparam \inst7|inst1|mem~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \inst7|inst1|mem~145 (
// Equation(s):
// \inst7|inst1|mem~145_combout  = (\inst7|inst1|mem~125_combout  & ((\inst7|inst1|mem~142_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~144_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst1|mem~125_combout ),
	.datac(\inst7|inst1|mem~144_combout ),
	.datad(\inst7|inst1|mem~142_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~145 .lut_mask = 16'hCC40;
defparam \inst7|inst1|mem~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \inst7|inst1|mem~146 (
// Equation(s):
// \inst7|inst1|mem~146_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & ((\inst7|inst1|mem~141_combout ) # (\inst7|inst1|mem~145_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(gnd),
	.datac(\inst7|inst1|mem~141_combout ),
	.datad(\inst7|inst1|mem~145_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~146 .lut_mask = 16'hAAA0;
defparam \inst7|inst1|mem~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \inst7|inst2|liga[0] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~146_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|liga [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|liga[0] .is_wysiwyg = "true";
defparam \inst7|inst2|liga[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \inst7|inst1|mem~159 (
// Equation(s):
// \inst7|inst1|mem~159_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst10|Equal0~0_combout )) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & ((\inst7|inst1|mem~121_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst10|Equal0~0_combout ),
	.datac(gnd),
	.datad(\inst7|inst1|mem~121_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~159 .lut_mask = 16'hDD88;
defparam \inst7|inst1|mem~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \inst7|inst1|mem~160 (
// Equation(s):
// \inst7|inst1|mem~160_combout  = (\inst7|inst1|mem~125_combout  & (\inst7|inst1|mem~313_combout  & \inst7|inst1|mem~159_combout ))

	.dataa(\inst7|inst1|mem~125_combout ),
	.datab(\inst7|inst1|mem~313_combout ),
	.datac(gnd),
	.datad(\inst7|inst1|mem~159_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~160 .lut_mask = 16'h8800;
defparam \inst7|inst1|mem~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneive_lcell_comb \inst7|inst1|mem~115 (
// Equation(s):
// \inst7|inst1|mem~115_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ) # 
// ((\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ) # (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~115 .lut_mask = 16'h7FFE;
defparam \inst7|inst1|mem~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \inst7|inst1|mem~310 (
// Equation(s):
// \inst7|inst1|mem~310_combout  = (!\inst7|inst3|SELECTOR~2_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst4|valor_interno [1] & !\inst7|inst1|mem~115_combout )))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(\inst7|inst4|valor_interno [1]),
	.datad(\inst7|inst1|mem~115_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~310_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~310 .lut_mask = 16'h0010;
defparam \inst7|inst1|mem~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \inst7|inst1|mem~114 (
// Equation(s):
// \inst7|inst1|mem~114_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & !\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~114 .lut_mask = 16'h0088;
defparam \inst7|inst1|mem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \inst7|inst1|mem~118 (
// Equation(s):
// \inst7|inst1|mem~118_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (\inst7|inst1|mem~117_combout  & \inst7|inst1|mem~116_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst1|mem~117_combout ),
	.datad(\inst7|inst1|mem~116_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~118 .lut_mask = 16'h4000;
defparam \inst7|inst1|mem~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \inst7|inst1|mem~157 (
// Equation(s):
// \inst7|inst1|mem~157_combout  = (\inst7|inst1|mem~114_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & ((\inst7|inst1|mem~310_combout ) # (\inst7|inst1|mem~118_combout ))))

	.dataa(\inst7|inst1|mem~310_combout ),
	.datab(\inst7|inst1|mem~114_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datad(\inst7|inst1|mem~118_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~157 .lut_mask = 16'h0C08;
defparam \inst7|inst1|mem~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \inst7|inst1|mem~158 (
// Equation(s):
// \inst7|inst1|mem~158_combout  = (\inst7|inst1|mem~109_combout  & (\inst7|inst1|mem~308_combout  & (\inst7|inst1|mem~108_combout  & \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))

	.dataa(\inst7|inst1|mem~109_combout ),
	.datab(\inst7|inst1|mem~308_combout ),
	.datac(\inst7|inst1|mem~108_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~158 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \inst7|inst1|mem~161 (
// Equation(s):
// \inst7|inst1|mem~161_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & ((\inst7|inst1|mem~160_combout ) # ((\inst7|inst1|mem~157_combout ) # (\inst7|inst1|mem~158_combout ))))

	.dataa(\inst7|inst1|mem~160_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datac(\inst7|inst1|mem~157_combout ),
	.datad(\inst7|inst1|mem~158_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~161 .lut_mask = 16'hCCC8;
defparam \inst7|inst1|mem~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \inst7|inst2|prueba[0] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~161_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|prueba [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|prueba[0] .is_wysiwyg = "true";
defparam \inst7|inst2|prueba[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[0]~11 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[0]~11_combout  = (\inst7|inst2|liga [0] & (\inst7|inst2|instruccion [0] & (!\inst7|inst2|instruccion [1] & !\inst7|inst2|prueba [0])))

	.dataa(\inst7|inst2|liga [0]),
	.datab(\inst7|inst2|instruccion [0]),
	.datac(\inst7|inst2|instruccion [1]),
	.datad(\inst7|inst2|prueba [0]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[0]~11 .lut_mask = 16'h0008;
defparam \inst7|inst5|$00000|auto_generated|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[0]~12 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout ) # ((!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst4|valor_interno [0]))

	.dataa(gnd),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [0]),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[0]~11_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[0]~12 .lut_mask = 16'hFF30;
defparam \inst7|inst5|$00000|auto_generated|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \inst7|inst1|mem~240 (
// Equation(s):
// \inst7|inst1|mem~240_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ 
// (!\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~240_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~240 .lut_mask = 16'h0082;
defparam \inst7|inst1|mem~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \inst7|inst1|mem~241 (
// Equation(s):
// \inst7|inst1|mem~241_combout  = (\inst7|inst1|mem~240_combout  & (\inst10|Equal0~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & !\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout )))

	.dataa(\inst7|inst1|mem~240_combout ),
	.datab(\inst10|Equal0~4_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~241_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~241 .lut_mask = 16'h0008;
defparam \inst7|inst1|mem~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \inst7|inst2|nCRI (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~241_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|nCRI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|nCRI .is_wysiwyg = "true";
defparam \inst7|inst2|nCRI .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N25
dffeas \inst8|valor_interno[5] (
	.clk(!\inst7|inst2|nCRI~q ),
	.d(gnd),
	.asdata(\inst1|Yupa[1]~44_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[5] .is_wysiwyg = "true";
defparam \inst8|valor_interno[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N9
dffeas \inst7|inst4|valor_interno[5] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[5]~19_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[5] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[5]~6 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  = (\inst8|valor_interno [5] & ((\inst7|inst3|SELECTOR~0_combout ) # ((!\inst7|inst3|SELECTOR~2_combout  & \inst7|inst4|valor_interno [5])))) # (!\inst8|valor_interno [5] & 
// (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [5])))

	.dataa(\inst8|valor_interno [5]),
	.datab(\inst7|inst3|SELECTOR~2_combout ),
	.datac(\inst7|inst4|valor_interno [5]),
	.datad(\inst7|inst3|SELECTOR~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[5]~6 .lut_mask = 16'hBA30;
defparam \inst7|inst5|$00000|auto_generated|result_node[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \inst7|inst1|mem~119 (
// Equation(s):
// \inst7|inst1|mem~119_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst1|mem~114_combout  & ((\inst7|inst1|mem~118_combout ) # (\inst7|inst1|mem~310_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst1|mem~118_combout ),
	.datac(\inst7|inst1|mem~114_combout ),
	.datad(\inst7|inst1|mem~310_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~119 .lut_mask = 16'hA080;
defparam \inst7|inst1|mem~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \inst7|inst1|mem~110 (
// Equation(s):
// \inst7|inst1|mem~110_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst1|mem~109_combout  & (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & \inst7|inst1|mem~108_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst1|mem~109_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datad(\inst7|inst1|mem~108_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~110 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N30
cycloneive_lcell_comb \inst7|inst1|mem~112 (
// Equation(s):
// \inst7|inst1|mem~112_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & !\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datac(gnd),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~112 .lut_mask = 16'h0022;
defparam \inst7|inst1|mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \inst7|inst1|mem~113 (
// Equation(s):
// \inst7|inst1|mem~113_combout  = (\inst7|inst1|mem~110_combout  & ((\inst7|inst1|mem~308_combout ) # ((\inst7|inst1|mem~309_combout  & \inst7|inst1|mem~112_combout ))))

	.dataa(\inst7|inst1|mem~110_combout ),
	.datab(\inst7|inst1|mem~309_combout ),
	.datac(\inst7|inst1|mem~112_combout ),
	.datad(\inst7|inst1|mem~308_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~113 .lut_mask = 16'hAA80;
defparam \inst7|inst1|mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneive_lcell_comb \inst7|inst1|mem~311 (
// Equation(s):
// \inst7|inst1|mem~311_combout  = (!\inst7|inst3|SELECTOR~2_combout  & (\inst7|inst4|valor_interno [1] & (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  $ (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))))

	.dataa(\inst7|inst3|SELECTOR~2_combout ),
	.datab(\inst7|inst4|valor_interno [1]),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~311_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~311 .lut_mask = 16'h4004;
defparam \inst7|inst1|mem~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneive_lcell_comb \inst7|inst1|mem~122 (
// Equation(s):
// \inst7|inst1|mem~122_combout  = (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout  & (\inst7|inst1|mem~121_combout  & \inst7|inst1|mem~116_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.datab(gnd),
	.datac(\inst7|inst1|mem~121_combout ),
	.datad(\inst7|inst1|mem~116_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~122 .lut_mask = 16'hA000;
defparam \inst7|inst1|mem~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N10
cycloneive_lcell_comb \inst7|inst1|mem~123 (
// Equation(s):
// \inst7|inst1|mem~123_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (((\inst7|inst1|mem~122_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & (\inst7|inst1|mem~311_combout  & 
// ((\inst10|Equal0~0_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst1|mem~311_combout ),
	.datac(\inst7|inst1|mem~122_combout ),
	.datad(\inst10|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~123 .lut_mask = 16'hE4A0;
defparam \inst7|inst1|mem~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N2
cycloneive_lcell_comb \inst7|inst1|mem~312 (
// Equation(s):
// \inst7|inst1|mem~312_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & 
// \inst7|inst1|mem~123_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datad(\inst7|inst1|mem~123_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~312_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~312 .lut_mask = 16'h0100;
defparam \inst7|inst1|mem~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \inst7|inst1|mem~124 (
// Equation(s):
// \inst7|inst1|mem~124_combout  = (\inst7|inst1|mem~113_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & ((\inst7|inst1|mem~119_combout ) # (\inst7|inst1|mem~312_combout ))))

	.dataa(\inst7|inst1|mem~119_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datac(\inst7|inst1|mem~113_combout ),
	.datad(\inst7|inst1|mem~312_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~124 .lut_mask = 16'hF3F2;
defparam \inst7|inst1|mem~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N15
dffeas \inst7|inst2|instruccion[1] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|mem~124_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|instruccion [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|instruccion[1] .is_wysiwyg = "true";
defparam \inst7|inst2|instruccion[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \inst7|inst3|SELECTOR~1 (
// Equation(s):
// \inst7|inst3|SELECTOR~1_combout  = (\inst7|inst2|liga [0]) # ((!\inst7|inst2|RA [2] & (!\inst7|inst2|RA [0] & !\AUX|data_out [15])))

	.dataa(\inst7|inst2|RA [2]),
	.datab(\inst7|inst2|RA [0]),
	.datac(\inst7|inst2|liga [0]),
	.datad(\AUX|data_out [15]),
	.cin(gnd),
	.combout(\inst7|inst3|SELECTOR~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3|SELECTOR~1 .lut_mask = 16'hF0F1;
defparam \inst7|inst3|SELECTOR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \inst7|inst3|SELECTOR~2 (
// Equation(s):
// \inst7|inst3|SELECTOR~2_combout  = (\inst7|inst2|instruccion [0] & (((!\inst7|inst2|prueba [0] & \inst7|inst3|SELECTOR~1_combout )))) # (!\inst7|inst2|instruccion [0] & (\inst7|inst2|instruccion [1]))

	.dataa(\inst7|inst2|instruccion [1]),
	.datab(\inst7|inst2|prueba [0]),
	.datac(\inst7|inst2|instruccion [0]),
	.datad(\inst7|inst3|SELECTOR~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst3|SELECTOR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst3|SELECTOR~2 .lut_mask = 16'h3A0A;
defparam \inst7|inst3|SELECTOR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y11_N7
dffeas \inst7|inst4|valor_interno[4] (
	.clk(\CLK~input_o ),
	.d(\inst7|inst4|valor_interno[4]~17_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst4|valor_interno [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst4|valor_interno[4] .is_wysiwyg = "true";
defparam \inst7|inst4|valor_interno[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \inst8|valor_interno[4] (
	.clk(!\inst7|inst2|nCRI~q ),
	.d(gnd),
	.asdata(\inst1|Yupa[0]~49_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|valor_interno [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|valor_interno[4] .is_wysiwyg = "true";
defparam \inst8|valor_interno[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y11_N28
cycloneive_lcell_comb \inst7|inst5|$00000|auto_generated|result_node[4]~7 (
// Equation(s):
// \inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  = (\inst7|inst4|valor_interno [4] & (((\inst7|inst3|SELECTOR~0_combout  & \inst8|valor_interno [4])) # (!\inst7|inst3|SELECTOR~2_combout ))) # (!\inst7|inst4|valor_interno [4] & 
// (\inst7|inst3|SELECTOR~0_combout  & ((\inst8|valor_interno [4]))))

	.dataa(\inst7|inst4|valor_interno [4]),
	.datab(\inst7|inst3|SELECTOR~0_combout ),
	.datac(\inst7|inst3|SELECTOR~2_combout ),
	.datad(\inst8|valor_interno [4]),
	.cin(gnd),
	.combout(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|$00000|auto_generated|result_node[4]~7 .lut_mask = 16'hCE0A;
defparam \inst7|inst5|$00000|auto_generated|result_node[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \inst7|inst1|mem~163 (
// Equation(s):
// \inst7|inst1|mem~163_combout  = (\inst10|Equal0~1_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ) # (\inst7|inst1|mem~116_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(gnd),
	.datac(\inst10|Equal0~1_combout ),
	.datad(\inst7|inst1|mem~116_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~163 .lut_mask = 16'hF0A0;
defparam \inst7|inst1|mem~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \inst7|inst1|mem~164 (
// Equation(s):
// \inst7|inst1|mem~164_combout  = (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ) # ((\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout  & !\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[3]~8_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~164 .lut_mask = 16'hCC18;
defparam \inst7|inst1|mem~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \inst7|inst1|mem~165 (
// Equation(s):
// \inst7|inst1|mem~165_combout  = (\inst7|inst1|mem~111_combout  & (\inst7|inst1|mem~164_combout  & (\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datac(\inst7|inst1|mem~111_combout ),
	.datad(\inst7|inst1|mem~164_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~165 .lut_mask = 16'h6000;
defparam \inst7|inst1|mem~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \inst7|inst1|mem~166 (
// Equation(s):
// \inst7|inst1|mem~166_combout  = (\inst7|inst1|mem~163_combout  & ((\inst7|inst1|mem~165_combout ) # ((!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~162_combout )))) # (!\inst7|inst1|mem~163_combout  & 
// (\inst7|inst1|mem~165_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout )))

	.dataa(\inst7|inst1|mem~163_combout ),
	.datab(\inst7|inst1|mem~165_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datad(\inst7|inst1|mem~162_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~166 .lut_mask = 16'h8E8C;
defparam \inst7|inst1|mem~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \inst7|inst1|mem~167 (
// Equation(s):
// \inst7|inst1|mem~167_combout  = (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst1|mem~166_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & \inst7|inst5|$00000|auto_generated|result_node[5]~6_combout 
// )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(\inst7|inst1|mem~166_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~167 .lut_mask = 16'h0800;
defparam \inst7|inst1|mem~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \inst7|inst2|CC (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~167_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|CC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|CC .is_wysiwyg = "true";
defparam \inst7|inst2|CC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \inst1|Add0~43 (
// Equation(s):
// \inst1|Add0~43_combout  = \inst7|inst2|UPA [4] $ (\inst1|Add0~34 )

	.dataa(\inst7|inst2|UPA [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|Add0~34 ),
	.combout(\inst1|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~43 .lut_mask = 16'h5A5A;
defparam \inst1|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \inst1|Add0~45 (
// Equation(s):
// \inst1|Add0~45_combout  = (!\inst7|inst2|UPA [4] & \inst1|Add0~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|UPA [4]),
	.datad(\inst1|Add0~43_combout ),
	.cin(gnd),
	.combout(\inst1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~45 .lut_mask = 16'h0F00;
defparam \inst1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \inst1|Banderas[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Banderas [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Banderas[1] .is_wysiwyg = "true";
defparam \inst1|Banderas[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \inst5|inst|valor_interno (
	.clk(!\inst7|inst2|CC~q ),
	.d(gnd),
	.asdata(\inst1|Banderas [1]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst|valor_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst|valor_interno .is_wysiwyg = "true";
defparam \inst5|inst|valor_interno .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \inst7|inst1|mem~172 (
// Equation(s):
// \inst7|inst1|mem~172_combout  = (\inst10|Equal0~0_combout  & \inst7|inst1|mem~116_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst10|Equal0~0_combout ),
	.datad(\inst7|inst1|mem~116_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~172 .lut_mask = 16'hF000;
defparam \inst7|inst1|mem~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \inst7|inst1|mem~173 (
// Equation(s):
// \inst7|inst1|mem~173_combout  = (\inst7|inst1|mem~309_combout  & (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & \inst7|inst1|mem~172_combout )))

	.dataa(\inst7|inst1|mem~309_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst1|mem~172_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~173 .lut_mask = 16'h8000;
defparam \inst7|inst1|mem~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \inst7|inst1|mem~174 (
// Equation(s):
// \inst7|inst1|mem~174_combout  = (\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout  & ((\inst7|inst1|mem~173_combout ) # ((\inst7|inst1|mem~157_combout ) # (\inst7|inst1|mem~158_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[5]~6_combout ),
	.datab(\inst7|inst1|mem~173_combout ),
	.datac(\inst7|inst1|mem~157_combout ),
	.datad(\inst7|inst1|mem~158_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~174 .lut_mask = 16'hAAA8;
defparam \inst7|inst1|mem~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \inst7|inst2|CV (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|inst1|mem~174_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|CV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|CV .is_wysiwyg = "true";
defparam \inst7|inst2|CV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \inst7|inst1|mem~170 (
// Equation(s):
// \inst7|inst1|mem~170_combout  = (\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (((!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ) # (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout )) # 
// (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ) # 
// ((\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ) # (\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~170 .lut_mask = 16'h7FFE;
defparam \inst7|inst1|mem~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \inst7|inst1|mem~169 (
// Equation(s):
// \inst7|inst1|mem~169_combout  = (\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout  & \inst7|inst1|mem~168_combout )

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[6]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst7|inst1|mem~168_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~169 .lut_mask = 16'hAA00;
defparam \inst7|inst1|mem~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \inst7|inst1|mem~171 (
// Equation(s):
// \inst7|inst1|mem~171_combout  = (\inst7|inst1|mem~169_combout  & ((\inst7|inst1|mem~118_combout ) # ((!\inst7|inst1|mem~170_combout  & \inst7|inst1|mem~132_combout ))))

	.dataa(\inst7|inst1|mem~170_combout ),
	.datab(\inst7|inst1|mem~132_combout ),
	.datac(\inst7|inst1|mem~118_combout ),
	.datad(\inst7|inst1|mem~169_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~171 .lut_mask = 16'hF400;
defparam \inst7|inst1|mem~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \inst7|inst2|B2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~171_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|B2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|B2 .is_wysiwyg = "true";
defparam \inst7|inst2|B2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneive_lcell_comb \inst5|inst9|output~0 (
// Equation(s):
// \inst5|inst9|output~0_combout  = (!\inst7|inst2|B2~q  & \inst1|Banderas [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst2|B2~q ),
	.datad(\inst1|Banderas [1]),
	.cin(gnd),
	.combout(\inst5|inst9|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst9|output~0 .lut_mask = 16'h0F00;
defparam \inst5|inst9|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N25
dffeas \inst5|inst1|valor_interno (
	.clk(!\inst7|inst2|CV~q ),
	.d(\inst5|inst9|output~0_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst1|valor_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst1|valor_interno .is_wysiwyg = "true";
defparam \inst5|inst1|valor_interno .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \inst7|inst2|CZ (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|inst1|mem~174_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|CZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|CZ .is_wysiwyg = "true";
defparam \inst7|inst2|CZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \inst7|inst1|mem~175 (
// Equation(s):
// \inst7|inst1|mem~175_combout  = (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & 
// \inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ))) # (!\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & 
// (\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout  & !\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~175 .lut_mask = 16'h0810;
defparam \inst7|inst1|mem~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \inst7|inst1|mem~317 (
// Equation(s):
// \inst7|inst1|mem~317_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & (\inst7|inst1|mem~175_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & 
// !\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datab(\inst7|inst1|mem~175_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~317_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~317 .lut_mask = 16'h0004;
defparam \inst7|inst1|mem~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \inst7|inst1|mem~178 (
// Equation(s):
// \inst7|inst1|mem~178_combout  = (\inst7|inst1|mem~169_combout  & ((\inst7|inst1|mem~317_combout ) # ((\inst7|inst1|mem~177_combout  & !\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ))))

	.dataa(\inst7|inst1|mem~177_combout ),
	.datab(\inst7|inst1|mem~317_combout ),
	.datac(\inst7|inst1|mem~169_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~178 .lut_mask = 16'hC0E0;
defparam \inst7|inst1|mem~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \inst7|inst2|B3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~178_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|B3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|B3 .is_wysiwyg = "true";
defparam \inst7|inst2|B3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \inst7|inst1|mem~176 (
// Equation(s):
// \inst7|inst1|mem~176_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout  & !\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[4]~7_combout ),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[0]~12_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~176 .lut_mask = 16'h0005;
defparam \inst7|inst1|mem~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \inst7|inst1|mem~179 (
// Equation(s):
// \inst7|inst1|mem~179_combout  = (\inst7|inst1|mem~176_combout  & ((\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & !\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout 
// )) # (!\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout  & (!\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout  & \inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ))))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[7]~4_combout ),
	.datab(\inst7|inst5|$00000|auto_generated|result_node[2]~9_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[1]~10_combout ),
	.datad(\inst7|inst1|mem~176_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~179 .lut_mask = 16'h1800;
defparam \inst7|inst1|mem~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \inst7|inst1|mem~180 (
// Equation(s):
// \inst7|inst1|mem~180_combout  = (\inst7|inst1|mem~169_combout  & (\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout  & ((\inst7|inst1|mem~177_combout ) # (\inst7|inst1|mem~179_combout ))))

	.dataa(\inst7|inst1|mem~177_combout ),
	.datab(\inst7|inst1|mem~179_combout ),
	.datac(\inst7|inst1|mem~169_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~180 .lut_mask = 16'hE000;
defparam \inst7|inst1|mem~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \inst7|inst2|B4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~180_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|B4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|B4 .is_wysiwyg = "true";
defparam \inst7|inst2|B4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \inst1|WideOr0~0 (
// Equation(s):
// \inst1|WideOr0~0_combout  = (\inst1|R [4]) # ((\inst1|S [4]) # ((\inst1|S [5]) # (\inst1|R [5])))

	.dataa(\inst1|R [4]),
	.datab(\inst1|S [4]),
	.datac(\inst1|S [5]),
	.datad(\inst1|R [5]),
	.cin(gnd),
	.combout(\inst1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \inst1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \inst1|WideOr0~1 (
// Equation(s):
// \inst1|WideOr0~1_combout  = (\inst7|inst2|UPA [4] & (((\inst1|WideOr0~0_combout )))) # (!\inst7|inst2|UPA [4] & ((\inst1|Add0~27_combout ) # ((\inst1|Add0~29_combout ))))

	.dataa(\inst7|inst2|UPA [4]),
	.datab(\inst1|Add0~27_combout ),
	.datac(\inst1|WideOr0~0_combout ),
	.datad(\inst1|Add0~29_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~1 .lut_mask = 16'hF5E4;
defparam \inst1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \inst1|WideOr0~2 (
// Equation(s):
// \inst1|WideOr0~2_combout  = (\inst1|Add0~42_combout ) # ((\inst1|Add0~40_combout ) # ((\inst1|Add0~39_combout ) # (\inst1|Add0~41_combout )))

	.dataa(\inst1|Add0~42_combout ),
	.datab(\inst1|Add0~40_combout ),
	.datac(\inst1|Add0~39_combout ),
	.datad(\inst1|Add0~41_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \inst1|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \inst1|WideOr0 (
// Equation(s):
// \inst1|WideOr0~combout  = (!\inst1|WideOr0~1_combout  & (!\inst1|Add0~36_combout  & (!\inst1|Add0~35_combout  & !\inst1|WideOr0~2_combout )))

	.dataa(\inst1|WideOr0~1_combout ),
	.datab(\inst1|Add0~36_combout ),
	.datac(\inst1|Add0~35_combout ),
	.datad(\inst1|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\inst1|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|WideOr0 .lut_mask = 16'h0001;
defparam \inst1|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \inst1|Banderas[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst1|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst7|inst2|nDUPA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|Banderas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|Banderas[0] .is_wysiwyg = "true";
defparam \inst1|Banderas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \ACCB|WideOr0~1 (
// Equation(s):
// \ACCB|WideOr0~1_combout  = (\ACCB|data_out [2]) # ((\ACCB|data_out [0]) # ((\ACCB|data_out [1]) # (\ACCB|data_out [3])))

	.dataa(\ACCB|data_out [2]),
	.datab(\ACCB|data_out [0]),
	.datac(\ACCB|data_out [1]),
	.datad(\ACCB|data_out [3]),
	.cin(gnd),
	.combout(\ACCB|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \ACCB|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \ACCB|WideOr0~0 (
// Equation(s):
// \ACCB|WideOr0~0_combout  = (\ACCB|data_out [6]) # ((\ACCB|data_out [5]) # ((\ACCB|data_out [7]) # (\ACCB|data_out [4])))

	.dataa(\ACCB|data_out [6]),
	.datab(\ACCB|data_out [5]),
	.datac(\ACCB|data_out [7]),
	.datad(\ACCB|data_out [4]),
	.cin(gnd),
	.combout(\ACCB|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \ACCB|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \ACCB|WideOr0 (
// Equation(s):
// \ACCB|WideOr0~combout  = (\ACCB|WideOr0~1_combout ) # (\ACCB|WideOr0~0_combout )

	.dataa(\ACCB|WideOr0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ACCB|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\ACCB|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \ACCB|WideOr0 .lut_mask = 16'hFFAA;
defparam \ACCB|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \inst5|inst10|output~0 (
// Equation(s):
// \inst5|inst10|output~0_combout  = (\inst7|inst2|B3~q  & (\inst7|inst2|B4~q )) # (!\inst7|inst2|B3~q  & ((\inst7|inst2|B4~q  & ((!\ACCB|WideOr0~combout ))) # (!\inst7|inst2|B4~q  & (\inst1|Banderas [0]))))

	.dataa(\inst7|inst2|B3~q ),
	.datab(\inst7|inst2|B4~q ),
	.datac(\inst1|Banderas [0]),
	.datad(\ACCB|WideOr0~combout ),
	.cin(gnd),
	.combout(\inst5|inst10|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst10|output~0 .lut_mask = 16'h98DC;
defparam \inst5|inst10|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \ACCA|WideOr0~1 (
// Equation(s):
// \ACCA|WideOr0~1_combout  = (\ACCA|data_out [2]) # ((\ACCA|data_out [3]) # ((\ACCA|data_out [0]) # (\ACCA|data_out [1])))

	.dataa(\ACCA|data_out [2]),
	.datab(\ACCA|data_out [3]),
	.datac(\ACCA|data_out [0]),
	.datad(\ACCA|data_out [1]),
	.cin(gnd),
	.combout(\ACCA|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \ACCA|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \ACCA|WideOr0~0 (
// Equation(s):
// \ACCA|WideOr0~0_combout  = (\ACCA|data_out [4]) # ((\ACCA|data_out [5]) # ((\ACCA|data_out [7]) # (\ACCA|data_out [6])))

	.dataa(\ACCA|data_out [4]),
	.datab(\ACCA|data_out [5]),
	.datac(\ACCA|data_out [7]),
	.datad(\ACCA|data_out [6]),
	.cin(gnd),
	.combout(\ACCA|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \ACCA|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \ACCA|WideOr0 (
// Equation(s):
// \ACCA|WideOr0~combout  = (\ACCA|WideOr0~1_combout ) # (\ACCA|WideOr0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ACCA|WideOr0~1_combout ),
	.datad(\ACCA|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\ACCA|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \ACCA|WideOr0 .lut_mask = 16'hFFF0;
defparam \ACCA|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \ZX_ZY~0 (
// Equation(s):
// \ZX_ZY~0_combout  = (!\Y|data_out [1] & (!\Y|data_out [3] & (!\Y|data_out [2] & !\Y|data_out [0])))

	.dataa(\Y|data_out [1]),
	.datab(\Y|data_out [3]),
	.datac(\Y|data_out [2]),
	.datad(\Y|data_out [0]),
	.cin(gnd),
	.combout(\ZX_ZY~0_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~0 .lut_mask = 16'h0001;
defparam \ZX_ZY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \ZX_ZY~3 (
// Equation(s):
// \ZX_ZY~3_combout  = (!\Y|data_out [14] & (!\Y|data_out [13] & (!\Y|data_out [12] & !\Y|data_out [15])))

	.dataa(\Y|data_out [14]),
	.datab(\Y|data_out [13]),
	.datac(\Y|data_out [12]),
	.datad(\Y|data_out [15]),
	.cin(gnd),
	.combout(\ZX_ZY~3_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~3 .lut_mask = 16'h0001;
defparam \ZX_ZY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \ZX_ZY~1 (
// Equation(s):
// \ZX_ZY~1_combout  = (!\Y|data_out [6] & (!\Y|data_out [7] & (!\Y|data_out [5] & !\Y|data_out [4])))

	.dataa(\Y|data_out [6]),
	.datab(\Y|data_out [7]),
	.datac(\Y|data_out [5]),
	.datad(\Y|data_out [4]),
	.cin(gnd),
	.combout(\ZX_ZY~1_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~1 .lut_mask = 16'h0001;
defparam \ZX_ZY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \ZX_ZY~2 (
// Equation(s):
// \ZX_ZY~2_combout  = (!\Y|data_out [9] & (!\Y|data_out [11] & (!\Y|data_out [10] & !\Y|data_out [8])))

	.dataa(\Y|data_out [9]),
	.datab(\Y|data_out [11]),
	.datac(\Y|data_out [10]),
	.datad(\Y|data_out [8]),
	.cin(gnd),
	.combout(\ZX_ZY~2_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~2 .lut_mask = 16'h0001;
defparam \ZX_ZY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \ZX_ZY~4 (
// Equation(s):
// \ZX_ZY~4_combout  = (\ZX_ZY~0_combout  & (\ZX_ZY~3_combout  & (\ZX_ZY~1_combout  & \ZX_ZY~2_combout )))

	.dataa(\ZX_ZY~0_combout ),
	.datab(\ZX_ZY~3_combout ),
	.datac(\ZX_ZY~1_combout ),
	.datad(\ZX_ZY~2_combout ),
	.cin(gnd),
	.combout(\ZX_ZY~4_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~4 .lut_mask = 16'h8000;
defparam \ZX_ZY~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \ZX_ZY~5 (
// Equation(s):
// \ZX_ZY~5_combout  = (!\X|data_out [12] & (!\X|data_out [13] & (!\X|data_out [14] & !\X|data_out [11])))

	.dataa(\X|data_out [12]),
	.datab(\X|data_out [13]),
	.datac(\X|data_out [14]),
	.datad(\X|data_out [11]),
	.cin(gnd),
	.combout(\ZX_ZY~5_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~5 .lut_mask = 16'h0001;
defparam \ZX_ZY~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \ZX_ZY~6 (
// Equation(s):
// \ZX_ZY~6_combout  = (!\X|data_out [10] & (!\X|data_out [0] & (!\X|data_out [9] & !\X|data_out [7])))

	.dataa(\X|data_out [10]),
	.datab(\X|data_out [0]),
	.datac(\X|data_out [9]),
	.datad(\X|data_out [7]),
	.cin(gnd),
	.combout(\ZX_ZY~6_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~6 .lut_mask = 16'h0001;
defparam \ZX_ZY~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \ZX_ZY~7 (
// Equation(s):
// \ZX_ZY~7_combout  = (!\X|data_out [4] & (!\X|data_out [3] & (!\X|data_out [6] & \ZX_ZY~6_combout )))

	.dataa(\X|data_out [4]),
	.datab(\X|data_out [3]),
	.datac(\X|data_out [6]),
	.datad(\ZX_ZY~6_combout ),
	.cin(gnd),
	.combout(\ZX_ZY~7_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~7 .lut_mask = 16'h0100;
defparam \ZX_ZY~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \ZX_ZY~8 (
// Equation(s):
// \ZX_ZY~8_combout  = (!\X|data_out [5] & (!\X|data_out [8] & (\ZX_ZY~5_combout  & \ZX_ZY~7_combout )))

	.dataa(\X|data_out [5]),
	.datab(\X|data_out [8]),
	.datac(\ZX_ZY~5_combout ),
	.datad(\ZX_ZY~7_combout ),
	.cin(gnd),
	.combout(\ZX_ZY~8_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~8 .lut_mask = 16'h1000;
defparam \ZX_ZY~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \ZX_ZY~9 (
// Equation(s):
// \ZX_ZY~9_combout  = (!\X|data_out [2] & (!\X|data_out [1] & (\ZX_ZY~8_combout  & !\inst10|data_out~combout )))

	.dataa(\X|data_out [2]),
	.datab(\X|data_out [1]),
	.datac(\ZX_ZY~8_combout ),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\ZX_ZY~9_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~9 .lut_mask = 16'h0010;
defparam \ZX_ZY~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \ZX_ZY~10 (
// Equation(s):
// \ZX_ZY~10_combout  = (\ZX_ZY~4_combout  & ((\inst10|data_out~combout ) # ((!\X|data_out [15] & \ZX_ZY~9_combout )))) # (!\ZX_ZY~4_combout  & (((!\X|data_out [15] & \ZX_ZY~9_combout ))))

	.dataa(\ZX_ZY~4_combout ),
	.datab(\inst10|data_out~combout ),
	.datac(\X|data_out [15]),
	.datad(\ZX_ZY~9_combout ),
	.cin(gnd),
	.combout(\ZX_ZY~10_combout ),
	.cout());
// synopsys translate_off
defparam \ZX_ZY~10 .lut_mask = 16'h8F88;
defparam \ZX_ZY~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \inst5|inst10|output~1 (
// Equation(s):
// \inst5|inst10|output~1_combout  = (\inst7|inst2|B3~q  & ((\inst5|inst10|output~0_combout  & ((\ZX_ZY~10_combout ))) # (!\inst5|inst10|output~0_combout  & (!\ACCA|WideOr0~combout )))) # (!\inst7|inst2|B3~q  & (\inst5|inst10|output~0_combout ))

	.dataa(\inst7|inst2|B3~q ),
	.datab(\inst5|inst10|output~0_combout ),
	.datac(\ACCA|WideOr0~combout ),
	.datad(\ZX_ZY~10_combout ),
	.cin(gnd),
	.combout(\inst5|inst10|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst10|output~1 .lut_mask = 16'hCE46;
defparam \inst5|inst10|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N21
dffeas \inst5|inst2|valor_interno (
	.clk(!\inst7|inst2|CZ~q ),
	.d(\inst5|inst10|output~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst2|valor_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst2|valor_interno .is_wysiwyg = "true";
defparam \inst5|inst2|valor_interno .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y10_N15
dffeas \inst7|inst2|CN (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst7|inst1|mem~174_combout ),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|CN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|CN .is_wysiwyg = "true";
defparam \inst7|inst2|CN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \inst5|inst11|output~0 (
// Equation(s):
// \inst5|inst11|output~0_combout  = (\inst7|inst2|B4~q  & (((\inst7|inst2|B3~q )))) # (!\inst7|inst2|B4~q  & ((\inst7|inst2|B3~q  & (\ACCA|data_out [7])) # (!\inst7|inst2|B3~q  & ((\inst1|Banderas [2])))))

	.dataa(\ACCA|data_out [7]),
	.datab(\inst7|inst2|B4~q ),
	.datac(\inst1|Banderas [2]),
	.datad(\inst7|inst2|B3~q ),
	.cin(gnd),
	.combout(\inst5|inst11|output~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst11|output~0 .lut_mask = 16'hEE30;
defparam \inst5|inst11|output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \NX_NY~0 (
// Equation(s):
// \NX_NY~0_combout  = (\inst10|data_out~combout  & ((\Y|data_out [15]))) # (!\inst10|data_out~combout  & (\X|data_out [15]))

	.dataa(\X|data_out [15]),
	.datab(gnd),
	.datac(\Y|data_out [15]),
	.datad(\inst10|data_out~combout ),
	.cin(gnd),
	.combout(\NX_NY~0_combout ),
	.cout());
// synopsys translate_off
defparam \NX_NY~0 .lut_mask = 16'hF0AA;
defparam \NX_NY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \inst5|inst11|output~1 (
// Equation(s):
// \inst5|inst11|output~1_combout  = (\inst7|inst2|B4~q  & ((\inst5|inst11|output~0_combout  & ((\NX_NY~0_combout ))) # (!\inst5|inst11|output~0_combout  & (\ACCB|data_out [7])))) # (!\inst7|inst2|B4~q  & (((\inst5|inst11|output~0_combout ))))

	.dataa(\ACCB|data_out [7]),
	.datab(\inst7|inst2|B4~q ),
	.datac(\inst5|inst11|output~0_combout ),
	.datad(\NX_NY~0_combout ),
	.cin(gnd),
	.combout(\inst5|inst11|output~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst11|output~1 .lut_mask = 16'hF838;
defparam \inst5|inst11|output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \inst5|inst3|valor_interno (
	.clk(!\inst7|inst2|CN~q ),
	.d(\inst5|inst11|output~1_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst3|valor_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst3|valor_interno .is_wysiwyg = "true";
defparam \inst5|inst3|valor_interno .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \inst7|inst1|mem~181 (
// Equation(s):
// \inst7|inst1|mem~181_combout  = (!\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  & !\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[10]~1_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~181 .lut_mask = 16'h000F;
defparam \inst7|inst1|mem~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \inst7|inst1|mem~182 (
// Equation(s):
// \inst7|inst1|mem~182_combout  = (\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (((\inst7|inst1|mem~318_combout )))) # (!\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout  & (\inst7|inst1|mem~181_combout  & 
// (\inst10|Equal0~1_combout )))

	.dataa(\inst7|inst5|$00000|auto_generated|result_node[11]~0_combout ),
	.datab(\inst7|inst1|mem~181_combout ),
	.datac(\inst10|Equal0~1_combout ),
	.datad(\inst7|inst1|mem~318_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~182 .lut_mask = 16'hEA40;
defparam \inst7|inst1|mem~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \inst7|inst1|mem~183 (
// Equation(s):
// \inst7|inst1|mem~183_combout  = (\inst7|inst1|mem~110_combout  & (\inst7|inst1|mem~182_combout  & (\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout  $ (\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ))))

	.dataa(\inst7|inst1|mem~110_combout ),
	.datab(\inst7|inst1|mem~182_combout ),
	.datac(\inst7|inst5|$00000|auto_generated|result_node[9]~2_combout ),
	.datad(\inst7|inst5|$00000|auto_generated|result_node[8]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst1|mem~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|mem~183 .lut_mask = 16'h0880;
defparam \inst7|inst1|mem~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y11_N29
dffeas \inst7|inst2|CH (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\inst7|inst1|mem~183_combout ),
	.asdata(vcc),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|inst2|CH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|inst2|CH .is_wysiwyg = "true";
defparam \inst7|inst2|CH .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \inst5|inst5|valor_interno (
	.clk(!\inst7|inst2|CH~q ),
	.d(gnd),
	.asdata(\inst1|Banderas [4]),
	.clrn(\RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst5|valor_interno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst5|valor_interno .is_wysiwyg = "true";
defparam \inst5|inst5|valor_interno .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \IRQn~input (
	.i(IRQn),
	.ibar(gnd),
	.o(\IRQn~input_o ));
// synopsys translate_off
defparam \IRQn~input .bus_hold = "false";
defparam \IRQn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \XIRQn~input (
	.i(XIRQn),
	.ibar(gnd),
	.o(\XIRQn~input_o ));
// synopsys translate_off
defparam \XIRQn~input .bus_hold = "false";
defparam \XIRQn~input .simulate_z_as = "z";
// synopsys translate_on

assign Flag_C = \Flag_C~output_o ;

assign Flag_V = \Flag_V~output_o ;

assign Flag_Z = \Flag_Z~output_o ;

assign Flag_N = \Flag_N~output_o ;

assign Flag_I = \Flag_I~output_o ;

assign Flag_H = \Flag_H~output_o ;

assign Flag_X = \Flag_X~output_o ;

assign Flag_S = \Flag_S~output_o ;

assign ACCA_D[7] = \ACCA_D[7]~output_o ;

assign ACCA_D[6] = \ACCA_D[6]~output_o ;

assign ACCA_D[5] = \ACCA_D[5]~output_o ;

assign ACCA_D[4] = \ACCA_D[4]~output_o ;

assign ACCA_D[3] = \ACCA_D[3]~output_o ;

assign ACCA_D[2] = \ACCA_D[2]~output_o ;

assign ACCA_D[1] = \ACCA_D[1]~output_o ;

assign ACCA_D[0] = \ACCA_D[0]~output_o ;

assign ACCB_D[7] = \ACCB_D[7]~output_o ;

assign ACCB_D[6] = \ACCB_D[6]~output_o ;

assign ACCB_D[5] = \ACCB_D[5]~output_o ;

assign ACCB_D[4] = \ACCB_D[4]~output_o ;

assign ACCB_D[3] = \ACCB_D[3]~output_o ;

assign ACCB_D[2] = \ACCB_D[2]~output_o ;

assign ACCB_D[1] = \ACCB_D[1]~output_o ;

assign ACCB_D[0] = \ACCB_D[0]~output_o ;

assign AP_D[15] = \AP_D[15]~output_o ;

assign AP_D[14] = \AP_D[14]~output_o ;

assign AP_D[13] = \AP_D[13]~output_o ;

assign AP_D[12] = \AP_D[12]~output_o ;

assign AP_D[11] = \AP_D[11]~output_o ;

assign AP_D[10] = \AP_D[10]~output_o ;

assign AP_D[9] = \AP_D[9]~output_o ;

assign AP_D[8] = \AP_D[8]~output_o ;

assign AP_D[7] = \AP_D[7]~output_o ;

assign AP_D[6] = \AP_D[6]~output_o ;

assign AP_D[5] = \AP_D[5]~output_o ;

assign AP_D[4] = \AP_D[4]~output_o ;

assign AP_D[3] = \AP_D[3]~output_o ;

assign AP_D[2] = \AP_D[2]~output_o ;

assign AP_D[1] = \AP_D[1]~output_o ;

assign AP_D[0] = \AP_D[0]~output_o ;

assign AUX_D[15] = \AUX_D[15]~output_o ;

assign AUX_D[14] = \AUX_D[14]~output_o ;

assign AUX_D[13] = \AUX_D[13]~output_o ;

assign AUX_D[12] = \AUX_D[12]~output_o ;

assign AUX_D[11] = \AUX_D[11]~output_o ;

assign AUX_D[10] = \AUX_D[10]~output_o ;

assign AUX_D[9] = \AUX_D[9]~output_o ;

assign AUX_D[8] = \AUX_D[8]~output_o ;

assign AUX_D[7] = \AUX_D[7]~output_o ;

assign AUX_D[6] = \AUX_D[6]~output_o ;

assign AUX_D[5] = \AUX_D[5]~output_o ;

assign AUX_D[4] = \AUX_D[4]~output_o ;

assign AUX_D[3] = \AUX_D[3]~output_o ;

assign AUX_D[2] = \AUX_D[2]~output_o ;

assign AUX_D[1] = \AUX_D[1]~output_o ;

assign AUX_D[0] = \AUX_D[0]~output_o ;

assign Debug_Q[7] = \Debug_Q[7]~output_o ;

assign Debug_Q[6] = \Debug_Q[6]~output_o ;

assign Debug_Q[5] = \Debug_Q[5]~output_o ;

assign Debug_Q[4] = \Debug_Q[4]~output_o ;

assign Debug_Q[3] = \Debug_Q[3]~output_o ;

assign Debug_Q[2] = \Debug_Q[2]~output_o ;

assign Debug_Q[1] = \Debug_Q[1]~output_o ;

assign Debug_Q[0] = \Debug_Q[0]~output_o ;

assign Debug_Yupa[7] = \Debug_Yupa[7]~output_o ;

assign Debug_Yupa[6] = \Debug_Yupa[6]~output_o ;

assign Debug_Yupa[5] = \Debug_Yupa[5]~output_o ;

assign Debug_Yupa[4] = \Debug_Yupa[4]~output_o ;

assign Debug_Yupa[3] = \Debug_Yupa[3]~output_o ;

assign Debug_Yupa[2] = \Debug_Yupa[2]~output_o ;

assign Debug_Yupa[1] = \Debug_Yupa[1]~output_o ;

assign Debug_Yupa[0] = \Debug_Yupa[0]~output_o ;

assign Edo_Pres[11] = \Edo_Pres[11]~output_o ;

assign Edo_Pres[10] = \Edo_Pres[10]~output_o ;

assign Edo_Pres[9] = \Edo_Pres[9]~output_o ;

assign Edo_Pres[8] = \Edo_Pres[8]~output_o ;

assign Edo_Pres[7] = \Edo_Pres[7]~output_o ;

assign Edo_Pres[6] = \Edo_Pres[6]~output_o ;

assign Edo_Pres[5] = \Edo_Pres[5]~output_o ;

assign Edo_Pres[4] = \Edo_Pres[4]~output_o ;

assign Edo_Pres[3] = \Edo_Pres[3]~output_o ;

assign Edo_Pres[2] = \Edo_Pres[2]~output_o ;

assign Edo_Pres[1] = \Edo_Pres[1]~output_o ;

assign Edo_Pres[0] = \Edo_Pres[0]~output_o ;

assign PC_D[15] = \PC_D[15]~output_o ;

assign PC_D[14] = \PC_D[14]~output_o ;

assign PC_D[13] = \PC_D[13]~output_o ;

assign PC_D[12] = \PC_D[12]~output_o ;

assign PC_D[11] = \PC_D[11]~output_o ;

assign PC_D[10] = \PC_D[10]~output_o ;

assign PC_D[9] = \PC_D[9]~output_o ;

assign PC_D[8] = \PC_D[8]~output_o ;

assign PC_D[7] = \PC_D[7]~output_o ;

assign PC_D[6] = \PC_D[6]~output_o ;

assign PC_D[5] = \PC_D[5]~output_o ;

assign PC_D[4] = \PC_D[4]~output_o ;

assign PC_D[3] = \PC_D[3]~output_o ;

assign PC_D[2] = \PC_D[2]~output_o ;

assign PC_D[1] = \PC_D[1]~output_o ;

assign PC_D[0] = \PC_D[0]~output_o ;

assign X_D[15] = \X_D[15]~output_o ;

assign X_D[14] = \X_D[14]~output_o ;

assign X_D[13] = \X_D[13]~output_o ;

assign X_D[12] = \X_D[12]~output_o ;

assign X_D[11] = \X_D[11]~output_o ;

assign X_D[10] = \X_D[10]~output_o ;

assign X_D[9] = \X_D[9]~output_o ;

assign X_D[8] = \X_D[8]~output_o ;

assign X_D[7] = \X_D[7]~output_o ;

assign X_D[6] = \X_D[6]~output_o ;

assign X_D[5] = \X_D[5]~output_o ;

assign X_D[4] = \X_D[4]~output_o ;

assign X_D[3] = \X_D[3]~output_o ;

assign X_D[2] = \X_D[2]~output_o ;

assign X_D[1] = \X_D[1]~output_o ;

assign X_D[0] = \X_D[0]~output_o ;

assign Y_D[15] = \Y_D[15]~output_o ;

assign Y_D[14] = \Y_D[14]~output_o ;

assign Y_D[13] = \Y_D[13]~output_o ;

assign Y_D[12] = \Y_D[12]~output_o ;

assign Y_D[11] = \Y_D[11]~output_o ;

assign Y_D[10] = \Y_D[10]~output_o ;

assign Y_D[9] = \Y_D[9]~output_o ;

assign Y_D[8] = \Y_D[8]~output_o ;

assign Y_D[7] = \Y_D[7]~output_o ;

assign Y_D[6] = \Y_D[6]~output_o ;

assign Y_D[5] = \Y_D[5]~output_o ;

assign Y_D[4] = \Y_D[4]~output_o ;

assign Y_D[3] = \Y_D[3]~output_o ;

assign Y_D[2] = \Y_D[2]~output_o ;

assign Y_D[1] = \Y_D[1]~output_o ;

assign Y_D[0] = \Y_D[0]~output_o ;

endmodule
