$date
	Sun Oct 23 08:35:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#92548
b10010 !
1"
#92550
b10010 &
b10010 %
1$
#92551
0"
#92554
b1001 &
b1001 %
#92558
b11100 &
b11100 %
#92562
b1110 &
b1110 %
#92566
b111 &
b111 %
#92570
b10110 &
b10110 %
#92574
b1011 &
b1011 %
#92578
b100010 &
b100010 %
#92582
b10001 &
b10001 %
#92586
b110100 &
b110100 %
#92590
b11010 &
b11010 %
#92594
b1101 &
b1101 %
#92598
b101000 &
b101000 %
#92602
b10100 &
b10100 %
#92606
b1010 &
b1010 %
#92610
b101 &
b101 %
#92614
b10000 &
b10000 %
#92618
b1000 &
b1000 %
#92622
b100 &
b100 %
#92626
b10 &
b10 %
#92630
b1 &
1#
b1 %
#92634
b0 &
b0 %
0#
0$
#1108127
b101 !
1"
#1108130
b101 &
b101 %
1$
#1108131
0"
#1108134
b10000 &
b10000 %
#1108138
b1000 &
b1000 %
#1108142
b100 &
b100 %
#1108146
b10 &
b10 %
#1108150
b1 &
1#
b1 %
#1108154
b0 &
b0 %
0#
0$
#2086178
b10 &
b10 %
1$
b10 !
1"
#2086179
0"
#2086182
b1 &
1#
b1 %
#2086186
b0 &
b0 %
0#
0$
#4500012
