TimeQuest Timing Analyzer report for CPU
Sun Dec 13 20:39:51 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; CPU                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.1%      ;
;     Processors 3-6         ;   1.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 35.07 MHz ; 35.07 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -15.442 ; -2136.207         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.621 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -246.357                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                ;
+---------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                    ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -15.442 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.431     ; 16.009     ;
; -15.434 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.433     ; 15.999     ;
; -15.433 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.433     ; 15.998     ;
; -15.425 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.432     ; 15.991     ;
; -15.243 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.434     ; 15.807     ;
; -15.217 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.433     ; 15.782     ;
; -15.217 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.433     ; 15.782     ;
; -15.186 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.440     ; 15.744     ;
; -15.029 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[13] ; clk          ; clk         ; 1.000        ; -0.431     ; 15.596     ;
; -15.029 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[13] ; clk          ; clk         ; 1.000        ; -0.431     ; 15.596     ;
; -15.001 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[13] ; clk          ; clk         ; 1.000        ; -0.432     ; 15.567     ;
; -14.861 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[11] ; clk          ; clk         ; 1.000        ; -0.431     ; 15.428     ;
; -14.805 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[13] ; clk          ; clk         ; 1.000        ; -0.434     ; 15.369     ;
; -14.794 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[11] ; clk          ; clk         ; 1.000        ; -0.433     ; 15.359     ;
; -14.792 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[11] ; clk          ; clk         ; 1.000        ; -0.433     ; 15.357     ;
; -14.734 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[13] ; clk          ; clk         ; 1.000        ; -0.439     ; 15.293     ;
; -14.731 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[13] ; clk          ; clk         ; 1.000        ; -0.439     ; 15.290     ;
; -14.728 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[11] ; clk          ; clk         ; 1.000        ; -0.432     ; 15.294     ;
; -14.720 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[13] ; clk          ; clk         ; 1.000        ; -0.440     ; 15.278     ;
; -14.716 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[14] ; clk          ; clk         ; 1.000        ; -0.439     ; 15.275     ;
; -14.715 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[14] ; clk          ; clk         ; 1.000        ; -0.440     ; 15.273     ;
; -14.714 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[14] ; clk          ; clk         ; 1.000        ; -0.439     ; 15.273     ;
; -14.572 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[12] ; clk          ; clk         ; 1.000        ; -0.431     ; 15.139     ;
; -14.570 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[12] ; clk          ; clk         ; 1.000        ; -0.431     ; 15.137     ;
; -14.516 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[11] ; clk          ; clk         ; 1.000        ; -0.441     ; 15.073     ;
; -14.516 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[11] ; clk          ; clk         ; 1.000        ; -0.441     ; 15.073     ;
; -14.512 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[11] ; clk          ; clk         ; 1.000        ; -0.441     ; 15.069     ;
; -14.504 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[14] ; clk          ; clk         ; 1.000        ; -0.437     ; 15.065     ;
; -14.453 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[12] ; clk          ; clk         ; 1.000        ; -0.430     ; 15.021     ;
; -14.452 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[12] ; clk          ; clk         ; 1.000        ; -0.430     ; 15.020     ;
; -14.435 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[13] ; clk          ; clk         ; 1.000        ; -0.438     ; 14.995     ;
; -14.435 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[13] ; clk          ; clk         ; 1.000        ; -0.438     ; 14.995     ;
; -14.420 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.076     ; 15.342     ;
; -14.418 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[14] ; clk          ; clk         ; 1.000        ; -0.439     ; 14.977     ;
; -14.417 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[14] ; clk          ; clk         ; 1.000        ; -0.439     ; 14.976     ;
; -14.412 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.332     ;
; -14.411 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.331     ;
; -14.407 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[10] ; clk          ; clk         ; 1.000        ; -0.431     ; 14.974     ;
; -14.403 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.077     ; 15.324     ;
; -14.384 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[8]  ; clk          ; clk         ; 1.000        ; -0.430     ; 14.952     ;
; -14.384 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[8]  ; clk          ; clk         ; 1.000        ; -0.430     ; 14.952     ;
; -14.383 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[10] ; clk          ; clk         ; 1.000        ; -0.430     ; 14.951     ;
; -14.381 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[10] ; clk          ; clk         ; 1.000        ; -0.430     ; 14.949     ;
; -14.339 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[14] ; clk          ; clk         ; 1.000        ; -0.434     ; 14.903     ;
; -14.338 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[8]  ; clk          ; clk         ; 1.000        ; -0.431     ; 14.905     ;
; -14.333 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[12] ; clk          ; clk         ; 1.000        ; -0.434     ; 14.897     ;
; -14.306 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[12] ; clk          ; clk         ; 1.000        ; -0.432     ; 14.872     ;
; -14.221 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.079     ; 15.140     ;
; -14.195 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.115     ;
; -14.195 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.115     ;
; -14.180 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[10] ; clk          ; clk         ; 1.000        ; -0.434     ; 14.744     ;
; -14.173 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[15] ; clk          ; clk         ; 1.000        ; -0.439     ; 14.732     ;
; -14.164 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.085     ; 15.077     ;
; -14.131 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[14] ; clk          ; clk         ; 1.000        ; -0.433     ; 14.696     ;
; -14.128 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[14] ; clk          ; clk         ; 1.000        ; -0.433     ; 14.693     ;
; -14.107 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.078     ; 15.027     ;
; -14.099 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 15.017     ;
; -14.098 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 15.016     ;
; -14.090 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.079     ; 15.009     ;
; -14.089 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[10] ; clk          ; clk         ; 1.000        ; -0.432     ; 14.655     ;
; -14.060 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.078     ; 14.980     ;
; -14.052 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 14.970     ;
; -14.051 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 14.969     ;
; -14.043 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.079     ; 14.962     ;
; -14.007 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[13] ; clk          ; clk         ; 1.000        ; -0.076     ; 14.929     ;
; -14.007 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[13] ; clk          ; clk         ; 1.000        ; -0.076     ; 14.929     ;
; -14.001 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[12] ; clk          ; clk         ; 1.000        ; -0.440     ; 14.559     ;
; -13.979 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[13] ; clk          ; clk         ; 1.000        ; -0.077     ; 14.900     ;
; -13.952 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.082     ; 14.868     ;
; -13.944 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.084     ; 14.858     ;
; -13.943 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.084     ; 14.857     ;
; -13.935 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.083     ; 14.850     ;
; -13.926 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[10] ; clk          ; clk         ; 1.000        ; -0.441     ; 14.483     ;
; -13.925 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[10] ; clk          ; clk         ; 1.000        ; -0.441     ; 14.482     ;
; -13.920 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[9]  ; clk          ; clk         ; 1.000        ; -0.431     ; 14.487     ;
; -13.917 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[9]  ; clk          ; clk         ; 1.000        ; -0.431     ; 14.484     ;
; -13.917 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[9]  ; clk          ; clk         ; 1.000        ; -0.431     ; 14.484     ;
; -13.910 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[11] ; clk          ; clk         ; 1.000        ; -0.446     ; 14.462     ;
; -13.909 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[11] ; clk          ; clk         ; 1.000        ; -0.446     ; 14.461     ;
; -13.908 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 14.825     ;
; -13.899 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[8]  ; clk          ; clk         ; 1.000        ; -0.432     ; 14.465     ;
; -13.899 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 14.826     ;
; -13.891 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 14.816     ;
; -13.890 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 14.815     ;
; -13.882 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 14.800     ;
; -13.882 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 14.800     ;
; -13.882 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 14.808     ;
; -13.880 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 14.798     ;
; -13.872 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.082     ; 14.788     ;
; -13.871 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.082     ; 14.787     ;
; -13.863 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 14.780     ;
; -13.861 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.081     ; 14.778     ;
; -13.851 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.087     ; 14.762     ;
; -13.839 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[11] ; clk          ; clk         ; 1.000        ; -0.076     ; 14.761     ;
; -13.835 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 14.753     ;
; -13.835 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.080     ; 14.753     ;
; -13.804 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.087     ; 14.715     ;
; -13.803 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[8]  ; clk          ; clk         ; 1.000        ; -0.441     ; 14.360     ;
; -13.802 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.082     ; 14.718     ;
; -13.794 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.084     ; 14.708     ;
+---------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                               ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.621 ; cpu16:U0|cpu_cont:U1|IR[6]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.888      ;
; 0.623 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.444      ; 1.289      ;
; 0.643 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; cpu16:U0|cpu_cont:U1|PC[8]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.911      ;
; 0.656 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.923      ;
; 0.658 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.925      ;
; 0.661 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.928      ;
; 0.676 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.943      ;
; 0.781 ; cpu16:U0|cpu_cont:U1|PC[8]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.444      ; 1.447      ;
; 0.833 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.444      ; 1.499      ;
; 0.880 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[4]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.450      ; 1.552      ;
; 0.899 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.444      ; 1.565      ;
; 0.960 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.227      ;
; 0.974 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 0.984 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.252      ;
; 0.988 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.257      ;
; 0.993 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.260      ;
; 1.037 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.444      ; 1.703      ;
; 1.044 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.444      ; 1.710      ;
; 1.064 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[13] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.446      ; 1.732      ;
; 1.090 ; cpu16:U0|cpu_cont:U1|IR[4]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.356      ;
; 1.095 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.363      ;
; 1.100 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.368      ;
; 1.107 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.373      ;
; 1.110 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.377      ;
; 1.112 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.378      ;
; 1.114 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; cpu16:U0|cpu_cont:U1|IR[3]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.382      ;
; 1.119 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.119 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.122 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.785      ;
; 1.157 ; cpu16:U0|cpu_cont:U1|car[0]        ; cpu16:U0|cpu_cont:U1|car[0]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.423      ;
; 1.207 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[11] ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[10]                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 1.473      ;
; 1.215 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[7]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.446      ; 1.883      ;
; 1.221 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.488      ;
; 1.222 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.489      ;
; 1.226 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.493      ;
; 1.227 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[4]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.450      ; 1.899      ;
; 1.227 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.494      ;
; 1.232 ; cpu16:U0|cpu_cont:U1|car[1]        ; cpu16:U0|cpu_cont:U1|car[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.498      ;
; 1.232 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.498      ;
; 1.232 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[13] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.446      ; 1.900      ;
; 1.233 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[5]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.896      ;
; 1.233 ; cpu16:U0|cpu_cont:U1|car[7]        ; cpu16:U0|cpu_cont:U1|car[7]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.499      ;
; 1.235 ; cpu16:U0|cpu_cont:U1|car[4]        ; cpu16:U0|cpu_cont:U1|car[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.501      ;
; 1.236 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.503      ;
; 1.238 ; cpu16:U0|cpu_cont:U1|car[6]        ; cpu16:U0|cpu_cont:U1|car[6]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.504      ;
; 1.240 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.508      ;
; 1.245 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.512      ;
; 1.271 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[6]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.446      ; 1.939      ;
; 1.276 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[11] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.454      ; 1.952      ;
; 1.304 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[10] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.454      ; 1.980      ;
; 1.314 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[3]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.450      ; 1.986      ;
; 1.323 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.444      ; 1.989      ;
; 1.347 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.614      ;
; 1.350 ; cpu16:U0|cpu_cont:U1|IR[2]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.609      ;
; 1.352 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.619      ;
; 1.356 ; cpu16:U0|cpu_cont:U1|IR[7]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.085      ; 1.627      ;
; 1.356 ; cpu16:U0|cpu_cont:U1|IR[12]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 1.620      ;
; 1.362 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.629      ;
; 1.367 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.634      ;
; 1.373 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[10] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.454      ; 2.049      ;
; 1.377 ; cpu16:U0|cpu_cont:U1|IR[9]         ; cpu16:U0|cpu_cont:U1|car[0]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 1.641      ;
; 1.383 ; cpu16:U0|cpu_cont:U1|IR[8]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.085      ; 1.654      ;
; 1.387 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[8]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.454      ; 2.063      ;
; 1.390 ; cpu16:U0|cpu_cont:U1|IR[11]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 1.654      ;
; 1.396 ; cpu16:U0|cpu_cont:U1|IR[10]        ; cpu16:U0|cpu_cont:U1|car[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 1.660      ;
; 1.425 ; cpu16:U0|cpu_cont:U1|car[1]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.691      ;
; 1.429 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[8]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.454      ; 2.105      ;
; 1.442 ; cpu16:U0|cpu_cont:U1|car[4]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.708      ;
; 1.445 ; cpu16:U0|cpu_cont:U1|car[0]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.711      ;
; 1.511 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.448      ; 2.181      ;
; 1.514 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[9]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.453      ; 2.189      ;
; 1.531 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[2]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.442      ; 2.195      ;
; 1.549 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.815      ;
; 1.550 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.448      ; 2.220      ;
; 1.550 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.816      ;
; 1.552 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|car[6]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.818      ;
; 1.558 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[3]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.450      ; 2.230      ;
; 1.568 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.834      ;
; 1.569 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.835      ;
; 1.569 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.835      ;
; 1.570 ; cpu16:U0|cpu_cont:U1|car[0]        ; cpu16:U0|cpu_cont:U1|car[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.836      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 38.21 MHz ; 38.21 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -14.127 ; -1940.523        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.567 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -246.181                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                 ;
+---------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                    ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.127 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.386     ; 14.740     ;
; -14.116 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.387     ; 14.728     ;
; -14.116 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.387     ; 14.728     ;
; -14.109 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.387     ; 14.721     ;
; -13.929 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.389     ; 14.539     ;
; -13.908 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.388     ; 14.519     ;
; -13.907 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.388     ; 14.518     ;
; -13.873 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.395     ; 14.477     ;
; -13.737 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[13] ; clk          ; clk         ; 1.000        ; -0.386     ; 14.350     ;
; -13.737 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[13] ; clk          ; clk         ; 1.000        ; -0.386     ; 14.350     ;
; -13.715 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[13] ; clk          ; clk         ; 1.000        ; -0.387     ; 14.327     ;
; -13.550 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[11] ; clk          ; clk         ; 1.000        ; -0.386     ; 14.163     ;
; -13.521 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[13] ; clk          ; clk         ; 1.000        ; -0.389     ; 14.131     ;
; -13.499 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[11] ; clk          ; clk         ; 1.000        ; -0.388     ; 14.110     ;
; -13.498 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[11] ; clk          ; clk         ; 1.000        ; -0.388     ; 14.109     ;
; -13.458 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[13] ; clk          ; clk         ; 1.000        ; -0.394     ; 14.063     ;
; -13.455 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[13] ; clk          ; clk         ; 1.000        ; -0.394     ; 14.060     ;
; -13.449 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[14] ; clk          ; clk         ; 1.000        ; -0.395     ; 14.053     ;
; -13.449 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[14] ; clk          ; clk         ; 1.000        ; -0.394     ; 14.054     ;
; -13.446 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[14] ; clk          ; clk         ; 1.000        ; -0.394     ; 14.051     ;
; -13.444 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[13] ; clk          ; clk         ; 1.000        ; -0.395     ; 14.048     ;
; -13.436 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[11] ; clk          ; clk         ; 1.000        ; -0.387     ; 14.048     ;
; -13.282 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[12] ; clk          ; clk         ; 1.000        ; -0.385     ; 13.896     ;
; -13.280 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[12] ; clk          ; clk         ; 1.000        ; -0.385     ; 13.894     ;
; -13.260 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[14] ; clk          ; clk         ; 1.000        ; -0.391     ; 13.868     ;
; -13.242 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.069     ; 14.172     ;
; -13.234 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[11] ; clk          ; clk         ; 1.000        ; -0.396     ; 13.837     ;
; -13.234 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[11] ; clk          ; clk         ; 1.000        ; -0.396     ; 13.837     ;
; -13.231 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[11] ; clk          ; clk         ; 1.000        ; -0.395     ; 13.835     ;
; -13.231 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.070     ; 14.160     ;
; -13.231 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.070     ; 14.160     ;
; -13.224 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.070     ; 14.153     ;
; -13.182 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[12] ; clk          ; clk         ; 1.000        ; -0.385     ; 13.796     ;
; -13.181 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[12] ; clk          ; clk         ; 1.000        ; -0.385     ; 13.795     ;
; -13.179 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[13] ; clk          ; clk         ; 1.000        ; -0.392     ; 13.786     ;
; -13.179 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[13] ; clk          ; clk         ; 1.000        ; -0.392     ; 13.786     ;
; -13.174 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[14] ; clk          ; clk         ; 1.000        ; -0.394     ; 13.779     ;
; -13.173 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[14] ; clk          ; clk         ; 1.000        ; -0.394     ; 13.778     ;
; -13.146 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[8]  ; clk          ; clk         ; 1.000        ; -0.385     ; 13.760     ;
; -13.145 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[8]  ; clk          ; clk         ; 1.000        ; -0.385     ; 13.759     ;
; -13.107 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[8]  ; clk          ; clk         ; 1.000        ; -0.385     ; 13.721     ;
; -13.106 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[10] ; clk          ; clk         ; 1.000        ; -0.385     ; 13.720     ;
; -13.096 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[14] ; clk          ; clk         ; 1.000        ; -0.389     ; 13.706     ;
; -13.086 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[10] ; clk          ; clk         ; 1.000        ; -0.385     ; 13.700     ;
; -13.084 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[10] ; clk          ; clk         ; 1.000        ; -0.385     ; 13.698     ;
; -13.059 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[12] ; clk          ; clk         ; 1.000        ; -0.389     ; 13.669     ;
; -13.050 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[12] ; clk          ; clk         ; 1.000        ; -0.386     ; 13.663     ;
; -13.044 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 13.971     ;
; -13.023 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.951     ;
; -13.022 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.950     ;
; -12.988 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.078     ; 13.909     ;
; -12.961 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.070     ; 13.890     ;
; -12.950 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.878     ;
; -12.950 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.878     ;
; -12.943 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.871     ;
; -12.936 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[15] ; clk          ; clk         ; 1.000        ; -0.394     ; 13.541     ;
; -12.926 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.070     ; 13.855     ;
; -12.915 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.843     ;
; -12.915 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.843     ;
; -12.909 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.074     ; 13.834     ;
; -12.908 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.836     ;
; -12.905 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[14] ; clk          ; clk         ; 1.000        ; -0.387     ; 13.517     ;
; -12.902 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[14] ; clk          ; clk         ; 1.000        ; -0.387     ; 13.514     ;
; -12.898 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.075     ; 13.822     ;
; -12.898 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.075     ; 13.822     ;
; -12.891 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.075     ; 13.815     ;
; -12.884 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[10] ; clk          ; clk         ; 1.000        ; -0.389     ; 13.494     ;
; -12.852 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[13] ; clk          ; clk         ; 1.000        ; -0.069     ; 13.782     ;
; -12.852 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[13] ; clk          ; clk         ; 1.000        ; -0.069     ; 13.782     ;
; -12.830 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[13] ; clk          ; clk         ; 1.000        ; -0.070     ; 13.759     ;
; -12.804 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[10] ; clk          ; clk         ; 1.000        ; -0.387     ; 13.416     ;
; -12.800 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.063     ; 13.736     ;
; -12.793 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.071     ; 13.721     ;
; -12.789 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.064     ; 13.724     ;
; -12.789 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.064     ; 13.724     ;
; -12.782 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 13.709     ;
; -12.782 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 13.709     ;
; -12.782 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.064     ; 13.717     ;
; -12.775 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 13.702     ;
; -12.763 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 13.689     ;
; -12.751 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.074     ; 13.676     ;
; -12.742 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[12] ; clk          ; clk         ; 1.000        ; -0.394     ; 13.347     ;
; -12.742 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 13.669     ;
; -12.741 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 13.668     ;
; -12.740 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.075     ; 13.664     ;
; -12.740 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.075     ; 13.664     ;
; -12.733 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.075     ; 13.657     ;
; -12.728 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.073     ; 13.654     ;
; -12.711 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.077     ; 13.633     ;
; -12.707 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 13.634     ;
; -12.707 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.079     ; 13.627     ;
; -12.706 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.072     ; 13.633     ;
; -12.701 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[8]  ; clk          ; clk         ; 1.000        ; -0.387     ; 13.313     ;
; -12.690 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.076     ; 13.613     ;
; -12.689 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.076     ; 13.612     ;
; -12.683 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[9]  ; clk          ; clk         ; 1.000        ; -0.386     ; 13.296     ;
; -12.682 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[9]  ; clk          ; clk         ; 1.000        ; -0.385     ; 13.296     ;
; -12.680 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[9]  ; clk          ; clk         ; 1.000        ; -0.386     ; 13.293     ;
; -12.672 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.079     ; 13.592     ;
; -12.665 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[11] ; clk          ; clk         ; 1.000        ; -0.069     ; 13.595     ;
+---------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.567 ; cpu16:U0|cpu_cont:U1|IR[6]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.810      ;
; 0.588 ; cpu16:U0|cpu_cont:U1|PC[8]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.832      ;
; 0.600 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.397      ; 1.199      ;
; 0.601 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.848      ;
; 0.620 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.863      ;
; 0.758 ; cpu16:U0|cpu_cont:U1|PC[8]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.397      ; 1.356      ;
; 0.759 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.397      ; 1.357      ;
; 0.794 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[4]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.396      ;
; 0.833 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.397      ; 1.431      ;
; 0.876 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.119      ;
; 0.886 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.129      ;
; 0.889 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.134      ;
; 0.893 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.136      ;
; 0.900 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.143      ;
; 0.900 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.143      ;
; 0.904 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.147      ;
; 0.936 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.397      ; 1.534      ;
; 0.985 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.228      ;
; 0.986 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.397      ; 1.584      ;
; 0.989 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.233      ;
; 0.996 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; cpu16:U0|cpu_cont:U1|IR[4]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 1.240      ;
; 0.999 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.244      ;
; 1.003 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.246      ;
; 1.009 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[13] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.398      ; 1.608      ;
; 1.010 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.253      ;
; 1.013 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.393      ; 1.607      ;
; 1.014 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.257      ;
; 1.016 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.258      ;
; 1.019 ; cpu16:U0|cpu_cont:U1|IR[3]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 1.261      ;
; 1.020 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.262      ;
; 1.058 ; cpu16:U0|cpu_cont:U1|car[0]        ; cpu16:U0|cpu_cont:U1|car[0]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.300      ;
; 1.095 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.338      ;
; 1.098 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[7]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.398      ; 1.697      ;
; 1.100 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.343      ;
; 1.102 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[11] ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[10]                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 1.345      ;
; 1.105 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[4]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.707      ;
; 1.106 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.349      ;
; 1.109 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.352      ;
; 1.111 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.354      ;
; 1.113 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.356      ;
; 1.114 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[5]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.393      ; 1.708      ;
; 1.120 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.363      ;
; 1.124 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.367      ;
; 1.127 ; cpu16:U0|cpu_cont:U1|car[1]        ; cpu16:U0|cpu_cont:U1|car[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; cpu16:U0|cpu_cont:U1|car[7]        ; cpu16:U0|cpu_cont:U1|car[7]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.369      ;
; 1.130 ; cpu16:U0|cpu_cont:U1|car[4]        ; cpu16:U0|cpu_cont:U1|car[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.372      ;
; 1.132 ; cpu16:U0|cpu_cont:U1|car[6]        ; cpu16:U0|cpu_cont:U1|car[6]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.374      ;
; 1.132 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[13] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.398      ; 1.731      ;
; 1.144 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[6]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.398      ; 1.743      ;
; 1.195 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.397      ; 1.793      ;
; 1.205 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.448      ;
; 1.209 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[11] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.406      ; 1.816      ;
; 1.216 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.459      ;
; 1.219 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.462      ;
; 1.222 ; cpu16:U0|cpu_cont:U1|IR[9]         ; cpu16:U0|cpu_cont:U1|car[0]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.069      ; 1.462      ;
; 1.224 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[10] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.406      ; 1.831      ;
; 1.226 ; cpu16:U0|cpu_cont:U1|IR[2]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.065      ; 1.462      ;
; 1.230 ; cpu16:U0|cpu_cont:U1|IR[12]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.069      ; 1.470      ;
; 1.230 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.473      ;
; 1.232 ; cpu16:U0|cpu_cont:U1|IR[7]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.077      ; 1.480      ;
; 1.239 ; cpu16:U0|cpu_cont:U1|IR[10]        ; cpu16:U0|cpu_cont:U1|car[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.069      ; 1.479      ;
; 1.242 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[10] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.406      ; 1.849      ;
; 1.243 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[3]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.401      ; 1.845      ;
; 1.264 ; cpu16:U0|cpu_cont:U1|IR[8]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.077      ; 1.512      ;
; 1.290 ; cpu16:U0|cpu_cont:U1|IR[11]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.069      ; 1.530      ;
; 1.292 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[8]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.405      ; 1.898      ;
; 1.299 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[8]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.405      ; 1.905      ;
; 1.301 ; cpu16:U0|cpu_cont:U1|car[1]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.543      ;
; 1.317 ; cpu16:U0|cpu_cont:U1|car[4]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.559      ;
; 1.320 ; cpu16:U0|cpu_cont:U1|car[0]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.562      ;
; 1.369 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[9]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.404      ; 1.974      ;
; 1.380 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[2]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.975      ;
; 1.399 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.001      ;
; 1.410 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.652      ;
; 1.412 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.654      ;
; 1.413 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[3]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.015      ;
; 1.417 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|car[6]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.659      ;
; 1.425 ; cpu16:U0|cpu_cont:U1|car[6]        ; cpu16:U0|cpu_cont:U1|car[7]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.667      ;
; 1.428 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.401      ; 2.030      ;
; 1.428 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.670      ;
; 1.430 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.672      ;
; 1.431 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.673      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -6.886 ; -917.985          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.255 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -200.009                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.886 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.651      ;
; -6.882 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.223     ; 7.646      ;
; -6.882 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.223     ; 7.646      ;
; -6.876 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.641      ;
; -6.783 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.223     ; 7.547      ;
; -6.781 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.546      ;
; -6.781 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.546      ;
; -6.724 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.481      ;
; -6.677 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.625      ;
; -6.673 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.040     ; 7.620      ;
; -6.673 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.040     ; 7.620      ;
; -6.667 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.615      ;
; -6.660 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[13] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.425      ;
; -6.660 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[13] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.425      ;
; -6.647 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[13] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.412      ;
; -6.598 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[11] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.363      ;
; -6.574 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.040     ; 7.521      ;
; -6.572 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.520      ;
; -6.572 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.520      ;
; -6.541 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[13] ; clk          ; clk         ; 1.000        ; -0.223     ; 7.305      ;
; -6.541 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 7.485      ;
; -6.537 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.044     ; 7.480      ;
; -6.537 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.044     ; 7.480      ;
; -6.535 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[11] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.300      ;
; -6.533 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[11] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.298      ;
; -6.531 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 7.475      ;
; -6.515 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.047     ; 7.455      ;
; -6.511 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[13] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.268      ;
; -6.508 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[13] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.265      ;
; -6.507 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[14] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.264      ;
; -6.506 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[11] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.271      ;
; -6.505 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[14] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.262      ;
; -6.503 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[14] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.260      ;
; -6.498 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[13] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.255      ;
; -6.495 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.441      ;
; -6.491 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.436      ;
; -6.491 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.436      ;
; -6.490 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 7.439      ;
; -6.486 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.434      ;
; -6.486 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.434      ;
; -6.485 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.431      ;
; -6.480 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 7.429      ;
; -6.471 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.417      ;
; -6.467 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.412      ;
; -6.467 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.412      ;
; -6.465 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.411      ;
; -6.463 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 7.407      ;
; -6.461 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.406      ;
; -6.461 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.406      ;
; -6.461 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.407      ;
; -6.459 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.044     ; 7.402      ;
; -6.459 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.044     ; 7.402      ;
; -6.455 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.401      ;
; -6.453 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 7.397      ;
; -6.451 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[13] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.399      ;
; -6.451 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[13] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.399      ;
; -6.438 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[13] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.386      ;
; -6.438 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.044     ; 7.381      ;
; -6.436 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 7.380      ;
; -6.436 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 7.380      ;
; -6.426 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[12] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.191      ;
; -6.425 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[12] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.190      ;
; -6.409 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[14] ; clk          ; clk         ; 1.000        ; -0.227     ; 7.169      ;
; -6.397 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[8]  ; clk          ; clk         ; 1.000        ; -0.221     ; 7.163      ;
; -6.396 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[8]  ; clk          ; clk         ; 1.000        ; -0.221     ; 7.162      ;
; -6.392 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.337      ;
; -6.390 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.336      ;
; -6.390 ; cpu16:U0|cpu_cont:U1|IR[1]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.336      ;
; -6.389 ; cpu16:U0|cpu_cont:U1|IR[0]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[11] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.337      ;
; -6.387 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.335      ;
; -6.385 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 7.334      ;
; -6.385 ; cpu16:U0|cpu_cont:U1|IR[4]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 7.334      ;
; -6.380 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[11] ; clk          ; clk         ; 1.000        ; -0.227     ; 7.140      ;
; -6.380 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R3[11] ; clk          ; clk         ; 1.000        ; -0.227     ; 7.140      ;
; -6.379 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R2[15] ; clk          ; clk         ; 1.000        ; -0.051     ; 7.315      ;
; -6.376 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[11] ; clk          ; clk         ; 1.000        ; -0.226     ; 7.137      ;
; -6.368 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[8]  ; clk          ; clk         ; 1.000        ; -0.222     ; 7.133      ;
; -6.368 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.313      ;
; -6.366 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.312      ;
; -6.366 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[3]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.312      ;
; -6.364 ; cpu16:U0|cpu_cont:U1|IR[5]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 7.313      ;
; -6.362 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.042     ; 7.307      ;
; -6.361 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[10] ; clk          ; clk         ; 1.000        ; -0.222     ; 7.126      ;
; -6.360 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.306      ;
; -6.360 ; cpu16:U0|cpu_cont:U1|IR[2]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.041     ; 7.306      ;
; -6.360 ; cpu16:U0|cpu_cont:U1|IR[5]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.308      ;
; -6.360 ; cpu16:U0|cpu_cont:U1|IR[5]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[15] ; clk          ; clk         ; 1.000        ; -0.039     ; 7.308      ;
; -6.360 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R1[15] ; clk          ; clk         ; 1.000        ; -0.044     ; 7.303      ;
; -6.359 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[10] ; clk          ; clk         ; 1.000        ; -0.221     ; 7.125      ;
; -6.359 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[12] ; clk          ; clk         ; 1.000        ; -0.221     ; 7.125      ;
; -6.358 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R7[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 7.302      ;
; -6.358 ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[0]                                                                                            ; cpu16:U0|cpu_dp:U0|rfile:U1|R4[15] ; clk          ; clk         ; 1.000        ; -0.043     ; 7.302      ;
; -6.357 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[12] ; clk          ; clk         ; 1.000        ; -0.221     ; 7.123      ;
; -6.356 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[10] ; clk          ; clk         ; 1.000        ; -0.221     ; 7.122      ;
; -6.356 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[14] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.113      ;
; -6.355 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[14] ; clk          ; clk         ; 1.000        ; -0.230     ; 7.112      ;
; -6.354 ; cpu16:U0|cpu_cont:U1|IR[5]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R6[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 7.303      ;
; -6.345 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[13] ; clk          ; clk         ; 1.000        ; -0.228     ; 7.104      ;
; -6.345 ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[13] ; clk          ; clk         ; 1.000        ; -0.228     ; 7.104      ;
; -6.337 ; cpu16:U0|cpu_cont:U1|IR[3]                                                                                                   ; cpu16:U0|cpu_dp:U0|rfile:U1|R5[15] ; clk          ; clk         ; 1.000        ; -0.038     ; 7.286      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.255 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.230      ; 0.589      ;
; 0.272 ; cpu16:U0|cpu_cont:U1|IR[6]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.398      ;
; 0.292 ; cpu16:U0|cpu_cont:U1|PC[8]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.299 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.428      ;
; 0.309 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[0]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.435      ;
; 0.326 ; cpu16:U0|cpu_cont:U1|PC[8]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.230      ; 0.660      ;
; 0.341 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.230      ; 0.675      ;
; 0.382 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.230      ; 0.716      ;
; 0.396 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[4]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.731      ;
; 0.438 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.230      ; 0.772      ;
; 0.442 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.230      ; 0.776      ;
; 0.442 ; cpu16:U0|cpu_cont:U1|PC[7]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.568      ;
; 0.448 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.576      ;
; 0.458 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[1]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; cpu16:U0|cpu_cont:U1|PC[6]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.589      ;
; 0.468 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[13] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.804      ;
; 0.478 ; cpu16:U0|cpu_cont:U1|IR[4]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.602      ;
; 0.489 ; cpu16:U0|cpu_cont:U1|IR[3]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.613      ;
; 0.500 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.626      ;
; 0.504 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.630      ;
; 0.509 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[15] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.840      ;
; 0.511 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.642      ;
; 0.524 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[3]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; cpu16:U0|cpu_cont:U1|car[0]        ; cpu16:U0|cpu_cont:U1|car[0]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[4]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; cpu16:U0|cpu_cont:U1|PC[4]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.655      ;
; 0.535 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[13] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.871      ;
; 0.550 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[4]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.885      ;
; 0.553 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[11] ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[10]                                                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.679      ;
; 0.562 ; cpu16:U0|cpu_cont:U1|car[7]        ; cpu16:U0|cpu_cont:U1|car[7]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.688      ;
; 0.564 ; cpu16:U0|cpu_cont:U1|car[1]        ; cpu16:U0|cpu_cont:U1|car[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.690      ;
; 0.564 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.690      ;
; 0.564 ; cpu16:U0|cpu_cont:U1|car[4]        ; cpu16:U0|cpu_cont:U1|car[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.690      ;
; 0.564 ; cpu16:U0|cpu_cont:U1|car[6]        ; cpu16:U0|cpu_cont:U1|car[6]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.690      ;
; 0.572 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[7]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.908      ;
; 0.574 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[11] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.915      ;
; 0.576 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[5]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.907      ;
; 0.577 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[6]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.915      ;
; 0.580 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; cpu16:U0|cpu_cont:U1|PC[3]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.707      ;
; 0.587 ; cpu16:U0|cpu_cont:U1|PC[5]         ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_address_reg0                ; clk          ; clk         ; 0.000        ; 0.230      ; 0.921      ;
; 0.590 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[10] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.931      ;
; 0.590 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[5]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.716      ;
; 0.591 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.717      ;
; 0.593 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[6]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; cpu16:U0|cpu_cont:U1|PC[2]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.720      ;
; 0.600 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[3]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.231      ; 0.935      ;
; 0.607 ; cpu16:U0|cpu_cont:U1|IR[7]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.047      ; 0.738      ;
; 0.609 ; cpu16:U0|cpu_cont:U1|IR[2]         ; cpu16:U0|cpu_cont:U1|PC[2]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.730      ;
; 0.609 ; cpu16:U0|cpu_cont:U1|IR[12]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.731      ;
; 0.624 ; cpu16:U0|cpu_cont:U1|IR[8]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.047      ; 0.755      ;
; 0.628 ; cpu16:U0|cpu_cont:U1|IR[11]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.750      ;
; 0.628 ; cpu16:U0|cpu_cont:U1|IR[9]         ; cpu16:U0|cpu_cont:U1|car[0]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.750      ;
; 0.628 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[10] ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.969      ;
; 0.629 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[8]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.235      ; 0.968      ;
; 0.643 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.769      ;
; 0.644 ; cpu16:U0|cpu_cont:U1|IR[10]        ; cpu16:U0|cpu_cont:U1|car[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.766      ;
; 0.646 ; cpu16:U0|cpu_cont:U1|PC[1]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.772      ;
; 0.651 ; cpu16:U0|cpu_cont:U1|car[1]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.777      ;
; 0.651 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[8]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.235      ; 0.990      ;
; 0.656 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[7]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.782      ;
; 0.659 ; cpu16:U0|cpu_cont:U1|car[4]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.785      ;
; 0.659 ; cpu16:U0|cpu_cont:U1|PC[0]         ; cpu16:U0|cpu_cont:U1|PC[8]                                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.785      ;
; 0.660 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.236      ; 1.000      ;
; 0.666 ; cpu16:U0|cpu_cont:U1|car[0]        ; cpu16:U0|cpu_cont:U1|car[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.792      ;
; 0.676 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.236      ; 1.016      ;
; 0.702 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[3]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.231      ; 1.037      ;
; 0.710 ; cpu16:U0|cpu_dp:U0|rfile:U1|R0[9]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.235      ; 1.049      ;
; 0.710 ; cpu16:U0|cpu_cont:U1|car[0]        ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.236      ; 1.050      ;
; 0.712 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.838      ;
; 0.712 ; cpu16:U0|cpu_cont:U1|car[5]        ; cpu16:U0|cpu_cont:U1|car[6]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.838      ;
; 0.712 ; cpu16:U0|cpu_cont:U1|car[3]        ; cpu16:U0|cpu_cont:U1|car[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.838      ;
; 0.721 ; cpu16:U0|cpu_dp:U0|rfile:U1|R8[2]  ; cpu16:U0|MM:U2|altsyncram:altsyncram_component|altsyncram_20i1:auto_generated|ram_block1a0~porta_datain_reg0                 ; clk          ; clk         ; 0.000        ; 0.228      ; 1.053      ;
; 0.721 ; cpu16:U0|cpu_cont:U1|car[4]        ; cpu16:U0|cpu_cont:U1|cwrom:U0|altsyncram:altsyncram_component|altsyncram_1j91:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.236      ; 1.061      ;
; 0.722 ; cpu16:U0|cpu_cont:U1|car[6]        ; cpu16:U0|cpu_cont:U1|car[7]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.848      ;
; 0.724 ; cpu16:U0|cpu_cont:U1|car[2]        ; cpu16:U0|cpu_cont:U1|car[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.850      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -15.442   ; 0.255 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -15.442   ; 0.255 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -2136.207 ; 0.0   ; 0.0      ; 0.0     ; -246.357            ;
;  clk             ; -2136.207 ; 0.000 ; N/A      ; N/A     ; -246.357            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LCD_ON        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_ON        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_ON        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_ON        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LCD_EN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RW        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 152800   ; 152      ; 17489    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 152800   ; 152      ; 17489    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 166   ; 166  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 13 20:39:49 2020
Info: Command: quartus_sta CPU -c CPU
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.442           -2136.207 clk 
Info (332146): Worst-case hold slack is 0.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.621               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -246.357 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.127           -1940.523 clk 
Info (332146): Worst-case hold slack is 0.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.567               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -246.181 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.886
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.886            -917.985 clk 
Info (332146): Worst-case hold slack is 0.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.255               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -200.009 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Sun Dec 13 20:39:51 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


