
AVRASM ver. 2.2.6  C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm Fri Oct 28 11:36:42 2016

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.0.106\avrasm\inc\m2560def.inc'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.0.106\avrasm\inc\m2560def.inc'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(12): warning: Register r30 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(55): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(1): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\delay.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(56): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\delay.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(57): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm(1): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.0.106\avrasm\inc\m2560def.inc'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm(2): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\delay.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm(111): warning: Register r27 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(57): 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm' included form here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm(249): warning: Register r27 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(57): 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm' included form here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(58): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\turntable.s'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\turntable.s(37): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(58): 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\turntable.s' included form here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(59): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\pushbuttons.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(46): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(69): macro 'lcd_setup' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(238): warning: Register r17 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(263): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(271): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(281): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(283): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(309): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(311): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(313): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(315): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(320): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(322): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(324): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(326): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(328): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(330): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(332): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(334): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(336): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(338): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(340): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(345): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(347): warning: Register r17 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(349): warning: Register r18 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(372): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(377): macro 'do_lcd_data' called here
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(25): warning: Register r16 already defined by the .DEF directive
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(384): macro 'do_lcd_data' called here
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.0.106\avrasm\inc\m2560def.inc'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(3): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.0.106\avrasm\inc\m2560def.inc'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(55): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\lcd.s(1): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\delay.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(56): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\delay.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(57): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm(1): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.0.106\avrasm\inc\m2560def.inc'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\keypad.asm(2): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\delay.asm'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(58): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\turntable.s'
C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\main.asm(59): Including file 'C:\Users\tomnlittle\Desktop\The Projec 2t\THE PROJECT 2\pushbuttons.asm'
                                 
                                 ; The program gets input from keypad and displays its ascii value on the
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; LED bar
                                 .include "m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .set ENTRY_MODE				= 0
                                 .set PAUSE_MODE				= 1
                                 .set RESUME_MODE			= 2
                                 .set FINISH_MODE			= 3
                                 
                                 .equ FREQ1					= 95 ; will generate 600 Hz
                                 .equ FREQ2					= 47 ; will generate 1200 Hz
                                 .def temp					= r30
                                 
                                 .dseg
000200                           power_level:			   .byte 1 
000201                           mode:					   .byte 1 // 0 is entry, 1 is paused, 2 is resume, 3 is finished
000202                           min_t:      			   .byte 1
000203                           sec_t:		        	   .byte 1
000204                           turntable_count:		   .byte 1
000205                           turntable_direction:	   .byte 1
                                 
000206                           led:					   .byte 1
000207                           SecondCounter:			   .byte 2               
000209                           TempCounter:               .byte 2 
00020b                           door_stat:				   .byte 1
00020c                           ub_counter:                .byte 1
00020d                           db_counter:                .byte 1
                                 
                                 
                                 .cseg
                                 .org 0x0000 
000000 940c 021e                 	jmp RESET       //NORMAL JUMP 
                                 .org INT0addr
000002 940c 01f5                 	jmp open_button
                                 .org INT1addr
000004 940c 01d8                 	jmp close_button
                                 .org OVF0addr
00002e 940c 029b                 	jmp timer_interrupt     
000030 940c 0032                 	jmp DEFAULT   
                                 
000032 9518                      DEFAULT:  reti       //return the interrupt without doing anything 
                                 
                                 .macro clear	//Clears a word 2 bytes in memory 
                                 	push r16
                                 	ldi YL, low(@0)
                                 	ldi YH, high(@0)     
                                 	ldi r16, 0
                                 	st Y+, r16
                                 	st Y, r16 
                                 	pop r16               
                                 .endmacro
                                 
000033 940c 021e                 jmp RESET
                                 
                                 .include "lcd.s"
                                 
                                 
                                 #define DELAY_ASM
                                 
                                 .equ F_CPU = 16000000
                                 .equ DELAY_A_MS = F_CPU / 4 / 1000 - 4
                                 
                                 sleep_1ms:
                                 delay_1ms:
000035 938f                      	push r24
000036 939f                      	push r25
000037 e09f                      	ldi r25, high(DELAY_A_MS)
000038 e98c                      	ldi r24, low(DELAY_A_MS)
                                 delayloop_1ms:
000039 9701                      	sbiw r25:r24, 1
00003a f7f1                      	brne delayloop_1ms
00003b 919f                      	pop r25
00003c 918f                      	pop r24
00003d 9508                      	ret
                                 
                                 sleep_5ms:
00003e dff6                      	rcall delay_1ms
00003f dff5                      	rcall delay_1ms
000040 dff4                      	rcall delay_1ms
000041 dff3                      	rcall delay_1ms
000042 dff2                      	rcall delay_1ms
000043 9508                      	ret
                                 sleep_20ms:
000044 dff9                      	rcall sleep_5ms
000045 dff8                      	rcall sleep_5ms
000046 dff7                      	rcall sleep_5ms
000047 dff6                      	rcall sleep_5ms
000048 9508                      	ret
                                 sleep_100ms:
000049 dffa                      	rcall sleep_20ms
00004a dff9                      	rcall sleep_20ms
00004b dff8                      	rcall sleep_20ms
00004c dff7                      	rcall sleep_20ms
00004d dff6                      	rcall sleep_20ms
00004e 9508                      	ret
                                 
                                 	
                                 wait_refresh:
00004f dff9                      	rcall sleep_100ms
000050 dff8                      	rcall sleep_100ms
000051 dff7                      	rcall sleep_100ms
000052 dff6                      	rcall sleep_100ms
000053 dff5                      	rcall sleep_100ms
000054 9518                      	reti
                                 #endif
                                 
                                 .equ LCD_RS = 7
                                 .equ LCD_E = 6
                                 .equ LCD_RW = 5
                                 .equ LCD_BE = 4
                                 
                                 .macro lcd_set
                                 	sbi PORTA, @0
                                 .endmacro
                                 .macro lcd_clr
                                 	cbi PORTA, @0
                                 .endmacro
                                 
                                 .macro do_lcd_command
                                 	push r16
                                 	ldi r16, @0
                                 	rcall lcd_command
                                 	rcall lcd_wait
                                 	pop r16
                                 .endmacro
                                 
                                 .macro do_lcd_data
                                 	push r16
                                 	.def led_temp = r16
                                 	mov led_temp, @0
                                 	rcall lcd_data
                                 	rcall lcd_wait
                                 	pop r16
                                 	.undef led_temp
                                 .endmacro
                                 
                                 .macro shift_over
                                 	push r17
                                 	ldi r17, @0
                                 	shift_function:
                                 		do_lcd_command 0b0000010100
                                 		dec r17
                                 		cpi r17, 1
                                 	brne shift_function
                                 	pop r17
                                 .endmacro
                                 
                                 .macro lcd_setup
                                 	push r16
                                 	.def led_temp = r16
                                 	ser led_temp
                                 	out DDRF, led_temp
                                 	out DDRA, led_temp
                                 	clr led_temp
                                 	out PORTF, led_temp
                                 	out PORTA, led_temp
                                 
                                 	do_lcd_command 0b00111000 ; //Sets the display for two lines
                                 	rcall sleep_5ms
                                 	do_lcd_command 0b00111000 ; //Sets the display for two lines
                                 	rcall sleep_1ms
                                 	do_lcd_command 0b00111000 ; //Sets the display for two lines
                                 	do_lcd_command 0b00111000 ; //Sets the display for two lines
                                 
                                 	do_lcd_command 0b00001000 ; display off?
                                 	do_lcd_command 0b00000001 ; clear display
                                 	do_lcd_command 0b00000110 ; increment, no display shift
                                 	do_lcd_command 0b00001110 ; Cursor on, bar, no blink
                                 
                                 	pop r16
                                 	.undef led_temp
                                 
                                 .endmacro
                                 
                                 lcd_command: //takes whatever is in r16 as a command
000055 bb01                      	out PORTF, r16
000056 dfde                      	rcall sleep_1ms 
000057 9a16                      	lcd_set LCD_E
000058 dfdc                      	rcall sleep_1ms
000059 9816                      	lcd_clr LCD_E
00005a dfda                      	rcall sleep_1ms
00005b 9508                      	ret
                                 
                                 lcd_data: //takes whatever is in r16 and writes it 
00005c bb01                      	out PORTF, r16
00005d 9a17                      	lcd_set LCD_RS
00005e dfd6                      	rcall sleep_1ms
00005f 9a16                      	lcd_set LCD_E
000060 dfd4                      	rcall sleep_1ms
000061 9816                      	lcd_clr LCD_E
000062 dfd2                      	rcall sleep_1ms
000063 9817                      	lcd_clr LCD_RS
000064 9508                      	ret
                                 
                                 lcd_wait:
                                 	//push r16
                                 	.def led_temp = r16
000065 2700                      	clr led_temp
000066 bb00                      	out DDRF, led_temp
000067 bb01                      	out PORTF, led_temp
000068 9a15                      	lcd_set LCD_RW
                                 lcd_wait_loop:
000069 dfcb                      	rcall sleep_1ms
00006a 9a16                      	lcd_set LCD_E
00006b dfc9                      	rcall sleep_1ms
00006c b10f                      	in led_temp, PINF
00006d 9816                      	lcd_clr LCD_E
00006e fd07                      	sbrc led_temp, 7
00006f cff9                      	rjmp lcd_wait_loop
000070 9815                      	lcd_clr LCD_RW
000071 ef0f                      	ser led_temp
000072 bb00                      	out DDRF, led_temp
                                 	//pop r16
                                 	.undef led_temp
000073 9508                      	ret
                                 
                                 write_second_line:
000074 930f
000075 ec00
000076 dfde
000077 dfed
000078 910f                      	do_lcd_command 0b11000000
000079 9508                      	ret
                                 
                                 clear_screen:
00007a 930f
00007b e001
00007c dfd8
00007d dfe7
00007e 910f                      	do_lcd_command 0b00000001
00007f 9508                      	ret
                                 
                                 go_home_lcd:
000080 930f
000081 e002
000082 dfd2
000083 dfe1
000084 910f                      	do_lcd_command 0b0000000010
000085 9508                      	ret
                                 
                                 
                                 ; int to string, puts 
                                 int_to_string: 				  ; ( str addr in x, number in r16 )						; restore x
000086 93bf                        push XH
000087 93af                        push XL
000088 938f                        push r24
000089 937f                        push r23
                                   test_numbers:
00008a 2788                        clr r24 
00008b 2777                        clr r23
                                   test_100:
00008c 3604                          cpi r16, 100
00008d f018                          brlo less_than_100
00008e 5604                            subi r16, 100
00008f 9583                            inc r24
000090 cffb                            rjmp test_100
                                   less_than_100:
000091 2388                      	tst r24
000092 f021                      	breq test_10
000093 96c0                      	  adiw r24, '0'
000094 938d                            st X+, r24
000095 e071                      	  ldi r23, 1
000096 2788                            clr r24
                                   test_10:
000097 300a                          cpi r16, 10
000098 f018                          brlo less_than_10
000099 500a                            subi r16, 10
00009a 9583                            inc r24
00009b cffb                            rjmp test_10
                                   less_than_10:
00009c 2377                          tst r23
00009d f411                      	brne add_tens
00009e 2388                          tst r24
00009f f011                          breq add_units
                                   add_tens:
0000a0 96c0                      	  adiw r24, '0'
0000a1 938d                            st X+, r24
                                   add_units:
0000a2 2f80                          mov r24, r16
0000a3 96c0                          adiw r24, '0'
0000a4 938c                          st X, r24
0000a5 917f                      	pop r23
0000a6 918f                        pop r24
0000a7 91af                        pop XL
0000a8 91bf                        pop XH
0000a9 9508                      ret
                                 
                                 door_OC:
0000aa 930f                      	push r16
0000ab 931f                      	push r17
0000ac dfd3                      	rcall go_home_lcd
0000ad dfc6                      	rcall write_second_line
0000ae 931f
0000af e110
0000b0 930f
0000b1 e104
0000b2 dfa2
0000b3 dfb1
0000b4 910f
0000b5 951a
0000b6 3011
0000b7 f7c1
0000b8 911f                      	shift_over 16		
0000b9 9110 020b                 	lds r17, door_stat
0000bb 3010                      	cpi r17, 0
0000bc f061                      	breq doorClose
0000bd 3011                      	cpi r17, 1
0000be f009                      	breq doorOpen
0000bf 9508                      	ret
                                 	
                                 	doorOpen:
0000c0 e40f                      		ldi r16, 'O'
0000c1 930f
0000c2 2f00
0000c3 df98
0000c4 dfa0
0000c5 910f                      		do_lcd_data r16
0000c6 dfb9                      		rcall go_home_lcd
0000c7 940c 00d0                 		jmp door_OC_FIN
                                 
                                 	doorClose:
0000c9 e403                      		ldi r16, 'C'
0000ca 930f
0000cb 2f00
0000cc df8f
0000cd df97
0000ce 910f                      		do_lcd_data r16
0000cf dfb0                      		rcall go_home_lcd
                                 	door_OC_FIN:
0000d0 911f                      	pop r17
0000d1 910f                      	pop r16
0000d2 9508                      	ret
                                 
                                 backlight:
0000d3 930f                      	push r16
0000d4 ef0f                      	ser r16
0000d5 9300 009a                 	sts OCR3BL, r16	; update the brightness
0000d7 910f                      	pop r16
                                 .include "delay.asm"
0000d8 9508                      
                                 #endif
                                 .include "keypad.asm"
                                 
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .include "delay.asm"
                                 
                                 #endif
                                 
                                 
                                 .def row =			r16 ; current row number
                                 .def col =			r17 ; current column number
                                 .def rmask =		r18 ; mask for current row during scan
                                 .def cmask =		r19 ; mask for current column during scan
                                 .def key_temp =		r20
                                 .def row_temp =		r21
                                 
                                 .dseg
00020e                           debounce:			.byte 1
                                 
                                 .cseg
                                 .equ PORTLDIR = 0xF0 ; PD7-4: output, PD3-0, input
                                 .equ INITCOLMASK = 0xEF ; scan from the rightmost column,
                                 .equ INITROWMASK = 0x01 ; scan from the top row
                                 .equ ROWMASK = 0x0F ; for obtaining input from Port D
                                 
                                 ; tests the keypad and calls a function on each button press
                                 ; the passed function must take an input on r16 corresponding to
                                 ;	0x0-0x9 => keypad 0-9
                                 ; 	0xA-0xD => letters A-D
                                 ;   0xE => *
                                 ;	0xF => #
                                 ; and have no return value
                                 
                                 .macro keypad_setup
                                 	push r16
                                 	clr r16
                                 	ldi r16, PORTLDIR ; PA7:4/PA3:0, out/in
                                 	sts DDRL, r16
                                 	lds r16, debounce
                                 	clr r16
                                 	sts debounce, r16
                                 	pop r16
                                 .endmacro
                                 
                                 start_keypad:
0000d9 2700                      	clr row
0000da 2711                      	clr col
0000db 2722                      	clr rmask
0000dc 2733                      	clr cmask
0000dd 2744                      	clr key_temp
0000de 2755                      	clr row_temp
                                 keypad:
0000df ee3f                      	ldi cmask, INITCOLMASK ; initial column mask
0000e0 2711                      	clr col ; initial column
                                 
0000e1 91e0 020b                 	lds temp, door_stat
0000e3 30e1                      	cpi temp, 1
0000e4 f3d1                      	breq keypad
                                 
                                 colloop:
                                 //	cpi debounceflag, 1
                                 	//breq colloop
0000e5 3014                      	cpi col, 4
0000e6 f3c1                      	breq keypad ; If all keys are scanned, repeat.
0000e7 9330 010b                 	sts PORTL, cmask ; Otherwise, scan a column.
0000e9 ef4f                      	ldi key_temp, 0xFF ; Slow down the scan operation.
                                 
                                 delay: 
0000ea 954a                      	dec key_temp
0000eb f7f1                      	brne delay
0000ec 9140 0109                 	lds key_temp, PINL ; Read PORTL
0000ee 704f                      	andi key_temp, ROWMASK ; Get the keypad output value
0000ef 304f                      	cpi key_temp, 0xF ; Check if any row is low
0000f0 f059                      	breq nextcol
                                 	; If yes, find which row is low
                                 	//ldi debounceflag, 1
0000f1 e021                      	ldi rmask, INITROWMASK ; Initialize for row check
0000f2 2700                      	clr row ; 
                                 
                                 rowloop:
                                 	//cpi debounceflag, 1
                                 	//breq rowloop
0000f3 3004                      	cpi row, 4
0000f4 f039                      	breq nextcol ; the row scan is over.
0000f5 2f54                      	mov row_temp, key_temp
0000f6 2352                      	and row_temp, rmask ; check un-masked bit
0000f7 f041                      	breq convert ; if bit is clear, the key is pressed
0000f8 9503                      	inc row ; else move to the next row
0000f9 0f22                      	lsl rmask
0000fa 940c 00f3                 	jmp rowloop
                                 
                                 nextcol: ; if row scan is over
0000fc 0f33                      	lsl cmask
0000fd 9513                      	inc col ; increase column value
0000fe 940c 00e5                 	jmp colloop ; go to the next column
                                 
                                 convert:
000100 3013                      	cpi col, 3 ; If the pressed key is in col.3
000101 f049                      	breq letters ; we have a letter
                                 	; If the key is not in col.3 and
000102 3003                      	cpi row, 3 ; If the key is in row3,
000103 f1e9                      	breq symbols ; we have a symbol or 0
000104 2f40                      	mov key_temp, row ; Otherwise we have a number in 1-9
000105 0f44                      	lsl key_temp
000106 0f40                      	add key_temp, row
000107 0f41                      	add key_temp, col ; temp1 = row*3 + col
000108 5f4f                      	subi key_temp, -1 ; Add the value of character 1
000109 940c 0170                 	jmp convert_end
                                 
                                 letters:
                                 	// 0 is entry, 1 is paused, 2 is resume, 3 is finished
                                 	//Check if button B was pressed or button A
                                 	//push r16
                                 
00010b 93bf                      	push r27
                                 	.def let_temp = r27
00010c 93cf                      	push r28
                                 
00010d 91c0 0202                 	lds r28, min_t
                                 
                                 	//cpi row, 1 nothing for B
                                 
00010f 3002                      	cpi row, 2
000110 f021                      	breq letter_C
                                 
000111 3003                      	cpi row, 3
000112 f051                      	breq letter_D
                                 
                                 
000113 940c 013c                 	jmp letters_final
                                 
                                 	letter_C:
000115 91b0 0203                 	lds let_temp, sec_t
000117 34b6                          cpi let_temp, 70
000118 f464                      	brge minus_60
000119 5eb2                      	subi let_temp, -30
00011a 93b0 0203                 	sts sec_t, let_temp
                                 	
00011c c01f                      	rjmp letters_final
                                 
                                 	letter_D:
00011d 91b0 0203                 	lds let_temp, sec_t
00011f 31be                      	cpi let_temp, 30
000120 f084                      	brlt add_60
000121 51be                      	subi let_temp, 30
000122 93b0 0203                 	sts sec_t, let_temp
                                 	
000124 c017                      	rjmp letters_final
                                 
                                 	minus_60:
000125 36c3                      	cpi r28, 99
000126 f0a9                      	breq letters_final
                                 	
000127 53bc                      	subi let_temp, 60
000128 5eb2                      	subi let_temp, -30
000129 93b0 0203                 	sts sec_t, let_temp
00012b 91b0 0202                 	lds let_temp, min_t
00012d 95b3                      	inc let_temp
00012e 93b0 0202                 	sts min_t, let_temp
000130 c00b                      	rjmp letters_final
                                 
                                 	add_60:
000131 30c0                      	cpi r28, 0
000132 f049                      	breq letters_final
000133 5cb4                      	subi let_temp, -60
000134 51be                      	subi let_temp, 30
000135 93b0 0203                 	sts sec_t, let_temp
000137 91b0 0202                 	lds let_temp, min_t
000139 95ba                      	dec let_temp
00013a 93b0 0202                 	sts min_t, let_temp
                                 
                                 	letters_final:
00013c 91cf                      	pop r28
00013d 91bf                      	pop r27
                                 	.undef let_temp
00013e df10                      	rcall wait_refresh
00013f 940c 02eb                 	jmp refresh_display
                                 	//jmp keypad
                                 
                                 symbols:
000141 3010                      	cpi col, 0 ; Check if we have a star
000142 f0a1                      	breq star
000143 3011                      	cpi col, 1 ; or if we have zero
000144 f151                      	breq zero
                                 	//What to do if hash was pressed
000145 930f                      	push r16
                                 
000146 9100 0201                 	lds r16, mode
000148 3000                      	cpi r16, ENTRY_MODE
000149 f029                      	breq symbols_reset_nums
                                 
00014a e000                      	ldi r16, ENTRY_MODE
00014b 9300 0201                 	sts mode, r16
00014d 940c 0154                 	jmp symbol_finish
                                 
                                 	symbols_reset_nums:
00014f 2700                      	clr r16
000150 9300 0202                 	sts min_t, r16
000152 9300 0203                 	sts sec_t, r16
                                 
                                 	symbol_finish:
                                 	
000154 910f                      	pop r16
                                 
000155 940c 02eb                 	jmp refresh_display
                                 	//jmp keypad
                                 
                                 star:	//change mode to resume, if min and sec are empty add one minute and start
                                 	//check if min and sec are empty
000157 93ef                      	push temp
                                 
000158 91e0 0201                 	lds temp, mode
00015a 30e2                      	cpi temp, RESUME_MODE
00015b f069                      	breq star_add_minute
                                 
00015c 91e0 0203                 	lds temp, sec_t
00015e 30e1                      	cpi temp, 1
00015f f44c                      	brge star_finish
                                 
000160 91e0 0202                 	lds temp, min_t
000162 30e1                      	cpi temp, 1
000163 f42c                      	brge star_finish
                                 
000164 e0e1                      	ldi temp, 1		//otherwise add one minute
000165 93e0 0202                 	sts min_t, temp
000167 940c 0169                 	jmp star_finish
                                 
                                 	star_add_minute:
                                 	//lds temp, min_t
                                 	//inc temp
                                 	//sts min_t, temp
                                 
                                 
                                 	star_finish:		//Start the thing moving
000169 e0e2                      	ldi temp, RESUME_MODE
00016a 93e0 0201                 	sts mode, temp
                                 
00016c 91ef                      	pop temp
                                 
00016d 940c 02eb                 	jmp refresh_display
                                 	//jmp keypad
                                 
                                 zero:
00016f e040                      	ldi key_temp, 0 ; Set to zero
                                 
                                 convert_end:
                                 	//Shift everything up 
000170 938f                      	push r24
                                 	.def r_min = r24
000171 939f                      	push r25 
                                 	.def r_sec = r25
000172 93af                      	push r26 //DUMMY
000173 93bf                      	push r27
                                 	.def counter = r27
                                 
000174 9180 0202                 	lds r_min, min_t
000176 9190 0203                 	lds r_sec, sec_t
                                 
                                 	//check if tens unit of min is set 
                                 	//overwrite it 
000178 308a                      	cpi r_min, 10
000179 f4cc                      	brge remove_top_tens_bit
                                 	convert_continue_as_normal:
                                  
00017a e0aa                      	ldi r26, 10
                                 
00017b 9f8a                      	mul r_min, r26 //moves unit minute up
00017c 2d80                      	mov r_min, r0
                                 
00017d 309a                      	cpi r_sec, 10
00017e f02c                      	brlt convert_sec
                                 
                                 	//moves upper second to to lower minute
                                 	convert_loop:
00017f 95b3                      		inc counter
000180 509a                      		subi r_sec, 10
000181 309a                      		cpi r_sec, 10
000182 f7e4                      	brge convert_loop
                                 
000183 0f8b                      	add r_min, counter
                                 
                                 	convert_sec:
                                 
                                 	//multiply up by 10
000184 9f9a                      	mul r_sec, r26
000185 2d90                      	mov r_sec, r0
                                 
                                 	//inc r_sec //ADD INTEGER HERE
                                 
000186 0f94                      	add r_sec, key_temp
                                 
                                 	
                                 
000187 9380 0202                 	sts min_t, r_min
000189 9390 0203                 	sts sec_t, r_sec	
                                 
00018b 91bf                      	pop r27
                                 	.undef counter
00018c 91af                      	pop r26
00018d 919f                      	pop r25
                                 	.undef r_sec
00018e 918f                      	pop r24
                                 	.undef r_min
                                 
00018f 2744                      	clr key_temp
000190 debe                      	rcall wait_refresh
                                 
000191 940c 02eb                 	jmp refresh_display ; Restart main loop
                                 	//jmp start_keypad
                                 
                                  remove_top_tens_bit:
                                 	
000193 508a                      	subi r24, 10
000194 308a                      	cpi r24, 10
000195 f7ec                      	brge remove_top_tens_bit
                                 
000196 940c 017a                 	jmp convert_continue_as_normal
                                 .include "turntable.s"
                                 
                                 show_turntable:
000198 930f                      	push r16
000199 931f                      	push r17
00019a dee5                      	rcall go_home_lcd 
00019b 931f
00019c e110
00019d 930f
00019e e104
00019f deb5
0001a0 dec4
0001a1 910f
0001a2 951a
0001a3 3011
0001a4 f7c1
0001a5 911f                      	shift_over 16
                                 
0001a6 9100 0204                 	lds r16, turntable_count
                                 
0001a8 3000                      	cpi r16, 0
0001a9 f031                      	breq dash
                                 	
0001aa 3001                      	cpi r16, 1
0001ab f039                      	breq b_slash
0001ac 3002                      	cpi r16, 2
0001ad f041                      	breq pipe
0001ae 3003                      	cpi r16, 3
0001af f049                      	breq f_slash
                                 
                                 	dash:
0001b0 e20d                      	ldi r16, '-'
0001b1 940c 01ba                 	jmp turn_return
                                 
                                 	b_slash:
0001b3 ea04                      	ldi r16, 0b10100100 
0001b4 940c 01ba                 	jmp turn_return
                                 
                                 	pipe:
0001b6 e70c                      	ldi r16, '|'
0001b7 940c 01ba                 	jmp turn_return
                                 
                                 	f_slash:
0001b9 e20f                      	ldi r16, '/'
                                 
                                 	turn_return:
                                 
0001ba 930f
0001bb 2f00
0001bc de9f
0001bd dea7
0001be 910f                      	do_lcd_data r16
                                 
0001bf 9100 0205                 	lds r16, turntable_direction
0001c1 3001                      	cpi r16, 1
                                 	//go clockwise, otherwise go counter
0001c2 f039                      	breq show_clockwise
                                 
0001c3 9110 0204                 	lds r17, turntable_count
0001c5 9513                      	inc r17
0001c6 3014                      	cpi r17, 4 //gets to 8 then reset
0001c7 f459                      	brne turn_no_reset 
0001c8 940c 01cf                 	jmp ccw_reset //otherwise reset
                                 
                                 	show_clockwise:
0001ca 9110 0204                 	lds r17, turntable_count
0001cc 951a                      	dec r17
0001cd 3010                      	cpi r17, 0 //gets to 0 then reset
0001ce f421                      	brne turn_no_reset
                                 
                                 	ccw_reset:
0001cf e010                      	ldi r17, 0 // RESETS THE COUNTER
0001d0 940c 01d3                 	jmp turn_no_reset
                                 	cw_reset:
0001d2 e013                      	ldi r17, 3
                                 	turn_no_reset:
0001d3 9310 0204                 	sts turntable_count, r17
                                 	
0001d5 911f                      	pop r17
0001d6 910f                      	pop r16
                                 .include "pushbuttons.asm"
0001d7 9508                      
                                 
                                 close_button:			//close door button right button PB0
                                 
0001d8 b7ef                      	in temp, SREG	
0001d9 93ef                          push temp    
0001da 930f                      	push r16
                                 
0001db e000                      	ldi r16, 0
0001dc bb04                      	out PORTG, r16
                                 	   
                                 	//cpi debounceFlag, 1		; if the button is still debouncing, ignore the interrupt
                                 	//breq END_INT0	
                                 	//ldi debounceFlag, 1		; set the debounce flag
                                 
0001dd 9100 020b                 	lds r16, door_stat
0001df 3000                      	cpi r16, 0
0001e0 f081                      	breq END_INT0
                                 
0001e1 e000                      	ldi r16, 0	// set to closed
0001e2 9300 020b                 	sts door_stat, r16
                                 
0001e4 dec5                      	rcall door_OC	// update door status
                                 
0001e5 27ee                      	clr temp
0001e6 bbe4                      	out PORTG, temp				// turn topmost LED off
                                 
                                 	
0001e7 91e0 0201                 	lds temp, mode
0001e9 30e1                      	cpi temp, 1					
0001ea f031                      	breq END_INT0
0001eb 30e0                      	cpi temp, 0					// dont start from door close if in entry mode
0001ec f021                      	breq END_INT0
                                 
0001ed e0e1                      	ldi temp, 1
0001ee 93e0 0201                 	sts mode, temp				// set mode to running
                                 
                                 
0001f0 c000                      	rjmp END_INT0
                                 
                                 END_INT0:
0001f1 910f                      	pop r16
0001f2 91ef                          pop temp
0001f3 bfef                          out SREG, temp
0001f4 9518                          reti            // Return from the interrupt.
                                 
                                 
                                 open_button:		// open door	left button PB1
0001f5 b7ef                      	in temp, SREG	
0001f6 93ef                          push temp  
0001f7 930f                      	push r16  
0001f8 e002                      	ldi r16, 2
0001f9 bb04                      	out PORTG, r16
0001fa efef                      	ser temp
0001fb b9eb                      	out PORTD, temp
                                 //	cpi debounceFlag, 1		// if the button is still debouncing, ignore the interrupt
                                 //	breq END_INT1	
                                 //	ldi debounceFlag, 1		// set the debounce flag
                                 	
0001fc 91e0 0201                 	lds temp, mode			// if finished, go back to entry mode
0001fe 30e3                      	cpi temp, 3
0001ff f0a9                      	breq backToEntry
                                 
000200 9100 020b                 	lds r16, door_stat
000202 3001                      	cpi r16, 1				// if its already open do nothing	
000203 f0b1                      	breq END_INT1
                                 
                                 //	turn_led_on
                                 
                                 	
000204 e001                      	ldi r16, 1		// change doorOpenClose variable so that its open
000205 9300 020b                 	sts door_stat, r16
                                 
000207 e000                      	ldi r16, ENTRY_MODE
000208 9300 0201                 	sts mode, r16
                                 
00020a de9f                      	rcall door_OC
00020b 91e0 0201                 	lds temp, mode			// check mode
00020d 30e1                      	cpi temp, 1				// if its running jump to pauseMode
00020e f009                      	breq changeToPause
                                 
00020f c00a                      	rjmp END_INT1
                                 
                                 changeToPause:
000210 e0e2                      	ldi temp, 2
000211 93e0 0201                 	sts mode, temp
000213 940c 021a                 	jmp END_INT1
                                 
                                 backToEntry:
000215 e0e0                      	ldi temp, 0
000216 93e0 0201                 	sts mode, temp
000218 940c 021a                 	jmp END_INT1
                                 
                                 END_INT1:
00021a 910f                      	pop r16
00021b 91ef                          pop temp
00021c bfef                          out SREG, temp
00021d 9518                          reti            // Return from the interrupt.	
                                 //.include "motor.s"
                                 
                                 RESET:	
00021e ef4f                      	ldi key_temp, low(RAMEND) ; initialize the stack
00021f bf4d                      	out SPL, key_temp
000220 e241                      	ldi key_temp, high(RAMEND)
000221 bf4e                      	out SPH, key_temp
                                 
000222 930f
000223 2700
000224 ef00
000225 9300 010a
000227 9100 020e
000229 2700
00022a 9300 020e
00022c 910f                      	keypad_setup
00022d 930f
00022e ef0f
00022f bb00
000230 b901
000231 2700
000232 bb01
000233 b902
000234 930f
000235 e308
000236 de1e
000237 de2d
000238 910f
000239 de04
00023a 930f
00023b e308
00023c de18
00023d de27
00023e 910f
00023f ddf5
000240 930f
000241 e308
000242 de12
000243 de21
000244 910f
000245 930f
000246 e308
000247 de0d
000248 de1c
000249 910f
00024a 930f
00024b e008
00024c de08
00024d de17
00024e 910f
00024f 930f
000250 e001
000251 de03
000252 de12
000253 910f
000254 930f
000255 e006
000256 ddfe
000257 de0d
000258 910f
000259 930f
00025a e00e
00025b ddf9
00025c de08
00025d 910f
00025e 910f                      	lcd_setup
                                 	//motor_setup
                                 
                                 	//buttons	ldi temp, (2<<ISC00) //set INT0 as falling edge 
00025f 93e0 0069                 	sts EICRA, temp
                                 
000261 b3ed                      	in temp, EIMSK
000262 60e1                      	ori temp, (1<<INT0)
000263 bbed                      	out EIMSK, temp
                                 
000264 e0e2                      	ldi temp, (2<<ISC00) //set INT1 as falling edge 
000265 93e0 0069                 	sts EICRA, temp
                                 
000267 b3ed                      	in temp, EIMSK
000268 60e2                      	ori temp, (1<<INT1)
000269 bbed                      	out EIMSK, temp
                                 
00026a ef0f                      	ser r16 ; PORTC is output
                                 
                                 	//out DDRC, r16	
                                 	//out PORTC, r16
                                 
00026b bb03                      	out DDRG, r16	
                                 	//out PORTG, r16
                                 
00026c 930f
00026d e0c9
00026e e0d2
00026f e000
000270 9309
000271 8308
000272 910f                      	clear TempCounter	//Clears the temp counter
000273 930f
000274 e0c7
000275 e0d2
000276 e000
000277 9309
000278 8308
000279 910f                      	clear SecondCounter	//Clears the second counter
00027a 930f
00027b e0c4
00027c e0d2
00027d e000
00027e 9309
00027f 8308
000280 910f                      	clear turntable_count
                                 	
                                 	
000281 e000                      	ldi r16, 0b00000000	//Write 0's to timer counter 
000282 bd04                      	out TCCR0A, r16		
000283 e002                      	ldi r16, 0b00000010	//Prescaler set to 8
000284 bd05                      	out TCCR0B, r16	
                                 		
000285 e001                      	ldi r16,  1<<TOIE0		// 128 microseconds it counts up
000286 9300 006e                 	sts TIMSK0, r16
                                 	/*
                                 	//motor
                                 	ldi r16, 0b00001000
                                 	sts DDRL, r16 ; Bit 3 will function as OC5A.
                                 	ldi r16, 0x4A ; the value controls the PWM duty cycle
                                 	sts OCR5AL, r16
                                 	clr r16
                                 	sts OCR5AH, r16
                                 	; Set the Timer5 to Phase Correct PWM mode.
                                 	ldi r16, (1 << CS50)
                                 	sts TCCR5B, r16
                                 	ldi r16, (1<< WGM50)|(1<<COM5A1)
                                 	sts TCCR5A, r16	*/
                                 
                                 	//rcall feedback_interrupt
000288 2700                      	clr r16
000289 2711                      	clr r17
00028a 2722                      	clr r18
00028b 2733                      	clr r19
00028c 2744                      	clr r20
00028d 2755                      	clr r21
00028e 2766                      	clr r22
00028f 2777                      	clr r23
000290 2788                      	clr r24
000291 2799                      	clr r25
000292 27aa                      	clr r26
000293 27bb                      	clr r27
000294 27cc                      	clr r28
000295 27dd                      	clr r29
000296 27ee                      	clr r30
000297 27ff                      	clr r31
                                 	
000298 9478                      	sei
                                 
000299 940c 00d9                 	jmp start_keypad
                                 
                                 timer_interrupt:
00029b b70f                      	in r16, SREG
00029c 930f                      	push r16		//Prologue starts 
00029d 93df                      	push YH			//Pushes all the pointers to the stack 
00029e 93cf                      	push YL
00029f 939f                      	push r25
0002a0 938f                      	push r24		//Prologue ends
                                 
0002a1 9180 0209                 	lds r24, TempCounter	//Loads in the value of the temp counter
0002a3 9190 020a                 	lds r25, TempCounter+1
0002a5 9601                      	adiw r25:r24,1 
                                 
0002a6 3884                      	cpi r24, low(7812)	//Check if it has reached one second 
0002a7 e10e                      	ldi r16, high(7812)
0002a8 0790                      	cpc r25, r16
                                 
0002a9 f5b1                      	brne  NotSecond
                                 
                                 	//rcall motor_time
                                 
0002aa 9100 0201                 	lds r16, mode
0002ac 3002                      	cpi r16, RESUME_MODE
0002ad f099                      	breq count_down
                                 
0002ae d040                      	rcall print_mode
                                 
0002af de23                      	rcall backlight
                                 	
                                 
                                 	timer_return:
                                 
0002b0 930f
0002b1 e0c9
0002b2 e0d2
0002b3 e000
0002b4 9309
0002b5 8308
0002b6 910f                      	clear TempCounter
                                 
0002b7 9180 0207                 	lds r24, SecondCounter
0002b9 9190 0208                 	lds r25, SecondCounter+1
0002bb 9601                      	adiw r25:r24, 1	//Increase the second counter by 1
                                 
0002bc 9380 0207                 	sts SecondCounter, r24
0002be 9390 0208                 	sts SecondCounter+1, r25
0002c0 c023                      	rjmp EndIF
                                 
                                 count_down:
0002c1 931f                      	push r17
0002c2 9110 0203                 	lds r17, sec_t
0002c4 3010                      	cpi r17, 0
0002c5 f029                      	breq deduct_minute
                                 
0002c6 5011                      	subi r17, 1
0002c7 9310 0203                 	sts sec_t, r17
                                 
0002c9 940c 02db                 	jmp count_down_return
                                 
                                 	deduct_minute:
0002cb 9110 0202                 	lds r17, min_t
0002cd 3010                      	cpi r17, 0
0002ce f041                      	breq count_down_finished
                                 
0002cf 5011                      	subi r17, 1
0002d0 9310 0202                 	sts min_t, r17
                                 	//set seconds to 59
0002d2 e31b                      	ldi r17, 59
0002d3 9310 0203                 	sts sec_t, r17
0002d5 940c 02db                 	jmp count_down_return
                                 
                                 	count_down_finished:
0002d7 9110 0003                 	lds r17, FINISH_MODE
0002d9 9310 0201                 	sts mode, r17	
                                 
                                 	count_down_return:
0002db d0a2                      	rcall show_time
0002dc debb                      	rcall show_turntable
0002dd 911f                      	pop r17
0002de 940c 02b0                 	jmp timer_return
                                 	
                                 
                                 NotSecond:		//Stores the new value of the temp counter
0002e0 9380 0209                 	sts TempCounter, r24
0002e2 9390 020a                 	sts TempCounter+1, r25
                                 
                                 EndIF:
0002e4 918f                      	pop r24	//Epilogue 
0002e5 919f                      	pop r25
0002e6 91cf                      	pop YL
0002e7 91df                      	pop YH
0002e8 910f                      	pop r16
0002e9 bf0f                      	out SREG, r16
0002ea 9518                      	reti
                                 
                                 refresh_display:
0002eb dd8e                      	rcall clear_screen
0002ec d002                      	rcall print_mode
0002ed 940c 00df                 	jmp keypad
                                 
                                 print_mode: // 0 is entry, 1 is paused, 2 is resume, 3 is finished
0002ef 930f                      	push r16
0002f0 931f                      	push r17
                                 	.def r_mode = r17
                                 
0002f1 9110 0201                 	lds r_mode, mode
                                 	
0002f3 3010                      	cpi r_mode, ENTRY_MODE
0002f4 f0d1                      	breq print_entry_mode
                                 
0002f5 3011                      	cpi r_mode, PAUSE_MODE
0002f6 f079                      	breq print_pause_mode
                                 
0002f7 3012                      	cpi r_mode, RESUME_MODE
0002f8 f019                      	breq print_resume_mode
                                 
                                 	//otherwise go to finished mode
                                 
0002f9 d027                      	rcall print_finish
                                 
0002fa 940c 031d                 	jmp print_ret
                                 
                                 	print_resume_mode:
                                 	//WRITE WHAT TO PRINT HERE WHEN IN RESUME MODE
0002fc d081                      	rcall show_time
                                 	
0002fd dd76                      	rcall write_second_line
0002fe e702                      	ldi r16, 'r'
0002ff 930f
000300 2f00
000301 dd5a
000302 dd62
000303 910f                      	do_lcd_data r16
                                 
000304 940c 031d                 	jmp print_ret
                                 
                                 	print_pause_mode:
                                 
000306 dd6d                      	rcall write_second_line
000307 e700                      	ldi r16, 'p'
000308 930f
000309 2f00
00030a dd51
00030b dd59
00030c 910f                      	do_lcd_data r16
                                 
                                 	//WRITE WHAT TO PRINT WHEN IN PAUSE
00030d 940c 031d                 	jmp print_ret
                                 
                                 	print_entry_mode:
00030f d06e                      	rcall show_time
                                 
000310 dd63                      	rcall write_second_line
000311 e404                      	ldi r16, 'D'
000312 930f
000313 2f00
000314 dd47
000315 dd4f
000316 910f                      	do_lcd_data r16
000317 e306                      	ldi r16, '6'
000318 930f
000319 2f00
00031a dd41
00031b dd49
00031c 910f                      	do_lcd_data r16
                                 
                                 	/*
                                 	lds r16, turntable_direction
                                 	//flip rotation direction 
                                 	cpi r16, 1
                                 	breq flip_bit 
                                 
                                 	ldi r16, 1
                                 	sts turntable_direction, r16
                                 	jmp print_ret
                                 
                                 	flip_bit:
                                 	ldi r16, 0
                                 	sts turntable_direction, r16
                                 	*/
                                 	print_ret:
00031d dd8c                      	rcall door_OC
00031e 911f                      	pop r17
                                 	.undef r_mode
00031f 910f                      	pop r16
000320 9508                      	ret
                                 
                                 print_finish:
000321 dd58                      	rcall clear_screen
000322 e404                      	ldi r16, 'D'
000323 930f
000324 2f00
000325 dd36
000326 dd3e
000327 910f                      	do_lcd_data r16
000328 e60f                      	ldi r16, 'o'
000329 930f
00032a 2f00
00032b dd30
00032c dd38
00032d 910f                      	do_lcd_data r16
00032e e60e                      	ldi r16, 'n'
00032f 930f
000330 2f00
000331 dd2a
000332 dd32
000333 910f                      	do_lcd_data r16
000334 e605                      	ldi r16, 'e'
000335 930f
000336 2f00
000337 dd24
000338 dd2c
000339 910f                      	do_lcd_data r16
                                 
00033a dd39                      	rcall write_second_line
                                 
00033b e502                      	ldi r16, 'R'
00033c 930f
00033d 2f00
00033e dd1d
00033f dd25
000340 910f                      	do_lcd_data r16
000341 e605                      	ldi r16, 'e'
000342 930f
000343 2f00
000344 dd17
000345 dd1f
000346 910f                      	do_lcd_data r16
000347 e60d                      	ldi r16, 'm'
000348 930f
000349 2f00
00034a dd11
00034b dd19
00034c 910f                      	do_lcd_data r16
00034d e60f                      	ldi r16, 'o'
00034e 930f
00034f 2f00
000350 dd0b
000351 dd13
000352 910f                      	do_lcd_data r16
000353 e706                      	ldi r16, 'v'
000354 930f
000355 2f00
000356 dd05
000357 dd0d
000358 910f                      	do_lcd_data r16
000359 e605                      	ldi r16, 'e'
00035a 930f
00035b 2f00
00035c dcff
00035d dd07
00035e 910f                      	do_lcd_data r16
00035f e200                      	ldi r16, ' '
000360 930f
000361 2f00
000362 dcf9
000363 dd01
000364 910f                      	do_lcd_data r16
000365 e606                      	ldi r16, 'f'
000366 930f
000367 2f00
000368 dcf3
000369 dcfb
00036a 910f                      	do_lcd_data r16
00036b e60f                      	ldi r16, 'o'
00036c 930f
00036d 2f00
00036e dced
00036f dcf5
000370 910f                      	do_lcd_data r16
000371 e60f                      	ldi r16, 'o'
000372 930f
000373 2f00
000374 dce7
000375 dcef
000376 910f                      	do_lcd_data r16
000377 e604                      	ldi r16, 'd'
000378 930f
000379 2f00
00037a dce1
00037b dce9
00037c 910f                      	do_lcd_data r16
                                 
00037d 9508                      	ret
                                 show_time:
00037e 930f                      	push r16
                                 	.def curr_val = r16
00037f 931f                      	push r17
                                 	.def num_temp = r17
000380 932f                      	push r18
                                 	.def seconds_printed = r18 //checks if seconds has been printed
                                 	
000381 2711                      	clr num_temp
000382 2722                      	clr seconds_printed
                                 
000383 dcfc                      	rcall go_home_lcd //set the cursor to the start of the lcd
                                 
                                 	//load minutes 
000384 9100 0202                 	lds curr_val, min_t
                                 	show_time_loop:
000386 300a                      	cpi curr_val, 10
000387 f414                      	brge show_tens
                                 
000388 940c 038e                 	jmp print_tens
                                 
                                 	show_tens:
00038a 9513                      	inc num_temp
00038b 500a                      	subi curr_val, 10
00038c 300a                      	cpi curr_val, 10
00038d f7e4                      	brge show_tens
                                 
                                 	print_tens:
00038e 5d10                      	subi num_temp, -'0'
00038f 930f
000390 2f01
000391 dcca
000392 dcd2
000393 910f                      	do_lcd_data num_temp
000394 2711                      	clr num_temp
                                 
                                 	print_units:
000395 5d00                      	subi curr_val, -'0'
000396 930f
000397 2f00
000398 dcc3
000399 dccb
00039a 910f                      	do_lcd_data curr_val
00039b 2711                      	clr num_temp
                                 
00039c 3021                      	cpi seconds_printed, 1
00039d f061                      	breq show_time_final
                                 
00039e e31a                      	ldi num_temp, ':'
00039f 930f
0003a0 2f01
0003a1 dcba
0003a2 dcc2
0003a3 910f                      	do_lcd_data num_temp
                                 
                                 	//Now load the seconds in and repeat
0003a4 9100 0203                 	lds curr_val, sec_t
0003a6 9523                      	inc seconds_printed
0003a7 2711                      	clr num_temp
0003a8 940c 0386                 	jmp show_time_loop
                                 
                                 	show_time_final:
0003aa 912f                      	pop r18
                                 	.undef seconds_printed
0003ab 911f                      	pop r17
                                 	.undef num_temp
0003ac 910f                      	pop r16
                                 	.undef curr_val
0003ad 9508                      	ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   3 y  :   8 z  :   0 r0 :   2 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 290 r17:  66 r18:  10 r19:   5 r20:  20 
r21:   4 r22:   1 r23:   6 r24:  39 r25:  24 r26:   8 r27:  29 r28:  12 
r29:   7 r30:  49 r31:   1 
Registers used: 19 out of 35 (54.3%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   4 adiw  :   5 and   :   1 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  37 brge  :   8 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   2 brmi  :   0 
brne  :   8 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   5 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  39 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   1 
cpi   :  51 cpse  :   0 dec   :   5 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   6 inc   :   9 jmp   :  35 ld    :   0 ldd   :   0 ldi   :  83 
lds   :  35 lpm   :   0 lsl   :   3 lsr   :   0 mov   :  30 movw  :   0 
mul   :   2 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   2 out   :  23 pop   :  80 push  :  80 rcall : 130 ret   :  18 
reti  :   5 rjmp  :   9 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   5 sbic  :   0 sbis  :   0 sbiw  :   1 sbr   :   0 sbrc  :   1 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   5 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  11 std   :   0 sts   :  35 sub   :   0 subi  :  16 swap  :   0 
tst   :   3 wdr   :   0 
Instructions used: 39 out of 116 (33.6%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00075c   1804      0   1804  262144   0.7%
[.dseg] 0x000200 0x00020f      0     15     15    8192   0.2%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 31 warnings
