
midi_soundbox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c284  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d0  0800c428  0800c428  0001c428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbf8  0800cbf8  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbf8  0800cbf8  0001cbf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc00  0800cc00  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc00  0800cc00  0001cc00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc04  0800cc04  0001cc04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800cc08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054bc  20000094  0800cc9c  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005550  0800cc9c  00025550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c109  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e48  00000000  00000000  0003c1cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a8  00000000  00000000  00041018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001298  00000000  00000000  000424c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e679  00000000  00000000  00043758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021699  00000000  00000000  00061dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093191  00000000  00000000  0008346a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001165fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ee0  00000000  00000000  0011664c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000094 	.word	0x20000094
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c40c 	.word	0x0800c40c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000098 	.word	0x20000098
 80001dc:	0800c40c 	.word	0x0800c40c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__gedf2>:
 800084c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000850:	e006      	b.n	8000860 <__cmpdf2+0x4>
 8000852:	bf00      	nop

08000854 <__ledf2>:
 8000854:	f04f 0c01 	mov.w	ip, #1
 8000858:	e002      	b.n	8000860 <__cmpdf2+0x4>
 800085a:	bf00      	nop

0800085c <__cmpdf2>:
 800085c:	f04f 0c01 	mov.w	ip, #1
 8000860:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000864:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000868:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800086c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000870:	bf18      	it	ne
 8000872:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000876:	d01b      	beq.n	80008b0 <__cmpdf2+0x54>
 8000878:	b001      	add	sp, #4
 800087a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800087e:	bf0c      	ite	eq
 8000880:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000884:	ea91 0f03 	teqne	r1, r3
 8000888:	bf02      	ittt	eq
 800088a:	ea90 0f02 	teqeq	r0, r2
 800088e:	2000      	moveq	r0, #0
 8000890:	4770      	bxeq	lr
 8000892:	f110 0f00 	cmn.w	r0, #0
 8000896:	ea91 0f03 	teq	r1, r3
 800089a:	bf58      	it	pl
 800089c:	4299      	cmppl	r1, r3
 800089e:	bf08      	it	eq
 80008a0:	4290      	cmpeq	r0, r2
 80008a2:	bf2c      	ite	cs
 80008a4:	17d8      	asrcs	r0, r3, #31
 80008a6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008aa:	f040 0001 	orr.w	r0, r0, #1
 80008ae:	4770      	bx	lr
 80008b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d102      	bne.n	80008c0 <__cmpdf2+0x64>
 80008ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008be:	d107      	bne.n	80008d0 <__cmpdf2+0x74>
 80008c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008c8:	d1d6      	bne.n	8000878 <__cmpdf2+0x1c>
 80008ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008ce:	d0d3      	beq.n	8000878 <__cmpdf2+0x1c>
 80008d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdrcmple>:
 80008d8:	4684      	mov	ip, r0
 80008da:	4610      	mov	r0, r2
 80008dc:	4662      	mov	r2, ip
 80008de:	468c      	mov	ip, r1
 80008e0:	4619      	mov	r1, r3
 80008e2:	4663      	mov	r3, ip
 80008e4:	e000      	b.n	80008e8 <__aeabi_cdcmpeq>
 80008e6:	bf00      	nop

080008e8 <__aeabi_cdcmpeq>:
 80008e8:	b501      	push	{r0, lr}
 80008ea:	f7ff ffb7 	bl	800085c <__cmpdf2>
 80008ee:	2800      	cmp	r0, #0
 80008f0:	bf48      	it	mi
 80008f2:	f110 0f00 	cmnmi.w	r0, #0
 80008f6:	bd01      	pop	{r0, pc}

080008f8 <__aeabi_dcmpeq>:
 80008f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008fc:	f7ff fff4 	bl	80008e8 <__aeabi_cdcmpeq>
 8000900:	bf0c      	ite	eq
 8000902:	2001      	moveq	r0, #1
 8000904:	2000      	movne	r0, #0
 8000906:	f85d fb08 	ldr.w	pc, [sp], #8
 800090a:	bf00      	nop

0800090c <__aeabi_dcmplt>:
 800090c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000910:	f7ff ffea 	bl	80008e8 <__aeabi_cdcmpeq>
 8000914:	bf34      	ite	cc
 8000916:	2001      	movcc	r0, #1
 8000918:	2000      	movcs	r0, #0
 800091a:	f85d fb08 	ldr.w	pc, [sp], #8
 800091e:	bf00      	nop

08000920 <__aeabi_dcmple>:
 8000920:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000924:	f7ff ffe0 	bl	80008e8 <__aeabi_cdcmpeq>
 8000928:	bf94      	ite	ls
 800092a:	2001      	movls	r0, #1
 800092c:	2000      	movhi	r0, #0
 800092e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000932:	bf00      	nop

08000934 <__aeabi_dcmpge>:
 8000934:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000938:	f7ff ffce 	bl	80008d8 <__aeabi_cdrcmple>
 800093c:	bf94      	ite	ls
 800093e:	2001      	movls	r0, #1
 8000940:	2000      	movhi	r0, #0
 8000942:	f85d fb08 	ldr.w	pc, [sp], #8
 8000946:	bf00      	nop

08000948 <__aeabi_dcmpgt>:
 8000948:	f84d ed08 	str.w	lr, [sp, #-8]!
 800094c:	f7ff ffc4 	bl	80008d8 <__aeabi_cdrcmple>
 8000950:	bf34      	ite	cc
 8000952:	2001      	movcc	r0, #1
 8000954:	2000      	movcs	r0, #0
 8000956:	f85d fb08 	ldr.w	pc, [sp], #8
 800095a:	bf00      	nop

0800095c <__aeabi_d2iz>:
 800095c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000964:	d215      	bcs.n	8000992 <__aeabi_d2iz+0x36>
 8000966:	d511      	bpl.n	800098c <__aeabi_d2iz+0x30>
 8000968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800096c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000970:	d912      	bls.n	8000998 <__aeabi_d2iz+0x3c>
 8000972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800097e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000982:	fa23 f002 	lsr.w	r0, r3, r2
 8000986:	bf18      	it	ne
 8000988:	4240      	negne	r0, r0
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d105      	bne.n	80009a4 <__aeabi_d2iz+0x48>
 8000998:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800099c:	bf08      	it	eq
 800099e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009a2:	4770      	bx	lr
 80009a4:	f04f 0000 	mov.w	r0, #0
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <__aeabi_d2f>:
 80009ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009b4:	bf24      	itt	cs
 80009b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009be:	d90d      	bls.n	80009dc <__aeabi_d2f+0x30>
 80009c0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009cc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009d4:	bf08      	it	eq
 80009d6:	f020 0001 	biceq.w	r0, r0, #1
 80009da:	4770      	bx	lr
 80009dc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009e0:	d121      	bne.n	8000a26 <__aeabi_d2f+0x7a>
 80009e2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009e6:	bfbc      	itt	lt
 80009e8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009ec:	4770      	bxlt	lr
 80009ee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009f6:	f1c2 0218 	rsb	r2, r2, #24
 80009fa:	f1c2 0c20 	rsb	ip, r2, #32
 80009fe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a02:	fa20 f002 	lsr.w	r0, r0, r2
 8000a06:	bf18      	it	ne
 8000a08:	f040 0001 	orrne.w	r0, r0, #1
 8000a0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a18:	ea40 000c 	orr.w	r0, r0, ip
 8000a1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a24:	e7cc      	b.n	80009c0 <__aeabi_d2f+0x14>
 8000a26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a2a:	d107      	bne.n	8000a3c <__aeabi_d2f+0x90>
 8000a2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a30:	bf1e      	ittt	ne
 8000a32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a3a:	4770      	bxne	lr
 8000a3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_uldivmod>:
 8000a4c:	b953      	cbnz	r3, 8000a64 <__aeabi_uldivmod+0x18>
 8000a4e:	b94a      	cbnz	r2, 8000a64 <__aeabi_uldivmod+0x18>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bf08      	it	eq
 8000a54:	2800      	cmpeq	r0, #0
 8000a56:	bf1c      	itt	ne
 8000a58:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a5c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a60:	f000 b974 	b.w	8000d4c <__aeabi_idiv0>
 8000a64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a6c:	f000 f806 	bl	8000a7c <__udivmoddi4>
 8000a70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a78:	b004      	add	sp, #16
 8000a7a:	4770      	bx	lr

08000a7c <__udivmoddi4>:
 8000a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a80:	9d08      	ldr	r5, [sp, #32]
 8000a82:	4604      	mov	r4, r0
 8000a84:	468e      	mov	lr, r1
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d14d      	bne.n	8000b26 <__udivmoddi4+0xaa>
 8000a8a:	428a      	cmp	r2, r1
 8000a8c:	4694      	mov	ip, r2
 8000a8e:	d969      	bls.n	8000b64 <__udivmoddi4+0xe8>
 8000a90:	fab2 f282 	clz	r2, r2
 8000a94:	b152      	cbz	r2, 8000aac <__udivmoddi4+0x30>
 8000a96:	fa01 f302 	lsl.w	r3, r1, r2
 8000a9a:	f1c2 0120 	rsb	r1, r2, #32
 8000a9e:	fa20 f101 	lsr.w	r1, r0, r1
 8000aa2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aa6:	ea41 0e03 	orr.w	lr, r1, r3
 8000aaa:	4094      	lsls	r4, r2
 8000aac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ab0:	0c21      	lsrs	r1, r4, #16
 8000ab2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ab6:	fa1f f78c 	uxth.w	r7, ip
 8000aba:	fb08 e316 	mls	r3, r8, r6, lr
 8000abe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ac2:	fb06 f107 	mul.w	r1, r6, r7
 8000ac6:	4299      	cmp	r1, r3
 8000ac8:	d90a      	bls.n	8000ae0 <__udivmoddi4+0x64>
 8000aca:	eb1c 0303 	adds.w	r3, ip, r3
 8000ace:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000ad2:	f080 811f 	bcs.w	8000d14 <__udivmoddi4+0x298>
 8000ad6:	4299      	cmp	r1, r3
 8000ad8:	f240 811c 	bls.w	8000d14 <__udivmoddi4+0x298>
 8000adc:	3e02      	subs	r6, #2
 8000ade:	4463      	add	r3, ip
 8000ae0:	1a5b      	subs	r3, r3, r1
 8000ae2:	b2a4      	uxth	r4, r4
 8000ae4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ae8:	fb08 3310 	mls	r3, r8, r0, r3
 8000aec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000af0:	fb00 f707 	mul.w	r7, r0, r7
 8000af4:	42a7      	cmp	r7, r4
 8000af6:	d90a      	bls.n	8000b0e <__udivmoddi4+0x92>
 8000af8:	eb1c 0404 	adds.w	r4, ip, r4
 8000afc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b00:	f080 810a 	bcs.w	8000d18 <__udivmoddi4+0x29c>
 8000b04:	42a7      	cmp	r7, r4
 8000b06:	f240 8107 	bls.w	8000d18 <__udivmoddi4+0x29c>
 8000b0a:	4464      	add	r4, ip
 8000b0c:	3802      	subs	r0, #2
 8000b0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b12:	1be4      	subs	r4, r4, r7
 8000b14:	2600      	movs	r6, #0
 8000b16:	b11d      	cbz	r5, 8000b20 <__udivmoddi4+0xa4>
 8000b18:	40d4      	lsrs	r4, r2
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b20:	4631      	mov	r1, r6
 8000b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b26:	428b      	cmp	r3, r1
 8000b28:	d909      	bls.n	8000b3e <__udivmoddi4+0xc2>
 8000b2a:	2d00      	cmp	r5, #0
 8000b2c:	f000 80ef 	beq.w	8000d0e <__udivmoddi4+0x292>
 8000b30:	2600      	movs	r6, #0
 8000b32:	e9c5 0100 	strd	r0, r1, [r5]
 8000b36:	4630      	mov	r0, r6
 8000b38:	4631      	mov	r1, r6
 8000b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3e:	fab3 f683 	clz	r6, r3
 8000b42:	2e00      	cmp	r6, #0
 8000b44:	d14a      	bne.n	8000bdc <__udivmoddi4+0x160>
 8000b46:	428b      	cmp	r3, r1
 8000b48:	d302      	bcc.n	8000b50 <__udivmoddi4+0xd4>
 8000b4a:	4282      	cmp	r2, r0
 8000b4c:	f200 80f9 	bhi.w	8000d42 <__udivmoddi4+0x2c6>
 8000b50:	1a84      	subs	r4, r0, r2
 8000b52:	eb61 0303 	sbc.w	r3, r1, r3
 8000b56:	2001      	movs	r0, #1
 8000b58:	469e      	mov	lr, r3
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d0e0      	beq.n	8000b20 <__udivmoddi4+0xa4>
 8000b5e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b62:	e7dd      	b.n	8000b20 <__udivmoddi4+0xa4>
 8000b64:	b902      	cbnz	r2, 8000b68 <__udivmoddi4+0xec>
 8000b66:	deff      	udf	#255	; 0xff
 8000b68:	fab2 f282 	clz	r2, r2
 8000b6c:	2a00      	cmp	r2, #0
 8000b6e:	f040 8092 	bne.w	8000c96 <__udivmoddi4+0x21a>
 8000b72:	eba1 010c 	sub.w	r1, r1, ip
 8000b76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b7a:	fa1f fe8c 	uxth.w	lr, ip
 8000b7e:	2601      	movs	r6, #1
 8000b80:	0c20      	lsrs	r0, r4, #16
 8000b82:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b86:	fb07 1113 	mls	r1, r7, r3, r1
 8000b8a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b8e:	fb0e f003 	mul.w	r0, lr, r3
 8000b92:	4288      	cmp	r0, r1
 8000b94:	d908      	bls.n	8000ba8 <__udivmoddi4+0x12c>
 8000b96:	eb1c 0101 	adds.w	r1, ip, r1
 8000b9a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x12a>
 8000ba0:	4288      	cmp	r0, r1
 8000ba2:	f200 80cb 	bhi.w	8000d3c <__udivmoddi4+0x2c0>
 8000ba6:	4643      	mov	r3, r8
 8000ba8:	1a09      	subs	r1, r1, r0
 8000baa:	b2a4      	uxth	r4, r4
 8000bac:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bb0:	fb07 1110 	mls	r1, r7, r0, r1
 8000bb4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000bb8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bbc:	45a6      	cmp	lr, r4
 8000bbe:	d908      	bls.n	8000bd2 <__udivmoddi4+0x156>
 8000bc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bc4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000bc8:	d202      	bcs.n	8000bd0 <__udivmoddi4+0x154>
 8000bca:	45a6      	cmp	lr, r4
 8000bcc:	f200 80bb 	bhi.w	8000d46 <__udivmoddi4+0x2ca>
 8000bd0:	4608      	mov	r0, r1
 8000bd2:	eba4 040e 	sub.w	r4, r4, lr
 8000bd6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000bda:	e79c      	b.n	8000b16 <__udivmoddi4+0x9a>
 8000bdc:	f1c6 0720 	rsb	r7, r6, #32
 8000be0:	40b3      	lsls	r3, r6
 8000be2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000be6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bea:	fa20 f407 	lsr.w	r4, r0, r7
 8000bee:	fa01 f306 	lsl.w	r3, r1, r6
 8000bf2:	431c      	orrs	r4, r3
 8000bf4:	40f9      	lsrs	r1, r7
 8000bf6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bfa:	fa00 f306 	lsl.w	r3, r0, r6
 8000bfe:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c02:	0c20      	lsrs	r0, r4, #16
 8000c04:	fa1f fe8c 	uxth.w	lr, ip
 8000c08:	fb09 1118 	mls	r1, r9, r8, r1
 8000c0c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c10:	fb08 f00e 	mul.w	r0, r8, lr
 8000c14:	4288      	cmp	r0, r1
 8000c16:	fa02 f206 	lsl.w	r2, r2, r6
 8000c1a:	d90b      	bls.n	8000c34 <__udivmoddi4+0x1b8>
 8000c1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c20:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c24:	f080 8088 	bcs.w	8000d38 <__udivmoddi4+0x2bc>
 8000c28:	4288      	cmp	r0, r1
 8000c2a:	f240 8085 	bls.w	8000d38 <__udivmoddi4+0x2bc>
 8000c2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c32:	4461      	add	r1, ip
 8000c34:	1a09      	subs	r1, r1, r0
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c3c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c40:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c44:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c48:	458e      	cmp	lr, r1
 8000c4a:	d908      	bls.n	8000c5e <__udivmoddi4+0x1e2>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000c54:	d26c      	bcs.n	8000d30 <__udivmoddi4+0x2b4>
 8000c56:	458e      	cmp	lr, r1
 8000c58:	d96a      	bls.n	8000d30 <__udivmoddi4+0x2b4>
 8000c5a:	3802      	subs	r0, #2
 8000c5c:	4461      	add	r1, ip
 8000c5e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c62:	fba0 9402 	umull	r9, r4, r0, r2
 8000c66:	eba1 010e 	sub.w	r1, r1, lr
 8000c6a:	42a1      	cmp	r1, r4
 8000c6c:	46c8      	mov	r8, r9
 8000c6e:	46a6      	mov	lr, r4
 8000c70:	d356      	bcc.n	8000d20 <__udivmoddi4+0x2a4>
 8000c72:	d053      	beq.n	8000d1c <__udivmoddi4+0x2a0>
 8000c74:	b15d      	cbz	r5, 8000c8e <__udivmoddi4+0x212>
 8000c76:	ebb3 0208 	subs.w	r2, r3, r8
 8000c7a:	eb61 010e 	sbc.w	r1, r1, lr
 8000c7e:	fa01 f707 	lsl.w	r7, r1, r7
 8000c82:	fa22 f306 	lsr.w	r3, r2, r6
 8000c86:	40f1      	lsrs	r1, r6
 8000c88:	431f      	orrs	r7, r3
 8000c8a:	e9c5 7100 	strd	r7, r1, [r5]
 8000c8e:	2600      	movs	r6, #0
 8000c90:	4631      	mov	r1, r6
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	f1c2 0320 	rsb	r3, r2, #32
 8000c9a:	40d8      	lsrs	r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	fa21 f303 	lsr.w	r3, r1, r3
 8000ca4:	4091      	lsls	r1, r2
 8000ca6:	4301      	orrs	r1, r0
 8000ca8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cac:	fa1f fe8c 	uxth.w	lr, ip
 8000cb0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000cb4:	fb07 3610 	mls	r6, r7, r0, r3
 8000cb8:	0c0b      	lsrs	r3, r1, #16
 8000cba:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cbe:	fb00 f60e 	mul.w	r6, r0, lr
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cc8:	d908      	bls.n	8000cdc <__udivmoddi4+0x260>
 8000cca:	eb1c 0303 	adds.w	r3, ip, r3
 8000cce:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000cd2:	d22f      	bcs.n	8000d34 <__udivmoddi4+0x2b8>
 8000cd4:	429e      	cmp	r6, r3
 8000cd6:	d92d      	bls.n	8000d34 <__udivmoddi4+0x2b8>
 8000cd8:	3802      	subs	r0, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1b9b      	subs	r3, r3, r6
 8000cde:	b289      	uxth	r1, r1
 8000ce0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ce4:	fb07 3316 	mls	r3, r7, r6, r3
 8000ce8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cec:	fb06 f30e 	mul.w	r3, r6, lr
 8000cf0:	428b      	cmp	r3, r1
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x28a>
 8000cf4:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000cfc:	d216      	bcs.n	8000d2c <__udivmoddi4+0x2b0>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d914      	bls.n	8000d2c <__udivmoddi4+0x2b0>
 8000d02:	3e02      	subs	r6, #2
 8000d04:	4461      	add	r1, ip
 8000d06:	1ac9      	subs	r1, r1, r3
 8000d08:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d0c:	e738      	b.n	8000b80 <__udivmoddi4+0x104>
 8000d0e:	462e      	mov	r6, r5
 8000d10:	4628      	mov	r0, r5
 8000d12:	e705      	b.n	8000b20 <__udivmoddi4+0xa4>
 8000d14:	4606      	mov	r6, r0
 8000d16:	e6e3      	b.n	8000ae0 <__udivmoddi4+0x64>
 8000d18:	4618      	mov	r0, r3
 8000d1a:	e6f8      	b.n	8000b0e <__udivmoddi4+0x92>
 8000d1c:	454b      	cmp	r3, r9
 8000d1e:	d2a9      	bcs.n	8000c74 <__udivmoddi4+0x1f8>
 8000d20:	ebb9 0802 	subs.w	r8, r9, r2
 8000d24:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d28:	3801      	subs	r0, #1
 8000d2a:	e7a3      	b.n	8000c74 <__udivmoddi4+0x1f8>
 8000d2c:	4646      	mov	r6, r8
 8000d2e:	e7ea      	b.n	8000d06 <__udivmoddi4+0x28a>
 8000d30:	4620      	mov	r0, r4
 8000d32:	e794      	b.n	8000c5e <__udivmoddi4+0x1e2>
 8000d34:	4640      	mov	r0, r8
 8000d36:	e7d1      	b.n	8000cdc <__udivmoddi4+0x260>
 8000d38:	46d0      	mov	r8, sl
 8000d3a:	e77b      	b.n	8000c34 <__udivmoddi4+0x1b8>
 8000d3c:	3b02      	subs	r3, #2
 8000d3e:	4461      	add	r1, ip
 8000d40:	e732      	b.n	8000ba8 <__udivmoddi4+0x12c>
 8000d42:	4630      	mov	r0, r6
 8000d44:	e709      	b.n	8000b5a <__udivmoddi4+0xde>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	e742      	b.n	8000bd2 <__udivmoddi4+0x156>

08000d4c <__aeabi_idiv0>:
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop

08000d50 <Codec_Write>:

#define VOLUME_CONVERT(Volume) (((Volume) > 100)? 255:((uint8_t)(((Volume) * 255) / 100)))

static uint8_t is_codec_stopped = 1;

uint8_t Codec_Write(uint8_t reg, uint8_t val) {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b088      	sub	sp, #32
 8000d54:	af04      	add	r7, sp, #16
 8000d56:	4603      	mov	r3, r0
 8000d58:	460a      	mov	r2, r1
 8000d5a:	71fb      	strb	r3, [r7, #7]
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000d60:	2300      	movs	r3, #0
 8000d62:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Write(&hi2c1, CODEC_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, I2C_MAX_TIMEOUT);
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000d6c:	9302      	str	r3, [sp, #8]
 8000d6e:	2301      	movs	r3, #1
 8000d70:	9301      	str	r3, [sp, #4]
 8000d72:	1dbb      	adds	r3, r7, #6
 8000d74:	9300      	str	r3, [sp, #0]
 8000d76:	2301      	movs	r3, #1
 8000d78:	2194      	movs	r1, #148	; 0x94
 8000d7a:	4807      	ldr	r0, [pc, #28]	; (8000d98 <Codec_Write+0x48>)
 8000d7c:	f003 fd6a 	bl	8004854 <HAL_I2C_Mem_Write>
 8000d80:	4603      	mov	r3, r0
 8000d82:	73fb      	strb	r3, [r7, #15]

  return status != HAL_OK ? 1 : 0;
 8000d84:	7bfb      	ldrb	r3, [r7, #15]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	bf14      	ite	ne
 8000d8a:	2301      	movne	r3, #1
 8000d8c:	2300      	moveq	r3, #0
 8000d8e:	b2db      	uxtb	r3, r3
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	200000b4 	.word	0x200000b4

08000d9c <Codec_Init>:

uint32_t Codec_Init() {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
  // expects I2C already initialized

  uint32_t counter = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	607b      	str	r3, [r7, #4]

  // power on the codec (possibely need to turn it off first)
  HAL_GPIO_WritePin(CODEC_RESET_GPIO_Port, CODEC_RESET_Pin, GPIO_PIN_SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	2110      	movs	r1, #16
 8000daa:	4834      	ldr	r0, [pc, #208]	; (8000e7c <Codec_Init+0xe0>)
 8000dac:	f001 ffea 	bl	8002d84 <HAL_GPIO_WritePin>

  // keep codec powered off
  counter += Codec_Write(CODEC_REG_POWER_CTL1, 0x01);
 8000db0:	2101      	movs	r1, #1
 8000db2:	2002      	movs	r0, #2
 8000db4:	f7ff ffcc 	bl	8000d50 <Codec_Write>
 8000db8:	4603      	mov	r3, r0
 8000dba:	461a      	mov	r2, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	607b      	str	r3, [r7, #4]
  // set output device to headphone
  counter += Codec_Write(CODEC_REG_POWER_CTL2, 0xAF);
 8000dc2:	21af      	movs	r1, #175	; 0xaf
 8000dc4:	2004      	movs	r0, #4
 8000dc6:	f7ff ffc3 	bl	8000d50 <Codec_Write>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	461a      	mov	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	607b      	str	r3, [r7, #4]
  // cloc configuration: auto detection
  counter += Codec_Write(CODEC_REG_CLOCKING_CTL, 0x81);
 8000dd4:	2181      	movs	r1, #129	; 0x81
 8000dd6:	2005      	movs	r0, #5
 8000dd8:	f7ff ffba 	bl	8000d50 <Codec_Write>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	461a      	mov	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4413      	add	r3, r2
 8000de4:	607b      	str	r3, [r7, #4]
  // set slave mode and audio standard
  counter += Codec_Write(CODEC_REG_INTERFACE_CTL1, 0x07);
 8000de6:	2107      	movs	r1, #7
 8000de8:	2006      	movs	r0, #6
 8000dea:	f7ff ffb1 	bl	8000d50 <Codec_Write>
 8000dee:	4603      	mov	r3, r0
 8000df0:	461a      	mov	r2, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4413      	add	r3, r2
 8000df6:	607b      	str	r3, [r7, #4]
  // set master volume to 0
  counter += Codec_SetVolume(0);
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f000 f86b 	bl	8000ed4 <Codec_SetVolume>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4413      	add	r3, r2
 8000e04:	607b      	str	r3, [r7, #4]

  // additional configuration, refer to link at the top of the file
  counter += Codec_Write(CODEC_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000e06:	2100      	movs	r1, #0
 8000e08:	200a      	movs	r0, #10
 8000e0a:	f7ff ffa1 	bl	8000d50 <Codec_Write>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	461a      	mov	r2, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4413      	add	r3, r2
 8000e16:	607b      	str	r3, [r7, #4]
  counter += Codec_Write(CODEC_REG_MISC_CTL, 0x04);
 8000e18:	2104      	movs	r1, #4
 8000e1a:	200e      	movs	r0, #14
 8000e1c:	f7ff ff98 	bl	8000d50 <Codec_Write>
 8000e20:	4603      	mov	r3, r0
 8000e22:	461a      	mov	r2, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	4413      	add	r3, r2
 8000e28:	607b      	str	r3, [r7, #4]
  counter += Codec_Write(CODEC_REG_LIMIT_CTL1, 0x00);
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	2027      	movs	r0, #39	; 0x27
 8000e2e:	f7ff ff8f 	bl	8000d50 <Codec_Write>
 8000e32:	4603      	mov	r3, r0
 8000e34:	461a      	mov	r2, r3
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	607b      	str	r3, [r7, #4]
  counter += Codec_Write(CODEC_REG_TONE_CTL, 0x0F);
 8000e3c:	210f      	movs	r1, #15
 8000e3e:	201f      	movs	r0, #31
 8000e40:	f7ff ff86 	bl	8000d50 <Codec_Write>
 8000e44:	4603      	mov	r3, r0
 8000e46:	461a      	mov	r2, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	607b      	str	r3, [r7, #4]
  counter += Codec_Write(CODEC_REG_PCMA_VOL, 0x0A);
 8000e4e:	210a      	movs	r1, #10
 8000e50:	201a      	movs	r0, #26
 8000e52:	f7ff ff7d 	bl	8000d50 <Codec_Write>
 8000e56:	4603      	mov	r3, r0
 8000e58:	461a      	mov	r2, r3
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	607b      	str	r3, [r7, #4]
  counter += Codec_Write(CODEC_REG_PCMB_VOL, 0x0A);
 8000e60:	210a      	movs	r1, #10
 8000e62:	201b      	movs	r0, #27
 8000e64:	f7ff ff74 	bl	8000d50 <Codec_Write>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4413      	add	r3, r2
 8000e70:	607b      	str	r3, [r7, #4]

  return counter;
 8000e72:	687b      	ldr	r3, [r7, #4]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40020c00 	.word	0x40020c00

08000e80 <Codec_Play>:

uint32_t Codec_Play() {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
  uint32_t counter = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	607b      	str	r3, [r7, #4]

  if (is_codec_stopped) {
 8000e8a:	4b11      	ldr	r3, [pc, #68]	; (8000ed0 <Codec_Play+0x50>)
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d018      	beq.n	8000ec4 <Codec_Play+0x44>
    // enable the digital soft ramp
	counter += Codec_Write(CODEC_REG_MISC_CTL, 0x06);
 8000e92:	2106      	movs	r1, #6
 8000e94:	200e      	movs	r0, #14
 8000e96:	f7ff ff5b 	bl	8000d50 <Codec_Write>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	607b      	str	r3, [r7, #4]
	counter += Codec_SetMute(AUDIO_MUTE_OFF);
 8000ea4:	2000      	movs	r0, #0
 8000ea6:	f000 f869 	bl	8000f7c <Codec_SetMute>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	4413      	add	r3, r2
 8000eb0:	607b      	str	r3, [r7, #4]
	// power on the codec
	counter += Codec_Write(CODEC_REG_POWER_CTL1, 0x9E);
 8000eb2:	219e      	movs	r1, #158	; 0x9e
 8000eb4:	2002      	movs	r0, #2
 8000eb6:	f7ff ff4b 	bl	8000d50 <Codec_Write>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4413      	add	r3, r2
 8000ec2:	607b      	str	r3, [r7, #4]
  }

  return counter;
 8000ec4:	687b      	ldr	r3, [r7, #4]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000000 	.word	0x20000000

08000ed4 <Codec_SetVolume>:
  counter += Codec_Write(CODEC_REG_POWER_CTL1, 0x9F);

  return counter;
}

uint32_t Codec_SetVolume(uint8_t volume) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]
  uint32_t counter = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]
  uint8_t converted_vol = VOLUME_CONVERT(volume);
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	2b64      	cmp	r3, #100	; 0x64
 8000ee6:	d80b      	bhi.n	8000f00 <Codec_SetVolume+0x2c>
 8000ee8:	79fa      	ldrb	r2, [r7, #7]
 8000eea:	4613      	mov	r3, r2
 8000eec:	021b      	lsls	r3, r3, #8
 8000eee:	1a9b      	subs	r3, r3, r2
 8000ef0:	4a21      	ldr	r2, [pc, #132]	; (8000f78 <Codec_SetVolume+0xa4>)
 8000ef2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ef6:	1152      	asrs	r2, r2, #5
 8000ef8:	17db      	asrs	r3, r3, #31
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	e000      	b.n	8000f02 <Codec_SetVolume+0x2e>
 8000f00:	23ff      	movs	r3, #255	; 0xff
 8000f02:	72fb      	strb	r3, [r7, #11]

  if (converted_vol > 0xE6) {
 8000f04:	7afb      	ldrb	r3, [r7, #11]
 8000f06:	2be6      	cmp	r3, #230	; 0xe6
 8000f08:	d918      	bls.n	8000f3c <Codec_SetVolume+0x68>
    counter += Codec_Write(CODEC_REG_MASTER_A_VOL, converted_vol - 0xE7);
 8000f0a:	7afb      	ldrb	r3, [r7, #11]
 8000f0c:	3319      	adds	r3, #25
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	4619      	mov	r1, r3
 8000f12:	2020      	movs	r0, #32
 8000f14:	f7ff ff1c 	bl	8000d50 <Codec_Write>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	4413      	add	r3, r2
 8000f20:	60fb      	str	r3, [r7, #12]
	counter += Codec_Write(CODEC_REG_MASTER_B_VOL, converted_vol - 0xE7);
 8000f22:	7afb      	ldrb	r3, [r7, #11]
 8000f24:	3319      	adds	r3, #25
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	4619      	mov	r1, r3
 8000f2a:	2021      	movs	r0, #33	; 0x21
 8000f2c:	f7ff ff10 	bl	8000d50 <Codec_Write>
 8000f30:	4603      	mov	r3, r0
 8000f32:	461a      	mov	r2, r3
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	4413      	add	r3, r2
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	e017      	b.n	8000f6c <Codec_SetVolume+0x98>
  } else {
	counter += Codec_Write(CODEC_REG_MASTER_A_VOL, converted_vol + 0x19);
 8000f3c:	7afb      	ldrb	r3, [r7, #11]
 8000f3e:	3319      	adds	r3, #25
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	4619      	mov	r1, r3
 8000f44:	2020      	movs	r0, #32
 8000f46:	f7ff ff03 	bl	8000d50 <Codec_Write>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	4413      	add	r3, r2
 8000f52:	60fb      	str	r3, [r7, #12]
	counter += Codec_Write(CODEC_REG_MASTER_B_VOL, converted_vol + 0x19);
 8000f54:	7afb      	ldrb	r3, [r7, #11]
 8000f56:	3319      	adds	r3, #25
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	2021      	movs	r0, #33	; 0x21
 8000f5e:	f7ff fef7 	bl	8000d50 <Codec_Write>
 8000f62:	4603      	mov	r3, r0
 8000f64:	461a      	mov	r2, r3
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	4413      	add	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	51eb851f 	.word	0x51eb851f

08000f7c <Codec_SetMute>:

uint32_t Codec_SetMute(uint8_t cmd) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  uint8_t counter = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	73fb      	strb	r3, [r7, #15]

  if (cmd == AUDIO_MUTE_ON) {
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	2b01      	cmp	r3, #1
 8000f8e:	d11b      	bne.n	8000fc8 <Codec_SetMute+0x4c>
    counter += Codec_Write(CODEC_REG_POWER_CTL2, 0xFF);
 8000f90:	21ff      	movs	r1, #255	; 0xff
 8000f92:	2004      	movs	r0, #4
 8000f94:	f7ff fedc 	bl	8000d50 <Codec_Write>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	7bfb      	ldrb	r3, [r7, #15]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	73fb      	strb	r3, [r7, #15]
    counter += Codec_Write(CODEC_REG_HEADPHONE_A_VOL, 0x01);
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	2022      	movs	r0, #34	; 0x22
 8000fa6:	f7ff fed3 	bl	8000d50 <Codec_Write>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	73fb      	strb	r3, [r7, #15]
    counter += Codec_Write(CODEC_REG_HEADPHONE_B_VOL, 0x01);
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	2023      	movs	r0, #35	; 0x23
 8000fb8:	f7ff feca 	bl	8000d50 <Codec_Write>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	73fb      	strb	r3, [r7, #15]
 8000fc6:	e01a      	b.n	8000ffe <Codec_SetMute+0x82>
  } else {
	counter += Codec_Write(CODEC_REG_POWER_CTL2, OUTPUT_DEVICE_HEADPHONE);
 8000fc8:	21af      	movs	r1, #175	; 0xaf
 8000fca:	2004      	movs	r0, #4
 8000fcc:	f7ff fec0 	bl	8000d50 <Codec_Write>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	4413      	add	r3, r2
 8000fd8:	73fb      	strb	r3, [r7, #15]
    counter += Codec_Write(CODEC_REG_HEADPHONE_A_VOL, 0x00);
 8000fda:	2100      	movs	r1, #0
 8000fdc:	2022      	movs	r0, #34	; 0x22
 8000fde:	f7ff feb7 	bl	8000d50 <Codec_Write>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	4413      	add	r3, r2
 8000fea:	73fb      	strb	r3, [r7, #15]
    counter += Codec_Write(CODEC_REG_HEADPHONE_B_VOL, 0x00);
 8000fec:	2100      	movs	r1, #0
 8000fee:	2023      	movs	r0, #35	; 0x23
 8000ff0:	f7ff feae 	bl	8000d50 <Codec_Write>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	73fb      	strb	r3, [r7, #15]
  }

  return counter;
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001000:	4618      	mov	r0, r3
 8001002:	3710      	adds	r7, #16
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}

08001008 <__io_putchar>:


#if 1
	int __io_putchar(int ch)

	{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
		while(__HAL_UART_GET_FLAG(pUart, UART_FLAG_TXE) == RESET) { ; }
 8001010:	bf00      	nop
 8001012:	4b0a      	ldr	r3, [pc, #40]	; (800103c <__io_putchar+0x34>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800101e:	2b80      	cmp	r3, #128	; 0x80
 8001020:	d1f7      	bne.n	8001012 <__io_putchar+0xa>
		pUart->Instance->DR = (uint16_t)ch;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	b29a      	uxth	r2, r3
 8001026:	4b05      	ldr	r3, [pc, #20]	; (800103c <__io_putchar+0x34>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
		return 0;
 800102e:	2300      	movs	r3, #0
	}
 8001030:	4618      	mov	r0, r3
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	200000b0 	.word	0x200000b0

08001040 <debug_init>:

#endif


void debug_init(UART_HandleTypeDef* handler)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
	pUart = handler;
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <debug_init+0x1c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6013      	str	r3, [r2, #0]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	200000b0 	.word	0x200000b0

08001060 <debug_chr>:

extern char inkey(void);

//send chr via UART (platform dependent)
void debug_chr(char chr)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
	__io_putchar(chr);
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff ffcb 	bl	8001008 <__io_putchar>
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <MX_DMA_Init+0x3c>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4a0b      	ldr	r2, [pc, #44]	; (80010b8 <MX_DMA_Init+0x3c>)
 800108c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <MX_DMA_Init+0x3c>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	2010      	movs	r0, #16
 80010a4:	f001 f943 	bl	800232e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010a8:	2010      	movs	r0, #16
 80010aa:	f001 f95c 	bl	8002366 <HAL_NVIC_EnableIRQ>

}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40023800 	.word	0x40023800

080010bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
 80010d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	4b3e      	ldr	r3, [pc, #248]	; (80011d0 <MX_GPIO_Init+0x114>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	4a3d      	ldr	r2, [pc, #244]	; (80011d0 <MX_GPIO_Init+0x114>)
 80010dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010e0:	6313      	str	r3, [r2, #48]	; 0x30
 80010e2:	4b3b      	ldr	r3, [pc, #236]	; (80011d0 <MX_GPIO_Init+0x114>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	4b37      	ldr	r3, [pc, #220]	; (80011d0 <MX_GPIO_Init+0x114>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	4a36      	ldr	r2, [pc, #216]	; (80011d0 <MX_GPIO_Init+0x114>)
 80010f8:	f043 0304 	orr.w	r3, r3, #4
 80010fc:	6313      	str	r3, [r2, #48]	; 0x30
 80010fe:	4b34      	ldr	r3, [pc, #208]	; (80011d0 <MX_GPIO_Init+0x114>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	f003 0304 	and.w	r3, r3, #4
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	4b30      	ldr	r3, [pc, #192]	; (80011d0 <MX_GPIO_Init+0x114>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	4a2f      	ldr	r2, [pc, #188]	; (80011d0 <MX_GPIO_Init+0x114>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	6313      	str	r3, [r2, #48]	; 0x30
 800111a:	4b2d      	ldr	r3, [pc, #180]	; (80011d0 <MX_GPIO_Init+0x114>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	4b29      	ldr	r3, [pc, #164]	; (80011d0 <MX_GPIO_Init+0x114>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	4a28      	ldr	r2, [pc, #160]	; (80011d0 <MX_GPIO_Init+0x114>)
 8001130:	f043 0308 	orr.w	r3, r3, #8
 8001134:	6313      	str	r3, [r2, #48]	; 0x30
 8001136:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <MX_GPIO_Init+0x114>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	f003 0308 	and.w	r3, r3, #8
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	603b      	str	r3, [r7, #0]
 8001146:	4b22      	ldr	r3, [pc, #136]	; (80011d0 <MX_GPIO_Init+0x114>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4a21      	ldr	r2, [pc, #132]	; (80011d0 <MX_GPIO_Init+0x114>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <MX_GPIO_Init+0x114>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	603b      	str	r3, [r7, #0]
 800115c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	2101      	movs	r1, #1
 8001162:	481c      	ldr	r0, [pc, #112]	; (80011d4 <MX_GPIO_Init+0x118>)
 8001164:	f001 fe0e 	bl	8002d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin
 8001168:	2200      	movs	r2, #0
 800116a:	f24f 0110 	movw	r1, #61456	; 0xf010
 800116e:	481a      	ldr	r0, [pc, #104]	; (80011d8 <MX_GPIO_Init+0x11c>)
 8001170:	f001 fe08 	bl	8002d84 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001174:	2301      	movs	r3, #1
 8001176:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001178:	2301      	movs	r3, #1
 800117a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	4619      	mov	r1, r3
 800118a:	4812      	ldr	r0, [pc, #72]	; (80011d4 <MX_GPIO_Init+0x118>)
 800118c:	f001 fc76 	bl	8002a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_Pin;
 8001190:	2301      	movs	r3, #1
 8001192:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001194:	2300      	movs	r3, #0
 8001196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	480e      	ldr	r0, [pc, #56]	; (80011dc <MX_GPIO_Init+0x120>)
 80011a4:	f001 fc6a 	bl	8002a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PD4 */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin
 80011a8:	f24f 0310 	movw	r3, #61456	; 0xf010
 80011ac:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4619      	mov	r1, r3
 80011c0:	4805      	ldr	r0, [pc, #20]	; (80011d8 <MX_GPIO_Init+0x11c>)
 80011c2:	f001 fc5b 	bl	8002a7c <HAL_GPIO_Init>

}
 80011c6:	bf00      	nop
 80011c8:	3728      	adds	r7, #40	; 0x28
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40023800 	.word	0x40023800
 80011d4:	40020800 	.word	0x40020800
 80011d8:	40020c00 	.word	0x40020c00
 80011dc:	40020000 	.word	0x40020000

080011e0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e4:	4b12      	ldr	r3, [pc, #72]	; (8001230 <MX_I2C1_Init+0x50>)
 80011e6:	4a13      	ldr	r2, [pc, #76]	; (8001234 <MX_I2C1_Init+0x54>)
 80011e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ea:	4b11      	ldr	r3, [pc, #68]	; (8001230 <MX_I2C1_Init+0x50>)
 80011ec:	4a12      	ldr	r2, [pc, #72]	; (8001238 <MX_I2C1_Init+0x58>)
 80011ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011f0:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <MX_I2C1_Init+0x50>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <MX_I2C1_Init+0x50>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011fc:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <MX_I2C1_Init+0x50>)
 80011fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001202:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001204:	4b0a      	ldr	r3, [pc, #40]	; (8001230 <MX_I2C1_Init+0x50>)
 8001206:	2200      	movs	r2, #0
 8001208:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <MX_I2C1_Init+0x50>)
 800120c:	2200      	movs	r2, #0
 800120e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001210:	4b07      	ldr	r3, [pc, #28]	; (8001230 <MX_I2C1_Init+0x50>)
 8001212:	2200      	movs	r2, #0
 8001214:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001216:	4b06      	ldr	r3, [pc, #24]	; (8001230 <MX_I2C1_Init+0x50>)
 8001218:	2200      	movs	r2, #0
 800121a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800121c:	4804      	ldr	r0, [pc, #16]	; (8001230 <MX_I2C1_Init+0x50>)
 800121e:	f003 f9d5 	bl	80045cc <HAL_I2C_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001228:	f000 fa0c 	bl	8001644 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800122c:	bf00      	nop
 800122e:	bd80      	pop	{r7, pc}
 8001230:	200000b4 	.word	0x200000b4
 8001234:	40005400 	.word	0x40005400
 8001238:	000186a0 	.word	0x000186a0

0800123c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	; 0x28
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a19      	ldr	r2, [pc, #100]	; (80012c0 <HAL_I2C_MspInit+0x84>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d12c      	bne.n	80012b8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	613b      	str	r3, [r7, #16]
 8001262:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <HAL_I2C_MspInit+0x88>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a17      	ldr	r2, [pc, #92]	; (80012c4 <HAL_I2C_MspInit+0x88>)
 8001268:	f043 0302 	orr.w	r3, r3, #2
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <HAL_I2C_MspInit+0x88>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	613b      	str	r3, [r7, #16]
 8001278:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800127a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800127e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001280:	2312      	movs	r3, #18
 8001282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001288:	2303      	movs	r3, #3
 800128a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800128c:	2304      	movs	r3, #4
 800128e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	480c      	ldr	r0, [pc, #48]	; (80012c8 <HAL_I2C_MspInit+0x8c>)
 8001298:	f001 fbf0 	bl	8002a7c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800129c:	2300      	movs	r3, #0
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <HAL_I2C_MspInit+0x88>)
 80012a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a4:	4a07      	ldr	r2, [pc, #28]	; (80012c4 <HAL_I2C_MspInit+0x88>)
 80012a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012aa:	6413      	str	r3, [r2, #64]	; 0x40
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <HAL_I2C_MspInit+0x88>)
 80012ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	; 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40005400 	.word	0x40005400
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020400 	.word	0x40020400

080012cc <MX_I2S3_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi3_tx;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80012d0:	4b13      	ldr	r3, [pc, #76]	; (8001320 <MX_I2S3_Init+0x54>)
 80012d2:	4a14      	ldr	r2, [pc, #80]	; (8001324 <MX_I2S3_Init+0x58>)
 80012d4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80012d6:	4b12      	ldr	r3, [pc, #72]	; (8001320 <MX_I2S3_Init+0x54>)
 80012d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012dc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80012de:	4b10      	ldr	r3, [pc, #64]	; (8001320 <MX_I2S3_Init+0x54>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80012e4:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <MX_I2S3_Init+0x54>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80012ea:	4b0d      	ldr	r3, [pc, #52]	; (8001320 <MX_I2S3_Init+0x54>)
 80012ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012f0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80012f2:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <MX_I2S3_Init+0x54>)
 80012f4:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80012f8:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <MX_I2S3_Init+0x54>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001300:	4b07      	ldr	r3, [pc, #28]	; (8001320 <MX_I2S3_Init+0x54>)
 8001302:	2200      	movs	r2, #0
 8001304:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <MX_I2S3_Init+0x54>)
 8001308:	2200      	movs	r2, #0
 800130a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800130c:	4804      	ldr	r0, [pc, #16]	; (8001320 <MX_I2S3_Init+0x54>)
 800130e:	f003 fdb9 	bl	8004e84 <HAL_I2S_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8001318:	f000 f994 	bl	8001644 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20000108 	.word	0x20000108
 8001324:	40003c00 	.word	0x40003c00

08001328 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b090      	sub	sp, #64	; 0x40
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
 8001350:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI3)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a4f      	ldr	r2, [pc, #316]	; (8001494 <HAL_I2S_MspInit+0x16c>)
 8001358:	4293      	cmp	r3, r2
 800135a:	f040 8096 	bne.w	800148a <HAL_I2S_MspInit+0x162>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800135e:	2301      	movs	r3, #1
 8001360:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8001362:	23c8      	movs	r3, #200	; 0xc8
 8001364:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 8001366:	2305      	movs	r3, #5
 8001368:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800136a:	2302      	movs	r3, #2
 800136c:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4618      	mov	r0, r3
 8001374:	f004 ffb0 	bl	80062d8 <HAL_RCCEx_PeriphCLKConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 800137e:	f000 f961 	bl	8001644 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
 8001386:	4b44      	ldr	r3, [pc, #272]	; (8001498 <HAL_I2S_MspInit+0x170>)
 8001388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138a:	4a43      	ldr	r2, [pc, #268]	; (8001498 <HAL_I2S_MspInit+0x170>)
 800138c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001390:	6413      	str	r3, [r2, #64]	; 0x40
 8001392:	4b41      	ldr	r3, [pc, #260]	; (8001498 <HAL_I2S_MspInit+0x170>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	4b3d      	ldr	r3, [pc, #244]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a3c      	ldr	r2, [pc, #240]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b3a      	ldr	r3, [pc, #232]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	4b36      	ldr	r3, [pc, #216]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a35      	ldr	r2, [pc, #212]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013c4:	f043 0304 	orr.w	r3, r3, #4
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b33      	ldr	r3, [pc, #204]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0304 	and.w	r3, r3, #4
 80013d2:	60bb      	str	r3, [r7, #8]
 80013d4:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80013d6:	2310      	movs	r3, #16
 80013d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013da:	2302      	movs	r3, #2
 80013dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	2300      	movs	r3, #0
 80013e4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013e6:	2306      	movs	r3, #6
 80013e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013ee:	4619      	mov	r1, r3
 80013f0:	482a      	ldr	r0, [pc, #168]	; (800149c <HAL_I2S_MspInit+0x174>)
 80013f2:	f001 fb43 	bl	8002a7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 80013f6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80013fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fc:	2302      	movs	r3, #2
 80013fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001408:	2306      	movs	r3, #6
 800140a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800140c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001410:	4619      	mov	r1, r3
 8001412:	4823      	ldr	r0, [pc, #140]	; (80014a0 <HAL_I2S_MspInit+0x178>)
 8001414:	f001 fb32 	bl	8002a7c <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001418:	4b22      	ldr	r3, [pc, #136]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800141a:	4a23      	ldr	r2, [pc, #140]	; (80014a8 <HAL_I2S_MspInit+0x180>)
 800141c:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 800141e:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001424:	4b1f      	ldr	r3, [pc, #124]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001426:	2240      	movs	r2, #64	; 0x40
 8001428:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800142a:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001430:	4b1c      	ldr	r3, [pc, #112]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001432:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001436:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800143a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800143e:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001440:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001442:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001446:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001448:	4b16      	ldr	r3, [pc, #88]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800144a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800144e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001450:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001452:	2200      	movs	r2, #0
 8001454:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001456:	4b13      	ldr	r3, [pc, #76]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001458:	2204      	movs	r2, #4
 800145a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800145e:	2203      	movs	r2, #3
 8001460:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001464:	2200      	movs	r2, #0
 8001466:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001468:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800146a:	2200      	movs	r2, #0
 800146c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800146e:	480d      	ldr	r0, [pc, #52]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001470:	f000 ff94 	bl	800239c <HAL_DMA_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <HAL_I2S_MspInit+0x156>
    {
      Error_Handler();
 800147a:	f000 f8e3 	bl	8001644 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi3_tx);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001482:	639a      	str	r2, [r3, #56]	; 0x38
 8001484:	4a07      	ldr	r2, [pc, #28]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800148a:	bf00      	nop
 800148c:	3740      	adds	r7, #64	; 0x40
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40003c00 	.word	0x40003c00
 8001498:	40023800 	.word	0x40023800
 800149c:	40020000 	.word	0x40020000
 80014a0:	40020800 	.word	0x40020800
 80014a4:	20000150 	.word	0x20000150
 80014a8:	40026088 	.word	0x40026088

080014ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014b2:	f000 fdcb 	bl	800204c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b6:	f000 f85d 	bl	8001574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014ba:	f7ff fdff 	bl	80010bc <MX_GPIO_Init>
  MX_DMA_Init();
 80014be:	f7ff fddd 	bl	800107c <MX_DMA_Init>
  MX_I2C1_Init();
 80014c2:	f7ff fe8d 	bl	80011e0 <MX_I2C1_Init>
  MX_I2S3_Init();
 80014c6:	f7ff ff01 	bl	80012cc <MX_I2S3_Init>
  MX_USB_HOST_Init();
 80014ca:	f008 fc1f 	bl	8009d0c <MX_USB_HOST_Init>
  MX_USART1_UART_Init();
 80014ce:	f000 fc65 	bl	8001d9c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_DriverVbusFS(0);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f008 ff06 	bl	800a2e4 <MX_DriverVbusFS>

  // TODO temporary
  debug_init(&huart1);
 80014d8:	4823      	ldr	r0, [pc, #140]	; (8001568 <main+0xbc>)
 80014da:	f7ff fdb1 	bl	8001040 <debug_init>
  xprintf(ANSI_BG_MAGENTA "\nMIDI_SOUNDBOX" ANSI_BG_DEFAULT "\n");
 80014de:	4823      	ldr	r0, [pc, #140]	; (800156c <main+0xc0>)
 80014e0:	f000 fba0 	bl	8001c24 <xprintf>

  uint8_t counter = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	71bb      	strb	r3, [r7, #6]

  counter += Codec_Init();
 80014e8:	f7ff fc58 	bl	8000d9c <Codec_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	79bb      	ldrb	r3, [r7, #6]
 80014f2:	4413      	add	r3, r2
 80014f4:	71bb      	strb	r3, [r7, #6]
  counter += Codec_SetVolume(80);
 80014f6:	2050      	movs	r0, #80	; 0x50
 80014f8:	f7ff fcec 	bl	8000ed4 <Codec_SetVolume>
 80014fc:	4603      	mov	r3, r0
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	79bb      	ldrb	r3, [r7, #6]
 8001502:	4413      	add	r3, r2
 8001504:	71bb      	strb	r3, [r7, #6]
  counter += Codec_Play();
 8001506:	f7ff fcbb 	bl	8000e80 <Codec_Play>
 800150a:	4603      	mov	r3, r0
 800150c:	b2da      	uxtb	r2, r3
 800150e:	79bb      	ldrb	r3, [r7, #6]
 8001510:	4413      	add	r3, r2
 8001512:	71bb      	strb	r3, [r7, #6]
  if (counter) {
 8001514:	79bb      	ldrb	r3, [r7, #6]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <main+0x72>
    Error_Handler();
 800151a:	f000 f893 	bl	8001644 <Error_Handler>
  }

  Synth_Init();
 800151e:	f000 f987 	bl	8001830 <Synth_Init>
  if (Synth_Play() != 0) {
 8001522:	f000 f995 	bl	8001850 <Synth_Play>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <main+0x84>
	Error_Handler();
 800152c:	f000 f88a 	bl	8001644 <Error_Handler>
  }

  uint8_t midi_started = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	71fb      	strb	r3, [r7, #7]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001534:	f008 fc10 	bl	8009d58 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if (Appli_state == APPLICATION_READY && !midi_started) {
 8001538:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <main+0xc4>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b02      	cmp	r3, #2
 800153e:	d107      	bne.n	8001550 <main+0xa4>
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d104      	bne.n	8001550 <main+0xa4>
      Midi_Start();
 8001546:	f000 f88f 	bl	8001668 <Midi_Start>
      midi_started = 1;
 800154a:	2301      	movs	r3, #1
 800154c:	71fb      	strb	r3, [r7, #7]
 800154e:	e00a      	b.n	8001566 <main+0xba>
    } else if (Appli_state != APPLICATION_READY && midi_started) {
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <main+0xc4>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b02      	cmp	r3, #2
 8001556:	d0ed      	beq.n	8001534 <main+0x88>
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0ea      	beq.n	8001534 <main+0x88>
      Midi_Stop();
 800155e:	f000 f891 	bl	8001684 <Midi_Stop>
      midi_started = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	71fb      	strb	r3, [r7, #7]
    MX_USB_HOST_Process();
 8001566:	e7e5      	b.n	8001534 <main+0x88>
 8001568:	20000e04 	.word	0x20000e04
 800156c:	0800c428 	.word	0x0800c428
 8001570:	20005238 	.word	0x20005238

08001574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b094      	sub	sp, #80	; 0x50
 8001578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157a:	f107 0320 	add.w	r3, r7, #32
 800157e:	2230      	movs	r2, #48	; 0x30
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f008 ff04 	bl	800a390 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	4b27      	ldr	r3, [pc, #156]	; (800163c <SystemClock_Config+0xc8>)
 800159e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a0:	4a26      	ldr	r2, [pc, #152]	; (800163c <SystemClock_Config+0xc8>)
 80015a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a6:	6413      	str	r3, [r2, #64]	; 0x40
 80015a8:	4b24      	ldr	r3, [pc, #144]	; (800163c <SystemClock_Config+0xc8>)
 80015aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015b4:	2300      	movs	r3, #0
 80015b6:	607b      	str	r3, [r7, #4]
 80015b8:	4b21      	ldr	r3, [pc, #132]	; (8001640 <SystemClock_Config+0xcc>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a20      	ldr	r2, [pc, #128]	; (8001640 <SystemClock_Config+0xcc>)
 80015be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4b1e      	ldr	r3, [pc, #120]	; (8001640 <SystemClock_Config+0xcc>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015d0:	2301      	movs	r3, #1
 80015d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015da:	2302      	movs	r3, #2
 80015dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015e4:	2304      	movs	r3, #4
 80015e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80015e8:	23c0      	movs	r3, #192	; 0xc0
 80015ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80015ec:	2304      	movs	r3, #4
 80015ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80015f0:	2308      	movs	r3, #8
 80015f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f4:	f107 0320 	add.w	r3, r7, #32
 80015f8:	4618      	mov	r0, r3
 80015fa:	f004 f9d5 	bl	80059a8 <HAL_RCC_OscConfig>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001604:	f000 f81e 	bl	8001644 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001608:	230f      	movs	r3, #15
 800160a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160c:	2302      	movs	r3, #2
 800160e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001614:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001618:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	2103      	movs	r1, #3
 8001624:	4618      	mov	r0, r3
 8001626:	f004 fc37 	bl	8005e98 <HAL_RCC_ClockConfig>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001630:	f000 f808 	bl	8001644 <Error_Handler>
  }
}
 8001634:	bf00      	nop
 8001636:	3750      	adds	r7, #80	; 0x50
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40023800 	.word	0x40023800
 8001640:	40007000 	.word	0x40007000

08001644 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  HAL_GPIO_WritePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin, GPIO_PIN_SET);
 8001648:	2201      	movs	r2, #1
 800164a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800164e:	4804      	ldr	r0, [pc, #16]	; (8001660 <Error_Handler+0x1c>)
 8001650:	f001 fb98 	bl	8002d84 <HAL_GPIO_WritePin>
  xprintf("ERROR!");
 8001654:	4803      	ldr	r0, [pc, #12]	; (8001664 <Error_Handler+0x20>)
 8001656:	f000 fae5 	bl	8001c24 <xprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800165a:	b672      	cpsid	i
}
 800165c:	bf00      	nop
  __disable_irq();
  while (1)
 800165e:	e7fe      	b.n	800165e <Error_Handler+0x1a>
 8001660:	40020c00 	.word	0x40020c00
 8001664:	0800c448 	.word	0x0800c448

08001668 <Midi_Start>:
extern USBH_HandleTypeDef hUsbHostFS;
uint8_t MIDI_RX_Buffer[RX_BUFF_SIZE];

static void HandleMidi(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1);

void Midi_Start(void) {
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 800166c:	2240      	movs	r2, #64	; 0x40
 800166e:	4903      	ldr	r1, [pc, #12]	; (800167c <Midi_Start+0x14>)
 8001670:	4803      	ldr	r0, [pc, #12]	; (8001680 <Midi_Start+0x18>)
 8001672:	f006 fc1a 	bl	8007eaa <USBH_MIDI_Receive>
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	200001b0 	.word	0x200001b0
 8001680:	20004d90 	.word	0x20004d90

08001684 <Midi_Stop>:

void Midi_Stop(void) {
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
	...

08001694 <USBH_MIDI_ReceiveCallback>:

void USBH_MIDI_ReceiveCallback(USBH_HandleTypeDef *phost) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  // each USB midi package is 4 bytes long
  uint16_t numberOfPackets = USBH_MIDI_GetLastReceivedDataSize(&hUsbHostFS) / 4;
 800169c:	481e      	ldr	r0, [pc, #120]	; (8001718 <USBH_MIDI_ReceiveCallback+0x84>)
 800169e:	f006 fbe8 	bl	8007e72 <USBH_MIDI_GetLastReceivedDataSize>
 80016a2:	4603      	mov	r3, r0
 80016a4:	089b      	lsrs	r3, r3, #2
 80016a6:	81bb      	strh	r3, [r7, #12]

  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 80016a8:	2300      	movs	r3, #0
 80016aa:	81fb      	strh	r3, [r7, #14]
 80016ac:	e027      	b.n	80016fe <USBH_MIDI_ReceiveCallback+0x6a>
    uint8_t cin_cable   = MIDI_RX_Buffer[4*i+0];
 80016ae:	89fb      	ldrh	r3, [r7, #14]
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4a1a      	ldr	r2, [pc, #104]	; (800171c <USBH_MIDI_ReceiveCallback+0x88>)
 80016b4:	5cd3      	ldrb	r3, [r2, r3]
 80016b6:	72fb      	strb	r3, [r7, #11]
    uint8_t midi_cmd    = MIDI_RX_Buffer[4*i+1];
 80016b8:	89fb      	ldrh	r3, [r7, #14]
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	3301      	adds	r3, #1
 80016be:	4a17      	ldr	r2, [pc, #92]	; (800171c <USBH_MIDI_ReceiveCallback+0x88>)
 80016c0:	5cd3      	ldrb	r3, [r2, r3]
 80016c2:	72bb      	strb	r3, [r7, #10]
    uint8_t midi_param0 = MIDI_RX_Buffer[4*i+2];
 80016c4:	89fb      	ldrh	r3, [r7, #14]
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	3302      	adds	r3, #2
 80016ca:	4a14      	ldr	r2, [pc, #80]	; (800171c <USBH_MIDI_ReceiveCallback+0x88>)
 80016cc:	5cd3      	ldrb	r3, [r2, r3]
 80016ce:	727b      	strb	r3, [r7, #9]
    uint8_t midi_param1 = MIDI_RX_Buffer[4*i+3];
 80016d0:	89fb      	ldrh	r3, [r7, #14]
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	3303      	adds	r3, #3
 80016d6:	4a11      	ldr	r2, [pc, #68]	; (800171c <USBH_MIDI_ReceiveCallback+0x88>)
 80016d8:	5cd3      	ldrb	r3, [r2, r3]
 80016da:	723b      	strb	r3, [r7, #8]
    if(cin_cable == 0 || cin_cable == 11) {
 80016dc:	7afb      	ldrb	r3, [r7, #11]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d009      	beq.n	80016f6 <USBH_MIDI_ReceiveCallback+0x62>
 80016e2:	7afb      	ldrb	r3, [r7, #11]
 80016e4:	2b0b      	cmp	r3, #11
 80016e6:	d006      	beq.n	80016f6 <USBH_MIDI_ReceiveCallback+0x62>
      continue;
    }
    HandleMidi(midi_cmd, midi_param0, midi_param1);
 80016e8:	7a3a      	ldrb	r2, [r7, #8]
 80016ea:	7a79      	ldrb	r1, [r7, #9]
 80016ec:	7abb      	ldrb	r3, [r7, #10]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 f816 	bl	8001720 <HandleMidi>
 80016f4:	e000      	b.n	80016f8 <USBH_MIDI_ReceiveCallback+0x64>
      continue;
 80016f6:	bf00      	nop
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 80016f8:	89fb      	ldrh	r3, [r7, #14]
 80016fa:	3301      	adds	r3, #1
 80016fc:	81fb      	strh	r3, [r7, #14]
 80016fe:	89fa      	ldrh	r2, [r7, #14]
 8001700:	89bb      	ldrh	r3, [r7, #12]
 8001702:	429a      	cmp	r2, r3
 8001704:	d3d3      	bcc.n	80016ae <USBH_MIDI_ReceiveCallback+0x1a>
  }

  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 8001706:	2240      	movs	r2, #64	; 0x40
 8001708:	4904      	ldr	r1, [pc, #16]	; (800171c <USBH_MIDI_ReceiveCallback+0x88>)
 800170a:	4803      	ldr	r0, [pc, #12]	; (8001718 <USBH_MIDI_ReceiveCallback+0x84>)
 800170c:	f006 fbcd 	bl	8007eaa <USBH_MIDI_Receive>
}
 8001710:	bf00      	nop
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20004d90 	.word	0x20004d90
 800171c:	200001b0 	.word	0x200001b0

08001720 <HandleMidi>:

static void HandleMidi(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
 800172a:	460b      	mov	r3, r1
 800172c:	71bb      	strb	r3, [r7, #6]
 800172e:	4613      	mov	r3, r2
 8001730:	717b      	strb	r3, [r7, #5]
  switch (midi_cmd & 0xf0) {
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001738:	2b80      	cmp	r3, #128	; 0x80
 800173a:	d002      	beq.n	8001742 <HandleMidi+0x22>
 800173c:	2b90      	cmp	r3, #144	; 0x90
 800173e:	d005      	beq.n	800174c <HandleMidi+0x2c>
	xprintf("NOTE OFF\n");
	break;
  case 0x90:
	xprintf("NOTE ON\n");
  }
}
 8001740:	e007      	b.n	8001752 <HandleMidi+0x32>
	xprintf("NOTE OFF\n");
 8001742:	4806      	ldr	r0, [pc, #24]	; (800175c <HandleMidi+0x3c>)
 8001744:	f000 fa6e 	bl	8001c24 <xprintf>
	break;
 8001748:	bf00      	nop
}
 800174a:	e002      	b.n	8001752 <HandleMidi+0x32>
	xprintf("NOTE ON\n");
 800174c:	4804      	ldr	r0, [pc, #16]	; (8001760 <HandleMidi+0x40>)
 800174e:	f000 fa69 	bl	8001c24 <xprintf>
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	0800c450 	.word	0x0800c450
 8001760:	0800c45c 	.word	0x0800c45c

08001764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <HAL_MspInit+0x4c>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001772:	4a0f      	ldr	r2, [pc, #60]	; (80017b0 <HAL_MspInit+0x4c>)
 8001774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001778:	6453      	str	r3, [r2, #68]	; 0x44
 800177a:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <HAL_MspInit+0x4c>)
 800177c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	603b      	str	r3, [r7, #0]
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <HAL_MspInit+0x4c>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178e:	4a08      	ldr	r2, [pc, #32]	; (80017b0 <HAL_MspInit+0x4c>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001794:	6413      	str	r3, [r2, #64]	; 0x40
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <HAL_MspInit+0x4c>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017a2:	2007      	movs	r0, #7
 80017a4:	f000 fdb8 	bl	8002318 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40023800 	.word	0x40023800

080017b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <NMI_Handler+0x4>

080017ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <HardFault_Handler+0x4>

080017c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <MemManage_Handler+0x4>

080017c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ca:	e7fe      	b.n	80017ca <BusFault_Handler+0x4>

080017cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <UsageFault_Handler+0x4>

080017d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr

080017ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ee:	b480      	push	{r7}
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001800:	f000 fc76 	bl	80020f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	bd80      	pop	{r7, pc}

08001808 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 800180c:	4802      	ldr	r0, [pc, #8]	; (8001818 <DMA1_Stream5_IRQHandler+0x10>)
 800180e:	f000 fecb 	bl	80025a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000150 	.word	0x20000150

0800181c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001820:	4802      	ldr	r0, [pc, #8]	; (800182c <OTG_FS_IRQHandler+0x10>)
 8001822:	f001 fd33 	bl	800328c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	2000523c 	.word	0x2000523c

08001830 <Synth_Init>:
float sample_N;

// temporary, single voice
Wavetable_State wavetable;

void Synth_Init() {
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  Wavetable_Init(&wavetable, WAVE_SINE);
 8001834:	2100      	movs	r1, #0
 8001836:	4805      	ldr	r0, [pc, #20]	; (800184c <Synth_Init+0x1c>)
 8001838:	f000 fb5a 	bl	8001ef0 <Wavetable_Init>
  UpdateAudioBuffer(0, AUDIO_BUFFER_FRAMES);
 800183c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001840:	2000      	movs	r0, #0
 8001842:	f000 f815 	bl	8001870 <UpdateAudioBuffer>
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200005f0 	.word	0x200005f0

08001850 <Synth_Play>:

uint8_t Synth_Play() {
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  return HAL_I2S_Transmit_DMA(&hi2s3, audio_buffer, AUDIO_BUFFER_SAMPLES);
 8001854:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001858:	4903      	ldr	r1, [pc, #12]	; (8001868 <Synth_Play+0x18>)
 800185a:	4804      	ldr	r0, [pc, #16]	; (800186c <Synth_Play+0x1c>)
 800185c:	f003 fc52 	bl	8005104 <HAL_I2S_Transmit_DMA>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200001f0 	.word	0x200001f0
 800186c:	20000108 	.word	0x20000108

08001870 <UpdateAudioBuffer>:

static void UpdateAudioBuffer(uint32_t start_frame, uint32_t end_frame) {
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  // start_frame is inclusive, end_frame exclusive
  static float buffer[AUDIO_BUFFER_SAMPLES];
  Wavetable_GetSamples(&wavetable, buffer, end_frame - start_frame);
 800187a:	683a      	ldr	r2, [r7, #0]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	461a      	mov	r2, r3
 8001882:	4923      	ldr	r1, [pc, #140]	; (8001910 <UpdateAudioBuffer+0xa0>)
 8001884:	4823      	ldr	r0, [pc, #140]	; (8001914 <UpdateAudioBuffer+0xa4>)
 8001886:	f000 fb63 	bl	8001f50 <Wavetable_GetSamples>

  uint32_t i = 0;
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
  for (uint32_t frame = start_frame; frame < end_frame; frame++) {
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	60bb      	str	r3, [r7, #8]
 8001892:	e033      	b.n	80018fc <UpdateAudioBuffer+0x8c>
    audio_buffer[2*frame] = (int16_t)(buffer[2*i] * 32000);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	4a1d      	ldr	r2, [pc, #116]	; (8001910 <UpdateAudioBuffer+0xa0>)
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	edd3 7a00 	vldr	s15, [r3]
 80018a2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001918 <UpdateAudioBuffer+0xa8>
 80018a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018ae:	ee17 3a90 	vmov	r3, s15
 80018b2:	b21a      	sxth	r2, r3
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	b291      	uxth	r1, r2
 80018ba:	4a18      	ldr	r2, [pc, #96]	; (800191c <UpdateAudioBuffer+0xac>)
 80018bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	audio_buffer[2*frame+1] = (int16_t)(buffer[2*i+1] * 32000);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	3301      	adds	r3, #1
 80018c6:	4a12      	ldr	r2, [pc, #72]	; (8001910 <UpdateAudioBuffer+0xa0>)
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	4413      	add	r3, r2
 80018cc:	edd3 7a00 	vldr	s15, [r3]
 80018d0:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001918 <UpdateAudioBuffer+0xa8>
 80018d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018dc:	ee17 3a90 	vmov	r3, s15
 80018e0:	b21a      	sxth	r2, r3
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	3301      	adds	r3, #1
 80018e8:	b291      	uxth	r1, r2
 80018ea:	4a0c      	ldr	r2, [pc, #48]	; (800191c <UpdateAudioBuffer+0xac>)
 80018ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	i++;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	3301      	adds	r3, #1
 80018f4:	60fb      	str	r3, [r7, #12]
  for (uint32_t frame = start_frame; frame < end_frame; frame++) {
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	3301      	adds	r3, #1
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68ba      	ldr	r2, [r7, #8]
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d3c7      	bcc.n	8001894 <UpdateAudioBuffer+0x24>
  }
}
 8001904:	bf00      	nop
 8001906:	bf00      	nop
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	20000600 	.word	0x20000600
 8001914:	200005f0 	.word	0x200005f0
 8001918:	46fa0000 	.word	0x46fa0000
 800191c:	200001f0 	.word	0x200001f0

08001920 <HAL_I2S_TxHalfCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  UpdateAudioBuffer(0, AUDIO_BUFFER_FRAMES/2);
 8001928:	2180      	movs	r1, #128	; 0x80
 800192a:	2000      	movs	r0, #0
 800192c:	f7ff ffa0 	bl	8001870 <UpdateAudioBuffer>
}
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  UpdateAudioBuffer(AUDIO_BUFFER_FRAMES/2, AUDIO_BUFFER_FRAMES);
 8001940:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001944:	2080      	movs	r0, #128	; 0x80
 8001946:	f7ff ff93 	bl	8001870 <UpdateAudioBuffer>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b086      	sub	sp, #24
 8001956:	af00      	add	r7, sp, #0
 8001958:	60f8      	str	r0, [r7, #12]
 800195a:	60b9      	str	r1, [r7, #8]
 800195c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	e00a      	b.n	800197a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001964:	f3af 8000 	nop.w
 8001968:	4601      	mov	r1, r0
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	1c5a      	adds	r2, r3, #1
 800196e:	60ba      	str	r2, [r7, #8]
 8001970:	b2ca      	uxtb	r2, r1
 8001972:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	3301      	adds	r3, #1
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	429a      	cmp	r2, r3
 8001980:	dbf0      	blt.n	8001964 <_read+0x12>
	}

return len;
 8001982:	687b      	ldr	r3, [r7, #4]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	e009      	b.n	80019b2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	1c5a      	adds	r2, r3, #1
 80019a2:	60ba      	str	r2, [r7, #8]
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fb2e 	bl	8001008 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	3301      	adds	r3, #1
 80019b0:	617b      	str	r3, [r7, #20]
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	dbf1      	blt.n	800199e <_write+0x12>
	}
	return len;
 80019ba:	687b      	ldr	r3, [r7, #4]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <_close>:

int _close(int file)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
	return -1;
 80019cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019ec:	605a      	str	r2, [r3, #4]
	return 0;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <_isatty>:

int _isatty(int file)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
	return 1;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b085      	sub	sp, #20
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	60f8      	str	r0, [r7, #12]
 8001a1a:	60b9      	str	r1, [r7, #8]
 8001a1c:	607a      	str	r2, [r7, #4]
	return 0;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3714      	adds	r7, #20
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a34:	4a14      	ldr	r2, [pc, #80]	; (8001a88 <_sbrk+0x5c>)
 8001a36:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <_sbrk+0x60>)
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a40:	4b13      	ldr	r3, [pc, #76]	; (8001a90 <_sbrk+0x64>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d102      	bne.n	8001a4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a48:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <_sbrk+0x64>)
 8001a4a:	4a12      	ldr	r2, [pc, #72]	; (8001a94 <_sbrk+0x68>)
 8001a4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a4e:	4b10      	ldr	r3, [pc, #64]	; (8001a90 <_sbrk+0x64>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4413      	add	r3, r2
 8001a56:	693a      	ldr	r2, [r7, #16]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d207      	bcs.n	8001a6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a5c:	f008 fc5e 	bl	800a31c <__errno>
 8001a60:	4603      	mov	r3, r0
 8001a62:	220c      	movs	r2, #12
 8001a64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a6a:	e009      	b.n	8001a80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <_sbrk+0x64>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <_sbrk+0x64>)
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	4a05      	ldr	r2, [pc, #20]	; (8001a90 <_sbrk+0x64>)
 8001a7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3718      	adds	r7, #24
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20020000 	.word	0x20020000
 8001a8c:	00000400 	.word	0x00000400
 8001a90:	20000e00 	.word	0x20000e00
 8001a94:	20005550 	.word	0x20005550

08001a98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <SystemInit+0x20>)
 8001a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aa2:	4a05      	ldr	r2, [pc, #20]	; (8001ab8 <SystemInit+0x20>)
 8001aa4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001aa8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <xputc>:




void xputc (char c)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
	debug_chr(c);
 8001ac6:	79fb      	ldrb	r3, [r7, #7]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fac9 	bl	8001060 <debug_chr>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <xputs>:




void xputs (const char* str)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
	while (*str)
 8001ade:	e006      	b.n	8001aee <xputs+0x18>
		xputc(*str++);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	607a      	str	r2, [r7, #4]
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ffe7 	bl	8001abc <xputc>
	while (*str)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f4      	bne.n	8001ae0 <xputs+0xa>
}
 8001af6:	bf00      	nop
 8001af8:	bf00      	nop
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}

08001b00 <xitoa>:




void xitoa (long val, int radix, int len)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08c      	sub	sp, #48	; 0x30
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
	uint8_t c, r, sgn = 0, pad = ' ';
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001b12:	2320      	movs	r3, #32
 8001b14:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t s[20], i = 0;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	uint32_t v;


	if (radix < 0) {
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	da0b      	bge.n	8001b3c <xitoa+0x3c>
		radix = -radix;
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	425b      	negs	r3, r3
 8001b28:	60bb      	str	r3, [r7, #8]
		if (val < 0) {
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	da05      	bge.n	8001b3c <xitoa+0x3c>
			val = -val;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	425b      	negs	r3, r3
 8001b34:	60fb      	str	r3, [r7, #12]
			sgn = '-';
 8001b36:	232d      	movs	r3, #45	; 0x2d
 8001b38:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		}
	}
	v = val;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	62bb      	str	r3, [r7, #40]	; 0x28
	r = radix;
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (len < 0) {
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	da05      	bge.n	8001b58 <xitoa+0x58>
		len = -len;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	425b      	negs	r3, r3
 8001b50:	607b      	str	r3, [r7, #4]
		pad = '0';
 8001b52:	2330      	movs	r3, #48	; 0x30
 8001b54:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	}
	if (len > 20) return;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2b14      	cmp	r3, #20
 8001b5c:	dc5e      	bgt.n	8001c1c <xitoa+0x11c>
	do {
		c = (uint8_t)(v % r);
 8001b5e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b64:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b68:	fb01 f202 	mul.w	r2, r1, r2
 8001b6c:	1a9b      	subs	r3, r3, r2
 8001b6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c >= 10) c += 7;
 8001b72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b76:	2b09      	cmp	r3, #9
 8001b78:	d904      	bls.n	8001b84 <xitoa+0x84>
 8001b7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b7e:	3307      	adds	r3, #7
 8001b80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		c += '0';
 8001b84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b88:	3330      	adds	r3, #48	; 0x30
 8001b8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		s[i++] = c;
 8001b8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b92:	1c5a      	adds	r2, r3, #1
 8001b94:	f887 202c 	strb.w	r2, [r7, #44]	; 0x2c
 8001b98:	3330      	adds	r3, #48	; 0x30
 8001b9a:	443b      	add	r3, r7
 8001b9c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001ba0:	f803 2c20 	strb.w	r2, [r3, #-32]
		v /= r;
 8001ba4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ba8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bae:	62bb      	str	r3, [r7, #40]	; 0x28
	} while (v);
 8001bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1d3      	bne.n	8001b5e <xitoa+0x5e>
	if (sgn) s[i++] = sgn;
 8001bb6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d016      	beq.n	8001bec <xitoa+0xec>
 8001bbe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bc2:	1c5a      	adds	r2, r3, #1
 8001bc4:	f887 202c 	strb.w	r2, [r7, #44]	; 0x2c
 8001bc8:	3330      	adds	r3, #48	; 0x30
 8001bca:	443b      	add	r3, r7
 8001bcc:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8001bd0:	f803 2c20 	strb.w	r2, [r3, #-32]
	while (i < len)
 8001bd4:	e00a      	b.n	8001bec <xitoa+0xec>
		s[i++] = pad;
 8001bd6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	f887 202c 	strb.w	r2, [r7, #44]	; 0x2c
 8001be0:	3330      	adds	r3, #48	; 0x30
 8001be2:	443b      	add	r3, r7
 8001be4:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001be8:	f803 2c20 	strb.w	r2, [r3, #-32]
	while (i < len)
 8001bec:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	dcef      	bgt.n	8001bd6 <xitoa+0xd6>
	do
		xputc(s[--i]);
 8001bf6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001c00:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c04:	3330      	adds	r3, #48	; 0x30
 8001c06:	443b      	add	r3, r7
 8001c08:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff ff55 	bl	8001abc <xputc>
	while (i);
 8001c12:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1ed      	bne.n	8001bf6 <xitoa+0xf6>
 8001c1a:	e000      	b.n	8001c1e <xitoa+0x11e>
	if (len > 20) return;
 8001c1c:	bf00      	nop
}
 8001c1e:	3730      	adds	r7, #48	; 0x30
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <xprintf>:

void xprintf (const char* str, ...)
{
 8001c24:	b40f      	push	{r0, r1, r2, r3}
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
	va_list arp;
	int d, r, w, s, l;


	va_start(arp, str);
 8001c2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c30:	603b      	str	r3, [r7, #0]

	while ((d = *str++) != 0) {
 8001c32:	e09f      	b.n	8001d74 <xprintf+0x150>
		if (d != '%') {
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	2b25      	cmp	r3, #37	; 0x25
 8001c38:	d005      	beq.n	8001c46 <xprintf+0x22>
			xputc(d); continue;
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff ff3c 	bl	8001abc <xputc>
 8001c44:	e096      	b.n	8001d74 <xprintf+0x150>
		}
		d = *str++; w = r = s = l = 0;
 8001c46:	6a3b      	ldr	r3, [r7, #32]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	623a      	str	r2, [r7, #32]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	617b      	str	r3, [r7, #20]
 8001c50:	2300      	movs	r3, #0
 8001c52:	607b      	str	r3, [r7, #4]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	60fb      	str	r3, [r7, #12]
		if (d == '0') {
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	2b30      	cmp	r3, #48	; 0x30
 8001c64:	d118      	bne.n	8001c98 <xprintf+0x74>
			d = *str++; s = 1;
 8001c66:	6a3b      	ldr	r3, [r7, #32]
 8001c68:	1c5a      	adds	r2, r3, #1
 8001c6a:	623a      	str	r2, [r7, #32]
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	617b      	str	r3, [r7, #20]
 8001c70:	2301      	movs	r3, #1
 8001c72:	60bb      	str	r3, [r7, #8]
		}
		while ((d >= '0')&&(d <= '9')) {
 8001c74:	e010      	b.n	8001c98 <xprintf+0x74>
			w += w * 10 + (d - '0');
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	4413      	add	r3, r2
 8001c7e:	005b      	lsls	r3, r3, #1
 8001c80:	461a      	mov	r2, r3
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	3b30      	subs	r3, #48	; 0x30
 8001c86:	4413      	add	r3, r2
 8001c88:	68fa      	ldr	r2, [r7, #12]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	60fb      	str	r3, [r7, #12]
			d = *str++;
 8001c8e:	6a3b      	ldr	r3, [r7, #32]
 8001c90:	1c5a      	adds	r2, r3, #1
 8001c92:	623a      	str	r2, [r7, #32]
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	617b      	str	r3, [r7, #20]
		while ((d >= '0')&&(d <= '9')) {
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	2b2f      	cmp	r3, #47	; 0x2f
 8001c9c:	dd02      	ble.n	8001ca4 <xprintf+0x80>
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	2b39      	cmp	r3, #57	; 0x39
 8001ca2:	dde8      	ble.n	8001c76 <xprintf+0x52>
		}
		if (s) w = -w;
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d002      	beq.n	8001cb0 <xprintf+0x8c>
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	425b      	negs	r3, r3
 8001cae:	60fb      	str	r3, [r7, #12]
		if (d == 'l') {
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	2b6c      	cmp	r3, #108	; 0x6c
 8001cb4:	d106      	bne.n	8001cc4 <xprintf+0xa0>
			l = 1;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	607b      	str	r3, [r7, #4]
			d = *str++;
 8001cba:	6a3b      	ldr	r3, [r7, #32]
 8001cbc:	1c5a      	adds	r2, r3, #1
 8001cbe:	623a      	str	r2, [r7, #32]
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	617b      	str	r3, [r7, #20]
		}
		if (!d) break;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d05e      	beq.n	8001d88 <xprintf+0x164>
		if (d == 's') {
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	2b73      	cmp	r3, #115	; 0x73
 8001cce:	d107      	bne.n	8001ce0 <xprintf+0xbc>
			xputs(va_arg(arp, char*));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	1d1a      	adds	r2, r3, #4
 8001cd4:	603a      	str	r2, [r7, #0]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff fefc 	bl	8001ad6 <xputs>
			continue;
 8001cde:	e049      	b.n	8001d74 <xprintf+0x150>
		}
		if (d == 'c') {
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	2b63      	cmp	r3, #99	; 0x63
 8001ce4:	d108      	bne.n	8001cf8 <xprintf+0xd4>
			xputc((char)va_arg(arp, int));
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	1d1a      	adds	r2, r3, #4
 8001cea:	603a      	str	r2, [r7, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fee3 	bl	8001abc <xputc>
			continue;
 8001cf6:	e03d      	b.n	8001d74 <xprintf+0x150>
		}
		if (d == 'u') r = 10;
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	2b75      	cmp	r3, #117	; 0x75
 8001cfc:	d101      	bne.n	8001d02 <xprintf+0xde>
 8001cfe:	230a      	movs	r3, #10
 8001d00:	613b      	str	r3, [r7, #16]
		if (d == 'd') r = -10;
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	2b64      	cmp	r3, #100	; 0x64
 8001d06:	d102      	bne.n	8001d0e <xprintf+0xea>
 8001d08:	f06f 0309 	mvn.w	r3, #9
 8001d0c:	613b      	str	r3, [r7, #16]
		if (d == 'X' || d == 'x') r = 16; // 'x' added by mthomas in increase compatibility
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	2b58      	cmp	r3, #88	; 0x58
 8001d12:	d002      	beq.n	8001d1a <xprintf+0xf6>
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	2b78      	cmp	r3, #120	; 0x78
 8001d18:	d101      	bne.n	8001d1e <xprintf+0xfa>
 8001d1a:	2310      	movs	r3, #16
 8001d1c:	613b      	str	r3, [r7, #16]
		if (d == 'b') r = 2;
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	2b62      	cmp	r3, #98	; 0x62
 8001d22:	d101      	bne.n	8001d28 <xprintf+0x104>
 8001d24:	2302      	movs	r3, #2
 8001d26:	613b      	str	r3, [r7, #16]
		if (!r) break;
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d02e      	beq.n	8001d8c <xprintf+0x168>
		if (l) {
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d009      	beq.n	8001d48 <xprintf+0x124>
			xitoa((long)va_arg(arp, long), r, w);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	1d1a      	adds	r2, r3, #4
 8001d38:	603a      	str	r2, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68fa      	ldr	r2, [r7, #12]
 8001d3e:	6939      	ldr	r1, [r7, #16]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fedd 	bl	8001b00 <xitoa>
 8001d46:	e015      	b.n	8001d74 <xprintf+0x150>
		} else {
			if (r > 0)
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	dd09      	ble.n	8001d62 <xprintf+0x13e>
				xitoa((unsigned long)va_arg(arp, int), r, w);
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	1d1a      	adds	r2, r3, #4
 8001d52:	603a      	str	r2, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68fa      	ldr	r2, [r7, #12]
 8001d58:	6939      	ldr	r1, [r7, #16]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7ff fed0 	bl	8001b00 <xitoa>
 8001d60:	e008      	b.n	8001d74 <xprintf+0x150>
			else
				xitoa((long)va_arg(arp, int), r, w);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	1d1a      	adds	r2, r3, #4
 8001d66:	603a      	str	r2, [r7, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	6939      	ldr	r1, [r7, #16]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff fec6 	bl	8001b00 <xitoa>
	while ((d = *str++) != 0) {
 8001d74:	6a3b      	ldr	r3, [r7, #32]
 8001d76:	1c5a      	adds	r2, r3, #1
 8001d78:	623a      	str	r2, [r7, #32]
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	f47f af57 	bne.w	8001c34 <xprintf+0x10>
		}
	}

	va_end(arp);
}
 8001d86:	e002      	b.n	8001d8e <xprintf+0x16a>
		if (!d) break;
 8001d88:	bf00      	nop
 8001d8a:	e000      	b.n	8001d8e <xprintf+0x16a>
		if (!r) break;
 8001d8c:	bf00      	nop
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d98:	b004      	add	sp, #16
 8001d9a:	4770      	bx	lr

08001d9c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001da0:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001da2:	4a12      	ldr	r2, [pc, #72]	; (8001dec <MX_USART1_UART_Init+0x50>)
 8001da4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001da6:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001da8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dae:	4b0e      	ldr	r3, [pc, #56]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001db4:	4b0c      	ldr	r3, [pc, #48]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dba:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dc0:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001dc2:	220c      	movs	r2, #12
 8001dc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dc6:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dcc:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dd2:	4805      	ldr	r0, [pc, #20]	; (8001de8 <MX_USART1_UART_Init+0x4c>)
 8001dd4:	f004 fbd0 	bl	8006578 <HAL_UART_Init>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dde:	f7ff fc31 	bl	8001644 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000e04 	.word	0x20000e04
 8001dec:	40011000 	.word	0x40011000

08001df0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	; 0x28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a19      	ldr	r2, [pc, #100]	; (8001e74 <HAL_UART_MspInit+0x84>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d12c      	bne.n	8001e6c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	613b      	str	r3, [r7, #16]
 8001e16:	4b18      	ldr	r3, [pc, #96]	; (8001e78 <HAL_UART_MspInit+0x88>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1a:	4a17      	ldr	r2, [pc, #92]	; (8001e78 <HAL_UART_MspInit+0x88>)
 8001e1c:	f043 0310 	orr.w	r3, r3, #16
 8001e20:	6453      	str	r3, [r2, #68]	; 0x44
 8001e22:	4b15      	ldr	r3, [pc, #84]	; (8001e78 <HAL_UART_MspInit+0x88>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e26:	f003 0310 	and.w	r3, r3, #16
 8001e2a:	613b      	str	r3, [r7, #16]
 8001e2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <HAL_UART_MspInit+0x88>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	4a10      	ldr	r2, [pc, #64]	; (8001e78 <HAL_UART_MspInit+0x88>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	; (8001e78 <HAL_UART_MspInit+0x88>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8001e4a:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001e4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e50:	2302      	movs	r3, #2
 8001e52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e5c:	2307      	movs	r3, #7
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e60:	f107 0314 	add.w	r3, r7, #20
 8001e64:	4619      	mov	r1, r3
 8001e66:	4805      	ldr	r0, [pc, #20]	; (8001e7c <HAL_UART_MspInit+0x8c>)
 8001e68:	f000 fe08 	bl	8002a7c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001e6c:	bf00      	nop
 8001e6e:	3728      	adds	r7, #40	; 0x28
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40011000 	.word	0x40011000
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	40020000 	.word	0x40020000

08001e80 <SineWavetableInit>:
#include "wavetable.h"

float sine_wavetable[WAVETABLE_LEN];
static uint8_t wavetables_initialized = 0;

static void SineWavetableInit() {
 8001e80:	b590      	push	{r4, r7, lr}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
  float d_phase = (2.0f * (float)M_PI) / WAVETABLE_LEN;
 8001e86:	4b18      	ldr	r3, [pc, #96]	; (8001ee8 <SineWavetableInit+0x68>)
 8001e88:	607b      	str	r3, [r7, #4]
  float phase = 0;
 8001e8a:	f04f 0300 	mov.w	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  for (uint16_t i = 0; i < WAVETABLE_LEN; i++) {
 8001e90:	2300      	movs	r3, #0
 8001e92:	817b      	strh	r3, [r7, #10]
 8001e94:	e01f      	b.n	8001ed6 <SineWavetableInit+0x56>
    sine_wavetable[i] = sin(phase);
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f7fe fc80 	bl	800079c <__aeabi_f2d>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	ec43 2b10 	vmov	d0, r2, r3
 8001ea4:	f009 fa68 	bl	800b378 <sin>
 8001ea8:	ec53 2b10 	vmov	r2, r3, d0
 8001eac:	897c      	ldrh	r4, [r7, #10]
 8001eae:	4610      	mov	r0, r2
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f7fe fd7b 	bl	80009ac <__aeabi_d2f>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	490c      	ldr	r1, [pc, #48]	; (8001eec <SineWavetableInit+0x6c>)
 8001eba:	00a3      	lsls	r3, r4, #2
 8001ebc:	440b      	add	r3, r1
 8001ebe:	601a      	str	r2, [r3, #0]
	phase += d_phase;
 8001ec0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ec4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ecc:	edc7 7a03 	vstr	s15, [r7, #12]
  for (uint16_t i = 0; i < WAVETABLE_LEN; i++) {
 8001ed0:	897b      	ldrh	r3, [r7, #10]
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	817b      	strh	r3, [r7, #10]
 8001ed6:	897b      	ldrh	r3, [r7, #10]
 8001ed8:	f5b3 6f7d 	cmp.w	r3, #4048	; 0xfd0
 8001edc:	d3db      	bcc.n	8001e96 <SineWavetableInit+0x16>
  }
}
 8001ede:	bf00      	nop
 8001ee0:	bf00      	nop
 8001ee2:	3714      	adds	r7, #20
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd90      	pop	{r4, r7, pc}
 8001ee8:	3acb7232 	.word	0x3acb7232
 8001eec:	20000e48 	.word	0x20000e48

08001ef0 <Wavetable_Init>:

void Wavetable_Init(Wavetable_State *state, uint8_t wave) {
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	460b      	mov	r3, r1
 8001efa:	70fb      	strb	r3, [r7, #3]
  if (!wavetables_initialized) {
 8001efc:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <Wavetable_Init+0x50>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d101      	bne.n	8001f08 <Wavetable_Init+0x18>
    SineWavetableInit();
 8001f04:	f7ff ffbc 	bl	8001e80 <SineWavetableInit>
  }

  state->wave = wave;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	78fa      	ldrb	r2, [r7, #3]
 8001f0c:	701a      	strb	r2, [r3, #0]
  // state->active = 1;
  state->phase = 0;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	605a      	str	r2, [r3, #4]
  state->pitch_hz = 93.75;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a0a      	ldr	r2, [pc, #40]	; (8001f44 <Wavetable_Init+0x54>)
 8001f1a:	60da      	str	r2, [r3, #12]
  state->d_phase = (state->pitch_hz/SAMPLE_RATE) * WAVETABLE_LEN;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f22:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001f48 <Wavetable_Init+0x58>
 8001f26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f2a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001f4c <Wavetable_Init+0x5c>
 8001f2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	20004d88 	.word	0x20004d88
 8001f44:	42bb8000 	.word	0x42bb8000
 8001f48:	473b8000 	.word	0x473b8000
 8001f4c:	457d0000 	.word	0x457d0000

08001f50 <Wavetable_GetSamples>:
	state->phase = 0;
	state->pitch_hz = 0;
	state->d_phase = (state->pitch_hz/SAMPLE_RATE) * WAVETABLE_LEN;
}

void Wavetable_GetSamples(Wavetable_State *state, float *buffer, int num_frames) {
 8001f50:	b480      	push	{r7}
 8001f52:	b087      	sub	sp, #28
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
  float sample;
  for (uint32_t i = 0; i<num_frames; i++) {
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	e03a      	b.n	8001fd8 <Wavetable_GetSamples+0x88>
    sample = sine_wavetable[(uint32_t)state->phase];
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f6c:	ee17 3a90 	vmov	r3, s15
 8001f70:	4a1f      	ldr	r2, [pc, #124]	; (8001ff0 <Wavetable_GetSamples+0xa0>)
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	613b      	str	r3, [r7, #16]
	buffer[2*i] = sample;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	68ba      	ldr	r2, [r7, #8]
 8001f80:	4413      	add	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	601a      	str	r2, [r3, #0]
	buffer[2*i+1] = sample;
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	4413      	add	r3, r2
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	601a      	str	r2, [r3, #0]
	state->phase += state->d_phase;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	edc3 7a01 	vstr	s15, [r3, #4]
	if (state->phase > WAVETABLE_LEN) {
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fb0:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001ff4 <Wavetable_GetSamples+0xa4>
 8001fb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fbc:	dd09      	ble.n	8001fd2 <Wavetable_GetSamples+0x82>
      state->phase -= WAVETABLE_LEN;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fc4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001ff4 <Wavetable_GetSamples+0xa4>
 8001fc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	edc3 7a01 	vstr	s15, [r3, #4]
  for (uint32_t i = 0; i<num_frames; i++) {
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	617b      	str	r3, [r7, #20]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	697a      	ldr	r2, [r7, #20]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d3c0      	bcc.n	8001f62 <Wavetable_GetSamples+0x12>
	}
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	bf00      	nop
 8001fe4:	371c      	adds	r7, #28
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	20000e48 	.word	0x20000e48
 8001ff4:	457d0000 	.word	0x457d0000

08001ff8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ff8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002030 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ffc:	480d      	ldr	r0, [pc, #52]	; (8002034 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ffe:	490e      	ldr	r1, [pc, #56]	; (8002038 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002000:	4a0e      	ldr	r2, [pc, #56]	; (800203c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002004:	e002      	b.n	800200c <LoopCopyDataInit>

08002006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800200a:	3304      	adds	r3, #4

0800200c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800200c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002010:	d3f9      	bcc.n	8002006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002012:	4a0b      	ldr	r2, [pc, #44]	; (8002040 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002014:	4c0b      	ldr	r4, [pc, #44]	; (8002044 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002018:	e001      	b.n	800201e <LoopFillZerobss>

0800201a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800201a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800201c:	3204      	adds	r2, #4

0800201e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002020:	d3fb      	bcc.n	800201a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002022:	f7ff fd39 	bl	8001a98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002026:	f008 f97f 	bl	800a328 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800202a:	f7ff fa3f 	bl	80014ac <main>
  bx  lr    
 800202e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002030:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002038:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 800203c:	0800cc08 	.word	0x0800cc08
  ldr r2, =_sbss
 8002040:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002044:	20005550 	.word	0x20005550

08002048 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002048:	e7fe      	b.n	8002048 <ADC_IRQHandler>
	...

0800204c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002050:	4b0e      	ldr	r3, [pc, #56]	; (800208c <HAL_Init+0x40>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a0d      	ldr	r2, [pc, #52]	; (800208c <HAL_Init+0x40>)
 8002056:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800205a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800205c:	4b0b      	ldr	r3, [pc, #44]	; (800208c <HAL_Init+0x40>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a0a      	ldr	r2, [pc, #40]	; (800208c <HAL_Init+0x40>)
 8002062:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002066:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002068:	4b08      	ldr	r3, [pc, #32]	; (800208c <HAL_Init+0x40>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a07      	ldr	r2, [pc, #28]	; (800208c <HAL_Init+0x40>)
 800206e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002072:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002074:	2003      	movs	r0, #3
 8002076:	f000 f94f 	bl	8002318 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800207a:	2000      	movs	r0, #0
 800207c:	f000 f808 	bl	8002090 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002080:	f7ff fb70 	bl	8001764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40023c00 	.word	0x40023c00

08002090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <HAL_InitTick+0x54>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <HAL_InitTick+0x58>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4619      	mov	r1, r3
 80020a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 f967 	bl	8002382 <HAL_SYSTICK_Config>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e00e      	b.n	80020dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b0f      	cmp	r3, #15
 80020c2:	d80a      	bhi.n	80020da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020c4:	2200      	movs	r2, #0
 80020c6:	6879      	ldr	r1, [r7, #4]
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020cc:	f000 f92f 	bl	800232e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020d0:	4a06      	ldr	r2, [pc, #24]	; (80020ec <HAL_InitTick+0x5c>)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	e000      	b.n	80020dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20000004 	.word	0x20000004
 80020e8:	2000000c 	.word	0x2000000c
 80020ec:	20000008 	.word	0x20000008

080020f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020f4:	4b06      	ldr	r3, [pc, #24]	; (8002110 <HAL_IncTick+0x20>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <HAL_IncTick+0x24>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4413      	add	r3, r2
 8002100:	4a04      	ldr	r2, [pc, #16]	; (8002114 <HAL_IncTick+0x24>)
 8002102:	6013      	str	r3, [r2, #0]
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	2000000c 	.word	0x2000000c
 8002114:	20004d8c 	.word	0x20004d8c

08002118 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return uwTick;
 800211c:	4b03      	ldr	r3, [pc, #12]	; (800212c <HAL_GetTick+0x14>)
 800211e:	681b      	ldr	r3, [r3, #0]
}
 8002120:	4618      	mov	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	20004d8c 	.word	0x20004d8c

08002130 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002138:	f7ff ffee 	bl	8002118 <HAL_GetTick>
 800213c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002148:	d005      	beq.n	8002156 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800214a:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <HAL_Delay+0x44>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	461a      	mov	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4413      	add	r3, r2
 8002154:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002156:	bf00      	nop
 8002158:	f7ff ffde 	bl	8002118 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	429a      	cmp	r2, r3
 8002166:	d8f7      	bhi.n	8002158 <HAL_Delay+0x28>
  {
  }
}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	2000000c 	.word	0x2000000c

08002178 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <__NVIC_SetPriorityGrouping+0x44>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800218e:	68ba      	ldr	r2, [r7, #8]
 8002190:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002194:	4013      	ands	r3, r2
 8002196:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021aa:	4a04      	ldr	r2, [pc, #16]	; (80021bc <__NVIC_SetPriorityGrouping+0x44>)
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	60d3      	str	r3, [r2, #12]
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021c4:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <__NVIC_GetPriorityGrouping+0x18>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	0a1b      	lsrs	r3, r3, #8
 80021ca:	f003 0307 	and.w	r3, r3, #7
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	e000ed00 	.word	0xe000ed00

080021dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	db0b      	blt.n	8002206 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	f003 021f 	and.w	r2, r3, #31
 80021f4:	4907      	ldr	r1, [pc, #28]	; (8002214 <__NVIC_EnableIRQ+0x38>)
 80021f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fa:	095b      	lsrs	r3, r3, #5
 80021fc:	2001      	movs	r0, #1
 80021fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	e000e100 	.word	0xe000e100

08002218 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	6039      	str	r1, [r7, #0]
 8002222:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002228:	2b00      	cmp	r3, #0
 800222a:	db0a      	blt.n	8002242 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	b2da      	uxtb	r2, r3
 8002230:	490c      	ldr	r1, [pc, #48]	; (8002264 <__NVIC_SetPriority+0x4c>)
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	0112      	lsls	r2, r2, #4
 8002238:	b2d2      	uxtb	r2, r2
 800223a:	440b      	add	r3, r1
 800223c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002240:	e00a      	b.n	8002258 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	b2da      	uxtb	r2, r3
 8002246:	4908      	ldr	r1, [pc, #32]	; (8002268 <__NVIC_SetPriority+0x50>)
 8002248:	79fb      	ldrb	r3, [r7, #7]
 800224a:	f003 030f 	and.w	r3, r3, #15
 800224e:	3b04      	subs	r3, #4
 8002250:	0112      	lsls	r2, r2, #4
 8002252:	b2d2      	uxtb	r2, r2
 8002254:	440b      	add	r3, r1
 8002256:	761a      	strb	r2, [r3, #24]
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	e000e100 	.word	0xe000e100
 8002268:	e000ed00 	.word	0xe000ed00

0800226c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800226c:	b480      	push	{r7}
 800226e:	b089      	sub	sp, #36	; 0x24
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f003 0307 	and.w	r3, r3, #7
 800227e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f1c3 0307 	rsb	r3, r3, #7
 8002286:	2b04      	cmp	r3, #4
 8002288:	bf28      	it	cs
 800228a:	2304      	movcs	r3, #4
 800228c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	3304      	adds	r3, #4
 8002292:	2b06      	cmp	r3, #6
 8002294:	d902      	bls.n	800229c <NVIC_EncodePriority+0x30>
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	3b03      	subs	r3, #3
 800229a:	e000      	b.n	800229e <NVIC_EncodePriority+0x32>
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43da      	mvns	r2, r3
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	401a      	ands	r2, r3
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	fa01 f303 	lsl.w	r3, r1, r3
 80022be:	43d9      	mvns	r1, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022c4:	4313      	orrs	r3, r2
         );
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3724      	adds	r7, #36	; 0x24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
	...

080022d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	3b01      	subs	r3, #1
 80022e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022e4:	d301      	bcc.n	80022ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022e6:	2301      	movs	r3, #1
 80022e8:	e00f      	b.n	800230a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ea:	4a0a      	ldr	r2, [pc, #40]	; (8002314 <SysTick_Config+0x40>)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022f2:	210f      	movs	r1, #15
 80022f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80022f8:	f7ff ff8e 	bl	8002218 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022fc:	4b05      	ldr	r3, [pc, #20]	; (8002314 <SysTick_Config+0x40>)
 80022fe:	2200      	movs	r2, #0
 8002300:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002302:	4b04      	ldr	r3, [pc, #16]	; (8002314 <SysTick_Config+0x40>)
 8002304:	2207      	movs	r2, #7
 8002306:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	e000e010 	.word	0xe000e010

08002318 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f7ff ff29 	bl	8002178 <__NVIC_SetPriorityGrouping>
}
 8002326:	bf00      	nop
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800232e:	b580      	push	{r7, lr}
 8002330:	b086      	sub	sp, #24
 8002332:	af00      	add	r7, sp, #0
 8002334:	4603      	mov	r3, r0
 8002336:	60b9      	str	r1, [r7, #8]
 8002338:	607a      	str	r2, [r7, #4]
 800233a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800233c:	2300      	movs	r3, #0
 800233e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002340:	f7ff ff3e 	bl	80021c0 <__NVIC_GetPriorityGrouping>
 8002344:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	68b9      	ldr	r1, [r7, #8]
 800234a:	6978      	ldr	r0, [r7, #20]
 800234c:	f7ff ff8e 	bl	800226c <NVIC_EncodePriority>
 8002350:	4602      	mov	r2, r0
 8002352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002356:	4611      	mov	r1, r2
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff ff5d 	bl	8002218 <__NVIC_SetPriority>
}
 800235e:	bf00      	nop
 8002360:	3718      	adds	r7, #24
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b082      	sub	sp, #8
 800236a:	af00      	add	r7, sp, #0
 800236c:	4603      	mov	r3, r0
 800236e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002370:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002374:	4618      	mov	r0, r3
 8002376:	f7ff ff31 	bl	80021dc <__NVIC_EnableIRQ>
}
 800237a:	bf00      	nop
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7ff ffa2 	bl	80022d4 <SysTick_Config>
 8002390:	4603      	mov	r3, r0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80023a8:	f7ff feb6 	bl	8002118 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d101      	bne.n	80023b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e099      	b.n	80024ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2202      	movs	r2, #2
 80023bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0201 	bic.w	r2, r2, #1
 80023d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023d8:	e00f      	b.n	80023fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023da:	f7ff fe9d 	bl	8002118 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b05      	cmp	r3, #5
 80023e6:	d908      	bls.n	80023fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2220      	movs	r2, #32
 80023ec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2203      	movs	r2, #3
 80023f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e078      	b.n	80024ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1e8      	bne.n	80023da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	4b38      	ldr	r3, [pc, #224]	; (80024f4 <HAL_DMA_Init+0x158>)
 8002414:	4013      	ands	r3, r2
 8002416:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002426:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002432:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800243e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	4313      	orrs	r3, r2
 800244a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002450:	2b04      	cmp	r3, #4
 8002452:	d107      	bne.n	8002464 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245c:	4313      	orrs	r3, r2
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	4313      	orrs	r3, r2
 8002462:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	f023 0307 	bic.w	r3, r3, #7
 800247a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	697a      	ldr	r2, [r7, #20]
 8002482:	4313      	orrs	r3, r2
 8002484:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	2b04      	cmp	r3, #4
 800248c:	d117      	bne.n	80024be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	4313      	orrs	r3, r2
 8002496:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00e      	beq.n	80024be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 fa6f 	bl	8002984 <DMA_CheckFifoParam>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d008      	beq.n	80024be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2240      	movs	r2, #64	; 0x40
 80024b0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2201      	movs	r2, #1
 80024b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80024ba:	2301      	movs	r3, #1
 80024bc:	e016      	b.n	80024ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 fa26 	bl	8002918 <DMA_CalcBaseAndBitshift>
 80024cc:	4603      	mov	r3, r0
 80024ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024d4:	223f      	movs	r2, #63	; 0x3f
 80024d6:	409a      	lsls	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	f010803f 	.word	0xf010803f

080024f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
 8002504:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002506:	2300      	movs	r3, #0
 8002508:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800250e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002516:	2b01      	cmp	r3, #1
 8002518:	d101      	bne.n	800251e <HAL_DMA_Start_IT+0x26>
 800251a:	2302      	movs	r3, #2
 800251c:	e040      	b.n	80025a0 <HAL_DMA_Start_IT+0xa8>
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b01      	cmp	r3, #1
 8002530:	d12f      	bne.n	8002592 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2202      	movs	r2, #2
 8002536:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	68b9      	ldr	r1, [r7, #8]
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	f000 f9b8 	bl	80028bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002550:	223f      	movs	r2, #63	; 0x3f
 8002552:	409a      	lsls	r2, r3
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f042 0216 	orr.w	r2, r2, #22
 8002566:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256c:	2b00      	cmp	r3, #0
 800256e:	d007      	beq.n	8002580 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 0208 	orr.w	r2, r2, #8
 800257e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0201 	orr.w	r2, r2, #1
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	e005      	b.n	800259e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800259a:	2302      	movs	r3, #2
 800259c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800259e:	7dfb      	ldrb	r3, [r7, #23]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80025b4:	4b8e      	ldr	r3, [pc, #568]	; (80027f0 <HAL_DMA_IRQHandler+0x248>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a8e      	ldr	r2, [pc, #568]	; (80027f4 <HAL_DMA_IRQHandler+0x24c>)
 80025ba:	fba2 2303 	umull	r2, r3, r2, r3
 80025be:	0a9b      	lsrs	r3, r3, #10
 80025c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d2:	2208      	movs	r2, #8
 80025d4:	409a      	lsls	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	4013      	ands	r3, r2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d01a      	beq.n	8002614 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d013      	beq.n	8002614 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0204 	bic.w	r2, r2, #4
 80025fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002600:	2208      	movs	r2, #8
 8002602:	409a      	lsls	r2, r3
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260c:	f043 0201 	orr.w	r2, r3, #1
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002618:	2201      	movs	r2, #1
 800261a:	409a      	lsls	r2, r3
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4013      	ands	r3, r2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d012      	beq.n	800264a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00b      	beq.n	800264a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002636:	2201      	movs	r2, #1
 8002638:	409a      	lsls	r2, r3
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002642:	f043 0202 	orr.w	r2, r3, #2
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800264e:	2204      	movs	r2, #4
 8002650:	409a      	lsls	r2, r3
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	4013      	ands	r3, r2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d012      	beq.n	8002680 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d00b      	beq.n	8002680 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800266c:	2204      	movs	r2, #4
 800266e:	409a      	lsls	r2, r3
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002678:	f043 0204 	orr.w	r2, r3, #4
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002684:	2210      	movs	r2, #16
 8002686:	409a      	lsls	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4013      	ands	r3, r2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d043      	beq.n	8002718 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	2b00      	cmp	r3, #0
 800269c:	d03c      	beq.n	8002718 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a2:	2210      	movs	r2, #16
 80026a4:	409a      	lsls	r2, r3
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d018      	beq.n	80026ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d108      	bne.n	80026d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d024      	beq.n	8002718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	4798      	blx	r3
 80026d6:	e01f      	b.n	8002718 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d01b      	beq.n	8002718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	4798      	blx	r3
 80026e8:	e016      	b.n	8002718 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d107      	bne.n	8002708 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0208 	bic.w	r2, r2, #8
 8002706:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	2b00      	cmp	r3, #0
 800270e:	d003      	beq.n	8002718 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800271c:	2220      	movs	r2, #32
 800271e:	409a      	lsls	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4013      	ands	r3, r2
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 808f 	beq.w	8002848 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0310 	and.w	r3, r3, #16
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 8087 	beq.w	8002848 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800273e:	2220      	movs	r2, #32
 8002740:	409a      	lsls	r2, r3
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b05      	cmp	r3, #5
 8002750:	d136      	bne.n	80027c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 0216 	bic.w	r2, r2, #22
 8002760:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	695a      	ldr	r2, [r3, #20]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002770:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	2b00      	cmp	r3, #0
 8002778:	d103      	bne.n	8002782 <HAL_DMA_IRQHandler+0x1da>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800277e:	2b00      	cmp	r3, #0
 8002780:	d007      	beq.n	8002792 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 0208 	bic.w	r2, r2, #8
 8002790:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002796:	223f      	movs	r2, #63	; 0x3f
 8002798:	409a      	lsls	r2, r3
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d07e      	beq.n	80028b4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	4798      	blx	r3
        }
        return;
 80027be:	e079      	b.n	80028b4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d01d      	beq.n	800280a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d10d      	bne.n	80027f8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d031      	beq.n	8002848 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	4798      	blx	r3
 80027ec:	e02c      	b.n	8002848 <HAL_DMA_IRQHandler+0x2a0>
 80027ee:	bf00      	nop
 80027f0:	20000004 	.word	0x20000004
 80027f4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d023      	beq.n	8002848 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	4798      	blx	r3
 8002808:	e01e      	b.n	8002848 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10f      	bne.n	8002838 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0210 	bic.w	r2, r2, #16
 8002826:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800284c:	2b00      	cmp	r3, #0
 800284e:	d032      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b00      	cmp	r3, #0
 800285a:	d022      	beq.n	80028a2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2205      	movs	r2, #5
 8002860:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f022 0201 	bic.w	r2, r2, #1
 8002872:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	3301      	adds	r3, #1
 8002878:	60bb      	str	r3, [r7, #8]
 800287a:	697a      	ldr	r2, [r7, #20]
 800287c:	429a      	cmp	r2, r3
 800287e:	d307      	bcc.n	8002890 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f2      	bne.n	8002874 <HAL_DMA_IRQHandler+0x2cc>
 800288e:	e000      	b.n	8002892 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002890:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	4798      	blx	r3
 80028b2:	e000      	b.n	80028b6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80028b4:	bf00      	nop
    }
  }
}
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
 80028c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80028d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	2b40      	cmp	r3, #64	; 0x40
 80028e8:	d108      	bne.n	80028fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80028fa:	e007      	b.n	800290c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	60da      	str	r2, [r3, #12]
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	b2db      	uxtb	r3, r3
 8002926:	3b10      	subs	r3, #16
 8002928:	4a14      	ldr	r2, [pc, #80]	; (800297c <DMA_CalcBaseAndBitshift+0x64>)
 800292a:	fba2 2303 	umull	r2, r3, r2, r3
 800292e:	091b      	lsrs	r3, r3, #4
 8002930:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002932:	4a13      	ldr	r2, [pc, #76]	; (8002980 <DMA_CalcBaseAndBitshift+0x68>)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	4413      	add	r3, r2
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	461a      	mov	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b03      	cmp	r3, #3
 8002944:	d909      	bls.n	800295a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800294e:	f023 0303 	bic.w	r3, r3, #3
 8002952:	1d1a      	adds	r2, r3, #4
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	659a      	str	r2, [r3, #88]	; 0x58
 8002958:	e007      	b.n	800296a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002962:	f023 0303 	bic.w	r3, r3, #3
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800296e:	4618      	mov	r0, r3
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	aaaaaaab 	.word	0xaaaaaaab
 8002980:	0800c980 	.word	0x0800c980

08002984 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800298c:	2300      	movs	r3, #0
 800298e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002994:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d11f      	bne.n	80029de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	2b03      	cmp	r3, #3
 80029a2:	d856      	bhi.n	8002a52 <DMA_CheckFifoParam+0xce>
 80029a4:	a201      	add	r2, pc, #4	; (adr r2, 80029ac <DMA_CheckFifoParam+0x28>)
 80029a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029aa:	bf00      	nop
 80029ac:	080029bd 	.word	0x080029bd
 80029b0:	080029cf 	.word	0x080029cf
 80029b4:	080029bd 	.word	0x080029bd
 80029b8:	08002a53 	.word	0x08002a53
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d046      	beq.n	8002a56 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029cc:	e043      	b.n	8002a56 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029d6:	d140      	bne.n	8002a5a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029dc:	e03d      	b.n	8002a5a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029e6:	d121      	bne.n	8002a2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	2b03      	cmp	r3, #3
 80029ec:	d837      	bhi.n	8002a5e <DMA_CheckFifoParam+0xda>
 80029ee:	a201      	add	r2, pc, #4	; (adr r2, 80029f4 <DMA_CheckFifoParam+0x70>)
 80029f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f4:	08002a05 	.word	0x08002a05
 80029f8:	08002a0b 	.word	0x08002a0b
 80029fc:	08002a05 	.word	0x08002a05
 8002a00:	08002a1d 	.word	0x08002a1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	73fb      	strb	r3, [r7, #15]
      break;
 8002a08:	e030      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d025      	beq.n	8002a62 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a1a:	e022      	b.n	8002a62 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a24:	d11f      	bne.n	8002a66 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a2a:	e01c      	b.n	8002a66 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d903      	bls.n	8002a3a <DMA_CheckFifoParam+0xb6>
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b03      	cmp	r3, #3
 8002a36:	d003      	beq.n	8002a40 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a38:	e018      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	73fb      	strb	r3, [r7, #15]
      break;
 8002a3e:	e015      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d00e      	beq.n	8002a6a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a50:	e00b      	b.n	8002a6a <DMA_CheckFifoParam+0xe6>
      break;
 8002a52:	bf00      	nop
 8002a54:	e00a      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
      break;
 8002a56:	bf00      	nop
 8002a58:	e008      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
      break;
 8002a5a:	bf00      	nop
 8002a5c:	e006      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
      break;
 8002a5e:	bf00      	nop
 8002a60:	e004      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
      break;
 8002a62:	bf00      	nop
 8002a64:	e002      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
      break;   
 8002a66:	bf00      	nop
 8002a68:	e000      	b.n	8002a6c <DMA_CheckFifoParam+0xe8>
      break;
 8002a6a:	bf00      	nop
    }
  } 
  
  return status; 
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3714      	adds	r7, #20
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop

08002a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b089      	sub	sp, #36	; 0x24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a92:	2300      	movs	r3, #0
 8002a94:	61fb      	str	r3, [r7, #28]
 8002a96:	e159      	b.n	8002d4c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a98:	2201      	movs	r2, #1
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	f040 8148 	bne.w	8002d46 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d005      	beq.n	8002ace <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d130      	bne.n	8002b30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	2203      	movs	r2, #3
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	68da      	ldr	r2, [r3, #12]
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b04:	2201      	movs	r2, #1
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	4013      	ands	r3, r2
 8002b12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	091b      	lsrs	r3, r3, #4
 8002b1a:	f003 0201 	and.w	r2, r3, #1
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f003 0303 	and.w	r3, r3, #3
 8002b38:	2b03      	cmp	r3, #3
 8002b3a:	d017      	beq.n	8002b6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	2203      	movs	r2, #3
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	43db      	mvns	r3, r3
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	4013      	ands	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f003 0303 	and.w	r3, r3, #3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d123      	bne.n	8002bc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	08da      	lsrs	r2, r3, #3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	3208      	adds	r2, #8
 8002b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	220f      	movs	r2, #15
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	691a      	ldr	r2, [r3, #16]
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	08da      	lsrs	r2, r3, #3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3208      	adds	r2, #8
 8002bba:	69b9      	ldr	r1, [r7, #24]
 8002bbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	2203      	movs	r2, #3
 8002bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 0203 	and.w	r2, r3, #3
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 80a2 	beq.w	8002d46 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	60fb      	str	r3, [r7, #12]
 8002c06:	4b57      	ldr	r3, [pc, #348]	; (8002d64 <HAL_GPIO_Init+0x2e8>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0a:	4a56      	ldr	r2, [pc, #344]	; (8002d64 <HAL_GPIO_Init+0x2e8>)
 8002c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c10:	6453      	str	r3, [r2, #68]	; 0x44
 8002c12:	4b54      	ldr	r3, [pc, #336]	; (8002d64 <HAL_GPIO_Init+0x2e8>)
 8002c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c1e:	4a52      	ldr	r2, [pc, #328]	; (8002d68 <HAL_GPIO_Init+0x2ec>)
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	089b      	lsrs	r3, r3, #2
 8002c24:	3302      	adds	r3, #2
 8002c26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	220f      	movs	r2, #15
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a49      	ldr	r2, [pc, #292]	; (8002d6c <HAL_GPIO_Init+0x2f0>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d019      	beq.n	8002c7e <HAL_GPIO_Init+0x202>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a48      	ldr	r2, [pc, #288]	; (8002d70 <HAL_GPIO_Init+0x2f4>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d013      	beq.n	8002c7a <HAL_GPIO_Init+0x1fe>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a47      	ldr	r2, [pc, #284]	; (8002d74 <HAL_GPIO_Init+0x2f8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d00d      	beq.n	8002c76 <HAL_GPIO_Init+0x1fa>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a46      	ldr	r2, [pc, #280]	; (8002d78 <HAL_GPIO_Init+0x2fc>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d007      	beq.n	8002c72 <HAL_GPIO_Init+0x1f6>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a45      	ldr	r2, [pc, #276]	; (8002d7c <HAL_GPIO_Init+0x300>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d101      	bne.n	8002c6e <HAL_GPIO_Init+0x1f2>
 8002c6a:	2304      	movs	r3, #4
 8002c6c:	e008      	b.n	8002c80 <HAL_GPIO_Init+0x204>
 8002c6e:	2307      	movs	r3, #7
 8002c70:	e006      	b.n	8002c80 <HAL_GPIO_Init+0x204>
 8002c72:	2303      	movs	r3, #3
 8002c74:	e004      	b.n	8002c80 <HAL_GPIO_Init+0x204>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e002      	b.n	8002c80 <HAL_GPIO_Init+0x204>
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <HAL_GPIO_Init+0x204>
 8002c7e:	2300      	movs	r3, #0
 8002c80:	69fa      	ldr	r2, [r7, #28]
 8002c82:	f002 0203 	and.w	r2, r2, #3
 8002c86:	0092      	lsls	r2, r2, #2
 8002c88:	4093      	lsls	r3, r2
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c90:	4935      	ldr	r1, [pc, #212]	; (8002d68 <HAL_GPIO_Init+0x2ec>)
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	089b      	lsrs	r3, r3, #2
 8002c96:	3302      	adds	r3, #2
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c9e:	4b38      	ldr	r3, [pc, #224]	; (8002d80 <HAL_GPIO_Init+0x304>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	4013      	ands	r3, r2
 8002cac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d003      	beq.n	8002cc2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002cba:	69ba      	ldr	r2, [r7, #24]
 8002cbc:	693b      	ldr	r3, [r7, #16]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cc2:	4a2f      	ldr	r2, [pc, #188]	; (8002d80 <HAL_GPIO_Init+0x304>)
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cc8:	4b2d      	ldr	r3, [pc, #180]	; (8002d80 <HAL_GPIO_Init+0x304>)
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d003      	beq.n	8002cec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cec:	4a24      	ldr	r2, [pc, #144]	; (8002d80 <HAL_GPIO_Init+0x304>)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cf2:	4b23      	ldr	r3, [pc, #140]	; (8002d80 <HAL_GPIO_Init+0x304>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d16:	4a1a      	ldr	r2, [pc, #104]	; (8002d80 <HAL_GPIO_Init+0x304>)
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d1c:	4b18      	ldr	r3, [pc, #96]	; (8002d80 <HAL_GPIO_Init+0x304>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	43db      	mvns	r3, r3
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d003      	beq.n	8002d40 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d40:	4a0f      	ldr	r2, [pc, #60]	; (8002d80 <HAL_GPIO_Init+0x304>)
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	61fb      	str	r3, [r7, #28]
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	2b0f      	cmp	r3, #15
 8002d50:	f67f aea2 	bls.w	8002a98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d54:	bf00      	nop
 8002d56:	bf00      	nop
 8002d58:	3724      	adds	r7, #36	; 0x24
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	40023800 	.word	0x40023800
 8002d68:	40013800 	.word	0x40013800
 8002d6c:	40020000 	.word	0x40020000
 8002d70:	40020400 	.word	0x40020400
 8002d74:	40020800 	.word	0x40020800
 8002d78:	40020c00 	.word	0x40020c00
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	40013c00 	.word	0x40013c00

08002d84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	807b      	strh	r3, [r7, #2]
 8002d90:	4613      	mov	r3, r2
 8002d92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d94:	787b      	ldrb	r3, [r7, #1]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d9a:	887a      	ldrh	r2, [r7, #2]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002da0:	e003      	b.n	8002daa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002da2:	887b      	ldrh	r3, [r7, #2]
 8002da4:	041a      	lsls	r2, r3, #16
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	619a      	str	r2, [r3, #24]
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr

08002db6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002db6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002db8:	b08f      	sub	sp, #60	; 0x3c
 8002dba:	af0a      	add	r7, sp, #40	; 0x28
 8002dbc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d101      	bne.n	8002dc8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e054      	b.n	8002e72 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d106      	bne.n	8002de8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f006 fff0 	bl	8009dc8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2203      	movs	r2, #3
 8002dec:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d102      	bne.n	8002e02 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f003 feea 	bl	8006be0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	603b      	str	r3, [r7, #0]
 8002e12:	687e      	ldr	r6, [r7, #4]
 8002e14:	466d      	mov	r5, sp
 8002e16:	f106 0410 	add.w	r4, r6, #16
 8002e1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e22:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e26:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e2a:	1d33      	adds	r3, r6, #4
 8002e2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e2e:	6838      	ldr	r0, [r7, #0]
 8002e30:	f003 fe64 	bl	8006afc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2101      	movs	r1, #1
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f003 fee1 	bl	8006c02 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	603b      	str	r3, [r7, #0]
 8002e46:	687e      	ldr	r6, [r7, #4]
 8002e48:	466d      	mov	r5, sp
 8002e4a:	f106 0410 	add.w	r4, r6, #16
 8002e4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e56:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e5a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e5e:	1d33      	adds	r3, r6, #4
 8002e60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e62:	6838      	ldr	r0, [r7, #0]
 8002e64:	f004 f86a 	bl	8006f3c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e7a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002e7a:	b590      	push	{r4, r7, lr}
 8002e7c:	b089      	sub	sp, #36	; 0x24
 8002e7e:	af04      	add	r7, sp, #16
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	4608      	mov	r0, r1
 8002e84:	4611      	mov	r1, r2
 8002e86:	461a      	mov	r2, r3
 8002e88:	4603      	mov	r3, r0
 8002e8a:	70fb      	strb	r3, [r7, #3]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	70bb      	strb	r3, [r7, #2]
 8002e90:	4613      	mov	r3, r2
 8002e92:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_HCD_HC_Init+0x28>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e076      	b.n	8002f90 <HAL_HCD_HC_Init+0x116>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002eaa:	78fb      	ldrb	r3, [r7, #3]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	212c      	movs	r1, #44	; 0x2c
 8002eb0:	fb01 f303 	mul.w	r3, r1, r3
 8002eb4:	4413      	add	r3, r2
 8002eb6:	333d      	adds	r3, #61	; 0x3d
 8002eb8:	2200      	movs	r2, #0
 8002eba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002ebc:	78fb      	ldrb	r3, [r7, #3]
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	212c      	movs	r1, #44	; 0x2c
 8002ec2:	fb01 f303 	mul.w	r3, r1, r3
 8002ec6:	4413      	add	r3, r2
 8002ec8:	3338      	adds	r3, #56	; 0x38
 8002eca:	787a      	ldrb	r2, [r7, #1]
 8002ecc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002ece:	78fb      	ldrb	r3, [r7, #3]
 8002ed0:	687a      	ldr	r2, [r7, #4]
 8002ed2:	212c      	movs	r1, #44	; 0x2c
 8002ed4:	fb01 f303 	mul.w	r3, r1, r3
 8002ed8:	4413      	add	r3, r2
 8002eda:	3340      	adds	r3, #64	; 0x40
 8002edc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002ede:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002ee0:	78fb      	ldrb	r3, [r7, #3]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	212c      	movs	r1, #44	; 0x2c
 8002ee6:	fb01 f303 	mul.w	r3, r1, r3
 8002eea:	4413      	add	r3, r2
 8002eec:	3339      	adds	r3, #57	; 0x39
 8002eee:	78fa      	ldrb	r2, [r7, #3]
 8002ef0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002ef2:	78fb      	ldrb	r3, [r7, #3]
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	212c      	movs	r1, #44	; 0x2c
 8002ef8:	fb01 f303 	mul.w	r3, r1, r3
 8002efc:	4413      	add	r3, r2
 8002efe:	333f      	adds	r3, #63	; 0x3f
 8002f00:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002f04:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002f06:	78fb      	ldrb	r3, [r7, #3]
 8002f08:	78ba      	ldrb	r2, [r7, #2]
 8002f0a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f0e:	b2d0      	uxtb	r0, r2
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	212c      	movs	r1, #44	; 0x2c
 8002f14:	fb01 f303 	mul.w	r3, r1, r3
 8002f18:	4413      	add	r3, r2
 8002f1a:	333a      	adds	r3, #58	; 0x3a
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002f20:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	da09      	bge.n	8002f3c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002f28:	78fb      	ldrb	r3, [r7, #3]
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	212c      	movs	r1, #44	; 0x2c
 8002f2e:	fb01 f303 	mul.w	r3, r1, r3
 8002f32:	4413      	add	r3, r2
 8002f34:	333b      	adds	r3, #59	; 0x3b
 8002f36:	2201      	movs	r2, #1
 8002f38:	701a      	strb	r2, [r3, #0]
 8002f3a:	e008      	b.n	8002f4e <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002f3c:	78fb      	ldrb	r3, [r7, #3]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	212c      	movs	r1, #44	; 0x2c
 8002f42:	fb01 f303 	mul.w	r3, r1, r3
 8002f46:	4413      	add	r3, r2
 8002f48:	333b      	adds	r3, #59	; 0x3b
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002f4e:	78fb      	ldrb	r3, [r7, #3]
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	212c      	movs	r1, #44	; 0x2c
 8002f54:	fb01 f303 	mul.w	r3, r1, r3
 8002f58:	4413      	add	r3, r2
 8002f5a:	333c      	adds	r3, #60	; 0x3c
 8002f5c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f60:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6818      	ldr	r0, [r3, #0]
 8002f66:	787c      	ldrb	r4, [r7, #1]
 8002f68:	78ba      	ldrb	r2, [r7, #2]
 8002f6a:	78f9      	ldrb	r1, [r7, #3]
 8002f6c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002f6e:	9302      	str	r3, [sp, #8]
 8002f70:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002f74:	9301      	str	r3, [sp, #4]
 8002f76:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	4623      	mov	r3, r4
 8002f7e:	f004 f963 	bl	8007248 <USB_HC_Init>
 8002f82:	4603      	mov	r3, r0
 8002f84:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3714      	adds	r7, #20
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd90      	pop	{r4, r7, pc}

08002f98 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d101      	bne.n	8002fb6 <HAL_HCD_HC_Halt+0x1e>
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	e00f      	b.n	8002fd6 <HAL_HCD_HC_Halt+0x3e>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	78fa      	ldrb	r2, [r7, #3]
 8002fc4:	4611      	mov	r1, r2
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f004 fbb3 	bl	8007732 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
	...

08002fe0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	4608      	mov	r0, r1
 8002fea:	4611      	mov	r1, r2
 8002fec:	461a      	mov	r2, r3
 8002fee:	4603      	mov	r3, r0
 8002ff0:	70fb      	strb	r3, [r7, #3]
 8002ff2:	460b      	mov	r3, r1
 8002ff4:	70bb      	strb	r3, [r7, #2]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002ffa:	78fb      	ldrb	r3, [r7, #3]
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	212c      	movs	r1, #44	; 0x2c
 8003000:	fb01 f303 	mul.w	r3, r1, r3
 8003004:	4413      	add	r3, r2
 8003006:	333b      	adds	r3, #59	; 0x3b
 8003008:	78ba      	ldrb	r2, [r7, #2]
 800300a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800300c:	78fb      	ldrb	r3, [r7, #3]
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	212c      	movs	r1, #44	; 0x2c
 8003012:	fb01 f303 	mul.w	r3, r1, r3
 8003016:	4413      	add	r3, r2
 8003018:	333f      	adds	r3, #63	; 0x3f
 800301a:	787a      	ldrb	r2, [r7, #1]
 800301c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800301e:	7c3b      	ldrb	r3, [r7, #16]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d112      	bne.n	800304a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003024:	78fb      	ldrb	r3, [r7, #3]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	212c      	movs	r1, #44	; 0x2c
 800302a:	fb01 f303 	mul.w	r3, r1, r3
 800302e:	4413      	add	r3, r2
 8003030:	3342      	adds	r3, #66	; 0x42
 8003032:	2203      	movs	r2, #3
 8003034:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003036:	78fb      	ldrb	r3, [r7, #3]
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	212c      	movs	r1, #44	; 0x2c
 800303c:	fb01 f303 	mul.w	r3, r1, r3
 8003040:	4413      	add	r3, r2
 8003042:	333d      	adds	r3, #61	; 0x3d
 8003044:	7f3a      	ldrb	r2, [r7, #28]
 8003046:	701a      	strb	r2, [r3, #0]
 8003048:	e008      	b.n	800305c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800304a:	78fb      	ldrb	r3, [r7, #3]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	212c      	movs	r1, #44	; 0x2c
 8003050:	fb01 f303 	mul.w	r3, r1, r3
 8003054:	4413      	add	r3, r2
 8003056:	3342      	adds	r3, #66	; 0x42
 8003058:	2202      	movs	r2, #2
 800305a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800305c:	787b      	ldrb	r3, [r7, #1]
 800305e:	2b03      	cmp	r3, #3
 8003060:	f200 80c6 	bhi.w	80031f0 <HAL_HCD_HC_SubmitRequest+0x210>
 8003064:	a201      	add	r2, pc, #4	; (adr r2, 800306c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8003066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306a:	bf00      	nop
 800306c:	0800307d 	.word	0x0800307d
 8003070:	080031dd 	.word	0x080031dd
 8003074:	080030e1 	.word	0x080030e1
 8003078:	0800315f 	.word	0x0800315f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800307c:	7c3b      	ldrb	r3, [r7, #16]
 800307e:	2b01      	cmp	r3, #1
 8003080:	f040 80b8 	bne.w	80031f4 <HAL_HCD_HC_SubmitRequest+0x214>
 8003084:	78bb      	ldrb	r3, [r7, #2]
 8003086:	2b00      	cmp	r3, #0
 8003088:	f040 80b4 	bne.w	80031f4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 800308c:	8b3b      	ldrh	r3, [r7, #24]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d108      	bne.n	80030a4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8003092:	78fb      	ldrb	r3, [r7, #3]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	212c      	movs	r1, #44	; 0x2c
 8003098:	fb01 f303 	mul.w	r3, r1, r3
 800309c:	4413      	add	r3, r2
 800309e:	3355      	adds	r3, #85	; 0x55
 80030a0:	2201      	movs	r2, #1
 80030a2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80030a4:	78fb      	ldrb	r3, [r7, #3]
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	212c      	movs	r1, #44	; 0x2c
 80030aa:	fb01 f303 	mul.w	r3, r1, r3
 80030ae:	4413      	add	r3, r2
 80030b0:	3355      	adds	r3, #85	; 0x55
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d109      	bne.n	80030cc <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030b8:	78fb      	ldrb	r3, [r7, #3]
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	212c      	movs	r1, #44	; 0x2c
 80030be:	fb01 f303 	mul.w	r3, r1, r3
 80030c2:	4413      	add	r3, r2
 80030c4:	3342      	adds	r3, #66	; 0x42
 80030c6:	2200      	movs	r2, #0
 80030c8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80030ca:	e093      	b.n	80031f4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80030cc:	78fb      	ldrb	r3, [r7, #3]
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	212c      	movs	r1, #44	; 0x2c
 80030d2:	fb01 f303 	mul.w	r3, r1, r3
 80030d6:	4413      	add	r3, r2
 80030d8:	3342      	adds	r3, #66	; 0x42
 80030da:	2202      	movs	r2, #2
 80030dc:	701a      	strb	r2, [r3, #0]
      break;
 80030de:	e089      	b.n	80031f4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80030e0:	78bb      	ldrb	r3, [r7, #2]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d11d      	bne.n	8003122 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80030e6:	78fb      	ldrb	r3, [r7, #3]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	212c      	movs	r1, #44	; 0x2c
 80030ec:	fb01 f303 	mul.w	r3, r1, r3
 80030f0:	4413      	add	r3, r2
 80030f2:	3355      	adds	r3, #85	; 0x55
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d109      	bne.n	800310e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80030fa:	78fb      	ldrb	r3, [r7, #3]
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	212c      	movs	r1, #44	; 0x2c
 8003100:	fb01 f303 	mul.w	r3, r1, r3
 8003104:	4413      	add	r3, r2
 8003106:	3342      	adds	r3, #66	; 0x42
 8003108:	2200      	movs	r2, #0
 800310a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800310c:	e073      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800310e:	78fb      	ldrb	r3, [r7, #3]
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	212c      	movs	r1, #44	; 0x2c
 8003114:	fb01 f303 	mul.w	r3, r1, r3
 8003118:	4413      	add	r3, r2
 800311a:	3342      	adds	r3, #66	; 0x42
 800311c:	2202      	movs	r2, #2
 800311e:	701a      	strb	r2, [r3, #0]
      break;
 8003120:	e069      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003122:	78fb      	ldrb	r3, [r7, #3]
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	212c      	movs	r1, #44	; 0x2c
 8003128:	fb01 f303 	mul.w	r3, r1, r3
 800312c:	4413      	add	r3, r2
 800312e:	3354      	adds	r3, #84	; 0x54
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d109      	bne.n	800314a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003136:	78fb      	ldrb	r3, [r7, #3]
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	212c      	movs	r1, #44	; 0x2c
 800313c:	fb01 f303 	mul.w	r3, r1, r3
 8003140:	4413      	add	r3, r2
 8003142:	3342      	adds	r3, #66	; 0x42
 8003144:	2200      	movs	r2, #0
 8003146:	701a      	strb	r2, [r3, #0]
      break;
 8003148:	e055      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800314a:	78fb      	ldrb	r3, [r7, #3]
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	212c      	movs	r1, #44	; 0x2c
 8003150:	fb01 f303 	mul.w	r3, r1, r3
 8003154:	4413      	add	r3, r2
 8003156:	3342      	adds	r3, #66	; 0x42
 8003158:	2202      	movs	r2, #2
 800315a:	701a      	strb	r2, [r3, #0]
      break;
 800315c:	e04b      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800315e:	78bb      	ldrb	r3, [r7, #2]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d11d      	bne.n	80031a0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003164:	78fb      	ldrb	r3, [r7, #3]
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	212c      	movs	r1, #44	; 0x2c
 800316a:	fb01 f303 	mul.w	r3, r1, r3
 800316e:	4413      	add	r3, r2
 8003170:	3355      	adds	r3, #85	; 0x55
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d109      	bne.n	800318c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003178:	78fb      	ldrb	r3, [r7, #3]
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	212c      	movs	r1, #44	; 0x2c
 800317e:	fb01 f303 	mul.w	r3, r1, r3
 8003182:	4413      	add	r3, r2
 8003184:	3342      	adds	r3, #66	; 0x42
 8003186:	2200      	movs	r2, #0
 8003188:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800318a:	e034      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800318c:	78fb      	ldrb	r3, [r7, #3]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	212c      	movs	r1, #44	; 0x2c
 8003192:	fb01 f303 	mul.w	r3, r1, r3
 8003196:	4413      	add	r3, r2
 8003198:	3342      	adds	r3, #66	; 0x42
 800319a:	2202      	movs	r2, #2
 800319c:	701a      	strb	r2, [r3, #0]
      break;
 800319e:	e02a      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80031a0:	78fb      	ldrb	r3, [r7, #3]
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	212c      	movs	r1, #44	; 0x2c
 80031a6:	fb01 f303 	mul.w	r3, r1, r3
 80031aa:	4413      	add	r3, r2
 80031ac:	3354      	adds	r3, #84	; 0x54
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d109      	bne.n	80031c8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	212c      	movs	r1, #44	; 0x2c
 80031ba:	fb01 f303 	mul.w	r3, r1, r3
 80031be:	4413      	add	r3, r2
 80031c0:	3342      	adds	r3, #66	; 0x42
 80031c2:	2200      	movs	r2, #0
 80031c4:	701a      	strb	r2, [r3, #0]
      break;
 80031c6:	e016      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031c8:	78fb      	ldrb	r3, [r7, #3]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	212c      	movs	r1, #44	; 0x2c
 80031ce:	fb01 f303 	mul.w	r3, r1, r3
 80031d2:	4413      	add	r3, r2
 80031d4:	3342      	adds	r3, #66	; 0x42
 80031d6:	2202      	movs	r2, #2
 80031d8:	701a      	strb	r2, [r3, #0]
      break;
 80031da:	e00c      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031dc:	78fb      	ldrb	r3, [r7, #3]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	212c      	movs	r1, #44	; 0x2c
 80031e2:	fb01 f303 	mul.w	r3, r1, r3
 80031e6:	4413      	add	r3, r2
 80031e8:	3342      	adds	r3, #66	; 0x42
 80031ea:	2200      	movs	r2, #0
 80031ec:	701a      	strb	r2, [r3, #0]
      break;
 80031ee:	e002      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80031f0:	bf00      	nop
 80031f2:	e000      	b.n	80031f6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80031f4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80031f6:	78fb      	ldrb	r3, [r7, #3]
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	212c      	movs	r1, #44	; 0x2c
 80031fc:	fb01 f303 	mul.w	r3, r1, r3
 8003200:	4413      	add	r3, r2
 8003202:	3344      	adds	r3, #68	; 0x44
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003208:	78fb      	ldrb	r3, [r7, #3]
 800320a:	8b3a      	ldrh	r2, [r7, #24]
 800320c:	6879      	ldr	r1, [r7, #4]
 800320e:	202c      	movs	r0, #44	; 0x2c
 8003210:	fb00 f303 	mul.w	r3, r0, r3
 8003214:	440b      	add	r3, r1
 8003216:	334c      	adds	r3, #76	; 0x4c
 8003218:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800321a:	78fb      	ldrb	r3, [r7, #3]
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	212c      	movs	r1, #44	; 0x2c
 8003220:	fb01 f303 	mul.w	r3, r1, r3
 8003224:	4413      	add	r3, r2
 8003226:	3360      	adds	r3, #96	; 0x60
 8003228:	2200      	movs	r2, #0
 800322a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800322c:	78fb      	ldrb	r3, [r7, #3]
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	212c      	movs	r1, #44	; 0x2c
 8003232:	fb01 f303 	mul.w	r3, r1, r3
 8003236:	4413      	add	r3, r2
 8003238:	3350      	adds	r3, #80	; 0x50
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	212c      	movs	r1, #44	; 0x2c
 8003244:	fb01 f303 	mul.w	r3, r1, r3
 8003248:	4413      	add	r3, r2
 800324a:	3339      	adds	r3, #57	; 0x39
 800324c:	78fa      	ldrb	r2, [r7, #3]
 800324e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003250:	78fb      	ldrb	r3, [r7, #3]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	212c      	movs	r1, #44	; 0x2c
 8003256:	fb01 f303 	mul.w	r3, r1, r3
 800325a:	4413      	add	r3, r2
 800325c:	3361      	adds	r3, #97	; 0x61
 800325e:	2200      	movs	r2, #0
 8003260:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6818      	ldr	r0, [r3, #0]
 8003266:	78fb      	ldrb	r3, [r7, #3]
 8003268:	222c      	movs	r2, #44	; 0x2c
 800326a:	fb02 f303 	mul.w	r3, r2, r3
 800326e:	3338      	adds	r3, #56	; 0x38
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	18d1      	adds	r1, r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	691b      	ldr	r3, [r3, #16]
 8003278:	b2db      	uxtb	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	f004 f906 	bl	800748c <USB_HC_StartXfer>
 8003280:	4603      	mov	r3, r0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3708      	adds	r7, #8
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop

0800328c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b086      	sub	sp, #24
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f003 fe07 	bl	8006eb6 <USB_GetMode>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	f040 80f6 	bne.w	800349c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f003 fdeb 	bl	8006e90 <USB_ReadInterrupts>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 80ec 	beq.w	800349a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f003 fde2 	bl	8006e90 <USB_ReadInterrupts>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032d6:	d104      	bne.n	80032e2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80032e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f003 fdd2 	bl	8006e90 <USB_ReadInterrupts>
 80032ec:	4603      	mov	r3, r0
 80032ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032f6:	d104      	bne.n	8003302 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003300:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f003 fdc2 	bl	8006e90 <USB_ReadInterrupts>
 800330c:	4603      	mov	r3, r0
 800330e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003312:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003316:	d104      	bne.n	8003322 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003320:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4618      	mov	r0, r3
 8003328:	f003 fdb2 	bl	8006e90 <USB_ReadInterrupts>
 800332c:	4603      	mov	r3, r0
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	2b02      	cmp	r3, #2
 8003334:	d103      	bne.n	800333e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2202      	movs	r2, #2
 800333c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4618      	mov	r0, r3
 8003344:	f003 fda4 	bl	8006e90 <USB_ReadInterrupts>
 8003348:	4603      	mov	r3, r0
 800334a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800334e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003352:	d11c      	bne.n	800338e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800335c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10f      	bne.n	800338e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800336e:	2110      	movs	r1, #16
 8003370:	6938      	ldr	r0, [r7, #16]
 8003372:	f003 fc93 	bl	8006c9c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003376:	6938      	ldr	r0, [r7, #16]
 8003378:	f003 fcc4 	bl	8006d04 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2101      	movs	r1, #1
 8003382:	4618      	mov	r0, r3
 8003384:	f003 fe9a 	bl	80070bc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f006 fd9b 	bl	8009ec4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f003 fd7c 	bl	8006e90 <USB_ReadInterrupts>
 8003398:	4603      	mov	r3, r0
 800339a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800339e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033a2:	d102      	bne.n	80033aa <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f001 f89e 	bl	80044e6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f003 fd6e 	bl	8006e90 <USB_ReadInterrupts>
 80033b4:	4603      	mov	r3, r0
 80033b6:	f003 0308 	and.w	r3, r3, #8
 80033ba:	2b08      	cmp	r3, #8
 80033bc:	d106      	bne.n	80033cc <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f006 fd64 	bl	8009e8c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2208      	movs	r2, #8
 80033ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f003 fd5d 	bl	8006e90 <USB_ReadInterrupts>
 80033d6:	4603      	mov	r3, r0
 80033d8:	f003 0310 	and.w	r3, r3, #16
 80033dc:	2b10      	cmp	r3, #16
 80033de:	d101      	bne.n	80033e4 <HAL_HCD_IRQHandler+0x158>
 80033e0:	2301      	movs	r3, #1
 80033e2:	e000      	b.n	80033e6 <HAL_HCD_IRQHandler+0x15a>
 80033e4:	2300      	movs	r3, #0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d012      	beq.n	8003410 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	699a      	ldr	r2, [r3, #24]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 0210 	bic.w	r2, r2, #16
 80033f8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 ffa1 	bl	8004342 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	699a      	ldr	r2, [r3, #24]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f042 0210 	orr.w	r2, r2, #16
 800340e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4618      	mov	r0, r3
 8003416:	f003 fd3b 	bl	8006e90 <USB_ReadInterrupts>
 800341a:	4603      	mov	r3, r0
 800341c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003420:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003424:	d13a      	bne.n	800349c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4618      	mov	r0, r3
 800342c:	f004 f970 	bl	8007710 <USB_HC_ReadInterrupt>
 8003430:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003432:	2300      	movs	r3, #0
 8003434:	617b      	str	r3, [r7, #20]
 8003436:	e025      	b.n	8003484 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003438:	697b      	ldr	r3, [r7, #20]
 800343a:	f003 030f 	and.w	r3, r3, #15
 800343e:	68ba      	ldr	r2, [r7, #8]
 8003440:	fa22 f303 	lsr.w	r3, r2, r3
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d018      	beq.n	800347e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	015a      	lsls	r2, r3, #5
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4413      	add	r3, r2
 8003454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800345e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003462:	d106      	bne.n	8003472 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	b2db      	uxtb	r3, r3
 8003468:	4619      	mov	r1, r3
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f8ab 	bl	80035c6 <HCD_HC_IN_IRQHandler>
 8003470:	e005      	b.n	800347e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	b2db      	uxtb	r3, r3
 8003476:	4619      	mov	r1, r3
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 fbf9 	bl	8003c70 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	3301      	adds	r3, #1
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	429a      	cmp	r2, r3
 800348c:	d3d4      	bcc.n	8003438 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003496:	615a      	str	r2, [r3, #20]
 8003498:	e000      	b.n	800349c <HAL_HCD_IRQHandler+0x210>
      return;
 800349a:	bf00      	nop
    }
  }
}
 800349c:	3718      	adds	r7, #24
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b082      	sub	sp, #8
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d101      	bne.n	80034b8 <HAL_HCD_Start+0x16>
 80034b4:	2302      	movs	r3, #2
 80034b6:	e013      	b.n	80034e0 <HAL_HCD_Start+0x3e>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2101      	movs	r1, #1
 80034c6:	4618      	mov	r0, r3
 80034c8:	f003 fe5c 	bl	8007184 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f003 fb74 	bl	8006bbe <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d101      	bne.n	80034fe <HAL_HCD_Stop+0x16>
 80034fa:	2302      	movs	r3, #2
 80034fc:	e00d      	b.n	800351a <HAL_HCD_Stop+0x32>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2201      	movs	r2, #1
 8003502:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f004 fa4a 	bl	80079a4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4618      	mov	r0, r3
 8003530:	f003 fdfe 	bl	8007130 <USB_ResetPort>
 8003534:	4603      	mov	r3, r0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800353e:	b480      	push	{r7}
 8003540:	b083      	sub	sp, #12
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
 8003546:	460b      	mov	r3, r1
 8003548:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800354a:	78fb      	ldrb	r3, [r7, #3]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	212c      	movs	r1, #44	; 0x2c
 8003550:	fb01 f303 	mul.w	r3, r1, r3
 8003554:	4413      	add	r3, r2
 8003556:	3360      	adds	r3, #96	; 0x60
 8003558:	781b      	ldrb	r3, [r3, #0]
}
 800355a:	4618      	mov	r0, r3
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003566:	b480      	push	{r7}
 8003568:	b083      	sub	sp, #12
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
 800356e:	460b      	mov	r3, r1
 8003570:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003572:	78fb      	ldrb	r3, [r7, #3]
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	212c      	movs	r1, #44	; 0x2c
 8003578:	fb01 f303 	mul.w	r3, r1, r3
 800357c:	4413      	add	r3, r2
 800357e:	3350      	adds	r3, #80	; 0x50
 8003580:	681b      	ldr	r3, [r3, #0]
}
 8003582:	4618      	mov	r0, r3
 8003584:	370c      	adds	r7, #12
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr

0800358e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800358e:	b580      	push	{r7, lr}
 8003590:	b082      	sub	sp, #8
 8003592:	af00      	add	r7, sp, #0
 8003594:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4618      	mov	r0, r3
 800359c:	f003 fe42 	bl	8007224 <USB_GetCurrentFrame>
 80035a0:	4603      	mov	r3, r0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	b082      	sub	sp, #8
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f003 fe1d 	bl	80071f6 <USB_GetHostSpeed>
 80035bc:	4603      	mov	r3, r0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b086      	sub	sp, #24
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
 80035ce:	460b      	mov	r3, r1
 80035d0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80035dc:	78fb      	ldrb	r3, [r7, #3]
 80035de:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	015a      	lsls	r2, r3, #5
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	4413      	add	r3, r2
 80035e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 0304 	and.w	r3, r3, #4
 80035f2:	2b04      	cmp	r3, #4
 80035f4:	d11a      	bne.n	800362c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	015a      	lsls	r2, r3, #5
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	4413      	add	r3, r2
 80035fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003602:	461a      	mov	r2, r3
 8003604:	2304      	movs	r3, #4
 8003606:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	212c      	movs	r1, #44	; 0x2c
 800360e:	fb01 f303 	mul.w	r3, r1, r3
 8003612:	4413      	add	r3, r2
 8003614:	3361      	adds	r3, #97	; 0x61
 8003616:	2206      	movs	r2, #6
 8003618:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	b2d2      	uxtb	r2, r2
 8003622:	4611      	mov	r1, r2
 8003624:	4618      	mov	r0, r3
 8003626:	f004 f884 	bl	8007732 <USB_HC_Halt>
 800362a:	e0af      	b.n	800378c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	015a      	lsls	r2, r3, #5
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	4413      	add	r3, r2
 8003634:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800363e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003642:	d11b      	bne.n	800367c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	015a      	lsls	r2, r3, #5
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4413      	add	r3, r2
 800364c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003650:	461a      	mov	r2, r3
 8003652:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003656:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	212c      	movs	r1, #44	; 0x2c
 800365e:	fb01 f303 	mul.w	r3, r1, r3
 8003662:	4413      	add	r3, r2
 8003664:	3361      	adds	r3, #97	; 0x61
 8003666:	2207      	movs	r2, #7
 8003668:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	b2d2      	uxtb	r2, r2
 8003672:	4611      	mov	r1, r2
 8003674:	4618      	mov	r0, r3
 8003676:	f004 f85c 	bl	8007732 <USB_HC_Halt>
 800367a:	e087      	b.n	800378c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	015a      	lsls	r2, r3, #5
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4413      	add	r3, r2
 8003684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	2b20      	cmp	r3, #32
 8003690:	d109      	bne.n	80036a6 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	015a      	lsls	r2, r3, #5
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	4413      	add	r3, r2
 800369a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800369e:	461a      	mov	r2, r3
 80036a0:	2320      	movs	r3, #32
 80036a2:	6093      	str	r3, [r2, #8]
 80036a4:	e072      	b.n	800378c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	015a      	lsls	r2, r3, #5
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4413      	add	r3, r2
 80036ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d11a      	bne.n	80036f2 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	015a      	lsls	r2, r3, #5
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	4413      	add	r3, r2
 80036c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036c8:	461a      	mov	r2, r3
 80036ca:	2308      	movs	r3, #8
 80036cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	212c      	movs	r1, #44	; 0x2c
 80036d4:	fb01 f303 	mul.w	r3, r1, r3
 80036d8:	4413      	add	r3, r2
 80036da:	3361      	adds	r3, #97	; 0x61
 80036dc:	2205      	movs	r2, #5
 80036de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	4611      	mov	r1, r2
 80036ea:	4618      	mov	r0, r3
 80036ec:	f004 f821 	bl	8007732 <USB_HC_Halt>
 80036f0:	e04c      	b.n	800378c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	015a      	lsls	r2, r3, #5
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	4413      	add	r3, r2
 80036fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003704:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003708:	d11b      	bne.n	8003742 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	015a      	lsls	r2, r3, #5
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	4413      	add	r3, r2
 8003712:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003716:	461a      	mov	r2, r3
 8003718:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800371c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	212c      	movs	r1, #44	; 0x2c
 8003724:	fb01 f303 	mul.w	r3, r1, r3
 8003728:	4413      	add	r3, r2
 800372a:	3361      	adds	r3, #97	; 0x61
 800372c:	2208      	movs	r2, #8
 800372e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	4611      	mov	r1, r2
 800373a:	4618      	mov	r0, r3
 800373c:	f003 fff9 	bl	8007732 <USB_HC_Halt>
 8003740:	e024      	b.n	800378c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	015a      	lsls	r2, r3, #5
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	4413      	add	r3, r2
 800374a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003754:	2b80      	cmp	r3, #128	; 0x80
 8003756:	d119      	bne.n	800378c <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	015a      	lsls	r2, r3, #5
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	4413      	add	r3, r2
 8003760:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003764:	461a      	mov	r2, r3
 8003766:	2380      	movs	r3, #128	; 0x80
 8003768:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	212c      	movs	r1, #44	; 0x2c
 8003770:	fb01 f303 	mul.w	r3, r1, r3
 8003774:	4413      	add	r3, r2
 8003776:	3361      	adds	r3, #97	; 0x61
 8003778:	2206      	movs	r2, #6
 800377a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	4611      	mov	r1, r2
 8003786:	4618      	mov	r0, r3
 8003788:	f003 ffd3 	bl	8007732 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	015a      	lsls	r2, r3, #5
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	4413      	add	r3, r2
 8003794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800379e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037a2:	d112      	bne.n	80037ca <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	b2d2      	uxtb	r2, r2
 80037ac:	4611      	mov	r1, r2
 80037ae:	4618      	mov	r0, r3
 80037b0:	f003 ffbf 	bl	8007732 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	015a      	lsls	r2, r3, #5
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	4413      	add	r3, r2
 80037bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037c0:	461a      	mov	r2, r3
 80037c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037c6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80037c8:	e24e      	b.n	8003c68 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	015a      	lsls	r2, r3, #5
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4413      	add	r3, r2
 80037d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f003 0301 	and.w	r3, r3, #1
 80037dc:	2b01      	cmp	r3, #1
 80037de:	f040 80df 	bne.w	80039a0 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d019      	beq.n	800381e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	212c      	movs	r1, #44	; 0x2c
 80037f0:	fb01 f303 	mul.w	r3, r1, r3
 80037f4:	4413      	add	r3, r2
 80037f6:	3348      	adds	r3, #72	; 0x48
 80037f8:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	0159      	lsls	r1, r3, #5
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	440b      	add	r3, r1
 8003802:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800380c:	1ad2      	subs	r2, r2, r3
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	202c      	movs	r0, #44	; 0x2c
 8003814:	fb00 f303 	mul.w	r3, r0, r3
 8003818:	440b      	add	r3, r1
 800381a:	3350      	adds	r3, #80	; 0x50
 800381c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	212c      	movs	r1, #44	; 0x2c
 8003824:	fb01 f303 	mul.w	r3, r1, r3
 8003828:	4413      	add	r3, r2
 800382a:	3361      	adds	r3, #97	; 0x61
 800382c:	2201      	movs	r2, #1
 800382e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	212c      	movs	r1, #44	; 0x2c
 8003836:	fb01 f303 	mul.w	r3, r1, r3
 800383a:	4413      	add	r3, r2
 800383c:	335c      	adds	r3, #92	; 0x5c
 800383e:	2200      	movs	r2, #0
 8003840:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	015a      	lsls	r2, r3, #5
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	4413      	add	r3, r2
 800384a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800384e:	461a      	mov	r2, r3
 8003850:	2301      	movs	r3, #1
 8003852:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	212c      	movs	r1, #44	; 0x2c
 800385a:	fb01 f303 	mul.w	r3, r1, r3
 800385e:	4413      	add	r3, r2
 8003860:	333f      	adds	r3, #63	; 0x3f
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d009      	beq.n	800387c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	212c      	movs	r1, #44	; 0x2c
 800386e:	fb01 f303 	mul.w	r3, r1, r3
 8003872:	4413      	add	r3, r2
 8003874:	333f      	adds	r3, #63	; 0x3f
 8003876:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003878:	2b02      	cmp	r3, #2
 800387a:	d111      	bne.n	80038a0 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	4611      	mov	r1, r2
 8003886:	4618      	mov	r0, r3
 8003888:	f003 ff53 	bl	8007732 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	015a      	lsls	r2, r3, #5
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	4413      	add	r3, r2
 8003894:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003898:	461a      	mov	r2, r3
 800389a:	2310      	movs	r3, #16
 800389c:	6093      	str	r3, [r2, #8]
 800389e:	e03a      	b.n	8003916 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	212c      	movs	r1, #44	; 0x2c
 80038a6:	fb01 f303 	mul.w	r3, r1, r3
 80038aa:	4413      	add	r3, r2
 80038ac:	333f      	adds	r3, #63	; 0x3f
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	d009      	beq.n	80038c8 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	212c      	movs	r1, #44	; 0x2c
 80038ba:	fb01 f303 	mul.w	r3, r1, r3
 80038be:	4413      	add	r3, r2
 80038c0:	333f      	adds	r3, #63	; 0x3f
 80038c2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d126      	bne.n	8003916 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	015a      	lsls	r2, r3, #5
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	4413      	add	r3, r2
 80038d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	0151      	lsls	r1, r2, #5
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	440a      	add	r2, r1
 80038de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80038e2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80038e6:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	212c      	movs	r1, #44	; 0x2c
 80038ee:	fb01 f303 	mul.w	r3, r1, r3
 80038f2:	4413      	add	r3, r2
 80038f4:	3360      	adds	r3, #96	; 0x60
 80038f6:	2201      	movs	r2, #1
 80038f8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	b2d9      	uxtb	r1, r3
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	202c      	movs	r0, #44	; 0x2c
 8003904:	fb00 f303 	mul.w	r3, r0, r3
 8003908:	4413      	add	r3, r2
 800390a:	3360      	adds	r3, #96	; 0x60
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	461a      	mov	r2, r3
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f006 fae5 	bl	8009ee0 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d12b      	bne.n	8003976 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	212c      	movs	r1, #44	; 0x2c
 8003924:	fb01 f303 	mul.w	r3, r1, r3
 8003928:	4413      	add	r3, r2
 800392a:	3348      	adds	r3, #72	; 0x48
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	202c      	movs	r0, #44	; 0x2c
 8003934:	fb00 f202 	mul.w	r2, r0, r2
 8003938:	440a      	add	r2, r1
 800393a:	3240      	adds	r2, #64	; 0x40
 800393c:	8812      	ldrh	r2, [r2, #0]
 800393e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003942:	f003 0301 	and.w	r3, r3, #1
 8003946:	2b00      	cmp	r3, #0
 8003948:	f000 818e 	beq.w	8003c68 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	212c      	movs	r1, #44	; 0x2c
 8003952:	fb01 f303 	mul.w	r3, r1, r3
 8003956:	4413      	add	r3, r2
 8003958:	3354      	adds	r3, #84	; 0x54
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	f083 0301 	eor.w	r3, r3, #1
 8003960:	b2d8      	uxtb	r0, r3
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	212c      	movs	r1, #44	; 0x2c
 8003968:	fb01 f303 	mul.w	r3, r1, r3
 800396c:	4413      	add	r3, r2
 800396e:	3354      	adds	r3, #84	; 0x54
 8003970:	4602      	mov	r2, r0
 8003972:	701a      	strb	r2, [r3, #0]
}
 8003974:	e178      	b.n	8003c68 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	212c      	movs	r1, #44	; 0x2c
 800397c:	fb01 f303 	mul.w	r3, r1, r3
 8003980:	4413      	add	r3, r2
 8003982:	3354      	adds	r3, #84	; 0x54
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	f083 0301 	eor.w	r3, r3, #1
 800398a:	b2d8      	uxtb	r0, r3
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	212c      	movs	r1, #44	; 0x2c
 8003992:	fb01 f303 	mul.w	r3, r1, r3
 8003996:	4413      	add	r3, r2
 8003998:	3354      	adds	r3, #84	; 0x54
 800399a:	4602      	mov	r2, r0
 800399c:	701a      	strb	r2, [r3, #0]
}
 800399e:	e163      	b.n	8003c68 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	015a      	lsls	r2, r3, #5
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	4413      	add	r3, r2
 80039a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	f040 80f6 	bne.w	8003ba4 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	212c      	movs	r1, #44	; 0x2c
 80039be:	fb01 f303 	mul.w	r3, r1, r3
 80039c2:	4413      	add	r3, r2
 80039c4:	3361      	adds	r3, #97	; 0x61
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d109      	bne.n	80039e0 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	212c      	movs	r1, #44	; 0x2c
 80039d2:	fb01 f303 	mul.w	r3, r1, r3
 80039d6:	4413      	add	r3, r2
 80039d8:	3360      	adds	r3, #96	; 0x60
 80039da:	2201      	movs	r2, #1
 80039dc:	701a      	strb	r2, [r3, #0]
 80039de:	e0c9      	b.n	8003b74 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	212c      	movs	r1, #44	; 0x2c
 80039e6:	fb01 f303 	mul.w	r3, r1, r3
 80039ea:	4413      	add	r3, r2
 80039ec:	3361      	adds	r3, #97	; 0x61
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	2b05      	cmp	r3, #5
 80039f2:	d109      	bne.n	8003a08 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	212c      	movs	r1, #44	; 0x2c
 80039fa:	fb01 f303 	mul.w	r3, r1, r3
 80039fe:	4413      	add	r3, r2
 8003a00:	3360      	adds	r3, #96	; 0x60
 8003a02:	2205      	movs	r2, #5
 8003a04:	701a      	strb	r2, [r3, #0]
 8003a06:	e0b5      	b.n	8003b74 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	212c      	movs	r1, #44	; 0x2c
 8003a0e:	fb01 f303 	mul.w	r3, r1, r3
 8003a12:	4413      	add	r3, r2
 8003a14:	3361      	adds	r3, #97	; 0x61
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	2b06      	cmp	r3, #6
 8003a1a:	d009      	beq.n	8003a30 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	212c      	movs	r1, #44	; 0x2c
 8003a22:	fb01 f303 	mul.w	r3, r1, r3
 8003a26:	4413      	add	r3, r2
 8003a28:	3361      	adds	r3, #97	; 0x61
 8003a2a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003a2c:	2b08      	cmp	r3, #8
 8003a2e:	d150      	bne.n	8003ad2 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	212c      	movs	r1, #44	; 0x2c
 8003a36:	fb01 f303 	mul.w	r3, r1, r3
 8003a3a:	4413      	add	r3, r2
 8003a3c:	335c      	adds	r3, #92	; 0x5c
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	202c      	movs	r0, #44	; 0x2c
 8003a48:	fb00 f303 	mul.w	r3, r0, r3
 8003a4c:	440b      	add	r3, r1
 8003a4e:	335c      	adds	r3, #92	; 0x5c
 8003a50:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	212c      	movs	r1, #44	; 0x2c
 8003a58:	fb01 f303 	mul.w	r3, r1, r3
 8003a5c:	4413      	add	r3, r2
 8003a5e:	335c      	adds	r3, #92	; 0x5c
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d912      	bls.n	8003a8c <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	212c      	movs	r1, #44	; 0x2c
 8003a6c:	fb01 f303 	mul.w	r3, r1, r3
 8003a70:	4413      	add	r3, r2
 8003a72:	335c      	adds	r3, #92	; 0x5c
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	212c      	movs	r1, #44	; 0x2c
 8003a7e:	fb01 f303 	mul.w	r3, r1, r3
 8003a82:	4413      	add	r3, r2
 8003a84:	3360      	adds	r3, #96	; 0x60
 8003a86:	2204      	movs	r2, #4
 8003a88:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003a8a:	e073      	b.n	8003b74 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	212c      	movs	r1, #44	; 0x2c
 8003a92:	fb01 f303 	mul.w	r3, r1, r3
 8003a96:	4413      	add	r3, r2
 8003a98:	3360      	adds	r3, #96	; 0x60
 8003a9a:	2202      	movs	r2, #2
 8003a9c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	015a      	lsls	r2, r3, #5
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003ab4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003abc:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	015a      	lsls	r2, r3, #5
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	4413      	add	r3, r2
 8003ac6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aca:	461a      	mov	r2, r3
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003ad0:	e050      	b.n	8003b74 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	212c      	movs	r1, #44	; 0x2c
 8003ad8:	fb01 f303 	mul.w	r3, r1, r3
 8003adc:	4413      	add	r3, r2
 8003ade:	3361      	adds	r3, #97	; 0x61
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	2b03      	cmp	r3, #3
 8003ae4:	d122      	bne.n	8003b2c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	212c      	movs	r1, #44	; 0x2c
 8003aec:	fb01 f303 	mul.w	r3, r1, r3
 8003af0:	4413      	add	r3, r2
 8003af2:	3360      	adds	r3, #96	; 0x60
 8003af4:	2202      	movs	r2, #2
 8003af6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	015a      	lsls	r2, r3, #5
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	4413      	add	r3, r2
 8003b00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003b0e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003b16:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	015a      	lsls	r2, r3, #5
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	4413      	add	r3, r2
 8003b20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b24:	461a      	mov	r2, r3
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	e023      	b.n	8003b74 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	212c      	movs	r1, #44	; 0x2c
 8003b32:	fb01 f303 	mul.w	r3, r1, r3
 8003b36:	4413      	add	r3, r2
 8003b38:	3361      	adds	r3, #97	; 0x61
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	2b07      	cmp	r3, #7
 8003b3e:	d119      	bne.n	8003b74 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	212c      	movs	r1, #44	; 0x2c
 8003b46:	fb01 f303 	mul.w	r3, r1, r3
 8003b4a:	4413      	add	r3, r2
 8003b4c:	335c      	adds	r3, #92	; 0x5c
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	1c5a      	adds	r2, r3, #1
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	202c      	movs	r0, #44	; 0x2c
 8003b58:	fb00 f303 	mul.w	r3, r0, r3
 8003b5c:	440b      	add	r3, r1
 8003b5e:	335c      	adds	r3, #92	; 0x5c
 8003b60:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	212c      	movs	r1, #44	; 0x2c
 8003b68:	fb01 f303 	mul.w	r3, r1, r3
 8003b6c:	4413      	add	r3, r2
 8003b6e:	3360      	adds	r3, #96	; 0x60
 8003b70:	2204      	movs	r2, #4
 8003b72:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	015a      	lsls	r2, r3, #5
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b80:	461a      	mov	r2, r3
 8003b82:	2302      	movs	r3, #2
 8003b84:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	b2d9      	uxtb	r1, r3
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	202c      	movs	r0, #44	; 0x2c
 8003b90:	fb00 f303 	mul.w	r3, r0, r3
 8003b94:	4413      	add	r3, r2
 8003b96:	3360      	adds	r3, #96	; 0x60
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f006 f99f 	bl	8009ee0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003ba2:	e061      	b.n	8003c68 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	015a      	lsls	r2, r3, #5
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	4413      	add	r3, r2
 8003bac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f003 0310 	and.w	r3, r3, #16
 8003bb6:	2b10      	cmp	r3, #16
 8003bb8:	d156      	bne.n	8003c68 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	212c      	movs	r1, #44	; 0x2c
 8003bc0:	fb01 f303 	mul.w	r3, r1, r3
 8003bc4:	4413      	add	r3, r2
 8003bc6:	333f      	adds	r3, #63	; 0x3f
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	2b03      	cmp	r3, #3
 8003bcc:	d111      	bne.n	8003bf2 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	212c      	movs	r1, #44	; 0x2c
 8003bd4:	fb01 f303 	mul.w	r3, r1, r3
 8003bd8:	4413      	add	r3, r2
 8003bda:	335c      	adds	r3, #92	; 0x5c
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	b2d2      	uxtb	r2, r2
 8003be8:	4611      	mov	r1, r2
 8003bea:	4618      	mov	r0, r3
 8003bec:	f003 fda1 	bl	8007732 <USB_HC_Halt>
 8003bf0:	e031      	b.n	8003c56 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	212c      	movs	r1, #44	; 0x2c
 8003bf8:	fb01 f303 	mul.w	r3, r1, r3
 8003bfc:	4413      	add	r3, r2
 8003bfe:	333f      	adds	r3, #63	; 0x3f
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d009      	beq.n	8003c1a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	212c      	movs	r1, #44	; 0x2c
 8003c0c:	fb01 f303 	mul.w	r3, r1, r3
 8003c10:	4413      	add	r3, r2
 8003c12:	333f      	adds	r3, #63	; 0x3f
 8003c14:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d11d      	bne.n	8003c56 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003c1a:	687a      	ldr	r2, [r7, #4]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	212c      	movs	r1, #44	; 0x2c
 8003c20:	fb01 f303 	mul.w	r3, r1, r3
 8003c24:	4413      	add	r3, r2
 8003c26:	335c      	adds	r3, #92	; 0x5c
 8003c28:	2200      	movs	r2, #0
 8003c2a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d110      	bne.n	8003c56 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	212c      	movs	r1, #44	; 0x2c
 8003c3a:	fb01 f303 	mul.w	r3, r1, r3
 8003c3e:	4413      	add	r3, r2
 8003c40:	3361      	adds	r3, #97	; 0x61
 8003c42:	2203      	movs	r2, #3
 8003c44:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	4611      	mov	r1, r2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f003 fd6e 	bl	8007732 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	015a      	lsls	r2, r3, #5
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c62:	461a      	mov	r2, r3
 8003c64:	2310      	movs	r3, #16
 8003c66:	6093      	str	r3, [r2, #8]
}
 8003c68:	bf00      	nop
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b088      	sub	sp, #32
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	460b      	mov	r3, r1
 8003c7a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8003c86:	78fb      	ldrb	r3, [r7, #3]
 8003c88:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	015a      	lsls	r2, r3, #5
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	4413      	add	r3, r2
 8003c92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b04      	cmp	r3, #4
 8003c9e:	d11a      	bne.n	8003cd6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	015a      	lsls	r2, r3, #5
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cac:	461a      	mov	r2, r3
 8003cae:	2304      	movs	r3, #4
 8003cb0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	212c      	movs	r1, #44	; 0x2c
 8003cb8:	fb01 f303 	mul.w	r3, r1, r3
 8003cbc:	4413      	add	r3, r2
 8003cbe:	3361      	adds	r3, #97	; 0x61
 8003cc0:	2206      	movs	r2, #6
 8003cc2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	b2d2      	uxtb	r2, r2
 8003ccc:	4611      	mov	r1, r2
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f003 fd2f 	bl	8007732 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8003cd4:	e331      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	015a      	lsls	r2, r3, #5
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	4413      	add	r3, r2
 8003cde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 0320 	and.w	r3, r3, #32
 8003ce8:	2b20      	cmp	r3, #32
 8003cea:	d12e      	bne.n	8003d4a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	015a      	lsls	r2, r3, #5
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	2320      	movs	r3, #32
 8003cfc:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	212c      	movs	r1, #44	; 0x2c
 8003d04:	fb01 f303 	mul.w	r3, r1, r3
 8003d08:	4413      	add	r3, r2
 8003d0a:	333d      	adds	r3, #61	; 0x3d
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	f040 8313 	bne.w	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	212c      	movs	r1, #44	; 0x2c
 8003d1a:	fb01 f303 	mul.w	r3, r1, r3
 8003d1e:	4413      	add	r3, r2
 8003d20:	333d      	adds	r3, #61	; 0x3d
 8003d22:	2200      	movs	r2, #0
 8003d24:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	212c      	movs	r1, #44	; 0x2c
 8003d2c:	fb01 f303 	mul.w	r3, r1, r3
 8003d30:	4413      	add	r3, r2
 8003d32:	3360      	adds	r3, #96	; 0x60
 8003d34:	2202      	movs	r2, #2
 8003d36:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	697a      	ldr	r2, [r7, #20]
 8003d3e:	b2d2      	uxtb	r2, r2
 8003d40:	4611      	mov	r1, r2
 8003d42:	4618      	mov	r0, r3
 8003d44:	f003 fcf5 	bl	8007732 <USB_HC_Halt>
}
 8003d48:	e2f7      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	015a      	lsls	r2, r3, #5
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	4413      	add	r3, r2
 8003d52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d60:	d112      	bne.n	8003d88 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	015a      	lsls	r2, r3, #5
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	4413      	add	r3, r2
 8003d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d6e:	461a      	mov	r2, r3
 8003d70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d74:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	b2d2      	uxtb	r2, r2
 8003d7e:	4611      	mov	r1, r2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f003 fcd6 	bl	8007732 <USB_HC_Halt>
}
 8003d86:	e2d8      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	015a      	lsls	r2, r3, #5
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	4413      	add	r3, r2
 8003d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d140      	bne.n	8003e20 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	212c      	movs	r1, #44	; 0x2c
 8003da4:	fb01 f303 	mul.w	r3, r1, r3
 8003da8:	4413      	add	r3, r2
 8003daa:	335c      	adds	r3, #92	; 0x5c
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	015a      	lsls	r2, r3, #5
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	4413      	add	r3, r2
 8003db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc2:	2b40      	cmp	r3, #64	; 0x40
 8003dc4:	d111      	bne.n	8003dea <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	212c      	movs	r1, #44	; 0x2c
 8003dcc:	fb01 f303 	mul.w	r3, r1, r3
 8003dd0:	4413      	add	r3, r2
 8003dd2:	333d      	adds	r3, #61	; 0x3d
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	015a      	lsls	r2, r3, #5
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	4413      	add	r3, r2
 8003de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003de4:	461a      	mov	r2, r3
 8003de6:	2340      	movs	r3, #64	; 0x40
 8003de8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	015a      	lsls	r2, r3, #5
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	4413      	add	r3, r2
 8003df2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003df6:	461a      	mov	r2, r3
 8003df8:	2301      	movs	r3, #1
 8003dfa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	212c      	movs	r1, #44	; 0x2c
 8003e02:	fb01 f303 	mul.w	r3, r1, r3
 8003e06:	4413      	add	r3, r2
 8003e08:	3361      	adds	r3, #97	; 0x61
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	b2d2      	uxtb	r2, r2
 8003e16:	4611      	mov	r1, r2
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f003 fc8a 	bl	8007732 <USB_HC_Halt>
}
 8003e1e:	e28c      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	015a      	lsls	r2, r3, #5
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	4413      	add	r3, r2
 8003e28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e32:	2b40      	cmp	r3, #64	; 0x40
 8003e34:	d12c      	bne.n	8003e90 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	212c      	movs	r1, #44	; 0x2c
 8003e3c:	fb01 f303 	mul.w	r3, r1, r3
 8003e40:	4413      	add	r3, r2
 8003e42:	3361      	adds	r3, #97	; 0x61
 8003e44:	2204      	movs	r2, #4
 8003e46:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	212c      	movs	r1, #44	; 0x2c
 8003e4e:	fb01 f303 	mul.w	r3, r1, r3
 8003e52:	4413      	add	r3, r2
 8003e54:	333d      	adds	r3, #61	; 0x3d
 8003e56:	2201      	movs	r2, #1
 8003e58:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	212c      	movs	r1, #44	; 0x2c
 8003e60:	fb01 f303 	mul.w	r3, r1, r3
 8003e64:	4413      	add	r3, r2
 8003e66:	335c      	adds	r3, #92	; 0x5c
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	697a      	ldr	r2, [r7, #20]
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	4611      	mov	r1, r2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f003 fc5b 	bl	8007732 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	015a      	lsls	r2, r3, #5
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	4413      	add	r3, r2
 8003e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e88:	461a      	mov	r2, r3
 8003e8a:	2340      	movs	r3, #64	; 0x40
 8003e8c:	6093      	str	r3, [r2, #8]
}
 8003e8e:	e254      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	015a      	lsls	r2, r3, #5
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	4413      	add	r3, r2
 8003e98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 0308 	and.w	r3, r3, #8
 8003ea2:	2b08      	cmp	r3, #8
 8003ea4:	d11a      	bne.n	8003edc <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	015a      	lsls	r2, r3, #5
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	4413      	add	r3, r2
 8003eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	2308      	movs	r3, #8
 8003eb6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	212c      	movs	r1, #44	; 0x2c
 8003ebe:	fb01 f303 	mul.w	r3, r1, r3
 8003ec2:	4413      	add	r3, r2
 8003ec4:	3361      	adds	r3, #97	; 0x61
 8003ec6:	2205      	movs	r2, #5
 8003ec8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f003 fc2c 	bl	8007732 <USB_HC_Halt>
}
 8003eda:	e22e      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	015a      	lsls	r2, r3, #5
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 0310 	and.w	r3, r3, #16
 8003eee:	2b10      	cmp	r3, #16
 8003ef0:	d140      	bne.n	8003f74 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	212c      	movs	r1, #44	; 0x2c
 8003ef8:	fb01 f303 	mul.w	r3, r1, r3
 8003efc:	4413      	add	r3, r2
 8003efe:	335c      	adds	r3, #92	; 0x5c
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	212c      	movs	r1, #44	; 0x2c
 8003f0a:	fb01 f303 	mul.w	r3, r1, r3
 8003f0e:	4413      	add	r3, r2
 8003f10:	3361      	adds	r3, #97	; 0x61
 8003f12:	2203      	movs	r2, #3
 8003f14:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	212c      	movs	r1, #44	; 0x2c
 8003f1c:	fb01 f303 	mul.w	r3, r1, r3
 8003f20:	4413      	add	r3, r2
 8003f22:	333d      	adds	r3, #61	; 0x3d
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d112      	bne.n	8003f50 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	212c      	movs	r1, #44	; 0x2c
 8003f30:	fb01 f303 	mul.w	r3, r1, r3
 8003f34:	4413      	add	r3, r2
 8003f36:	333c      	adds	r3, #60	; 0x3c
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d108      	bne.n	8003f50 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	212c      	movs	r1, #44	; 0x2c
 8003f44:	fb01 f303 	mul.w	r3, r1, r3
 8003f48:	4413      	add	r3, r2
 8003f4a:	333d      	adds	r3, #61	; 0x3d
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	b2d2      	uxtb	r2, r2
 8003f58:	4611      	mov	r1, r2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f003 fbe9 	bl	8007732 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	015a      	lsls	r2, r3, #5
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	4413      	add	r3, r2
 8003f68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	2310      	movs	r3, #16
 8003f70:	6093      	str	r3, [r2, #8]
}
 8003f72:	e1e2      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	015a      	lsls	r2, r3, #5
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f86:	2b80      	cmp	r3, #128	; 0x80
 8003f88:	d164      	bne.n	8004054 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d111      	bne.n	8003fb6 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	212c      	movs	r1, #44	; 0x2c
 8003f98:	fb01 f303 	mul.w	r3, r1, r3
 8003f9c:	4413      	add	r3, r2
 8003f9e:	3361      	adds	r3, #97	; 0x61
 8003fa0:	2206      	movs	r2, #6
 8003fa2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	b2d2      	uxtb	r2, r2
 8003fac:	4611      	mov	r1, r2
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f003 fbbf 	bl	8007732 <USB_HC_Halt>
 8003fb4:	e044      	b.n	8004040 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	212c      	movs	r1, #44	; 0x2c
 8003fbc:	fb01 f303 	mul.w	r3, r1, r3
 8003fc0:	4413      	add	r3, r2
 8003fc2:	335c      	adds	r3, #92	; 0x5c
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	1c5a      	adds	r2, r3, #1
 8003fc8:	6879      	ldr	r1, [r7, #4]
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	202c      	movs	r0, #44	; 0x2c
 8003fce:	fb00 f303 	mul.w	r3, r0, r3
 8003fd2:	440b      	add	r3, r1
 8003fd4:	335c      	adds	r3, #92	; 0x5c
 8003fd6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	212c      	movs	r1, #44	; 0x2c
 8003fde:	fb01 f303 	mul.w	r3, r1, r3
 8003fe2:	4413      	add	r3, r2
 8003fe4:	335c      	adds	r3, #92	; 0x5c
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d920      	bls.n	800402e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	212c      	movs	r1, #44	; 0x2c
 8003ff2:	fb01 f303 	mul.w	r3, r1, r3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	335c      	adds	r3, #92	; 0x5c
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	212c      	movs	r1, #44	; 0x2c
 8004004:	fb01 f303 	mul.w	r3, r1, r3
 8004008:	4413      	add	r3, r2
 800400a:	3360      	adds	r3, #96	; 0x60
 800400c:	2204      	movs	r2, #4
 800400e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	b2d9      	uxtb	r1, r3
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	202c      	movs	r0, #44	; 0x2c
 800401a:	fb00 f303 	mul.w	r3, r0, r3
 800401e:	4413      	add	r3, r2
 8004020:	3360      	adds	r3, #96	; 0x60
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	461a      	mov	r2, r3
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f005 ff5a 	bl	8009ee0 <HAL_HCD_HC_NotifyURBChange_Callback>
 800402c:	e008      	b.n	8004040 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	212c      	movs	r1, #44	; 0x2c
 8004034:	fb01 f303 	mul.w	r3, r1, r3
 8004038:	4413      	add	r3, r2
 800403a:	3360      	adds	r3, #96	; 0x60
 800403c:	2202      	movs	r2, #2
 800403e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	015a      	lsls	r2, r3, #5
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	4413      	add	r3, r2
 8004048:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800404c:	461a      	mov	r2, r3
 800404e:	2380      	movs	r3, #128	; 0x80
 8004050:	6093      	str	r3, [r2, #8]
}
 8004052:	e172      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	015a      	lsls	r2, r3, #5
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	4413      	add	r3, r2
 800405c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800406a:	d11b      	bne.n	80040a4 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	212c      	movs	r1, #44	; 0x2c
 8004072:	fb01 f303 	mul.w	r3, r1, r3
 8004076:	4413      	add	r3, r2
 8004078:	3361      	adds	r3, #97	; 0x61
 800407a:	2208      	movs	r2, #8
 800407c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	b2d2      	uxtb	r2, r2
 8004086:	4611      	mov	r1, r2
 8004088:	4618      	mov	r0, r3
 800408a:	f003 fb52 	bl	8007732 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	015a      	lsls	r2, r3, #5
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	4413      	add	r3, r2
 8004096:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800409a:	461a      	mov	r2, r3
 800409c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040a0:	6093      	str	r3, [r2, #8]
}
 80040a2:	e14a      	b.n	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	015a      	lsls	r2, r3, #5
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	4413      	add	r3, r2
 80040ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	f040 813f 	bne.w	800433a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	212c      	movs	r1, #44	; 0x2c
 80040c2:	fb01 f303 	mul.w	r3, r1, r3
 80040c6:	4413      	add	r3, r2
 80040c8:	3361      	adds	r3, #97	; 0x61
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d17d      	bne.n	80041cc <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	212c      	movs	r1, #44	; 0x2c
 80040d6:	fb01 f303 	mul.w	r3, r1, r3
 80040da:	4413      	add	r3, r2
 80040dc:	3360      	adds	r3, #96	; 0x60
 80040de:	2201      	movs	r2, #1
 80040e0:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	212c      	movs	r1, #44	; 0x2c
 80040e8:	fb01 f303 	mul.w	r3, r1, r3
 80040ec:	4413      	add	r3, r2
 80040ee:	333f      	adds	r3, #63	; 0x3f
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d00a      	beq.n	800410c <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	212c      	movs	r1, #44	; 0x2c
 80040fc:	fb01 f303 	mul.w	r3, r1, r3
 8004100:	4413      	add	r3, r2
 8004102:	333f      	adds	r3, #63	; 0x3f
 8004104:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004106:	2b03      	cmp	r3, #3
 8004108:	f040 8100 	bne.w	800430c <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d113      	bne.n	800413c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	212c      	movs	r1, #44	; 0x2c
 800411a:	fb01 f303 	mul.w	r3, r1, r3
 800411e:	4413      	add	r3, r2
 8004120:	3355      	adds	r3, #85	; 0x55
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	f083 0301 	eor.w	r3, r3, #1
 8004128:	b2d8      	uxtb	r0, r3
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	212c      	movs	r1, #44	; 0x2c
 8004130:	fb01 f303 	mul.w	r3, r1, r3
 8004134:	4413      	add	r3, r2
 8004136:	3355      	adds	r3, #85	; 0x55
 8004138:	4602      	mov	r2, r0
 800413a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691b      	ldr	r3, [r3, #16]
 8004140:	2b01      	cmp	r3, #1
 8004142:	f040 80e3 	bne.w	800430c <HCD_HC_OUT_IRQHandler+0x69c>
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	212c      	movs	r1, #44	; 0x2c
 800414c:	fb01 f303 	mul.w	r3, r1, r3
 8004150:	4413      	add	r3, r2
 8004152:	334c      	adds	r3, #76	; 0x4c
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	f000 80d8 	beq.w	800430c <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	212c      	movs	r1, #44	; 0x2c
 8004162:	fb01 f303 	mul.w	r3, r1, r3
 8004166:	4413      	add	r3, r2
 8004168:	334c      	adds	r3, #76	; 0x4c
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	202c      	movs	r0, #44	; 0x2c
 8004172:	fb00 f202 	mul.w	r2, r0, r2
 8004176:	440a      	add	r2, r1
 8004178:	3240      	adds	r2, #64	; 0x40
 800417a:	8812      	ldrh	r2, [r2, #0]
 800417c:	4413      	add	r3, r2
 800417e:	3b01      	subs	r3, #1
 8004180:	6879      	ldr	r1, [r7, #4]
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	202c      	movs	r0, #44	; 0x2c
 8004186:	fb00 f202 	mul.w	r2, r0, r2
 800418a:	440a      	add	r2, r1
 800418c:	3240      	adds	r2, #64	; 0x40
 800418e:	8812      	ldrh	r2, [r2, #0]
 8004190:	fbb3 f3f2 	udiv	r3, r3, r2
 8004194:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f003 0301 	and.w	r3, r3, #1
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 80b5 	beq.w	800430c <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	212c      	movs	r1, #44	; 0x2c
 80041a8:	fb01 f303 	mul.w	r3, r1, r3
 80041ac:	4413      	add	r3, r2
 80041ae:	3355      	adds	r3, #85	; 0x55
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	f083 0301 	eor.w	r3, r3, #1
 80041b6:	b2d8      	uxtb	r0, r3
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	212c      	movs	r1, #44	; 0x2c
 80041be:	fb01 f303 	mul.w	r3, r1, r3
 80041c2:	4413      	add	r3, r2
 80041c4:	3355      	adds	r3, #85	; 0x55
 80041c6:	4602      	mov	r2, r0
 80041c8:	701a      	strb	r2, [r3, #0]
 80041ca:	e09f      	b.n	800430c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	212c      	movs	r1, #44	; 0x2c
 80041d2:	fb01 f303 	mul.w	r3, r1, r3
 80041d6:	4413      	add	r3, r2
 80041d8:	3361      	adds	r3, #97	; 0x61
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d109      	bne.n	80041f4 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	212c      	movs	r1, #44	; 0x2c
 80041e6:	fb01 f303 	mul.w	r3, r1, r3
 80041ea:	4413      	add	r3, r2
 80041ec:	3360      	adds	r3, #96	; 0x60
 80041ee:	2202      	movs	r2, #2
 80041f0:	701a      	strb	r2, [r3, #0]
 80041f2:	e08b      	b.n	800430c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	212c      	movs	r1, #44	; 0x2c
 80041fa:	fb01 f303 	mul.w	r3, r1, r3
 80041fe:	4413      	add	r3, r2
 8004200:	3361      	adds	r3, #97	; 0x61
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b04      	cmp	r3, #4
 8004206:	d109      	bne.n	800421c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	212c      	movs	r1, #44	; 0x2c
 800420e:	fb01 f303 	mul.w	r3, r1, r3
 8004212:	4413      	add	r3, r2
 8004214:	3360      	adds	r3, #96	; 0x60
 8004216:	2202      	movs	r2, #2
 8004218:	701a      	strb	r2, [r3, #0]
 800421a:	e077      	b.n	800430c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	212c      	movs	r1, #44	; 0x2c
 8004222:	fb01 f303 	mul.w	r3, r1, r3
 8004226:	4413      	add	r3, r2
 8004228:	3361      	adds	r3, #97	; 0x61
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	2b05      	cmp	r3, #5
 800422e:	d109      	bne.n	8004244 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	212c      	movs	r1, #44	; 0x2c
 8004236:	fb01 f303 	mul.w	r3, r1, r3
 800423a:	4413      	add	r3, r2
 800423c:	3360      	adds	r3, #96	; 0x60
 800423e:	2205      	movs	r2, #5
 8004240:	701a      	strb	r2, [r3, #0]
 8004242:	e063      	b.n	800430c <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	212c      	movs	r1, #44	; 0x2c
 800424a:	fb01 f303 	mul.w	r3, r1, r3
 800424e:	4413      	add	r3, r2
 8004250:	3361      	adds	r3, #97	; 0x61
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	2b06      	cmp	r3, #6
 8004256:	d009      	beq.n	800426c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	212c      	movs	r1, #44	; 0x2c
 800425e:	fb01 f303 	mul.w	r3, r1, r3
 8004262:	4413      	add	r3, r2
 8004264:	3361      	adds	r3, #97	; 0x61
 8004266:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004268:	2b08      	cmp	r3, #8
 800426a:	d14f      	bne.n	800430c <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	212c      	movs	r1, #44	; 0x2c
 8004272:	fb01 f303 	mul.w	r3, r1, r3
 8004276:	4413      	add	r3, r2
 8004278:	335c      	adds	r3, #92	; 0x5c
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	1c5a      	adds	r2, r3, #1
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	202c      	movs	r0, #44	; 0x2c
 8004284:	fb00 f303 	mul.w	r3, r0, r3
 8004288:	440b      	add	r3, r1
 800428a:	335c      	adds	r3, #92	; 0x5c
 800428c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	212c      	movs	r1, #44	; 0x2c
 8004294:	fb01 f303 	mul.w	r3, r1, r3
 8004298:	4413      	add	r3, r2
 800429a:	335c      	adds	r3, #92	; 0x5c
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d912      	bls.n	80042c8 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	212c      	movs	r1, #44	; 0x2c
 80042a8:	fb01 f303 	mul.w	r3, r1, r3
 80042ac:	4413      	add	r3, r2
 80042ae:	335c      	adds	r3, #92	; 0x5c
 80042b0:	2200      	movs	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	212c      	movs	r1, #44	; 0x2c
 80042ba:	fb01 f303 	mul.w	r3, r1, r3
 80042be:	4413      	add	r3, r2
 80042c0:	3360      	adds	r3, #96	; 0x60
 80042c2:	2204      	movs	r2, #4
 80042c4:	701a      	strb	r2, [r3, #0]
 80042c6:	e021      	b.n	800430c <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80042c8:	687a      	ldr	r2, [r7, #4]
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	212c      	movs	r1, #44	; 0x2c
 80042ce:	fb01 f303 	mul.w	r3, r1, r3
 80042d2:	4413      	add	r3, r2
 80042d4:	3360      	adds	r3, #96	; 0x60
 80042d6:	2202      	movs	r2, #2
 80042d8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	015a      	lsls	r2, r3, #5
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	4413      	add	r3, r2
 80042e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80042f0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80042f8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	015a      	lsls	r2, r3, #5
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	4413      	add	r3, r2
 8004302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004306:	461a      	mov	r2, r3
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	015a      	lsls	r2, r3, #5
 8004310:	69bb      	ldr	r3, [r7, #24]
 8004312:	4413      	add	r3, r2
 8004314:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004318:	461a      	mov	r2, r3
 800431a:	2302      	movs	r3, #2
 800431c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	b2d9      	uxtb	r1, r3
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	202c      	movs	r0, #44	; 0x2c
 8004328:	fb00 f303 	mul.w	r3, r0, r3
 800432c:	4413      	add	r3, r2
 800432e:	3360      	adds	r3, #96	; 0x60
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	461a      	mov	r2, r3
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f005 fdd3 	bl	8009ee0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800433a:	bf00      	nop
 800433c:	3720      	adds	r7, #32
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b08a      	sub	sp, #40	; 0x28
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004352:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	f003 030f 	and.w	r3, r3, #15
 8004362:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	0c5b      	lsrs	r3, r3, #17
 8004368:	f003 030f 	and.w	r3, r3, #15
 800436c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	091b      	lsrs	r3, r3, #4
 8004372:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004376:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	2b02      	cmp	r3, #2
 800437c:	d004      	beq.n	8004388 <HCD_RXQLVL_IRQHandler+0x46>
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2b05      	cmp	r3, #5
 8004382:	f000 80a9 	beq.w	80044d8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004386:	e0aa      	b.n	80044de <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	2b00      	cmp	r3, #0
 800438c:	f000 80a6 	beq.w	80044dc <HCD_RXQLVL_IRQHandler+0x19a>
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	212c      	movs	r1, #44	; 0x2c
 8004396:	fb01 f303 	mul.w	r3, r1, r3
 800439a:	4413      	add	r3, r2
 800439c:	3344      	adds	r3, #68	; 0x44
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 809b 	beq.w	80044dc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	212c      	movs	r1, #44	; 0x2c
 80043ac:	fb01 f303 	mul.w	r3, r1, r3
 80043b0:	4413      	add	r3, r2
 80043b2:	3350      	adds	r3, #80	; 0x50
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	441a      	add	r2, r3
 80043ba:	6879      	ldr	r1, [r7, #4]
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	202c      	movs	r0, #44	; 0x2c
 80043c0:	fb00 f303 	mul.w	r3, r0, r3
 80043c4:	440b      	add	r3, r1
 80043c6:	334c      	adds	r3, #76	; 0x4c
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d87a      	bhi.n	80044c4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6818      	ldr	r0, [r3, #0]
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	212c      	movs	r1, #44	; 0x2c
 80043d8:	fb01 f303 	mul.w	r3, r1, r3
 80043dc:	4413      	add	r3, r2
 80043de:	3344      	adds	r3, #68	; 0x44
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	b292      	uxth	r2, r2
 80043e6:	4619      	mov	r1, r3
 80043e8:	f002 fcfa 	bl	8006de0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	212c      	movs	r1, #44	; 0x2c
 80043f2:	fb01 f303 	mul.w	r3, r1, r3
 80043f6:	4413      	add	r3, r2
 80043f8:	3344      	adds	r3, #68	; 0x44
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	441a      	add	r2, r3
 8004400:	6879      	ldr	r1, [r7, #4]
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	202c      	movs	r0, #44	; 0x2c
 8004406:	fb00 f303 	mul.w	r3, r0, r3
 800440a:	440b      	add	r3, r1
 800440c:	3344      	adds	r3, #68	; 0x44
 800440e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	212c      	movs	r1, #44	; 0x2c
 8004416:	fb01 f303 	mul.w	r3, r1, r3
 800441a:	4413      	add	r3, r2
 800441c:	3350      	adds	r3, #80	; 0x50
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	441a      	add	r2, r3
 8004424:	6879      	ldr	r1, [r7, #4]
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	202c      	movs	r0, #44	; 0x2c
 800442a:	fb00 f303 	mul.w	r3, r0, r3
 800442e:	440b      	add	r3, r1
 8004430:	3350      	adds	r3, #80	; 0x50
 8004432:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	015a      	lsls	r2, r3, #5
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	4413      	add	r3, r2
 800443c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	0cdb      	lsrs	r3, r3, #19
 8004444:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004448:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	212c      	movs	r1, #44	; 0x2c
 8004450:	fb01 f303 	mul.w	r3, r1, r3
 8004454:	4413      	add	r3, r2
 8004456:	3340      	adds	r3, #64	; 0x40
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	461a      	mov	r2, r3
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	4293      	cmp	r3, r2
 8004460:	d13c      	bne.n	80044dc <HCD_RXQLVL_IRQHandler+0x19a>
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d039      	beq.n	80044dc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	015a      	lsls	r2, r3, #5
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	4413      	add	r3, r2
 8004470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800447e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004486:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	015a      	lsls	r2, r3, #5
 800448c:	6a3b      	ldr	r3, [r7, #32]
 800448e:	4413      	add	r3, r2
 8004490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004494:	461a      	mov	r2, r3
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	212c      	movs	r1, #44	; 0x2c
 80044a0:	fb01 f303 	mul.w	r3, r1, r3
 80044a4:	4413      	add	r3, r2
 80044a6:	3354      	adds	r3, #84	; 0x54
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	f083 0301 	eor.w	r3, r3, #1
 80044ae:	b2d8      	uxtb	r0, r3
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	212c      	movs	r1, #44	; 0x2c
 80044b6:	fb01 f303 	mul.w	r3, r1, r3
 80044ba:	4413      	add	r3, r2
 80044bc:	3354      	adds	r3, #84	; 0x54
 80044be:	4602      	mov	r2, r0
 80044c0:	701a      	strb	r2, [r3, #0]
      break;
 80044c2:	e00b      	b.n	80044dc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	212c      	movs	r1, #44	; 0x2c
 80044ca:	fb01 f303 	mul.w	r3, r1, r3
 80044ce:	4413      	add	r3, r2
 80044d0:	3360      	adds	r3, #96	; 0x60
 80044d2:	2204      	movs	r2, #4
 80044d4:	701a      	strb	r2, [r3, #0]
      break;
 80044d6:	e001      	b.n	80044dc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80044d8:	bf00      	nop
 80044da:	e000      	b.n	80044de <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80044dc:	bf00      	nop
  }
}
 80044de:	bf00      	nop
 80044e0:	3728      	adds	r7, #40	; 0x28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b086      	sub	sp, #24
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004512:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b02      	cmp	r3, #2
 800451c:	d10b      	bne.n	8004536 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b01      	cmp	r3, #1
 8004526:	d102      	bne.n	800452e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f005 fcbd 	bl	8009ea8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	f043 0302 	orr.w	r3, r3, #2
 8004534:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b08      	cmp	r3, #8
 800453e:	d132      	bne.n	80045a6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f043 0308 	orr.w	r3, r3, #8
 8004546:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f003 0304 	and.w	r3, r3, #4
 800454e:	2b04      	cmp	r3, #4
 8004550:	d126      	bne.n	80045a0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	2b02      	cmp	r3, #2
 8004558:	d113      	bne.n	8004582 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004560:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004564:	d106      	bne.n	8004574 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2102      	movs	r1, #2
 800456c:	4618      	mov	r0, r3
 800456e:	f002 fda5 	bl	80070bc <USB_InitFSLSPClkSel>
 8004572:	e011      	b.n	8004598 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2101      	movs	r1, #1
 800457a:	4618      	mov	r0, r3
 800457c:	f002 fd9e 	bl	80070bc <USB_InitFSLSPClkSel>
 8004580:	e00a      	b.n	8004598 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d106      	bne.n	8004598 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004590:	461a      	mov	r2, r3
 8004592:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004596:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f005 fcaf 	bl	8009efc <HAL_HCD_PortEnabled_Callback>
 800459e:	e002      	b.n	80045a6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f005 fcb9 	bl	8009f18 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f003 0320 	and.w	r3, r3, #32
 80045ac:	2b20      	cmp	r3, #32
 80045ae:	d103      	bne.n	80045b8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f043 0320 	orr.w	r3, r3, #32
 80045b6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80045be:	461a      	mov	r2, r3
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	6013      	str	r3, [r2, #0]
}
 80045c4:	bf00      	nop
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e12b      	b.n	8004836 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d106      	bne.n	80045f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7fc fe22 	bl	800123c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2224      	movs	r2, #36	; 0x24
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0201 	bic.w	r2, r2, #1
 800460e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800461e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800462e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004630:	f001 fe2a 	bl	8006288 <HAL_RCC_GetPCLK1Freq>
 8004634:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	4a81      	ldr	r2, [pc, #516]	; (8004840 <HAL_I2C_Init+0x274>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d807      	bhi.n	8004650 <HAL_I2C_Init+0x84>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4a80      	ldr	r2, [pc, #512]	; (8004844 <HAL_I2C_Init+0x278>)
 8004644:	4293      	cmp	r3, r2
 8004646:	bf94      	ite	ls
 8004648:	2301      	movls	r3, #1
 800464a:	2300      	movhi	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	e006      	b.n	800465e <HAL_I2C_Init+0x92>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4a7d      	ldr	r2, [pc, #500]	; (8004848 <HAL_I2C_Init+0x27c>)
 8004654:	4293      	cmp	r3, r2
 8004656:	bf94      	ite	ls
 8004658:	2301      	movls	r3, #1
 800465a:	2300      	movhi	r3, #0
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d001      	beq.n	8004666 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e0e7      	b.n	8004836 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	4a78      	ldr	r2, [pc, #480]	; (800484c <HAL_I2C_Init+0x280>)
 800466a:	fba2 2303 	umull	r2, r3, r2, r3
 800466e:	0c9b      	lsrs	r3, r3, #18
 8004670:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	430a      	orrs	r2, r1
 8004684:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6a1b      	ldr	r3, [r3, #32]
 800468c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	4a6a      	ldr	r2, [pc, #424]	; (8004840 <HAL_I2C_Init+0x274>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d802      	bhi.n	80046a0 <HAL_I2C_Init+0xd4>
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	3301      	adds	r3, #1
 800469e:	e009      	b.n	80046b4 <HAL_I2C_Init+0xe8>
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80046a6:	fb02 f303 	mul.w	r3, r2, r3
 80046aa:	4a69      	ldr	r2, [pc, #420]	; (8004850 <HAL_I2C_Init+0x284>)
 80046ac:	fba2 2303 	umull	r2, r3, r2, r3
 80046b0:	099b      	lsrs	r3, r3, #6
 80046b2:	3301      	adds	r3, #1
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	6812      	ldr	r2, [r2, #0]
 80046b8:	430b      	orrs	r3, r1
 80046ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80046c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	495c      	ldr	r1, [pc, #368]	; (8004840 <HAL_I2C_Init+0x274>)
 80046d0:	428b      	cmp	r3, r1
 80046d2:	d819      	bhi.n	8004708 <HAL_I2C_Init+0x13c>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	1e59      	subs	r1, r3, #1
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	fbb1 f3f3 	udiv	r3, r1, r3
 80046e2:	1c59      	adds	r1, r3, #1
 80046e4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80046e8:	400b      	ands	r3, r1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00a      	beq.n	8004704 <HAL_I2C_Init+0x138>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	1e59      	subs	r1, r3, #1
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	005b      	lsls	r3, r3, #1
 80046f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80046fc:	3301      	adds	r3, #1
 80046fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004702:	e051      	b.n	80047a8 <HAL_I2C_Init+0x1dc>
 8004704:	2304      	movs	r3, #4
 8004706:	e04f      	b.n	80047a8 <HAL_I2C_Init+0x1dc>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d111      	bne.n	8004734 <HAL_I2C_Init+0x168>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1e58      	subs	r0, r3, #1
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6859      	ldr	r1, [r3, #4]
 8004718:	460b      	mov	r3, r1
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	440b      	add	r3, r1
 800471e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004722:	3301      	adds	r3, #1
 8004724:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004728:	2b00      	cmp	r3, #0
 800472a:	bf0c      	ite	eq
 800472c:	2301      	moveq	r3, #1
 800472e:	2300      	movne	r3, #0
 8004730:	b2db      	uxtb	r3, r3
 8004732:	e012      	b.n	800475a <HAL_I2C_Init+0x18e>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	1e58      	subs	r0, r3, #1
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6859      	ldr	r1, [r3, #4]
 800473c:	460b      	mov	r3, r1
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	440b      	add	r3, r1
 8004742:	0099      	lsls	r1, r3, #2
 8004744:	440b      	add	r3, r1
 8004746:	fbb0 f3f3 	udiv	r3, r0, r3
 800474a:	3301      	adds	r3, #1
 800474c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004750:	2b00      	cmp	r3, #0
 8004752:	bf0c      	ite	eq
 8004754:	2301      	moveq	r3, #1
 8004756:	2300      	movne	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <HAL_I2C_Init+0x196>
 800475e:	2301      	movs	r3, #1
 8004760:	e022      	b.n	80047a8 <HAL_I2C_Init+0x1dc>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d10e      	bne.n	8004788 <HAL_I2C_Init+0x1bc>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	1e58      	subs	r0, r3, #1
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6859      	ldr	r1, [r3, #4]
 8004772:	460b      	mov	r3, r1
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	440b      	add	r3, r1
 8004778:	fbb0 f3f3 	udiv	r3, r0, r3
 800477c:	3301      	adds	r3, #1
 800477e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004782:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004786:	e00f      	b.n	80047a8 <HAL_I2C_Init+0x1dc>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	1e58      	subs	r0, r3, #1
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6859      	ldr	r1, [r3, #4]
 8004790:	460b      	mov	r3, r1
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	0099      	lsls	r1, r3, #2
 8004798:	440b      	add	r3, r1
 800479a:	fbb0 f3f3 	udiv	r3, r0, r3
 800479e:	3301      	adds	r3, #1
 80047a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	6809      	ldr	r1, [r1, #0]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	69da      	ldr	r2, [r3, #28]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	430a      	orrs	r2, r1
 80047ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80047d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6911      	ldr	r1, [r2, #16]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	68d2      	ldr	r2, [r2, #12]
 80047e2:	4311      	orrs	r1, r2
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6812      	ldr	r2, [r2, #0]
 80047e8:	430b      	orrs	r3, r1
 80047ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	695a      	ldr	r2, [r3, #20]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f042 0201 	orr.w	r2, r2, #1
 8004816:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3710      	adds	r7, #16
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	000186a0 	.word	0x000186a0
 8004844:	001e847f 	.word	0x001e847f
 8004848:	003d08ff 	.word	0x003d08ff
 800484c:	431bde83 	.word	0x431bde83
 8004850:	10624dd3 	.word	0x10624dd3

08004854 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b088      	sub	sp, #32
 8004858:	af02      	add	r7, sp, #8
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	4608      	mov	r0, r1
 800485e:	4611      	mov	r1, r2
 8004860:	461a      	mov	r2, r3
 8004862:	4603      	mov	r3, r0
 8004864:	817b      	strh	r3, [r7, #10]
 8004866:	460b      	mov	r3, r1
 8004868:	813b      	strh	r3, [r7, #8]
 800486a:	4613      	mov	r3, r2
 800486c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800486e:	f7fd fc53 	bl	8002118 <HAL_GetTick>
 8004872:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b20      	cmp	r3, #32
 800487e:	f040 80d9 	bne.w	8004a34 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	9300      	str	r3, [sp, #0]
 8004886:	2319      	movs	r3, #25
 8004888:	2201      	movs	r2, #1
 800488a:	496d      	ldr	r1, [pc, #436]	; (8004a40 <HAL_I2C_Mem_Write+0x1ec>)
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 f971 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004898:	2302      	movs	r3, #2
 800489a:	e0cc      	b.n	8004a36 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <HAL_I2C_Mem_Write+0x56>
 80048a6:	2302      	movs	r3, #2
 80048a8:	e0c5      	b.n	8004a36 <HAL_I2C_Mem_Write+0x1e2>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d007      	beq.n	80048d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0201 	orr.w	r2, r2, #1
 80048ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2221      	movs	r2, #33	; 0x21
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2240      	movs	r2, #64	; 0x40
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6a3a      	ldr	r2, [r7, #32]
 80048fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004900:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004906:	b29a      	uxth	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4a4d      	ldr	r2, [pc, #308]	; (8004a44 <HAL_I2C_Mem_Write+0x1f0>)
 8004910:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004912:	88f8      	ldrh	r0, [r7, #6]
 8004914:	893a      	ldrh	r2, [r7, #8]
 8004916:	8979      	ldrh	r1, [r7, #10]
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	9301      	str	r3, [sp, #4]
 800491c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	4603      	mov	r3, r0
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 f890 	bl	8004a48 <I2C_RequestMemoryWrite>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d052      	beq.n	80049d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e081      	b.n	8004a36 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 f9f2 	bl	8004d20 <I2C_WaitOnTXEFlagUntilTimeout>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d00d      	beq.n	800495e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	2b04      	cmp	r3, #4
 8004948:	d107      	bne.n	800495a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004958:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e06b      	b.n	8004a36 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004962:	781a      	ldrb	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496e:	1c5a      	adds	r2, r3, #1
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004978:	3b01      	subs	r3, #1
 800497a:	b29a      	uxth	r2, r3
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004984:	b29b      	uxth	r3, r3
 8004986:	3b01      	subs	r3, #1
 8004988:	b29a      	uxth	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	695b      	ldr	r3, [r3, #20]
 8004994:	f003 0304 	and.w	r3, r3, #4
 8004998:	2b04      	cmp	r3, #4
 800499a:	d11b      	bne.n	80049d4 <HAL_I2C_Mem_Write+0x180>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d017      	beq.n	80049d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	781a      	ldrb	r2, [r3, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b4:	1c5a      	adds	r2, r3, #1
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1aa      	bne.n	8004932 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 f9de 	bl	8004da2 <I2C_WaitOnBTFFlagUntilTimeout>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00d      	beq.n	8004a08 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f0:	2b04      	cmp	r3, #4
 80049f2:	d107      	bne.n	8004a04 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a02:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e016      	b.n	8004a36 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2220      	movs	r2, #32
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004a30:	2300      	movs	r3, #0
 8004a32:	e000      	b.n	8004a36 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004a34:	2302      	movs	r3, #2
  }
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3718      	adds	r7, #24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
 8004a3e:	bf00      	nop
 8004a40:	00100002 	.word	0x00100002
 8004a44:	ffff0000 	.word	0xffff0000

08004a48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b088      	sub	sp, #32
 8004a4c:	af02      	add	r7, sp, #8
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	4608      	mov	r0, r1
 8004a52:	4611      	mov	r1, r2
 8004a54:	461a      	mov	r2, r3
 8004a56:	4603      	mov	r3, r0
 8004a58:	817b      	strh	r3, [r7, #10]
 8004a5a:	460b      	mov	r3, r1
 8004a5c:	813b      	strh	r3, [r7, #8]
 8004a5e:	4613      	mov	r3, r2
 8004a60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a74:	9300      	str	r3, [sp, #0]
 8004a76:	6a3b      	ldr	r3, [r7, #32]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f878 	bl	8004b74 <I2C_WaitOnFlagUntilTimeout>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00d      	beq.n	8004aa6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a98:	d103      	bne.n	8004aa2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004aa0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e05f      	b.n	8004b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004aa6:	897b      	ldrh	r3, [r7, #10]
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	461a      	mov	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ab4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab8:	6a3a      	ldr	r2, [r7, #32]
 8004aba:	492d      	ldr	r1, [pc, #180]	; (8004b70 <I2C_RequestMemoryWrite+0x128>)
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 f8b0 	bl	8004c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e04c      	b.n	8004b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004acc:	2300      	movs	r3, #0
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	617b      	str	r3, [r7, #20]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	617b      	str	r3, [r7, #20]
 8004ae0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ae4:	6a39      	ldr	r1, [r7, #32]
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 f91a 	bl	8004d20 <I2C_WaitOnTXEFlagUntilTimeout>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00d      	beq.n	8004b0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d107      	bne.n	8004b0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e02b      	b.n	8004b66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b0e:	88fb      	ldrh	r3, [r7, #6]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d105      	bne.n	8004b20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b14:	893b      	ldrh	r3, [r7, #8]
 8004b16:	b2da      	uxtb	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	611a      	str	r2, [r3, #16]
 8004b1e:	e021      	b.n	8004b64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b20:	893b      	ldrh	r3, [r7, #8]
 8004b22:	0a1b      	lsrs	r3, r3, #8
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b30:	6a39      	ldr	r1, [r7, #32]
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f000 f8f4 	bl	8004d20 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00d      	beq.n	8004b5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	d107      	bne.n	8004b56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e005      	b.n	8004b66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b5a:	893b      	ldrh	r3, [r7, #8]
 8004b5c:	b2da      	uxtb	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004b64:	2300      	movs	r3, #0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3718      	adds	r7, #24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	00010002 	.word	0x00010002

08004b74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	603b      	str	r3, [r7, #0]
 8004b80:	4613      	mov	r3, r2
 8004b82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b84:	e025      	b.n	8004bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b8c:	d021      	beq.n	8004bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b8e:	f7fd fac3 	bl	8002118 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	69bb      	ldr	r3, [r7, #24]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	d302      	bcc.n	8004ba4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d116      	bne.n	8004bd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2220      	movs	r2, #32
 8004bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	f043 0220 	orr.w	r2, r3, #32
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e023      	b.n	8004c1a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	0c1b      	lsrs	r3, r3, #16
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d10d      	bne.n	8004bf8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	43da      	mvns	r2, r3
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	4013      	ands	r3, r2
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	bf0c      	ite	eq
 8004bee:	2301      	moveq	r3, #1
 8004bf0:	2300      	movne	r3, #0
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	e00c      	b.n	8004c12 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	43da      	mvns	r2, r3
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	4013      	ands	r3, r2
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	bf0c      	ite	eq
 8004c0a:	2301      	moveq	r3, #1
 8004c0c:	2300      	movne	r3, #0
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	461a      	mov	r2, r3
 8004c12:	79fb      	ldrb	r3, [r7, #7]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d0b6      	beq.n	8004b86 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b084      	sub	sp, #16
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	60f8      	str	r0, [r7, #12]
 8004c2a:	60b9      	str	r1, [r7, #8]
 8004c2c:	607a      	str	r2, [r7, #4]
 8004c2e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c30:	e051      	b.n	8004cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	695b      	ldr	r3, [r3, #20]
 8004c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c40:	d123      	bne.n	8004c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c50:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c5a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2220      	movs	r2, #32
 8004c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c76:	f043 0204 	orr.w	r2, r3, #4
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e046      	b.n	8004d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c90:	d021      	beq.n	8004cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c92:	f7fd fa41 	bl	8002118 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d302      	bcc.n	8004ca8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d116      	bne.n	8004cd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	f043 0220 	orr.w	r2, r3, #32
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e020      	b.n	8004d18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	0c1b      	lsrs	r3, r3, #16
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d10c      	bne.n	8004cfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	43da      	mvns	r2, r3
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	4013      	ands	r3, r2
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	bf14      	ite	ne
 8004cf2:	2301      	movne	r3, #1
 8004cf4:	2300      	moveq	r3, #0
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	e00b      	b.n	8004d12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	43da      	mvns	r2, r3
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	4013      	ands	r3, r2
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	bf14      	ite	ne
 8004d0c:	2301      	movne	r3, #1
 8004d0e:	2300      	moveq	r3, #0
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d18d      	bne.n	8004c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d2c:	e02d      	b.n	8004d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 f878 	bl	8004e24 <I2C_IsAcknowledgeFailed>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d001      	beq.n	8004d3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e02d      	b.n	8004d9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d44:	d021      	beq.n	8004d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d46:	f7fd f9e7 	bl	8002118 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d302      	bcc.n	8004d5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d116      	bne.n	8004d8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	f043 0220 	orr.w	r2, r3, #32
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e007      	b.n	8004d9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d94:	2b80      	cmp	r3, #128	; 0x80
 8004d96:	d1ca      	bne.n	8004d2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004da2:	b580      	push	{r7, lr}
 8004da4:	b084      	sub	sp, #16
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	60f8      	str	r0, [r7, #12]
 8004daa:	60b9      	str	r1, [r7, #8]
 8004dac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004dae:	e02d      	b.n	8004e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f000 f837 	bl	8004e24 <I2C_IsAcknowledgeFailed>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d001      	beq.n	8004dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e02d      	b.n	8004e1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dc6:	d021      	beq.n	8004e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dc8:	f7fd f9a6 	bl	8002118 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d302      	bcc.n	8004dde <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d116      	bne.n	8004e0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2220      	movs	r2, #32
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df8:	f043 0220 	orr.w	r2, r3, #32
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e007      	b.n	8004e1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	f003 0304 	and.w	r3, r3, #4
 8004e16:	2b04      	cmp	r3, #4
 8004e18:	d1ca      	bne.n	8004db0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3710      	adds	r7, #16
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e3a:	d11b      	bne.n	8004e74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e60:	f043 0204 	orr.w	r2, r3, #4
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e000      	b.n	8004e76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
	...

08004e84 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b088      	sub	sp, #32
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e128      	b.n	80050e8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d109      	bne.n	8004eb6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a90      	ldr	r2, [pc, #576]	; (80050f0 <HAL_I2S_Init+0x26c>)
 8004eae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f7fc fa39 	bl	8001328 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2202      	movs	r2, #2
 8004eba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	69db      	ldr	r3, [r3, #28]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	6812      	ldr	r2, [r2, #0]
 8004ec8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004ecc:	f023 030f 	bic.w	r3, r3, #15
 8004ed0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d060      	beq.n	8004fa4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d102      	bne.n	8004ef0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004eea:	2310      	movs	r3, #16
 8004eec:	617b      	str	r3, [r7, #20]
 8004eee:	e001      	b.n	8004ef4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004ef0:	2320      	movs	r3, #32
 8004ef2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	2b20      	cmp	r3, #32
 8004efa:	d802      	bhi.n	8004f02 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004f02:	2001      	movs	r0, #1
 8004f04:	f001 fad8 	bl	80064b8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004f08:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f12:	d125      	bne.n	8004f60 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d010      	beq.n	8004f3e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f26:	4613      	mov	r3, r2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	4413      	add	r3, r2
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	461a      	mov	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	695b      	ldr	r3, [r3, #20]
 8004f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f38:	3305      	adds	r3, #5
 8004f3a:	613b      	str	r3, [r7, #16]
 8004f3c:	e01f      	b.n	8004f7e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	00db      	lsls	r3, r3, #3
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f48:	4613      	mov	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4413      	add	r3, r2
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	461a      	mov	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f5a:	3305      	adds	r3, #5
 8004f5c:	613b      	str	r3, [r7, #16]
 8004f5e:	e00e      	b.n	8004f7e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004f60:	68fa      	ldr	r2, [r7, #12]
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f68:	4613      	mov	r3, r2
 8004f6a:	009b      	lsls	r3, r3, #2
 8004f6c:	4413      	add	r3, r2
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	461a      	mov	r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f7a:	3305      	adds	r3, #5
 8004f7c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	4a5c      	ldr	r2, [pc, #368]	; (80050f4 <HAL_I2S_Init+0x270>)
 8004f82:	fba2 2303 	umull	r2, r3, r2, r3
 8004f86:	08db      	lsrs	r3, r3, #3
 8004f88:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f003 0301 	and.w	r3, r3, #1
 8004f90:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	085b      	lsrs	r3, r3, #1
 8004f9a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	021b      	lsls	r3, r3, #8
 8004fa0:	61bb      	str	r3, [r7, #24]
 8004fa2:	e003      	b.n	8004fac <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004fa4:	2302      	movs	r3, #2
 8004fa6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d902      	bls.n	8004fb8 <HAL_I2S_Init+0x134>
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	2bff      	cmp	r3, #255	; 0xff
 8004fb6:	d907      	bls.n	8004fc8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fbc:	f043 0210 	orr.w	r2, r3, #16
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e08f      	b.n	80050e8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691a      	ldr	r2, [r3, #16]
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	ea42 0103 	orr.w	r1, r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	69fa      	ldr	r2, [r7, #28]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004fe6:	f023 030f 	bic.w	r3, r3, #15
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	6851      	ldr	r1, [r2, #4]
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6892      	ldr	r2, [r2, #8]
 8004ff2:	4311      	orrs	r1, r2
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	68d2      	ldr	r2, [r2, #12]
 8004ff8:	4311      	orrs	r1, r2
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	6992      	ldr	r2, [r2, #24]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	431a      	orrs	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800500a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d161      	bne.n	80050d8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a38      	ldr	r2, [pc, #224]	; (80050f8 <HAL_I2S_Init+0x274>)
 8005018:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a37      	ldr	r2, [pc, #220]	; (80050fc <HAL_I2S_Init+0x278>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d101      	bne.n	8005028 <HAL_I2S_Init+0x1a4>
 8005024:	4b36      	ldr	r3, [pc, #216]	; (8005100 <HAL_I2S_Init+0x27c>)
 8005026:	e001      	b.n	800502c <HAL_I2S_Init+0x1a8>
 8005028:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800502c:	69db      	ldr	r3, [r3, #28]
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	6812      	ldr	r2, [r2, #0]
 8005032:	4932      	ldr	r1, [pc, #200]	; (80050fc <HAL_I2S_Init+0x278>)
 8005034:	428a      	cmp	r2, r1
 8005036:	d101      	bne.n	800503c <HAL_I2S_Init+0x1b8>
 8005038:	4a31      	ldr	r2, [pc, #196]	; (8005100 <HAL_I2S_Init+0x27c>)
 800503a:	e001      	b.n	8005040 <HAL_I2S_Init+0x1bc>
 800503c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005040:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005044:	f023 030f 	bic.w	r3, r3, #15
 8005048:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a2b      	ldr	r2, [pc, #172]	; (80050fc <HAL_I2S_Init+0x278>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d101      	bne.n	8005058 <HAL_I2S_Init+0x1d4>
 8005054:	4b2a      	ldr	r3, [pc, #168]	; (8005100 <HAL_I2S_Init+0x27c>)
 8005056:	e001      	b.n	800505c <HAL_I2S_Init+0x1d8>
 8005058:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800505c:	2202      	movs	r2, #2
 800505e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a25      	ldr	r2, [pc, #148]	; (80050fc <HAL_I2S_Init+0x278>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d101      	bne.n	800506e <HAL_I2S_Init+0x1ea>
 800506a:	4b25      	ldr	r3, [pc, #148]	; (8005100 <HAL_I2S_Init+0x27c>)
 800506c:	e001      	b.n	8005072 <HAL_I2S_Init+0x1ee>
 800506e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005072:	69db      	ldr	r3, [r3, #28]
 8005074:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800507e:	d003      	beq.n	8005088 <HAL_I2S_Init+0x204>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d103      	bne.n	8005090 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005088:	f44f 7380 	mov.w	r3, #256	; 0x100
 800508c:	613b      	str	r3, [r7, #16]
 800508e:	e001      	b.n	8005094 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005090:	2300      	movs	r3, #0
 8005092:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800509e:	4313      	orrs	r3, r2
 80050a0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80050a8:	4313      	orrs	r3, r2
 80050aa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80050b2:	4313      	orrs	r3, r2
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	897b      	ldrh	r3, [r7, #10]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050c0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a0d      	ldr	r2, [pc, #52]	; (80050fc <HAL_I2S_Init+0x278>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d101      	bne.n	80050d0 <HAL_I2S_Init+0x24c>
 80050cc:	4b0c      	ldr	r3, [pc, #48]	; (8005100 <HAL_I2S_Init+0x27c>)
 80050ce:	e001      	b.n	80050d4 <HAL_I2S_Init+0x250>
 80050d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80050d4:	897a      	ldrh	r2, [r7, #10]
 80050d6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3720      	adds	r7, #32
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	080053e1 	.word	0x080053e1
 80050f4:	cccccccd 	.word	0xcccccccd
 80050f8:	080054f5 	.word	0x080054f5
 80050fc:	40003800 	.word	0x40003800
 8005100:	40003400 	.word	0x40003400

08005104 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	4613      	mov	r3, r2
 8005110:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d002      	beq.n	800511e <HAL_I2S_Transmit_DMA+0x1a>
 8005118:	88fb      	ldrh	r3, [r7, #6]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d101      	bne.n	8005122 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e08e      	b.n	8005240 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b01      	cmp	r3, #1
 800512c:	d101      	bne.n	8005132 <HAL_I2S_Transmit_DMA+0x2e>
 800512e:	2302      	movs	r3, #2
 8005130:	e086      	b.n	8005240 <HAL_I2S_Transmit_DMA+0x13c>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b01      	cmp	r3, #1
 8005144:	d005      	beq.n	8005152 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800514e:	2302      	movs	r3, #2
 8005150:	e076      	b.n	8005240 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2203      	movs	r2, #3
 8005156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	f003 0307 	and.w	r3, r3, #7
 8005170:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	2b03      	cmp	r3, #3
 8005176:	d002      	beq.n	800517e <HAL_I2S_Transmit_DMA+0x7a>
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	2b05      	cmp	r3, #5
 800517c:	d10a      	bne.n	8005194 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 800517e:	88fb      	ldrh	r3, [r7, #6]
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005188:	88fb      	ldrh	r3, [r7, #6]
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005192:	e005      	b.n	80051a0 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	88fa      	ldrh	r2, [r7, #6]
 8005198:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	88fa      	ldrh	r2, [r7, #6]
 800519e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a4:	4a28      	ldr	r2, [pc, #160]	; (8005248 <HAL_I2S_Transmit_DMA+0x144>)
 80051a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ac:	4a27      	ldr	r2, [pc, #156]	; (800524c <HAL_I2S_Transmit_DMA+0x148>)
 80051ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b4:	4a26      	ldr	r2, [pc, #152]	; (8005250 <HAL_I2S_Transmit_DMA+0x14c>)
 80051b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80051c0:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80051c8:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80051d0:	f7fd f992 	bl	80024f8 <HAL_DMA_Start_IT>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00f      	beq.n	80051fa <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051de:	f043 0208 	orr.w	r2, r3, #8
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e022      	b.n	8005240 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69db      	ldr	r3, [r3, #28]
 8005200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005204:	2b00      	cmp	r3, #0
 8005206:	d107      	bne.n	8005218 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	69da      	ldr	r2, [r3, #28]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005216:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b00      	cmp	r3, #0
 8005224:	d107      	bne.n	8005236 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f042 0202 	orr.w	r2, r2, #2
 8005234:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	3718      	adds	r7, #24
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	080052bf 	.word	0x080052bf
 800524c:	0800527d 	.word	0x0800527d
 8005250:	080052db 	.word	0x080052db

08005254 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005288:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10e      	bne.n	80052b0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	685a      	ldr	r2, [r3, #4]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 0202 	bic.w	r2, r2, #2
 80052a0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f7fc fb41 	bl	8001938 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80052b6:	bf00      	nop
 80052b8:	3710      	adds	r7, #16
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b084      	sub	sp, #16
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ca:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f7fc fb27 	bl	8001920 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80052d2:	bf00      	nop
 80052d4:	3710      	adds	r7, #16
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}

080052da <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80052da:	b580      	push	{r7, lr}
 80052dc:	b084      	sub	sp, #16
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685a      	ldr	r2, [r3, #4]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f022 0203 	bic.w	r2, r2, #3
 80052f6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005310:	f043 0208 	orr.w	r2, r3, #8
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f7ff ffa5 	bl	8005268 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800531e:	bf00      	nop
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}

08005326 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005326:	b580      	push	{r7, lr}
 8005328:	b082      	sub	sp, #8
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005332:	881a      	ldrh	r2, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800533e:	1c9a      	adds	r2, r3, #2
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005348:	b29b      	uxth	r3, r3
 800534a:	3b01      	subs	r3, #1
 800534c:	b29a      	uxth	r2, r3
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005356:	b29b      	uxth	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10e      	bne.n	800537a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685a      	ldr	r2, [r3, #4]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800536a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f7fc fadf 	bl	8001938 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800537a:	bf00      	nop
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b082      	sub	sp, #8
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68da      	ldr	r2, [r3, #12]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005394:	b292      	uxth	r2, r2
 8005396:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800539c:	1c9a      	adds	r2, r3, #2
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	3b01      	subs	r3, #1
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d10e      	bne.n	80053d8 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	685a      	ldr	r2, [r3, #4]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80053c8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7ff ff3e 	bl	8005254 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80053d8:	bf00      	nop
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	2b04      	cmp	r3, #4
 80053fa:	d13a      	bne.n	8005472 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b01      	cmp	r3, #1
 8005404:	d109      	bne.n	800541a <I2S_IRQHandler+0x3a>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005410:	2b40      	cmp	r3, #64	; 0x40
 8005412:	d102      	bne.n	800541a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f7ff ffb4 	bl	8005382 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005420:	2b40      	cmp	r3, #64	; 0x40
 8005422:	d126      	bne.n	8005472 <I2S_IRQHandler+0x92>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	f003 0320 	and.w	r3, r3, #32
 800542e:	2b20      	cmp	r3, #32
 8005430:	d11f      	bne.n	8005472 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	685a      	ldr	r2, [r3, #4]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005440:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005442:	2300      	movs	r3, #0
 8005444:	613b      	str	r3, [r7, #16]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	613b      	str	r3, [r7, #16]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	613b      	str	r3, [r7, #16]
 8005456:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2201      	movs	r2, #1
 800545c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005464:	f043 0202 	orr.w	r2, r3, #2
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f7ff fefb 	bl	8005268 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b03      	cmp	r3, #3
 800547c:	d136      	bne.n	80054ec <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	2b02      	cmp	r3, #2
 8005486:	d109      	bne.n	800549c <I2S_IRQHandler+0xbc>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005492:	2b80      	cmp	r3, #128	; 0x80
 8005494:	d102      	bne.n	800549c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7ff ff45 	bl	8005326 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f003 0308 	and.w	r3, r3, #8
 80054a2:	2b08      	cmp	r3, #8
 80054a4:	d122      	bne.n	80054ec <I2S_IRQHandler+0x10c>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	f003 0320 	and.w	r3, r3, #32
 80054b0:	2b20      	cmp	r3, #32
 80054b2:	d11b      	bne.n	80054ec <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	685a      	ldr	r2, [r3, #4]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80054c2:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80054c4:	2300      	movs	r3, #0
 80054c6:	60fb      	str	r3, [r7, #12]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	60fb      	str	r3, [r7, #12]
 80054d0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054de:	f043 0204 	orr.w	r2, r3, #4
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f7ff febe 	bl	8005268 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80054ec:	bf00      	nop
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b088      	sub	sp, #32
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a92      	ldr	r2, [pc, #584]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d101      	bne.n	8005512 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800550e:	4b92      	ldr	r3, [pc, #584]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005510:	e001      	b.n	8005516 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005512:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a8b      	ldr	r2, [pc, #556]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d101      	bne.n	8005530 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800552c:	4b8a      	ldr	r3, [pc, #552]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800552e:	e001      	b.n	8005534 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005530:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005540:	d004      	beq.n	800554c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	f040 8099 	bne.w	800567e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b02      	cmp	r3, #2
 8005554:	d107      	bne.n	8005566 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555c:	2b00      	cmp	r3, #0
 800555e:	d002      	beq.n	8005566 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 f925 	bl	80057b0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	f003 0301 	and.w	r3, r3, #1
 800556c:	2b01      	cmp	r3, #1
 800556e:	d107      	bne.n	8005580 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005576:	2b00      	cmp	r3, #0
 8005578:	d002      	beq.n	8005580 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f9c8 	bl	8005910 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005586:	2b40      	cmp	r3, #64	; 0x40
 8005588:	d13a      	bne.n	8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f003 0320 	and.w	r3, r3, #32
 8005590:	2b00      	cmp	r3, #0
 8005592:	d035      	beq.n	8005600 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a6e      	ldr	r2, [pc, #440]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d101      	bne.n	80055a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800559e:	4b6e      	ldr	r3, [pc, #440]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055a0:	e001      	b.n	80055a6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80055a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4969      	ldr	r1, [pc, #420]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80055ae:	428b      	cmp	r3, r1
 80055b0:	d101      	bne.n	80055b6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80055b2:	4b69      	ldr	r3, [pc, #420]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80055b4:	e001      	b.n	80055ba <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80055b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055ba:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80055be:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	685a      	ldr	r2, [r3, #4]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055ce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80055d0:	2300      	movs	r3, #0
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	60fb      	str	r3, [r7, #12]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	60fb      	str	r3, [r7, #12]
 80055e4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f2:	f043 0202 	orr.w	r2, r3, #2
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7ff fe34 	bl	8005268 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	f003 0308 	and.w	r3, r3, #8
 8005606:	2b08      	cmp	r3, #8
 8005608:	f040 80c3 	bne.w	8005792 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	f003 0320 	and.w	r3, r3, #32
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 80bd 	beq.w	8005792 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685a      	ldr	r2, [r3, #4]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005626:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a49      	ldr	r2, [pc, #292]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d101      	bne.n	8005636 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005632:	4b49      	ldr	r3, [pc, #292]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005634:	e001      	b.n	800563a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005636:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4944      	ldr	r1, [pc, #272]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005642:	428b      	cmp	r3, r1
 8005644:	d101      	bne.n	800564a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005646:	4b44      	ldr	r3, [pc, #272]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005648:	e001      	b.n	800564e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800564a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800564e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005652:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005654:	2300      	movs	r3, #0
 8005656:	60bb      	str	r3, [r7, #8]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	60bb      	str	r3, [r7, #8]
 8005660:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566e:	f043 0204 	orr.w	r2, r3, #4
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7ff fdf6 	bl	8005268 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800567c:	e089      	b.n	8005792 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b02      	cmp	r3, #2
 8005686:	d107      	bne.n	8005698 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800568e:	2b00      	cmp	r3, #0
 8005690:	d002      	beq.n	8005698 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f8be 	bl	8005814 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	f003 0301 	and.w	r3, r3, #1
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d107      	bne.n	80056b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d002      	beq.n	80056b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f000 f8fd 	bl	80058ac <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056b8:	2b40      	cmp	r3, #64	; 0x40
 80056ba:	d12f      	bne.n	800571c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d02a      	beq.n	800571c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80056d4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a1e      	ldr	r2, [pc, #120]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d101      	bne.n	80056e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80056e0:	4b1d      	ldr	r3, [pc, #116]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056e2:	e001      	b.n	80056e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80056e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80056e8:	685a      	ldr	r2, [r3, #4]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4919      	ldr	r1, [pc, #100]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80056f0:	428b      	cmp	r3, r1
 80056f2:	d101      	bne.n	80056f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80056f4:	4b18      	ldr	r3, [pc, #96]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80056f6:	e001      	b.n	80056fc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80056f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80056fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005700:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800570e:	f043 0202 	orr.w	r2, r3, #2
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7ff fda6 	bl	8005268 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	f003 0308 	and.w	r3, r3, #8
 8005722:	2b08      	cmp	r3, #8
 8005724:	d136      	bne.n	8005794 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	f003 0320 	and.w	r3, r3, #32
 800572c:	2b00      	cmp	r3, #0
 800572e:	d031      	beq.n	8005794 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a07      	ldr	r2, [pc, #28]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d101      	bne.n	800573e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800573a:	4b07      	ldr	r3, [pc, #28]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800573c:	e001      	b.n	8005742 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800573e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4902      	ldr	r1, [pc, #8]	; (8005754 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800574a:	428b      	cmp	r3, r1
 800574c:	d106      	bne.n	800575c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800574e:	4b02      	ldr	r3, [pc, #8]	; (8005758 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005750:	e006      	b.n	8005760 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005752:	bf00      	nop
 8005754:	40003800 	.word	0x40003800
 8005758:	40003400 	.word	0x40003400
 800575c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005760:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005764:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005774:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2201      	movs	r2, #1
 800577a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005782:	f043 0204 	orr.w	r2, r3, #4
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7ff fd6c 	bl	8005268 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005790:	e000      	b.n	8005794 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005792:	bf00      	nop
}
 8005794:	bf00      	nop
 8005796:	3720      	adds	r7, #32
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80057a4:	bf00      	nop
 80057a6:	370c      	adds	r7, #12
 80057a8:	46bd      	mov	sp, r7
 80057aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ae:	4770      	bx	lr

080057b0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057bc:	1c99      	adds	r1, r3, #2
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	6251      	str	r1, [r2, #36]	; 0x24
 80057c2:	881a      	ldrh	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	3b01      	subs	r3, #1
 80057d2:	b29a      	uxth	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057dc:	b29b      	uxth	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d113      	bne.n	800580a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80057f0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d106      	bne.n	800580a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7ff ffc9 	bl	800579c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800580a:	bf00      	nop
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
	...

08005814 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	1c99      	adds	r1, r3, #2
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	6251      	str	r1, [r2, #36]	; 0x24
 8005826:	8819      	ldrh	r1, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a1d      	ldr	r2, [pc, #116]	; (80058a4 <I2SEx_TxISR_I2SExt+0x90>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d101      	bne.n	8005836 <I2SEx_TxISR_I2SExt+0x22>
 8005832:	4b1d      	ldr	r3, [pc, #116]	; (80058a8 <I2SEx_TxISR_I2SExt+0x94>)
 8005834:	e001      	b.n	800583a <I2SEx_TxISR_I2SExt+0x26>
 8005836:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800583a:	460a      	mov	r2, r1
 800583c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005842:	b29b      	uxth	r3, r3
 8005844:	3b01      	subs	r3, #1
 8005846:	b29a      	uxth	r2, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005850:	b29b      	uxth	r3, r3
 8005852:	2b00      	cmp	r3, #0
 8005854:	d121      	bne.n	800589a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a12      	ldr	r2, [pc, #72]	; (80058a4 <I2SEx_TxISR_I2SExt+0x90>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d101      	bne.n	8005864 <I2SEx_TxISR_I2SExt+0x50>
 8005860:	4b11      	ldr	r3, [pc, #68]	; (80058a8 <I2SEx_TxISR_I2SExt+0x94>)
 8005862:	e001      	b.n	8005868 <I2SEx_TxISR_I2SExt+0x54>
 8005864:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	490d      	ldr	r1, [pc, #52]	; (80058a4 <I2SEx_TxISR_I2SExt+0x90>)
 8005870:	428b      	cmp	r3, r1
 8005872:	d101      	bne.n	8005878 <I2SEx_TxISR_I2SExt+0x64>
 8005874:	4b0c      	ldr	r3, [pc, #48]	; (80058a8 <I2SEx_TxISR_I2SExt+0x94>)
 8005876:	e001      	b.n	800587c <I2SEx_TxISR_I2SExt+0x68>
 8005878:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800587c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005880:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005886:	b29b      	uxth	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	d106      	bne.n	800589a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f7ff ff81 	bl	800579c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800589a:	bf00      	nop
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	40003800 	.word	0x40003800
 80058a8:	40003400 	.word	0x40003400

080058ac <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	68d8      	ldr	r0, [r3, #12]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058be:	1c99      	adds	r1, r3, #2
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80058c4:	b282      	uxth	r2, r0
 80058c6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	3b01      	subs	r3, #1
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058da:	b29b      	uxth	r3, r3
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d113      	bne.n	8005908 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	685a      	ldr	r2, [r3, #4]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80058ee:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d106      	bne.n	8005908 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f7ff ff4a 	bl	800579c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005908:	bf00      	nop
 800590a:	3708      	adds	r7, #8
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a20      	ldr	r2, [pc, #128]	; (80059a0 <I2SEx_RxISR_I2SExt+0x90>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d101      	bne.n	8005926 <I2SEx_RxISR_I2SExt+0x16>
 8005922:	4b20      	ldr	r3, [pc, #128]	; (80059a4 <I2SEx_RxISR_I2SExt+0x94>)
 8005924:	e001      	b.n	800592a <I2SEx_RxISR_I2SExt+0x1a>
 8005926:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800592a:	68d8      	ldr	r0, [r3, #12]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005930:	1c99      	adds	r1, r3, #2
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005936:	b282      	uxth	r2, r0
 8005938:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800593e:	b29b      	uxth	r3, r3
 8005940:	3b01      	subs	r3, #1
 8005942:	b29a      	uxth	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800594c:	b29b      	uxth	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d121      	bne.n	8005996 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a12      	ldr	r2, [pc, #72]	; (80059a0 <I2SEx_RxISR_I2SExt+0x90>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d101      	bne.n	8005960 <I2SEx_RxISR_I2SExt+0x50>
 800595c:	4b11      	ldr	r3, [pc, #68]	; (80059a4 <I2SEx_RxISR_I2SExt+0x94>)
 800595e:	e001      	b.n	8005964 <I2SEx_RxISR_I2SExt+0x54>
 8005960:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	490d      	ldr	r1, [pc, #52]	; (80059a0 <I2SEx_RxISR_I2SExt+0x90>)
 800596c:	428b      	cmp	r3, r1
 800596e:	d101      	bne.n	8005974 <I2SEx_RxISR_I2SExt+0x64>
 8005970:	4b0c      	ldr	r3, [pc, #48]	; (80059a4 <I2SEx_RxISR_I2SExt+0x94>)
 8005972:	e001      	b.n	8005978 <I2SEx_RxISR_I2SExt+0x68>
 8005974:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005978:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800597c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005982:	b29b      	uxth	r3, r3
 8005984:	2b00      	cmp	r3, #0
 8005986:	d106      	bne.n	8005996 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f7ff ff03 	bl	800579c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005996:	bf00      	nop
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	40003800 	.word	0x40003800
 80059a4:	40003400 	.word	0x40003400

080059a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b086      	sub	sp, #24
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d101      	bne.n	80059ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e267      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0301 	and.w	r3, r3, #1
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d075      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059c6:	4b88      	ldr	r3, [pc, #544]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f003 030c 	and.w	r3, r3, #12
 80059ce:	2b04      	cmp	r3, #4
 80059d0:	d00c      	beq.n	80059ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059d2:	4b85      	ldr	r3, [pc, #532]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059da:	2b08      	cmp	r3, #8
 80059dc:	d112      	bne.n	8005a04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059de:	4b82      	ldr	r3, [pc, #520]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059ea:	d10b      	bne.n	8005a04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059ec:	4b7e      	ldr	r3, [pc, #504]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d05b      	beq.n	8005ab0 <HAL_RCC_OscConfig+0x108>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d157      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e242      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a0c:	d106      	bne.n	8005a1c <HAL_RCC_OscConfig+0x74>
 8005a0e:	4b76      	ldr	r3, [pc, #472]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a75      	ldr	r2, [pc, #468]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a18:	6013      	str	r3, [r2, #0]
 8005a1a:	e01d      	b.n	8005a58 <HAL_RCC_OscConfig+0xb0>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a24:	d10c      	bne.n	8005a40 <HAL_RCC_OscConfig+0x98>
 8005a26:	4b70      	ldr	r3, [pc, #448]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a6f      	ldr	r2, [pc, #444]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a30:	6013      	str	r3, [r2, #0]
 8005a32:	4b6d      	ldr	r3, [pc, #436]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a6c      	ldr	r2, [pc, #432]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a3c:	6013      	str	r3, [r2, #0]
 8005a3e:	e00b      	b.n	8005a58 <HAL_RCC_OscConfig+0xb0>
 8005a40:	4b69      	ldr	r3, [pc, #420]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a68      	ldr	r2, [pc, #416]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a4a:	6013      	str	r3, [r2, #0]
 8005a4c:	4b66      	ldr	r3, [pc, #408]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a65      	ldr	r2, [pc, #404]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d013      	beq.n	8005a88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a60:	f7fc fb5a 	bl	8002118 <HAL_GetTick>
 8005a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a66:	e008      	b.n	8005a7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a68:	f7fc fb56 	bl	8002118 <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	2b64      	cmp	r3, #100	; 0x64
 8005a74:	d901      	bls.n	8005a7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a76:	2303      	movs	r3, #3
 8005a78:	e207      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a7a:	4b5b      	ldr	r3, [pc, #364]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d0f0      	beq.n	8005a68 <HAL_RCC_OscConfig+0xc0>
 8005a86:	e014      	b.n	8005ab2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a88:	f7fc fb46 	bl	8002118 <HAL_GetTick>
 8005a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a8e:	e008      	b.n	8005aa2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a90:	f7fc fb42 	bl	8002118 <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	2b64      	cmp	r3, #100	; 0x64
 8005a9c:	d901      	bls.n	8005aa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e1f3      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aa2:	4b51      	ldr	r3, [pc, #324]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1f0      	bne.n	8005a90 <HAL_RCC_OscConfig+0xe8>
 8005aae:	e000      	b.n	8005ab2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d063      	beq.n	8005b86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005abe:	4b4a      	ldr	r3, [pc, #296]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f003 030c 	and.w	r3, r3, #12
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00b      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005aca:	4b47      	ldr	r3, [pc, #284]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ad2:	2b08      	cmp	r3, #8
 8005ad4:	d11c      	bne.n	8005b10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ad6:	4b44      	ldr	r3, [pc, #272]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d116      	bne.n	8005b10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ae2:	4b41      	ldr	r3, [pc, #260]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 0302 	and.w	r3, r3, #2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d005      	beq.n	8005afa <HAL_RCC_OscConfig+0x152>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d001      	beq.n	8005afa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e1c7      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005afa:	4b3b      	ldr	r3, [pc, #236]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	00db      	lsls	r3, r3, #3
 8005b08:	4937      	ldr	r1, [pc, #220]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b0e:	e03a      	b.n	8005b86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d020      	beq.n	8005b5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b18:	4b34      	ldr	r3, [pc, #208]	; (8005bec <HAL_RCC_OscConfig+0x244>)
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b1e:	f7fc fafb 	bl	8002118 <HAL_GetTick>
 8005b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b24:	e008      	b.n	8005b38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b26:	f7fc faf7 	bl	8002118 <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e1a8      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b38:	4b2b      	ldr	r3, [pc, #172]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0302 	and.w	r3, r3, #2
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d0f0      	beq.n	8005b26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b44:	4b28      	ldr	r3, [pc, #160]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	691b      	ldr	r3, [r3, #16]
 8005b50:	00db      	lsls	r3, r3, #3
 8005b52:	4925      	ldr	r1, [pc, #148]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	600b      	str	r3, [r1, #0]
 8005b58:	e015      	b.n	8005b86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b5a:	4b24      	ldr	r3, [pc, #144]	; (8005bec <HAL_RCC_OscConfig+0x244>)
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b60:	f7fc fada 	bl	8002118 <HAL_GetTick>
 8005b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b66:	e008      	b.n	8005b7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b68:	f7fc fad6 	bl	8002118 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e187      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b7a:	4b1b      	ldr	r3, [pc, #108]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1f0      	bne.n	8005b68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0308 	and.w	r3, r3, #8
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d036      	beq.n	8005c00 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d016      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b9a:	4b15      	ldr	r3, [pc, #84]	; (8005bf0 <HAL_RCC_OscConfig+0x248>)
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba0:	f7fc faba 	bl	8002118 <HAL_GetTick>
 8005ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ba6:	e008      	b.n	8005bba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ba8:	f7fc fab6 	bl	8002118 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	1ad3      	subs	r3, r2, r3
 8005bb2:	2b02      	cmp	r3, #2
 8005bb4:	d901      	bls.n	8005bba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	e167      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bba:	4b0b      	ldr	r3, [pc, #44]	; (8005be8 <HAL_RCC_OscConfig+0x240>)
 8005bbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bbe:	f003 0302 	and.w	r3, r3, #2
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d0f0      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x200>
 8005bc6:	e01b      	b.n	8005c00 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bc8:	4b09      	ldr	r3, [pc, #36]	; (8005bf0 <HAL_RCC_OscConfig+0x248>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bce:	f7fc faa3 	bl	8002118 <HAL_GetTick>
 8005bd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bd4:	e00e      	b.n	8005bf4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bd6:	f7fc fa9f 	bl	8002118 <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d907      	bls.n	8005bf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e150      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
 8005be8:	40023800 	.word	0x40023800
 8005bec:	42470000 	.word	0x42470000
 8005bf0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bf4:	4b88      	ldr	r3, [pc, #544]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005bf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d1ea      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	f000 8097 	beq.w	8005d3c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c12:	4b81      	ldr	r3, [pc, #516]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10f      	bne.n	8005c3e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60bb      	str	r3, [r7, #8]
 8005c22:	4b7d      	ldr	r3, [pc, #500]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c26:	4a7c      	ldr	r2, [pc, #496]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8005c2e:	4b7a      	ldr	r3, [pc, #488]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c36:	60bb      	str	r3, [r7, #8]
 8005c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c3e:	4b77      	ldr	r3, [pc, #476]	; (8005e1c <HAL_RCC_OscConfig+0x474>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d118      	bne.n	8005c7c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c4a:	4b74      	ldr	r3, [pc, #464]	; (8005e1c <HAL_RCC_OscConfig+0x474>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a73      	ldr	r2, [pc, #460]	; (8005e1c <HAL_RCC_OscConfig+0x474>)
 8005c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c56:	f7fc fa5f 	bl	8002118 <HAL_GetTick>
 8005c5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c5c:	e008      	b.n	8005c70 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c5e:	f7fc fa5b 	bl	8002118 <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e10c      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c70:	4b6a      	ldr	r3, [pc, #424]	; (8005e1c <HAL_RCC_OscConfig+0x474>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0f0      	beq.n	8005c5e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d106      	bne.n	8005c92 <HAL_RCC_OscConfig+0x2ea>
 8005c84:	4b64      	ldr	r3, [pc, #400]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c88:	4a63      	ldr	r2, [pc, #396]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c8a:	f043 0301 	orr.w	r3, r3, #1
 8005c8e:	6713      	str	r3, [r2, #112]	; 0x70
 8005c90:	e01c      	b.n	8005ccc <HAL_RCC_OscConfig+0x324>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	2b05      	cmp	r3, #5
 8005c98:	d10c      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x30c>
 8005c9a:	4b5f      	ldr	r3, [pc, #380]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c9e:	4a5e      	ldr	r2, [pc, #376]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005ca0:	f043 0304 	orr.w	r3, r3, #4
 8005ca4:	6713      	str	r3, [r2, #112]	; 0x70
 8005ca6:	4b5c      	ldr	r3, [pc, #368]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005caa:	4a5b      	ldr	r2, [pc, #364]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cac:	f043 0301 	orr.w	r3, r3, #1
 8005cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8005cb2:	e00b      	b.n	8005ccc <HAL_RCC_OscConfig+0x324>
 8005cb4:	4b58      	ldr	r3, [pc, #352]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb8:	4a57      	ldr	r2, [pc, #348]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cba:	f023 0301 	bic.w	r3, r3, #1
 8005cbe:	6713      	str	r3, [r2, #112]	; 0x70
 8005cc0:	4b55      	ldr	r3, [pc, #340]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cc4:	4a54      	ldr	r2, [pc, #336]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cc6:	f023 0304 	bic.w	r3, r3, #4
 8005cca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d015      	beq.n	8005d00 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cd4:	f7fc fa20 	bl	8002118 <HAL_GetTick>
 8005cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cda:	e00a      	b.n	8005cf2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cdc:	f7fc fa1c 	bl	8002118 <HAL_GetTick>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d901      	bls.n	8005cf2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e0cb      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cf2:	4b49      	ldr	r3, [pc, #292]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf6:	f003 0302 	and.w	r3, r3, #2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d0ee      	beq.n	8005cdc <HAL_RCC_OscConfig+0x334>
 8005cfe:	e014      	b.n	8005d2a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d00:	f7fc fa0a 	bl	8002118 <HAL_GetTick>
 8005d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d06:	e00a      	b.n	8005d1e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d08:	f7fc fa06 	bl	8002118 <HAL_GetTick>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d901      	bls.n	8005d1e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e0b5      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d1e:	4b3e      	ldr	r3, [pc, #248]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1ee      	bne.n	8005d08 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d2a:	7dfb      	ldrb	r3, [r7, #23]
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d105      	bne.n	8005d3c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d30:	4b39      	ldr	r3, [pc, #228]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d34:	4a38      	ldr	r2, [pc, #224]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f000 80a1 	beq.w	8005e88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d46:	4b34      	ldr	r3, [pc, #208]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 030c 	and.w	r3, r3, #12
 8005d4e:	2b08      	cmp	r3, #8
 8005d50:	d05c      	beq.n	8005e0c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d141      	bne.n	8005dde <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d5a:	4b31      	ldr	r3, [pc, #196]	; (8005e20 <HAL_RCC_OscConfig+0x478>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d60:	f7fc f9da 	bl	8002118 <HAL_GetTick>
 8005d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d66:	e008      	b.n	8005d7a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d68:	f7fc f9d6 	bl	8002118 <HAL_GetTick>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	1ad3      	subs	r3, r2, r3
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d901      	bls.n	8005d7a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e087      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d7a:	4b27      	ldr	r3, [pc, #156]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1f0      	bne.n	8005d68 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	69da      	ldr	r2, [r3, #28]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d94:	019b      	lsls	r3, r3, #6
 8005d96:	431a      	orrs	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d9c:	085b      	lsrs	r3, r3, #1
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	041b      	lsls	r3, r3, #16
 8005da2:	431a      	orrs	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da8:	061b      	lsls	r3, r3, #24
 8005daa:	491b      	ldr	r1, [pc, #108]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005db0:	4b1b      	ldr	r3, [pc, #108]	; (8005e20 <HAL_RCC_OscConfig+0x478>)
 8005db2:	2201      	movs	r2, #1
 8005db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db6:	f7fc f9af 	bl	8002118 <HAL_GetTick>
 8005dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dbc:	e008      	b.n	8005dd0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dbe:	f7fc f9ab 	bl	8002118 <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d901      	bls.n	8005dd0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e05c      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dd0:	4b11      	ldr	r3, [pc, #68]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d0f0      	beq.n	8005dbe <HAL_RCC_OscConfig+0x416>
 8005ddc:	e054      	b.n	8005e88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dde:	4b10      	ldr	r3, [pc, #64]	; (8005e20 <HAL_RCC_OscConfig+0x478>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de4:	f7fc f998 	bl	8002118 <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dec:	f7fc f994 	bl	8002118 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e045      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dfe:	4b06      	ldr	r3, [pc, #24]	; (8005e18 <HAL_RCC_OscConfig+0x470>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1f0      	bne.n	8005dec <HAL_RCC_OscConfig+0x444>
 8005e0a:	e03d      	b.n	8005e88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	699b      	ldr	r3, [r3, #24]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d107      	bne.n	8005e24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e14:	2301      	movs	r3, #1
 8005e16:	e038      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
 8005e18:	40023800 	.word	0x40023800
 8005e1c:	40007000 	.word	0x40007000
 8005e20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e24:	4b1b      	ldr	r3, [pc, #108]	; (8005e94 <HAL_RCC_OscConfig+0x4ec>)
 8005e26:	685b      	ldr	r3, [r3, #4]
 8005e28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d028      	beq.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d121      	bne.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d11a      	bne.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e54:	4013      	ands	r3, r2
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d111      	bne.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e6a:	085b      	lsrs	r3, r3, #1
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d107      	bne.n	8005e84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d001      	beq.n	8005e88 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e000      	b.n	8005e8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3718      	adds	r7, #24
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop
 8005e94:	40023800 	.word	0x40023800

08005e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e0cc      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005eac:	4b68      	ldr	r3, [pc, #416]	; (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 0307 	and.w	r3, r3, #7
 8005eb4:	683a      	ldr	r2, [r7, #0]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d90c      	bls.n	8005ed4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eba:	4b65      	ldr	r3, [pc, #404]	; (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	b2d2      	uxtb	r2, r2
 8005ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec2:	4b63      	ldr	r3, [pc, #396]	; (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0307 	and.w	r3, r3, #7
 8005eca:	683a      	ldr	r2, [r7, #0]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d001      	beq.n	8005ed4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e0b8      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d020      	beq.n	8005f22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0304 	and.w	r3, r3, #4
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d005      	beq.n	8005ef8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005eec:	4b59      	ldr	r3, [pc, #356]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	4a58      	ldr	r2, [pc, #352]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005ef6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0308 	and.w	r3, r3, #8
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d005      	beq.n	8005f10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f04:	4b53      	ldr	r3, [pc, #332]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	4a52      	ldr	r2, [pc, #328]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f10:	4b50      	ldr	r3, [pc, #320]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	494d      	ldr	r1, [pc, #308]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d044      	beq.n	8005fb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d107      	bne.n	8005f46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f36:	4b47      	ldr	r3, [pc, #284]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d119      	bne.n	8005f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e07f      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d003      	beq.n	8005f56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f52:	2b03      	cmp	r3, #3
 8005f54:	d107      	bne.n	8005f66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f56:	4b3f      	ldr	r3, [pc, #252]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d109      	bne.n	8005f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e06f      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f66:	4b3b      	ldr	r3, [pc, #236]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0302 	and.w	r3, r3, #2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d101      	bne.n	8005f76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e067      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f76:	4b37      	ldr	r3, [pc, #220]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f023 0203 	bic.w	r2, r3, #3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	4934      	ldr	r1, [pc, #208]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f88:	f7fc f8c6 	bl	8002118 <HAL_GetTick>
 8005f8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f8e:	e00a      	b.n	8005fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f90:	f7fc f8c2 	bl	8002118 <HAL_GetTick>
 8005f94:	4602      	mov	r2, r0
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	1ad3      	subs	r3, r2, r3
 8005f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d901      	bls.n	8005fa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e04f      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fa6:	4b2b      	ldr	r3, [pc, #172]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 020c 	and.w	r2, r3, #12
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d1eb      	bne.n	8005f90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005fb8:	4b25      	ldr	r3, [pc, #148]	; (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0307 	and.w	r3, r3, #7
 8005fc0:	683a      	ldr	r2, [r7, #0]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d20c      	bcs.n	8005fe0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fc6:	4b22      	ldr	r3, [pc, #136]	; (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	b2d2      	uxtb	r2, r2
 8005fcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fce:	4b20      	ldr	r3, [pc, #128]	; (8006050 <HAL_RCC_ClockConfig+0x1b8>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	683a      	ldr	r2, [r7, #0]
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d001      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e032      	b.n	8006046 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0304 	and.w	r3, r3, #4
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d008      	beq.n	8005ffe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fec:	4b19      	ldr	r3, [pc, #100]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	4916      	ldr	r1, [pc, #88]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0308 	and.w	r3, r3, #8
 8006006:	2b00      	cmp	r3, #0
 8006008:	d009      	beq.n	800601e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800600a:	4b12      	ldr	r3, [pc, #72]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	00db      	lsls	r3, r3, #3
 8006018:	490e      	ldr	r1, [pc, #56]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 800601a:	4313      	orrs	r3, r2
 800601c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800601e:	f000 f821 	bl	8006064 <HAL_RCC_GetSysClockFreq>
 8006022:	4602      	mov	r2, r0
 8006024:	4b0b      	ldr	r3, [pc, #44]	; (8006054 <HAL_RCC_ClockConfig+0x1bc>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	091b      	lsrs	r3, r3, #4
 800602a:	f003 030f 	and.w	r3, r3, #15
 800602e:	490a      	ldr	r1, [pc, #40]	; (8006058 <HAL_RCC_ClockConfig+0x1c0>)
 8006030:	5ccb      	ldrb	r3, [r1, r3]
 8006032:	fa22 f303 	lsr.w	r3, r2, r3
 8006036:	4a09      	ldr	r2, [pc, #36]	; (800605c <HAL_RCC_ClockConfig+0x1c4>)
 8006038:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800603a:	4b09      	ldr	r3, [pc, #36]	; (8006060 <HAL_RCC_ClockConfig+0x1c8>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4618      	mov	r0, r3
 8006040:	f7fc f826 	bl	8002090 <HAL_InitTick>

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3710      	adds	r7, #16
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	40023c00 	.word	0x40023c00
 8006054:	40023800 	.word	0x40023800
 8006058:	0800c968 	.word	0x0800c968
 800605c:	20000004 	.word	0x20000004
 8006060:	20000008 	.word	0x20000008

08006064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006064:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006068:	b094      	sub	sp, #80	; 0x50
 800606a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800606c:	2300      	movs	r3, #0
 800606e:	647b      	str	r3, [r7, #68]	; 0x44
 8006070:	2300      	movs	r3, #0
 8006072:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006074:	2300      	movs	r3, #0
 8006076:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006078:	2300      	movs	r3, #0
 800607a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800607c:	4b79      	ldr	r3, [pc, #484]	; (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f003 030c 	and.w	r3, r3, #12
 8006084:	2b08      	cmp	r3, #8
 8006086:	d00d      	beq.n	80060a4 <HAL_RCC_GetSysClockFreq+0x40>
 8006088:	2b08      	cmp	r3, #8
 800608a:	f200 80e1 	bhi.w	8006250 <HAL_RCC_GetSysClockFreq+0x1ec>
 800608e:	2b00      	cmp	r3, #0
 8006090:	d002      	beq.n	8006098 <HAL_RCC_GetSysClockFreq+0x34>
 8006092:	2b04      	cmp	r3, #4
 8006094:	d003      	beq.n	800609e <HAL_RCC_GetSysClockFreq+0x3a>
 8006096:	e0db      	b.n	8006250 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006098:	4b73      	ldr	r3, [pc, #460]	; (8006268 <HAL_RCC_GetSysClockFreq+0x204>)
 800609a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800609c:	e0db      	b.n	8006256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800609e:	4b73      	ldr	r3, [pc, #460]	; (800626c <HAL_RCC_GetSysClockFreq+0x208>)
 80060a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80060a2:	e0d8      	b.n	8006256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060a4:	4b6f      	ldr	r3, [pc, #444]	; (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060ae:	4b6d      	ldr	r3, [pc, #436]	; (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d063      	beq.n	8006182 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ba:	4b6a      	ldr	r3, [pc, #424]	; (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	099b      	lsrs	r3, r3, #6
 80060c0:	2200      	movs	r2, #0
 80060c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80060c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80060c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060cc:	633b      	str	r3, [r7, #48]	; 0x30
 80060ce:	2300      	movs	r3, #0
 80060d0:	637b      	str	r3, [r7, #52]	; 0x34
 80060d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80060d6:	4622      	mov	r2, r4
 80060d8:	462b      	mov	r3, r5
 80060da:	f04f 0000 	mov.w	r0, #0
 80060de:	f04f 0100 	mov.w	r1, #0
 80060e2:	0159      	lsls	r1, r3, #5
 80060e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060e8:	0150      	lsls	r0, r2, #5
 80060ea:	4602      	mov	r2, r0
 80060ec:	460b      	mov	r3, r1
 80060ee:	4621      	mov	r1, r4
 80060f0:	1a51      	subs	r1, r2, r1
 80060f2:	6139      	str	r1, [r7, #16]
 80060f4:	4629      	mov	r1, r5
 80060f6:	eb63 0301 	sbc.w	r3, r3, r1
 80060fa:	617b      	str	r3, [r7, #20]
 80060fc:	f04f 0200 	mov.w	r2, #0
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006108:	4659      	mov	r1, fp
 800610a:	018b      	lsls	r3, r1, #6
 800610c:	4651      	mov	r1, sl
 800610e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006112:	4651      	mov	r1, sl
 8006114:	018a      	lsls	r2, r1, #6
 8006116:	4651      	mov	r1, sl
 8006118:	ebb2 0801 	subs.w	r8, r2, r1
 800611c:	4659      	mov	r1, fp
 800611e:	eb63 0901 	sbc.w	r9, r3, r1
 8006122:	f04f 0200 	mov.w	r2, #0
 8006126:	f04f 0300 	mov.w	r3, #0
 800612a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800612e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006132:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006136:	4690      	mov	r8, r2
 8006138:	4699      	mov	r9, r3
 800613a:	4623      	mov	r3, r4
 800613c:	eb18 0303 	adds.w	r3, r8, r3
 8006140:	60bb      	str	r3, [r7, #8]
 8006142:	462b      	mov	r3, r5
 8006144:	eb49 0303 	adc.w	r3, r9, r3
 8006148:	60fb      	str	r3, [r7, #12]
 800614a:	f04f 0200 	mov.w	r2, #0
 800614e:	f04f 0300 	mov.w	r3, #0
 8006152:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006156:	4629      	mov	r1, r5
 8006158:	024b      	lsls	r3, r1, #9
 800615a:	4621      	mov	r1, r4
 800615c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006160:	4621      	mov	r1, r4
 8006162:	024a      	lsls	r2, r1, #9
 8006164:	4610      	mov	r0, r2
 8006166:	4619      	mov	r1, r3
 8006168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800616a:	2200      	movs	r2, #0
 800616c:	62bb      	str	r3, [r7, #40]	; 0x28
 800616e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006170:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006174:	f7fa fc6a 	bl	8000a4c <__aeabi_uldivmod>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4613      	mov	r3, r2
 800617e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006180:	e058      	b.n	8006234 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006182:	4b38      	ldr	r3, [pc, #224]	; (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	099b      	lsrs	r3, r3, #6
 8006188:	2200      	movs	r2, #0
 800618a:	4618      	mov	r0, r3
 800618c:	4611      	mov	r1, r2
 800618e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006192:	623b      	str	r3, [r7, #32]
 8006194:	2300      	movs	r3, #0
 8006196:	627b      	str	r3, [r7, #36]	; 0x24
 8006198:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800619c:	4642      	mov	r2, r8
 800619e:	464b      	mov	r3, r9
 80061a0:	f04f 0000 	mov.w	r0, #0
 80061a4:	f04f 0100 	mov.w	r1, #0
 80061a8:	0159      	lsls	r1, r3, #5
 80061aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061ae:	0150      	lsls	r0, r2, #5
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4641      	mov	r1, r8
 80061b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80061ba:	4649      	mov	r1, r9
 80061bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80061c0:	f04f 0200 	mov.w	r2, #0
 80061c4:	f04f 0300 	mov.w	r3, #0
 80061c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80061cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80061d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80061d4:	ebb2 040a 	subs.w	r4, r2, sl
 80061d8:	eb63 050b 	sbc.w	r5, r3, fp
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	00eb      	lsls	r3, r5, #3
 80061e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061ea:	00e2      	lsls	r2, r4, #3
 80061ec:	4614      	mov	r4, r2
 80061ee:	461d      	mov	r5, r3
 80061f0:	4643      	mov	r3, r8
 80061f2:	18e3      	adds	r3, r4, r3
 80061f4:	603b      	str	r3, [r7, #0]
 80061f6:	464b      	mov	r3, r9
 80061f8:	eb45 0303 	adc.w	r3, r5, r3
 80061fc:	607b      	str	r3, [r7, #4]
 80061fe:	f04f 0200 	mov.w	r2, #0
 8006202:	f04f 0300 	mov.w	r3, #0
 8006206:	e9d7 4500 	ldrd	r4, r5, [r7]
 800620a:	4629      	mov	r1, r5
 800620c:	028b      	lsls	r3, r1, #10
 800620e:	4621      	mov	r1, r4
 8006210:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006214:	4621      	mov	r1, r4
 8006216:	028a      	lsls	r2, r1, #10
 8006218:	4610      	mov	r0, r2
 800621a:	4619      	mov	r1, r3
 800621c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800621e:	2200      	movs	r2, #0
 8006220:	61bb      	str	r3, [r7, #24]
 8006222:	61fa      	str	r2, [r7, #28]
 8006224:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006228:	f7fa fc10 	bl	8000a4c <__aeabi_uldivmod>
 800622c:	4602      	mov	r2, r0
 800622e:	460b      	mov	r3, r1
 8006230:	4613      	mov	r3, r2
 8006232:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006234:	4b0b      	ldr	r3, [pc, #44]	; (8006264 <HAL_RCC_GetSysClockFreq+0x200>)
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	0c1b      	lsrs	r3, r3, #16
 800623a:	f003 0303 	and.w	r3, r3, #3
 800623e:	3301      	adds	r3, #1
 8006240:	005b      	lsls	r3, r3, #1
 8006242:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006244:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006246:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006248:	fbb2 f3f3 	udiv	r3, r2, r3
 800624c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800624e:	e002      	b.n	8006256 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006250:	4b05      	ldr	r3, [pc, #20]	; (8006268 <HAL_RCC_GetSysClockFreq+0x204>)
 8006252:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006254:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006256:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006258:	4618      	mov	r0, r3
 800625a:	3750      	adds	r7, #80	; 0x50
 800625c:	46bd      	mov	sp, r7
 800625e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006262:	bf00      	nop
 8006264:	40023800 	.word	0x40023800
 8006268:	00f42400 	.word	0x00f42400
 800626c:	007a1200 	.word	0x007a1200

08006270 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006270:	b480      	push	{r7}
 8006272:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006274:	4b03      	ldr	r3, [pc, #12]	; (8006284 <HAL_RCC_GetHCLKFreq+0x14>)
 8006276:	681b      	ldr	r3, [r3, #0]
}
 8006278:	4618      	mov	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	20000004 	.word	0x20000004

08006288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800628c:	f7ff fff0 	bl	8006270 <HAL_RCC_GetHCLKFreq>
 8006290:	4602      	mov	r2, r0
 8006292:	4b05      	ldr	r3, [pc, #20]	; (80062a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	0a9b      	lsrs	r3, r3, #10
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	4903      	ldr	r1, [pc, #12]	; (80062ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800629e:	5ccb      	ldrb	r3, [r1, r3]
 80062a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	40023800 	.word	0x40023800
 80062ac:	0800c978 	.word	0x0800c978

080062b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062b4:	f7ff ffdc 	bl	8006270 <HAL_RCC_GetHCLKFreq>
 80062b8:	4602      	mov	r2, r0
 80062ba:	4b05      	ldr	r3, [pc, #20]	; (80062d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	0b5b      	lsrs	r3, r3, #13
 80062c0:	f003 0307 	and.w	r3, r3, #7
 80062c4:	4903      	ldr	r1, [pc, #12]	; (80062d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062c6:	5ccb      	ldrb	r3, [r1, r3]
 80062c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	bd80      	pop	{r7, pc}
 80062d0:	40023800 	.word	0x40023800
 80062d4:	0800c978 	.word	0x0800c978

080062d8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b086      	sub	sp, #24
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062e0:	2300      	movs	r3, #0
 80062e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0301 	and.w	r3, r3, #1
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d105      	bne.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d038      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006300:	4b68      	ldr	r3, [pc, #416]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006302:	2200      	movs	r2, #0
 8006304:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006306:	f7fb ff07 	bl	8002118 <HAL_GetTick>
 800630a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800630c:	e008      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800630e:	f7fb ff03 	bl	8002118 <HAL_GetTick>
 8006312:	4602      	mov	r2, r0
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	1ad3      	subs	r3, r2, r3
 8006318:	2b02      	cmp	r3, #2
 800631a:	d901      	bls.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e0bd      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006320:	4b61      	ldr	r3, [pc, #388]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1f0      	bne.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685a      	ldr	r2, [r3, #4]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	019b      	lsls	r3, r3, #6
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	071b      	lsls	r3, r3, #28
 800633e:	495a      	ldr	r1, [pc, #360]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006340:	4313      	orrs	r3, r2
 8006342:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006346:	4b57      	ldr	r3, [pc, #348]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006348:	2201      	movs	r2, #1
 800634a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800634c:	f7fb fee4 	bl	8002118 <HAL_GetTick>
 8006350:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006352:	e008      	b.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006354:	f7fb fee0 	bl	8002118 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	2b02      	cmp	r3, #2
 8006360:	d901      	bls.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e09a      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006366:	4b50      	ldr	r3, [pc, #320]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d0f0      	beq.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 0302 	and.w	r3, r3, #2
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 8083 	beq.w	8006486 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006380:	2300      	movs	r3, #0
 8006382:	60fb      	str	r3, [r7, #12]
 8006384:	4b48      	ldr	r3, [pc, #288]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006388:	4a47      	ldr	r2, [pc, #284]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800638a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800638e:	6413      	str	r3, [r2, #64]	; 0x40
 8006390:	4b45      	ldr	r3, [pc, #276]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006398:	60fb      	str	r3, [r7, #12]
 800639a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800639c:	4b43      	ldr	r3, [pc, #268]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a42      	ldr	r2, [pc, #264]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063a6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063a8:	f7fb feb6 	bl	8002118 <HAL_GetTick>
 80063ac:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063ae:	e008      	b.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80063b0:	f7fb feb2 	bl	8002118 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d901      	bls.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80063be:	2303      	movs	r3, #3
 80063c0:	e06c      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063c2:	4b3a      	ldr	r3, [pc, #232]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d0f0      	beq.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80063ce:	4b36      	ldr	r3, [pc, #216]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063d6:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d02f      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x166>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d028      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063ec:	4b2e      	ldr	r3, [pc, #184]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063f4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80063f6:	4b2e      	ldr	r3, [pc, #184]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80063f8:	2201      	movs	r2, #1
 80063fa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80063fc:	4b2c      	ldr	r3, [pc, #176]	; (80064b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80063fe:	2200      	movs	r2, #0
 8006400:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006402:	4a29      	ldr	r2, [pc, #164]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006408:	4b27      	ldr	r3, [pc, #156]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800640a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800640c:	f003 0301 	and.w	r3, r3, #1
 8006410:	2b01      	cmp	r3, #1
 8006412:	d114      	bne.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006414:	f7fb fe80 	bl	8002118 <HAL_GetTick>
 8006418:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800641a:	e00a      	b.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800641c:	f7fb fe7c 	bl	8002118 <HAL_GetTick>
 8006420:	4602      	mov	r2, r0
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	1ad3      	subs	r3, r2, r3
 8006426:	f241 3288 	movw	r2, #5000	; 0x1388
 800642a:	4293      	cmp	r3, r2
 800642c:	d901      	bls.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e034      	b.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006432:	4b1d      	ldr	r3, [pc, #116]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006436:	f003 0302 	and.w	r3, r3, #2
 800643a:	2b00      	cmp	r3, #0
 800643c:	d0ee      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006446:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800644a:	d10d      	bne.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800644c:	4b16      	ldr	r3, [pc, #88]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800645c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006460:	4911      	ldr	r1, [pc, #68]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006462:	4313      	orrs	r3, r2
 8006464:	608b      	str	r3, [r1, #8]
 8006466:	e005      	b.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006468:	4b0f      	ldr	r3, [pc, #60]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	4a0e      	ldr	r2, [pc, #56]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800646e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006472:	6093      	str	r3, [r2, #8]
 8006474:	4b0c      	ldr	r3, [pc, #48]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006476:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006480:	4909      	ldr	r1, [pc, #36]	; (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006482:	4313      	orrs	r3, r2
 8006484:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0308 	and.w	r3, r3, #8
 800648e:	2b00      	cmp	r3, #0
 8006490:	d003      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	7d1a      	ldrb	r2, [r3, #20]
 8006496:	4b07      	ldr	r3, [pc, #28]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006498:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3718      	adds	r7, #24
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	42470068 	.word	0x42470068
 80064a8:	40023800 	.word	0x40023800
 80064ac:	40007000 	.word	0x40007000
 80064b0:	42470e40 	.word	0x42470e40
 80064b4:	424711e0 	.word	0x424711e0

080064b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b087      	sub	sp, #28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80064c4:	2300      	movs	r3, #0
 80064c6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80064c8:	2300      	movs	r3, #0
 80064ca:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80064cc:	2300      	movs	r3, #0
 80064ce:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d140      	bne.n	8006558 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80064d6:	4b24      	ldr	r3, [pc, #144]	; (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064de:	60fb      	str	r3, [r7, #12]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d005      	beq.n	80064f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d131      	bne.n	8006550 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80064ec:	4b1f      	ldr	r3, [pc, #124]	; (800656c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80064ee:	617b      	str	r3, [r7, #20]
          break;
 80064f0:	e031      	b.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80064f2:	4b1d      	ldr	r3, [pc, #116]	; (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80064fe:	d109      	bne.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8006500:	4b19      	ldr	r3, [pc, #100]	; (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006502:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006506:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800650a:	4a19      	ldr	r2, [pc, #100]	; (8006570 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800650c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006510:	613b      	str	r3, [r7, #16]
 8006512:	e008      	b.n	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8006514:	4b14      	ldr	r3, [pc, #80]	; (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006516:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800651a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800651e:	4a15      	ldr	r2, [pc, #84]	; (8006574 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8006520:	fbb2 f3f3 	udiv	r3, r2, r3
 8006524:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006526:	4b10      	ldr	r3, [pc, #64]	; (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006528:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800652c:	099b      	lsrs	r3, r3, #6
 800652e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	fb02 f303 	mul.w	r3, r2, r3
 8006538:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800653a:	4b0b      	ldr	r3, [pc, #44]	; (8006568 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800653c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006540:	0f1b      	lsrs	r3, r3, #28
 8006542:	f003 0307 	and.w	r3, r3, #7
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	fbb2 f3f3 	udiv	r3, r2, r3
 800654c:	617b      	str	r3, [r7, #20]
          break;
 800654e:	e002      	b.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8006550:	2300      	movs	r3, #0
 8006552:	617b      	str	r3, [r7, #20]
          break;
 8006554:	bf00      	nop
        }
      }
      break;
 8006556:	bf00      	nop
    }
  }
  return frequency;
 8006558:	697b      	ldr	r3, [r7, #20]
}
 800655a:	4618      	mov	r0, r3
 800655c:	371c      	adds	r7, #28
 800655e:	46bd      	mov	sp, r7
 8006560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop
 8006568:	40023800 	.word	0x40023800
 800656c:	00bb8000 	.word	0x00bb8000
 8006570:	007a1200 	.word	0x007a1200
 8006574:	00f42400 	.word	0x00f42400

08006578 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e03f      	b.n	800660a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d106      	bne.n	80065a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7fb fc26 	bl	8001df0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2224      	movs	r2, #36	; 0x24
 80065a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68da      	ldr	r2, [r3, #12]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f829 	bl	8006614 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	691a      	ldr	r2, [r3, #16]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80065d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	695a      	ldr	r2, [r3, #20]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80065e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68da      	ldr	r2, [r3, #12]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2220      	movs	r2, #32
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2220      	movs	r2, #32
 8006604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
	...

08006614 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006614:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006618:	b0c0      	sub	sp, #256	; 0x100
 800661a:	af00      	add	r7, sp, #0
 800661c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	691b      	ldr	r3, [r3, #16]
 8006628:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800662c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006630:	68d9      	ldr	r1, [r3, #12]
 8006632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	ea40 0301 	orr.w	r3, r0, r1
 800663c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800663e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	431a      	orrs	r2, r3
 800664c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	431a      	orrs	r2, r3
 8006654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006658:	69db      	ldr	r3, [r3, #28]
 800665a:	4313      	orrs	r3, r2
 800665c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800666c:	f021 010c 	bic.w	r1, r1, #12
 8006670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800667a:	430b      	orrs	r3, r1
 800667c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800667e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800668a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800668e:	6999      	ldr	r1, [r3, #24]
 8006690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	ea40 0301 	orr.w	r3, r0, r1
 800669a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800669c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	4b8f      	ldr	r3, [pc, #572]	; (80068e0 <UART_SetConfig+0x2cc>)
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d005      	beq.n	80066b4 <UART_SetConfig+0xa0>
 80066a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	4b8d      	ldr	r3, [pc, #564]	; (80068e4 <UART_SetConfig+0x2d0>)
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d104      	bne.n	80066be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066b4:	f7ff fdfc 	bl	80062b0 <HAL_RCC_GetPCLK2Freq>
 80066b8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80066bc:	e003      	b.n	80066c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066be:	f7ff fde3 	bl	8006288 <HAL_RCC_GetPCLK1Freq>
 80066c2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066d0:	f040 810c 	bne.w	80068ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80066d8:	2200      	movs	r2, #0
 80066da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80066de:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80066e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80066e6:	4622      	mov	r2, r4
 80066e8:	462b      	mov	r3, r5
 80066ea:	1891      	adds	r1, r2, r2
 80066ec:	65b9      	str	r1, [r7, #88]	; 0x58
 80066ee:	415b      	adcs	r3, r3
 80066f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80066f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80066f6:	4621      	mov	r1, r4
 80066f8:	eb12 0801 	adds.w	r8, r2, r1
 80066fc:	4629      	mov	r1, r5
 80066fe:	eb43 0901 	adc.w	r9, r3, r1
 8006702:	f04f 0200 	mov.w	r2, #0
 8006706:	f04f 0300 	mov.w	r3, #0
 800670a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800670e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006712:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006716:	4690      	mov	r8, r2
 8006718:	4699      	mov	r9, r3
 800671a:	4623      	mov	r3, r4
 800671c:	eb18 0303 	adds.w	r3, r8, r3
 8006720:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006724:	462b      	mov	r3, r5
 8006726:	eb49 0303 	adc.w	r3, r9, r3
 800672a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800672e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800673a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800673e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006742:	460b      	mov	r3, r1
 8006744:	18db      	adds	r3, r3, r3
 8006746:	653b      	str	r3, [r7, #80]	; 0x50
 8006748:	4613      	mov	r3, r2
 800674a:	eb42 0303 	adc.w	r3, r2, r3
 800674e:	657b      	str	r3, [r7, #84]	; 0x54
 8006750:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006754:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006758:	f7fa f978 	bl	8000a4c <__aeabi_uldivmod>
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	4b61      	ldr	r3, [pc, #388]	; (80068e8 <UART_SetConfig+0x2d4>)
 8006762:	fba3 2302 	umull	r2, r3, r3, r2
 8006766:	095b      	lsrs	r3, r3, #5
 8006768:	011c      	lsls	r4, r3, #4
 800676a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800676e:	2200      	movs	r2, #0
 8006770:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006774:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006778:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800677c:	4642      	mov	r2, r8
 800677e:	464b      	mov	r3, r9
 8006780:	1891      	adds	r1, r2, r2
 8006782:	64b9      	str	r1, [r7, #72]	; 0x48
 8006784:	415b      	adcs	r3, r3
 8006786:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006788:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800678c:	4641      	mov	r1, r8
 800678e:	eb12 0a01 	adds.w	sl, r2, r1
 8006792:	4649      	mov	r1, r9
 8006794:	eb43 0b01 	adc.w	fp, r3, r1
 8006798:	f04f 0200 	mov.w	r2, #0
 800679c:	f04f 0300 	mov.w	r3, #0
 80067a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067ac:	4692      	mov	sl, r2
 80067ae:	469b      	mov	fp, r3
 80067b0:	4643      	mov	r3, r8
 80067b2:	eb1a 0303 	adds.w	r3, sl, r3
 80067b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80067ba:	464b      	mov	r3, r9
 80067bc:	eb4b 0303 	adc.w	r3, fp, r3
 80067c0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80067c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80067d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80067d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80067d8:	460b      	mov	r3, r1
 80067da:	18db      	adds	r3, r3, r3
 80067dc:	643b      	str	r3, [r7, #64]	; 0x40
 80067de:	4613      	mov	r3, r2
 80067e0:	eb42 0303 	adc.w	r3, r2, r3
 80067e4:	647b      	str	r3, [r7, #68]	; 0x44
 80067e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80067ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80067ee:	f7fa f92d 	bl	8000a4c <__aeabi_uldivmod>
 80067f2:	4602      	mov	r2, r0
 80067f4:	460b      	mov	r3, r1
 80067f6:	4611      	mov	r1, r2
 80067f8:	4b3b      	ldr	r3, [pc, #236]	; (80068e8 <UART_SetConfig+0x2d4>)
 80067fa:	fba3 2301 	umull	r2, r3, r3, r1
 80067fe:	095b      	lsrs	r3, r3, #5
 8006800:	2264      	movs	r2, #100	; 0x64
 8006802:	fb02 f303 	mul.w	r3, r2, r3
 8006806:	1acb      	subs	r3, r1, r3
 8006808:	00db      	lsls	r3, r3, #3
 800680a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800680e:	4b36      	ldr	r3, [pc, #216]	; (80068e8 <UART_SetConfig+0x2d4>)
 8006810:	fba3 2302 	umull	r2, r3, r3, r2
 8006814:	095b      	lsrs	r3, r3, #5
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800681c:	441c      	add	r4, r3
 800681e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006822:	2200      	movs	r2, #0
 8006824:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006828:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800682c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006830:	4642      	mov	r2, r8
 8006832:	464b      	mov	r3, r9
 8006834:	1891      	adds	r1, r2, r2
 8006836:	63b9      	str	r1, [r7, #56]	; 0x38
 8006838:	415b      	adcs	r3, r3
 800683a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800683c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006840:	4641      	mov	r1, r8
 8006842:	1851      	adds	r1, r2, r1
 8006844:	6339      	str	r1, [r7, #48]	; 0x30
 8006846:	4649      	mov	r1, r9
 8006848:	414b      	adcs	r3, r1
 800684a:	637b      	str	r3, [r7, #52]	; 0x34
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006858:	4659      	mov	r1, fp
 800685a:	00cb      	lsls	r3, r1, #3
 800685c:	4651      	mov	r1, sl
 800685e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006862:	4651      	mov	r1, sl
 8006864:	00ca      	lsls	r2, r1, #3
 8006866:	4610      	mov	r0, r2
 8006868:	4619      	mov	r1, r3
 800686a:	4603      	mov	r3, r0
 800686c:	4642      	mov	r2, r8
 800686e:	189b      	adds	r3, r3, r2
 8006870:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006874:	464b      	mov	r3, r9
 8006876:	460a      	mov	r2, r1
 8006878:	eb42 0303 	adc.w	r3, r2, r3
 800687c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800688c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006890:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006894:	460b      	mov	r3, r1
 8006896:	18db      	adds	r3, r3, r3
 8006898:	62bb      	str	r3, [r7, #40]	; 0x28
 800689a:	4613      	mov	r3, r2
 800689c:	eb42 0303 	adc.w	r3, r2, r3
 80068a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80068a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80068aa:	f7fa f8cf 	bl	8000a4c <__aeabi_uldivmod>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4b0d      	ldr	r3, [pc, #52]	; (80068e8 <UART_SetConfig+0x2d4>)
 80068b4:	fba3 1302 	umull	r1, r3, r3, r2
 80068b8:	095b      	lsrs	r3, r3, #5
 80068ba:	2164      	movs	r1, #100	; 0x64
 80068bc:	fb01 f303 	mul.w	r3, r1, r3
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	00db      	lsls	r3, r3, #3
 80068c4:	3332      	adds	r3, #50	; 0x32
 80068c6:	4a08      	ldr	r2, [pc, #32]	; (80068e8 <UART_SetConfig+0x2d4>)
 80068c8:	fba2 2303 	umull	r2, r3, r2, r3
 80068cc:	095b      	lsrs	r3, r3, #5
 80068ce:	f003 0207 	and.w	r2, r3, #7
 80068d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4422      	add	r2, r4
 80068da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80068dc:	e105      	b.n	8006aea <UART_SetConfig+0x4d6>
 80068de:	bf00      	nop
 80068e0:	40011000 	.word	0x40011000
 80068e4:	40011400 	.word	0x40011400
 80068e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068f0:	2200      	movs	r2, #0
 80068f2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80068f6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80068fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80068fe:	4642      	mov	r2, r8
 8006900:	464b      	mov	r3, r9
 8006902:	1891      	adds	r1, r2, r2
 8006904:	6239      	str	r1, [r7, #32]
 8006906:	415b      	adcs	r3, r3
 8006908:	627b      	str	r3, [r7, #36]	; 0x24
 800690a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800690e:	4641      	mov	r1, r8
 8006910:	1854      	adds	r4, r2, r1
 8006912:	4649      	mov	r1, r9
 8006914:	eb43 0501 	adc.w	r5, r3, r1
 8006918:	f04f 0200 	mov.w	r2, #0
 800691c:	f04f 0300 	mov.w	r3, #0
 8006920:	00eb      	lsls	r3, r5, #3
 8006922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006926:	00e2      	lsls	r2, r4, #3
 8006928:	4614      	mov	r4, r2
 800692a:	461d      	mov	r5, r3
 800692c:	4643      	mov	r3, r8
 800692e:	18e3      	adds	r3, r4, r3
 8006930:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006934:	464b      	mov	r3, r9
 8006936:	eb45 0303 	adc.w	r3, r5, r3
 800693a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800693e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2200      	movs	r2, #0
 8006946:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800694a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	f04f 0300 	mov.w	r3, #0
 8006956:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800695a:	4629      	mov	r1, r5
 800695c:	008b      	lsls	r3, r1, #2
 800695e:	4621      	mov	r1, r4
 8006960:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006964:	4621      	mov	r1, r4
 8006966:	008a      	lsls	r2, r1, #2
 8006968:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800696c:	f7fa f86e 	bl	8000a4c <__aeabi_uldivmod>
 8006970:	4602      	mov	r2, r0
 8006972:	460b      	mov	r3, r1
 8006974:	4b60      	ldr	r3, [pc, #384]	; (8006af8 <UART_SetConfig+0x4e4>)
 8006976:	fba3 2302 	umull	r2, r3, r3, r2
 800697a:	095b      	lsrs	r3, r3, #5
 800697c:	011c      	lsls	r4, r3, #4
 800697e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006982:	2200      	movs	r2, #0
 8006984:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006988:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800698c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006990:	4642      	mov	r2, r8
 8006992:	464b      	mov	r3, r9
 8006994:	1891      	adds	r1, r2, r2
 8006996:	61b9      	str	r1, [r7, #24]
 8006998:	415b      	adcs	r3, r3
 800699a:	61fb      	str	r3, [r7, #28]
 800699c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069a0:	4641      	mov	r1, r8
 80069a2:	1851      	adds	r1, r2, r1
 80069a4:	6139      	str	r1, [r7, #16]
 80069a6:	4649      	mov	r1, r9
 80069a8:	414b      	adcs	r3, r1
 80069aa:	617b      	str	r3, [r7, #20]
 80069ac:	f04f 0200 	mov.w	r2, #0
 80069b0:	f04f 0300 	mov.w	r3, #0
 80069b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069b8:	4659      	mov	r1, fp
 80069ba:	00cb      	lsls	r3, r1, #3
 80069bc:	4651      	mov	r1, sl
 80069be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069c2:	4651      	mov	r1, sl
 80069c4:	00ca      	lsls	r2, r1, #3
 80069c6:	4610      	mov	r0, r2
 80069c8:	4619      	mov	r1, r3
 80069ca:	4603      	mov	r3, r0
 80069cc:	4642      	mov	r2, r8
 80069ce:	189b      	adds	r3, r3, r2
 80069d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80069d4:	464b      	mov	r3, r9
 80069d6:	460a      	mov	r2, r1
 80069d8:	eb42 0303 	adc.w	r3, r2, r3
 80069dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80069e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	67bb      	str	r3, [r7, #120]	; 0x78
 80069ea:	67fa      	str	r2, [r7, #124]	; 0x7c
 80069ec:	f04f 0200 	mov.w	r2, #0
 80069f0:	f04f 0300 	mov.w	r3, #0
 80069f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80069f8:	4649      	mov	r1, r9
 80069fa:	008b      	lsls	r3, r1, #2
 80069fc:	4641      	mov	r1, r8
 80069fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a02:	4641      	mov	r1, r8
 8006a04:	008a      	lsls	r2, r1, #2
 8006a06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006a0a:	f7fa f81f 	bl	8000a4c <__aeabi_uldivmod>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	4b39      	ldr	r3, [pc, #228]	; (8006af8 <UART_SetConfig+0x4e4>)
 8006a14:	fba3 1302 	umull	r1, r3, r3, r2
 8006a18:	095b      	lsrs	r3, r3, #5
 8006a1a:	2164      	movs	r1, #100	; 0x64
 8006a1c:	fb01 f303 	mul.w	r3, r1, r3
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	011b      	lsls	r3, r3, #4
 8006a24:	3332      	adds	r3, #50	; 0x32
 8006a26:	4a34      	ldr	r2, [pc, #208]	; (8006af8 <UART_SetConfig+0x4e4>)
 8006a28:	fba2 2303 	umull	r2, r3, r2, r3
 8006a2c:	095b      	lsrs	r3, r3, #5
 8006a2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a32:	441c      	add	r4, r3
 8006a34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a38:	2200      	movs	r2, #0
 8006a3a:	673b      	str	r3, [r7, #112]	; 0x70
 8006a3c:	677a      	str	r2, [r7, #116]	; 0x74
 8006a3e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006a42:	4642      	mov	r2, r8
 8006a44:	464b      	mov	r3, r9
 8006a46:	1891      	adds	r1, r2, r2
 8006a48:	60b9      	str	r1, [r7, #8]
 8006a4a:	415b      	adcs	r3, r3
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a52:	4641      	mov	r1, r8
 8006a54:	1851      	adds	r1, r2, r1
 8006a56:	6039      	str	r1, [r7, #0]
 8006a58:	4649      	mov	r1, r9
 8006a5a:	414b      	adcs	r3, r1
 8006a5c:	607b      	str	r3, [r7, #4]
 8006a5e:	f04f 0200 	mov.w	r2, #0
 8006a62:	f04f 0300 	mov.w	r3, #0
 8006a66:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a6a:	4659      	mov	r1, fp
 8006a6c:	00cb      	lsls	r3, r1, #3
 8006a6e:	4651      	mov	r1, sl
 8006a70:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a74:	4651      	mov	r1, sl
 8006a76:	00ca      	lsls	r2, r1, #3
 8006a78:	4610      	mov	r0, r2
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	4642      	mov	r2, r8
 8006a80:	189b      	adds	r3, r3, r2
 8006a82:	66bb      	str	r3, [r7, #104]	; 0x68
 8006a84:	464b      	mov	r3, r9
 8006a86:	460a      	mov	r2, r1
 8006a88:	eb42 0303 	adc.w	r3, r2, r3
 8006a8c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	663b      	str	r3, [r7, #96]	; 0x60
 8006a98:	667a      	str	r2, [r7, #100]	; 0x64
 8006a9a:	f04f 0200 	mov.w	r2, #0
 8006a9e:	f04f 0300 	mov.w	r3, #0
 8006aa2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006aa6:	4649      	mov	r1, r9
 8006aa8:	008b      	lsls	r3, r1, #2
 8006aaa:	4641      	mov	r1, r8
 8006aac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ab0:	4641      	mov	r1, r8
 8006ab2:	008a      	lsls	r2, r1, #2
 8006ab4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006ab8:	f7f9 ffc8 	bl	8000a4c <__aeabi_uldivmod>
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	4b0d      	ldr	r3, [pc, #52]	; (8006af8 <UART_SetConfig+0x4e4>)
 8006ac2:	fba3 1302 	umull	r1, r3, r3, r2
 8006ac6:	095b      	lsrs	r3, r3, #5
 8006ac8:	2164      	movs	r1, #100	; 0x64
 8006aca:	fb01 f303 	mul.w	r3, r1, r3
 8006ace:	1ad3      	subs	r3, r2, r3
 8006ad0:	011b      	lsls	r3, r3, #4
 8006ad2:	3332      	adds	r3, #50	; 0x32
 8006ad4:	4a08      	ldr	r2, [pc, #32]	; (8006af8 <UART_SetConfig+0x4e4>)
 8006ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8006ada:	095b      	lsrs	r3, r3, #5
 8006adc:	f003 020f 	and.w	r2, r3, #15
 8006ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4422      	add	r2, r4
 8006ae8:	609a      	str	r2, [r3, #8]
}
 8006aea:	bf00      	nop
 8006aec:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006af0:	46bd      	mov	sp, r7
 8006af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006af6:	bf00      	nop
 8006af8:	51eb851f 	.word	0x51eb851f

08006afc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006afc:	b084      	sub	sp, #16
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b084      	sub	sp, #16
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
 8006b06:	f107 001c 	add.w	r0, r7, #28
 8006b0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d122      	bne.n	8006b5a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b18:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006b28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d105      	bne.n	8006b4e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f9c0 	bl	8006ed4 <USB_CoreReset>
 8006b54:	4603      	mov	r3, r0
 8006b56:	73fb      	strb	r3, [r7, #15]
 8006b58:	e01a      	b.n	8006b90 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 f9b4 	bl	8006ed4 <USB_CoreReset>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006b70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d106      	bne.n	8006b84 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	639a      	str	r2, [r3, #56]	; 0x38
 8006b82:	e005      	b.n	8006b90 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b88:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d10b      	bne.n	8006bae <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f043 0206 	orr.w	r2, r3, #6
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	f043 0220 	orr.w	r2, r3, #32
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006bba:	b004      	add	sp, #16
 8006bbc:	4770      	bx	lr

08006bbe <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bbe:	b480      	push	{r7}
 8006bc0:	b083      	sub	sp, #12
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f043 0201 	orr.w	r2, r3, #1
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	f023 0201 	bic.w	r2, r3, #1
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	370c      	adds	r7, #12
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr

08006c02 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b084      	sub	sp, #16
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c1e:	78fb      	ldrb	r3, [r7, #3]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d115      	bne.n	8006c50 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006c30:	2001      	movs	r0, #1
 8006c32:	f7fb fa7d 	bl	8002130 <HAL_Delay>
      ms++;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f000 f93a 	bl	8006eb6 <USB_GetMode>
 8006c42:	4603      	mov	r3, r0
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d01e      	beq.n	8006c86 <USB_SetCurrentMode+0x84>
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2b31      	cmp	r3, #49	; 0x31
 8006c4c:	d9f0      	bls.n	8006c30 <USB_SetCurrentMode+0x2e>
 8006c4e:	e01a      	b.n	8006c86 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c50:	78fb      	ldrb	r3, [r7, #3]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d115      	bne.n	8006c82 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006c62:	2001      	movs	r0, #1
 8006c64:	f7fb fa64 	bl	8002130 <HAL_Delay>
      ms++;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f921 	bl	8006eb6 <USB_GetMode>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d005      	beq.n	8006c86 <USB_SetCurrentMode+0x84>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2b31      	cmp	r3, #49	; 0x31
 8006c7e:	d9f0      	bls.n	8006c62 <USB_SetCurrentMode+0x60>
 8006c80:	e001      	b.n	8006c86 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e005      	b.n	8006c92 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2b32      	cmp	r3, #50	; 0x32
 8006c8a:	d101      	bne.n	8006c90 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e000      	b.n	8006c92 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006c90:	2300      	movs	r3, #0
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	3710      	adds	r7, #16
 8006c96:	46bd      	mov	sp, r7
 8006c98:	bd80      	pop	{r7, pc}
	...

08006c9c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	3301      	adds	r3, #1
 8006cae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	4a13      	ldr	r2, [pc, #76]	; (8006d00 <USB_FlushTxFifo+0x64>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d901      	bls.n	8006cbc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	e01b      	b.n	8006cf4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	691b      	ldr	r3, [r3, #16]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	daf2      	bge.n	8006caa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	019b      	lsls	r3, r3, #6
 8006ccc:	f043 0220 	orr.w	r2, r3, #32
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	4a08      	ldr	r2, [pc, #32]	; (8006d00 <USB_FlushTxFifo+0x64>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d901      	bls.n	8006ce6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e006      	b.n	8006cf4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	f003 0320 	and.w	r3, r3, #32
 8006cee:	2b20      	cmp	r3, #32
 8006cf0:	d0f0      	beq.n	8006cd4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr
 8006d00:	00030d40 	.word	0x00030d40

08006d04 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b085      	sub	sp, #20
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	3301      	adds	r3, #1
 8006d14:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	4a11      	ldr	r2, [pc, #68]	; (8006d60 <USB_FlushRxFifo+0x5c>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d901      	bls.n	8006d22 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006d1e:	2303      	movs	r3, #3
 8006d20:	e018      	b.n	8006d54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	daf2      	bge.n	8006d10 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2210      	movs	r2, #16
 8006d32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	3301      	adds	r3, #1
 8006d38:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	4a08      	ldr	r2, [pc, #32]	; (8006d60 <USB_FlushRxFifo+0x5c>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d901      	bls.n	8006d46 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e006      	b.n	8006d54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	f003 0310 	and.w	r3, r3, #16
 8006d4e:	2b10      	cmp	r3, #16
 8006d50:	d0f0      	beq.n	8006d34 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006d52:	2300      	movs	r3, #0
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3714      	adds	r7, #20
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr
 8006d60:	00030d40 	.word	0x00030d40

08006d64 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b089      	sub	sp, #36	; 0x24
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	4611      	mov	r1, r2
 8006d70:	461a      	mov	r2, r3
 8006d72:	460b      	mov	r3, r1
 8006d74:	71fb      	strb	r3, [r7, #7]
 8006d76:	4613      	mov	r3, r2
 8006d78:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006d82:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d123      	bne.n	8006dd2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006d8a:	88bb      	ldrh	r3, [r7, #4]
 8006d8c:	3303      	adds	r3, #3
 8006d8e:	089b      	lsrs	r3, r3, #2
 8006d90:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006d92:	2300      	movs	r3, #0
 8006d94:	61bb      	str	r3, [r7, #24]
 8006d96:	e018      	b.n	8006dca <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006d98:	79fb      	ldrb	r3, [r7, #7]
 8006d9a:	031a      	lsls	r2, r3, #12
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	4413      	add	r3, r2
 8006da0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006da4:	461a      	mov	r2, r3
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	3301      	adds	r3, #1
 8006db0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	3301      	adds	r3, #1
 8006db6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	3301      	adds	r3, #1
 8006dbc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006dbe:	69fb      	ldr	r3, [r7, #28]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	61bb      	str	r3, [r7, #24]
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d3e2      	bcc.n	8006d98 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006dd2:	2300      	movs	r3, #0
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	3724      	adds	r7, #36	; 0x24
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b08b      	sub	sp, #44	; 0x2c
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	4613      	mov	r3, r2
 8006dec:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006df6:	88fb      	ldrh	r3, [r7, #6]
 8006df8:	089b      	lsrs	r3, r3, #2
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006dfe:	88fb      	ldrh	r3, [r7, #6]
 8006e00:	f003 0303 	and.w	r3, r3, #3
 8006e04:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006e06:	2300      	movs	r3, #0
 8006e08:	623b      	str	r3, [r7, #32]
 8006e0a:	e014      	b.n	8006e36 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006e0c:	69bb      	ldr	r3, [r7, #24]
 8006e0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e16:	601a      	str	r2, [r3, #0]
    pDest++;
 8006e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e20:	3301      	adds	r3, #1
 8006e22:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e26:	3301      	adds	r3, #1
 8006e28:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006e30:	6a3b      	ldr	r3, [r7, #32]
 8006e32:	3301      	adds	r3, #1
 8006e34:	623b      	str	r3, [r7, #32]
 8006e36:	6a3a      	ldr	r2, [r7, #32]
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d3e6      	bcc.n	8006e0c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006e3e:	8bfb      	ldrh	r3, [r7, #30]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d01e      	beq.n	8006e82 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006e44:	2300      	movs	r3, #0
 8006e46:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006e48:	69bb      	ldr	r3, [r7, #24]
 8006e4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e4e:	461a      	mov	r2, r3
 8006e50:	f107 0310 	add.w	r3, r7, #16
 8006e54:	6812      	ldr	r2, [r2, #0]
 8006e56:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	6a3b      	ldr	r3, [r7, #32]
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	00db      	lsls	r3, r3, #3
 8006e60:	fa22 f303 	lsr.w	r3, r2, r3
 8006e64:	b2da      	uxtb	r2, r3
 8006e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e68:	701a      	strb	r2, [r3, #0]
      i++;
 8006e6a:	6a3b      	ldr	r3, [r7, #32]
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e72:	3301      	adds	r3, #1
 8006e74:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006e76:	8bfb      	ldrh	r3, [r7, #30]
 8006e78:	3b01      	subs	r3, #1
 8006e7a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006e7c:	8bfb      	ldrh	r3, [r7, #30]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d1ea      	bne.n	8006e58 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	372c      	adds	r7, #44	; 0x2c
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	695b      	ldr	r3, [r3, #20]
 8006e9c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	68fa      	ldr	r2, [r7, #12]
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3714      	adds	r7, #20
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr

08006eb6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b083      	sub	sp, #12
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	f003 0301 	and.w	r3, r3, #1
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	370c      	adds	r7, #12
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
	...

08006ed4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006edc:	2300      	movs	r3, #0
 8006ede:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	4a13      	ldr	r2, [pc, #76]	; (8006f38 <USB_CoreReset+0x64>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d901      	bls.n	8006ef2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e01b      	b.n	8006f2a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	daf2      	bge.n	8006ee0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006efa:	2300      	movs	r3, #0
 8006efc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	f043 0201 	orr.w	r2, r3, #1
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	4a09      	ldr	r2, [pc, #36]	; (8006f38 <USB_CoreReset+0x64>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d901      	bls.n	8006f1c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006f18:	2303      	movs	r3, #3
 8006f1a:	e006      	b.n	8006f2a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	f003 0301 	and.w	r3, r3, #1
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d0f0      	beq.n	8006f0a <USB_CoreReset+0x36>

  return HAL_OK;
 8006f28:	2300      	movs	r3, #0
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3714      	adds	r7, #20
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	00030d40 	.word	0x00030d40

08006f3c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f3c:	b084      	sub	sp, #16
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b086      	sub	sp, #24
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
 8006f46:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006f4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006f5c:	461a      	mov	r2, r3
 8006f5e:	2300      	movs	r3, #0
 8006f60:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f66:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f72:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f7e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d018      	beq.n	8006fc4 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d10a      	bne.n	8006fae <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006fa6:	f043 0304 	orr.w	r3, r3, #4
 8006faa:	6013      	str	r3, [r2, #0]
 8006fac:	e014      	b.n	8006fd8 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68fa      	ldr	r2, [r7, #12]
 8006fb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006fbc:	f023 0304 	bic.w	r3, r3, #4
 8006fc0:	6013      	str	r3, [r2, #0]
 8006fc2:	e009      	b.n	8006fd8 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006fd2:	f023 0304 	bic.w	r3, r3, #4
 8006fd6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006fd8:	2110      	movs	r1, #16
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f7ff fe5e 	bl	8006c9c <USB_FlushTxFifo>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d001      	beq.n	8006fea <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7ff fe8a 	bl	8006d04 <USB_FlushRxFifo>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	613b      	str	r3, [r7, #16]
 8006ffe:	e015      	b.n	800702c <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	015a      	lsls	r2, r3, #5
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	4413      	add	r3, r2
 8007008:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800700c:	461a      	mov	r2, r3
 800700e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007012:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	015a      	lsls	r2, r3, #5
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	4413      	add	r3, r2
 800701c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007020:	461a      	mov	r2, r3
 8007022:	2300      	movs	r3, #0
 8007024:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	3301      	adds	r3, #1
 800702a:	613b      	str	r3, [r7, #16]
 800702c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800702e:	693a      	ldr	r2, [r7, #16]
 8007030:	429a      	cmp	r2, r3
 8007032:	d3e5      	bcc.n	8007000 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007040:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800704a:	2b00      	cmp	r3, #0
 800704c:	d00b      	beq.n	8007066 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007054:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a13      	ldr	r2, [pc, #76]	; (80070a8 <USB_HostInit+0x16c>)
 800705a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a13      	ldr	r2, [pc, #76]	; (80070ac <USB_HostInit+0x170>)
 8007060:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007064:	e009      	b.n	800707a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2280      	movs	r2, #128	; 0x80
 800706a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	4a10      	ldr	r2, [pc, #64]	; (80070b0 <USB_HostInit+0x174>)
 8007070:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a0f      	ldr	r2, [pc, #60]	; (80070b4 <USB_HostInit+0x178>)
 8007076:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800707a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800707c:	2b00      	cmp	r3, #0
 800707e:	d105      	bne.n	800708c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	f043 0210 	orr.w	r2, r3, #16
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	699a      	ldr	r2, [r3, #24]
 8007090:	4b09      	ldr	r3, [pc, #36]	; (80070b8 <USB_HostInit+0x17c>)
 8007092:	4313      	orrs	r3, r2
 8007094:	687a      	ldr	r2, [r7, #4]
 8007096:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007098:	7dfb      	ldrb	r3, [r7, #23]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3718      	adds	r7, #24
 800709e:	46bd      	mov	sp, r7
 80070a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070a4:	b004      	add	sp, #16
 80070a6:	4770      	bx	lr
 80070a8:	01000200 	.word	0x01000200
 80070ac:	00e00300 	.word	0x00e00300
 80070b0:	00600080 	.word	0x00600080
 80070b4:	004000e0 	.word	0x004000e0
 80070b8:	a3200008 	.word	0xa3200008

080070bc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80070bc:	b480      	push	{r7}
 80070be:	b085      	sub	sp, #20
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	460b      	mov	r3, r1
 80070c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80070da:	f023 0303 	bic.w	r3, r3, #3
 80070de:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	78fb      	ldrb	r3, [r7, #3]
 80070ea:	f003 0303 	and.w	r3, r3, #3
 80070ee:	68f9      	ldr	r1, [r7, #12]
 80070f0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80070f4:	4313      	orrs	r3, r2
 80070f6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80070f8:	78fb      	ldrb	r3, [r7, #3]
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d107      	bne.n	800710e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007104:	461a      	mov	r2, r3
 8007106:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800710a:	6053      	str	r3, [r2, #4]
 800710c:	e009      	b.n	8007122 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800710e:	78fb      	ldrb	r3, [r7, #3]
 8007110:	2b02      	cmp	r3, #2
 8007112:	d106      	bne.n	8007122 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800711a:	461a      	mov	r2, r3
 800711c:	f241 7370 	movw	r3, #6000	; 0x1770
 8007120:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	3714      	adds	r7, #20
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b084      	sub	sp, #16
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800713c:	2300      	movs	r3, #0
 800713e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007150:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800715a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800715e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007160:	2064      	movs	r0, #100	; 0x64
 8007162:	f7fa ffe5 	bl	8002130 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	68fa      	ldr	r2, [r7, #12]
 800716a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800716e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007172:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007174:	200a      	movs	r0, #10
 8007176:	f7fa ffdb 	bl	8002130 <HAL_Delay>

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	460b      	mov	r3, r1
 800718e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007194:	2300      	movs	r3, #0
 8007196:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80071a8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d109      	bne.n	80071c8 <USB_DriveVbus+0x44>
 80071b4:	78fb      	ldrb	r3, [r7, #3]
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d106      	bne.n	80071c8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80071c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80071c6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80071ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071d2:	d109      	bne.n	80071e8 <USB_DriveVbus+0x64>
 80071d4:	78fb      	ldrb	r3, [r7, #3]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d106      	bne.n	80071e8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80071e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071e6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80071e8:	2300      	movs	r3, #0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3714      	adds	r7, #20
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr

080071f6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80071f6:	b480      	push	{r7}
 80071f8:	b085      	sub	sp, #20
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007202:	2300      	movs	r3, #0
 8007204:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	0c5b      	lsrs	r3, r3, #17
 8007214:	f003 0303 	and.w	r3, r3, #3
}
 8007218:	4618      	mov	r0, r3
 800721a:	3714      	adds	r7, #20
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007224:	b480      	push	{r7}
 8007226:	b085      	sub	sp, #20
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	b29b      	uxth	r3, r3
}
 800723a:	4618      	mov	r0, r3
 800723c:	3714      	adds	r7, #20
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
	...

08007248 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b088      	sub	sp, #32
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	4608      	mov	r0, r1
 8007252:	4611      	mov	r1, r2
 8007254:	461a      	mov	r2, r3
 8007256:	4603      	mov	r3, r0
 8007258:	70fb      	strb	r3, [r7, #3]
 800725a:	460b      	mov	r3, r1
 800725c:	70bb      	strb	r3, [r7, #2]
 800725e:	4613      	mov	r3, r2
 8007260:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007262:	2300      	movs	r3, #0
 8007264:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800726a:	78fb      	ldrb	r3, [r7, #3]
 800726c:	015a      	lsls	r2, r3, #5
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	4413      	add	r3, r2
 8007272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007276:	461a      	mov	r2, r3
 8007278:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800727c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800727e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007282:	2b03      	cmp	r3, #3
 8007284:	d87e      	bhi.n	8007384 <USB_HC_Init+0x13c>
 8007286:	a201      	add	r2, pc, #4	; (adr r2, 800728c <USB_HC_Init+0x44>)
 8007288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800728c:	0800729d 	.word	0x0800729d
 8007290:	08007347 	.word	0x08007347
 8007294:	0800729d 	.word	0x0800729d
 8007298:	08007309 	.word	0x08007309
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800729c:	78fb      	ldrb	r3, [r7, #3]
 800729e:	015a      	lsls	r2, r3, #5
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	4413      	add	r3, r2
 80072a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072a8:	461a      	mov	r2, r3
 80072aa:	f240 439d 	movw	r3, #1181	; 0x49d
 80072ae:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80072b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	da10      	bge.n	80072da <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80072b8:	78fb      	ldrb	r3, [r7, #3]
 80072ba:	015a      	lsls	r2, r3, #5
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	4413      	add	r3, r2
 80072c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	78fa      	ldrb	r2, [r7, #3]
 80072c8:	0151      	lsls	r1, r2, #5
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	440a      	add	r2, r1
 80072ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80072d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072d6:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80072d8:	e057      	b.n	800738a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d051      	beq.n	800738a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80072e6:	78fb      	ldrb	r3, [r7, #3]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	78fa      	ldrb	r2, [r7, #3]
 80072f6:	0151      	lsls	r1, r2, #5
 80072f8:	693a      	ldr	r2, [r7, #16]
 80072fa:	440a      	add	r2, r1
 80072fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007300:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007304:	60d3      	str	r3, [r2, #12]
      break;
 8007306:	e040      	b.n	800738a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007308:	78fb      	ldrb	r3, [r7, #3]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	4413      	add	r3, r2
 8007310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007314:	461a      	mov	r2, r3
 8007316:	f240 639d 	movw	r3, #1693	; 0x69d
 800731a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800731c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007320:	2b00      	cmp	r3, #0
 8007322:	da34      	bge.n	800738e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007324:	78fb      	ldrb	r3, [r7, #3]
 8007326:	015a      	lsls	r2, r3, #5
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	4413      	add	r3, r2
 800732c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	78fa      	ldrb	r2, [r7, #3]
 8007334:	0151      	lsls	r1, r2, #5
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	440a      	add	r2, r1
 800733a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800733e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007342:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007344:	e023      	b.n	800738e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007346:	78fb      	ldrb	r3, [r7, #3]
 8007348:	015a      	lsls	r2, r3, #5
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	4413      	add	r3, r2
 800734e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007352:	461a      	mov	r2, r3
 8007354:	f240 2325 	movw	r3, #549	; 0x225
 8007358:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800735a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800735e:	2b00      	cmp	r3, #0
 8007360:	da17      	bge.n	8007392 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007362:	78fb      	ldrb	r3, [r7, #3]
 8007364:	015a      	lsls	r2, r3, #5
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	4413      	add	r3, r2
 800736a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	78fa      	ldrb	r2, [r7, #3]
 8007372:	0151      	lsls	r1, r2, #5
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	440a      	add	r2, r1
 8007378:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800737c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007380:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007382:	e006      	b.n	8007392 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	77fb      	strb	r3, [r7, #31]
      break;
 8007388:	e004      	b.n	8007394 <USB_HC_Init+0x14c>
      break;
 800738a:	bf00      	nop
 800738c:	e002      	b.n	8007394 <USB_HC_Init+0x14c>
      break;
 800738e:	bf00      	nop
 8007390:	e000      	b.n	8007394 <USB_HC_Init+0x14c>
      break;
 8007392:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007394:	78fb      	ldrb	r3, [r7, #3]
 8007396:	015a      	lsls	r2, r3, #5
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	4413      	add	r3, r2
 800739c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	78fa      	ldrb	r2, [r7, #3]
 80073a4:	0151      	lsls	r1, r2, #5
 80073a6:	693a      	ldr	r2, [r7, #16]
 80073a8:	440a      	add	r2, r1
 80073aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80073ae:	f043 0302 	orr.w	r3, r3, #2
 80073b2:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073ba:	699a      	ldr	r2, [r3, #24]
 80073bc:	78fb      	ldrb	r3, [r7, #3]
 80073be:	f003 030f 	and.w	r3, r3, #15
 80073c2:	2101      	movs	r1, #1
 80073c4:	fa01 f303 	lsl.w	r3, r1, r3
 80073c8:	6939      	ldr	r1, [r7, #16]
 80073ca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80073ce:	4313      	orrs	r3, r2
 80073d0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	699b      	ldr	r3, [r3, #24]
 80073d6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80073de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	da03      	bge.n	80073ee <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80073e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073ea:	61bb      	str	r3, [r7, #24]
 80073ec:	e001      	b.n	80073f2 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80073ee:	2300      	movs	r3, #0
 80073f0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f7ff feff 	bl	80071f6 <USB_GetHostSpeed>
 80073f8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80073fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80073fe:	2b02      	cmp	r3, #2
 8007400:	d106      	bne.n	8007410 <USB_HC_Init+0x1c8>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2b02      	cmp	r3, #2
 8007406:	d003      	beq.n	8007410 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007408:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800740c:	617b      	str	r3, [r7, #20]
 800740e:	e001      	b.n	8007414 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007410:	2300      	movs	r3, #0
 8007412:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007414:	787b      	ldrb	r3, [r7, #1]
 8007416:	059b      	lsls	r3, r3, #22
 8007418:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800741c:	78bb      	ldrb	r3, [r7, #2]
 800741e:	02db      	lsls	r3, r3, #11
 8007420:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007424:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007426:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800742a:	049b      	lsls	r3, r3, #18
 800742c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007430:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007432:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007434:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007438:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800743e:	78fb      	ldrb	r3, [r7, #3]
 8007440:	0159      	lsls	r1, r3, #5
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	440b      	add	r3, r1
 8007446:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800744a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007450:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007452:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007456:	2b03      	cmp	r3, #3
 8007458:	d003      	beq.n	8007462 <USB_HC_Init+0x21a>
 800745a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800745e:	2b01      	cmp	r3, #1
 8007460:	d10f      	bne.n	8007482 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007462:	78fb      	ldrb	r3, [r7, #3]
 8007464:	015a      	lsls	r2, r3, #5
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	4413      	add	r3, r2
 800746a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	78fa      	ldrb	r2, [r7, #3]
 8007472:	0151      	lsls	r1, r2, #5
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	440a      	add	r2, r1
 8007478:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800747c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007480:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007482:	7ffb      	ldrb	r3, [r7, #31]
}
 8007484:	4618      	mov	r0, r3
 8007486:	3720      	adds	r7, #32
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b08c      	sub	sp, #48	; 0x30
 8007490:	af02      	add	r7, sp, #8
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	785b      	ldrb	r3, [r3, #1]
 80074a2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80074a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80074a8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d02d      	beq.n	8007512 <USB_HC_StartXfer+0x86>
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	791b      	ldrb	r3, [r3, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d129      	bne.n	8007512 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80074be:	79fb      	ldrb	r3, [r7, #7]
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d117      	bne.n	80074f4 <USB_HC_StartXfer+0x68>
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	79db      	ldrb	r3, [r3, #7]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d003      	beq.n	80074d4 <USB_HC_StartXfer+0x48>
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	79db      	ldrb	r3, [r3, #7]
 80074d0:	2b02      	cmp	r3, #2
 80074d2:	d10f      	bne.n	80074f4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	015a      	lsls	r2, r3, #5
 80074d8:	6a3b      	ldr	r3, [r7, #32]
 80074da:	4413      	add	r3, r2
 80074dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	69fa      	ldr	r2, [r7, #28]
 80074e4:	0151      	lsls	r1, r2, #5
 80074e6:	6a3a      	ldr	r2, [r7, #32]
 80074e8:	440a      	add	r2, r1
 80074ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80074ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074f2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80074f4:	79fb      	ldrb	r3, [r7, #7]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10b      	bne.n	8007512 <USB_HC_StartXfer+0x86>
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	795b      	ldrb	r3, [r3, #5]
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d107      	bne.n	8007512 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	785b      	ldrb	r3, [r3, #1]
 8007506:	4619      	mov	r1, r3
 8007508:	68f8      	ldr	r0, [r7, #12]
 800750a:	f000 fa0f 	bl	800792c <USB_DoPing>
      return HAL_OK;
 800750e:	2300      	movs	r3, #0
 8007510:	e0f8      	b.n	8007704 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d018      	beq.n	800754c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	695b      	ldr	r3, [r3, #20]
 800751e:	68ba      	ldr	r2, [r7, #8]
 8007520:	8912      	ldrh	r2, [r2, #8]
 8007522:	4413      	add	r3, r2
 8007524:	3b01      	subs	r3, #1
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	8912      	ldrh	r2, [r2, #8]
 800752a:	fbb3 f3f2 	udiv	r3, r3, r2
 800752e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8007530:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007532:	8b7b      	ldrh	r3, [r7, #26]
 8007534:	429a      	cmp	r2, r3
 8007536:	d90b      	bls.n	8007550 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8007538:	8b7b      	ldrh	r3, [r7, #26]
 800753a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800753c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	8912      	ldrh	r2, [r2, #8]
 8007542:	fb03 f202 	mul.w	r2, r3, r2
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	611a      	str	r2, [r3, #16]
 800754a:	e001      	b.n	8007550 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800754c:	2301      	movs	r3, #1
 800754e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	78db      	ldrb	r3, [r3, #3]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d007      	beq.n	8007568 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007558:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800755a:	68ba      	ldr	r2, [r7, #8]
 800755c:	8912      	ldrh	r2, [r2, #8]
 800755e:	fb03 f202 	mul.w	r2, r3, r2
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	611a      	str	r2, [r3, #16]
 8007566:	e003      	b.n	8007570 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	695a      	ldr	r2, [r3, #20]
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	691b      	ldr	r3, [r3, #16]
 8007574:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007578:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800757a:	04d9      	lsls	r1, r3, #19
 800757c:	4b63      	ldr	r3, [pc, #396]	; (800770c <USB_HC_StartXfer+0x280>)
 800757e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007580:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	7a9b      	ldrb	r3, [r3, #10]
 8007586:	075b      	lsls	r3, r3, #29
 8007588:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800758c:	69f9      	ldr	r1, [r7, #28]
 800758e:	0148      	lsls	r0, r1, #5
 8007590:	6a39      	ldr	r1, [r7, #32]
 8007592:	4401      	add	r1, r0
 8007594:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007598:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800759a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800759c:	79fb      	ldrb	r3, [r7, #7]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d009      	beq.n	80075b6 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	68d9      	ldr	r1, [r3, #12]
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	015a      	lsls	r2, r3, #5
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	4413      	add	r3, r2
 80075ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075b2:	460a      	mov	r2, r1
 80075b4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80075b6:	6a3b      	ldr	r3, [r7, #32]
 80075b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f003 0301 	and.w	r3, r3, #1
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	bf0c      	ite	eq
 80075c6:	2301      	moveq	r3, #1
 80075c8:	2300      	movne	r3, #0
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	015a      	lsls	r2, r3, #5
 80075d2:	6a3b      	ldr	r3, [r7, #32]
 80075d4:	4413      	add	r3, r2
 80075d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	69fa      	ldr	r2, [r7, #28]
 80075de:	0151      	lsls	r1, r2, #5
 80075e0:	6a3a      	ldr	r2, [r7, #32]
 80075e2:	440a      	add	r2, r1
 80075e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80075e8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80075ec:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80075ee:	69fb      	ldr	r3, [r7, #28]
 80075f0:	015a      	lsls	r2, r3, #5
 80075f2:	6a3b      	ldr	r3, [r7, #32]
 80075f4:	4413      	add	r3, r2
 80075f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	7e7b      	ldrb	r3, [r7, #25]
 80075fe:	075b      	lsls	r3, r3, #29
 8007600:	69f9      	ldr	r1, [r7, #28]
 8007602:	0148      	lsls	r0, r1, #5
 8007604:	6a39      	ldr	r1, [r7, #32]
 8007606:	4401      	add	r1, r0
 8007608:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800760c:	4313      	orrs	r3, r2
 800760e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	015a      	lsls	r2, r3, #5
 8007614:	6a3b      	ldr	r3, [r7, #32]
 8007616:	4413      	add	r3, r2
 8007618:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007626:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	78db      	ldrb	r3, [r3, #3]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d004      	beq.n	800763a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007636:	613b      	str	r3, [r7, #16]
 8007638:	e003      	b.n	8007642 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007640:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007648:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800764a:	69fb      	ldr	r3, [r7, #28]
 800764c:	015a      	lsls	r2, r3, #5
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	4413      	add	r3, r2
 8007652:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007656:	461a      	mov	r2, r3
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800765c:	79fb      	ldrb	r3, [r7, #7]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d001      	beq.n	8007666 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8007662:	2300      	movs	r3, #0
 8007664:	e04e      	b.n	8007704 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	78db      	ldrb	r3, [r3, #3]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d149      	bne.n	8007702 <USB_HC_StartXfer+0x276>
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	695b      	ldr	r3, [r3, #20]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d045      	beq.n	8007702 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	79db      	ldrb	r3, [r3, #7]
 800767a:	2b03      	cmp	r3, #3
 800767c:	d830      	bhi.n	80076e0 <USB_HC_StartXfer+0x254>
 800767e:	a201      	add	r2, pc, #4	; (adr r2, 8007684 <USB_HC_StartXfer+0x1f8>)
 8007680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007684:	08007695 	.word	0x08007695
 8007688:	080076b9 	.word	0x080076b9
 800768c:	08007695 	.word	0x08007695
 8007690:	080076b9 	.word	0x080076b9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	695b      	ldr	r3, [r3, #20]
 8007698:	3303      	adds	r3, #3
 800769a:	089b      	lsrs	r3, r3, #2
 800769c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800769e:	8afa      	ldrh	r2, [r7, #22]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d91c      	bls.n	80076e4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	f043 0220 	orr.w	r2, r3, #32
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	619a      	str	r2, [r3, #24]
        }
        break;
 80076b6:	e015      	b.n	80076e4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	695b      	ldr	r3, [r3, #20]
 80076bc:	3303      	adds	r3, #3
 80076be:	089b      	lsrs	r3, r3, #2
 80076c0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80076c2:	8afa      	ldrh	r2, [r7, #22]
 80076c4:	6a3b      	ldr	r3, [r7, #32]
 80076c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	b29b      	uxth	r3, r3
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d90a      	bls.n	80076e8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	699b      	ldr	r3, [r3, #24]
 80076d6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	619a      	str	r2, [r3, #24]
        }
        break;
 80076de:	e003      	b.n	80076e8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 80076e0:	bf00      	nop
 80076e2:	e002      	b.n	80076ea <USB_HC_StartXfer+0x25e>
        break;
 80076e4:	bf00      	nop
 80076e6:	e000      	b.n	80076ea <USB_HC_StartXfer+0x25e>
        break;
 80076e8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	68d9      	ldr	r1, [r3, #12]
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	785a      	ldrb	r2, [r3, #1]
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	2000      	movs	r0, #0
 80076fa:	9000      	str	r0, [sp, #0]
 80076fc:	68f8      	ldr	r0, [r7, #12]
 80076fe:	f7ff fb31 	bl	8006d64 <USB_WritePacket>
  }

  return HAL_OK;
 8007702:	2300      	movs	r3, #0
}
 8007704:	4618      	mov	r0, r3
 8007706:	3728      	adds	r7, #40	; 0x28
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}
 800770c:	1ff80000 	.word	0x1ff80000

08007710 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007710:	b480      	push	{r7}
 8007712:	b085      	sub	sp, #20
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007722:	695b      	ldr	r3, [r3, #20]
 8007724:	b29b      	uxth	r3, r3
}
 8007726:	4618      	mov	r0, r3
 8007728:	3714      	adds	r7, #20
 800772a:	46bd      	mov	sp, r7
 800772c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007730:	4770      	bx	lr

08007732 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007732:	b480      	push	{r7}
 8007734:	b089      	sub	sp, #36	; 0x24
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
 800773a:	460b      	mov	r3, r1
 800773c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007742:	78fb      	ldrb	r3, [r7, #3]
 8007744:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007746:	2300      	movs	r3, #0
 8007748:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	015a      	lsls	r2, r3, #5
 800774e:	69fb      	ldr	r3, [r7, #28]
 8007750:	4413      	add	r3, r2
 8007752:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	0c9b      	lsrs	r3, r3, #18
 800775a:	f003 0303 	and.w	r3, r3, #3
 800775e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	015a      	lsls	r2, r3, #5
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	4413      	add	r3, r2
 8007768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	0fdb      	lsrs	r3, r3, #31
 8007770:	f003 0301 	and.w	r3, r3, #1
 8007774:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f003 0320 	and.w	r3, r3, #32
 800777e:	2b20      	cmp	r3, #32
 8007780:	d104      	bne.n	800778c <USB_HC_Halt+0x5a>
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d101      	bne.n	800778c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8007788:	2300      	movs	r3, #0
 800778a:	e0c8      	b.n	800791e <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d002      	beq.n	8007798 <USB_HC_Halt+0x66>
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	2b02      	cmp	r3, #2
 8007796:	d163      	bne.n	8007860 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007798:	69bb      	ldr	r3, [r7, #24]
 800779a:	015a      	lsls	r2, r3, #5
 800779c:	69fb      	ldr	r3, [r7, #28]
 800779e:	4413      	add	r3, r2
 80077a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	69ba      	ldr	r2, [r7, #24]
 80077a8:	0151      	lsls	r1, r2, #5
 80077aa:	69fa      	ldr	r2, [r7, #28]
 80077ac:	440a      	add	r2, r1
 80077ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80077b6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	f003 0320 	and.w	r3, r3, #32
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f040 80ab 	bne.w	800791c <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d133      	bne.n	800783a <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80077d2:	69bb      	ldr	r3, [r7, #24]
 80077d4:	015a      	lsls	r2, r3, #5
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	4413      	add	r3, r2
 80077da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	69ba      	ldr	r2, [r7, #24]
 80077e2:	0151      	lsls	r1, r2, #5
 80077e4:	69fa      	ldr	r2, [r7, #28]
 80077e6:	440a      	add	r2, r1
 80077e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80077f0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	015a      	lsls	r2, r3, #5
 80077f6:	69fb      	ldr	r3, [r7, #28]
 80077f8:	4413      	add	r3, r2
 80077fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	69ba      	ldr	r2, [r7, #24]
 8007802:	0151      	lsls	r1, r2, #5
 8007804:	69fa      	ldr	r2, [r7, #28]
 8007806:	440a      	add	r2, r1
 8007808:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800780c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007810:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	3301      	adds	r3, #1
 8007816:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800781e:	d81d      	bhi.n	800785c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	015a      	lsls	r2, r3, #5
 8007824:	69fb      	ldr	r3, [r7, #28]
 8007826:	4413      	add	r3, r2
 8007828:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007832:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007836:	d0ec      	beq.n	8007812 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007838:	e070      	b.n	800791c <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800783a:	69bb      	ldr	r3, [r7, #24]
 800783c:	015a      	lsls	r2, r3, #5
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	4413      	add	r3, r2
 8007842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	69ba      	ldr	r2, [r7, #24]
 800784a:	0151      	lsls	r1, r2, #5
 800784c:	69fa      	ldr	r2, [r7, #28]
 800784e:	440a      	add	r2, r1
 8007850:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007854:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007858:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800785a:	e05f      	b.n	800791c <USB_HC_Halt+0x1ea>
            break;
 800785c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800785e:	e05d      	b.n	800791c <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	015a      	lsls	r2, r3, #5
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	4413      	add	r3, r2
 8007868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	69ba      	ldr	r2, [r7, #24]
 8007870:	0151      	lsls	r1, r2, #5
 8007872:	69fa      	ldr	r2, [r7, #28]
 8007874:	440a      	add	r2, r1
 8007876:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800787a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800787e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007880:	69fb      	ldr	r3, [r7, #28]
 8007882:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007886:	691b      	ldr	r3, [r3, #16]
 8007888:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d133      	bne.n	80078f8 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007890:	69bb      	ldr	r3, [r7, #24]
 8007892:	015a      	lsls	r2, r3, #5
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	4413      	add	r3, r2
 8007898:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	69ba      	ldr	r2, [r7, #24]
 80078a0:	0151      	lsls	r1, r2, #5
 80078a2:	69fa      	ldr	r2, [r7, #28]
 80078a4:	440a      	add	r2, r1
 80078a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80078ae:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	015a      	lsls	r2, r3, #5
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	4413      	add	r3, r2
 80078b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	69ba      	ldr	r2, [r7, #24]
 80078c0:	0151      	lsls	r1, r2, #5
 80078c2:	69fa      	ldr	r2, [r7, #28]
 80078c4:	440a      	add	r2, r1
 80078c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80078ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80078ce:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	3301      	adds	r3, #1
 80078d4:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80078dc:	d81d      	bhi.n	800791a <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	015a      	lsls	r2, r3, #5
 80078e2:	69fb      	ldr	r3, [r7, #28]
 80078e4:	4413      	add	r3, r2
 80078e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80078f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80078f4:	d0ec      	beq.n	80078d0 <USB_HC_Halt+0x19e>
 80078f6:	e011      	b.n	800791c <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	015a      	lsls	r2, r3, #5
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	4413      	add	r3, r2
 8007900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	69ba      	ldr	r2, [r7, #24]
 8007908:	0151      	lsls	r1, r2, #5
 800790a:	69fa      	ldr	r2, [r7, #28]
 800790c:	440a      	add	r2, r1
 800790e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007912:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007916:	6013      	str	r3, [r2, #0]
 8007918:	e000      	b.n	800791c <USB_HC_Halt+0x1ea>
          break;
 800791a:	bf00      	nop
    }
  }

  return HAL_OK;
 800791c:	2300      	movs	r3, #0
}
 800791e:	4618      	mov	r0, r3
 8007920:	3724      	adds	r7, #36	; 0x24
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr
	...

0800792c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800792c:	b480      	push	{r7}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	460b      	mov	r3, r1
 8007936:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800793c:	78fb      	ldrb	r3, [r7, #3]
 800793e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007940:	2301      	movs	r3, #1
 8007942:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	04da      	lsls	r2, r3, #19
 8007948:	4b15      	ldr	r3, [pc, #84]	; (80079a0 <USB_DoPing+0x74>)
 800794a:	4013      	ands	r3, r2
 800794c:	693a      	ldr	r2, [r7, #16]
 800794e:	0151      	lsls	r1, r2, #5
 8007950:	697a      	ldr	r2, [r7, #20]
 8007952:	440a      	add	r2, r1
 8007954:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007958:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800795c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	015a      	lsls	r2, r3, #5
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	4413      	add	r3, r2
 8007966:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007974:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800797c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	015a      	lsls	r2, r3, #5
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	4413      	add	r3, r2
 8007986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800798a:	461a      	mov	r2, r3
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007990:	2300      	movs	r3, #0
}
 8007992:	4618      	mov	r0, r3
 8007994:	371c      	adds	r7, #28
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	1ff80000 	.word	0x1ff80000

080079a4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b088      	sub	sp, #32
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80079ac:	2300      	movs	r3, #0
 80079ae:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80079b4:	2300      	movs	r3, #0
 80079b6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f7ff f911 	bl	8006be0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079be:	2110      	movs	r1, #16
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f7ff f96b 	bl	8006c9c <USB_FlushTxFifo>
 80079c6:	4603      	mov	r3, r0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d001      	beq.n	80079d0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f7ff f997 	bl	8006d04 <USB_FlushRxFifo>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d001      	beq.n	80079e0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80079dc:	2301      	movs	r3, #1
 80079de:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80079e0:	2300      	movs	r3, #0
 80079e2:	61bb      	str	r3, [r7, #24]
 80079e4:	e01f      	b.n	8007a26 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80079e6:	69bb      	ldr	r3, [r7, #24]
 80079e8:	015a      	lsls	r2, r3, #5
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	4413      	add	r3, r2
 80079ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80079fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a04:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a0c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007a0e:	69bb      	ldr	r3, [r7, #24]
 8007a10:	015a      	lsls	r2, r3, #5
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	4413      	add	r3, r2
 8007a16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007a20:	69bb      	ldr	r3, [r7, #24]
 8007a22:	3301      	adds	r3, #1
 8007a24:	61bb      	str	r3, [r7, #24]
 8007a26:	69bb      	ldr	r3, [r7, #24]
 8007a28:	2b0f      	cmp	r3, #15
 8007a2a:	d9dc      	bls.n	80079e6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	61bb      	str	r3, [r7, #24]
 8007a30:	e034      	b.n	8007a9c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	015a      	lsls	r2, r3, #5
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	4413      	add	r3, r2
 8007a3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007a48:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a50:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a58:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	015a      	lsls	r2, r3, #5
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	4413      	add	r3, r2
 8007a62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a66:	461a      	mov	r2, r3
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	3301      	adds	r3, #1
 8007a70:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a78:	d80c      	bhi.n	8007a94 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	015a      	lsls	r2, r3, #5
 8007a7e:	697b      	ldr	r3, [r7, #20]
 8007a80:	4413      	add	r3, r2
 8007a82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a90:	d0ec      	beq.n	8007a6c <USB_StopHost+0xc8>
 8007a92:	e000      	b.n	8007a96 <USB_StopHost+0xf2>
        break;
 8007a94:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	61bb      	str	r3, [r7, #24]
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	2b0f      	cmp	r3, #15
 8007aa0:	d9c7      	bls.n	8007a32 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007aae:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ab6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f7ff f880 	bl	8006bbe <USB_EnableGlobalInt>

  return ret;
 8007abe:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3720      	adds	r7, #32
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <USBH_MIDI_InterfaceInit>:
 *         The function init the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit (USBH_HandleTypeDef *phost)
{	
 8007ac8:	b590      	push	{r4, r7, lr}
 8007aca:	b089      	sub	sp, #36	; 0x24
 8007acc:	af04      	add	r7, sp, #16
 8007ace:	6078      	str	r0, [r7, #4]
	USBH_StatusTypeDef status = USBH_FAIL ;
 8007ad0:	2302      	movs	r3, #2
 8007ad2:	73fb      	strb	r3, [r7, #15]
	uint8_t interface = 0;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle;

	//USB_MIDI_ChangeConnectionState(0);

	interface = USBH_FindInterface(phost, USB_AUDIO_CLASS, USB_MIDISTREAMING_SubCLASS, 0xFF);
 8007ad8:	23ff      	movs	r3, #255	; 0xff
 8007ada:	2203      	movs	r2, #3
 8007adc:	2101      	movs	r1, #1
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f000 fc2c 	bl	800833c <USBH_FindInterface>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	73bb      	strb	r3, [r7, #14]

	if(interface == 0xFF) /* No Valid Interface */
 8007ae8:	7bbb      	ldrb	r3, [r7, #14]
 8007aea:	2bff      	cmp	r3, #255	; 0xff
 8007aec:	d118      	bne.n	8007b20 <USBH_MIDI_InterfaceInit+0x58>
	{
	  USBH_DbgLog ("Cannot Find the interface for MIDI Interface Class.");
 8007aee:	4892      	ldr	r0, [pc, #584]	; (8007d38 <USBH_MIDI_InterfaceInit+0x270>)
 8007af0:	f002 fd36 	bl	800a560 <iprintf>
 8007af4:	4891      	ldr	r0, [pc, #580]	; (8007d3c <USBH_MIDI_InterfaceInit+0x274>)
 8007af6:	f002 fd33 	bl	800a560 <iprintf>
 8007afa:	200a      	movs	r0, #10
 8007afc:	f002 fd48 	bl	800a590 <putchar>
	  USBH_DbgLog (phost->pActiveClass->Name);
 8007b00:	488d      	ldr	r0, [pc, #564]	; (8007d38 <USBH_MIDI_InterfaceInit+0x270>)
 8007b02:	f002 fd2d 	bl	800a560 <iprintf>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f002 fd26 	bl	800a560 <iprintf>
 8007b14:	200a      	movs	r0, #10
 8007b16:	f002 fd3b 	bl	800a590 <putchar>
	  status = USBH_FAIL;
 8007b1a:	2302      	movs	r3, #2
 8007b1c:	73fb      	strb	r3, [r7, #15]
 8007b1e:	e105      	b.n	8007d2c <USBH_MIDI_InterfaceInit+0x264>
	}
	else
	{
		USBH_SelectInterface (phost, interface);
 8007b20:	7bbb      	ldrb	r3, [r7, #14]
 8007b22:	4619      	mov	r1, r3
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 fba1 	bl	800826c <USBH_SelectInterface>

		phost->pActiveClass->pData = (MIDI_HandleTypeDef *)USBH_malloc (sizeof(MIDI_HandleTypeDef));
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8d3 444c 	ldr.w	r4, [r3, #1100]	; 0x44c
 8007b30:	201c      	movs	r0, #28
 8007b32:	f002 fc1d 	bl	800a370 <malloc>
 8007b36:	4603      	mov	r3, r0
 8007b38:	61e3      	str	r3, [r4, #28]
		MIDI_Handle =  (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007b40:	69db      	ldr	r3, [r3, #28]
 8007b42:	60bb      	str	r3, [r7, #8]
		
		if (MIDI_Handle == NULL)
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <USBH_MIDI_InterfaceInit+0x98>
		{
			USBH_DbgLog("Cannot allocate memory for MIDI Handle");
 8007b4a:	487b      	ldr	r0, [pc, #492]	; (8007d38 <USBH_MIDI_InterfaceInit+0x270>)
 8007b4c:	f002 fd08 	bl	800a560 <iprintf>
 8007b50:	487b      	ldr	r0, [pc, #492]	; (8007d40 <USBH_MIDI_InterfaceInit+0x278>)
 8007b52:	f002 fd05 	bl	800a560 <iprintf>
 8007b56:	200a      	movs	r0, #10
 8007b58:	f002 fd1a 	bl	800a590 <putchar>
			return USBH_FAIL;
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	e0e6      	b.n	8007d2e <USBH_MIDI_InterfaceInit+0x266>
		}

		USBH_memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef)); // clear memory for MIDI_Handle 		
 8007b60:	221c      	movs	r2, #28
 8007b62:	2100      	movs	r1, #0
 8007b64:	68b8      	ldr	r0, [r7, #8]
 8007b66:	f002 fc13 	bl	800a390 <memset>

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007b70:	4619      	mov	r1, r3
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	231a      	movs	r3, #26
 8007b76:	fb01 f303 	mul.w	r3, r1, r3
 8007b7a:	4413      	add	r3, r2
 8007b7c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	b25b      	sxtb	r3, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	da1c      	bge.n	8007bc2 <USBH_MIDI_InterfaceInit+0xfa>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007b8e:	4619      	mov	r1, r3
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	231a      	movs	r3, #26
 8007b94:	fb01 f303 	mul.w	r3, r1, r3
 8007b98:	4413      	add	r3, r2
 8007b9a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007b9e:	781a      	ldrb	r2, [r3, #0]
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007baa:	4619      	mov	r1, r3
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	231a      	movs	r3, #26
 8007bb0:	fb01 f303 	mul.w	r3, r1, r3
 8007bb4:	4413      	add	r3, r2
 8007bb6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007bba:	881a      	ldrh	r2, [r3, #0]
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	811a      	strh	r2, [r3, #8]
 8007bc0:	e01b      	b.n	8007bfa <USBH_MIDI_InterfaceInit+0x132>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007bc8:	4619      	mov	r1, r3
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	231a      	movs	r3, #26
 8007bce:	fb01 f303 	mul.w	r3, r1, r3
 8007bd2:	4413      	add	r3, r2
 8007bd4:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8007bd8:	781a      	ldrb	r2, [r3, #0]
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007be4:	4619      	mov	r1, r3
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	231a      	movs	r3, #26
 8007bea:	fb01 f303 	mul.w	r3, r1, r3
 8007bee:	4413      	add	r3, r2
 8007bf0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8007bf4:	881a      	ldrh	r2, [r3, #0]
 8007bf6:	68bb      	ldr	r3, [r7, #8]
 8007bf8:	80da      	strh	r2, [r3, #6]
		}

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007c00:	4619      	mov	r1, r3
 8007c02:	687a      	ldr	r2, [r7, #4]
 8007c04:	231a      	movs	r3, #26
 8007c06:	fb01 f303 	mul.w	r3, r1, r3
 8007c0a:	4413      	add	r3, r2
 8007c0c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	b25b      	sxtb	r3, r3
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	da1c      	bge.n	8007c52 <USBH_MIDI_InterfaceInit+0x18a>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007c1e:	4619      	mov	r1, r3
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	231a      	movs	r3, #26
 8007c24:	fb01 f303 	mul.w	r3, r1, r3
 8007c28:	4413      	add	r3, r2
 8007c2a:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007c2e:	781a      	ldrb	r2, [r3, #0]
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	231a      	movs	r3, #26
 8007c40:	fb01 f303 	mul.w	r3, r1, r3
 8007c44:	4413      	add	r3, r2
 8007c46:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007c4a:	881a      	ldrh	r2, [r3, #0]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	811a      	strh	r2, [r3, #8]
 8007c50:	e01b      	b.n	8007c8a <USBH_MIDI_InterfaceInit+0x1c2>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007c58:	4619      	mov	r1, r3
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	231a      	movs	r3, #26
 8007c5e:	fb01 f303 	mul.w	r3, r1, r3
 8007c62:	4413      	add	r3, r2
 8007c64:	f203 3356 	addw	r3, r3, #854	; 0x356
 8007c68:	781a      	ldrb	r2, [r3, #0]
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 8007c74:	4619      	mov	r1, r3
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	231a      	movs	r3, #26
 8007c7a:	fb01 f303 	mul.w	r3, r1, r3
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8007c84:	881a      	ldrh	r2, [r3, #0]
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	80da      	strh	r2, [r3, #6]
		}

		MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	78db      	ldrb	r3, [r3, #3]
 8007c8e:	4619      	mov	r1, r3
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f001 ffd4 	bl	8009c3e <USBH_AllocPipe>
 8007c96:	4603      	mov	r3, r0
 8007c98:	461a      	mov	r2, r3
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	709a      	strb	r2, [r3, #2]
		MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	791b      	ldrb	r3, [r3, #4]
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f001 ffca 	bl	8009c3e <USBH_AllocPipe>
 8007caa:	4603      	mov	r3, r0
 8007cac:	461a      	mov	r2, r3
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	705a      	strb	r2, [r3, #1]


		/* Open the new channels */
		USBH_OpenPipe  (phost,
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	7899      	ldrb	r1, [r3, #2]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	78d8      	ldrb	r0, [r3, #3]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007cc6:	68ba      	ldr	r2, [r7, #8]
 8007cc8:	88d2      	ldrh	r2, [r2, #6]
 8007cca:	9202      	str	r2, [sp, #8]
 8007ccc:	2202      	movs	r2, #2
 8007cce:	9201      	str	r2, [sp, #4]
 8007cd0:	9300      	str	r3, [sp, #0]
 8007cd2:	4623      	mov	r3, r4
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f001 ff82 	bl	8009be0 <USBH_OpenPipe>
				phost->device.address,
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->OutEpSize);

		USBH_OpenPipe  (phost,
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	7859      	ldrb	r1, [r3, #1]
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	7918      	ldrb	r0, [r3, #4]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007cf0:	68ba      	ldr	r2, [r7, #8]
 8007cf2:	8912      	ldrh	r2, [r2, #8]
 8007cf4:	9202      	str	r2, [sp, #8]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	9201      	str	r2, [sp, #4]
 8007cfa:	9300      	str	r3, [sp, #0]
 8007cfc:	4623      	mov	r3, r4
 8007cfe:	4602      	mov	r2, r0
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f001 ff6d 	bl	8009be0 <USBH_OpenPipe>
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->InEpSize);

		//USB_MIDI_ChangeConnectionState(1);
		MIDI_Handle->state = MIDI_IDLE_STATE;
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	701a      	strb	r2, [r3, #0]


		USBH_LL_SetToggle  (phost, MIDI_Handle->InPipe,0);
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	785b      	ldrb	r3, [r3, #1]
 8007d10:	2200      	movs	r2, #0
 8007d12:	4619      	mov	r1, r3
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f002 fa7d 	bl	800a214 <USBH_LL_SetToggle>
		USBH_LL_SetToggle  (phost, MIDI_Handle->OutPipe,0);
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	789b      	ldrb	r3, [r3, #2]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	4619      	mov	r1, r3
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f002 fa76 	bl	800a214 <USBH_LL_SetToggle>
		status = USBH_OK;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8007d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd90      	pop	{r4, r7, pc}
 8007d36:	bf00      	nop
 8007d38:	0800c470 	.word	0x0800c470
 8007d3c:	0800c47c 	.word	0x0800c47c
 8007d40:	0800c4b0 	.word	0x0800c4b0

08007d44 <USBH_MIDI_InterfaceDeInit>:
 *         The function DeInit the Pipes used for the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007d52:	69db      	ldr	r3, [r3, #28]
 8007d54:	60fb      	str	r3, [r7, #12]

	if ( MIDI_Handle->OutPipe)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	789b      	ldrb	r3, [r3, #2]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d00e      	beq.n	8007d7c <USBH_MIDI_InterfaceDeInit+0x38>
	{
		USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	789b      	ldrb	r3, [r3, #2]
 8007d62:	4619      	mov	r1, r3
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f001 ff5a 	bl	8009c1e <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->OutPipe);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	789b      	ldrb	r3, [r3, #2]
 8007d6e:	4619      	mov	r1, r3
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f001 ff86 	bl	8009c82 <USBH_FreePipe>
		MIDI_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	709a      	strb	r2, [r3, #2]
	}

	if ( MIDI_Handle->InPipe)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	785b      	ldrb	r3, [r3, #1]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d00e      	beq.n	8007da2 <USBH_MIDI_InterfaceDeInit+0x5e>
	{
		USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	785b      	ldrb	r3, [r3, #1]
 8007d88:	4619      	mov	r1, r3
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f001 ff47 	bl	8009c1e <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->InPipe);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	785b      	ldrb	r3, [r3, #1]
 8007d94:	4619      	mov	r1, r3
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f001 ff73 	bl	8009c82 <USBH_FreePipe>
		MIDI_Handle->InPipe = 0;     /* Reset the Channel as Free */
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	705a      	strb	r2, [r3, #1]
	}

	if(phost->pActiveClass->pData)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007da8:	69db      	ldr	r3, [r3, #28]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d00b      	beq.n	8007dc6 <USBH_MIDI_InterfaceDeInit+0x82>
	{
		USBH_free (phost->pActiveClass->pData);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007db4:	69db      	ldr	r3, [r3, #28]
 8007db6:	4618      	mov	r0, r3
 8007db8:	f002 fae2 	bl	800a380 <free>
		phost->pActiveClass->pData = 0;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	61da      	str	r2, [r3, #28]
	}

	return USBH_OK;
 8007dc6:	2300      	movs	r3, #0
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3710      	adds	r7, #16
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <USBH_MIDI_ClassRequest>:
 *         for MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest (USBH_HandleTypeDef *phost)
{   
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b082      	sub	sp, #8
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]

	phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8007dde:	2102      	movs	r1, #2
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	4798      	blx	r3

	return USBH_OK;
 8007de4:	2300      	movs	r3, #0
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3708      	adds	r7, #8
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}

08007dee <USBH_MIDI_Process>:
 *         (background process)
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_Process (USBH_HandleTypeDef *phost)
{
 8007dee:	b580      	push	{r7, lr}
 8007df0:	b084      	sub	sp, #16
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
	USBH_StatusTypeDef status = USBH_BUSY;
 8007df6:	2301      	movs	r3, #1
 8007df8:	73fb      	strb	r3, [r7, #15]
	USBH_StatusTypeDef req_status = USBH_OK;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007e04:	69db      	ldr	r3, [r3, #28]
 8007e06:	60bb      	str	r3, [r7, #8]

	switch(MIDI_Handle->state)
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d010      	beq.n	8007e32 <USBH_MIDI_Process+0x44>
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	dc1b      	bgt.n	8007e4c <USBH_MIDI_Process+0x5e>
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d002      	beq.n	8007e1e <USBH_MIDI_Process+0x30>
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d003      	beq.n	8007e24 <USBH_MIDI_Process+0x36>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
		}
		break;

	default:
		break;
 8007e1c:	e016      	b.n	8007e4c <USBH_MIDI_Process+0x5e>
		status = USBH_OK;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	73fb      	strb	r3, [r7, #15]
		break;
 8007e22:	e016      	b.n	8007e52 <USBH_MIDI_Process+0x64>
		MIDI_ProcessTransmission(phost);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 f86b 	bl	8007f00 <MIDI_ProcessTransmission>
		MIDI_ProcessReception(phost);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 f8d9 	bl	8007fe2 <MIDI_ProcessReception>
		break;
 8007e30:	e00f      	b.n	8007e52 <USBH_MIDI_Process+0x64>
		req_status = USBH_ClrFeature(phost, 0x00);
 8007e32:	2100      	movs	r1, #0
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f001 f9a2 	bl	800917e <USBH_ClrFeature>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	73bb      	strb	r3, [r7, #14]
		if(req_status == USBH_OK )
 8007e3e:	7bbb      	ldrb	r3, [r7, #14]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d105      	bne.n	8007e50 <USBH_MIDI_Process+0x62>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	2200      	movs	r2, #0
 8007e48:	701a      	strb	r2, [r3, #0]
		break;
 8007e4a:	e001      	b.n	8007e50 <USBH_MIDI_Process+0x62>
		break;
 8007e4c:	bf00      	nop
 8007e4e:	e000      	b.n	8007e52 <USBH_MIDI_Process+0x64>
		break;
 8007e50:	bf00      	nop

	}

	return status;
 8007e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3710      	adds	r7, #16
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <USBH_MIDI_SOFProcess>:
  *         The function is for managing SOF callback 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess (USBH_HandleTypeDef *phost)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  return USBH_OK;  
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	370c      	adds	r7, #12
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr

08007e72 <USBH_MIDI_GetLastReceivedDataSize>:
 * @brief  This function return last recieved data size
 * @param  None
 * @retval None
 */
uint16_t USBH_MIDI_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 8007e72:	b580      	push	{r7, lr}
 8007e74:	b084      	sub	sp, #16
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007e80:	69db      	ldr	r3, [r3, #28]
 8007e82:	60fb      	str	r3, [r7, #12]

	if(phost->gState == HOST_CLASS)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	2b0b      	cmp	r3, #11
 8007e8c:	d108      	bne.n	8007ea0 <USBH_MIDI_GetLastReceivedDataSize+0x2e>
	{
		return USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	785b      	ldrb	r3, [r3, #1]
 8007e92:	4619      	mov	r1, r3
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f002 f901 	bl	800a09c <USBH_LL_GetLastXferSize>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	e000      	b.n	8007ea2 <USBH_MIDI_GetLastReceivedDataSize+0x30>
	}
	else
	{
		return 0;
 8007ea0:	2300      	movs	r3, #0
	}
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <USBH_MIDI_Receive>:
 * @brief  This function prepares the state before issuing the class specific commands
 * @param  None
 * @retval None
 */
USBH_StatusTypeDef  USBH_MIDI_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint16_t length)
{
 8007eaa:	b480      	push	{r7}
 8007eac:	b087      	sub	sp, #28
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	4613      	mov	r3, r2
 8007eb6:	80fb      	strh	r3, [r7, #6]
	USBH_StatusTypeDef Status = USBH_BUSY;
 8007eb8:	2301      	movs	r3, #1
 8007eba:	75fb      	strb	r3, [r7, #23]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007ec2:	69db      	ldr	r3, [r3, #28]
 8007ec4:	613b      	str	r3, [r7, #16]

	if((MIDI_Handle->state == MIDI_IDLE_STATE) || (MIDI_Handle->state == MIDI_TRANSFER_DATA))
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d003      	beq.n	8007ed6 <USBH_MIDI_Receive+0x2c>
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d10d      	bne.n	8007ef2 <USBH_MIDI_Receive+0x48>
	{
		MIDI_Handle->pRxData = pbuff;
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	68ba      	ldr	r2, [r7, #8]
 8007eda:	611a      	str	r2, [r3, #16]
		MIDI_Handle->RxDataLength = length;
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	88fa      	ldrh	r2, [r7, #6]
 8007ee0:	82da      	strh	r2, [r3, #22]
		MIDI_Handle->state = MIDI_TRANSFER_DATA;
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	701a      	strb	r2, [r3, #0]
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	2203      	movs	r2, #3
 8007eec:	765a      	strb	r2, [r3, #25]
		Status = USBH_OK;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	75fb      	strb	r3, [r7, #23]
#if (USBH_USE_OS == 1)
		osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
	}
	return Status;
 8007ef2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	371c      	adds	r7, #28
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr

08007f00 <MIDI_ProcessTransmission>:
 * @brief  The function is responsible for sending data to the device
 *  @param  pdev: Selected device
 * @retval None
 */
static void MIDI_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b086      	sub	sp, #24
 8007f04:	af02      	add	r7, sp, #8
 8007f06:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007f0e:	69db      	ldr	r3, [r3, #28]
 8007f10:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007f12:	2300      	movs	r3, #0
 8007f14:	72fb      	strb	r3, [r7, #11]

	switch(MIDI_Handle->data_tx_state)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	7e1b      	ldrb	r3, [r3, #24]
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d002      	beq.n	8007f24 <MIDI_ProcessTransmission+0x24>
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d021      	beq.n	8007f66 <MIDI_ProcessTransmission+0x66>
			osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
		}
		break;
	default:
		break;
 8007f22:	e05a      	b.n	8007fda <MIDI_ProcessTransmission+0xda>
		if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	8a9a      	ldrh	r2, [r3, #20]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	88db      	ldrh	r3, [r3, #6]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d90b      	bls.n	8007f48 <MIDI_ProcessTransmission+0x48>
			USBH_BulkSendData (phost,
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	68d9      	ldr	r1, [r3, #12]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	88da      	ldrh	r2, [r3, #6]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	789b      	ldrb	r3, [r3, #2]
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	9000      	str	r0, [sp, #0]
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f001 fe0a 	bl	8009b5a <USBH_BulkSendData>
 8007f46:	e00a      	b.n	8007f5e <MIDI_ProcessTransmission+0x5e>
			USBH_BulkSendData (phost,
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	68d9      	ldr	r1, [r3, #12]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	8a9a      	ldrh	r2, [r3, #20]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	789b      	ldrb	r3, [r3, #2]
 8007f54:	2001      	movs	r0, #1
 8007f56:	9000      	str	r0, [sp, #0]
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f001 fdfe 	bl	8009b5a <USBH_BulkSendData>
		MIDI_Handle->data_tx_state = MIDI_SEND_DATA_WAIT;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2202      	movs	r2, #2
 8007f62:	761a      	strb	r2, [r3, #24]
		break;
 8007f64:	e039      	b.n	8007fda <MIDI_ProcessTransmission+0xda>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->OutPipe);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	789b      	ldrb	r3, [r3, #2]
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f002 f927 	bl	800a1c0 <USBH_LL_GetURBState>
 8007f72:	4603      	mov	r3, r0
 8007f74:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 8007f76:	7afb      	ldrb	r3, [r7, #11]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d127      	bne.n	8007fcc <MIDI_ProcessTransmission+0xcc>
			if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	8a9a      	ldrh	r2, [r3, #20]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	88db      	ldrh	r3, [r3, #6]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d90f      	bls.n	8007fa8 <MIDI_ProcessTransmission+0xa8>
				MIDI_Handle->TxDataLength -= MIDI_Handle->OutEpSize ;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	8a9a      	ldrh	r2, [r3, #20]
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	88db      	ldrh	r3, [r3, #6]
 8007f90:	1ad3      	subs	r3, r2, r3
 8007f92:	b29a      	uxth	r2, r3
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	829a      	strh	r2, [r3, #20]
				MIDI_Handle->pTxData += MIDI_Handle->OutEpSize;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	68fa      	ldr	r2, [r7, #12]
 8007f9e:	88d2      	ldrh	r2, [r2, #6]
 8007fa0:	441a      	add	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	60da      	str	r2, [r3, #12]
 8007fa6:	e002      	b.n	8007fae <MIDI_ProcessTransmission+0xae>
				MIDI_Handle->TxDataLength = 0;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2200      	movs	r2, #0
 8007fac:	829a      	strh	r2, [r3, #20]
			if( MIDI_Handle->TxDataLength > 0)
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	8a9b      	ldrh	r3, [r3, #20]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d003      	beq.n	8007fbe <MIDI_ProcessTransmission+0xbe>
				MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	761a      	strb	r2, [r3, #24]
		break;
 8007fbc:	e00c      	b.n	8007fd8 <MIDI_ProcessTransmission+0xd8>
				MIDI_Handle->data_tx_state = MIDI_IDLE;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	761a      	strb	r2, [r3, #24]
				USBH_MIDI_TransmitCallback(phost);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 f866 	bl	8008096 <USBH_MIDI_TransmitCallback>
		break;
 8007fca:	e005      	b.n	8007fd8 <MIDI_ProcessTransmission+0xd8>
		else if( URB_Status == USBH_URB_NOTREADY )
 8007fcc:	7afb      	ldrb	r3, [r7, #11]
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	d102      	bne.n	8007fd8 <MIDI_ProcessTransmission+0xd8>
			MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	761a      	strb	r2, [r3, #24]
		break;
 8007fd8:	bf00      	nop
	}
}
 8007fda:	bf00      	nop
 8007fdc:	3710      	adds	r7, #16
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}

08007fe2 <MIDI_ProcessReception>:
 *  @param  pdev: Selected device
 * @retval None
 */

static void MIDI_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007fe2:	b580      	push	{r7, lr}
 8007fe4:	b084      	sub	sp, #16
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8007ff0:	69db      	ldr	r3, [r3, #28]
 8007ff2:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	72fb      	strb	r3, [r7, #11]
	uint16_t length;

	switch(MIDI_Handle->data_rx_state)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	7e5b      	ldrb	r3, [r3, #25]
 8007ffc:	2b03      	cmp	r3, #3
 8007ffe:	d002      	beq.n	8008006 <MIDI_ProcessReception+0x24>
 8008000:	2b04      	cmp	r3, #4
 8008002:	d00d      	beq.n	8008020 <MIDI_ProcessReception+0x3e>
#endif
		}
		break;

	default:
		break;
 8008004:	e043      	b.n	800808e <MIDI_ProcessReception+0xac>
		USBH_BulkReceiveData (phost,
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6919      	ldr	r1, [r3, #16]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	891a      	ldrh	r2, [r3, #8]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	785b      	ldrb	r3, [r3, #1]
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f001 fdc6 	bl	8009ba4 <USBH_BulkReceiveData>
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA_WAIT;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2204      	movs	r2, #4
 800801c:	765a      	strb	r2, [r3, #25]
		break;
 800801e:	e036      	b.n	800808e <MIDI_ProcessReception+0xac>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	785b      	ldrb	r3, [r3, #1]
 8008024:	4619      	mov	r1, r3
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f002 f8ca 	bl	800a1c0 <USBH_LL_GetURBState>
 800802c:	4603      	mov	r3, r0
 800802e:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 8008030:	7afb      	ldrb	r3, [r7, #11]
 8008032:	2b01      	cmp	r3, #1
 8008034:	d12a      	bne.n	800808c <MIDI_ProcessReception+0xaa>
			length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	785b      	ldrb	r3, [r3, #1]
 800803a:	4619      	mov	r1, r3
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f002 f82d 	bl	800a09c <USBH_LL_GetLastXferSize>
 8008042:	4603      	mov	r3, r0
 8008044:	813b      	strh	r3, [r7, #8]
			if(((MIDI_Handle->RxDataLength - length) > 0) && (length > MIDI_Handle->InEpSize))
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	8adb      	ldrh	r3, [r3, #22]
 800804a:	461a      	mov	r2, r3
 800804c:	893b      	ldrh	r3, [r7, #8]
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	2b00      	cmp	r3, #0
 8008052:	dd15      	ble.n	8008080 <MIDI_ProcessReception+0x9e>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	891b      	ldrh	r3, [r3, #8]
 8008058:	893a      	ldrh	r2, [r7, #8]
 800805a:	429a      	cmp	r2, r3
 800805c:	d910      	bls.n	8008080 <MIDI_ProcessReception+0x9e>
				MIDI_Handle->RxDataLength -= length ;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	8ada      	ldrh	r2, [r3, #22]
 8008062:	893b      	ldrh	r3, [r7, #8]
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	b29a      	uxth	r2, r3
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	82da      	strh	r2, [r3, #22]
				MIDI_Handle->pRxData += length;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	691a      	ldr	r2, [r3, #16]
 8008070:	893b      	ldrh	r3, [r7, #8]
 8008072:	441a      	add	r2, r3
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	611a      	str	r2, [r3, #16]
				MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2203      	movs	r2, #3
 800807c:	765a      	strb	r2, [r3, #25]
		break;
 800807e:	e005      	b.n	800808c <MIDI_ProcessReception+0xaa>
				MIDI_Handle->data_rx_state = MIDI_IDLE;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2200      	movs	r2, #0
 8008084:	765a      	strb	r2, [r3, #25]
				USBH_MIDI_ReceiveCallback(phost);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f7f9 fb04 	bl	8001694 <USBH_MIDI_ReceiveCallback>
		break;
 800808c:	bf00      	nop
	}
}
 800808e:	bf00      	nop
 8008090:	3710      	adds	r7, #16
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <USBH_MIDI_TransmitCallback>:
 * @brief  The function informs user that data have been transmitted.
 *  @param  pdev: Selected device
 * @retval None
 */
__weak void USBH_MIDI_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008096:	b480      	push	{r7}
 8008098:	b083      	sub	sp, #12
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]

}
 800809e:	bf00      	nop
 80080a0:	370c      	adds	r7, #12
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
	...

080080ac <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	60b9      	str	r1, [r7, #8]
 80080b6:	4613      	mov	r3, r2
 80080b8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d10a      	bne.n	80080d6 <USBH_Init+0x2a>
  {
    USBH_ErrLog("Invalid Host handle");
 80080c0:	481c      	ldr	r0, [pc, #112]	; (8008134 <USBH_Init+0x88>)
 80080c2:	f002 fa4d 	bl	800a560 <iprintf>
 80080c6:	481c      	ldr	r0, [pc, #112]	; (8008138 <USBH_Init+0x8c>)
 80080c8:	f002 fa4a 	bl	800a560 <iprintf>
 80080cc:	200a      	movs	r0, #10
 80080ce:	f002 fa5f 	bl	800a590 <putchar>
    return USBH_FAIL;
 80080d2:	2302      	movs	r3, #2
 80080d4:	e029      	b.n	800812a <USBH_Init+0x7e>
  }

  /* Set DRiver ID */
  phost->id = id;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	79fa      	ldrb	r2, [r7, #7]
 80080da:	f883 249c 	strb.w	r2, [r3, #1180]	; 0x49c

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
  phost->ClassNumber = 0U;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f8c3 2450 	str.w	r2, [r3, #1104]	; 0x450

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80080ee:	68f8      	ldr	r0, [r7, #12]
 80080f0:	f000 f824 	bl	800813c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2200      	movs	r2, #0
 8008108:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2200      	movs	r2, #0
 8008110:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d003      	beq.n	8008122 <USBH_Init+0x76>
  {
    phost->pUser = pUsrFunc;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f001 ff06 	bl	8009f34 <USBH_LL_Init>

  return USBH_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	3710      	adds	r7, #16
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}
 8008132:	bf00      	nop
 8008134:	0800c4d8 	.word	0x0800c4d8
 8008138:	0800c4e0 	.word	0x0800c4e0

0800813c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800813c:	b480      	push	{r7}
 800813e:	b085      	sub	sp, #20
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008148:	2300      	movs	r3, #0
 800814a:	60fb      	str	r3, [r7, #12]
 800814c:	e00a      	b.n	8008164 <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	4413      	add	r3, r2
 800815a:	2200      	movs	r2, #0
 800815c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	3301      	adds	r3, #1
 8008162:	60fb      	str	r3, [r7, #12]
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2b0f      	cmp	r3, #15
 8008168:	d9f1      	bls.n	800814e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800816a:	2300      	movs	r3, #0
 800816c:	60fb      	str	r3, [r7, #12]
 800816e:	e009      	b.n	8008184 <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	4413      	add	r3, r2
 8008176:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800817a:	2200      	movs	r2, #0
 800817c:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	3301      	adds	r3, #1
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800818a:	d3f1      	bcc.n	8008170 <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494

  phost->Control.state = CTRL_SETUP;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2201      	movs	r2, #1
 80081aa:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2240      	movs	r2, #64	; 0x40
 80081b0:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2200      	movs	r2, #0
 80081b6:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2200      	movs	r2, #0
 80081d4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3714      	adds	r7, #20
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr
	...

080081e8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80081f2:	2300      	movs	r3, #0
 80081f4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d020      	beq.n	800823e <USBH_RegisterClass+0x56>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 8008202:	2b00      	cmp	r3, #0
 8008204:	d10f      	bne.n	8008226 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800820c:	1c59      	adds	r1, r3, #1
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	f8c2 1450 	str.w	r1, [r2, #1104]	; 0x450
 8008214:	687a      	ldr	r2, [r7, #4]
 8008216:	f503 7389 	add.w	r3, r3, #274	; 0x112
 800821a:	6839      	ldr	r1, [r7, #0]
 800821c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008220:	2300      	movs	r3, #0
 8008222:	73fb      	strb	r3, [r7, #15]
 8008224:	e016      	b.n	8008254 <USBH_RegisterClass+0x6c>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
 8008226:	480e      	ldr	r0, [pc, #56]	; (8008260 <USBH_RegisterClass+0x78>)
 8008228:	f002 f99a 	bl	800a560 <iprintf>
 800822c:	480d      	ldr	r0, [pc, #52]	; (8008264 <USBH_RegisterClass+0x7c>)
 800822e:	f002 f997 	bl	800a560 <iprintf>
 8008232:	200a      	movs	r0, #10
 8008234:	f002 f9ac 	bl	800a590 <putchar>
      status = USBH_FAIL;
 8008238:	2302      	movs	r3, #2
 800823a:	73fb      	strb	r3, [r7, #15]
 800823c:	e00a      	b.n	8008254 <USBH_RegisterClass+0x6c>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
 800823e:	4808      	ldr	r0, [pc, #32]	; (8008260 <USBH_RegisterClass+0x78>)
 8008240:	f002 f98e 	bl	800a560 <iprintf>
 8008244:	4808      	ldr	r0, [pc, #32]	; (8008268 <USBH_RegisterClass+0x80>)
 8008246:	f002 f98b 	bl	800a560 <iprintf>
 800824a:	200a      	movs	r0, #10
 800824c:	f002 f9a0 	bl	800a590 <putchar>
    status = USBH_FAIL;
 8008250:	2302      	movs	r3, #2
 8008252:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008254:	7bfb      	ldrb	r3, [r7, #15]
}
 8008256:	4618      	mov	r0, r3
 8008258:	3710      	adds	r7, #16
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	0800c4d8 	.word	0x0800c4d8
 8008264:	0800c4f4 	.word	0x0800c4f4
 8008268:	0800c510 	.word	0x0800c510

0800826c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
 8008274:	460b      	mov	r3, r1
 8008276:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008278:	2300      	movs	r3, #0
 800827a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8008282:	78fa      	ldrb	r2, [r7, #3]
 8008284:	429a      	cmp	r2, r3
 8008286:	d23c      	bcs.n	8008302 <USBH_SelectInterface+0x96>
  {
    phost->device.current_interface = interface;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	78fa      	ldrb	r2, [r7, #3]
 800828c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 8008290:	78fb      	ldrb	r3, [r7, #3]
 8008292:	4619      	mov	r1, r3
 8008294:	4823      	ldr	r0, [pc, #140]	; (8008324 <USBH_SelectInterface+0xb8>)
 8008296:	f002 f963 	bl	800a560 <iprintf>
 800829a:	200a      	movs	r0, #10
 800829c:	f002 f978 	bl	800a590 <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 80082a0:	78fb      	ldrb	r3, [r7, #3]
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	211a      	movs	r1, #26
 80082a6:	fb01 f303 	mul.w	r3, r1, r3
 80082aa:	4413      	add	r3, r2
 80082ac:	f203 3347 	addw	r3, r3, #839	; 0x347
 80082b0:	781b      	ldrb	r3, [r3, #0]
 80082b2:	4619      	mov	r1, r3
 80082b4:	481c      	ldr	r0, [pc, #112]	; (8008328 <USBH_SelectInterface+0xbc>)
 80082b6:	f002 f953 	bl	800a560 <iprintf>
 80082ba:	200a      	movs	r0, #10
 80082bc:	f002 f968 	bl	800a590 <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 80082c0:	78fb      	ldrb	r3, [r7, #3]
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	211a      	movs	r1, #26
 80082c6:	fb01 f303 	mul.w	r3, r1, r3
 80082ca:	4413      	add	r3, r2
 80082cc:	f503 7352 	add.w	r3, r3, #840	; 0x348
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	4619      	mov	r1, r3
 80082d4:	4815      	ldr	r0, [pc, #84]	; (800832c <USBH_SelectInterface+0xc0>)
 80082d6:	f002 f943 	bl	800a560 <iprintf>
 80082da:	200a      	movs	r0, #10
 80082dc:	f002 f958 	bl	800a590 <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 80082e0:	78fb      	ldrb	r3, [r7, #3]
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	211a      	movs	r1, #26
 80082e6:	fb01 f303 	mul.w	r3, r1, r3
 80082ea:	4413      	add	r3, r2
 80082ec:	f203 3349 	addw	r3, r3, #841	; 0x349
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	4619      	mov	r1, r3
 80082f4:	480e      	ldr	r0, [pc, #56]	; (8008330 <USBH_SelectInterface+0xc4>)
 80082f6:	f002 f933 	bl	800a560 <iprintf>
 80082fa:	200a      	movs	r0, #10
 80082fc:	f002 f948 	bl	800a590 <putchar>
 8008300:	e00a      	b.n	8008318 <USBH_SelectInterface+0xac>
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
 8008302:	480c      	ldr	r0, [pc, #48]	; (8008334 <USBH_SelectInterface+0xc8>)
 8008304:	f002 f92c 	bl	800a560 <iprintf>
 8008308:	480b      	ldr	r0, [pc, #44]	; (8008338 <USBH_SelectInterface+0xcc>)
 800830a:	f002 f929 	bl	800a560 <iprintf>
 800830e:	200a      	movs	r0, #10
 8008310:	f002 f93e 	bl	800a590 <putchar>
    status = USBH_FAIL;
 8008314:	2302      	movs	r3, #2
 8008316:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008318:	7bfb      	ldrb	r3, [r7, #15]
}
 800831a:	4618      	mov	r0, r3
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
 8008322:	bf00      	nop
 8008324:	0800c528 	.word	0x0800c528
 8008328:	0800c548 	.word	0x0800c548
 800832c:	0800c558 	.word	0x0800c558
 8008330:	0800c568 	.word	0x0800c568
 8008334:	0800c4d8 	.word	0x0800c4d8
 8008338:	0800c578 	.word	0x0800c578

0800833c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800833c:	b480      	push	{r7}
 800833e:	b087      	sub	sp, #28
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	4608      	mov	r0, r1
 8008346:	4611      	mov	r1, r2
 8008348:	461a      	mov	r2, r3
 800834a:	4603      	mov	r3, r0
 800834c:	70fb      	strb	r3, [r7, #3]
 800834e:	460b      	mov	r3, r1
 8008350:	70bb      	strb	r3, [r7, #2]
 8008352:	4613      	mov	r3, r2
 8008354:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008356:	2300      	movs	r3, #0
 8008358:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800835a:	2300      	movs	r3, #0
 800835c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008364:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008366:	e025      	b.n	80083b4 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008368:	7dfb      	ldrb	r3, [r7, #23]
 800836a:	221a      	movs	r2, #26
 800836c:	fb02 f303 	mul.w	r3, r2, r3
 8008370:	3308      	adds	r3, #8
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	4413      	add	r3, r2
 8008376:	3302      	adds	r3, #2
 8008378:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	795b      	ldrb	r3, [r3, #5]
 800837e:	78fa      	ldrb	r2, [r7, #3]
 8008380:	429a      	cmp	r2, r3
 8008382:	d002      	beq.n	800838a <USBH_FindInterface+0x4e>
 8008384:	78fb      	ldrb	r3, [r7, #3]
 8008386:	2bff      	cmp	r3, #255	; 0xff
 8008388:	d111      	bne.n	80083ae <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800838e:	78ba      	ldrb	r2, [r7, #2]
 8008390:	429a      	cmp	r2, r3
 8008392:	d002      	beq.n	800839a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008394:	78bb      	ldrb	r3, [r7, #2]
 8008396:	2bff      	cmp	r3, #255	; 0xff
 8008398:	d109      	bne.n	80083ae <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800839a:	693b      	ldr	r3, [r7, #16]
 800839c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800839e:	787a      	ldrb	r2, [r7, #1]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d002      	beq.n	80083aa <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80083a4:	787b      	ldrb	r3, [r7, #1]
 80083a6:	2bff      	cmp	r3, #255	; 0xff
 80083a8:	d101      	bne.n	80083ae <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80083aa:	7dfb      	ldrb	r3, [r7, #23]
 80083ac:	e006      	b.n	80083bc <USBH_FindInterface+0x80>
    }
    if_ix++;
 80083ae:	7dfb      	ldrb	r3, [r7, #23]
 80083b0:	3301      	adds	r3, #1
 80083b2:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80083b4:	7dfb      	ldrb	r3, [r7, #23]
 80083b6:	2b09      	cmp	r3, #9
 80083b8:	d9d6      	bls.n	8008368 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80083ba:	23ff      	movs	r3, #255	; 0xff
}
 80083bc:	4618      	mov	r0, r3
 80083be:	371c      	adds	r7, #28
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f001 fdeb 	bl	8009fac <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80083d6:	2101      	movs	r1, #1
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f001 ff04 	bl	800a1e6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3708      	adds	r7, #8
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b088      	sub	sp, #32
 80083ec:	af04      	add	r7, sp, #16
 80083ee:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80083f0:	2302      	movs	r3, #2
 80083f2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80083f4:	2300      	movs	r3, #0
 80083f6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	2b01      	cmp	r3, #1
 8008402:	d102      	bne.n	800840a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2203      	movs	r2, #3
 8008408:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b0b      	cmp	r3, #11
 8008412:	f200 823d 	bhi.w	8008890 <USBH_Process+0x4a8>
 8008416:	a201      	add	r2, pc, #4	; (adr r2, 800841c <USBH_Process+0x34>)
 8008418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800841c:	0800844d 	.word	0x0800844d
 8008420:	0800848b 	.word	0x0800848b
 8008424:	0800850b 	.word	0x0800850b
 8008428:	0800881f 	.word	0x0800881f
 800842c:	08008891 	.word	0x08008891
 8008430:	080085af 	.word	0x080085af
 8008434:	080087a1 	.word	0x080087a1
 8008438:	080085fd 	.word	0x080085fd
 800843c:	0800861d 	.word	0x0800861d
 8008440:	08008649 	.word	0x08008649
 8008444:	080086a5 	.word	0x080086a5
 8008448:	08008807 	.word	0x08008807
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008452:	b2db      	uxtb	r3, r3
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 821d 	beq.w	8008894 <USBH_Process+0x4ac>
      {
        USBH_UsrLog("USB Device Connected");
 800845a:	48a7      	ldr	r0, [pc, #668]	; (80086f8 <USBH_Process+0x310>)
 800845c:	f002 f880 	bl	800a560 <iprintf>
 8008460:	200a      	movs	r0, #10
 8008462:	f002 f895 	bl	800a590 <putchar>

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2201      	movs	r2, #1
 800846a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800846c:	20c8      	movs	r0, #200	; 0xc8
 800846e:	f001 ff01 	bl	800a274 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f001 fdf7 	bl	800a066 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2200      	movs	r2, #0
 8008484:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008488:	e204      	b.n	8008894 <USBH_Process+0x4ac>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8008490:	2b01      	cmp	r3, #1
 8008492:	d10d      	bne.n	80084b0 <USBH_Process+0xc8>
      {
        USBH_UsrLog("USB Device Reset Completed");
 8008494:	4899      	ldr	r0, [pc, #612]	; (80086fc <USBH_Process+0x314>)
 8008496:	f002 f863 	bl	800a560 <iprintf>
 800849a:	200a      	movs	r0, #10
 800849c:	f002 f878 	bl	800a590 <putchar>
        phost->device.RstCnt = 0U;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2202      	movs	r2, #2
 80084ac:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80084ae:	e1fe      	b.n	80088ae <USBH_Process+0x4c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 80084b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80084ba:	d91a      	bls.n	80084f2 <USBH_Process+0x10a>
          phost->device.RstCnt++;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80084c2:	3301      	adds	r3, #1
 80084c4:	b2da      	uxtb	r2, r3
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80084d2:	2b03      	cmp	r3, #3
 80084d4:	d909      	bls.n	80084ea <USBH_Process+0x102>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 80084d6:	488a      	ldr	r0, [pc, #552]	; (8008700 <USBH_Process+0x318>)
 80084d8:	f002 f842 	bl	800a560 <iprintf>
 80084dc:	200a      	movs	r0, #10
 80084de:	f002 f857 	bl	800a590 <putchar>
            phost->gState = HOST_ABORT_STATE;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	220d      	movs	r2, #13
 80084e6:	701a      	strb	r2, [r3, #0]
      break;
 80084e8:	e1e1      	b.n	80088ae <USBH_Process+0x4c6>
            phost->gState = HOST_IDLE;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	701a      	strb	r2, [r3, #0]
      break;
 80084f0:	e1dd      	b.n	80088ae <USBH_Process+0x4c6>
          phost->Timeout += 10U;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 80084f8:	f103 020a 	add.w	r2, r3, #10
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
          USBH_Delay(10U);
 8008502:	200a      	movs	r0, #10
 8008504:	f001 feb6 	bl	800a274 <USBH_Delay>
      break;
 8008508:	e1d1      	b.n	80088ae <USBH_Process+0x4c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8008510:	2b00      	cmp	r3, #0
 8008512:	d005      	beq.n	8008520 <USBH_Process+0x138>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800851a:	2104      	movs	r1, #4
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008520:	2064      	movs	r0, #100	; 0x64
 8008522:	f001 fea7 	bl	800a274 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f001 fd76 	bl	800a018 <USBH_LL_GetSpeed>
 800852c:	4603      	mov	r3, r0
 800852e:	461a      	mov	r2, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2205      	movs	r2, #5
 800853a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800853c:	2100      	movs	r1, #0
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f001 fb7d 	bl	8009c3e <USBH_AllocPipe>
 8008544:	4603      	mov	r3, r0
 8008546:	461a      	mov	r2, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800854c:	2180      	movs	r1, #128	; 0x80
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f001 fb75 	bl	8009c3e <USBH_AllocPipe>
 8008554:	4603      	mov	r3, r0
 8008556:	461a      	mov	r2, r3
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	7919      	ldrb	r1, [r3, #4]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800856c:	687a      	ldr	r2, [r7, #4]
 800856e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008570:	b292      	uxth	r2, r2
 8008572:	9202      	str	r2, [sp, #8]
 8008574:	2200      	movs	r2, #0
 8008576:	9201      	str	r2, [sp, #4]
 8008578:	9300      	str	r3, [sp, #0]
 800857a:	4603      	mov	r3, r0
 800857c:	2280      	movs	r2, #128	; 0x80
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f001 fb2e 	bl	8009be0 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	7959      	ldrb	r1, [r3, #5]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008598:	b292      	uxth	r2, r2
 800859a:	9202      	str	r2, [sp, #8]
 800859c:	2200      	movs	r2, #0
 800859e:	9201      	str	r2, [sp, #4]
 80085a0:	9300      	str	r3, [sp, #0]
 80085a2:	4603      	mov	r3, r0
 80085a4:	2200      	movs	r2, #0
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f001 fb1a 	bl	8009be0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80085ac:	e17f      	b.n	80088ae <USBH_Process+0x4c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 f990 	bl	80088d4 <USBH_HandleEnum>
 80085b4:	4603      	mov	r3, r0
 80085b6:	73bb      	strb	r3, [r7, #14]

      if (status == USBH_OK)
 80085b8:	7bbb      	ldrb	r3, [r7, #14]
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f040 816b 	bne.w	8008898 <USBH_Process+0x4b0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");
 80085c2:	4850      	ldr	r0, [pc, #320]	; (8008704 <USBH_Process+0x31c>)
 80085c4:	f001 ffcc 	bl	800a560 <iprintf>
 80085c8:	200a      	movs	r0, #10
 80085ca:	f001 ffe1 	bl	800a590 <putchar>

        phost->device.current_interface = 0U;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d109      	bne.n	80085f4 <USBH_Process+0x20c>
        {
          USBH_UsrLog("This device has only 1 configuration.");
 80085e0:	4849      	ldr	r0, [pc, #292]	; (8008708 <USBH_Process+0x320>)
 80085e2:	f001 ffbd 	bl	800a560 <iprintf>
 80085e6:	200a      	movs	r0, #10
 80085e8:	f001 ffd2 	bl	800a590 <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2208      	movs	r2, #8
 80085f0:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80085f2:	e151      	b.n	8008898 <USBH_Process+0x4b0>
          phost->gState = HOST_INPUT;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2207      	movs	r2, #7
 80085f8:	701a      	strb	r2, [r3, #0]
      break;
 80085fa:	e14d      	b.n	8008898 <USBH_Process+0x4b0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8008602:	2b00      	cmp	r3, #0
 8008604:	f000 814a 	beq.w	800889c <USBH_Process+0x4b4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800860e:	2101      	movs	r1, #1
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2208      	movs	r2, #8
 8008618:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800861a:	e13f      	b.n	800889c <USBH_Process+0x4b4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8008622:	b29b      	uxth	r3, r3
 8008624:	4619      	mov	r1, r3
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 fd62 	bl	80090f0 <USBH_SetCfg>
 800862c:	4603      	mov	r3, r0
 800862e:	2b00      	cmp	r3, #0
 8008630:	f040 8136 	bne.w	80088a0 <USBH_Process+0x4b8>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2209      	movs	r2, #9
 8008638:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
 800863a:	4834      	ldr	r0, [pc, #208]	; (800870c <USBH_Process+0x324>)
 800863c:	f001 ff90 	bl	800a560 <iprintf>
 8008640:	200a      	movs	r0, #10
 8008642:	f001 ffa5 	bl	800a590 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008646:	e12b      	b.n	80088a0 <USBH_Process+0x4b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800864e:	f003 0320 	and.w	r3, r3, #32
 8008652:	2b00      	cmp	r3, #0
 8008654:	d022      	beq.n	800869c <USBH_Process+0x2b4>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008656:	2101      	movs	r1, #1
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 fd6c 	bl	8009136 <USBH_SetFeature>
 800865e:	4603      	mov	r3, r0
 8008660:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008662:	7bbb      	ldrb	r3, [r7, #14]
 8008664:	b2db      	uxtb	r3, r3
 8008666:	2b00      	cmp	r3, #0
 8008668:	d109      	bne.n	800867e <USBH_Process+0x296>
        {
          USBH_UsrLog("Device remote wakeup enabled");
 800866a:	4829      	ldr	r0, [pc, #164]	; (8008710 <USBH_Process+0x328>)
 800866c:	f001 ff78 	bl	800a560 <iprintf>
 8008670:	200a      	movs	r0, #10
 8008672:	f001 ff8d 	bl	800a590 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	220a      	movs	r2, #10
 800867a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800867c:	e112      	b.n	80088a4 <USBH_Process+0x4bc>
        else if (status == USBH_NOT_SUPPORTED)
 800867e:	7bbb      	ldrb	r3, [r7, #14]
 8008680:	b2db      	uxtb	r3, r3
 8008682:	2b03      	cmp	r3, #3
 8008684:	f040 810e 	bne.w	80088a4 <USBH_Process+0x4bc>
          USBH_UsrLog("Remote wakeup not supported by the device");
 8008688:	4822      	ldr	r0, [pc, #136]	; (8008714 <USBH_Process+0x32c>)
 800868a:	f001 ff69 	bl	800a560 <iprintf>
 800868e:	200a      	movs	r0, #10
 8008690:	f001 ff7e 	bl	800a590 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	220a      	movs	r2, #10
 8008698:	701a      	strb	r2, [r3, #0]
      break;
 800869a:	e103      	b.n	80088a4 <USBH_Process+0x4bc>
        phost->gState = HOST_CHECK_CLASS;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	220a      	movs	r2, #10
 80086a0:	701a      	strb	r2, [r3, #0]
      break;
 80086a2:	e0ff      	b.n	80088a4 <USBH_Process+0x4bc>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d106      	bne.n	80086bc <USBH_Process+0x2d4>
      {
        USBH_UsrLog("No Class has been registered.");
 80086ae:	481a      	ldr	r0, [pc, #104]	; (8008718 <USBH_Process+0x330>)
 80086b0:	f001 ff56 	bl	800a560 <iprintf>
 80086b4:	200a      	movs	r0, #10
 80086b6:	f001 ff6b 	bl	800a590 <putchar>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80086ba:	e0f8      	b.n	80088ae <USBH_Process+0x4c6>
        phost->pActiveClass = NULL;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80086c4:	2300      	movs	r3, #0
 80086c6:	73fb      	strb	r3, [r7, #15]
 80086c8:	e02b      	b.n	8008722 <USBH_Process+0x33a>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80086ca:	7bfa      	ldrb	r2, [r7, #15]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f502 7289 	add.w	r2, r2, #274	; 0x112
 80086d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086d6:	791a      	ldrb	r2, [r3, #4]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80086de:	429a      	cmp	r2, r3
 80086e0:	d11c      	bne.n	800871c <USBH_Process+0x334>
            phost->pActiveClass = phost->pClass[idx];
 80086e2:	7bfa      	ldrb	r2, [r7, #15]
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f502 7289 	add.w	r2, r2, #274	; 0x112
 80086ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
            break;
 80086f4:	e018      	b.n	8008728 <USBH_Process+0x340>
 80086f6:	bf00      	nop
 80086f8:	0800c598 	.word	0x0800c598
 80086fc:	0800c5b0 	.word	0x0800c5b0
 8008700:	0800c5cc 	.word	0x0800c5cc
 8008704:	0800c5f8 	.word	0x0800c5f8
 8008708:	0800c60c 	.word	0x0800c60c
 800870c:	0800c634 	.word	0x0800c634
 8008710:	0800c650 	.word	0x0800c650
 8008714:	0800c670 	.word	0x0800c670
 8008718:	0800c69c 	.word	0x0800c69c
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800871c:	7bfb      	ldrb	r3, [r7, #15]
 800871e:	3301      	adds	r3, #1
 8008720:	73fb      	strb	r3, [r7, #15]
 8008722:	7bfb      	ldrb	r3, [r7, #15]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d0d0      	beq.n	80086ca <USBH_Process+0x2e2>
        if (phost->pActiveClass != NULL)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800872e:	2b00      	cmp	r3, #0
 8008730:	d02c      	beq.n	800878c <USBH_Process+0x3a4>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	4798      	blx	r3
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d114      	bne.n	800876e <USBH_Process+0x386>
            phost->gState = HOST_CLASS_REQUEST;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2206      	movs	r2, #6
 8008748:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4619      	mov	r1, r3
 8008754:	4858      	ldr	r0, [pc, #352]	; (80088b8 <USBH_Process+0x4d0>)
 8008756:	f001 ff03 	bl	800a560 <iprintf>
 800875a:	200a      	movs	r0, #10
 800875c:	f001 ff18 	bl	800a590 <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8008766:	2103      	movs	r1, #3
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	4798      	blx	r3
      break;
 800876c:	e09f      	b.n	80088ae <USBH_Process+0x4c6>
            phost->gState = HOST_ABORT_STATE;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	220d      	movs	r2, #13
 8008772:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4619      	mov	r1, r3
 800877e:	484f      	ldr	r0, [pc, #316]	; (80088bc <USBH_Process+0x4d4>)
 8008780:	f001 feee 	bl	800a560 <iprintf>
 8008784:	200a      	movs	r0, #10
 8008786:	f001 ff03 	bl	800a590 <putchar>
      break;
 800878a:	e090      	b.n	80088ae <USBH_Process+0x4c6>
          phost->gState = HOST_ABORT_STATE;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	220d      	movs	r2, #13
 8008790:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
 8008792:	484b      	ldr	r0, [pc, #300]	; (80088c0 <USBH_Process+0x4d8>)
 8008794:	f001 fee4 	bl	800a560 <iprintf>
 8008798:	200a      	movs	r0, #10
 800879a:	f001 fef9 	bl	800a590 <putchar>
      break;
 800879e:	e086      	b.n	80088ae <USBH_Process+0x4c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d020      	beq.n	80087ec <USBH_Process+0x404>
      {
        status = phost->pActiveClass->Requests(phost);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 80087b0:	691b      	ldr	r3, [r3, #16]
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	4798      	blx	r3
 80087b6:	4603      	mov	r3, r0
 80087b8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80087ba:	7bbb      	ldrb	r3, [r7, #14]
 80087bc:	b2db      	uxtb	r3, r3
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d103      	bne.n	80087ca <USBH_Process+0x3e2>
        {
          phost->gState = HOST_CLASS;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	220b      	movs	r2, #11
 80087c6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80087c8:	e06e      	b.n	80088a8 <USBH_Process+0x4c0>
        else if (status == USBH_FAIL)
 80087ca:	7bbb      	ldrb	r3, [r7, #14]
 80087cc:	b2db      	uxtb	r3, r3
 80087ce:	2b02      	cmp	r3, #2
 80087d0:	d16a      	bne.n	80088a8 <USBH_Process+0x4c0>
          phost->gState = HOST_ABORT_STATE;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	220d      	movs	r2, #13
 80087d6:	701a      	strb	r2, [r3, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 80087d8:	483a      	ldr	r0, [pc, #232]	; (80088c4 <USBH_Process+0x4dc>)
 80087da:	f001 fec1 	bl	800a560 <iprintf>
 80087de:	483a      	ldr	r0, [pc, #232]	; (80088c8 <USBH_Process+0x4e0>)
 80087e0:	f001 febe 	bl	800a560 <iprintf>
 80087e4:	200a      	movs	r0, #10
 80087e6:	f001 fed3 	bl	800a590 <putchar>
      break;
 80087ea:	e05d      	b.n	80088a8 <USBH_Process+0x4c0>
        phost->gState = HOST_ABORT_STATE;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	220d      	movs	r2, #13
 80087f0:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
 80087f2:	4834      	ldr	r0, [pc, #208]	; (80088c4 <USBH_Process+0x4dc>)
 80087f4:	f001 feb4 	bl	800a560 <iprintf>
 80087f8:	4834      	ldr	r0, [pc, #208]	; (80088cc <USBH_Process+0x4e4>)
 80087fa:	f001 feb1 	bl	800a560 <iprintf>
 80087fe:	200a      	movs	r0, #10
 8008800:	f001 fec6 	bl	800a590 <putchar>
      break;
 8008804:	e050      	b.n	80088a8 <USBH_Process+0x4c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800880c:	2b00      	cmp	r3, #0
 800880e:	d04d      	beq.n	80088ac <USBH_Process+0x4c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008816:	695b      	ldr	r3, [r3, #20]
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	4798      	blx	r3
      }
      break;
 800881c:	e046      	b.n	80088ac <USBH_Process+0x4c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2200      	movs	r2, #0
 8008822:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f7ff fc88 	bl	800813c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008832:	2b00      	cmp	r3, #0
 8008834:	d009      	beq.n	800884a <USBH_Process+0x462>
      {
        phost->pActiveClass->DeInit(phost);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800883c:	68db      	ldr	r3, [r3, #12]
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2200      	movs	r2, #0
 8008846:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
      }

      if (phost->pUser != NULL)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8008850:	2b00      	cmp	r3, #0
 8008852:	d005      	beq.n	8008860 <USBH_Process+0x478>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800885a:	2105      	movs	r1, #5
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");
 8008860:	481b      	ldr	r0, [pc, #108]	; (80088d0 <USBH_Process+0x4e8>)
 8008862:	f001 fe7d 	bl	800a560 <iprintf>
 8008866:	200a      	movs	r0, #10
 8008868:	f001 fe92 	bl	800a590 <putchar>

      if (phost->device.is_ReEnumerated == 1U)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8008872:	b2db      	uxtb	r3, r3
 8008874:	2b01      	cmp	r3, #1
 8008876:	d107      	bne.n	8008888 <USBH_Process+0x4a0>
      {
        phost->device.is_ReEnumerated = 0U;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f7ff fda1 	bl	80083c8 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008886:	e012      	b.n	80088ae <USBH_Process+0x4c6>
        (void)USBH_LL_Start(phost);
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f001 fb8f 	bl	8009fac <USBH_LL_Start>
      break;
 800888e:	e00e      	b.n	80088ae <USBH_Process+0x4c6>

    case HOST_ABORT_STATE:
    default :
      break;
 8008890:	bf00      	nop
 8008892:	e00c      	b.n	80088ae <USBH_Process+0x4c6>
      break;
 8008894:	bf00      	nop
 8008896:	e00a      	b.n	80088ae <USBH_Process+0x4c6>
      break;
 8008898:	bf00      	nop
 800889a:	e008      	b.n	80088ae <USBH_Process+0x4c6>
    break;
 800889c:	bf00      	nop
 800889e:	e006      	b.n	80088ae <USBH_Process+0x4c6>
      break;
 80088a0:	bf00      	nop
 80088a2:	e004      	b.n	80088ae <USBH_Process+0x4c6>
      break;
 80088a4:	bf00      	nop
 80088a6:	e002      	b.n	80088ae <USBH_Process+0x4c6>
      break;
 80088a8:	bf00      	nop
 80088aa:	e000      	b.n	80088ae <USBH_Process+0x4c6>
      break;
 80088ac:	bf00      	nop
  }
  return USBH_OK;
 80088ae:	2300      	movs	r3, #0
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3710      	adds	r7, #16
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	0800c6bc 	.word	0x0800c6bc
 80088bc:	0800c6d0 	.word	0x0800c6d0
 80088c0:	0800c6f0 	.word	0x0800c6f0
 80088c4:	0800c4d8 	.word	0x0800c4d8
 80088c8:	0800c718 	.word	0x0800c718
 80088cc:	0800c740 	.word	0x0800c740
 80088d0:	0800c758 	.word	0x0800c758

080088d4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b088      	sub	sp, #32
 80088d8:	af04      	add	r7, sp, #16
 80088da:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80088dc:	2301      	movs	r3, #1
 80088de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80088e0:	2301      	movs	r3, #1
 80088e2:	73bb      	strb	r3, [r7, #14]
  switch (phost->EnumState)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	785b      	ldrb	r3, [r3, #1]
 80088e8:	2b07      	cmp	r3, #7
 80088ea:	f200 827f 	bhi.w	8008dec <USBH_HandleEnum+0x518>
 80088ee:	a201      	add	r2, pc, #4	; (adr r2, 80088f4 <USBH_HandleEnum+0x20>)
 80088f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088f4:	08008915 	.word	0x08008915
 80088f8:	080089f1 	.word	0x080089f1
 80088fc:	08008aa1 	.word	0x08008aa1
 8008900:	08008b61 	.word	0x08008b61
 8008904:	08008be9 	.word	0x08008be9
 8008908:	08008c9b 	.word	0x08008c9b
 800890c:	08008d0f 	.word	0x08008d0f
 8008910:	08008d81 	.word	0x08008d81
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008914:	2108      	movs	r1, #8
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 fb1a 	bl	8008f50 <USBH_Get_DevDesc>
 800891c:	4603      	mov	r3, r0
 800891e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008920:	7bbb      	ldrb	r3, [r7, #14]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d130      	bne.n	8008988 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2201      	movs	r2, #1
 8008934:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	7919      	ldrb	r1, [r3, #4]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800894a:	b292      	uxth	r2, r2
 800894c:	9202      	str	r2, [sp, #8]
 800894e:	2200      	movs	r2, #0
 8008950:	9201      	str	r2, [sp, #4]
 8008952:	9300      	str	r3, [sp, #0]
 8008954:	4603      	mov	r3, r0
 8008956:	2280      	movs	r2, #128	; 0x80
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f001 f941 	bl	8009be0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	7959      	ldrb	r1, [r3, #5]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008972:	b292      	uxth	r2, r2
 8008974:	9202      	str	r2, [sp, #8]
 8008976:	2200      	movs	r2, #0
 8008978:	9201      	str	r2, [sp, #4]
 800897a:	9300      	str	r3, [sp, #0]
 800897c:	4603      	mov	r3, r0
 800897e:	2200      	movs	r2, #0
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f001 f92d 	bl	8009be0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008986:	e233      	b.n	8008df0 <USBH_HandleEnum+0x51c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008988:	7bbb      	ldrb	r3, [r7, #14]
 800898a:	2b03      	cmp	r3, #3
 800898c:	f040 8230 	bne.w	8008df0 <USBH_HandleEnum+0x51c>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 8008990:	48af      	ldr	r0, [pc, #700]	; (8008c50 <USBH_HandleEnum+0x37c>)
 8008992:	f001 fde5 	bl	800a560 <iprintf>
 8008996:	48af      	ldr	r0, [pc, #700]	; (8008c54 <USBH_HandleEnum+0x380>)
 8008998:	f001 fde2 	bl	800a560 <iprintf>
 800899c:	200a      	movs	r0, #10
 800899e:	f001 fdf7 	bl	800a590 <putchar>
        phost->device.EnumCnt++;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80089a8:	3301      	adds	r3, #1
 80089aa:	b2da      	uxtb	r2, r3
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80089b8:	2b03      	cmp	r3, #3
 80089ba:	d909      	bls.n	80089d0 <USBH_HandleEnum+0xfc>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 80089bc:	48a6      	ldr	r0, [pc, #664]	; (8008c58 <USBH_HandleEnum+0x384>)
 80089be:	f001 fdcf 	bl	800a560 <iprintf>
 80089c2:	200a      	movs	r0, #10
 80089c4:	f001 fde4 	bl	800a590 <putchar>
          phost->gState = HOST_ABORT_STATE;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	220d      	movs	r2, #13
 80089cc:	701a      	strb	r2, [r3, #0]
      break;
 80089ce:	e20f      	b.n	8008df0 <USBH_HandleEnum+0x51c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	795b      	ldrb	r3, [r3, #5]
 80089d4:	4619      	mov	r1, r3
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f001 f953 	bl	8009c82 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	791b      	ldrb	r3, [r3, #4]
 80089e0:	4619      	mov	r1, r3
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f001 f94d 	bl	8009c82 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	701a      	strb	r2, [r3, #0]
      break;
 80089ee:	e1ff      	b.n	8008df0 <USBH_HandleEnum+0x51c>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80089f0:	2112      	movs	r1, #18
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 faac 	bl	8008f50 <USBH_Get_DevDesc>
 80089f8:	4603      	mov	r3, r0
 80089fa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80089fc:	7bbb      	ldrb	r3, [r7, #14]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d117      	bne.n	8008a32 <USBH_HandleEnum+0x15e>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f8b3 3330 	ldrh.w	r3, [r3, #816]	; 0x330
 8008a08:	4619      	mov	r1, r3
 8008a0a:	4894      	ldr	r0, [pc, #592]	; (8008c5c <USBH_HandleEnum+0x388>)
 8008a0c:	f001 fda8 	bl	800a560 <iprintf>
 8008a10:	200a      	movs	r0, #10
 8008a12:	f001 fdbd 	bl	800a590 <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f8b3 332e 	ldrh.w	r3, [r3, #814]	; 0x32e
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	4890      	ldr	r0, [pc, #576]	; (8008c60 <USBH_HandleEnum+0x38c>)
 8008a20:	f001 fd9e 	bl	800a560 <iprintf>
 8008a24:	200a      	movs	r0, #10
 8008a26:	f001 fdb3 	bl	800a590 <putchar>

        phost->EnumState = ENUM_SET_ADDR;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2202      	movs	r2, #2
 8008a2e:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008a30:	e1e0      	b.n	8008df4 <USBH_HandleEnum+0x520>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008a32:	7bbb      	ldrb	r3, [r7, #14]
 8008a34:	2b03      	cmp	r3, #3
 8008a36:	f040 81dd 	bne.w	8008df4 <USBH_HandleEnum+0x520>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 8008a3a:	4885      	ldr	r0, [pc, #532]	; (8008c50 <USBH_HandleEnum+0x37c>)
 8008a3c:	f001 fd90 	bl	800a560 <iprintf>
 8008a40:	4888      	ldr	r0, [pc, #544]	; (8008c64 <USBH_HandleEnum+0x390>)
 8008a42:	f001 fd8d 	bl	800a560 <iprintf>
 8008a46:	200a      	movs	r0, #10
 8008a48:	f001 fda2 	bl	800a590 <putchar>
        phost->device.EnumCnt++;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a52:	3301      	adds	r3, #1
 8008a54:	b2da      	uxtb	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008a62:	2b03      	cmp	r3, #3
 8008a64:	d909      	bls.n	8008a7a <USBH_HandleEnum+0x1a6>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 8008a66:	487c      	ldr	r0, [pc, #496]	; (8008c58 <USBH_HandleEnum+0x384>)
 8008a68:	f001 fd7a 	bl	800a560 <iprintf>
 8008a6c:	200a      	movs	r0, #10
 8008a6e:	f001 fd8f 	bl	800a590 <putchar>
          phost->gState = HOST_ABORT_STATE;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	220d      	movs	r2, #13
 8008a76:	701a      	strb	r2, [r3, #0]
      break;
 8008a78:	e1bc      	b.n	8008df4 <USBH_HandleEnum+0x520>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	795b      	ldrb	r3, [r3, #5]
 8008a7e:	4619      	mov	r1, r3
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f001 f8fe 	bl	8009c82 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	791b      	ldrb	r3, [r3, #4]
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f001 f8f8 	bl	8009c82 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	701a      	strb	r2, [r3, #0]
      break;
 8008a9e:	e1a9      	b.n	8008df4 <USBH_HandleEnum+0x520>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008aa0:	2101      	movs	r1, #1
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 fb00 	bl	80090a8 <USBH_SetAddress>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008aac:	7bbb      	ldrb	r3, [r7, #14]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d13c      	bne.n	8008b2c <USBH_HandleEnum+0x258>
      {
        USBH_Delay(2U);
 8008ab2:	2002      	movs	r0, #2
 8008ab4:	f001 fbde 	bl	800a274 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f893 331c 	ldrb.w	r3, [r3, #796]	; 0x31c
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	4867      	ldr	r0, [pc, #412]	; (8008c68 <USBH_HandleEnum+0x394>)
 8008aca:	f001 fd49 	bl	800a560 <iprintf>
 8008ace:	200a      	movs	r0, #10
 8008ad0:	f001 fd5e 	bl	800a590 <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2203      	movs	r2, #3
 8008ad8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	7919      	ldrb	r1, [r3, #4]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008aee:	b292      	uxth	r2, r2
 8008af0:	9202      	str	r2, [sp, #8]
 8008af2:	2200      	movs	r2, #0
 8008af4:	9201      	str	r2, [sp, #4]
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	4603      	mov	r3, r0
 8008afa:	2280      	movs	r2, #128	; 0x80
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f001 f86f 	bl	8009be0 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	7959      	ldrb	r1, [r3, #5]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008b12:	687a      	ldr	r2, [r7, #4]
 8008b14:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008b16:	b292      	uxth	r2, r2
 8008b18:	9202      	str	r2, [sp, #8]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	9201      	str	r2, [sp, #4]
 8008b1e:	9300      	str	r3, [sp, #0]
 8008b20:	4603      	mov	r3, r0
 8008b22:	2200      	movs	r2, #0
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f001 f85b 	bl	8009be0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008b2a:	e165      	b.n	8008df8 <USBH_HandleEnum+0x524>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b2c:	7bbb      	ldrb	r3, [r7, #14]
 8008b2e:	2b03      	cmp	r3, #3
 8008b30:	f040 8162 	bne.w	8008df8 <USBH_HandleEnum+0x524>
        USBH_ErrLog("Control error: Device Set Address request failed");
 8008b34:	4846      	ldr	r0, [pc, #280]	; (8008c50 <USBH_HandleEnum+0x37c>)
 8008b36:	f001 fd13 	bl	800a560 <iprintf>
 8008b3a:	484c      	ldr	r0, [pc, #304]	; (8008c6c <USBH_HandleEnum+0x398>)
 8008b3c:	f001 fd10 	bl	800a560 <iprintf>
 8008b40:	200a      	movs	r0, #10
 8008b42:	f001 fd25 	bl	800a590 <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 8008b46:	4844      	ldr	r0, [pc, #272]	; (8008c58 <USBH_HandleEnum+0x384>)
 8008b48:	f001 fd0a 	bl	800a560 <iprintf>
 8008b4c:	200a      	movs	r0, #10
 8008b4e:	f001 fd1f 	bl	800a590 <putchar>
        phost->gState = HOST_ABORT_STATE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	220d      	movs	r2, #13
 8008b56:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	705a      	strb	r2, [r3, #1]
      break;
 8008b5e:	e14b      	b.n	8008df8 <USBH_HandleEnum+0x524>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008b60:	2109      	movs	r1, #9
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 fa1c 	bl	8008fa0 <USBH_Get_CfgDesc>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008b6c:	7bbb      	ldrb	r3, [r7, #14]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d103      	bne.n	8008b7a <USBH_HandleEnum+0x2a6>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2204      	movs	r2, #4
 8008b76:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008b78:	e140      	b.n	8008dfc <USBH_HandleEnum+0x528>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008b7a:	7bbb      	ldrb	r3, [r7, #14]
 8008b7c:	2b03      	cmp	r3, #3
 8008b7e:	f040 813d 	bne.w	8008dfc <USBH_HandleEnum+0x528>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 8008b82:	4833      	ldr	r0, [pc, #204]	; (8008c50 <USBH_HandleEnum+0x37c>)
 8008b84:	f001 fcec 	bl	800a560 <iprintf>
 8008b88:	4839      	ldr	r0, [pc, #228]	; (8008c70 <USBH_HandleEnum+0x39c>)
 8008b8a:	f001 fce9 	bl	800a560 <iprintf>
 8008b8e:	200a      	movs	r0, #10
 8008b90:	f001 fcfe 	bl	800a590 <putchar>
        phost->device.EnumCnt++;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008b9a:	3301      	adds	r3, #1
 8008b9c:	b2da      	uxtb	r2, r3
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008baa:	2b03      	cmp	r3, #3
 8008bac:	d909      	bls.n	8008bc2 <USBH_HandleEnum+0x2ee>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 8008bae:	482a      	ldr	r0, [pc, #168]	; (8008c58 <USBH_HandleEnum+0x384>)
 8008bb0:	f001 fcd6 	bl	800a560 <iprintf>
 8008bb4:	200a      	movs	r0, #10
 8008bb6:	f001 fceb 	bl	800a590 <putchar>
          phost->gState = HOST_ABORT_STATE;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	220d      	movs	r2, #13
 8008bbe:	701a      	strb	r2, [r3, #0]
      break;
 8008bc0:	e11c      	b.n	8008dfc <USBH_HandleEnum+0x528>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	795b      	ldrb	r3, [r3, #5]
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f001 f85a 	bl	8009c82 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	791b      	ldrb	r3, [r3, #4]
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f001 f854 	bl	8009c82 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2200      	movs	r2, #0
 8008be4:	701a      	strb	r2, [r3, #0]
      break;
 8008be6:	e109      	b.n	8008dfc <USBH_HandleEnum+0x528>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8008bee:	4619      	mov	r1, r3
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 f9d5 	bl	8008fa0 <USBH_Get_CfgDesc>
 8008bf6:	4603      	mov	r3, r0
 8008bf8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008bfa:	7bbb      	ldrb	r3, [r7, #14]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d103      	bne.n	8008c08 <USBH_HandleEnum+0x334>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2205      	movs	r2, #5
 8008c04:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008c06:	e0fb      	b.n	8008e00 <USBH_HandleEnum+0x52c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c08:	7bbb      	ldrb	r3, [r7, #14]
 8008c0a:	2b03      	cmp	r3, #3
 8008c0c:	f040 80f8 	bne.w	8008e00 <USBH_HandleEnum+0x52c>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 8008c10:	480f      	ldr	r0, [pc, #60]	; (8008c50 <USBH_HandleEnum+0x37c>)
 8008c12:	f001 fca5 	bl	800a560 <iprintf>
 8008c16:	4816      	ldr	r0, [pc, #88]	; (8008c70 <USBH_HandleEnum+0x39c>)
 8008c18:	f001 fca2 	bl	800a560 <iprintf>
 8008c1c:	200a      	movs	r0, #10
 8008c1e:	f001 fcb7 	bl	800a590 <putchar>
        phost->device.EnumCnt++;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c28:	3301      	adds	r3, #1
 8008c2a:	b2da      	uxtb	r2, r3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8008c38:	2b03      	cmp	r3, #3
 8008c3a:	d91b      	bls.n	8008c74 <USBH_HandleEnum+0x3a0>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 8008c3c:	4806      	ldr	r0, [pc, #24]	; (8008c58 <USBH_HandleEnum+0x384>)
 8008c3e:	f001 fc8f 	bl	800a560 <iprintf>
 8008c42:	200a      	movs	r0, #10
 8008c44:	f001 fca4 	bl	800a590 <putchar>
          phost->gState = HOST_ABORT_STATE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	220d      	movs	r2, #13
 8008c4c:	701a      	strb	r2, [r3, #0]
      break;
 8008c4e:	e0d7      	b.n	8008e00 <USBH_HandleEnum+0x52c>
 8008c50:	0800c4d8 	.word	0x0800c4d8
 8008c54:	0800c770 	.word	0x0800c770
 8008c58:	0800c7a4 	.word	0x0800c7a4
 8008c5c:	0800c7e4 	.word	0x0800c7e4
 8008c60:	0800c7f0 	.word	0x0800c7f0
 8008c64:	0800c7fc 	.word	0x0800c7fc
 8008c68:	0800c838 	.word	0x0800c838
 8008c6c:	0800c850 	.word	0x0800c850
 8008c70:	0800c884 	.word	0x0800c884
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	795b      	ldrb	r3, [r3, #5]
 8008c78:	4619      	mov	r1, r3
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f001 f801 	bl	8009c82 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	791b      	ldrb	r3, [r3, #4]
 8008c84:	4619      	mov	r1, r3
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 fffb 	bl	8009c82 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	701a      	strb	r2, [r3, #0]
      break;
 8008c98:	e0b2      	b.n	8008e00 <USBH_HandleEnum+0x52c>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d02a      	beq.n	8008cfa <USBH_HandleEnum+0x426>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008cb0:	23ff      	movs	r3, #255	; 0xff
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 f998 	bl	8008fe8 <USBH_Get_StringDesc>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008cbc:	7bbb      	ldrb	r3, [r7, #14]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d10d      	bne.n	8008cde <USBH_HandleEnum+0x40a>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008cc8:	4619      	mov	r1, r3
 8008cca:	4853      	ldr	r0, [pc, #332]	; (8008e18 <USBH_HandleEnum+0x544>)
 8008ccc:	f001 fc48 	bl	800a560 <iprintf>
 8008cd0:	200a      	movs	r0, #10
 8008cd2:	f001 fc5d 	bl	800a590 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2206      	movs	r2, #6
 8008cda:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008cdc:	e092      	b.n	8008e04 <USBH_HandleEnum+0x530>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cde:	7bbb      	ldrb	r3, [r7, #14]
 8008ce0:	2b03      	cmp	r3, #3
 8008ce2:	f040 808f 	bne.w	8008e04 <USBH_HandleEnum+0x530>
          USBH_UsrLog("Manufacturer : N/A");
 8008ce6:	484d      	ldr	r0, [pc, #308]	; (8008e1c <USBH_HandleEnum+0x548>)
 8008ce8:	f001 fc3a 	bl	800a560 <iprintf>
 8008cec:	200a      	movs	r0, #10
 8008cee:	f001 fc4f 	bl	800a590 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2206      	movs	r2, #6
 8008cf6:	705a      	strb	r2, [r3, #1]
      break;
 8008cf8:	e084      	b.n	8008e04 <USBH_HandleEnum+0x530>
        USBH_UsrLog("Manufacturer : N/A");
 8008cfa:	4848      	ldr	r0, [pc, #288]	; (8008e1c <USBH_HandleEnum+0x548>)
 8008cfc:	f001 fc30 	bl	800a560 <iprintf>
 8008d00:	200a      	movs	r0, #10
 8008d02:	f001 fc45 	bl	800a590 <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2206      	movs	r2, #6
 8008d0a:	705a      	strb	r2, [r3, #1]
      break;
 8008d0c:	e07a      	b.n	8008e04 <USBH_HandleEnum+0x530>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d029      	beq.n	8008d6c <USBH_HandleEnum+0x498>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008d24:	23ff      	movs	r3, #255	; 0xff
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 f95e 	bl	8008fe8 <USBH_Get_StringDesc>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008d30:	7bbb      	ldrb	r3, [r7, #14]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d10d      	bne.n	8008d52 <USBH_HandleEnum+0x47e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	4838      	ldr	r0, [pc, #224]	; (8008e20 <USBH_HandleEnum+0x54c>)
 8008d40:	f001 fc0e 	bl	800a560 <iprintf>
 8008d44:	200a      	movs	r0, #10
 8008d46:	f001 fc23 	bl	800a590 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2207      	movs	r2, #7
 8008d4e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008d50:	e05a      	b.n	8008e08 <USBH_HandleEnum+0x534>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d52:	7bbb      	ldrb	r3, [r7, #14]
 8008d54:	2b03      	cmp	r3, #3
 8008d56:	d157      	bne.n	8008e08 <USBH_HandleEnum+0x534>
          USBH_UsrLog("Product : N/A");
 8008d58:	4832      	ldr	r0, [pc, #200]	; (8008e24 <USBH_HandleEnum+0x550>)
 8008d5a:	f001 fc01 	bl	800a560 <iprintf>
 8008d5e:	200a      	movs	r0, #10
 8008d60:	f001 fc16 	bl	800a590 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2207      	movs	r2, #7
 8008d68:	705a      	strb	r2, [r3, #1]
      break;
 8008d6a:	e04d      	b.n	8008e08 <USBH_HandleEnum+0x534>
        USBH_UsrLog("Product : N/A");
 8008d6c:	482d      	ldr	r0, [pc, #180]	; (8008e24 <USBH_HandleEnum+0x550>)
 8008d6e:	f001 fbf7 	bl	800a560 <iprintf>
 8008d72:	200a      	movs	r0, #10
 8008d74:	f001 fc0c 	bl	800a590 <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2207      	movs	r2, #7
 8008d7c:	705a      	strb	r2, [r3, #1]
      break;
 8008d7e:	e043      	b.n	8008e08 <USBH_HandleEnum+0x534>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d027      	beq.n	8008dda <USBH_HandleEnum+0x506>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008d96:	23ff      	movs	r3, #255	; 0xff
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 f925 	bl	8008fe8 <USBH_Get_StringDesc>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008da2:	7bbb      	ldrb	r3, [r7, #14]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10c      	bne.n	8008dc2 <USBH_HandleEnum+0x4ee>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008dae:	4619      	mov	r1, r3
 8008db0:	481d      	ldr	r0, [pc, #116]	; (8008e28 <USBH_HandleEnum+0x554>)
 8008db2:	f001 fbd5 	bl	800a560 <iprintf>
 8008db6:	200a      	movs	r0, #10
 8008db8:	f001 fbea 	bl	800a590 <putchar>
          Status = USBH_OK;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008dc0:	e024      	b.n	8008e0c <USBH_HandleEnum+0x538>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008dc2:	7bbb      	ldrb	r3, [r7, #14]
 8008dc4:	2b03      	cmp	r3, #3
 8008dc6:	d121      	bne.n	8008e0c <USBH_HandleEnum+0x538>
          USBH_UsrLog("Serial Number : N/A");
 8008dc8:	4818      	ldr	r0, [pc, #96]	; (8008e2c <USBH_HandleEnum+0x558>)
 8008dca:	f001 fbc9 	bl	800a560 <iprintf>
 8008dce:	200a      	movs	r0, #10
 8008dd0:	f001 fbde 	bl	800a590 <putchar>
          Status = USBH_OK;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	73fb      	strb	r3, [r7, #15]
      break;
 8008dd8:	e018      	b.n	8008e0c <USBH_HandleEnum+0x538>
        USBH_UsrLog("Serial Number : N/A");
 8008dda:	4814      	ldr	r0, [pc, #80]	; (8008e2c <USBH_HandleEnum+0x558>)
 8008ddc:	f001 fbc0 	bl	800a560 <iprintf>
 8008de0:	200a      	movs	r0, #10
 8008de2:	f001 fbd5 	bl	800a590 <putchar>
        Status = USBH_OK;
 8008de6:	2300      	movs	r3, #0
 8008de8:	73fb      	strb	r3, [r7, #15]
      break;
 8008dea:	e00f      	b.n	8008e0c <USBH_HandleEnum+0x538>

    default:
      break;
 8008dec:	bf00      	nop
 8008dee:	e00e      	b.n	8008e0e <USBH_HandleEnum+0x53a>
      break;
 8008df0:	bf00      	nop
 8008df2:	e00c      	b.n	8008e0e <USBH_HandleEnum+0x53a>
      break;
 8008df4:	bf00      	nop
 8008df6:	e00a      	b.n	8008e0e <USBH_HandleEnum+0x53a>
      break;
 8008df8:	bf00      	nop
 8008dfa:	e008      	b.n	8008e0e <USBH_HandleEnum+0x53a>
      break;
 8008dfc:	bf00      	nop
 8008dfe:	e006      	b.n	8008e0e <USBH_HandleEnum+0x53a>
      break;
 8008e00:	bf00      	nop
 8008e02:	e004      	b.n	8008e0e <USBH_HandleEnum+0x53a>
      break;
 8008e04:	bf00      	nop
 8008e06:	e002      	b.n	8008e0e <USBH_HandleEnum+0x53a>
      break;
 8008e08:	bf00      	nop
 8008e0a:	e000      	b.n	8008e0e <USBH_HandleEnum+0x53a>
      break;
 8008e0c:	bf00      	nop
  }
  return Status;
 8008e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3710      	adds	r7, #16
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}
 8008e18:	0800c8c8 	.word	0x0800c8c8
 8008e1c:	0800c8dc 	.word	0x0800c8dc
 8008e20:	0800c8f0 	.word	0x0800c8f0
 8008e24:	0800c900 	.word	0x0800c900
 8008e28:	0800c910 	.word	0x0800c910
 8008e2c:	0800c924 	.word	0x0800c924

08008e30 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	683a      	ldr	r2, [r7, #0]
 8008e3e:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
}
 8008e42:	bf00      	nop
 8008e44:	370c      	adds	r7, #12
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr

08008e4e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b082      	sub	sp, #8
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8008e5c:	1c5a      	adds	r2, r3, #1
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
  USBH_HandleSof(phost);
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 f804 	bl	8008e72 <USBH_HandleSof>
}
 8008e6a:	bf00      	nop
 8008e6c:	3708      	adds	r7, #8
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}

08008e72 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008e72:	b580      	push	{r7, lr}
 8008e74:	b082      	sub	sp, #8
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	b2db      	uxtb	r3, r3
 8008e80:	2b0b      	cmp	r3, #11
 8008e82:	d10a      	bne.n	8008e9a <USBH_HandleSof+0x28>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d005      	beq.n	8008e9a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 8008e94:	699b      	ldr	r3, [r3, #24]
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	4798      	blx	r3
  }
}
 8008e9a:	bf00      	nop
 8008e9c:	3708      	adds	r7, #8
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}

08008ea2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008ea2:	b480      	push	{r7}
 8008ea4:	b083      	sub	sp, #12
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008eb2:	bf00      	nop
}
 8008eb4:	370c      	adds	r7, #12
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebc:	4770      	bx	lr

08008ebe <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008ebe:	b480      	push	{r7}
 8008ec0:	b083      	sub	sp, #12
 8008ec2:	af00      	add	r7, sp, #0
 8008ec4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8008ece:	bf00      	nop
}
 8008ed0:	370c      	adds	r7, #12
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr

08008eda <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008eda:	b480      	push	{r7}
 8008edc:	b083      	sub	sp, #12
 8008ede:	af00      	add	r7, sp, #0
 8008ee0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008efa:	2300      	movs	r3, #0
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	370c      	adds	r7, #12
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b082      	sub	sp, #8
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2201      	movs	r2, #1
 8008f14:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f001 f85a 	bl	8009fe2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	791b      	ldrb	r3, [r3, #4]
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 fea4 	bl	8009c82 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	795b      	ldrb	r3, [r3, #5]
 8008f3e:	4619      	mov	r1, r3
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f000 fe9e 	bl	8009c82 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8008f46:	2300      	movs	r3, #0
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3708      	adds	r7, #8
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b086      	sub	sp, #24
 8008f54:	af02      	add	r7, sp, #8
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	460b      	mov	r3, r1
 8008f5a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8008f62:	78fb      	ldrb	r3, [r7, #3]
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	9300      	str	r3, [sp, #0]
 8008f68:	4613      	mov	r3, r2
 8008f6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008f6e:	2100      	movs	r1, #0
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 f864 	bl	800903e <USBH_GetDescriptor>
 8008f76:	4603      	mov	r3, r0
 8008f78:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8008f7a:	7bfb      	ldrb	r3, [r7, #15]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d10a      	bne.n	8008f96 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f203 3026 	addw	r0, r3, #806	; 0x326
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008f8c:	78fa      	ldrb	r2, [r7, #3]
 8008f8e:	b292      	uxth	r2, r2
 8008f90:	4619      	mov	r1, r3
 8008f92:	f000 f918 	bl	80091c6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8008f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3710      	adds	r7, #16
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}

08008fa0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b086      	sub	sp, #24
 8008fa4:	af02      	add	r7, sp, #8
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	460b      	mov	r3, r1
 8008faa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	331c      	adds	r3, #28
 8008fb0:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008fb2:	887b      	ldrh	r3, [r7, #2]
 8008fb4:	9300      	str	r3, [sp, #0]
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008fbc:	2100      	movs	r1, #0
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 f83d 	bl	800903e <USBH_GetDescriptor>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008fc8:	7bfb      	ldrb	r3, [r7, #15]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d107      	bne.n	8008fde <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008fce:	887b      	ldrh	r3, [r7, #2]
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	68b9      	ldr	r1, [r7, #8]
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 f987 	bl	80092e8 <USBH_ParseCfgDesc>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	3710      	adds	r7, #16
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b088      	sub	sp, #32
 8008fec:	af02      	add	r7, sp, #8
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	607a      	str	r2, [r7, #4]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	460b      	mov	r3, r1
 8008ff6:	72fb      	strb	r3, [r7, #11]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8008ffc:	7afb      	ldrb	r3, [r7, #11]
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009004:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800900c:	893b      	ldrh	r3, [r7, #8]
 800900e:	9300      	str	r3, [sp, #0]
 8009010:	460b      	mov	r3, r1
 8009012:	2100      	movs	r1, #0
 8009014:	68f8      	ldr	r0, [r7, #12]
 8009016:	f000 f812 	bl	800903e <USBH_GetDescriptor>
 800901a:	4603      	mov	r3, r0
 800901c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800901e:	7dfb      	ldrb	r3, [r7, #23]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d107      	bne.n	8009034 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800902a:	893a      	ldrh	r2, [r7, #8]
 800902c:	6879      	ldr	r1, [r7, #4]
 800902e:	4618      	mov	r0, r3
 8009030:	f000 fb28 	bl	8009684 <USBH_ParseStringDesc>
  }

  return status;
 8009034:	7dfb      	ldrb	r3, [r7, #23]
}
 8009036:	4618      	mov	r0, r3
 8009038:	3718      	adds	r7, #24
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}

0800903e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800903e:	b580      	push	{r7, lr}
 8009040:	b084      	sub	sp, #16
 8009042:	af00      	add	r7, sp, #0
 8009044:	60f8      	str	r0, [r7, #12]
 8009046:	607b      	str	r3, [r7, #4]
 8009048:	460b      	mov	r3, r1
 800904a:	72fb      	strb	r3, [r7, #11]
 800904c:	4613      	mov	r3, r2
 800904e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	789b      	ldrb	r3, [r3, #2]
 8009054:	2b01      	cmp	r3, #1
 8009056:	d11c      	bne.n	8009092 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009058:	7afb      	ldrb	r3, [r7, #11]
 800905a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800905e:	b2da      	uxtb	r2, r3
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2206      	movs	r2, #6
 8009068:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	893a      	ldrh	r2, [r7, #8]
 800906e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009070:	893b      	ldrh	r3, [r7, #8]
 8009072:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009076:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800907a:	d104      	bne.n	8009086 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f240 4209 	movw	r2, #1033	; 0x409
 8009082:	829a      	strh	r2, [r3, #20]
 8009084:	e002      	b.n	800908c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2200      	movs	r2, #0
 800908a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	8b3a      	ldrh	r2, [r7, #24]
 8009090:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009092:	8b3b      	ldrh	r3, [r7, #24]
 8009094:	461a      	mov	r2, r3
 8009096:	6879      	ldr	r1, [r7, #4]
 8009098:	68f8      	ldr	r0, [r7, #12]
 800909a:	f000 fb41 	bl	8009720 <USBH_CtlReq>
 800909e:	4603      	mov	r3, r0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3710      	adds	r7, #16
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b082      	sub	sp, #8
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
 80090b0:	460b      	mov	r3, r1
 80090b2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	789b      	ldrb	r3, [r3, #2]
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d10f      	bne.n	80090dc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2200      	movs	r2, #0
 80090c0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2205      	movs	r2, #5
 80090c6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80090c8:	78fb      	ldrb	r3, [r7, #3]
 80090ca:	b29a      	uxth	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2200      	movs	r2, #0
 80090da:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80090dc:	2200      	movs	r2, #0
 80090de:	2100      	movs	r1, #0
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 fb1d 	bl	8009720 <USBH_CtlReq>
 80090e6:	4603      	mov	r3, r0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3708      	adds	r7, #8
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}

080090f0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	460b      	mov	r3, r1
 80090fa:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	789b      	ldrb	r3, [r3, #2]
 8009100:	2b01      	cmp	r3, #1
 8009102:	d10e      	bne.n	8009122 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2200      	movs	r2, #0
 8009108:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2209      	movs	r2, #9
 800910e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	887a      	ldrh	r2, [r7, #2]
 8009114:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2200      	movs	r2, #0
 800911a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009122:	2200      	movs	r2, #0
 8009124:	2100      	movs	r1, #0
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 fafa 	bl	8009720 <USBH_CtlReq>
 800912c:	4603      	mov	r3, r0
}
 800912e:	4618      	mov	r0, r3
 8009130:	3708      	adds	r7, #8
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b082      	sub	sp, #8
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
 800913e:	460b      	mov	r3, r1
 8009140:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	789b      	ldrb	r3, [r3, #2]
 8009146:	2b01      	cmp	r3, #1
 8009148:	d10f      	bne.n	800916a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2200      	movs	r2, #0
 800914e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2203      	movs	r2, #3
 8009154:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009156:	78fb      	ldrb	r3, [r7, #3]
 8009158:	b29a      	uxth	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2200      	movs	r2, #0
 8009168:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800916a:	2200      	movs	r2, #0
 800916c:	2100      	movs	r1, #0
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 fad6 	bl	8009720 <USBH_CtlReq>
 8009174:	4603      	mov	r3, r0
}
 8009176:	4618      	mov	r0, r3
 8009178:	3708      	adds	r7, #8
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}

0800917e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800917e:	b580      	push	{r7, lr}
 8009180:	b082      	sub	sp, #8
 8009182:	af00      	add	r7, sp, #0
 8009184:	6078      	str	r0, [r7, #4]
 8009186:	460b      	mov	r3, r1
 8009188:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	789b      	ldrb	r3, [r3, #2]
 800918e:	2b01      	cmp	r3, #1
 8009190:	d10f      	bne.n	80091b2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2202      	movs	r2, #2
 8009196:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2201      	movs	r2, #1
 800919c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80091a4:	78fb      	ldrb	r3, [r7, #3]
 80091a6:	b29a      	uxth	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 80091b2:	2200      	movs	r2, #0
 80091b4:	2100      	movs	r1, #0
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 fab2 	bl	8009720 <USBH_CtlReq>
 80091bc:	4603      	mov	r3, r0
}
 80091be:	4618      	mov	r0, r3
 80091c0:	3708      	adds	r7, #8
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}

080091c6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80091c6:	b480      	push	{r7}
 80091c8:	b085      	sub	sp, #20
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	60f8      	str	r0, [r7, #12]
 80091ce:	60b9      	str	r1, [r7, #8]
 80091d0:	4613      	mov	r3, r2
 80091d2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	781a      	ldrb	r2, [r3, #0]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	785a      	ldrb	r2, [r3, #1]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	3302      	adds	r3, #2
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	b29a      	uxth	r2, r3
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	3303      	adds	r3, #3
 80091f0:	781b      	ldrb	r3, [r3, #0]
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	021b      	lsls	r3, r3, #8
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	4313      	orrs	r3, r2
 80091fa:	b29a      	uxth	r2, r3
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	791a      	ldrb	r2, [r3, #4]
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8009208:	68bb      	ldr	r3, [r7, #8]
 800920a:	795a      	ldrb	r2, [r3, #5]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	799a      	ldrb	r2, [r3, #6]
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	79da      	ldrb	r2, [r3, #7]
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	79db      	ldrb	r3, [r3, #7]
 8009224:	2b20      	cmp	r3, #32
 8009226:	dc11      	bgt.n	800924c <USBH_ParseDevDesc+0x86>
 8009228:	2b08      	cmp	r3, #8
 800922a:	db16      	blt.n	800925a <USBH_ParseDevDesc+0x94>
 800922c:	3b08      	subs	r3, #8
 800922e:	2201      	movs	r2, #1
 8009230:	fa02 f303 	lsl.w	r3, r2, r3
 8009234:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009238:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800923c:	2b00      	cmp	r3, #0
 800923e:	bf14      	ite	ne
 8009240:	2301      	movne	r3, #1
 8009242:	2300      	moveq	r3, #0
 8009244:	b2db      	uxtb	r3, r3
 8009246:	2b00      	cmp	r3, #0
 8009248:	d102      	bne.n	8009250 <USBH_ParseDevDesc+0x8a>
 800924a:	e006      	b.n	800925a <USBH_ParseDevDesc+0x94>
 800924c:	2b40      	cmp	r3, #64	; 0x40
 800924e:	d104      	bne.n	800925a <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	79da      	ldrb	r2, [r3, #7]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	71da      	strb	r2, [r3, #7]
      break;
 8009258:	e003      	b.n	8009262 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2240      	movs	r2, #64	; 0x40
 800925e:	71da      	strb	r2, [r3, #7]
      break;
 8009260:	bf00      	nop
  }

  if (length > 8U)
 8009262:	88fb      	ldrh	r3, [r7, #6]
 8009264:	2b08      	cmp	r3, #8
 8009266:	d939      	bls.n	80092dc <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	3308      	adds	r3, #8
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	b29a      	uxth	r2, r3
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	3309      	adds	r3, #9
 8009274:	781b      	ldrb	r3, [r3, #0]
 8009276:	b29b      	uxth	r3, r3
 8009278:	021b      	lsls	r3, r3, #8
 800927a:	b29b      	uxth	r3, r3
 800927c:	4313      	orrs	r3, r2
 800927e:	b29a      	uxth	r2, r3
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	330a      	adds	r3, #10
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	b29a      	uxth	r2, r3
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	330b      	adds	r3, #11
 8009290:	781b      	ldrb	r3, [r3, #0]
 8009292:	b29b      	uxth	r3, r3
 8009294:	021b      	lsls	r3, r3, #8
 8009296:	b29b      	uxth	r3, r3
 8009298:	4313      	orrs	r3, r2
 800929a:	b29a      	uxth	r2, r3
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	330c      	adds	r3, #12
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	b29a      	uxth	r2, r3
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	330d      	adds	r3, #13
 80092ac:	781b      	ldrb	r3, [r3, #0]
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	021b      	lsls	r3, r3, #8
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	4313      	orrs	r3, r2
 80092b6:	b29a      	uxth	r2, r3
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	7b9a      	ldrb	r2, [r3, #14]
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	7bda      	ldrb	r2, [r3, #15]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	7c1a      	ldrb	r2, [r3, #16]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	7c5a      	ldrb	r2, [r3, #17]
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	745a      	strb	r2, [r3, #17]
  }
}
 80092dc:	bf00      	nop
 80092de:	3714      	adds	r7, #20
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b08c      	sub	sp, #48	; 0x30
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	60f8      	str	r0, [r7, #12]
 80092f0:	60b9      	str	r1, [r7, #8]
 80092f2:	4613      	mov	r3, r2
 80092f4:	80fb      	strh	r3, [r7, #6]

  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80092fc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80092fe:	2300      	movs	r3, #0
 8009300:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8009308:	2300      	movs	r3, #0
 800930a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800930e:	2300      	movs	r3, #0
 8009310:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	781a      	ldrb	r2, [r3, #0]
 800931c:	6a3b      	ldr	r3, [r7, #32]
 800931e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	785a      	ldrb	r2, [r3, #1]
 8009324:	6a3b      	ldr	r3, [r7, #32]
 8009326:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	3302      	adds	r3, #2
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	b29a      	uxth	r2, r3
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	3303      	adds	r3, #3
 8009334:	781b      	ldrb	r3, [r3, #0]
 8009336:	b29b      	uxth	r3, r3
 8009338:	021b      	lsls	r3, r3, #8
 800933a:	b29b      	uxth	r3, r3
 800933c:	4313      	orrs	r3, r2
 800933e:	b29b      	uxth	r3, r3
 8009340:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009344:	bf28      	it	cs
 8009346:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800934a:	b29a      	uxth	r2, r3
 800934c:	6a3b      	ldr	r3, [r7, #32]
 800934e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	791a      	ldrb	r2, [r3, #4]
 8009354:	6a3b      	ldr	r3, [r7, #32]
 8009356:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	795a      	ldrb	r2, [r3, #5]
 800935c:	6a3b      	ldr	r3, [r7, #32]
 800935e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	799a      	ldrb	r2, [r3, #6]
 8009364:	6a3b      	ldr	r3, [r7, #32]
 8009366:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	79da      	ldrb	r2, [r3, #7]
 800936c:	6a3b      	ldr	r3, [r7, #32]
 800936e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	7a1a      	ldrb	r2, [r3, #8]
 8009374:	6a3b      	ldr	r3, [r7, #32]
 8009376:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8009378:	6a3b      	ldr	r3, [r7, #32]
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	2b09      	cmp	r3, #9
 800937e:	d002      	beq.n	8009386 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009380:	6a3b      	ldr	r3, [r7, #32]
 8009382:	2209      	movs	r2, #9
 8009384:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009386:	88fb      	ldrh	r3, [r7, #6]
 8009388:	2b09      	cmp	r3, #9
 800938a:	f240 80a1 	bls.w	80094d0 <USBH_ParseCfgDesc+0x1e8>
  {
    ptr = USB_LEN_CFG_DESC;
 800938e:	2309      	movs	r3, #9
 8009390:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009392:	2300      	movs	r3, #0
 8009394:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009396:	e085      	b.n	80094a4 <USBH_ParseCfgDesc+0x1bc>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009398:	f107 0316 	add.w	r3, r7, #22
 800939c:	4619      	mov	r1, r3
 800939e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80093a0:	f000 f9a3 	bl	80096ea <USBH_GetNextDesc>
 80093a4:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80093a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093a8:	785b      	ldrb	r3, [r3, #1]
 80093aa:	2b04      	cmp	r3, #4
 80093ac:	d17a      	bne.n	80094a4 <USBH_ParseCfgDesc+0x1bc>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80093ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	2b09      	cmp	r3, #9
 80093b4:	d002      	beq.n	80093bc <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80093b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093b8:	2209      	movs	r2, #9
 80093ba:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80093bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093c0:	221a      	movs	r2, #26
 80093c2:	fb02 f303 	mul.w	r3, r2, r3
 80093c6:	3308      	adds	r3, #8
 80093c8:	6a3a      	ldr	r2, [r7, #32]
 80093ca:	4413      	add	r3, r2
 80093cc:	3302      	adds	r3, #2
 80093ce:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80093d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093d2:	69f8      	ldr	r0, [r7, #28]
 80093d4:	f000 f882 	bl	80094dc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80093d8:	2300      	movs	r3, #0
 80093da:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80093de:	2300      	movs	r3, #0
 80093e0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80093e2:	e047      	b.n	8009474 <USBH_ParseCfgDesc+0x18c>
        {

          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80093e4:	f107 0316 	add.w	r3, r7, #22
 80093e8:	4619      	mov	r1, r3
 80093ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80093ec:	f000 f97d 	bl	80096ea <USBH_GetNextDesc>
 80093f0:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80093f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093f4:	785b      	ldrb	r3, [r3, #1]
 80093f6:	2b05      	cmp	r3, #5
 80093f8:	d13c      	bne.n	8009474 <USBH_ParseCfgDesc+0x18c>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80093fa:	69fb      	ldr	r3, [r7, #28]
 80093fc:	795b      	ldrb	r3, [r3, #5]
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d113      	bne.n	800942a <USBH_ParseCfgDesc+0x142>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009402:	69fb      	ldr	r3, [r7, #28]
 8009404:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009406:	2b02      	cmp	r3, #2
 8009408:	d003      	beq.n	8009412 <USBH_ParseCfgDesc+0x12a>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800940a:	69fb      	ldr	r3, [r7, #28]
 800940c:	799b      	ldrb	r3, [r3, #6]
 800940e:	2b03      	cmp	r3, #3
 8009410:	d10b      	bne.n	800942a <USBH_ParseCfgDesc+0x142>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009412:	69fb      	ldr	r3, [r7, #28]
 8009414:	79db      	ldrb	r3, [r3, #7]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d10f      	bne.n	800943a <USBH_ParseCfgDesc+0x152>
 800941a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	2b09      	cmp	r3, #9
 8009420:	d00b      	beq.n	800943a <USBH_ParseCfgDesc+0x152>
              {
                pdesc->bLength = 0x09U;
 8009422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009424:	2209      	movs	r2, #9
 8009426:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009428:	e007      	b.n	800943a <USBH_ParseCfgDesc+0x152>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800942a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942c:	781b      	ldrb	r3, [r3, #0]
 800942e:	2b07      	cmp	r3, #7
 8009430:	d004      	beq.n	800943c <USBH_ParseCfgDesc+0x154>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009434:	2207      	movs	r2, #7
 8009436:	701a      	strb	r2, [r3, #0]
 8009438:	e000      	b.n	800943c <USBH_ParseCfgDesc+0x154>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800943a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800943c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009440:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009444:	3201      	adds	r2, #1
 8009446:	00d2      	lsls	r2, r2, #3
 8009448:	211a      	movs	r1, #26
 800944a:	fb01 f303 	mul.w	r3, r1, r3
 800944e:	4413      	add	r3, r2
 8009450:	3308      	adds	r3, #8
 8009452:	6a3a      	ldr	r2, [r7, #32]
 8009454:	4413      	add	r3, r2
 8009456:	3304      	adds	r3, #4
 8009458:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800945a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800945c:	69b9      	ldr	r1, [r7, #24]
 800945e:	68f8      	ldr	r0, [r7, #12]
 8009460:	f000 f86b 	bl	800953a <USBH_ParseEPDesc>
 8009464:	4603      	mov	r3, r0
 8009466:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800946a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800946e:	3301      	adds	r3, #1
 8009470:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009474:	69fb      	ldr	r3, [r7, #28]
 8009476:	791b      	ldrb	r3, [r3, #4]
 8009478:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800947c:	429a      	cmp	r2, r3
 800947e:	d204      	bcs.n	800948a <USBH_ParseCfgDesc+0x1a2>
 8009480:	6a3b      	ldr	r3, [r7, #32]
 8009482:	885a      	ldrh	r2, [r3, #2]
 8009484:	8afb      	ldrh	r3, [r7, #22]
 8009486:	429a      	cmp	r2, r3
 8009488:	d8ac      	bhi.n	80093e4 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	791b      	ldrb	r3, [r3, #4]
 800948e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009492:	429a      	cmp	r2, r3
 8009494:	d201      	bcs.n	800949a <USBH_ParseCfgDesc+0x1b2>
        {
          return USBH_NOT_SUPPORTED;
 8009496:	2303      	movs	r3, #3
 8009498:	e01c      	b.n	80094d4 <USBH_ParseCfgDesc+0x1ec>
        }

        if_ix++;
 800949a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800949e:	3301      	adds	r3, #1
 80094a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80094a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094a8:	2b09      	cmp	r3, #9
 80094aa:	d805      	bhi.n	80094b8 <USBH_ParseCfgDesc+0x1d0>
 80094ac:	6a3b      	ldr	r3, [r7, #32]
 80094ae:	885a      	ldrh	r2, [r3, #2]
 80094b0:	8afb      	ldrh	r3, [r7, #22]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	f63f af70 	bhi.w	8009398 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80094b8:	6a3b      	ldr	r3, [r7, #32]
 80094ba:	791b      	ldrb	r3, [r3, #4]
 80094bc:	2b0a      	cmp	r3, #10
 80094be:	bf28      	it	cs
 80094c0:	230a      	movcs	r3, #10
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d201      	bcs.n	80094d0 <USBH_ParseCfgDesc+0x1e8>
    {
      return USBH_NOT_SUPPORTED;
 80094cc:	2303      	movs	r3, #3
 80094ce:	e001      	b.n	80094d4 <USBH_ParseCfgDesc+0x1ec>
    }
  }

  return status;
 80094d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3730      	adds	r7, #48	; 0x30
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}

080094dc <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 80094dc:	b480      	push	{r7}
 80094de:	b083      	sub	sp, #12
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	781a      	ldrb	r2, [r3, #0]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	785a      	ldrb	r2, [r3, #1]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	789a      	ldrb	r2, [r3, #2]
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	78da      	ldrb	r2, [r3, #3]
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	791a      	ldrb	r2, [r3, #4]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	795a      	ldrb	r2, [r3, #5]
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	799a      	ldrb	r2, [r3, #6]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	79da      	ldrb	r2, [r3, #7]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	7a1a      	ldrb	r2, [r3, #8]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	721a      	strb	r2, [r3, #8]
}
 800952e:	bf00      	nop
 8009530:	370c      	adds	r7, #12
 8009532:	46bd      	mov	sp, r7
 8009534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009538:	4770      	bx	lr

0800953a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800953a:	b480      	push	{r7}
 800953c:	b087      	sub	sp, #28
 800953e:	af00      	add	r7, sp, #0
 8009540:	60f8      	str	r0, [r7, #12]
 8009542:	60b9      	str	r1, [r7, #8]
 8009544:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009546:	2300      	movs	r3, #0
 8009548:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	781a      	ldrb	r2, [r3, #0]
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	785a      	ldrb	r2, [r3, #1]
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	789a      	ldrb	r2, [r3, #2]
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	78da      	ldrb	r2, [r3, #3]
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	3304      	adds	r3, #4
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	b29a      	uxth	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	3305      	adds	r3, #5
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	b29b      	uxth	r3, r3
 800957a:	021b      	lsls	r3, r3, #8
 800957c:	b29b      	uxth	r3, r3
 800957e:	4313      	orrs	r3, r2
 8009580:	b29a      	uxth	r2, r3
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	799a      	ldrb	r2, [r3, #6]
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	889b      	ldrh	r3, [r3, #4]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d102      	bne.n	800959c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8009596:	2303      	movs	r3, #3
 8009598:	75fb      	strb	r3, [r7, #23]
 800959a:	e033      	b.n	8009604 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	889b      	ldrh	r3, [r3, #4]
 80095a0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80095a4:	f023 0307 	bic.w	r3, r3, #7
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	889b      	ldrh	r3, [r3, #4]
 80095b2:	b21a      	sxth	r2, r3
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	3304      	adds	r3, #4
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	b299      	uxth	r1, r3
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	3305      	adds	r3, #5
 80095c0:	781b      	ldrb	r3, [r3, #0]
 80095c2:	b29b      	uxth	r3, r3
 80095c4:	021b      	lsls	r3, r3, #8
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	430b      	orrs	r3, r1
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d110      	bne.n	80095f6 <USBH_ParseEPDesc+0xbc>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	3304      	adds	r3, #4
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	b299      	uxth	r1, r3
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	3305      	adds	r3, #5
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	021b      	lsls	r3, r3, #8
 80095e6:	b29b      	uxth	r3, r3
 80095e8:	430b      	orrs	r3, r1
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	b21b      	sxth	r3, r3
 80095ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80095f2:	b21b      	sxth	r3, r3
 80095f4:	e001      	b.n	80095fa <USBH_ParseEPDesc+0xc0>
 80095f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80095fa:	4313      	orrs	r3, r2
 80095fc:	b21b      	sxth	r3, r3
 80095fe:	b29a      	uxth	r2, r3
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800960a:	2b00      	cmp	r3, #0
 800960c:	d116      	bne.n	800963c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	78db      	ldrb	r3, [r3, #3]
 8009612:	f003 0303 	and.w	r3, r3, #3
 8009616:	2b01      	cmp	r3, #1
 8009618:	d005      	beq.n	8009626 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	78db      	ldrb	r3, [r3, #3]
 800961e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009622:	2b03      	cmp	r3, #3
 8009624:	d127      	bne.n	8009676 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	799b      	ldrb	r3, [r3, #6]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d003      	beq.n	8009636 <USBH_ParseEPDesc+0xfc>
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	799b      	ldrb	r3, [r3, #6]
 8009632:	2b10      	cmp	r3, #16
 8009634:	d91f      	bls.n	8009676 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009636:	2303      	movs	r3, #3
 8009638:	75fb      	strb	r3, [r7, #23]
 800963a:	e01c      	b.n	8009676 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	78db      	ldrb	r3, [r3, #3]
 8009640:	f003 0303 	and.w	r3, r3, #3
 8009644:	2b01      	cmp	r3, #1
 8009646:	d10a      	bne.n	800965e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	799b      	ldrb	r3, [r3, #6]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d003      	beq.n	8009658 <USBH_ParseEPDesc+0x11e>
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	799b      	ldrb	r3, [r3, #6]
 8009654:	2b10      	cmp	r3, #16
 8009656:	d90e      	bls.n	8009676 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009658:	2303      	movs	r3, #3
 800965a:	75fb      	strb	r3, [r7, #23]
 800965c:	e00b      	b.n	8009676 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	78db      	ldrb	r3, [r3, #3]
 8009662:	f003 0303 	and.w	r3, r3, #3
 8009666:	2b03      	cmp	r3, #3
 8009668:	d105      	bne.n	8009676 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	799b      	ldrb	r3, [r3, #6]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d101      	bne.n	8009676 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009672:	2303      	movs	r3, #3
 8009674:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8009676:	7dfb      	ldrb	r3, [r7, #23]
}
 8009678:	4618      	mov	r0, r3
 800967a:	371c      	adds	r7, #28
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009684:	b480      	push	{r7}
 8009686:	b087      	sub	sp, #28
 8009688:	af00      	add	r7, sp, #0
 800968a:	60f8      	str	r0, [r7, #12]
 800968c:	60b9      	str	r1, [r7, #8]
 800968e:	4613      	mov	r3, r2
 8009690:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	3301      	adds	r3, #1
 8009696:	781b      	ldrb	r3, [r3, #0]
 8009698:	2b03      	cmp	r3, #3
 800969a:	d120      	bne.n	80096de <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	781b      	ldrb	r3, [r3, #0]
 80096a0:	1e9a      	subs	r2, r3, #2
 80096a2:	88fb      	ldrh	r3, [r7, #6]
 80096a4:	4293      	cmp	r3, r2
 80096a6:	bf28      	it	cs
 80096a8:	4613      	movcs	r3, r2
 80096aa:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	3302      	adds	r3, #2
 80096b0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80096b2:	2300      	movs	r3, #0
 80096b4:	82fb      	strh	r3, [r7, #22]
 80096b6:	e00b      	b.n	80096d0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80096b8:	8afb      	ldrh	r3, [r7, #22]
 80096ba:	68fa      	ldr	r2, [r7, #12]
 80096bc:	4413      	add	r3, r2
 80096be:	781a      	ldrb	r2, [r3, #0]
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	701a      	strb	r2, [r3, #0]
      pdest++;
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	3301      	adds	r3, #1
 80096c8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80096ca:	8afb      	ldrh	r3, [r7, #22]
 80096cc:	3302      	adds	r3, #2
 80096ce:	82fb      	strh	r3, [r7, #22]
 80096d0:	8afa      	ldrh	r2, [r7, #22]
 80096d2:	8abb      	ldrh	r3, [r7, #20]
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d3ef      	bcc.n	80096b8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	2200      	movs	r2, #0
 80096dc:	701a      	strb	r2, [r3, #0]
  }
}
 80096de:	bf00      	nop
 80096e0:	371c      	adds	r7, #28
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr

080096ea <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80096ea:	b480      	push	{r7}
 80096ec:	b085      	sub	sp, #20
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
 80096f2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	881a      	ldrh	r2, [r3, #0]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	781b      	ldrb	r3, [r3, #0]
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	4413      	add	r3, r2
 8009700:	b29a      	uxth	r2, r3
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4413      	add	r3, r2
 8009710:	60fb      	str	r3, [r7, #12]


  return (pnext);
 8009712:	68fb      	ldr	r3, [r7, #12]
}
 8009714:	4618      	mov	r0, r3
 8009716:	3714      	adds	r7, #20
 8009718:	46bd      	mov	sp, r7
 800971a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971e:	4770      	bx	lr

08009720 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b086      	sub	sp, #24
 8009724:	af00      	add	r7, sp, #0
 8009726:	60f8      	str	r0, [r7, #12]
 8009728:	60b9      	str	r1, [r7, #8]
 800972a:	4613      	mov	r3, r2
 800972c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800972e:	2301      	movs	r3, #1
 8009730:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	789b      	ldrb	r3, [r3, #2]
 8009736:	2b01      	cmp	r3, #1
 8009738:	d002      	beq.n	8009740 <USBH_CtlReq+0x20>
 800973a:	2b02      	cmp	r3, #2
 800973c:	d00f      	beq.n	800975e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800973e:	e027      	b.n	8009790 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	68ba      	ldr	r2, [r7, #8]
 8009744:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	88fa      	ldrh	r2, [r7, #6]
 800974a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2201      	movs	r2, #1
 8009750:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	2202      	movs	r2, #2
 8009756:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009758:	2301      	movs	r3, #1
 800975a:	75fb      	strb	r3, [r7, #23]
      break;
 800975c:	e018      	b.n	8009790 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800975e:	68f8      	ldr	r0, [r7, #12]
 8009760:	f000 f81c 	bl	800979c <USBH_HandleControl>
 8009764:	4603      	mov	r3, r0
 8009766:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009768:	7dfb      	ldrb	r3, [r7, #23]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d002      	beq.n	8009774 <USBH_CtlReq+0x54>
 800976e:	7dfb      	ldrb	r3, [r7, #23]
 8009770:	2b03      	cmp	r3, #3
 8009772:	d106      	bne.n	8009782 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2201      	movs	r2, #1
 8009778:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2200      	movs	r2, #0
 800977e:	761a      	strb	r2, [r3, #24]
      break;
 8009780:	e005      	b.n	800978e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009782:	7dfb      	ldrb	r3, [r7, #23]
 8009784:	2b02      	cmp	r3, #2
 8009786:	d102      	bne.n	800978e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2201      	movs	r2, #1
 800978c:	709a      	strb	r2, [r3, #2]
      break;
 800978e:	bf00      	nop
  }
  return status;
 8009790:	7dfb      	ldrb	r3, [r7, #23]
}
 8009792:	4618      	mov	r0, r3
 8009794:	3718      	adds	r7, #24
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
	...

0800979c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af02      	add	r7, sp, #8
 80097a2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80097a4:	2301      	movs	r3, #1
 80097a6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80097a8:	2300      	movs	r3, #0
 80097aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	7e1b      	ldrb	r3, [r3, #24]
 80097b0:	3b01      	subs	r3, #1
 80097b2:	2b0a      	cmp	r3, #10
 80097b4:	f200 815f 	bhi.w	8009a76 <USBH_HandleControl+0x2da>
 80097b8:	a201      	add	r2, pc, #4	; (adr r2, 80097c0 <USBH_HandleControl+0x24>)
 80097ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097be:	bf00      	nop
 80097c0:	080097ed 	.word	0x080097ed
 80097c4:	08009807 	.word	0x08009807
 80097c8:	08009871 	.word	0x08009871
 80097cc:	08009897 	.word	0x08009897
 80097d0:	080098cf 	.word	0x080098cf
 80097d4:	080098f9 	.word	0x080098f9
 80097d8:	0800994b 	.word	0x0800994b
 80097dc:	0800996d 	.word	0x0800996d
 80097e0:	080099a9 	.word	0x080099a9
 80097e4:	080099cf 	.word	0x080099cf
 80097e8:	08009a0d 	.word	0x08009a0d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f103 0110 	add.w	r1, r3, #16
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	795b      	ldrb	r3, [r3, #5]
 80097f6:	461a      	mov	r2, r3
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 f951 	bl	8009aa0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2202      	movs	r2, #2
 8009802:	761a      	strb	r2, [r3, #24]
      break;
 8009804:	e142      	b.n	8009a8c <USBH_HandleControl+0x2f0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	795b      	ldrb	r3, [r3, #5]
 800980a:	4619      	mov	r1, r3
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 fcd7 	bl	800a1c0 <USBH_LL_GetURBState>
 8009812:	4603      	mov	r3, r0
 8009814:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009816:	7bbb      	ldrb	r3, [r7, #14]
 8009818:	2b01      	cmp	r3, #1
 800981a:	d11e      	bne.n	800985a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	7c1b      	ldrb	r3, [r3, #16]
 8009820:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009824:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	8adb      	ldrh	r3, [r3, #22]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d00a      	beq.n	8009844 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800982e:	7b7b      	ldrb	r3, [r7, #13]
 8009830:	2b80      	cmp	r3, #128	; 0x80
 8009832:	d103      	bne.n	800983c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2203      	movs	r2, #3
 8009838:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800983a:	e11e      	b.n	8009a7a <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_DATA_OUT;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2205      	movs	r2, #5
 8009840:	761a      	strb	r2, [r3, #24]
      break;
 8009842:	e11a      	b.n	8009a7a <USBH_HandleControl+0x2de>
          if (direction == USB_D2H)
 8009844:	7b7b      	ldrb	r3, [r7, #13]
 8009846:	2b80      	cmp	r3, #128	; 0x80
 8009848:	d103      	bne.n	8009852 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2209      	movs	r2, #9
 800984e:	761a      	strb	r2, [r3, #24]
      break;
 8009850:	e113      	b.n	8009a7a <USBH_HandleControl+0x2de>
            phost->Control.state = CTRL_STATUS_IN;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2207      	movs	r2, #7
 8009856:	761a      	strb	r2, [r3, #24]
      break;
 8009858:	e10f      	b.n	8009a7a <USBH_HandleControl+0x2de>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800985a:	7bbb      	ldrb	r3, [r7, #14]
 800985c:	2b04      	cmp	r3, #4
 800985e:	d003      	beq.n	8009868 <USBH_HandleControl+0xcc>
 8009860:	7bbb      	ldrb	r3, [r7, #14]
 8009862:	2b02      	cmp	r3, #2
 8009864:	f040 8109 	bne.w	8009a7a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	220b      	movs	r2, #11
 800986c:	761a      	strb	r2, [r3, #24]
      break;
 800986e:	e104      	b.n	8009a7a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8009876:	b29a      	uxth	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6899      	ldr	r1, [r3, #8]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	899a      	ldrh	r2, [r3, #12]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	791b      	ldrb	r3, [r3, #4]
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f948 	bl	8009b1e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2204      	movs	r2, #4
 8009892:	761a      	strb	r2, [r3, #24]
      break;
 8009894:	e0fa      	b.n	8009a8c <USBH_HandleControl+0x2f0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	791b      	ldrb	r3, [r3, #4]
 800989a:	4619      	mov	r1, r3
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 fc8f 	bl	800a1c0 <USBH_LL_GetURBState>
 80098a2:	4603      	mov	r3, r0
 80098a4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80098a6:	7bbb      	ldrb	r3, [r7, #14]
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d102      	bne.n	80098b2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2209      	movs	r2, #9
 80098b0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80098b2:	7bbb      	ldrb	r3, [r7, #14]
 80098b4:	2b05      	cmp	r3, #5
 80098b6:	d102      	bne.n	80098be <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80098b8:	2303      	movs	r3, #3
 80098ba:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80098bc:	e0df      	b.n	8009a7e <USBH_HandleControl+0x2e2>
        if (URB_Status == USBH_URB_ERROR)
 80098be:	7bbb      	ldrb	r3, [r7, #14]
 80098c0:	2b04      	cmp	r3, #4
 80098c2:	f040 80dc 	bne.w	8009a7e <USBH_HandleControl+0x2e2>
          phost->Control.state = CTRL_ERROR;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	220b      	movs	r2, #11
 80098ca:	761a      	strb	r2, [r3, #24]
      break;
 80098cc:	e0d7      	b.n	8009a7e <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6899      	ldr	r1, [r3, #8]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	899a      	ldrh	r2, [r3, #12]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	795b      	ldrb	r3, [r3, #5]
 80098da:	2001      	movs	r0, #1
 80098dc:	9000      	str	r0, [sp, #0]
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 f8f8 	bl	8009ad4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 80098ea:	b29a      	uxth	r2, r3
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2206      	movs	r2, #6
 80098f4:	761a      	strb	r2, [r3, #24]
      break;
 80098f6:	e0c9      	b.n	8009a8c <USBH_HandleControl+0x2f0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	795b      	ldrb	r3, [r3, #5]
 80098fc:	4619      	mov	r1, r3
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 fc5e 	bl	800a1c0 <USBH_LL_GetURBState>
 8009904:	4603      	mov	r3, r0
 8009906:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009908:	7bbb      	ldrb	r3, [r7, #14]
 800990a:	2b01      	cmp	r3, #1
 800990c:	d103      	bne.n	8009916 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2207      	movs	r2, #7
 8009912:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009914:	e0b5      	b.n	8009a82 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_STALL)
 8009916:	7bbb      	ldrb	r3, [r7, #14]
 8009918:	2b05      	cmp	r3, #5
 800991a:	d105      	bne.n	8009928 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	220c      	movs	r2, #12
 8009920:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009922:	2303      	movs	r3, #3
 8009924:	73fb      	strb	r3, [r7, #15]
      break;
 8009926:	e0ac      	b.n	8009a82 <USBH_HandleControl+0x2e6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009928:	7bbb      	ldrb	r3, [r7, #14]
 800992a:	2b02      	cmp	r3, #2
 800992c:	d103      	bne.n	8009936 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	2205      	movs	r2, #5
 8009932:	761a      	strb	r2, [r3, #24]
      break;
 8009934:	e0a5      	b.n	8009a82 <USBH_HandleControl+0x2e6>
        if (URB_Status == USBH_URB_ERROR)
 8009936:	7bbb      	ldrb	r3, [r7, #14]
 8009938:	2b04      	cmp	r3, #4
 800993a:	f040 80a2 	bne.w	8009a82 <USBH_HandleControl+0x2e6>
          phost->Control.state = CTRL_ERROR;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	220b      	movs	r2, #11
 8009942:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009944:	2302      	movs	r3, #2
 8009946:	73fb      	strb	r3, [r7, #15]
      break;
 8009948:	e09b      	b.n	8009a82 <USBH_HandleControl+0x2e6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	791b      	ldrb	r3, [r3, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	2100      	movs	r1, #0
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f000 f8e3 	bl	8009b1e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800995e:	b29a      	uxth	r2, r3
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2208      	movs	r2, #8
 8009968:	761a      	strb	r2, [r3, #24]

      break;
 800996a:	e08f      	b.n	8009a8c <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	791b      	ldrb	r3, [r3, #4]
 8009970:	4619      	mov	r1, r3
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f000 fc24 	bl	800a1c0 <USBH_LL_GetURBState>
 8009978:	4603      	mov	r3, r0
 800997a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800997c:	7bbb      	ldrb	r3, [r7, #14]
 800997e:	2b01      	cmp	r3, #1
 8009980:	d105      	bne.n	800998e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	220d      	movs	r2, #13
 8009986:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009988:	2300      	movs	r3, #0
 800998a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800998c:	e07b      	b.n	8009a86 <USBH_HandleControl+0x2ea>
      else if (URB_Status == USBH_URB_ERROR)
 800998e:	7bbb      	ldrb	r3, [r7, #14]
 8009990:	2b04      	cmp	r3, #4
 8009992:	d103      	bne.n	800999c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	220b      	movs	r2, #11
 8009998:	761a      	strb	r2, [r3, #24]
      break;
 800999a:	e074      	b.n	8009a86 <USBH_HandleControl+0x2ea>
        if (URB_Status == USBH_URB_STALL)
 800999c:	7bbb      	ldrb	r3, [r7, #14]
 800999e:	2b05      	cmp	r3, #5
 80099a0:	d171      	bne.n	8009a86 <USBH_HandleControl+0x2ea>
          status = USBH_NOT_SUPPORTED;
 80099a2:	2303      	movs	r3, #3
 80099a4:	73fb      	strb	r3, [r7, #15]
      break;
 80099a6:	e06e      	b.n	8009a86 <USBH_HandleControl+0x2ea>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	795b      	ldrb	r3, [r3, #5]
 80099ac:	2201      	movs	r2, #1
 80099ae:	9200      	str	r2, [sp, #0]
 80099b0:	2200      	movs	r2, #0
 80099b2:	2100      	movs	r1, #0
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 f88d 	bl	8009ad4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 80099c0:	b29a      	uxth	r2, r3
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	220a      	movs	r2, #10
 80099ca:	761a      	strb	r2, [r3, #24]
      break;
 80099cc:	e05e      	b.n	8009a8c <USBH_HandleControl+0x2f0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	795b      	ldrb	r3, [r3, #5]
 80099d2:	4619      	mov	r1, r3
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f000 fbf3 	bl	800a1c0 <USBH_LL_GetURBState>
 80099da:	4603      	mov	r3, r0
 80099dc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80099de:	7bbb      	ldrb	r3, [r7, #14]
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d105      	bne.n	80099f0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80099e4:	2300      	movs	r3, #0
 80099e6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	220d      	movs	r2, #13
 80099ec:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80099ee:	e04c      	b.n	8009a8a <USBH_HandleControl+0x2ee>
      else if (URB_Status == USBH_URB_NOTREADY)
 80099f0:	7bbb      	ldrb	r3, [r7, #14]
 80099f2:	2b02      	cmp	r3, #2
 80099f4:	d103      	bne.n	80099fe <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2209      	movs	r2, #9
 80099fa:	761a      	strb	r2, [r3, #24]
      break;
 80099fc:	e045      	b.n	8009a8a <USBH_HandleControl+0x2ee>
        if (URB_Status == USBH_URB_ERROR)
 80099fe:	7bbb      	ldrb	r3, [r7, #14]
 8009a00:	2b04      	cmp	r3, #4
 8009a02:	d142      	bne.n	8009a8a <USBH_HandleControl+0x2ee>
          phost->Control.state = CTRL_ERROR;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	220b      	movs	r2, #11
 8009a08:	761a      	strb	r2, [r3, #24]
      break;
 8009a0a:	e03e      	b.n	8009a8a <USBH_HandleControl+0x2ee>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	7e5b      	ldrb	r3, [r3, #25]
 8009a10:	3301      	adds	r3, #1
 8009a12:	b2da      	uxtb	r2, r3
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	765a      	strb	r2, [r3, #25]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	7e5b      	ldrb	r3, [r3, #25]
 8009a1c:	2b02      	cmp	r3, #2
 8009a1e:	d806      	bhi.n	8009a2e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2201      	movs	r2, #1
 8009a24:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2201      	movs	r2, #1
 8009a2a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009a2c:	e02e      	b.n	8009a8c <USBH_HandleControl+0x2f0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 8009a34:	2106      	movs	r1, #6
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	765a      	strb	r2, [r3, #25]
        USBH_ErrLog("Control error: Device not responding");
 8009a40:	4815      	ldr	r0, [pc, #84]	; (8009a98 <USBH_HandleControl+0x2fc>)
 8009a42:	f000 fd8d 	bl	800a560 <iprintf>
 8009a46:	4815      	ldr	r0, [pc, #84]	; (8009a9c <USBH_HandleControl+0x300>)
 8009a48:	f000 fd8a 	bl	800a560 <iprintf>
 8009a4c:	200a      	movs	r0, #10
 8009a4e:	f000 fd9f 	bl	800a590 <putchar>
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	795b      	ldrb	r3, [r3, #5]
 8009a56:	4619      	mov	r1, r3
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 f912 	bl	8009c82 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	791b      	ldrb	r3, [r3, #4]
 8009a62:	4619      	mov	r1, r3
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 f90c 	bl	8009c82 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009a70:	2302      	movs	r3, #2
 8009a72:	73fb      	strb	r3, [r7, #15]
      break;
 8009a74:	e00a      	b.n	8009a8c <USBH_HandleControl+0x2f0>

    default:
      break;
 8009a76:	bf00      	nop
 8009a78:	e008      	b.n	8009a8c <USBH_HandleControl+0x2f0>
      break;
 8009a7a:	bf00      	nop
 8009a7c:	e006      	b.n	8009a8c <USBH_HandleControl+0x2f0>
      break;
 8009a7e:	bf00      	nop
 8009a80:	e004      	b.n	8009a8c <USBH_HandleControl+0x2f0>
      break;
 8009a82:	bf00      	nop
 8009a84:	e002      	b.n	8009a8c <USBH_HandleControl+0x2f0>
      break;
 8009a86:	bf00      	nop
 8009a88:	e000      	b.n	8009a8c <USBH_HandleControl+0x2f0>
      break;
 8009a8a:	bf00      	nop
  }

  return status;
 8009a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3710      	adds	r7, #16
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	0800c938 	.word	0x0800c938
 8009a9c:	0800c940 	.word	0x0800c940

08009aa0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b088      	sub	sp, #32
 8009aa4:	af04      	add	r7, sp, #16
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	4613      	mov	r3, r2
 8009aac:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009aae:	79f9      	ldrb	r1, [r7, #7]
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	9303      	str	r3, [sp, #12]
 8009ab4:	2308      	movs	r3, #8
 8009ab6:	9302      	str	r3, [sp, #8]
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	9301      	str	r3, [sp, #4]
 8009abc:	2300      	movs	r3, #0
 8009abe:	9300      	str	r3, [sp, #0]
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	68f8      	ldr	r0, [r7, #12]
 8009ac6:	f000 fb4a 	bl	800a15e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009aca:	2300      	movs	r3, #0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3710      	adds	r7, #16
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b088      	sub	sp, #32
 8009ad8:	af04      	add	r7, sp, #16
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	4611      	mov	r1, r2
 8009ae0:	461a      	mov	r2, r3
 8009ae2:	460b      	mov	r3, r1
 8009ae4:	80fb      	strh	r3, [r7, #6]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d001      	beq.n	8009af8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009af4:	2300      	movs	r3, #0
 8009af6:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009af8:	7979      	ldrb	r1, [r7, #5]
 8009afa:	7e3b      	ldrb	r3, [r7, #24]
 8009afc:	9303      	str	r3, [sp, #12]
 8009afe:	88fb      	ldrh	r3, [r7, #6]
 8009b00:	9302      	str	r3, [sp, #8]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	9301      	str	r3, [sp, #4]
 8009b06:	2301      	movs	r3, #1
 8009b08:	9300      	str	r3, [sp, #0]
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	68f8      	ldr	r0, [r7, #12]
 8009b10:	f000 fb25 	bl	800a15e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009b14:	2300      	movs	r3, #0
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3710      	adds	r7, #16
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009b1e:	b580      	push	{r7, lr}
 8009b20:	b088      	sub	sp, #32
 8009b22:	af04      	add	r7, sp, #16
 8009b24:	60f8      	str	r0, [r7, #12]
 8009b26:	60b9      	str	r1, [r7, #8]
 8009b28:	4611      	mov	r1, r2
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	80fb      	strh	r3, [r7, #6]
 8009b30:	4613      	mov	r3, r2
 8009b32:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009b34:	7979      	ldrb	r1, [r7, #5]
 8009b36:	2300      	movs	r3, #0
 8009b38:	9303      	str	r3, [sp, #12]
 8009b3a:	88fb      	ldrh	r3, [r7, #6]
 8009b3c:	9302      	str	r3, [sp, #8]
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	9301      	str	r3, [sp, #4]
 8009b42:	2301      	movs	r3, #1
 8009b44:	9300      	str	r3, [sp, #0]
 8009b46:	2300      	movs	r3, #0
 8009b48:	2201      	movs	r2, #1
 8009b4a:	68f8      	ldr	r0, [r7, #12]
 8009b4c:	f000 fb07 	bl	800a15e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009b50:	2300      	movs	r3, #0

}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3710      	adds	r7, #16
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}

08009b5a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009b5a:	b580      	push	{r7, lr}
 8009b5c:	b088      	sub	sp, #32
 8009b5e:	af04      	add	r7, sp, #16
 8009b60:	60f8      	str	r0, [r7, #12]
 8009b62:	60b9      	str	r1, [r7, #8]
 8009b64:	4611      	mov	r1, r2
 8009b66:	461a      	mov	r2, r3
 8009b68:	460b      	mov	r3, r1
 8009b6a:	80fb      	strh	r3, [r7, #6]
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d001      	beq.n	8009b7e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009b7e:	7979      	ldrb	r1, [r7, #5]
 8009b80:	7e3b      	ldrb	r3, [r7, #24]
 8009b82:	9303      	str	r3, [sp, #12]
 8009b84:	88fb      	ldrh	r3, [r7, #6]
 8009b86:	9302      	str	r3, [sp, #8]
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	9301      	str	r3, [sp, #4]
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	9300      	str	r3, [sp, #0]
 8009b90:	2302      	movs	r3, #2
 8009b92:	2200      	movs	r2, #0
 8009b94:	68f8      	ldr	r0, [r7, #12]
 8009b96:	f000 fae2 	bl	800a15e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009b9a:	2300      	movs	r3, #0
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b088      	sub	sp, #32
 8009ba8:	af04      	add	r7, sp, #16
 8009baa:	60f8      	str	r0, [r7, #12]
 8009bac:	60b9      	str	r1, [r7, #8]
 8009bae:	4611      	mov	r1, r2
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	460b      	mov	r3, r1
 8009bb4:	80fb      	strh	r3, [r7, #6]
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009bba:	7979      	ldrb	r1, [r7, #5]
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	9303      	str	r3, [sp, #12]
 8009bc0:	88fb      	ldrh	r3, [r7, #6]
 8009bc2:	9302      	str	r3, [sp, #8]
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	9301      	str	r3, [sp, #4]
 8009bc8:	2301      	movs	r3, #1
 8009bca:	9300      	str	r3, [sp, #0]
 8009bcc:	2302      	movs	r3, #2
 8009bce:	2201      	movs	r2, #1
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f000 fac4 	bl	800a15e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3710      	adds	r7, #16
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b086      	sub	sp, #24
 8009be4:	af04      	add	r7, sp, #16
 8009be6:	6078      	str	r0, [r7, #4]
 8009be8:	4608      	mov	r0, r1
 8009bea:	4611      	mov	r1, r2
 8009bec:	461a      	mov	r2, r3
 8009bee:	4603      	mov	r3, r0
 8009bf0:	70fb      	strb	r3, [r7, #3]
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	70bb      	strb	r3, [r7, #2]
 8009bf6:	4613      	mov	r3, r2
 8009bf8:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009bfa:	7878      	ldrb	r0, [r7, #1]
 8009bfc:	78ba      	ldrb	r2, [r7, #2]
 8009bfe:	78f9      	ldrb	r1, [r7, #3]
 8009c00:	8b3b      	ldrh	r3, [r7, #24]
 8009c02:	9302      	str	r3, [sp, #8]
 8009c04:	7d3b      	ldrb	r3, [r7, #20]
 8009c06:	9301      	str	r3, [sp, #4]
 8009c08:	7c3b      	ldrb	r3, [r7, #16]
 8009c0a:	9300      	str	r3, [sp, #0]
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f000 fa57 	bl	800a0c2 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009c14:	2300      	movs	r3, #0
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3708      	adds	r7, #8
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}

08009c1e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b082      	sub	sp, #8
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
 8009c26:	460b      	mov	r3, r1
 8009c28:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009c2a:	78fb      	ldrb	r3, [r7, #3]
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 fa76 	bl	800a120 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009c34:	2300      	movs	r3, #0
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3708      	adds	r7, #8
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}

08009c3e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009c3e:	b580      	push	{r7, lr}
 8009c40:	b084      	sub	sp, #16
 8009c42:	af00      	add	r7, sp, #0
 8009c44:	6078      	str	r0, [r7, #4]
 8009c46:	460b      	mov	r3, r1
 8009c48:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 f839 	bl	8009cc2 <USBH_GetFreePipe>
 8009c50:	4603      	mov	r3, r0
 8009c52:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009c54:	89fb      	ldrh	r3, [r7, #14]
 8009c56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d00b      	beq.n	8009c76 <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009c5e:	78fa      	ldrb	r2, [r7, #3]
 8009c60:	89fb      	ldrh	r3, [r7, #14]
 8009c62:	f003 030f 	and.w	r3, r3, #15
 8009c66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009c6a:	6879      	ldr	r1, [r7, #4]
 8009c6c:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009c70:	009b      	lsls	r3, r3, #2
 8009c72:	440b      	add	r3, r1
 8009c74:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009c76:	89fb      	ldrh	r3, [r7, #14]
 8009c78:	b2db      	uxtb	r3, r3
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3710      	adds	r7, #16
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}

08009c82 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009c82:	b480      	push	{r7}
 8009c84:	b083      	sub	sp, #12
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009c8e:	78fb      	ldrb	r3, [r7, #3]
 8009c90:	2b0f      	cmp	r3, #15
 8009c92:	d80f      	bhi.n	8009cb4 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009c94:	78fb      	ldrb	r3, [r7, #3]
 8009c96:	687a      	ldr	r2, [r7, #4]
 8009c98:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	4413      	add	r3, r2
 8009ca0:	685a      	ldr	r2, [r3, #4]
 8009ca2:	78fb      	ldrb	r3, [r7, #3]
 8009ca4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009ca8:	6879      	ldr	r1, [r7, #4]
 8009caa:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	440b      	add	r3, r1
 8009cb2:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009cb4:	2300      	movs	r3, #0
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	370c      	adds	r7, #12
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr

08009cc2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009cc2:	b480      	push	{r7}
 8009cc4:	b085      	sub	sp, #20
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009cce:	2300      	movs	r3, #0
 8009cd0:	73fb      	strb	r3, [r7, #15]
 8009cd2:	e010      	b.n	8009cf6 <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009cd4:	7bfb      	ldrb	r3, [r7, #15]
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	4413      	add	r3, r2
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d102      	bne.n	8009cf0 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 8009cea:	7bfb      	ldrb	r3, [r7, #15]
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	e007      	b.n	8009d00 <USBH_GetFreePipe+0x3e>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8009cf0:	7bfb      	ldrb	r3, [r7, #15]
 8009cf2:	3301      	adds	r3, #1
 8009cf4:	73fb      	strb	r3, [r7, #15]
 8009cf6:	7bfb      	ldrb	r3, [r7, #15]
 8009cf8:	2b0f      	cmp	r3, #15
 8009cfa:	d9eb      	bls.n	8009cd4 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009cfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009d00:	4618      	mov	r0, r3
 8009d02:	3714      	adds	r7, #20
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr

08009d0c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009d10:	2201      	movs	r2, #1
 8009d12:	490e      	ldr	r1, [pc, #56]	; (8009d4c <MX_USB_HOST_Init+0x40>)
 8009d14:	480e      	ldr	r0, [pc, #56]	; (8009d50 <MX_USB_HOST_Init+0x44>)
 8009d16:	f7fe f9c9 	bl	80080ac <USBH_Init>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d001      	beq.n	8009d24 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009d20:	f7f7 fc90 	bl	8001644 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 8009d24:	490b      	ldr	r1, [pc, #44]	; (8009d54 <MX_USB_HOST_Init+0x48>)
 8009d26:	480a      	ldr	r0, [pc, #40]	; (8009d50 <MX_USB_HOST_Init+0x44>)
 8009d28:	f7fe fa5e 	bl	80081e8 <USBH_RegisterClass>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d001      	beq.n	8009d36 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009d32:	f7f7 fc87 	bl	8001644 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009d36:	4806      	ldr	r0, [pc, #24]	; (8009d50 <MX_USB_HOST_Init+0x44>)
 8009d38:	f7fe fb46 	bl	80083c8 <USBH_Start>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d001      	beq.n	8009d46 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009d42:	f7f7 fc7f 	bl	8001644 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009d46:	bf00      	nop
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	08009d6d 	.word	0x08009d6d
 8009d50:	20004d90 	.word	0x20004d90
 8009d54:	20000010 	.word	0x20000010

08009d58 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009d5c:	4802      	ldr	r0, [pc, #8]	; (8009d68 <MX_USB_HOST_Process+0x10>)
 8009d5e:	f7fe fb43 	bl	80083e8 <USBH_Process>
}
 8009d62:	bf00      	nop
 8009d64:	bd80      	pop	{r7, pc}
 8009d66:	bf00      	nop
 8009d68:	20004d90 	.word	0x20004d90

08009d6c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b083      	sub	sp, #12
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	460b      	mov	r3, r1
 8009d76:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009d78:	78fb      	ldrb	r3, [r7, #3]
 8009d7a:	3b01      	subs	r3, #1
 8009d7c:	2b04      	cmp	r3, #4
 8009d7e:	d819      	bhi.n	8009db4 <USBH_UserProcess+0x48>
 8009d80:	a201      	add	r2, pc, #4	; (adr r2, 8009d88 <USBH_UserProcess+0x1c>)
 8009d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d86:	bf00      	nop
 8009d88:	08009db5 	.word	0x08009db5
 8009d8c:	08009da5 	.word	0x08009da5
 8009d90:	08009db5 	.word	0x08009db5
 8009d94:	08009dad 	.word	0x08009dad
 8009d98:	08009d9d 	.word	0x08009d9d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009d9c:	4b09      	ldr	r3, [pc, #36]	; (8009dc4 <USBH_UserProcess+0x58>)
 8009d9e:	2203      	movs	r2, #3
 8009da0:	701a      	strb	r2, [r3, #0]
  break;
 8009da2:	e008      	b.n	8009db6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009da4:	4b07      	ldr	r3, [pc, #28]	; (8009dc4 <USBH_UserProcess+0x58>)
 8009da6:	2202      	movs	r2, #2
 8009da8:	701a      	strb	r2, [r3, #0]
  break;
 8009daa:	e004      	b.n	8009db6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009dac:	4b05      	ldr	r3, [pc, #20]	; (8009dc4 <USBH_UserProcess+0x58>)
 8009dae:	2201      	movs	r2, #1
 8009db0:	701a      	strb	r2, [r3, #0]
  break;
 8009db2:	e000      	b.n	8009db6 <USBH_UserProcess+0x4a>

  default:
  break;
 8009db4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009db6:	bf00      	nop
 8009db8:	370c      	adds	r7, #12
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop
 8009dc4:	20005238 	.word	0x20005238

08009dc8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b08a      	sub	sp, #40	; 0x28
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009dd0:	f107 0314 	add.w	r3, r7, #20
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	601a      	str	r2, [r3, #0]
 8009dd8:	605a      	str	r2, [r3, #4]
 8009dda:	609a      	str	r2, [r3, #8]
 8009ddc:	60da      	str	r2, [r3, #12]
 8009dde:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009de8:	d147      	bne.n	8009e7a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009dea:	2300      	movs	r3, #0
 8009dec:	613b      	str	r3, [r7, #16]
 8009dee:	4b25      	ldr	r3, [pc, #148]	; (8009e84 <HAL_HCD_MspInit+0xbc>)
 8009df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009df2:	4a24      	ldr	r2, [pc, #144]	; (8009e84 <HAL_HCD_MspInit+0xbc>)
 8009df4:	f043 0301 	orr.w	r3, r3, #1
 8009df8:	6313      	str	r3, [r2, #48]	; 0x30
 8009dfa:	4b22      	ldr	r3, [pc, #136]	; (8009e84 <HAL_HCD_MspInit+0xbc>)
 8009dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dfe:	f003 0301 	and.w	r3, r3, #1
 8009e02:	613b      	str	r3, [r7, #16]
 8009e04:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8009e06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e10:	2300      	movs	r3, #0
 8009e12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e14:	f107 0314 	add.w	r3, r7, #20
 8009e18:	4619      	mov	r1, r3
 8009e1a:	481b      	ldr	r0, [pc, #108]	; (8009e88 <HAL_HCD_MspInit+0xc0>)
 8009e1c:	f7f8 fe2e 	bl	8002a7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009e20:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e26:	2302      	movs	r3, #2
 8009e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e2e:	2303      	movs	r3, #3
 8009e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009e32:	230a      	movs	r3, #10
 8009e34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009e36:	f107 0314 	add.w	r3, r7, #20
 8009e3a:	4619      	mov	r1, r3
 8009e3c:	4812      	ldr	r0, [pc, #72]	; (8009e88 <HAL_HCD_MspInit+0xc0>)
 8009e3e:	f7f8 fe1d 	bl	8002a7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009e42:	4b10      	ldr	r3, [pc, #64]	; (8009e84 <HAL_HCD_MspInit+0xbc>)
 8009e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e46:	4a0f      	ldr	r2, [pc, #60]	; (8009e84 <HAL_HCD_MspInit+0xbc>)
 8009e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e4c:	6353      	str	r3, [r2, #52]	; 0x34
 8009e4e:	2300      	movs	r3, #0
 8009e50:	60fb      	str	r3, [r7, #12]
 8009e52:	4b0c      	ldr	r3, [pc, #48]	; (8009e84 <HAL_HCD_MspInit+0xbc>)
 8009e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e56:	4a0b      	ldr	r2, [pc, #44]	; (8009e84 <HAL_HCD_MspInit+0xbc>)
 8009e58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8009e5e:	4b09      	ldr	r3, [pc, #36]	; (8009e84 <HAL_HCD_MspInit+0xbc>)
 8009e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e66:	60fb      	str	r3, [r7, #12]
 8009e68:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	2100      	movs	r1, #0
 8009e6e:	2043      	movs	r0, #67	; 0x43
 8009e70:	f7f8 fa5d 	bl	800232e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009e74:	2043      	movs	r0, #67	; 0x43
 8009e76:	f7f8 fa76 	bl	8002366 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009e7a:	bf00      	nop
 8009e7c:	3728      	adds	r7, #40	; 0x28
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}
 8009e82:	bf00      	nop
 8009e84:	40023800 	.word	0x40023800
 8009e88:	40020000 	.word	0x40020000

08009e8c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b082      	sub	sp, #8
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7fe ffd7 	bl	8008e4e <USBH_LL_IncTimer>
}
 8009ea0:	bf00      	nop
 8009ea2:	3708      	adds	r7, #8
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}

08009ea8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b082      	sub	sp, #8
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	f7ff f80f 	bl	8008eda <USBH_LL_Connect>
}
 8009ebc:	bf00      	nop
 8009ebe:	3708      	adds	r7, #8
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b082      	sub	sp, #8
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7ff f818 	bl	8008f08 <USBH_LL_Disconnect>
}
 8009ed8:	bf00      	nop
 8009eda:	3708      	adds	r7, #8
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b083      	sub	sp, #12
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	460b      	mov	r3, r1
 8009eea:	70fb      	strb	r3, [r7, #3]
 8009eec:	4613      	mov	r3, r2
 8009eee:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009ef0:	bf00      	nop
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f7fe ffc9 	bl	8008ea2 <USBH_LL_PortEnabled>
}
 8009f10:	bf00      	nop
 8009f12:	3708      	adds	r7, #8
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b082      	sub	sp, #8
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7fe ffc9 	bl	8008ebe <USBH_LL_PortDisabled>
}
 8009f2c:	bf00      	nop
 8009f2e:	3708      	adds	r7, #8
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bd80      	pop	{r7, pc}

08009f34 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b082      	sub	sp, #8
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d12a      	bne.n	8009f9c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009f46:	4a18      	ldr	r2, [pc, #96]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4a15      	ldr	r2, [pc, #84]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f52:	f8c3 24a0 	str.w	r2, [r3, #1184]	; 0x4a0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009f56:	4b14      	ldr	r3, [pc, #80]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f58:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009f5c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009f5e:	4b12      	ldr	r3, [pc, #72]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f60:	2208      	movs	r2, #8
 8009f62:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009f64:	4b10      	ldr	r3, [pc, #64]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f66:	2201      	movs	r2, #1
 8009f68:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009f6a:	4b0f      	ldr	r3, [pc, #60]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009f70:	4b0d      	ldr	r3, [pc, #52]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f72:	2202      	movs	r2, #2
 8009f74:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009f76:	4b0c      	ldr	r3, [pc, #48]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f78:	2200      	movs	r2, #0
 8009f7a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009f7c:	480a      	ldr	r0, [pc, #40]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f7e:	f7f8 ff1a 	bl	8002db6 <HAL_HCD_Init>
 8009f82:	4603      	mov	r3, r0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d001      	beq.n	8009f8c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009f88:	f7f7 fb5c 	bl	8001644 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009f8c:	4806      	ldr	r0, [pc, #24]	; (8009fa8 <USBH_LL_Init+0x74>)
 8009f8e:	f7f9 fafe 	bl	800358e <HAL_HCD_GetCurrentFrame>
 8009f92:	4603      	mov	r3, r0
 8009f94:	4619      	mov	r1, r3
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f7fe ff4a 	bl	8008e30 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009f9c:	2300      	movs	r3, #0
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3708      	adds	r7, #8
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}
 8009fa6:	bf00      	nop
 8009fa8:	2000523c 	.word	0x2000523c

08009fac <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009fb8:	2300      	movs	r3, #0
 8009fba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7f9 fa6d 	bl	80034a2 <HAL_HCD_Start>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009fcc:	7bfb      	ldrb	r3, [r7, #15]
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f000 f95c 	bl	800a28c <USBH_Get_USB_Status>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}

08009fe2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009fe2:	b580      	push	{r7, lr}
 8009fe4:	b084      	sub	sp, #16
 8009fe6:	af00      	add	r7, sp, #0
 8009fe8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fea:	2300      	movs	r3, #0
 8009fec:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f7f9 fa75 	bl	80034e8 <HAL_HCD_Stop>
 8009ffe:	4603      	mov	r3, r0
 800a000:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a002:	7bfb      	ldrb	r3, [r7, #15]
 800a004:	4618      	mov	r0, r3
 800a006:	f000 f941 	bl	800a28c <USBH_Get_USB_Status>
 800a00a:	4603      	mov	r3, r0
 800a00c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a00e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a010:	4618      	mov	r0, r3
 800a012:	3710      	adds	r7, #16
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b084      	sub	sp, #16
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a020:	2301      	movs	r3, #1
 800a022:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800a02a:	4618      	mov	r0, r3
 800a02c:	f7f9 fabd 	bl	80035aa <HAL_HCD_GetCurrentSpeed>
 800a030:	4603      	mov	r3, r0
 800a032:	2b02      	cmp	r3, #2
 800a034:	d00c      	beq.n	800a050 <USBH_LL_GetSpeed+0x38>
 800a036:	2b02      	cmp	r3, #2
 800a038:	d80d      	bhi.n	800a056 <USBH_LL_GetSpeed+0x3e>
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d002      	beq.n	800a044 <USBH_LL_GetSpeed+0x2c>
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d003      	beq.n	800a04a <USBH_LL_GetSpeed+0x32>
 800a042:	e008      	b.n	800a056 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a044:	2300      	movs	r3, #0
 800a046:	73fb      	strb	r3, [r7, #15]
    break;
 800a048:	e008      	b.n	800a05c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a04a:	2301      	movs	r3, #1
 800a04c:	73fb      	strb	r3, [r7, #15]
    break;
 800a04e:	e005      	b.n	800a05c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a050:	2302      	movs	r3, #2
 800a052:	73fb      	strb	r3, [r7, #15]
    break;
 800a054:	e002      	b.n	800a05c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a056:	2301      	movs	r3, #1
 800a058:	73fb      	strb	r3, [r7, #15]
    break;
 800a05a:	bf00      	nop
  }
  return  speed;
 800a05c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3710      	adds	r7, #16
 800a062:	46bd      	mov	sp, r7
 800a064:	bd80      	pop	{r7, pc}

0800a066 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a066:	b580      	push	{r7, lr}
 800a068:	b084      	sub	sp, #16
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a06e:	2300      	movs	r3, #0
 800a070:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a072:	2300      	movs	r3, #0
 800a074:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800a07c:	4618      	mov	r0, r3
 800a07e:	f7f9 fa50 	bl	8003522 <HAL_HCD_ResetPort>
 800a082:	4603      	mov	r3, r0
 800a084:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a086:	7bfb      	ldrb	r3, [r7, #15]
 800a088:	4618      	mov	r0, r3
 800a08a:	f000 f8ff 	bl	800a28c <USBH_Get_USB_Status>
 800a08e:	4603      	mov	r3, r0
 800a090:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a092:	7bbb      	ldrb	r3, [r7, #14]
}
 800a094:	4618      	mov	r0, r3
 800a096:	3710      	adds	r7, #16
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b082      	sub	sp, #8
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800a0ae:	78fa      	ldrb	r2, [r7, #3]
 800a0b0:	4611      	mov	r1, r2
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7f9 fa57 	bl	8003566 <HAL_HCD_HC_GetXferCount>
 800a0b8:	4603      	mov	r3, r0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3708      	adds	r7, #8
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}

0800a0c2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a0c2:	b590      	push	{r4, r7, lr}
 800a0c4:	b089      	sub	sp, #36	; 0x24
 800a0c6:	af04      	add	r7, sp, #16
 800a0c8:	6078      	str	r0, [r7, #4]
 800a0ca:	4608      	mov	r0, r1
 800a0cc:	4611      	mov	r1, r2
 800a0ce:	461a      	mov	r2, r3
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	70fb      	strb	r3, [r7, #3]
 800a0d4:	460b      	mov	r3, r1
 800a0d6:	70bb      	strb	r3, [r7, #2]
 800a0d8:	4613      	mov	r3, r2
 800a0da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800a0ea:	787c      	ldrb	r4, [r7, #1]
 800a0ec:	78ba      	ldrb	r2, [r7, #2]
 800a0ee:	78f9      	ldrb	r1, [r7, #3]
 800a0f0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a0f2:	9302      	str	r3, [sp, #8]
 800a0f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a0f8:	9301      	str	r3, [sp, #4]
 800a0fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a0fe:	9300      	str	r3, [sp, #0]
 800a100:	4623      	mov	r3, r4
 800a102:	f7f8 feba 	bl	8002e7a <HAL_HCD_HC_Init>
 800a106:	4603      	mov	r3, r0
 800a108:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a10a:	7bfb      	ldrb	r3, [r7, #15]
 800a10c:	4618      	mov	r0, r3
 800a10e:	f000 f8bd 	bl	800a28c <USBH_Get_USB_Status>
 800a112:	4603      	mov	r3, r0
 800a114:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a116:	7bbb      	ldrb	r3, [r7, #14]
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3714      	adds	r7, #20
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bd90      	pop	{r4, r7, pc}

0800a120 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b084      	sub	sp, #16
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
 800a128:	460b      	mov	r3, r1
 800a12a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a12c:	2300      	movs	r3, #0
 800a12e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a130:	2300      	movs	r3, #0
 800a132:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800a13a:	78fa      	ldrb	r2, [r7, #3]
 800a13c:	4611      	mov	r1, r2
 800a13e:	4618      	mov	r0, r3
 800a140:	f7f8 ff2a 	bl	8002f98 <HAL_HCD_HC_Halt>
 800a144:	4603      	mov	r3, r0
 800a146:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a148:	7bfb      	ldrb	r3, [r7, #15]
 800a14a:	4618      	mov	r0, r3
 800a14c:	f000 f89e 	bl	800a28c <USBH_Get_USB_Status>
 800a150:	4603      	mov	r3, r0
 800a152:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a154:	7bbb      	ldrb	r3, [r7, #14]
}
 800a156:	4618      	mov	r0, r3
 800a158:	3710      	adds	r7, #16
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}

0800a15e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a15e:	b590      	push	{r4, r7, lr}
 800a160:	b089      	sub	sp, #36	; 0x24
 800a162:	af04      	add	r7, sp, #16
 800a164:	6078      	str	r0, [r7, #4]
 800a166:	4608      	mov	r0, r1
 800a168:	4611      	mov	r1, r2
 800a16a:	461a      	mov	r2, r3
 800a16c:	4603      	mov	r3, r0
 800a16e:	70fb      	strb	r3, [r7, #3]
 800a170:	460b      	mov	r3, r1
 800a172:	70bb      	strb	r3, [r7, #2]
 800a174:	4613      	mov	r3, r2
 800a176:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a178:	2300      	movs	r3, #0
 800a17a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a17c:	2300      	movs	r3, #0
 800a17e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800a186:	787c      	ldrb	r4, [r7, #1]
 800a188:	78ba      	ldrb	r2, [r7, #2]
 800a18a:	78f9      	ldrb	r1, [r7, #3]
 800a18c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a190:	9303      	str	r3, [sp, #12]
 800a192:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a194:	9302      	str	r3, [sp, #8]
 800a196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a198:	9301      	str	r3, [sp, #4]
 800a19a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a19e:	9300      	str	r3, [sp, #0]
 800a1a0:	4623      	mov	r3, r4
 800a1a2:	f7f8 ff1d 	bl	8002fe0 <HAL_HCD_HC_SubmitRequest>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a1aa:	7bfb      	ldrb	r3, [r7, #15]
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f000 f86d 	bl	800a28c <USBH_Get_USB_Status>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	3714      	adds	r7, #20
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd90      	pop	{r4, r7, pc}

0800a1c0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b082      	sub	sp, #8
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
 800a1c8:	460b      	mov	r3, r1
 800a1ca:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800a1d2:	78fa      	ldrb	r2, [r7, #3]
 800a1d4:	4611      	mov	r1, r2
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f7f9 f9b1 	bl	800353e <HAL_HCD_HC_GetURBState>
 800a1dc:	4603      	mov	r3, r0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3708      	adds	r7, #8
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b082      	sub	sp, #8
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
 800a1ee:	460b      	mov	r3, r1
 800a1f0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	d103      	bne.n	800a204 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a1fc:	78fb      	ldrb	r3, [r7, #3]
 800a1fe:	4618      	mov	r0, r3
 800a200:	f000 f870 	bl	800a2e4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a204:	20c8      	movs	r0, #200	; 0xc8
 800a206:	f7f7 ff93 	bl	8002130 <HAL_Delay>
  return USBH_OK;
 800a20a:	2300      	movs	r3, #0
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3708      	adds	r7, #8
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a214:	b480      	push	{r7}
 800a216:	b085      	sub	sp, #20
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
 800a21c:	460b      	mov	r3, r1
 800a21e:	70fb      	strb	r3, [r7, #3]
 800a220:	4613      	mov	r3, r2
 800a222:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800a22a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a22c:	78fb      	ldrb	r3, [r7, #3]
 800a22e:	68fa      	ldr	r2, [r7, #12]
 800a230:	212c      	movs	r1, #44	; 0x2c
 800a232:	fb01 f303 	mul.w	r3, r1, r3
 800a236:	4413      	add	r3, r2
 800a238:	333b      	adds	r3, #59	; 0x3b
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d009      	beq.n	800a254 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a240:	78fb      	ldrb	r3, [r7, #3]
 800a242:	68fa      	ldr	r2, [r7, #12]
 800a244:	212c      	movs	r1, #44	; 0x2c
 800a246:	fb01 f303 	mul.w	r3, r1, r3
 800a24a:	4413      	add	r3, r2
 800a24c:	3354      	adds	r3, #84	; 0x54
 800a24e:	78ba      	ldrb	r2, [r7, #2]
 800a250:	701a      	strb	r2, [r3, #0]
 800a252:	e008      	b.n	800a266 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a254:	78fb      	ldrb	r3, [r7, #3]
 800a256:	68fa      	ldr	r2, [r7, #12]
 800a258:	212c      	movs	r1, #44	; 0x2c
 800a25a:	fb01 f303 	mul.w	r3, r1, r3
 800a25e:	4413      	add	r3, r2
 800a260:	3355      	adds	r3, #85	; 0x55
 800a262:	78ba      	ldrb	r2, [r7, #2]
 800a264:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a266:	2300      	movs	r3, #0
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3714      	adds	r7, #20
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr

0800a274 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f7f7 ff57 	bl	8002130 <HAL_Delay>
}
 800a282:	bf00      	nop
 800a284:	3708      	adds	r7, #8
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
	...

0800a28c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a28c:	b480      	push	{r7}
 800a28e:	b085      	sub	sp, #20
 800a290:	af00      	add	r7, sp, #0
 800a292:	4603      	mov	r3, r0
 800a294:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a296:	2300      	movs	r3, #0
 800a298:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a29a:	79fb      	ldrb	r3, [r7, #7]
 800a29c:	2b03      	cmp	r3, #3
 800a29e:	d817      	bhi.n	800a2d0 <USBH_Get_USB_Status+0x44>
 800a2a0:	a201      	add	r2, pc, #4	; (adr r2, 800a2a8 <USBH_Get_USB_Status+0x1c>)
 800a2a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a6:	bf00      	nop
 800a2a8:	0800a2b9 	.word	0x0800a2b9
 800a2ac:	0800a2bf 	.word	0x0800a2bf
 800a2b0:	0800a2c5 	.word	0x0800a2c5
 800a2b4:	0800a2cb 	.word	0x0800a2cb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	73fb      	strb	r3, [r7, #15]
    break;
 800a2bc:	e00b      	b.n	800a2d6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a2be:	2302      	movs	r3, #2
 800a2c0:	73fb      	strb	r3, [r7, #15]
    break;
 800a2c2:	e008      	b.n	800a2d6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	73fb      	strb	r3, [r7, #15]
    break;
 800a2c8:	e005      	b.n	800a2d6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a2ca:	2302      	movs	r3, #2
 800a2cc:	73fb      	strb	r3, [r7, #15]
    break;
 800a2ce:	e002      	b.n	800a2d6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a2d0:	2302      	movs	r3, #2
 800a2d2:	73fb      	strb	r3, [r7, #15]
    break;
 800a2d4:	bf00      	nop
  }
  return usb_status;
 800a2d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	3714      	adds	r7, #20
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e2:	4770      	bx	lr

0800a2e4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b084      	sub	sp, #16
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a2ee:	79fb      	ldrb	r3, [r7, #7]
 800a2f0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a2f2:	79fb      	ldrb	r3, [r7, #7]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d102      	bne.n	800a2fe <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	73fb      	strb	r3, [r7, #15]
 800a2fc:	e001      	b.n	800a302 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a2fe:	2301      	movs	r3, #1
 800a300:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a302:	7bfb      	ldrb	r3, [r7, #15]
 800a304:	461a      	mov	r2, r3
 800a306:	2101      	movs	r1, #1
 800a308:	4803      	ldr	r0, [pc, #12]	; (800a318 <MX_DriverVbusFS+0x34>)
 800a30a:	f7f8 fd3b 	bl	8002d84 <HAL_GPIO_WritePin>
}
 800a30e:	bf00      	nop
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	40020800 	.word	0x40020800

0800a31c <__errno>:
 800a31c:	4b01      	ldr	r3, [pc, #4]	; (800a324 <__errno+0x8>)
 800a31e:	6818      	ldr	r0, [r3, #0]
 800a320:	4770      	bx	lr
 800a322:	bf00      	nop
 800a324:	20000030 	.word	0x20000030

0800a328 <__libc_init_array>:
 800a328:	b570      	push	{r4, r5, r6, lr}
 800a32a:	4d0d      	ldr	r5, [pc, #52]	; (800a360 <__libc_init_array+0x38>)
 800a32c:	4c0d      	ldr	r4, [pc, #52]	; (800a364 <__libc_init_array+0x3c>)
 800a32e:	1b64      	subs	r4, r4, r5
 800a330:	10a4      	asrs	r4, r4, #2
 800a332:	2600      	movs	r6, #0
 800a334:	42a6      	cmp	r6, r4
 800a336:	d109      	bne.n	800a34c <__libc_init_array+0x24>
 800a338:	4d0b      	ldr	r5, [pc, #44]	; (800a368 <__libc_init_array+0x40>)
 800a33a:	4c0c      	ldr	r4, [pc, #48]	; (800a36c <__libc_init_array+0x44>)
 800a33c:	f002 f866 	bl	800c40c <_init>
 800a340:	1b64      	subs	r4, r4, r5
 800a342:	10a4      	asrs	r4, r4, #2
 800a344:	2600      	movs	r6, #0
 800a346:	42a6      	cmp	r6, r4
 800a348:	d105      	bne.n	800a356 <__libc_init_array+0x2e>
 800a34a:	bd70      	pop	{r4, r5, r6, pc}
 800a34c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a350:	4798      	blx	r3
 800a352:	3601      	adds	r6, #1
 800a354:	e7ee      	b.n	800a334 <__libc_init_array+0xc>
 800a356:	f855 3b04 	ldr.w	r3, [r5], #4
 800a35a:	4798      	blx	r3
 800a35c:	3601      	adds	r6, #1
 800a35e:	e7f2      	b.n	800a346 <__libc_init_array+0x1e>
 800a360:	0800cc00 	.word	0x0800cc00
 800a364:	0800cc00 	.word	0x0800cc00
 800a368:	0800cc00 	.word	0x0800cc00
 800a36c:	0800cc04 	.word	0x0800cc04

0800a370 <malloc>:
 800a370:	4b02      	ldr	r3, [pc, #8]	; (800a37c <malloc+0xc>)
 800a372:	4601      	mov	r1, r0
 800a374:	6818      	ldr	r0, [r3, #0]
 800a376:	f000 b87f 	b.w	800a478 <_malloc_r>
 800a37a:	bf00      	nop
 800a37c:	20000030 	.word	0x20000030

0800a380 <free>:
 800a380:	4b02      	ldr	r3, [pc, #8]	; (800a38c <free+0xc>)
 800a382:	4601      	mov	r1, r0
 800a384:	6818      	ldr	r0, [r3, #0]
 800a386:	f000 b80b 	b.w	800a3a0 <_free_r>
 800a38a:	bf00      	nop
 800a38c:	20000030 	.word	0x20000030

0800a390 <memset>:
 800a390:	4402      	add	r2, r0
 800a392:	4603      	mov	r3, r0
 800a394:	4293      	cmp	r3, r2
 800a396:	d100      	bne.n	800a39a <memset+0xa>
 800a398:	4770      	bx	lr
 800a39a:	f803 1b01 	strb.w	r1, [r3], #1
 800a39e:	e7f9      	b.n	800a394 <memset+0x4>

0800a3a0 <_free_r>:
 800a3a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a3a2:	2900      	cmp	r1, #0
 800a3a4:	d044      	beq.n	800a430 <_free_r+0x90>
 800a3a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3aa:	9001      	str	r0, [sp, #4]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	f1a1 0404 	sub.w	r4, r1, #4
 800a3b2:	bfb8      	it	lt
 800a3b4:	18e4      	addlt	r4, r4, r3
 800a3b6:	f000 fa09 	bl	800a7cc <__malloc_lock>
 800a3ba:	4a1e      	ldr	r2, [pc, #120]	; (800a434 <_free_r+0x94>)
 800a3bc:	9801      	ldr	r0, [sp, #4]
 800a3be:	6813      	ldr	r3, [r2, #0]
 800a3c0:	b933      	cbnz	r3, 800a3d0 <_free_r+0x30>
 800a3c2:	6063      	str	r3, [r4, #4]
 800a3c4:	6014      	str	r4, [r2, #0]
 800a3c6:	b003      	add	sp, #12
 800a3c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a3cc:	f000 ba04 	b.w	800a7d8 <__malloc_unlock>
 800a3d0:	42a3      	cmp	r3, r4
 800a3d2:	d908      	bls.n	800a3e6 <_free_r+0x46>
 800a3d4:	6825      	ldr	r5, [r4, #0]
 800a3d6:	1961      	adds	r1, r4, r5
 800a3d8:	428b      	cmp	r3, r1
 800a3da:	bf01      	itttt	eq
 800a3dc:	6819      	ldreq	r1, [r3, #0]
 800a3de:	685b      	ldreq	r3, [r3, #4]
 800a3e0:	1949      	addeq	r1, r1, r5
 800a3e2:	6021      	streq	r1, [r4, #0]
 800a3e4:	e7ed      	b.n	800a3c2 <_free_r+0x22>
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	685b      	ldr	r3, [r3, #4]
 800a3ea:	b10b      	cbz	r3, 800a3f0 <_free_r+0x50>
 800a3ec:	42a3      	cmp	r3, r4
 800a3ee:	d9fa      	bls.n	800a3e6 <_free_r+0x46>
 800a3f0:	6811      	ldr	r1, [r2, #0]
 800a3f2:	1855      	adds	r5, r2, r1
 800a3f4:	42a5      	cmp	r5, r4
 800a3f6:	d10b      	bne.n	800a410 <_free_r+0x70>
 800a3f8:	6824      	ldr	r4, [r4, #0]
 800a3fa:	4421      	add	r1, r4
 800a3fc:	1854      	adds	r4, r2, r1
 800a3fe:	42a3      	cmp	r3, r4
 800a400:	6011      	str	r1, [r2, #0]
 800a402:	d1e0      	bne.n	800a3c6 <_free_r+0x26>
 800a404:	681c      	ldr	r4, [r3, #0]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	6053      	str	r3, [r2, #4]
 800a40a:	4421      	add	r1, r4
 800a40c:	6011      	str	r1, [r2, #0]
 800a40e:	e7da      	b.n	800a3c6 <_free_r+0x26>
 800a410:	d902      	bls.n	800a418 <_free_r+0x78>
 800a412:	230c      	movs	r3, #12
 800a414:	6003      	str	r3, [r0, #0]
 800a416:	e7d6      	b.n	800a3c6 <_free_r+0x26>
 800a418:	6825      	ldr	r5, [r4, #0]
 800a41a:	1961      	adds	r1, r4, r5
 800a41c:	428b      	cmp	r3, r1
 800a41e:	bf04      	itt	eq
 800a420:	6819      	ldreq	r1, [r3, #0]
 800a422:	685b      	ldreq	r3, [r3, #4]
 800a424:	6063      	str	r3, [r4, #4]
 800a426:	bf04      	itt	eq
 800a428:	1949      	addeq	r1, r1, r5
 800a42a:	6021      	streq	r1, [r4, #0]
 800a42c:	6054      	str	r4, [r2, #4]
 800a42e:	e7ca      	b.n	800a3c6 <_free_r+0x26>
 800a430:	b003      	add	sp, #12
 800a432:	bd30      	pop	{r4, r5, pc}
 800a434:	20005540 	.word	0x20005540

0800a438 <sbrk_aligned>:
 800a438:	b570      	push	{r4, r5, r6, lr}
 800a43a:	4e0e      	ldr	r6, [pc, #56]	; (800a474 <sbrk_aligned+0x3c>)
 800a43c:	460c      	mov	r4, r1
 800a43e:	6831      	ldr	r1, [r6, #0]
 800a440:	4605      	mov	r5, r0
 800a442:	b911      	cbnz	r1, 800a44a <sbrk_aligned+0x12>
 800a444:	f000 f8ba 	bl	800a5bc <_sbrk_r>
 800a448:	6030      	str	r0, [r6, #0]
 800a44a:	4621      	mov	r1, r4
 800a44c:	4628      	mov	r0, r5
 800a44e:	f000 f8b5 	bl	800a5bc <_sbrk_r>
 800a452:	1c43      	adds	r3, r0, #1
 800a454:	d00a      	beq.n	800a46c <sbrk_aligned+0x34>
 800a456:	1cc4      	adds	r4, r0, #3
 800a458:	f024 0403 	bic.w	r4, r4, #3
 800a45c:	42a0      	cmp	r0, r4
 800a45e:	d007      	beq.n	800a470 <sbrk_aligned+0x38>
 800a460:	1a21      	subs	r1, r4, r0
 800a462:	4628      	mov	r0, r5
 800a464:	f000 f8aa 	bl	800a5bc <_sbrk_r>
 800a468:	3001      	adds	r0, #1
 800a46a:	d101      	bne.n	800a470 <sbrk_aligned+0x38>
 800a46c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a470:	4620      	mov	r0, r4
 800a472:	bd70      	pop	{r4, r5, r6, pc}
 800a474:	20005544 	.word	0x20005544

0800a478 <_malloc_r>:
 800a478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a47c:	1ccd      	adds	r5, r1, #3
 800a47e:	f025 0503 	bic.w	r5, r5, #3
 800a482:	3508      	adds	r5, #8
 800a484:	2d0c      	cmp	r5, #12
 800a486:	bf38      	it	cc
 800a488:	250c      	movcc	r5, #12
 800a48a:	2d00      	cmp	r5, #0
 800a48c:	4607      	mov	r7, r0
 800a48e:	db01      	blt.n	800a494 <_malloc_r+0x1c>
 800a490:	42a9      	cmp	r1, r5
 800a492:	d905      	bls.n	800a4a0 <_malloc_r+0x28>
 800a494:	230c      	movs	r3, #12
 800a496:	603b      	str	r3, [r7, #0]
 800a498:	2600      	movs	r6, #0
 800a49a:	4630      	mov	r0, r6
 800a49c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4a0:	4e2e      	ldr	r6, [pc, #184]	; (800a55c <_malloc_r+0xe4>)
 800a4a2:	f000 f993 	bl	800a7cc <__malloc_lock>
 800a4a6:	6833      	ldr	r3, [r6, #0]
 800a4a8:	461c      	mov	r4, r3
 800a4aa:	bb34      	cbnz	r4, 800a4fa <_malloc_r+0x82>
 800a4ac:	4629      	mov	r1, r5
 800a4ae:	4638      	mov	r0, r7
 800a4b0:	f7ff ffc2 	bl	800a438 <sbrk_aligned>
 800a4b4:	1c43      	adds	r3, r0, #1
 800a4b6:	4604      	mov	r4, r0
 800a4b8:	d14d      	bne.n	800a556 <_malloc_r+0xde>
 800a4ba:	6834      	ldr	r4, [r6, #0]
 800a4bc:	4626      	mov	r6, r4
 800a4be:	2e00      	cmp	r6, #0
 800a4c0:	d140      	bne.n	800a544 <_malloc_r+0xcc>
 800a4c2:	6823      	ldr	r3, [r4, #0]
 800a4c4:	4631      	mov	r1, r6
 800a4c6:	4638      	mov	r0, r7
 800a4c8:	eb04 0803 	add.w	r8, r4, r3
 800a4cc:	f000 f876 	bl	800a5bc <_sbrk_r>
 800a4d0:	4580      	cmp	r8, r0
 800a4d2:	d13a      	bne.n	800a54a <_malloc_r+0xd2>
 800a4d4:	6821      	ldr	r1, [r4, #0]
 800a4d6:	3503      	adds	r5, #3
 800a4d8:	1a6d      	subs	r5, r5, r1
 800a4da:	f025 0503 	bic.w	r5, r5, #3
 800a4de:	3508      	adds	r5, #8
 800a4e0:	2d0c      	cmp	r5, #12
 800a4e2:	bf38      	it	cc
 800a4e4:	250c      	movcc	r5, #12
 800a4e6:	4629      	mov	r1, r5
 800a4e8:	4638      	mov	r0, r7
 800a4ea:	f7ff ffa5 	bl	800a438 <sbrk_aligned>
 800a4ee:	3001      	adds	r0, #1
 800a4f0:	d02b      	beq.n	800a54a <_malloc_r+0xd2>
 800a4f2:	6823      	ldr	r3, [r4, #0]
 800a4f4:	442b      	add	r3, r5
 800a4f6:	6023      	str	r3, [r4, #0]
 800a4f8:	e00e      	b.n	800a518 <_malloc_r+0xa0>
 800a4fa:	6822      	ldr	r2, [r4, #0]
 800a4fc:	1b52      	subs	r2, r2, r5
 800a4fe:	d41e      	bmi.n	800a53e <_malloc_r+0xc6>
 800a500:	2a0b      	cmp	r2, #11
 800a502:	d916      	bls.n	800a532 <_malloc_r+0xba>
 800a504:	1961      	adds	r1, r4, r5
 800a506:	42a3      	cmp	r3, r4
 800a508:	6025      	str	r5, [r4, #0]
 800a50a:	bf18      	it	ne
 800a50c:	6059      	strne	r1, [r3, #4]
 800a50e:	6863      	ldr	r3, [r4, #4]
 800a510:	bf08      	it	eq
 800a512:	6031      	streq	r1, [r6, #0]
 800a514:	5162      	str	r2, [r4, r5]
 800a516:	604b      	str	r3, [r1, #4]
 800a518:	4638      	mov	r0, r7
 800a51a:	f104 060b 	add.w	r6, r4, #11
 800a51e:	f000 f95b 	bl	800a7d8 <__malloc_unlock>
 800a522:	f026 0607 	bic.w	r6, r6, #7
 800a526:	1d23      	adds	r3, r4, #4
 800a528:	1af2      	subs	r2, r6, r3
 800a52a:	d0b6      	beq.n	800a49a <_malloc_r+0x22>
 800a52c:	1b9b      	subs	r3, r3, r6
 800a52e:	50a3      	str	r3, [r4, r2]
 800a530:	e7b3      	b.n	800a49a <_malloc_r+0x22>
 800a532:	6862      	ldr	r2, [r4, #4]
 800a534:	42a3      	cmp	r3, r4
 800a536:	bf0c      	ite	eq
 800a538:	6032      	streq	r2, [r6, #0]
 800a53a:	605a      	strne	r2, [r3, #4]
 800a53c:	e7ec      	b.n	800a518 <_malloc_r+0xa0>
 800a53e:	4623      	mov	r3, r4
 800a540:	6864      	ldr	r4, [r4, #4]
 800a542:	e7b2      	b.n	800a4aa <_malloc_r+0x32>
 800a544:	4634      	mov	r4, r6
 800a546:	6876      	ldr	r6, [r6, #4]
 800a548:	e7b9      	b.n	800a4be <_malloc_r+0x46>
 800a54a:	230c      	movs	r3, #12
 800a54c:	603b      	str	r3, [r7, #0]
 800a54e:	4638      	mov	r0, r7
 800a550:	f000 f942 	bl	800a7d8 <__malloc_unlock>
 800a554:	e7a1      	b.n	800a49a <_malloc_r+0x22>
 800a556:	6025      	str	r5, [r4, #0]
 800a558:	e7de      	b.n	800a518 <_malloc_r+0xa0>
 800a55a:	bf00      	nop
 800a55c:	20005540 	.word	0x20005540

0800a560 <iprintf>:
 800a560:	b40f      	push	{r0, r1, r2, r3}
 800a562:	4b0a      	ldr	r3, [pc, #40]	; (800a58c <iprintf+0x2c>)
 800a564:	b513      	push	{r0, r1, r4, lr}
 800a566:	681c      	ldr	r4, [r3, #0]
 800a568:	b124      	cbz	r4, 800a574 <iprintf+0x14>
 800a56a:	69a3      	ldr	r3, [r4, #24]
 800a56c:	b913      	cbnz	r3, 800a574 <iprintf+0x14>
 800a56e:	4620      	mov	r0, r4
 800a570:	f000 f88c 	bl	800a68c <__sinit>
 800a574:	ab05      	add	r3, sp, #20
 800a576:	9a04      	ldr	r2, [sp, #16]
 800a578:	68a1      	ldr	r1, [r4, #8]
 800a57a:	9301      	str	r3, [sp, #4]
 800a57c:	4620      	mov	r0, r4
 800a57e:	f000 f95b 	bl	800a838 <_vfiprintf_r>
 800a582:	b002      	add	sp, #8
 800a584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a588:	b004      	add	sp, #16
 800a58a:	4770      	bx	lr
 800a58c:	20000030 	.word	0x20000030

0800a590 <putchar>:
 800a590:	4b09      	ldr	r3, [pc, #36]	; (800a5b8 <putchar+0x28>)
 800a592:	b513      	push	{r0, r1, r4, lr}
 800a594:	681c      	ldr	r4, [r3, #0]
 800a596:	4601      	mov	r1, r0
 800a598:	b134      	cbz	r4, 800a5a8 <putchar+0x18>
 800a59a:	69a3      	ldr	r3, [r4, #24]
 800a59c:	b923      	cbnz	r3, 800a5a8 <putchar+0x18>
 800a59e:	9001      	str	r0, [sp, #4]
 800a5a0:	4620      	mov	r0, r4
 800a5a2:	f000 f873 	bl	800a68c <__sinit>
 800a5a6:	9901      	ldr	r1, [sp, #4]
 800a5a8:	68a2      	ldr	r2, [r4, #8]
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	b002      	add	sp, #8
 800a5ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5b2:	f000 bc05 	b.w	800adc0 <_putc_r>
 800a5b6:	bf00      	nop
 800a5b8:	20000030 	.word	0x20000030

0800a5bc <_sbrk_r>:
 800a5bc:	b538      	push	{r3, r4, r5, lr}
 800a5be:	4d06      	ldr	r5, [pc, #24]	; (800a5d8 <_sbrk_r+0x1c>)
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	4604      	mov	r4, r0
 800a5c4:	4608      	mov	r0, r1
 800a5c6:	602b      	str	r3, [r5, #0]
 800a5c8:	f7f7 fa30 	bl	8001a2c <_sbrk>
 800a5cc:	1c43      	adds	r3, r0, #1
 800a5ce:	d102      	bne.n	800a5d6 <_sbrk_r+0x1a>
 800a5d0:	682b      	ldr	r3, [r5, #0]
 800a5d2:	b103      	cbz	r3, 800a5d6 <_sbrk_r+0x1a>
 800a5d4:	6023      	str	r3, [r4, #0]
 800a5d6:	bd38      	pop	{r3, r4, r5, pc}
 800a5d8:	2000554c 	.word	0x2000554c

0800a5dc <std>:
 800a5dc:	2300      	movs	r3, #0
 800a5de:	b510      	push	{r4, lr}
 800a5e0:	4604      	mov	r4, r0
 800a5e2:	e9c0 3300 	strd	r3, r3, [r0]
 800a5e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5ea:	6083      	str	r3, [r0, #8]
 800a5ec:	8181      	strh	r1, [r0, #12]
 800a5ee:	6643      	str	r3, [r0, #100]	; 0x64
 800a5f0:	81c2      	strh	r2, [r0, #14]
 800a5f2:	6183      	str	r3, [r0, #24]
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	2208      	movs	r2, #8
 800a5f8:	305c      	adds	r0, #92	; 0x5c
 800a5fa:	f7ff fec9 	bl	800a390 <memset>
 800a5fe:	4b05      	ldr	r3, [pc, #20]	; (800a614 <std+0x38>)
 800a600:	6263      	str	r3, [r4, #36]	; 0x24
 800a602:	4b05      	ldr	r3, [pc, #20]	; (800a618 <std+0x3c>)
 800a604:	62a3      	str	r3, [r4, #40]	; 0x28
 800a606:	4b05      	ldr	r3, [pc, #20]	; (800a61c <std+0x40>)
 800a608:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a60a:	4b05      	ldr	r3, [pc, #20]	; (800a620 <std+0x44>)
 800a60c:	6224      	str	r4, [r4, #32]
 800a60e:	6323      	str	r3, [r4, #48]	; 0x30
 800a610:	bd10      	pop	{r4, pc}
 800a612:	bf00      	nop
 800a614:	0800ae51 	.word	0x0800ae51
 800a618:	0800ae73 	.word	0x0800ae73
 800a61c:	0800aeab 	.word	0x0800aeab
 800a620:	0800aecf 	.word	0x0800aecf

0800a624 <_cleanup_r>:
 800a624:	4901      	ldr	r1, [pc, #4]	; (800a62c <_cleanup_r+0x8>)
 800a626:	f000 b8af 	b.w	800a788 <_fwalk_reent>
 800a62a:	bf00      	nop
 800a62c:	0800b1a9 	.word	0x0800b1a9

0800a630 <__sfmoreglue>:
 800a630:	b570      	push	{r4, r5, r6, lr}
 800a632:	2268      	movs	r2, #104	; 0x68
 800a634:	1e4d      	subs	r5, r1, #1
 800a636:	4355      	muls	r5, r2
 800a638:	460e      	mov	r6, r1
 800a63a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a63e:	f7ff ff1b 	bl	800a478 <_malloc_r>
 800a642:	4604      	mov	r4, r0
 800a644:	b140      	cbz	r0, 800a658 <__sfmoreglue+0x28>
 800a646:	2100      	movs	r1, #0
 800a648:	e9c0 1600 	strd	r1, r6, [r0]
 800a64c:	300c      	adds	r0, #12
 800a64e:	60a0      	str	r0, [r4, #8]
 800a650:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a654:	f7ff fe9c 	bl	800a390 <memset>
 800a658:	4620      	mov	r0, r4
 800a65a:	bd70      	pop	{r4, r5, r6, pc}

0800a65c <__sfp_lock_acquire>:
 800a65c:	4801      	ldr	r0, [pc, #4]	; (800a664 <__sfp_lock_acquire+0x8>)
 800a65e:	f000 b8b3 	b.w	800a7c8 <__retarget_lock_acquire_recursive>
 800a662:	bf00      	nop
 800a664:	20005549 	.word	0x20005549

0800a668 <__sfp_lock_release>:
 800a668:	4801      	ldr	r0, [pc, #4]	; (800a670 <__sfp_lock_release+0x8>)
 800a66a:	f000 b8ae 	b.w	800a7ca <__retarget_lock_release_recursive>
 800a66e:	bf00      	nop
 800a670:	20005549 	.word	0x20005549

0800a674 <__sinit_lock_acquire>:
 800a674:	4801      	ldr	r0, [pc, #4]	; (800a67c <__sinit_lock_acquire+0x8>)
 800a676:	f000 b8a7 	b.w	800a7c8 <__retarget_lock_acquire_recursive>
 800a67a:	bf00      	nop
 800a67c:	2000554a 	.word	0x2000554a

0800a680 <__sinit_lock_release>:
 800a680:	4801      	ldr	r0, [pc, #4]	; (800a688 <__sinit_lock_release+0x8>)
 800a682:	f000 b8a2 	b.w	800a7ca <__retarget_lock_release_recursive>
 800a686:	bf00      	nop
 800a688:	2000554a 	.word	0x2000554a

0800a68c <__sinit>:
 800a68c:	b510      	push	{r4, lr}
 800a68e:	4604      	mov	r4, r0
 800a690:	f7ff fff0 	bl	800a674 <__sinit_lock_acquire>
 800a694:	69a3      	ldr	r3, [r4, #24]
 800a696:	b11b      	cbz	r3, 800a6a0 <__sinit+0x14>
 800a698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a69c:	f7ff bff0 	b.w	800a680 <__sinit_lock_release>
 800a6a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a6a4:	6523      	str	r3, [r4, #80]	; 0x50
 800a6a6:	4b13      	ldr	r3, [pc, #76]	; (800a6f4 <__sinit+0x68>)
 800a6a8:	4a13      	ldr	r2, [pc, #76]	; (800a6f8 <__sinit+0x6c>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	62a2      	str	r2, [r4, #40]	; 0x28
 800a6ae:	42a3      	cmp	r3, r4
 800a6b0:	bf04      	itt	eq
 800a6b2:	2301      	moveq	r3, #1
 800a6b4:	61a3      	streq	r3, [r4, #24]
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	f000 f820 	bl	800a6fc <__sfp>
 800a6bc:	6060      	str	r0, [r4, #4]
 800a6be:	4620      	mov	r0, r4
 800a6c0:	f000 f81c 	bl	800a6fc <__sfp>
 800a6c4:	60a0      	str	r0, [r4, #8]
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f000 f818 	bl	800a6fc <__sfp>
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	60e0      	str	r0, [r4, #12]
 800a6d0:	2104      	movs	r1, #4
 800a6d2:	6860      	ldr	r0, [r4, #4]
 800a6d4:	f7ff ff82 	bl	800a5dc <std>
 800a6d8:	68a0      	ldr	r0, [r4, #8]
 800a6da:	2201      	movs	r2, #1
 800a6dc:	2109      	movs	r1, #9
 800a6de:	f7ff ff7d 	bl	800a5dc <std>
 800a6e2:	68e0      	ldr	r0, [r4, #12]
 800a6e4:	2202      	movs	r2, #2
 800a6e6:	2112      	movs	r1, #18
 800a6e8:	f7ff ff78 	bl	800a5dc <std>
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	61a3      	str	r3, [r4, #24]
 800a6f0:	e7d2      	b.n	800a698 <__sinit+0xc>
 800a6f2:	bf00      	nop
 800a6f4:	0800c988 	.word	0x0800c988
 800a6f8:	0800a625 	.word	0x0800a625

0800a6fc <__sfp>:
 800a6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6fe:	4607      	mov	r7, r0
 800a700:	f7ff ffac 	bl	800a65c <__sfp_lock_acquire>
 800a704:	4b1e      	ldr	r3, [pc, #120]	; (800a780 <__sfp+0x84>)
 800a706:	681e      	ldr	r6, [r3, #0]
 800a708:	69b3      	ldr	r3, [r6, #24]
 800a70a:	b913      	cbnz	r3, 800a712 <__sfp+0x16>
 800a70c:	4630      	mov	r0, r6
 800a70e:	f7ff ffbd 	bl	800a68c <__sinit>
 800a712:	3648      	adds	r6, #72	; 0x48
 800a714:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a718:	3b01      	subs	r3, #1
 800a71a:	d503      	bpl.n	800a724 <__sfp+0x28>
 800a71c:	6833      	ldr	r3, [r6, #0]
 800a71e:	b30b      	cbz	r3, 800a764 <__sfp+0x68>
 800a720:	6836      	ldr	r6, [r6, #0]
 800a722:	e7f7      	b.n	800a714 <__sfp+0x18>
 800a724:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a728:	b9d5      	cbnz	r5, 800a760 <__sfp+0x64>
 800a72a:	4b16      	ldr	r3, [pc, #88]	; (800a784 <__sfp+0x88>)
 800a72c:	60e3      	str	r3, [r4, #12]
 800a72e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a732:	6665      	str	r5, [r4, #100]	; 0x64
 800a734:	f000 f847 	bl	800a7c6 <__retarget_lock_init_recursive>
 800a738:	f7ff ff96 	bl	800a668 <__sfp_lock_release>
 800a73c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a740:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a744:	6025      	str	r5, [r4, #0]
 800a746:	61a5      	str	r5, [r4, #24]
 800a748:	2208      	movs	r2, #8
 800a74a:	4629      	mov	r1, r5
 800a74c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a750:	f7ff fe1e 	bl	800a390 <memset>
 800a754:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a758:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a75c:	4620      	mov	r0, r4
 800a75e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a760:	3468      	adds	r4, #104	; 0x68
 800a762:	e7d9      	b.n	800a718 <__sfp+0x1c>
 800a764:	2104      	movs	r1, #4
 800a766:	4638      	mov	r0, r7
 800a768:	f7ff ff62 	bl	800a630 <__sfmoreglue>
 800a76c:	4604      	mov	r4, r0
 800a76e:	6030      	str	r0, [r6, #0]
 800a770:	2800      	cmp	r0, #0
 800a772:	d1d5      	bne.n	800a720 <__sfp+0x24>
 800a774:	f7ff ff78 	bl	800a668 <__sfp_lock_release>
 800a778:	230c      	movs	r3, #12
 800a77a:	603b      	str	r3, [r7, #0]
 800a77c:	e7ee      	b.n	800a75c <__sfp+0x60>
 800a77e:	bf00      	nop
 800a780:	0800c988 	.word	0x0800c988
 800a784:	ffff0001 	.word	0xffff0001

0800a788 <_fwalk_reent>:
 800a788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a78c:	4606      	mov	r6, r0
 800a78e:	4688      	mov	r8, r1
 800a790:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a794:	2700      	movs	r7, #0
 800a796:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a79a:	f1b9 0901 	subs.w	r9, r9, #1
 800a79e:	d505      	bpl.n	800a7ac <_fwalk_reent+0x24>
 800a7a0:	6824      	ldr	r4, [r4, #0]
 800a7a2:	2c00      	cmp	r4, #0
 800a7a4:	d1f7      	bne.n	800a796 <_fwalk_reent+0xe>
 800a7a6:	4638      	mov	r0, r7
 800a7a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ac:	89ab      	ldrh	r3, [r5, #12]
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d907      	bls.n	800a7c2 <_fwalk_reent+0x3a>
 800a7b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a7b6:	3301      	adds	r3, #1
 800a7b8:	d003      	beq.n	800a7c2 <_fwalk_reent+0x3a>
 800a7ba:	4629      	mov	r1, r5
 800a7bc:	4630      	mov	r0, r6
 800a7be:	47c0      	blx	r8
 800a7c0:	4307      	orrs	r7, r0
 800a7c2:	3568      	adds	r5, #104	; 0x68
 800a7c4:	e7e9      	b.n	800a79a <_fwalk_reent+0x12>

0800a7c6 <__retarget_lock_init_recursive>:
 800a7c6:	4770      	bx	lr

0800a7c8 <__retarget_lock_acquire_recursive>:
 800a7c8:	4770      	bx	lr

0800a7ca <__retarget_lock_release_recursive>:
 800a7ca:	4770      	bx	lr

0800a7cc <__malloc_lock>:
 800a7cc:	4801      	ldr	r0, [pc, #4]	; (800a7d4 <__malloc_lock+0x8>)
 800a7ce:	f7ff bffb 	b.w	800a7c8 <__retarget_lock_acquire_recursive>
 800a7d2:	bf00      	nop
 800a7d4:	20005548 	.word	0x20005548

0800a7d8 <__malloc_unlock>:
 800a7d8:	4801      	ldr	r0, [pc, #4]	; (800a7e0 <__malloc_unlock+0x8>)
 800a7da:	f7ff bff6 	b.w	800a7ca <__retarget_lock_release_recursive>
 800a7de:	bf00      	nop
 800a7e0:	20005548 	.word	0x20005548

0800a7e4 <__sfputc_r>:
 800a7e4:	6893      	ldr	r3, [r2, #8]
 800a7e6:	3b01      	subs	r3, #1
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	b410      	push	{r4}
 800a7ec:	6093      	str	r3, [r2, #8]
 800a7ee:	da08      	bge.n	800a802 <__sfputc_r+0x1e>
 800a7f0:	6994      	ldr	r4, [r2, #24]
 800a7f2:	42a3      	cmp	r3, r4
 800a7f4:	db01      	blt.n	800a7fa <__sfputc_r+0x16>
 800a7f6:	290a      	cmp	r1, #10
 800a7f8:	d103      	bne.n	800a802 <__sfputc_r+0x1e>
 800a7fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a7fe:	f000 bb6b 	b.w	800aed8 <__swbuf_r>
 800a802:	6813      	ldr	r3, [r2, #0]
 800a804:	1c58      	adds	r0, r3, #1
 800a806:	6010      	str	r0, [r2, #0]
 800a808:	7019      	strb	r1, [r3, #0]
 800a80a:	4608      	mov	r0, r1
 800a80c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <__sfputs_r>:
 800a812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a814:	4606      	mov	r6, r0
 800a816:	460f      	mov	r7, r1
 800a818:	4614      	mov	r4, r2
 800a81a:	18d5      	adds	r5, r2, r3
 800a81c:	42ac      	cmp	r4, r5
 800a81e:	d101      	bne.n	800a824 <__sfputs_r+0x12>
 800a820:	2000      	movs	r0, #0
 800a822:	e007      	b.n	800a834 <__sfputs_r+0x22>
 800a824:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a828:	463a      	mov	r2, r7
 800a82a:	4630      	mov	r0, r6
 800a82c:	f7ff ffda 	bl	800a7e4 <__sfputc_r>
 800a830:	1c43      	adds	r3, r0, #1
 800a832:	d1f3      	bne.n	800a81c <__sfputs_r+0xa>
 800a834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a838 <_vfiprintf_r>:
 800a838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a83c:	460d      	mov	r5, r1
 800a83e:	b09d      	sub	sp, #116	; 0x74
 800a840:	4614      	mov	r4, r2
 800a842:	4698      	mov	r8, r3
 800a844:	4606      	mov	r6, r0
 800a846:	b118      	cbz	r0, 800a850 <_vfiprintf_r+0x18>
 800a848:	6983      	ldr	r3, [r0, #24]
 800a84a:	b90b      	cbnz	r3, 800a850 <_vfiprintf_r+0x18>
 800a84c:	f7ff ff1e 	bl	800a68c <__sinit>
 800a850:	4b89      	ldr	r3, [pc, #548]	; (800aa78 <_vfiprintf_r+0x240>)
 800a852:	429d      	cmp	r5, r3
 800a854:	d11b      	bne.n	800a88e <_vfiprintf_r+0x56>
 800a856:	6875      	ldr	r5, [r6, #4]
 800a858:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a85a:	07d9      	lsls	r1, r3, #31
 800a85c:	d405      	bmi.n	800a86a <_vfiprintf_r+0x32>
 800a85e:	89ab      	ldrh	r3, [r5, #12]
 800a860:	059a      	lsls	r2, r3, #22
 800a862:	d402      	bmi.n	800a86a <_vfiprintf_r+0x32>
 800a864:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a866:	f7ff ffaf 	bl	800a7c8 <__retarget_lock_acquire_recursive>
 800a86a:	89ab      	ldrh	r3, [r5, #12]
 800a86c:	071b      	lsls	r3, r3, #28
 800a86e:	d501      	bpl.n	800a874 <_vfiprintf_r+0x3c>
 800a870:	692b      	ldr	r3, [r5, #16]
 800a872:	b9eb      	cbnz	r3, 800a8b0 <_vfiprintf_r+0x78>
 800a874:	4629      	mov	r1, r5
 800a876:	4630      	mov	r0, r6
 800a878:	f000 fb92 	bl	800afa0 <__swsetup_r>
 800a87c:	b1c0      	cbz	r0, 800a8b0 <_vfiprintf_r+0x78>
 800a87e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a880:	07dc      	lsls	r4, r3, #31
 800a882:	d50e      	bpl.n	800a8a2 <_vfiprintf_r+0x6a>
 800a884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a888:	b01d      	add	sp, #116	; 0x74
 800a88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a88e:	4b7b      	ldr	r3, [pc, #492]	; (800aa7c <_vfiprintf_r+0x244>)
 800a890:	429d      	cmp	r5, r3
 800a892:	d101      	bne.n	800a898 <_vfiprintf_r+0x60>
 800a894:	68b5      	ldr	r5, [r6, #8]
 800a896:	e7df      	b.n	800a858 <_vfiprintf_r+0x20>
 800a898:	4b79      	ldr	r3, [pc, #484]	; (800aa80 <_vfiprintf_r+0x248>)
 800a89a:	429d      	cmp	r5, r3
 800a89c:	bf08      	it	eq
 800a89e:	68f5      	ldreq	r5, [r6, #12]
 800a8a0:	e7da      	b.n	800a858 <_vfiprintf_r+0x20>
 800a8a2:	89ab      	ldrh	r3, [r5, #12]
 800a8a4:	0598      	lsls	r0, r3, #22
 800a8a6:	d4ed      	bmi.n	800a884 <_vfiprintf_r+0x4c>
 800a8a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8aa:	f7ff ff8e 	bl	800a7ca <__retarget_lock_release_recursive>
 800a8ae:	e7e9      	b.n	800a884 <_vfiprintf_r+0x4c>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a8b4:	2320      	movs	r3, #32
 800a8b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a8ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8be:	2330      	movs	r3, #48	; 0x30
 800a8c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aa84 <_vfiprintf_r+0x24c>
 800a8c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a8c8:	f04f 0901 	mov.w	r9, #1
 800a8cc:	4623      	mov	r3, r4
 800a8ce:	469a      	mov	sl, r3
 800a8d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8d4:	b10a      	cbz	r2, 800a8da <_vfiprintf_r+0xa2>
 800a8d6:	2a25      	cmp	r2, #37	; 0x25
 800a8d8:	d1f9      	bne.n	800a8ce <_vfiprintf_r+0x96>
 800a8da:	ebba 0b04 	subs.w	fp, sl, r4
 800a8de:	d00b      	beq.n	800a8f8 <_vfiprintf_r+0xc0>
 800a8e0:	465b      	mov	r3, fp
 800a8e2:	4622      	mov	r2, r4
 800a8e4:	4629      	mov	r1, r5
 800a8e6:	4630      	mov	r0, r6
 800a8e8:	f7ff ff93 	bl	800a812 <__sfputs_r>
 800a8ec:	3001      	adds	r0, #1
 800a8ee:	f000 80aa 	beq.w	800aa46 <_vfiprintf_r+0x20e>
 800a8f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8f4:	445a      	add	r2, fp
 800a8f6:	9209      	str	r2, [sp, #36]	; 0x24
 800a8f8:	f89a 3000 	ldrb.w	r3, [sl]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f000 80a2 	beq.w	800aa46 <_vfiprintf_r+0x20e>
 800a902:	2300      	movs	r3, #0
 800a904:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a90c:	f10a 0a01 	add.w	sl, sl, #1
 800a910:	9304      	str	r3, [sp, #16]
 800a912:	9307      	str	r3, [sp, #28]
 800a914:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a918:	931a      	str	r3, [sp, #104]	; 0x68
 800a91a:	4654      	mov	r4, sl
 800a91c:	2205      	movs	r2, #5
 800a91e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a922:	4858      	ldr	r0, [pc, #352]	; (800aa84 <_vfiprintf_r+0x24c>)
 800a924:	f7f5 fc5c 	bl	80001e0 <memchr>
 800a928:	9a04      	ldr	r2, [sp, #16]
 800a92a:	b9d8      	cbnz	r0, 800a964 <_vfiprintf_r+0x12c>
 800a92c:	06d1      	lsls	r1, r2, #27
 800a92e:	bf44      	itt	mi
 800a930:	2320      	movmi	r3, #32
 800a932:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a936:	0713      	lsls	r3, r2, #28
 800a938:	bf44      	itt	mi
 800a93a:	232b      	movmi	r3, #43	; 0x2b
 800a93c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a940:	f89a 3000 	ldrb.w	r3, [sl]
 800a944:	2b2a      	cmp	r3, #42	; 0x2a
 800a946:	d015      	beq.n	800a974 <_vfiprintf_r+0x13c>
 800a948:	9a07      	ldr	r2, [sp, #28]
 800a94a:	4654      	mov	r4, sl
 800a94c:	2000      	movs	r0, #0
 800a94e:	f04f 0c0a 	mov.w	ip, #10
 800a952:	4621      	mov	r1, r4
 800a954:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a958:	3b30      	subs	r3, #48	; 0x30
 800a95a:	2b09      	cmp	r3, #9
 800a95c:	d94e      	bls.n	800a9fc <_vfiprintf_r+0x1c4>
 800a95e:	b1b0      	cbz	r0, 800a98e <_vfiprintf_r+0x156>
 800a960:	9207      	str	r2, [sp, #28]
 800a962:	e014      	b.n	800a98e <_vfiprintf_r+0x156>
 800a964:	eba0 0308 	sub.w	r3, r0, r8
 800a968:	fa09 f303 	lsl.w	r3, r9, r3
 800a96c:	4313      	orrs	r3, r2
 800a96e:	9304      	str	r3, [sp, #16]
 800a970:	46a2      	mov	sl, r4
 800a972:	e7d2      	b.n	800a91a <_vfiprintf_r+0xe2>
 800a974:	9b03      	ldr	r3, [sp, #12]
 800a976:	1d19      	adds	r1, r3, #4
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	9103      	str	r1, [sp, #12]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	bfbb      	ittet	lt
 800a980:	425b      	neglt	r3, r3
 800a982:	f042 0202 	orrlt.w	r2, r2, #2
 800a986:	9307      	strge	r3, [sp, #28]
 800a988:	9307      	strlt	r3, [sp, #28]
 800a98a:	bfb8      	it	lt
 800a98c:	9204      	strlt	r2, [sp, #16]
 800a98e:	7823      	ldrb	r3, [r4, #0]
 800a990:	2b2e      	cmp	r3, #46	; 0x2e
 800a992:	d10c      	bne.n	800a9ae <_vfiprintf_r+0x176>
 800a994:	7863      	ldrb	r3, [r4, #1]
 800a996:	2b2a      	cmp	r3, #42	; 0x2a
 800a998:	d135      	bne.n	800aa06 <_vfiprintf_r+0x1ce>
 800a99a:	9b03      	ldr	r3, [sp, #12]
 800a99c:	1d1a      	adds	r2, r3, #4
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	9203      	str	r2, [sp, #12]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	bfb8      	it	lt
 800a9a6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a9aa:	3402      	adds	r4, #2
 800a9ac:	9305      	str	r3, [sp, #20]
 800a9ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aa94 <_vfiprintf_r+0x25c>
 800a9b2:	7821      	ldrb	r1, [r4, #0]
 800a9b4:	2203      	movs	r2, #3
 800a9b6:	4650      	mov	r0, sl
 800a9b8:	f7f5 fc12 	bl	80001e0 <memchr>
 800a9bc:	b140      	cbz	r0, 800a9d0 <_vfiprintf_r+0x198>
 800a9be:	2340      	movs	r3, #64	; 0x40
 800a9c0:	eba0 000a 	sub.w	r0, r0, sl
 800a9c4:	fa03 f000 	lsl.w	r0, r3, r0
 800a9c8:	9b04      	ldr	r3, [sp, #16]
 800a9ca:	4303      	orrs	r3, r0
 800a9cc:	3401      	adds	r4, #1
 800a9ce:	9304      	str	r3, [sp, #16]
 800a9d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9d4:	482c      	ldr	r0, [pc, #176]	; (800aa88 <_vfiprintf_r+0x250>)
 800a9d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9da:	2206      	movs	r2, #6
 800a9dc:	f7f5 fc00 	bl	80001e0 <memchr>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	d03f      	beq.n	800aa64 <_vfiprintf_r+0x22c>
 800a9e4:	4b29      	ldr	r3, [pc, #164]	; (800aa8c <_vfiprintf_r+0x254>)
 800a9e6:	bb1b      	cbnz	r3, 800aa30 <_vfiprintf_r+0x1f8>
 800a9e8:	9b03      	ldr	r3, [sp, #12]
 800a9ea:	3307      	adds	r3, #7
 800a9ec:	f023 0307 	bic.w	r3, r3, #7
 800a9f0:	3308      	adds	r3, #8
 800a9f2:	9303      	str	r3, [sp, #12]
 800a9f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9f6:	443b      	add	r3, r7
 800a9f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a9fa:	e767      	b.n	800a8cc <_vfiprintf_r+0x94>
 800a9fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa00:	460c      	mov	r4, r1
 800aa02:	2001      	movs	r0, #1
 800aa04:	e7a5      	b.n	800a952 <_vfiprintf_r+0x11a>
 800aa06:	2300      	movs	r3, #0
 800aa08:	3401      	adds	r4, #1
 800aa0a:	9305      	str	r3, [sp, #20]
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	f04f 0c0a 	mov.w	ip, #10
 800aa12:	4620      	mov	r0, r4
 800aa14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa18:	3a30      	subs	r2, #48	; 0x30
 800aa1a:	2a09      	cmp	r2, #9
 800aa1c:	d903      	bls.n	800aa26 <_vfiprintf_r+0x1ee>
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d0c5      	beq.n	800a9ae <_vfiprintf_r+0x176>
 800aa22:	9105      	str	r1, [sp, #20]
 800aa24:	e7c3      	b.n	800a9ae <_vfiprintf_r+0x176>
 800aa26:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e7f0      	b.n	800aa12 <_vfiprintf_r+0x1da>
 800aa30:	ab03      	add	r3, sp, #12
 800aa32:	9300      	str	r3, [sp, #0]
 800aa34:	462a      	mov	r2, r5
 800aa36:	4b16      	ldr	r3, [pc, #88]	; (800aa90 <_vfiprintf_r+0x258>)
 800aa38:	a904      	add	r1, sp, #16
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	f3af 8000 	nop.w
 800aa40:	4607      	mov	r7, r0
 800aa42:	1c78      	adds	r0, r7, #1
 800aa44:	d1d6      	bne.n	800a9f4 <_vfiprintf_r+0x1bc>
 800aa46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa48:	07d9      	lsls	r1, r3, #31
 800aa4a:	d405      	bmi.n	800aa58 <_vfiprintf_r+0x220>
 800aa4c:	89ab      	ldrh	r3, [r5, #12]
 800aa4e:	059a      	lsls	r2, r3, #22
 800aa50:	d402      	bmi.n	800aa58 <_vfiprintf_r+0x220>
 800aa52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa54:	f7ff feb9 	bl	800a7ca <__retarget_lock_release_recursive>
 800aa58:	89ab      	ldrh	r3, [r5, #12]
 800aa5a:	065b      	lsls	r3, r3, #25
 800aa5c:	f53f af12 	bmi.w	800a884 <_vfiprintf_r+0x4c>
 800aa60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa62:	e711      	b.n	800a888 <_vfiprintf_r+0x50>
 800aa64:	ab03      	add	r3, sp, #12
 800aa66:	9300      	str	r3, [sp, #0]
 800aa68:	462a      	mov	r2, r5
 800aa6a:	4b09      	ldr	r3, [pc, #36]	; (800aa90 <_vfiprintf_r+0x258>)
 800aa6c:	a904      	add	r1, sp, #16
 800aa6e:	4630      	mov	r0, r6
 800aa70:	f000 f880 	bl	800ab74 <_printf_i>
 800aa74:	e7e4      	b.n	800aa40 <_vfiprintf_r+0x208>
 800aa76:	bf00      	nop
 800aa78:	0800c9ac 	.word	0x0800c9ac
 800aa7c:	0800c9cc 	.word	0x0800c9cc
 800aa80:	0800c98c 	.word	0x0800c98c
 800aa84:	0800c9ec 	.word	0x0800c9ec
 800aa88:	0800c9f6 	.word	0x0800c9f6
 800aa8c:	00000000 	.word	0x00000000
 800aa90:	0800a813 	.word	0x0800a813
 800aa94:	0800c9f2 	.word	0x0800c9f2

0800aa98 <_printf_common>:
 800aa98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa9c:	4616      	mov	r6, r2
 800aa9e:	4699      	mov	r9, r3
 800aaa0:	688a      	ldr	r2, [r1, #8]
 800aaa2:	690b      	ldr	r3, [r1, #16]
 800aaa4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	bfb8      	it	lt
 800aaac:	4613      	movlt	r3, r2
 800aaae:	6033      	str	r3, [r6, #0]
 800aab0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aab4:	4607      	mov	r7, r0
 800aab6:	460c      	mov	r4, r1
 800aab8:	b10a      	cbz	r2, 800aabe <_printf_common+0x26>
 800aaba:	3301      	adds	r3, #1
 800aabc:	6033      	str	r3, [r6, #0]
 800aabe:	6823      	ldr	r3, [r4, #0]
 800aac0:	0699      	lsls	r1, r3, #26
 800aac2:	bf42      	ittt	mi
 800aac4:	6833      	ldrmi	r3, [r6, #0]
 800aac6:	3302      	addmi	r3, #2
 800aac8:	6033      	strmi	r3, [r6, #0]
 800aaca:	6825      	ldr	r5, [r4, #0]
 800aacc:	f015 0506 	ands.w	r5, r5, #6
 800aad0:	d106      	bne.n	800aae0 <_printf_common+0x48>
 800aad2:	f104 0a19 	add.w	sl, r4, #25
 800aad6:	68e3      	ldr	r3, [r4, #12]
 800aad8:	6832      	ldr	r2, [r6, #0]
 800aada:	1a9b      	subs	r3, r3, r2
 800aadc:	42ab      	cmp	r3, r5
 800aade:	dc26      	bgt.n	800ab2e <_printf_common+0x96>
 800aae0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aae4:	1e13      	subs	r3, r2, #0
 800aae6:	6822      	ldr	r2, [r4, #0]
 800aae8:	bf18      	it	ne
 800aaea:	2301      	movne	r3, #1
 800aaec:	0692      	lsls	r2, r2, #26
 800aaee:	d42b      	bmi.n	800ab48 <_printf_common+0xb0>
 800aaf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aaf4:	4649      	mov	r1, r9
 800aaf6:	4638      	mov	r0, r7
 800aaf8:	47c0      	blx	r8
 800aafa:	3001      	adds	r0, #1
 800aafc:	d01e      	beq.n	800ab3c <_printf_common+0xa4>
 800aafe:	6823      	ldr	r3, [r4, #0]
 800ab00:	68e5      	ldr	r5, [r4, #12]
 800ab02:	6832      	ldr	r2, [r6, #0]
 800ab04:	f003 0306 	and.w	r3, r3, #6
 800ab08:	2b04      	cmp	r3, #4
 800ab0a:	bf08      	it	eq
 800ab0c:	1aad      	subeq	r5, r5, r2
 800ab0e:	68a3      	ldr	r3, [r4, #8]
 800ab10:	6922      	ldr	r2, [r4, #16]
 800ab12:	bf0c      	ite	eq
 800ab14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab18:	2500      	movne	r5, #0
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	bfc4      	itt	gt
 800ab1e:	1a9b      	subgt	r3, r3, r2
 800ab20:	18ed      	addgt	r5, r5, r3
 800ab22:	2600      	movs	r6, #0
 800ab24:	341a      	adds	r4, #26
 800ab26:	42b5      	cmp	r5, r6
 800ab28:	d11a      	bne.n	800ab60 <_printf_common+0xc8>
 800ab2a:	2000      	movs	r0, #0
 800ab2c:	e008      	b.n	800ab40 <_printf_common+0xa8>
 800ab2e:	2301      	movs	r3, #1
 800ab30:	4652      	mov	r2, sl
 800ab32:	4649      	mov	r1, r9
 800ab34:	4638      	mov	r0, r7
 800ab36:	47c0      	blx	r8
 800ab38:	3001      	adds	r0, #1
 800ab3a:	d103      	bne.n	800ab44 <_printf_common+0xac>
 800ab3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ab40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab44:	3501      	adds	r5, #1
 800ab46:	e7c6      	b.n	800aad6 <_printf_common+0x3e>
 800ab48:	18e1      	adds	r1, r4, r3
 800ab4a:	1c5a      	adds	r2, r3, #1
 800ab4c:	2030      	movs	r0, #48	; 0x30
 800ab4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab52:	4422      	add	r2, r4
 800ab54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ab5c:	3302      	adds	r3, #2
 800ab5e:	e7c7      	b.n	800aaf0 <_printf_common+0x58>
 800ab60:	2301      	movs	r3, #1
 800ab62:	4622      	mov	r2, r4
 800ab64:	4649      	mov	r1, r9
 800ab66:	4638      	mov	r0, r7
 800ab68:	47c0      	blx	r8
 800ab6a:	3001      	adds	r0, #1
 800ab6c:	d0e6      	beq.n	800ab3c <_printf_common+0xa4>
 800ab6e:	3601      	adds	r6, #1
 800ab70:	e7d9      	b.n	800ab26 <_printf_common+0x8e>
	...

0800ab74 <_printf_i>:
 800ab74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab78:	7e0f      	ldrb	r7, [r1, #24]
 800ab7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ab7c:	2f78      	cmp	r7, #120	; 0x78
 800ab7e:	4691      	mov	r9, r2
 800ab80:	4680      	mov	r8, r0
 800ab82:	460c      	mov	r4, r1
 800ab84:	469a      	mov	sl, r3
 800ab86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ab8a:	d807      	bhi.n	800ab9c <_printf_i+0x28>
 800ab8c:	2f62      	cmp	r7, #98	; 0x62
 800ab8e:	d80a      	bhi.n	800aba6 <_printf_i+0x32>
 800ab90:	2f00      	cmp	r7, #0
 800ab92:	f000 80d8 	beq.w	800ad46 <_printf_i+0x1d2>
 800ab96:	2f58      	cmp	r7, #88	; 0x58
 800ab98:	f000 80a3 	beq.w	800ace2 <_printf_i+0x16e>
 800ab9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aba0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aba4:	e03a      	b.n	800ac1c <_printf_i+0xa8>
 800aba6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800abaa:	2b15      	cmp	r3, #21
 800abac:	d8f6      	bhi.n	800ab9c <_printf_i+0x28>
 800abae:	a101      	add	r1, pc, #4	; (adr r1, 800abb4 <_printf_i+0x40>)
 800abb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abb4:	0800ac0d 	.word	0x0800ac0d
 800abb8:	0800ac21 	.word	0x0800ac21
 800abbc:	0800ab9d 	.word	0x0800ab9d
 800abc0:	0800ab9d 	.word	0x0800ab9d
 800abc4:	0800ab9d 	.word	0x0800ab9d
 800abc8:	0800ab9d 	.word	0x0800ab9d
 800abcc:	0800ac21 	.word	0x0800ac21
 800abd0:	0800ab9d 	.word	0x0800ab9d
 800abd4:	0800ab9d 	.word	0x0800ab9d
 800abd8:	0800ab9d 	.word	0x0800ab9d
 800abdc:	0800ab9d 	.word	0x0800ab9d
 800abe0:	0800ad2d 	.word	0x0800ad2d
 800abe4:	0800ac51 	.word	0x0800ac51
 800abe8:	0800ad0f 	.word	0x0800ad0f
 800abec:	0800ab9d 	.word	0x0800ab9d
 800abf0:	0800ab9d 	.word	0x0800ab9d
 800abf4:	0800ad4f 	.word	0x0800ad4f
 800abf8:	0800ab9d 	.word	0x0800ab9d
 800abfc:	0800ac51 	.word	0x0800ac51
 800ac00:	0800ab9d 	.word	0x0800ab9d
 800ac04:	0800ab9d 	.word	0x0800ab9d
 800ac08:	0800ad17 	.word	0x0800ad17
 800ac0c:	682b      	ldr	r3, [r5, #0]
 800ac0e:	1d1a      	adds	r2, r3, #4
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	602a      	str	r2, [r5, #0]
 800ac14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	e0a3      	b.n	800ad68 <_printf_i+0x1f4>
 800ac20:	6820      	ldr	r0, [r4, #0]
 800ac22:	6829      	ldr	r1, [r5, #0]
 800ac24:	0606      	lsls	r6, r0, #24
 800ac26:	f101 0304 	add.w	r3, r1, #4
 800ac2a:	d50a      	bpl.n	800ac42 <_printf_i+0xce>
 800ac2c:	680e      	ldr	r6, [r1, #0]
 800ac2e:	602b      	str	r3, [r5, #0]
 800ac30:	2e00      	cmp	r6, #0
 800ac32:	da03      	bge.n	800ac3c <_printf_i+0xc8>
 800ac34:	232d      	movs	r3, #45	; 0x2d
 800ac36:	4276      	negs	r6, r6
 800ac38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac3c:	485e      	ldr	r0, [pc, #376]	; (800adb8 <_printf_i+0x244>)
 800ac3e:	230a      	movs	r3, #10
 800ac40:	e019      	b.n	800ac76 <_printf_i+0x102>
 800ac42:	680e      	ldr	r6, [r1, #0]
 800ac44:	602b      	str	r3, [r5, #0]
 800ac46:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ac4a:	bf18      	it	ne
 800ac4c:	b236      	sxthne	r6, r6
 800ac4e:	e7ef      	b.n	800ac30 <_printf_i+0xbc>
 800ac50:	682b      	ldr	r3, [r5, #0]
 800ac52:	6820      	ldr	r0, [r4, #0]
 800ac54:	1d19      	adds	r1, r3, #4
 800ac56:	6029      	str	r1, [r5, #0]
 800ac58:	0601      	lsls	r1, r0, #24
 800ac5a:	d501      	bpl.n	800ac60 <_printf_i+0xec>
 800ac5c:	681e      	ldr	r6, [r3, #0]
 800ac5e:	e002      	b.n	800ac66 <_printf_i+0xf2>
 800ac60:	0646      	lsls	r6, r0, #25
 800ac62:	d5fb      	bpl.n	800ac5c <_printf_i+0xe8>
 800ac64:	881e      	ldrh	r6, [r3, #0]
 800ac66:	4854      	ldr	r0, [pc, #336]	; (800adb8 <_printf_i+0x244>)
 800ac68:	2f6f      	cmp	r7, #111	; 0x6f
 800ac6a:	bf0c      	ite	eq
 800ac6c:	2308      	moveq	r3, #8
 800ac6e:	230a      	movne	r3, #10
 800ac70:	2100      	movs	r1, #0
 800ac72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ac76:	6865      	ldr	r5, [r4, #4]
 800ac78:	60a5      	str	r5, [r4, #8]
 800ac7a:	2d00      	cmp	r5, #0
 800ac7c:	bfa2      	ittt	ge
 800ac7e:	6821      	ldrge	r1, [r4, #0]
 800ac80:	f021 0104 	bicge.w	r1, r1, #4
 800ac84:	6021      	strge	r1, [r4, #0]
 800ac86:	b90e      	cbnz	r6, 800ac8c <_printf_i+0x118>
 800ac88:	2d00      	cmp	r5, #0
 800ac8a:	d04d      	beq.n	800ad28 <_printf_i+0x1b4>
 800ac8c:	4615      	mov	r5, r2
 800ac8e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ac92:	fb03 6711 	mls	r7, r3, r1, r6
 800ac96:	5dc7      	ldrb	r7, [r0, r7]
 800ac98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ac9c:	4637      	mov	r7, r6
 800ac9e:	42bb      	cmp	r3, r7
 800aca0:	460e      	mov	r6, r1
 800aca2:	d9f4      	bls.n	800ac8e <_printf_i+0x11a>
 800aca4:	2b08      	cmp	r3, #8
 800aca6:	d10b      	bne.n	800acc0 <_printf_i+0x14c>
 800aca8:	6823      	ldr	r3, [r4, #0]
 800acaa:	07de      	lsls	r6, r3, #31
 800acac:	d508      	bpl.n	800acc0 <_printf_i+0x14c>
 800acae:	6923      	ldr	r3, [r4, #16]
 800acb0:	6861      	ldr	r1, [r4, #4]
 800acb2:	4299      	cmp	r1, r3
 800acb4:	bfde      	ittt	le
 800acb6:	2330      	movle	r3, #48	; 0x30
 800acb8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800acbc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800acc0:	1b52      	subs	r2, r2, r5
 800acc2:	6122      	str	r2, [r4, #16]
 800acc4:	f8cd a000 	str.w	sl, [sp]
 800acc8:	464b      	mov	r3, r9
 800acca:	aa03      	add	r2, sp, #12
 800accc:	4621      	mov	r1, r4
 800acce:	4640      	mov	r0, r8
 800acd0:	f7ff fee2 	bl	800aa98 <_printf_common>
 800acd4:	3001      	adds	r0, #1
 800acd6:	d14c      	bne.n	800ad72 <_printf_i+0x1fe>
 800acd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800acdc:	b004      	add	sp, #16
 800acde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ace2:	4835      	ldr	r0, [pc, #212]	; (800adb8 <_printf_i+0x244>)
 800ace4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ace8:	6829      	ldr	r1, [r5, #0]
 800acea:	6823      	ldr	r3, [r4, #0]
 800acec:	f851 6b04 	ldr.w	r6, [r1], #4
 800acf0:	6029      	str	r1, [r5, #0]
 800acf2:	061d      	lsls	r5, r3, #24
 800acf4:	d514      	bpl.n	800ad20 <_printf_i+0x1ac>
 800acf6:	07df      	lsls	r7, r3, #31
 800acf8:	bf44      	itt	mi
 800acfa:	f043 0320 	orrmi.w	r3, r3, #32
 800acfe:	6023      	strmi	r3, [r4, #0]
 800ad00:	b91e      	cbnz	r6, 800ad0a <_printf_i+0x196>
 800ad02:	6823      	ldr	r3, [r4, #0]
 800ad04:	f023 0320 	bic.w	r3, r3, #32
 800ad08:	6023      	str	r3, [r4, #0]
 800ad0a:	2310      	movs	r3, #16
 800ad0c:	e7b0      	b.n	800ac70 <_printf_i+0xfc>
 800ad0e:	6823      	ldr	r3, [r4, #0]
 800ad10:	f043 0320 	orr.w	r3, r3, #32
 800ad14:	6023      	str	r3, [r4, #0]
 800ad16:	2378      	movs	r3, #120	; 0x78
 800ad18:	4828      	ldr	r0, [pc, #160]	; (800adbc <_printf_i+0x248>)
 800ad1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ad1e:	e7e3      	b.n	800ace8 <_printf_i+0x174>
 800ad20:	0659      	lsls	r1, r3, #25
 800ad22:	bf48      	it	mi
 800ad24:	b2b6      	uxthmi	r6, r6
 800ad26:	e7e6      	b.n	800acf6 <_printf_i+0x182>
 800ad28:	4615      	mov	r5, r2
 800ad2a:	e7bb      	b.n	800aca4 <_printf_i+0x130>
 800ad2c:	682b      	ldr	r3, [r5, #0]
 800ad2e:	6826      	ldr	r6, [r4, #0]
 800ad30:	6961      	ldr	r1, [r4, #20]
 800ad32:	1d18      	adds	r0, r3, #4
 800ad34:	6028      	str	r0, [r5, #0]
 800ad36:	0635      	lsls	r5, r6, #24
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	d501      	bpl.n	800ad40 <_printf_i+0x1cc>
 800ad3c:	6019      	str	r1, [r3, #0]
 800ad3e:	e002      	b.n	800ad46 <_printf_i+0x1d2>
 800ad40:	0670      	lsls	r0, r6, #25
 800ad42:	d5fb      	bpl.n	800ad3c <_printf_i+0x1c8>
 800ad44:	8019      	strh	r1, [r3, #0]
 800ad46:	2300      	movs	r3, #0
 800ad48:	6123      	str	r3, [r4, #16]
 800ad4a:	4615      	mov	r5, r2
 800ad4c:	e7ba      	b.n	800acc4 <_printf_i+0x150>
 800ad4e:	682b      	ldr	r3, [r5, #0]
 800ad50:	1d1a      	adds	r2, r3, #4
 800ad52:	602a      	str	r2, [r5, #0]
 800ad54:	681d      	ldr	r5, [r3, #0]
 800ad56:	6862      	ldr	r2, [r4, #4]
 800ad58:	2100      	movs	r1, #0
 800ad5a:	4628      	mov	r0, r5
 800ad5c:	f7f5 fa40 	bl	80001e0 <memchr>
 800ad60:	b108      	cbz	r0, 800ad66 <_printf_i+0x1f2>
 800ad62:	1b40      	subs	r0, r0, r5
 800ad64:	6060      	str	r0, [r4, #4]
 800ad66:	6863      	ldr	r3, [r4, #4]
 800ad68:	6123      	str	r3, [r4, #16]
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad70:	e7a8      	b.n	800acc4 <_printf_i+0x150>
 800ad72:	6923      	ldr	r3, [r4, #16]
 800ad74:	462a      	mov	r2, r5
 800ad76:	4649      	mov	r1, r9
 800ad78:	4640      	mov	r0, r8
 800ad7a:	47d0      	blx	sl
 800ad7c:	3001      	adds	r0, #1
 800ad7e:	d0ab      	beq.n	800acd8 <_printf_i+0x164>
 800ad80:	6823      	ldr	r3, [r4, #0]
 800ad82:	079b      	lsls	r3, r3, #30
 800ad84:	d413      	bmi.n	800adae <_printf_i+0x23a>
 800ad86:	68e0      	ldr	r0, [r4, #12]
 800ad88:	9b03      	ldr	r3, [sp, #12]
 800ad8a:	4298      	cmp	r0, r3
 800ad8c:	bfb8      	it	lt
 800ad8e:	4618      	movlt	r0, r3
 800ad90:	e7a4      	b.n	800acdc <_printf_i+0x168>
 800ad92:	2301      	movs	r3, #1
 800ad94:	4632      	mov	r2, r6
 800ad96:	4649      	mov	r1, r9
 800ad98:	4640      	mov	r0, r8
 800ad9a:	47d0      	blx	sl
 800ad9c:	3001      	adds	r0, #1
 800ad9e:	d09b      	beq.n	800acd8 <_printf_i+0x164>
 800ada0:	3501      	adds	r5, #1
 800ada2:	68e3      	ldr	r3, [r4, #12]
 800ada4:	9903      	ldr	r1, [sp, #12]
 800ada6:	1a5b      	subs	r3, r3, r1
 800ada8:	42ab      	cmp	r3, r5
 800adaa:	dcf2      	bgt.n	800ad92 <_printf_i+0x21e>
 800adac:	e7eb      	b.n	800ad86 <_printf_i+0x212>
 800adae:	2500      	movs	r5, #0
 800adb0:	f104 0619 	add.w	r6, r4, #25
 800adb4:	e7f5      	b.n	800ada2 <_printf_i+0x22e>
 800adb6:	bf00      	nop
 800adb8:	0800c9fd 	.word	0x0800c9fd
 800adbc:	0800ca0e 	.word	0x0800ca0e

0800adc0 <_putc_r>:
 800adc0:	b570      	push	{r4, r5, r6, lr}
 800adc2:	460d      	mov	r5, r1
 800adc4:	4614      	mov	r4, r2
 800adc6:	4606      	mov	r6, r0
 800adc8:	b118      	cbz	r0, 800add2 <_putc_r+0x12>
 800adca:	6983      	ldr	r3, [r0, #24]
 800adcc:	b90b      	cbnz	r3, 800add2 <_putc_r+0x12>
 800adce:	f7ff fc5d 	bl	800a68c <__sinit>
 800add2:	4b1c      	ldr	r3, [pc, #112]	; (800ae44 <_putc_r+0x84>)
 800add4:	429c      	cmp	r4, r3
 800add6:	d124      	bne.n	800ae22 <_putc_r+0x62>
 800add8:	6874      	ldr	r4, [r6, #4]
 800adda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800addc:	07d8      	lsls	r0, r3, #31
 800adde:	d405      	bmi.n	800adec <_putc_r+0x2c>
 800ade0:	89a3      	ldrh	r3, [r4, #12]
 800ade2:	0599      	lsls	r1, r3, #22
 800ade4:	d402      	bmi.n	800adec <_putc_r+0x2c>
 800ade6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ade8:	f7ff fcee 	bl	800a7c8 <__retarget_lock_acquire_recursive>
 800adec:	68a3      	ldr	r3, [r4, #8]
 800adee:	3b01      	subs	r3, #1
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	60a3      	str	r3, [r4, #8]
 800adf4:	da05      	bge.n	800ae02 <_putc_r+0x42>
 800adf6:	69a2      	ldr	r2, [r4, #24]
 800adf8:	4293      	cmp	r3, r2
 800adfa:	db1c      	blt.n	800ae36 <_putc_r+0x76>
 800adfc:	b2eb      	uxtb	r3, r5
 800adfe:	2b0a      	cmp	r3, #10
 800ae00:	d019      	beq.n	800ae36 <_putc_r+0x76>
 800ae02:	6823      	ldr	r3, [r4, #0]
 800ae04:	1c5a      	adds	r2, r3, #1
 800ae06:	6022      	str	r2, [r4, #0]
 800ae08:	701d      	strb	r5, [r3, #0]
 800ae0a:	b2ed      	uxtb	r5, r5
 800ae0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae0e:	07da      	lsls	r2, r3, #31
 800ae10:	d405      	bmi.n	800ae1e <_putc_r+0x5e>
 800ae12:	89a3      	ldrh	r3, [r4, #12]
 800ae14:	059b      	lsls	r3, r3, #22
 800ae16:	d402      	bmi.n	800ae1e <_putc_r+0x5e>
 800ae18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae1a:	f7ff fcd6 	bl	800a7ca <__retarget_lock_release_recursive>
 800ae1e:	4628      	mov	r0, r5
 800ae20:	bd70      	pop	{r4, r5, r6, pc}
 800ae22:	4b09      	ldr	r3, [pc, #36]	; (800ae48 <_putc_r+0x88>)
 800ae24:	429c      	cmp	r4, r3
 800ae26:	d101      	bne.n	800ae2c <_putc_r+0x6c>
 800ae28:	68b4      	ldr	r4, [r6, #8]
 800ae2a:	e7d6      	b.n	800adda <_putc_r+0x1a>
 800ae2c:	4b07      	ldr	r3, [pc, #28]	; (800ae4c <_putc_r+0x8c>)
 800ae2e:	429c      	cmp	r4, r3
 800ae30:	bf08      	it	eq
 800ae32:	68f4      	ldreq	r4, [r6, #12]
 800ae34:	e7d1      	b.n	800adda <_putc_r+0x1a>
 800ae36:	4629      	mov	r1, r5
 800ae38:	4622      	mov	r2, r4
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	f000 f84c 	bl	800aed8 <__swbuf_r>
 800ae40:	4605      	mov	r5, r0
 800ae42:	e7e3      	b.n	800ae0c <_putc_r+0x4c>
 800ae44:	0800c9ac 	.word	0x0800c9ac
 800ae48:	0800c9cc 	.word	0x0800c9cc
 800ae4c:	0800c98c 	.word	0x0800c98c

0800ae50 <__sread>:
 800ae50:	b510      	push	{r4, lr}
 800ae52:	460c      	mov	r4, r1
 800ae54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae58:	f000 fa5a 	bl	800b310 <_read_r>
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	bfab      	itete	ge
 800ae60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ae62:	89a3      	ldrhlt	r3, [r4, #12]
 800ae64:	181b      	addge	r3, r3, r0
 800ae66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ae6a:	bfac      	ite	ge
 800ae6c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ae6e:	81a3      	strhlt	r3, [r4, #12]
 800ae70:	bd10      	pop	{r4, pc}

0800ae72 <__swrite>:
 800ae72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae76:	461f      	mov	r7, r3
 800ae78:	898b      	ldrh	r3, [r1, #12]
 800ae7a:	05db      	lsls	r3, r3, #23
 800ae7c:	4605      	mov	r5, r0
 800ae7e:	460c      	mov	r4, r1
 800ae80:	4616      	mov	r6, r2
 800ae82:	d505      	bpl.n	800ae90 <__swrite+0x1e>
 800ae84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae88:	2302      	movs	r3, #2
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	f000 f9c8 	bl	800b220 <_lseek_r>
 800ae90:	89a3      	ldrh	r3, [r4, #12]
 800ae92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae9a:	81a3      	strh	r3, [r4, #12]
 800ae9c:	4632      	mov	r2, r6
 800ae9e:	463b      	mov	r3, r7
 800aea0:	4628      	mov	r0, r5
 800aea2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aea6:	f000 b869 	b.w	800af7c <_write_r>

0800aeaa <__sseek>:
 800aeaa:	b510      	push	{r4, lr}
 800aeac:	460c      	mov	r4, r1
 800aeae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aeb2:	f000 f9b5 	bl	800b220 <_lseek_r>
 800aeb6:	1c43      	adds	r3, r0, #1
 800aeb8:	89a3      	ldrh	r3, [r4, #12]
 800aeba:	bf15      	itete	ne
 800aebc:	6560      	strne	r0, [r4, #84]	; 0x54
 800aebe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aec2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aec6:	81a3      	strheq	r3, [r4, #12]
 800aec8:	bf18      	it	ne
 800aeca:	81a3      	strhne	r3, [r4, #12]
 800aecc:	bd10      	pop	{r4, pc}

0800aece <__sclose>:
 800aece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aed2:	f000 b8d3 	b.w	800b07c <_close_r>
	...

0800aed8 <__swbuf_r>:
 800aed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeda:	460e      	mov	r6, r1
 800aedc:	4614      	mov	r4, r2
 800aede:	4605      	mov	r5, r0
 800aee0:	b118      	cbz	r0, 800aeea <__swbuf_r+0x12>
 800aee2:	6983      	ldr	r3, [r0, #24]
 800aee4:	b90b      	cbnz	r3, 800aeea <__swbuf_r+0x12>
 800aee6:	f7ff fbd1 	bl	800a68c <__sinit>
 800aeea:	4b21      	ldr	r3, [pc, #132]	; (800af70 <__swbuf_r+0x98>)
 800aeec:	429c      	cmp	r4, r3
 800aeee:	d12b      	bne.n	800af48 <__swbuf_r+0x70>
 800aef0:	686c      	ldr	r4, [r5, #4]
 800aef2:	69a3      	ldr	r3, [r4, #24]
 800aef4:	60a3      	str	r3, [r4, #8]
 800aef6:	89a3      	ldrh	r3, [r4, #12]
 800aef8:	071a      	lsls	r2, r3, #28
 800aefa:	d52f      	bpl.n	800af5c <__swbuf_r+0x84>
 800aefc:	6923      	ldr	r3, [r4, #16]
 800aefe:	b36b      	cbz	r3, 800af5c <__swbuf_r+0x84>
 800af00:	6923      	ldr	r3, [r4, #16]
 800af02:	6820      	ldr	r0, [r4, #0]
 800af04:	1ac0      	subs	r0, r0, r3
 800af06:	6963      	ldr	r3, [r4, #20]
 800af08:	b2f6      	uxtb	r6, r6
 800af0a:	4283      	cmp	r3, r0
 800af0c:	4637      	mov	r7, r6
 800af0e:	dc04      	bgt.n	800af1a <__swbuf_r+0x42>
 800af10:	4621      	mov	r1, r4
 800af12:	4628      	mov	r0, r5
 800af14:	f000 f948 	bl	800b1a8 <_fflush_r>
 800af18:	bb30      	cbnz	r0, 800af68 <__swbuf_r+0x90>
 800af1a:	68a3      	ldr	r3, [r4, #8]
 800af1c:	3b01      	subs	r3, #1
 800af1e:	60a3      	str	r3, [r4, #8]
 800af20:	6823      	ldr	r3, [r4, #0]
 800af22:	1c5a      	adds	r2, r3, #1
 800af24:	6022      	str	r2, [r4, #0]
 800af26:	701e      	strb	r6, [r3, #0]
 800af28:	6963      	ldr	r3, [r4, #20]
 800af2a:	3001      	adds	r0, #1
 800af2c:	4283      	cmp	r3, r0
 800af2e:	d004      	beq.n	800af3a <__swbuf_r+0x62>
 800af30:	89a3      	ldrh	r3, [r4, #12]
 800af32:	07db      	lsls	r3, r3, #31
 800af34:	d506      	bpl.n	800af44 <__swbuf_r+0x6c>
 800af36:	2e0a      	cmp	r6, #10
 800af38:	d104      	bne.n	800af44 <__swbuf_r+0x6c>
 800af3a:	4621      	mov	r1, r4
 800af3c:	4628      	mov	r0, r5
 800af3e:	f000 f933 	bl	800b1a8 <_fflush_r>
 800af42:	b988      	cbnz	r0, 800af68 <__swbuf_r+0x90>
 800af44:	4638      	mov	r0, r7
 800af46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af48:	4b0a      	ldr	r3, [pc, #40]	; (800af74 <__swbuf_r+0x9c>)
 800af4a:	429c      	cmp	r4, r3
 800af4c:	d101      	bne.n	800af52 <__swbuf_r+0x7a>
 800af4e:	68ac      	ldr	r4, [r5, #8]
 800af50:	e7cf      	b.n	800aef2 <__swbuf_r+0x1a>
 800af52:	4b09      	ldr	r3, [pc, #36]	; (800af78 <__swbuf_r+0xa0>)
 800af54:	429c      	cmp	r4, r3
 800af56:	bf08      	it	eq
 800af58:	68ec      	ldreq	r4, [r5, #12]
 800af5a:	e7ca      	b.n	800aef2 <__swbuf_r+0x1a>
 800af5c:	4621      	mov	r1, r4
 800af5e:	4628      	mov	r0, r5
 800af60:	f000 f81e 	bl	800afa0 <__swsetup_r>
 800af64:	2800      	cmp	r0, #0
 800af66:	d0cb      	beq.n	800af00 <__swbuf_r+0x28>
 800af68:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800af6c:	e7ea      	b.n	800af44 <__swbuf_r+0x6c>
 800af6e:	bf00      	nop
 800af70:	0800c9ac 	.word	0x0800c9ac
 800af74:	0800c9cc 	.word	0x0800c9cc
 800af78:	0800c98c 	.word	0x0800c98c

0800af7c <_write_r>:
 800af7c:	b538      	push	{r3, r4, r5, lr}
 800af7e:	4d07      	ldr	r5, [pc, #28]	; (800af9c <_write_r+0x20>)
 800af80:	4604      	mov	r4, r0
 800af82:	4608      	mov	r0, r1
 800af84:	4611      	mov	r1, r2
 800af86:	2200      	movs	r2, #0
 800af88:	602a      	str	r2, [r5, #0]
 800af8a:	461a      	mov	r2, r3
 800af8c:	f7f6 fcfe 	bl	800198c <_write>
 800af90:	1c43      	adds	r3, r0, #1
 800af92:	d102      	bne.n	800af9a <_write_r+0x1e>
 800af94:	682b      	ldr	r3, [r5, #0]
 800af96:	b103      	cbz	r3, 800af9a <_write_r+0x1e>
 800af98:	6023      	str	r3, [r4, #0]
 800af9a:	bd38      	pop	{r3, r4, r5, pc}
 800af9c:	2000554c 	.word	0x2000554c

0800afa0 <__swsetup_r>:
 800afa0:	4b32      	ldr	r3, [pc, #200]	; (800b06c <__swsetup_r+0xcc>)
 800afa2:	b570      	push	{r4, r5, r6, lr}
 800afa4:	681d      	ldr	r5, [r3, #0]
 800afa6:	4606      	mov	r6, r0
 800afa8:	460c      	mov	r4, r1
 800afaa:	b125      	cbz	r5, 800afb6 <__swsetup_r+0x16>
 800afac:	69ab      	ldr	r3, [r5, #24]
 800afae:	b913      	cbnz	r3, 800afb6 <__swsetup_r+0x16>
 800afb0:	4628      	mov	r0, r5
 800afb2:	f7ff fb6b 	bl	800a68c <__sinit>
 800afb6:	4b2e      	ldr	r3, [pc, #184]	; (800b070 <__swsetup_r+0xd0>)
 800afb8:	429c      	cmp	r4, r3
 800afba:	d10f      	bne.n	800afdc <__swsetup_r+0x3c>
 800afbc:	686c      	ldr	r4, [r5, #4]
 800afbe:	89a3      	ldrh	r3, [r4, #12]
 800afc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800afc4:	0719      	lsls	r1, r3, #28
 800afc6:	d42c      	bmi.n	800b022 <__swsetup_r+0x82>
 800afc8:	06dd      	lsls	r5, r3, #27
 800afca:	d411      	bmi.n	800aff0 <__swsetup_r+0x50>
 800afcc:	2309      	movs	r3, #9
 800afce:	6033      	str	r3, [r6, #0]
 800afd0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800afd4:	81a3      	strh	r3, [r4, #12]
 800afd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800afda:	e03e      	b.n	800b05a <__swsetup_r+0xba>
 800afdc:	4b25      	ldr	r3, [pc, #148]	; (800b074 <__swsetup_r+0xd4>)
 800afde:	429c      	cmp	r4, r3
 800afe0:	d101      	bne.n	800afe6 <__swsetup_r+0x46>
 800afe2:	68ac      	ldr	r4, [r5, #8]
 800afe4:	e7eb      	b.n	800afbe <__swsetup_r+0x1e>
 800afe6:	4b24      	ldr	r3, [pc, #144]	; (800b078 <__swsetup_r+0xd8>)
 800afe8:	429c      	cmp	r4, r3
 800afea:	bf08      	it	eq
 800afec:	68ec      	ldreq	r4, [r5, #12]
 800afee:	e7e6      	b.n	800afbe <__swsetup_r+0x1e>
 800aff0:	0758      	lsls	r0, r3, #29
 800aff2:	d512      	bpl.n	800b01a <__swsetup_r+0x7a>
 800aff4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aff6:	b141      	cbz	r1, 800b00a <__swsetup_r+0x6a>
 800aff8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800affc:	4299      	cmp	r1, r3
 800affe:	d002      	beq.n	800b006 <__swsetup_r+0x66>
 800b000:	4630      	mov	r0, r6
 800b002:	f7ff f9cd 	bl	800a3a0 <_free_r>
 800b006:	2300      	movs	r3, #0
 800b008:	6363      	str	r3, [r4, #52]	; 0x34
 800b00a:	89a3      	ldrh	r3, [r4, #12]
 800b00c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b010:	81a3      	strh	r3, [r4, #12]
 800b012:	2300      	movs	r3, #0
 800b014:	6063      	str	r3, [r4, #4]
 800b016:	6923      	ldr	r3, [r4, #16]
 800b018:	6023      	str	r3, [r4, #0]
 800b01a:	89a3      	ldrh	r3, [r4, #12]
 800b01c:	f043 0308 	orr.w	r3, r3, #8
 800b020:	81a3      	strh	r3, [r4, #12]
 800b022:	6923      	ldr	r3, [r4, #16]
 800b024:	b94b      	cbnz	r3, 800b03a <__swsetup_r+0x9a>
 800b026:	89a3      	ldrh	r3, [r4, #12]
 800b028:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b02c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b030:	d003      	beq.n	800b03a <__swsetup_r+0x9a>
 800b032:	4621      	mov	r1, r4
 800b034:	4630      	mov	r0, r6
 800b036:	f000 f92b 	bl	800b290 <__smakebuf_r>
 800b03a:	89a0      	ldrh	r0, [r4, #12]
 800b03c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b040:	f010 0301 	ands.w	r3, r0, #1
 800b044:	d00a      	beq.n	800b05c <__swsetup_r+0xbc>
 800b046:	2300      	movs	r3, #0
 800b048:	60a3      	str	r3, [r4, #8]
 800b04a:	6963      	ldr	r3, [r4, #20]
 800b04c:	425b      	negs	r3, r3
 800b04e:	61a3      	str	r3, [r4, #24]
 800b050:	6923      	ldr	r3, [r4, #16]
 800b052:	b943      	cbnz	r3, 800b066 <__swsetup_r+0xc6>
 800b054:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b058:	d1ba      	bne.n	800afd0 <__swsetup_r+0x30>
 800b05a:	bd70      	pop	{r4, r5, r6, pc}
 800b05c:	0781      	lsls	r1, r0, #30
 800b05e:	bf58      	it	pl
 800b060:	6963      	ldrpl	r3, [r4, #20]
 800b062:	60a3      	str	r3, [r4, #8]
 800b064:	e7f4      	b.n	800b050 <__swsetup_r+0xb0>
 800b066:	2000      	movs	r0, #0
 800b068:	e7f7      	b.n	800b05a <__swsetup_r+0xba>
 800b06a:	bf00      	nop
 800b06c:	20000030 	.word	0x20000030
 800b070:	0800c9ac 	.word	0x0800c9ac
 800b074:	0800c9cc 	.word	0x0800c9cc
 800b078:	0800c98c 	.word	0x0800c98c

0800b07c <_close_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	4d06      	ldr	r5, [pc, #24]	; (800b098 <_close_r+0x1c>)
 800b080:	2300      	movs	r3, #0
 800b082:	4604      	mov	r4, r0
 800b084:	4608      	mov	r0, r1
 800b086:	602b      	str	r3, [r5, #0]
 800b088:	f7f6 fc9c 	bl	80019c4 <_close>
 800b08c:	1c43      	adds	r3, r0, #1
 800b08e:	d102      	bne.n	800b096 <_close_r+0x1a>
 800b090:	682b      	ldr	r3, [r5, #0]
 800b092:	b103      	cbz	r3, 800b096 <_close_r+0x1a>
 800b094:	6023      	str	r3, [r4, #0]
 800b096:	bd38      	pop	{r3, r4, r5, pc}
 800b098:	2000554c 	.word	0x2000554c

0800b09c <__sflush_r>:
 800b09c:	898a      	ldrh	r2, [r1, #12]
 800b09e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a2:	4605      	mov	r5, r0
 800b0a4:	0710      	lsls	r0, r2, #28
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	d458      	bmi.n	800b15c <__sflush_r+0xc0>
 800b0aa:	684b      	ldr	r3, [r1, #4]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	dc05      	bgt.n	800b0bc <__sflush_r+0x20>
 800b0b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	dc02      	bgt.n	800b0bc <__sflush_r+0x20>
 800b0b6:	2000      	movs	r0, #0
 800b0b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0be:	2e00      	cmp	r6, #0
 800b0c0:	d0f9      	beq.n	800b0b6 <__sflush_r+0x1a>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b0c8:	682f      	ldr	r7, [r5, #0]
 800b0ca:	602b      	str	r3, [r5, #0]
 800b0cc:	d032      	beq.n	800b134 <__sflush_r+0x98>
 800b0ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b0d0:	89a3      	ldrh	r3, [r4, #12]
 800b0d2:	075a      	lsls	r2, r3, #29
 800b0d4:	d505      	bpl.n	800b0e2 <__sflush_r+0x46>
 800b0d6:	6863      	ldr	r3, [r4, #4]
 800b0d8:	1ac0      	subs	r0, r0, r3
 800b0da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0dc:	b10b      	cbz	r3, 800b0e2 <__sflush_r+0x46>
 800b0de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b0e0:	1ac0      	subs	r0, r0, r3
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	4602      	mov	r2, r0
 800b0e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0e8:	6a21      	ldr	r1, [r4, #32]
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	47b0      	blx	r6
 800b0ee:	1c43      	adds	r3, r0, #1
 800b0f0:	89a3      	ldrh	r3, [r4, #12]
 800b0f2:	d106      	bne.n	800b102 <__sflush_r+0x66>
 800b0f4:	6829      	ldr	r1, [r5, #0]
 800b0f6:	291d      	cmp	r1, #29
 800b0f8:	d82c      	bhi.n	800b154 <__sflush_r+0xb8>
 800b0fa:	4a2a      	ldr	r2, [pc, #168]	; (800b1a4 <__sflush_r+0x108>)
 800b0fc:	40ca      	lsrs	r2, r1
 800b0fe:	07d6      	lsls	r6, r2, #31
 800b100:	d528      	bpl.n	800b154 <__sflush_r+0xb8>
 800b102:	2200      	movs	r2, #0
 800b104:	6062      	str	r2, [r4, #4]
 800b106:	04d9      	lsls	r1, r3, #19
 800b108:	6922      	ldr	r2, [r4, #16]
 800b10a:	6022      	str	r2, [r4, #0]
 800b10c:	d504      	bpl.n	800b118 <__sflush_r+0x7c>
 800b10e:	1c42      	adds	r2, r0, #1
 800b110:	d101      	bne.n	800b116 <__sflush_r+0x7a>
 800b112:	682b      	ldr	r3, [r5, #0]
 800b114:	b903      	cbnz	r3, 800b118 <__sflush_r+0x7c>
 800b116:	6560      	str	r0, [r4, #84]	; 0x54
 800b118:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b11a:	602f      	str	r7, [r5, #0]
 800b11c:	2900      	cmp	r1, #0
 800b11e:	d0ca      	beq.n	800b0b6 <__sflush_r+0x1a>
 800b120:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b124:	4299      	cmp	r1, r3
 800b126:	d002      	beq.n	800b12e <__sflush_r+0x92>
 800b128:	4628      	mov	r0, r5
 800b12a:	f7ff f939 	bl	800a3a0 <_free_r>
 800b12e:	2000      	movs	r0, #0
 800b130:	6360      	str	r0, [r4, #52]	; 0x34
 800b132:	e7c1      	b.n	800b0b8 <__sflush_r+0x1c>
 800b134:	6a21      	ldr	r1, [r4, #32]
 800b136:	2301      	movs	r3, #1
 800b138:	4628      	mov	r0, r5
 800b13a:	47b0      	blx	r6
 800b13c:	1c41      	adds	r1, r0, #1
 800b13e:	d1c7      	bne.n	800b0d0 <__sflush_r+0x34>
 800b140:	682b      	ldr	r3, [r5, #0]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d0c4      	beq.n	800b0d0 <__sflush_r+0x34>
 800b146:	2b1d      	cmp	r3, #29
 800b148:	d001      	beq.n	800b14e <__sflush_r+0xb2>
 800b14a:	2b16      	cmp	r3, #22
 800b14c:	d101      	bne.n	800b152 <__sflush_r+0xb6>
 800b14e:	602f      	str	r7, [r5, #0]
 800b150:	e7b1      	b.n	800b0b6 <__sflush_r+0x1a>
 800b152:	89a3      	ldrh	r3, [r4, #12]
 800b154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b158:	81a3      	strh	r3, [r4, #12]
 800b15a:	e7ad      	b.n	800b0b8 <__sflush_r+0x1c>
 800b15c:	690f      	ldr	r7, [r1, #16]
 800b15e:	2f00      	cmp	r7, #0
 800b160:	d0a9      	beq.n	800b0b6 <__sflush_r+0x1a>
 800b162:	0793      	lsls	r3, r2, #30
 800b164:	680e      	ldr	r6, [r1, #0]
 800b166:	bf08      	it	eq
 800b168:	694b      	ldreq	r3, [r1, #20]
 800b16a:	600f      	str	r7, [r1, #0]
 800b16c:	bf18      	it	ne
 800b16e:	2300      	movne	r3, #0
 800b170:	eba6 0807 	sub.w	r8, r6, r7
 800b174:	608b      	str	r3, [r1, #8]
 800b176:	f1b8 0f00 	cmp.w	r8, #0
 800b17a:	dd9c      	ble.n	800b0b6 <__sflush_r+0x1a>
 800b17c:	6a21      	ldr	r1, [r4, #32]
 800b17e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b180:	4643      	mov	r3, r8
 800b182:	463a      	mov	r2, r7
 800b184:	4628      	mov	r0, r5
 800b186:	47b0      	blx	r6
 800b188:	2800      	cmp	r0, #0
 800b18a:	dc06      	bgt.n	800b19a <__sflush_r+0xfe>
 800b18c:	89a3      	ldrh	r3, [r4, #12]
 800b18e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b192:	81a3      	strh	r3, [r4, #12]
 800b194:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b198:	e78e      	b.n	800b0b8 <__sflush_r+0x1c>
 800b19a:	4407      	add	r7, r0
 800b19c:	eba8 0800 	sub.w	r8, r8, r0
 800b1a0:	e7e9      	b.n	800b176 <__sflush_r+0xda>
 800b1a2:	bf00      	nop
 800b1a4:	20400001 	.word	0x20400001

0800b1a8 <_fflush_r>:
 800b1a8:	b538      	push	{r3, r4, r5, lr}
 800b1aa:	690b      	ldr	r3, [r1, #16]
 800b1ac:	4605      	mov	r5, r0
 800b1ae:	460c      	mov	r4, r1
 800b1b0:	b913      	cbnz	r3, 800b1b8 <_fflush_r+0x10>
 800b1b2:	2500      	movs	r5, #0
 800b1b4:	4628      	mov	r0, r5
 800b1b6:	bd38      	pop	{r3, r4, r5, pc}
 800b1b8:	b118      	cbz	r0, 800b1c2 <_fflush_r+0x1a>
 800b1ba:	6983      	ldr	r3, [r0, #24]
 800b1bc:	b90b      	cbnz	r3, 800b1c2 <_fflush_r+0x1a>
 800b1be:	f7ff fa65 	bl	800a68c <__sinit>
 800b1c2:	4b14      	ldr	r3, [pc, #80]	; (800b214 <_fflush_r+0x6c>)
 800b1c4:	429c      	cmp	r4, r3
 800b1c6:	d11b      	bne.n	800b200 <_fflush_r+0x58>
 800b1c8:	686c      	ldr	r4, [r5, #4]
 800b1ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d0ef      	beq.n	800b1b2 <_fflush_r+0xa>
 800b1d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b1d4:	07d0      	lsls	r0, r2, #31
 800b1d6:	d404      	bmi.n	800b1e2 <_fflush_r+0x3a>
 800b1d8:	0599      	lsls	r1, r3, #22
 800b1da:	d402      	bmi.n	800b1e2 <_fflush_r+0x3a>
 800b1dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1de:	f7ff faf3 	bl	800a7c8 <__retarget_lock_acquire_recursive>
 800b1e2:	4628      	mov	r0, r5
 800b1e4:	4621      	mov	r1, r4
 800b1e6:	f7ff ff59 	bl	800b09c <__sflush_r>
 800b1ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b1ec:	07da      	lsls	r2, r3, #31
 800b1ee:	4605      	mov	r5, r0
 800b1f0:	d4e0      	bmi.n	800b1b4 <_fflush_r+0xc>
 800b1f2:	89a3      	ldrh	r3, [r4, #12]
 800b1f4:	059b      	lsls	r3, r3, #22
 800b1f6:	d4dd      	bmi.n	800b1b4 <_fflush_r+0xc>
 800b1f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1fa:	f7ff fae6 	bl	800a7ca <__retarget_lock_release_recursive>
 800b1fe:	e7d9      	b.n	800b1b4 <_fflush_r+0xc>
 800b200:	4b05      	ldr	r3, [pc, #20]	; (800b218 <_fflush_r+0x70>)
 800b202:	429c      	cmp	r4, r3
 800b204:	d101      	bne.n	800b20a <_fflush_r+0x62>
 800b206:	68ac      	ldr	r4, [r5, #8]
 800b208:	e7df      	b.n	800b1ca <_fflush_r+0x22>
 800b20a:	4b04      	ldr	r3, [pc, #16]	; (800b21c <_fflush_r+0x74>)
 800b20c:	429c      	cmp	r4, r3
 800b20e:	bf08      	it	eq
 800b210:	68ec      	ldreq	r4, [r5, #12]
 800b212:	e7da      	b.n	800b1ca <_fflush_r+0x22>
 800b214:	0800c9ac 	.word	0x0800c9ac
 800b218:	0800c9cc 	.word	0x0800c9cc
 800b21c:	0800c98c 	.word	0x0800c98c

0800b220 <_lseek_r>:
 800b220:	b538      	push	{r3, r4, r5, lr}
 800b222:	4d07      	ldr	r5, [pc, #28]	; (800b240 <_lseek_r+0x20>)
 800b224:	4604      	mov	r4, r0
 800b226:	4608      	mov	r0, r1
 800b228:	4611      	mov	r1, r2
 800b22a:	2200      	movs	r2, #0
 800b22c:	602a      	str	r2, [r5, #0]
 800b22e:	461a      	mov	r2, r3
 800b230:	f7f6 fbef 	bl	8001a12 <_lseek>
 800b234:	1c43      	adds	r3, r0, #1
 800b236:	d102      	bne.n	800b23e <_lseek_r+0x1e>
 800b238:	682b      	ldr	r3, [r5, #0]
 800b23a:	b103      	cbz	r3, 800b23e <_lseek_r+0x1e>
 800b23c:	6023      	str	r3, [r4, #0]
 800b23e:	bd38      	pop	{r3, r4, r5, pc}
 800b240:	2000554c 	.word	0x2000554c

0800b244 <__swhatbuf_r>:
 800b244:	b570      	push	{r4, r5, r6, lr}
 800b246:	460e      	mov	r6, r1
 800b248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b24c:	2900      	cmp	r1, #0
 800b24e:	b096      	sub	sp, #88	; 0x58
 800b250:	4614      	mov	r4, r2
 800b252:	461d      	mov	r5, r3
 800b254:	da08      	bge.n	800b268 <__swhatbuf_r+0x24>
 800b256:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b25a:	2200      	movs	r2, #0
 800b25c:	602a      	str	r2, [r5, #0]
 800b25e:	061a      	lsls	r2, r3, #24
 800b260:	d410      	bmi.n	800b284 <__swhatbuf_r+0x40>
 800b262:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b266:	e00e      	b.n	800b286 <__swhatbuf_r+0x42>
 800b268:	466a      	mov	r2, sp
 800b26a:	f000 f863 	bl	800b334 <_fstat_r>
 800b26e:	2800      	cmp	r0, #0
 800b270:	dbf1      	blt.n	800b256 <__swhatbuf_r+0x12>
 800b272:	9a01      	ldr	r2, [sp, #4]
 800b274:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b278:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b27c:	425a      	negs	r2, r3
 800b27e:	415a      	adcs	r2, r3
 800b280:	602a      	str	r2, [r5, #0]
 800b282:	e7ee      	b.n	800b262 <__swhatbuf_r+0x1e>
 800b284:	2340      	movs	r3, #64	; 0x40
 800b286:	2000      	movs	r0, #0
 800b288:	6023      	str	r3, [r4, #0]
 800b28a:	b016      	add	sp, #88	; 0x58
 800b28c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b290 <__smakebuf_r>:
 800b290:	898b      	ldrh	r3, [r1, #12]
 800b292:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b294:	079d      	lsls	r5, r3, #30
 800b296:	4606      	mov	r6, r0
 800b298:	460c      	mov	r4, r1
 800b29a:	d507      	bpl.n	800b2ac <__smakebuf_r+0x1c>
 800b29c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	6123      	str	r3, [r4, #16]
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	6163      	str	r3, [r4, #20]
 800b2a8:	b002      	add	sp, #8
 800b2aa:	bd70      	pop	{r4, r5, r6, pc}
 800b2ac:	ab01      	add	r3, sp, #4
 800b2ae:	466a      	mov	r2, sp
 800b2b0:	f7ff ffc8 	bl	800b244 <__swhatbuf_r>
 800b2b4:	9900      	ldr	r1, [sp, #0]
 800b2b6:	4605      	mov	r5, r0
 800b2b8:	4630      	mov	r0, r6
 800b2ba:	f7ff f8dd 	bl	800a478 <_malloc_r>
 800b2be:	b948      	cbnz	r0, 800b2d4 <__smakebuf_r+0x44>
 800b2c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2c4:	059a      	lsls	r2, r3, #22
 800b2c6:	d4ef      	bmi.n	800b2a8 <__smakebuf_r+0x18>
 800b2c8:	f023 0303 	bic.w	r3, r3, #3
 800b2cc:	f043 0302 	orr.w	r3, r3, #2
 800b2d0:	81a3      	strh	r3, [r4, #12]
 800b2d2:	e7e3      	b.n	800b29c <__smakebuf_r+0xc>
 800b2d4:	4b0d      	ldr	r3, [pc, #52]	; (800b30c <__smakebuf_r+0x7c>)
 800b2d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b2d8:	89a3      	ldrh	r3, [r4, #12]
 800b2da:	6020      	str	r0, [r4, #0]
 800b2dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2e0:	81a3      	strh	r3, [r4, #12]
 800b2e2:	9b00      	ldr	r3, [sp, #0]
 800b2e4:	6163      	str	r3, [r4, #20]
 800b2e6:	9b01      	ldr	r3, [sp, #4]
 800b2e8:	6120      	str	r0, [r4, #16]
 800b2ea:	b15b      	cbz	r3, 800b304 <__smakebuf_r+0x74>
 800b2ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	f000 f831 	bl	800b358 <_isatty_r>
 800b2f6:	b128      	cbz	r0, 800b304 <__smakebuf_r+0x74>
 800b2f8:	89a3      	ldrh	r3, [r4, #12]
 800b2fa:	f023 0303 	bic.w	r3, r3, #3
 800b2fe:	f043 0301 	orr.w	r3, r3, #1
 800b302:	81a3      	strh	r3, [r4, #12]
 800b304:	89a0      	ldrh	r0, [r4, #12]
 800b306:	4305      	orrs	r5, r0
 800b308:	81a5      	strh	r5, [r4, #12]
 800b30a:	e7cd      	b.n	800b2a8 <__smakebuf_r+0x18>
 800b30c:	0800a625 	.word	0x0800a625

0800b310 <_read_r>:
 800b310:	b538      	push	{r3, r4, r5, lr}
 800b312:	4d07      	ldr	r5, [pc, #28]	; (800b330 <_read_r+0x20>)
 800b314:	4604      	mov	r4, r0
 800b316:	4608      	mov	r0, r1
 800b318:	4611      	mov	r1, r2
 800b31a:	2200      	movs	r2, #0
 800b31c:	602a      	str	r2, [r5, #0]
 800b31e:	461a      	mov	r2, r3
 800b320:	f7f6 fb17 	bl	8001952 <_read>
 800b324:	1c43      	adds	r3, r0, #1
 800b326:	d102      	bne.n	800b32e <_read_r+0x1e>
 800b328:	682b      	ldr	r3, [r5, #0]
 800b32a:	b103      	cbz	r3, 800b32e <_read_r+0x1e>
 800b32c:	6023      	str	r3, [r4, #0]
 800b32e:	bd38      	pop	{r3, r4, r5, pc}
 800b330:	2000554c 	.word	0x2000554c

0800b334 <_fstat_r>:
 800b334:	b538      	push	{r3, r4, r5, lr}
 800b336:	4d07      	ldr	r5, [pc, #28]	; (800b354 <_fstat_r+0x20>)
 800b338:	2300      	movs	r3, #0
 800b33a:	4604      	mov	r4, r0
 800b33c:	4608      	mov	r0, r1
 800b33e:	4611      	mov	r1, r2
 800b340:	602b      	str	r3, [r5, #0]
 800b342:	f7f6 fb4b 	bl	80019dc <_fstat>
 800b346:	1c43      	adds	r3, r0, #1
 800b348:	d102      	bne.n	800b350 <_fstat_r+0x1c>
 800b34a:	682b      	ldr	r3, [r5, #0]
 800b34c:	b103      	cbz	r3, 800b350 <_fstat_r+0x1c>
 800b34e:	6023      	str	r3, [r4, #0]
 800b350:	bd38      	pop	{r3, r4, r5, pc}
 800b352:	bf00      	nop
 800b354:	2000554c 	.word	0x2000554c

0800b358 <_isatty_r>:
 800b358:	b538      	push	{r3, r4, r5, lr}
 800b35a:	4d06      	ldr	r5, [pc, #24]	; (800b374 <_isatty_r+0x1c>)
 800b35c:	2300      	movs	r3, #0
 800b35e:	4604      	mov	r4, r0
 800b360:	4608      	mov	r0, r1
 800b362:	602b      	str	r3, [r5, #0]
 800b364:	f7f6 fb4a 	bl	80019fc <_isatty>
 800b368:	1c43      	adds	r3, r0, #1
 800b36a:	d102      	bne.n	800b372 <_isatty_r+0x1a>
 800b36c:	682b      	ldr	r3, [r5, #0]
 800b36e:	b103      	cbz	r3, 800b372 <_isatty_r+0x1a>
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	bd38      	pop	{r3, r4, r5, pc}
 800b374:	2000554c 	.word	0x2000554c

0800b378 <sin>:
 800b378:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b37a:	ec53 2b10 	vmov	r2, r3, d0
 800b37e:	4828      	ldr	r0, [pc, #160]	; (800b420 <sin+0xa8>)
 800b380:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b384:	4281      	cmp	r1, r0
 800b386:	dc07      	bgt.n	800b398 <sin+0x20>
 800b388:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800b418 <sin+0xa0>
 800b38c:	2000      	movs	r0, #0
 800b38e:	b005      	add	sp, #20
 800b390:	f85d eb04 	ldr.w	lr, [sp], #4
 800b394:	f000 be6c 	b.w	800c070 <__kernel_sin>
 800b398:	4822      	ldr	r0, [pc, #136]	; (800b424 <sin+0xac>)
 800b39a:	4281      	cmp	r1, r0
 800b39c:	dd09      	ble.n	800b3b2 <sin+0x3a>
 800b39e:	ee10 0a10 	vmov	r0, s0
 800b3a2:	4619      	mov	r1, r3
 800b3a4:	f7f5 f89a 	bl	80004dc <__aeabi_dsub>
 800b3a8:	ec41 0b10 	vmov	d0, r0, r1
 800b3ac:	b005      	add	sp, #20
 800b3ae:	f85d fb04 	ldr.w	pc, [sp], #4
 800b3b2:	4668      	mov	r0, sp
 800b3b4:	f000 f838 	bl	800b428 <__ieee754_rem_pio2>
 800b3b8:	f000 0003 	and.w	r0, r0, #3
 800b3bc:	2801      	cmp	r0, #1
 800b3be:	d00c      	beq.n	800b3da <sin+0x62>
 800b3c0:	2802      	cmp	r0, #2
 800b3c2:	d011      	beq.n	800b3e8 <sin+0x70>
 800b3c4:	b9f0      	cbnz	r0, 800b404 <sin+0x8c>
 800b3c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b3ca:	ed9d 0b00 	vldr	d0, [sp]
 800b3ce:	2001      	movs	r0, #1
 800b3d0:	f000 fe4e 	bl	800c070 <__kernel_sin>
 800b3d4:	ec51 0b10 	vmov	r0, r1, d0
 800b3d8:	e7e6      	b.n	800b3a8 <sin+0x30>
 800b3da:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b3de:	ed9d 0b00 	vldr	d0, [sp]
 800b3e2:	f000 fa2d 	bl	800b840 <__kernel_cos>
 800b3e6:	e7f5      	b.n	800b3d4 <sin+0x5c>
 800b3e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b3ec:	ed9d 0b00 	vldr	d0, [sp]
 800b3f0:	2001      	movs	r0, #1
 800b3f2:	f000 fe3d 	bl	800c070 <__kernel_sin>
 800b3f6:	ec53 2b10 	vmov	r2, r3, d0
 800b3fa:	ee10 0a10 	vmov	r0, s0
 800b3fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b402:	e7d1      	b.n	800b3a8 <sin+0x30>
 800b404:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b408:	ed9d 0b00 	vldr	d0, [sp]
 800b40c:	f000 fa18 	bl	800b840 <__kernel_cos>
 800b410:	e7f1      	b.n	800b3f6 <sin+0x7e>
 800b412:	bf00      	nop
 800b414:	f3af 8000 	nop.w
	...
 800b420:	3fe921fb 	.word	0x3fe921fb
 800b424:	7fefffff 	.word	0x7fefffff

0800b428 <__ieee754_rem_pio2>:
 800b428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b42c:	ed2d 8b02 	vpush	{d8}
 800b430:	ec55 4b10 	vmov	r4, r5, d0
 800b434:	4bca      	ldr	r3, [pc, #808]	; (800b760 <__ieee754_rem_pio2+0x338>)
 800b436:	b08b      	sub	sp, #44	; 0x2c
 800b438:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800b43c:	4598      	cmp	r8, r3
 800b43e:	4682      	mov	sl, r0
 800b440:	9502      	str	r5, [sp, #8]
 800b442:	dc08      	bgt.n	800b456 <__ieee754_rem_pio2+0x2e>
 800b444:	2200      	movs	r2, #0
 800b446:	2300      	movs	r3, #0
 800b448:	ed80 0b00 	vstr	d0, [r0]
 800b44c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b450:	f04f 0b00 	mov.w	fp, #0
 800b454:	e028      	b.n	800b4a8 <__ieee754_rem_pio2+0x80>
 800b456:	4bc3      	ldr	r3, [pc, #780]	; (800b764 <__ieee754_rem_pio2+0x33c>)
 800b458:	4598      	cmp	r8, r3
 800b45a:	dc78      	bgt.n	800b54e <__ieee754_rem_pio2+0x126>
 800b45c:	9b02      	ldr	r3, [sp, #8]
 800b45e:	4ec2      	ldr	r6, [pc, #776]	; (800b768 <__ieee754_rem_pio2+0x340>)
 800b460:	2b00      	cmp	r3, #0
 800b462:	ee10 0a10 	vmov	r0, s0
 800b466:	a3b0      	add	r3, pc, #704	; (adr r3, 800b728 <__ieee754_rem_pio2+0x300>)
 800b468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b46c:	4629      	mov	r1, r5
 800b46e:	dd39      	ble.n	800b4e4 <__ieee754_rem_pio2+0xbc>
 800b470:	f7f5 f834 	bl	80004dc <__aeabi_dsub>
 800b474:	45b0      	cmp	r8, r6
 800b476:	4604      	mov	r4, r0
 800b478:	460d      	mov	r5, r1
 800b47a:	d01b      	beq.n	800b4b4 <__ieee754_rem_pio2+0x8c>
 800b47c:	a3ac      	add	r3, pc, #688	; (adr r3, 800b730 <__ieee754_rem_pio2+0x308>)
 800b47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b482:	f7f5 f82b 	bl	80004dc <__aeabi_dsub>
 800b486:	4602      	mov	r2, r0
 800b488:	460b      	mov	r3, r1
 800b48a:	e9ca 2300 	strd	r2, r3, [sl]
 800b48e:	4620      	mov	r0, r4
 800b490:	4629      	mov	r1, r5
 800b492:	f7f5 f823 	bl	80004dc <__aeabi_dsub>
 800b496:	a3a6      	add	r3, pc, #664	; (adr r3, 800b730 <__ieee754_rem_pio2+0x308>)
 800b498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49c:	f7f5 f81e 	bl	80004dc <__aeabi_dsub>
 800b4a0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b4a4:	f04f 0b01 	mov.w	fp, #1
 800b4a8:	4658      	mov	r0, fp
 800b4aa:	b00b      	add	sp, #44	; 0x2c
 800b4ac:	ecbd 8b02 	vpop	{d8}
 800b4b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b4:	a3a0      	add	r3, pc, #640	; (adr r3, 800b738 <__ieee754_rem_pio2+0x310>)
 800b4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ba:	f7f5 f80f 	bl	80004dc <__aeabi_dsub>
 800b4be:	a3a0      	add	r3, pc, #640	; (adr r3, 800b740 <__ieee754_rem_pio2+0x318>)
 800b4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c4:	4604      	mov	r4, r0
 800b4c6:	460d      	mov	r5, r1
 800b4c8:	f7f5 f808 	bl	80004dc <__aeabi_dsub>
 800b4cc:	4602      	mov	r2, r0
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	e9ca 2300 	strd	r2, r3, [sl]
 800b4d4:	4620      	mov	r0, r4
 800b4d6:	4629      	mov	r1, r5
 800b4d8:	f7f5 f800 	bl	80004dc <__aeabi_dsub>
 800b4dc:	a398      	add	r3, pc, #608	; (adr r3, 800b740 <__ieee754_rem_pio2+0x318>)
 800b4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e2:	e7db      	b.n	800b49c <__ieee754_rem_pio2+0x74>
 800b4e4:	f7f4 fffc 	bl	80004e0 <__adddf3>
 800b4e8:	45b0      	cmp	r8, r6
 800b4ea:	4604      	mov	r4, r0
 800b4ec:	460d      	mov	r5, r1
 800b4ee:	d016      	beq.n	800b51e <__ieee754_rem_pio2+0xf6>
 800b4f0:	a38f      	add	r3, pc, #572	; (adr r3, 800b730 <__ieee754_rem_pio2+0x308>)
 800b4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f6:	f7f4 fff3 	bl	80004e0 <__adddf3>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	e9ca 2300 	strd	r2, r3, [sl]
 800b502:	4620      	mov	r0, r4
 800b504:	4629      	mov	r1, r5
 800b506:	f7f4 ffe9 	bl	80004dc <__aeabi_dsub>
 800b50a:	a389      	add	r3, pc, #548	; (adr r3, 800b730 <__ieee754_rem_pio2+0x308>)
 800b50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b510:	f7f4 ffe6 	bl	80004e0 <__adddf3>
 800b514:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800b518:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b51c:	e7c4      	b.n	800b4a8 <__ieee754_rem_pio2+0x80>
 800b51e:	a386      	add	r3, pc, #536	; (adr r3, 800b738 <__ieee754_rem_pio2+0x310>)
 800b520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b524:	f7f4 ffdc 	bl	80004e0 <__adddf3>
 800b528:	a385      	add	r3, pc, #532	; (adr r3, 800b740 <__ieee754_rem_pio2+0x318>)
 800b52a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52e:	4604      	mov	r4, r0
 800b530:	460d      	mov	r5, r1
 800b532:	f7f4 ffd5 	bl	80004e0 <__adddf3>
 800b536:	4602      	mov	r2, r0
 800b538:	460b      	mov	r3, r1
 800b53a:	e9ca 2300 	strd	r2, r3, [sl]
 800b53e:	4620      	mov	r0, r4
 800b540:	4629      	mov	r1, r5
 800b542:	f7f4 ffcb 	bl	80004dc <__aeabi_dsub>
 800b546:	a37e      	add	r3, pc, #504	; (adr r3, 800b740 <__ieee754_rem_pio2+0x318>)
 800b548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54c:	e7e0      	b.n	800b510 <__ieee754_rem_pio2+0xe8>
 800b54e:	4b87      	ldr	r3, [pc, #540]	; (800b76c <__ieee754_rem_pio2+0x344>)
 800b550:	4598      	cmp	r8, r3
 800b552:	f300 80d9 	bgt.w	800b708 <__ieee754_rem_pio2+0x2e0>
 800b556:	f000 fe49 	bl	800c1ec <fabs>
 800b55a:	ec55 4b10 	vmov	r4, r5, d0
 800b55e:	ee10 0a10 	vmov	r0, s0
 800b562:	a379      	add	r3, pc, #484	; (adr r3, 800b748 <__ieee754_rem_pio2+0x320>)
 800b564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b568:	4629      	mov	r1, r5
 800b56a:	f7f4 fe89 	bl	8000280 <__aeabi_dmul>
 800b56e:	4b80      	ldr	r3, [pc, #512]	; (800b770 <__ieee754_rem_pio2+0x348>)
 800b570:	2200      	movs	r2, #0
 800b572:	f7f4 ffb5 	bl	80004e0 <__adddf3>
 800b576:	f7f5 f9f1 	bl	800095c <__aeabi_d2iz>
 800b57a:	4683      	mov	fp, r0
 800b57c:	f7f5 f8fc 	bl	8000778 <__aeabi_i2d>
 800b580:	4602      	mov	r2, r0
 800b582:	460b      	mov	r3, r1
 800b584:	ec43 2b18 	vmov	d8, r2, r3
 800b588:	a367      	add	r3, pc, #412	; (adr r3, 800b728 <__ieee754_rem_pio2+0x300>)
 800b58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b58e:	f7f4 fe77 	bl	8000280 <__aeabi_dmul>
 800b592:	4602      	mov	r2, r0
 800b594:	460b      	mov	r3, r1
 800b596:	4620      	mov	r0, r4
 800b598:	4629      	mov	r1, r5
 800b59a:	f7f4 ff9f 	bl	80004dc <__aeabi_dsub>
 800b59e:	a364      	add	r3, pc, #400	; (adr r3, 800b730 <__ieee754_rem_pio2+0x308>)
 800b5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a4:	4606      	mov	r6, r0
 800b5a6:	460f      	mov	r7, r1
 800b5a8:	ec51 0b18 	vmov	r0, r1, d8
 800b5ac:	f7f4 fe68 	bl	8000280 <__aeabi_dmul>
 800b5b0:	f1bb 0f1f 	cmp.w	fp, #31
 800b5b4:	4604      	mov	r4, r0
 800b5b6:	460d      	mov	r5, r1
 800b5b8:	dc0d      	bgt.n	800b5d6 <__ieee754_rem_pio2+0x1ae>
 800b5ba:	4b6e      	ldr	r3, [pc, #440]	; (800b774 <__ieee754_rem_pio2+0x34c>)
 800b5bc:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800b5c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5c4:	4543      	cmp	r3, r8
 800b5c6:	d006      	beq.n	800b5d6 <__ieee754_rem_pio2+0x1ae>
 800b5c8:	4622      	mov	r2, r4
 800b5ca:	462b      	mov	r3, r5
 800b5cc:	4630      	mov	r0, r6
 800b5ce:	4639      	mov	r1, r7
 800b5d0:	f7f4 ff84 	bl	80004dc <__aeabi_dsub>
 800b5d4:	e00f      	b.n	800b5f6 <__ieee754_rem_pio2+0x1ce>
 800b5d6:	462b      	mov	r3, r5
 800b5d8:	4622      	mov	r2, r4
 800b5da:	4630      	mov	r0, r6
 800b5dc:	4639      	mov	r1, r7
 800b5de:	f7f4 ff7d 	bl	80004dc <__aeabi_dsub>
 800b5e2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b5e6:	9303      	str	r3, [sp, #12]
 800b5e8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b5ec:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800b5f0:	f1b8 0f10 	cmp.w	r8, #16
 800b5f4:	dc02      	bgt.n	800b5fc <__ieee754_rem_pio2+0x1d4>
 800b5f6:	e9ca 0100 	strd	r0, r1, [sl]
 800b5fa:	e039      	b.n	800b670 <__ieee754_rem_pio2+0x248>
 800b5fc:	a34e      	add	r3, pc, #312	; (adr r3, 800b738 <__ieee754_rem_pio2+0x310>)
 800b5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b602:	ec51 0b18 	vmov	r0, r1, d8
 800b606:	f7f4 fe3b 	bl	8000280 <__aeabi_dmul>
 800b60a:	4604      	mov	r4, r0
 800b60c:	460d      	mov	r5, r1
 800b60e:	4602      	mov	r2, r0
 800b610:	460b      	mov	r3, r1
 800b612:	4630      	mov	r0, r6
 800b614:	4639      	mov	r1, r7
 800b616:	f7f4 ff61 	bl	80004dc <__aeabi_dsub>
 800b61a:	4602      	mov	r2, r0
 800b61c:	460b      	mov	r3, r1
 800b61e:	4680      	mov	r8, r0
 800b620:	4689      	mov	r9, r1
 800b622:	4630      	mov	r0, r6
 800b624:	4639      	mov	r1, r7
 800b626:	f7f4 ff59 	bl	80004dc <__aeabi_dsub>
 800b62a:	4622      	mov	r2, r4
 800b62c:	462b      	mov	r3, r5
 800b62e:	f7f4 ff55 	bl	80004dc <__aeabi_dsub>
 800b632:	a343      	add	r3, pc, #268	; (adr r3, 800b740 <__ieee754_rem_pio2+0x318>)
 800b634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b638:	4604      	mov	r4, r0
 800b63a:	460d      	mov	r5, r1
 800b63c:	ec51 0b18 	vmov	r0, r1, d8
 800b640:	f7f4 fe1e 	bl	8000280 <__aeabi_dmul>
 800b644:	4622      	mov	r2, r4
 800b646:	462b      	mov	r3, r5
 800b648:	f7f4 ff48 	bl	80004dc <__aeabi_dsub>
 800b64c:	4602      	mov	r2, r0
 800b64e:	460b      	mov	r3, r1
 800b650:	4604      	mov	r4, r0
 800b652:	460d      	mov	r5, r1
 800b654:	4640      	mov	r0, r8
 800b656:	4649      	mov	r1, r9
 800b658:	f7f4 ff40 	bl	80004dc <__aeabi_dsub>
 800b65c:	9a03      	ldr	r2, [sp, #12]
 800b65e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	2b31      	cmp	r3, #49	; 0x31
 800b666:	dc24      	bgt.n	800b6b2 <__ieee754_rem_pio2+0x28a>
 800b668:	e9ca 0100 	strd	r0, r1, [sl]
 800b66c:	4646      	mov	r6, r8
 800b66e:	464f      	mov	r7, r9
 800b670:	e9da 8900 	ldrd	r8, r9, [sl]
 800b674:	4630      	mov	r0, r6
 800b676:	4642      	mov	r2, r8
 800b678:	464b      	mov	r3, r9
 800b67a:	4639      	mov	r1, r7
 800b67c:	f7f4 ff2e 	bl	80004dc <__aeabi_dsub>
 800b680:	462b      	mov	r3, r5
 800b682:	4622      	mov	r2, r4
 800b684:	f7f4 ff2a 	bl	80004dc <__aeabi_dsub>
 800b688:	9b02      	ldr	r3, [sp, #8]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b690:	f6bf af0a 	bge.w	800b4a8 <__ieee754_rem_pio2+0x80>
 800b694:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b698:	f8ca 3004 	str.w	r3, [sl, #4]
 800b69c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6a0:	f8ca 8000 	str.w	r8, [sl]
 800b6a4:	f8ca 0008 	str.w	r0, [sl, #8]
 800b6a8:	f8ca 300c 	str.w	r3, [sl, #12]
 800b6ac:	f1cb 0b00 	rsb	fp, fp, #0
 800b6b0:	e6fa      	b.n	800b4a8 <__ieee754_rem_pio2+0x80>
 800b6b2:	a327      	add	r3, pc, #156	; (adr r3, 800b750 <__ieee754_rem_pio2+0x328>)
 800b6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b8:	ec51 0b18 	vmov	r0, r1, d8
 800b6bc:	f7f4 fde0 	bl	8000280 <__aeabi_dmul>
 800b6c0:	4604      	mov	r4, r0
 800b6c2:	460d      	mov	r5, r1
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	4640      	mov	r0, r8
 800b6ca:	4649      	mov	r1, r9
 800b6cc:	f7f4 ff06 	bl	80004dc <__aeabi_dsub>
 800b6d0:	4602      	mov	r2, r0
 800b6d2:	460b      	mov	r3, r1
 800b6d4:	4606      	mov	r6, r0
 800b6d6:	460f      	mov	r7, r1
 800b6d8:	4640      	mov	r0, r8
 800b6da:	4649      	mov	r1, r9
 800b6dc:	f7f4 fefe 	bl	80004dc <__aeabi_dsub>
 800b6e0:	4622      	mov	r2, r4
 800b6e2:	462b      	mov	r3, r5
 800b6e4:	f7f4 fefa 	bl	80004dc <__aeabi_dsub>
 800b6e8:	a31b      	add	r3, pc, #108	; (adr r3, 800b758 <__ieee754_rem_pio2+0x330>)
 800b6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ee:	4604      	mov	r4, r0
 800b6f0:	460d      	mov	r5, r1
 800b6f2:	ec51 0b18 	vmov	r0, r1, d8
 800b6f6:	f7f4 fdc3 	bl	8000280 <__aeabi_dmul>
 800b6fa:	4622      	mov	r2, r4
 800b6fc:	462b      	mov	r3, r5
 800b6fe:	f7f4 feed 	bl	80004dc <__aeabi_dsub>
 800b702:	4604      	mov	r4, r0
 800b704:	460d      	mov	r5, r1
 800b706:	e75f      	b.n	800b5c8 <__ieee754_rem_pio2+0x1a0>
 800b708:	4b1b      	ldr	r3, [pc, #108]	; (800b778 <__ieee754_rem_pio2+0x350>)
 800b70a:	4598      	cmp	r8, r3
 800b70c:	dd36      	ble.n	800b77c <__ieee754_rem_pio2+0x354>
 800b70e:	ee10 2a10 	vmov	r2, s0
 800b712:	462b      	mov	r3, r5
 800b714:	4620      	mov	r0, r4
 800b716:	4629      	mov	r1, r5
 800b718:	f7f4 fee0 	bl	80004dc <__aeabi_dsub>
 800b71c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b720:	e9ca 0100 	strd	r0, r1, [sl]
 800b724:	e694      	b.n	800b450 <__ieee754_rem_pio2+0x28>
 800b726:	bf00      	nop
 800b728:	54400000 	.word	0x54400000
 800b72c:	3ff921fb 	.word	0x3ff921fb
 800b730:	1a626331 	.word	0x1a626331
 800b734:	3dd0b461 	.word	0x3dd0b461
 800b738:	1a600000 	.word	0x1a600000
 800b73c:	3dd0b461 	.word	0x3dd0b461
 800b740:	2e037073 	.word	0x2e037073
 800b744:	3ba3198a 	.word	0x3ba3198a
 800b748:	6dc9c883 	.word	0x6dc9c883
 800b74c:	3fe45f30 	.word	0x3fe45f30
 800b750:	2e000000 	.word	0x2e000000
 800b754:	3ba3198a 	.word	0x3ba3198a
 800b758:	252049c1 	.word	0x252049c1
 800b75c:	397b839a 	.word	0x397b839a
 800b760:	3fe921fb 	.word	0x3fe921fb
 800b764:	4002d97b 	.word	0x4002d97b
 800b768:	3ff921fb 	.word	0x3ff921fb
 800b76c:	413921fb 	.word	0x413921fb
 800b770:	3fe00000 	.word	0x3fe00000
 800b774:	0800ca20 	.word	0x0800ca20
 800b778:	7fefffff 	.word	0x7fefffff
 800b77c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800b780:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800b784:	ee10 0a10 	vmov	r0, s0
 800b788:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800b78c:	ee10 6a10 	vmov	r6, s0
 800b790:	460f      	mov	r7, r1
 800b792:	f7f5 f8e3 	bl	800095c <__aeabi_d2iz>
 800b796:	f7f4 ffef 	bl	8000778 <__aeabi_i2d>
 800b79a:	4602      	mov	r2, r0
 800b79c:	460b      	mov	r3, r1
 800b79e:	4630      	mov	r0, r6
 800b7a0:	4639      	mov	r1, r7
 800b7a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b7a6:	f7f4 fe99 	bl	80004dc <__aeabi_dsub>
 800b7aa:	4b23      	ldr	r3, [pc, #140]	; (800b838 <__ieee754_rem_pio2+0x410>)
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	f7f4 fd67 	bl	8000280 <__aeabi_dmul>
 800b7b2:	460f      	mov	r7, r1
 800b7b4:	4606      	mov	r6, r0
 800b7b6:	f7f5 f8d1 	bl	800095c <__aeabi_d2iz>
 800b7ba:	f7f4 ffdd 	bl	8000778 <__aeabi_i2d>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	460b      	mov	r3, r1
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	4639      	mov	r1, r7
 800b7c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b7ca:	f7f4 fe87 	bl	80004dc <__aeabi_dsub>
 800b7ce:	4b1a      	ldr	r3, [pc, #104]	; (800b838 <__ieee754_rem_pio2+0x410>)
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	f7f4 fd55 	bl	8000280 <__aeabi_dmul>
 800b7d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b7da:	ad04      	add	r5, sp, #16
 800b7dc:	f04f 0803 	mov.w	r8, #3
 800b7e0:	46a9      	mov	r9, r5
 800b7e2:	2600      	movs	r6, #0
 800b7e4:	2700      	movs	r7, #0
 800b7e6:	4632      	mov	r2, r6
 800b7e8:	463b      	mov	r3, r7
 800b7ea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800b7ee:	46c3      	mov	fp, r8
 800b7f0:	3d08      	subs	r5, #8
 800b7f2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800b7f6:	f7f5 f87f 	bl	80008f8 <__aeabi_dcmpeq>
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d1f3      	bne.n	800b7e6 <__ieee754_rem_pio2+0x3be>
 800b7fe:	4b0f      	ldr	r3, [pc, #60]	; (800b83c <__ieee754_rem_pio2+0x414>)
 800b800:	9301      	str	r3, [sp, #4]
 800b802:	2302      	movs	r3, #2
 800b804:	9300      	str	r3, [sp, #0]
 800b806:	4622      	mov	r2, r4
 800b808:	465b      	mov	r3, fp
 800b80a:	4651      	mov	r1, sl
 800b80c:	4648      	mov	r0, r9
 800b80e:	f000 f8df 	bl	800b9d0 <__kernel_rem_pio2>
 800b812:	9b02      	ldr	r3, [sp, #8]
 800b814:	2b00      	cmp	r3, #0
 800b816:	4683      	mov	fp, r0
 800b818:	f6bf ae46 	bge.w	800b4a8 <__ieee754_rem_pio2+0x80>
 800b81c:	e9da 2100 	ldrd	r2, r1, [sl]
 800b820:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b824:	e9ca 2300 	strd	r2, r3, [sl]
 800b828:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800b82c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b830:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800b834:	e73a      	b.n	800b6ac <__ieee754_rem_pio2+0x284>
 800b836:	bf00      	nop
 800b838:	41700000 	.word	0x41700000
 800b83c:	0800caa0 	.word	0x0800caa0

0800b840 <__kernel_cos>:
 800b840:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b844:	ec57 6b10 	vmov	r6, r7, d0
 800b848:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800b84c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b850:	ed8d 1b00 	vstr	d1, [sp]
 800b854:	da07      	bge.n	800b866 <__kernel_cos+0x26>
 800b856:	ee10 0a10 	vmov	r0, s0
 800b85a:	4639      	mov	r1, r7
 800b85c:	f7f5 f87e 	bl	800095c <__aeabi_d2iz>
 800b860:	2800      	cmp	r0, #0
 800b862:	f000 8088 	beq.w	800b976 <__kernel_cos+0x136>
 800b866:	4632      	mov	r2, r6
 800b868:	463b      	mov	r3, r7
 800b86a:	4630      	mov	r0, r6
 800b86c:	4639      	mov	r1, r7
 800b86e:	f7f4 fd07 	bl	8000280 <__aeabi_dmul>
 800b872:	4b51      	ldr	r3, [pc, #324]	; (800b9b8 <__kernel_cos+0x178>)
 800b874:	2200      	movs	r2, #0
 800b876:	4604      	mov	r4, r0
 800b878:	460d      	mov	r5, r1
 800b87a:	f7f4 fd01 	bl	8000280 <__aeabi_dmul>
 800b87e:	a340      	add	r3, pc, #256	; (adr r3, 800b980 <__kernel_cos+0x140>)
 800b880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b884:	4682      	mov	sl, r0
 800b886:	468b      	mov	fp, r1
 800b888:	4620      	mov	r0, r4
 800b88a:	4629      	mov	r1, r5
 800b88c:	f7f4 fcf8 	bl	8000280 <__aeabi_dmul>
 800b890:	a33d      	add	r3, pc, #244	; (adr r3, 800b988 <__kernel_cos+0x148>)
 800b892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b896:	f7f4 fe23 	bl	80004e0 <__adddf3>
 800b89a:	4622      	mov	r2, r4
 800b89c:	462b      	mov	r3, r5
 800b89e:	f7f4 fcef 	bl	8000280 <__aeabi_dmul>
 800b8a2:	a33b      	add	r3, pc, #236	; (adr r3, 800b990 <__kernel_cos+0x150>)
 800b8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a8:	f7f4 fe18 	bl	80004dc <__aeabi_dsub>
 800b8ac:	4622      	mov	r2, r4
 800b8ae:	462b      	mov	r3, r5
 800b8b0:	f7f4 fce6 	bl	8000280 <__aeabi_dmul>
 800b8b4:	a338      	add	r3, pc, #224	; (adr r3, 800b998 <__kernel_cos+0x158>)
 800b8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ba:	f7f4 fe11 	bl	80004e0 <__adddf3>
 800b8be:	4622      	mov	r2, r4
 800b8c0:	462b      	mov	r3, r5
 800b8c2:	f7f4 fcdd 	bl	8000280 <__aeabi_dmul>
 800b8c6:	a336      	add	r3, pc, #216	; (adr r3, 800b9a0 <__kernel_cos+0x160>)
 800b8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8cc:	f7f4 fe06 	bl	80004dc <__aeabi_dsub>
 800b8d0:	4622      	mov	r2, r4
 800b8d2:	462b      	mov	r3, r5
 800b8d4:	f7f4 fcd4 	bl	8000280 <__aeabi_dmul>
 800b8d8:	a333      	add	r3, pc, #204	; (adr r3, 800b9a8 <__kernel_cos+0x168>)
 800b8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8de:	f7f4 fdff 	bl	80004e0 <__adddf3>
 800b8e2:	4622      	mov	r2, r4
 800b8e4:	462b      	mov	r3, r5
 800b8e6:	f7f4 fccb 	bl	8000280 <__aeabi_dmul>
 800b8ea:	4622      	mov	r2, r4
 800b8ec:	462b      	mov	r3, r5
 800b8ee:	f7f4 fcc7 	bl	8000280 <__aeabi_dmul>
 800b8f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8f6:	4604      	mov	r4, r0
 800b8f8:	460d      	mov	r5, r1
 800b8fa:	4630      	mov	r0, r6
 800b8fc:	4639      	mov	r1, r7
 800b8fe:	f7f4 fcbf 	bl	8000280 <__aeabi_dmul>
 800b902:	460b      	mov	r3, r1
 800b904:	4602      	mov	r2, r0
 800b906:	4629      	mov	r1, r5
 800b908:	4620      	mov	r0, r4
 800b90a:	f7f4 fde7 	bl	80004dc <__aeabi_dsub>
 800b90e:	4b2b      	ldr	r3, [pc, #172]	; (800b9bc <__kernel_cos+0x17c>)
 800b910:	4598      	cmp	r8, r3
 800b912:	4606      	mov	r6, r0
 800b914:	460f      	mov	r7, r1
 800b916:	dc10      	bgt.n	800b93a <__kernel_cos+0xfa>
 800b918:	4602      	mov	r2, r0
 800b91a:	460b      	mov	r3, r1
 800b91c:	4650      	mov	r0, sl
 800b91e:	4659      	mov	r1, fp
 800b920:	f7f4 fddc 	bl	80004dc <__aeabi_dsub>
 800b924:	460b      	mov	r3, r1
 800b926:	4926      	ldr	r1, [pc, #152]	; (800b9c0 <__kernel_cos+0x180>)
 800b928:	4602      	mov	r2, r0
 800b92a:	2000      	movs	r0, #0
 800b92c:	f7f4 fdd6 	bl	80004dc <__aeabi_dsub>
 800b930:	ec41 0b10 	vmov	d0, r0, r1
 800b934:	b003      	add	sp, #12
 800b936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b93a:	4b22      	ldr	r3, [pc, #136]	; (800b9c4 <__kernel_cos+0x184>)
 800b93c:	4920      	ldr	r1, [pc, #128]	; (800b9c0 <__kernel_cos+0x180>)
 800b93e:	4598      	cmp	r8, r3
 800b940:	bfcc      	ite	gt
 800b942:	4d21      	ldrgt	r5, [pc, #132]	; (800b9c8 <__kernel_cos+0x188>)
 800b944:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800b948:	2400      	movs	r4, #0
 800b94a:	4622      	mov	r2, r4
 800b94c:	462b      	mov	r3, r5
 800b94e:	2000      	movs	r0, #0
 800b950:	f7f4 fdc4 	bl	80004dc <__aeabi_dsub>
 800b954:	4622      	mov	r2, r4
 800b956:	4680      	mov	r8, r0
 800b958:	4689      	mov	r9, r1
 800b95a:	462b      	mov	r3, r5
 800b95c:	4650      	mov	r0, sl
 800b95e:	4659      	mov	r1, fp
 800b960:	f7f4 fdbc 	bl	80004dc <__aeabi_dsub>
 800b964:	4632      	mov	r2, r6
 800b966:	463b      	mov	r3, r7
 800b968:	f7f4 fdb8 	bl	80004dc <__aeabi_dsub>
 800b96c:	4602      	mov	r2, r0
 800b96e:	460b      	mov	r3, r1
 800b970:	4640      	mov	r0, r8
 800b972:	4649      	mov	r1, r9
 800b974:	e7da      	b.n	800b92c <__kernel_cos+0xec>
 800b976:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800b9b0 <__kernel_cos+0x170>
 800b97a:	e7db      	b.n	800b934 <__kernel_cos+0xf4>
 800b97c:	f3af 8000 	nop.w
 800b980:	be8838d4 	.word	0xbe8838d4
 800b984:	bda8fae9 	.word	0xbda8fae9
 800b988:	bdb4b1c4 	.word	0xbdb4b1c4
 800b98c:	3e21ee9e 	.word	0x3e21ee9e
 800b990:	809c52ad 	.word	0x809c52ad
 800b994:	3e927e4f 	.word	0x3e927e4f
 800b998:	19cb1590 	.word	0x19cb1590
 800b99c:	3efa01a0 	.word	0x3efa01a0
 800b9a0:	16c15177 	.word	0x16c15177
 800b9a4:	3f56c16c 	.word	0x3f56c16c
 800b9a8:	5555554c 	.word	0x5555554c
 800b9ac:	3fa55555 	.word	0x3fa55555
 800b9b0:	00000000 	.word	0x00000000
 800b9b4:	3ff00000 	.word	0x3ff00000
 800b9b8:	3fe00000 	.word	0x3fe00000
 800b9bc:	3fd33332 	.word	0x3fd33332
 800b9c0:	3ff00000 	.word	0x3ff00000
 800b9c4:	3fe90000 	.word	0x3fe90000
 800b9c8:	3fd20000 	.word	0x3fd20000
 800b9cc:	00000000 	.word	0x00000000

0800b9d0 <__kernel_rem_pio2>:
 800b9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d4:	ed2d 8b02 	vpush	{d8}
 800b9d8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800b9dc:	f112 0f14 	cmn.w	r2, #20
 800b9e0:	9308      	str	r3, [sp, #32]
 800b9e2:	9101      	str	r1, [sp, #4]
 800b9e4:	4bc4      	ldr	r3, [pc, #784]	; (800bcf8 <__kernel_rem_pio2+0x328>)
 800b9e6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800b9e8:	900b      	str	r0, [sp, #44]	; 0x2c
 800b9ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b9ee:	9302      	str	r3, [sp, #8]
 800b9f0:	9b08      	ldr	r3, [sp, #32]
 800b9f2:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800b9f6:	bfa8      	it	ge
 800b9f8:	1ed4      	subge	r4, r2, #3
 800b9fa:	9306      	str	r3, [sp, #24]
 800b9fc:	bfb2      	itee	lt
 800b9fe:	2400      	movlt	r4, #0
 800ba00:	2318      	movge	r3, #24
 800ba02:	fb94 f4f3 	sdivge	r4, r4, r3
 800ba06:	f06f 0317 	mvn.w	r3, #23
 800ba0a:	fb04 3303 	mla	r3, r4, r3, r3
 800ba0e:	eb03 0a02 	add.w	sl, r3, r2
 800ba12:	9b02      	ldr	r3, [sp, #8]
 800ba14:	9a06      	ldr	r2, [sp, #24]
 800ba16:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800bce8 <__kernel_rem_pio2+0x318>
 800ba1a:	eb03 0802 	add.w	r8, r3, r2
 800ba1e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800ba20:	1aa7      	subs	r7, r4, r2
 800ba22:	ae22      	add	r6, sp, #136	; 0x88
 800ba24:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ba28:	2500      	movs	r5, #0
 800ba2a:	4545      	cmp	r5, r8
 800ba2c:	dd13      	ble.n	800ba56 <__kernel_rem_pio2+0x86>
 800ba2e:	9b08      	ldr	r3, [sp, #32]
 800ba30:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800bce8 <__kernel_rem_pio2+0x318>
 800ba34:	aa22      	add	r2, sp, #136	; 0x88
 800ba36:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ba3a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800ba3e:	f04f 0800 	mov.w	r8, #0
 800ba42:	9b02      	ldr	r3, [sp, #8]
 800ba44:	4598      	cmp	r8, r3
 800ba46:	dc2f      	bgt.n	800baa8 <__kernel_rem_pio2+0xd8>
 800ba48:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ba4c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800ba50:	462f      	mov	r7, r5
 800ba52:	2600      	movs	r6, #0
 800ba54:	e01b      	b.n	800ba8e <__kernel_rem_pio2+0xbe>
 800ba56:	42ef      	cmn	r7, r5
 800ba58:	d407      	bmi.n	800ba6a <__kernel_rem_pio2+0x9a>
 800ba5a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ba5e:	f7f4 fe8b 	bl	8000778 <__aeabi_i2d>
 800ba62:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ba66:	3501      	adds	r5, #1
 800ba68:	e7df      	b.n	800ba2a <__kernel_rem_pio2+0x5a>
 800ba6a:	ec51 0b18 	vmov	r0, r1, d8
 800ba6e:	e7f8      	b.n	800ba62 <__kernel_rem_pio2+0x92>
 800ba70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba74:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ba78:	f7f4 fc02 	bl	8000280 <__aeabi_dmul>
 800ba7c:	4602      	mov	r2, r0
 800ba7e:	460b      	mov	r3, r1
 800ba80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba84:	f7f4 fd2c 	bl	80004e0 <__adddf3>
 800ba88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba8c:	3601      	adds	r6, #1
 800ba8e:	9b06      	ldr	r3, [sp, #24]
 800ba90:	429e      	cmp	r6, r3
 800ba92:	f1a7 0708 	sub.w	r7, r7, #8
 800ba96:	ddeb      	ble.n	800ba70 <__kernel_rem_pio2+0xa0>
 800ba98:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ba9c:	f108 0801 	add.w	r8, r8, #1
 800baa0:	ecab 7b02 	vstmia	fp!, {d7}
 800baa4:	3508      	adds	r5, #8
 800baa6:	e7cc      	b.n	800ba42 <__kernel_rem_pio2+0x72>
 800baa8:	9b02      	ldr	r3, [sp, #8]
 800baaa:	aa0e      	add	r2, sp, #56	; 0x38
 800baac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bab0:	930d      	str	r3, [sp, #52]	; 0x34
 800bab2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800bab4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800bab8:	9c02      	ldr	r4, [sp, #8]
 800baba:	930c      	str	r3, [sp, #48]	; 0x30
 800babc:	00e3      	lsls	r3, r4, #3
 800babe:	930a      	str	r3, [sp, #40]	; 0x28
 800bac0:	ab9a      	add	r3, sp, #616	; 0x268
 800bac2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bac6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800baca:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800bace:	ab72      	add	r3, sp, #456	; 0x1c8
 800bad0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800bad4:	46c3      	mov	fp, r8
 800bad6:	46a1      	mov	r9, r4
 800bad8:	f1b9 0f00 	cmp.w	r9, #0
 800badc:	f1a5 0508 	sub.w	r5, r5, #8
 800bae0:	dc77      	bgt.n	800bbd2 <__kernel_rem_pio2+0x202>
 800bae2:	ec47 6b10 	vmov	d0, r6, r7
 800bae6:	4650      	mov	r0, sl
 800bae8:	f000 fc0a 	bl	800c300 <scalbn>
 800baec:	ec57 6b10 	vmov	r6, r7, d0
 800baf0:	2200      	movs	r2, #0
 800baf2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800baf6:	ee10 0a10 	vmov	r0, s0
 800bafa:	4639      	mov	r1, r7
 800bafc:	f7f4 fbc0 	bl	8000280 <__aeabi_dmul>
 800bb00:	ec41 0b10 	vmov	d0, r0, r1
 800bb04:	f000 fb7c 	bl	800c200 <floor>
 800bb08:	4b7c      	ldr	r3, [pc, #496]	; (800bcfc <__kernel_rem_pio2+0x32c>)
 800bb0a:	ec51 0b10 	vmov	r0, r1, d0
 800bb0e:	2200      	movs	r2, #0
 800bb10:	f7f4 fbb6 	bl	8000280 <__aeabi_dmul>
 800bb14:	4602      	mov	r2, r0
 800bb16:	460b      	mov	r3, r1
 800bb18:	4630      	mov	r0, r6
 800bb1a:	4639      	mov	r1, r7
 800bb1c:	f7f4 fcde 	bl	80004dc <__aeabi_dsub>
 800bb20:	460f      	mov	r7, r1
 800bb22:	4606      	mov	r6, r0
 800bb24:	f7f4 ff1a 	bl	800095c <__aeabi_d2iz>
 800bb28:	9004      	str	r0, [sp, #16]
 800bb2a:	f7f4 fe25 	bl	8000778 <__aeabi_i2d>
 800bb2e:	4602      	mov	r2, r0
 800bb30:	460b      	mov	r3, r1
 800bb32:	4630      	mov	r0, r6
 800bb34:	4639      	mov	r1, r7
 800bb36:	f7f4 fcd1 	bl	80004dc <__aeabi_dsub>
 800bb3a:	f1ba 0f00 	cmp.w	sl, #0
 800bb3e:	4606      	mov	r6, r0
 800bb40:	460f      	mov	r7, r1
 800bb42:	dd6d      	ble.n	800bc20 <__kernel_rem_pio2+0x250>
 800bb44:	1e62      	subs	r2, r4, #1
 800bb46:	ab0e      	add	r3, sp, #56	; 0x38
 800bb48:	9d04      	ldr	r5, [sp, #16]
 800bb4a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800bb4e:	f1ca 0118 	rsb	r1, sl, #24
 800bb52:	fa40 f301 	asr.w	r3, r0, r1
 800bb56:	441d      	add	r5, r3
 800bb58:	408b      	lsls	r3, r1
 800bb5a:	1ac0      	subs	r0, r0, r3
 800bb5c:	ab0e      	add	r3, sp, #56	; 0x38
 800bb5e:	9504      	str	r5, [sp, #16]
 800bb60:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800bb64:	f1ca 0317 	rsb	r3, sl, #23
 800bb68:	fa40 fb03 	asr.w	fp, r0, r3
 800bb6c:	f1bb 0f00 	cmp.w	fp, #0
 800bb70:	dd65      	ble.n	800bc3e <__kernel_rem_pio2+0x26e>
 800bb72:	9b04      	ldr	r3, [sp, #16]
 800bb74:	2200      	movs	r2, #0
 800bb76:	3301      	adds	r3, #1
 800bb78:	9304      	str	r3, [sp, #16]
 800bb7a:	4615      	mov	r5, r2
 800bb7c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800bb80:	4294      	cmp	r4, r2
 800bb82:	f300 809c 	bgt.w	800bcbe <__kernel_rem_pio2+0x2ee>
 800bb86:	f1ba 0f00 	cmp.w	sl, #0
 800bb8a:	dd07      	ble.n	800bb9c <__kernel_rem_pio2+0x1cc>
 800bb8c:	f1ba 0f01 	cmp.w	sl, #1
 800bb90:	f000 80c0 	beq.w	800bd14 <__kernel_rem_pio2+0x344>
 800bb94:	f1ba 0f02 	cmp.w	sl, #2
 800bb98:	f000 80c6 	beq.w	800bd28 <__kernel_rem_pio2+0x358>
 800bb9c:	f1bb 0f02 	cmp.w	fp, #2
 800bba0:	d14d      	bne.n	800bc3e <__kernel_rem_pio2+0x26e>
 800bba2:	4632      	mov	r2, r6
 800bba4:	463b      	mov	r3, r7
 800bba6:	4956      	ldr	r1, [pc, #344]	; (800bd00 <__kernel_rem_pio2+0x330>)
 800bba8:	2000      	movs	r0, #0
 800bbaa:	f7f4 fc97 	bl	80004dc <__aeabi_dsub>
 800bbae:	4606      	mov	r6, r0
 800bbb0:	460f      	mov	r7, r1
 800bbb2:	2d00      	cmp	r5, #0
 800bbb4:	d043      	beq.n	800bc3e <__kernel_rem_pio2+0x26e>
 800bbb6:	4650      	mov	r0, sl
 800bbb8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800bcf0 <__kernel_rem_pio2+0x320>
 800bbbc:	f000 fba0 	bl	800c300 <scalbn>
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	4639      	mov	r1, r7
 800bbc4:	ec53 2b10 	vmov	r2, r3, d0
 800bbc8:	f7f4 fc88 	bl	80004dc <__aeabi_dsub>
 800bbcc:	4606      	mov	r6, r0
 800bbce:	460f      	mov	r7, r1
 800bbd0:	e035      	b.n	800bc3e <__kernel_rem_pio2+0x26e>
 800bbd2:	4b4c      	ldr	r3, [pc, #304]	; (800bd04 <__kernel_rem_pio2+0x334>)
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	4630      	mov	r0, r6
 800bbd8:	4639      	mov	r1, r7
 800bbda:	f7f4 fb51 	bl	8000280 <__aeabi_dmul>
 800bbde:	f7f4 febd 	bl	800095c <__aeabi_d2iz>
 800bbe2:	f7f4 fdc9 	bl	8000778 <__aeabi_i2d>
 800bbe6:	4602      	mov	r2, r0
 800bbe8:	460b      	mov	r3, r1
 800bbea:	ec43 2b18 	vmov	d8, r2, r3
 800bbee:	4b46      	ldr	r3, [pc, #280]	; (800bd08 <__kernel_rem_pio2+0x338>)
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	f7f4 fb45 	bl	8000280 <__aeabi_dmul>
 800bbf6:	4602      	mov	r2, r0
 800bbf8:	460b      	mov	r3, r1
 800bbfa:	4630      	mov	r0, r6
 800bbfc:	4639      	mov	r1, r7
 800bbfe:	f7f4 fc6d 	bl	80004dc <__aeabi_dsub>
 800bc02:	f7f4 feab 	bl	800095c <__aeabi_d2iz>
 800bc06:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc0a:	f84b 0b04 	str.w	r0, [fp], #4
 800bc0e:	ec51 0b18 	vmov	r0, r1, d8
 800bc12:	f7f4 fc65 	bl	80004e0 <__adddf3>
 800bc16:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800bc1a:	4606      	mov	r6, r0
 800bc1c:	460f      	mov	r7, r1
 800bc1e:	e75b      	b.n	800bad8 <__kernel_rem_pio2+0x108>
 800bc20:	d106      	bne.n	800bc30 <__kernel_rem_pio2+0x260>
 800bc22:	1e63      	subs	r3, r4, #1
 800bc24:	aa0e      	add	r2, sp, #56	; 0x38
 800bc26:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800bc2a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800bc2e:	e79d      	b.n	800bb6c <__kernel_rem_pio2+0x19c>
 800bc30:	4b36      	ldr	r3, [pc, #216]	; (800bd0c <__kernel_rem_pio2+0x33c>)
 800bc32:	2200      	movs	r2, #0
 800bc34:	f7f4 fe7e 	bl	8000934 <__aeabi_dcmpge>
 800bc38:	2800      	cmp	r0, #0
 800bc3a:	d13d      	bne.n	800bcb8 <__kernel_rem_pio2+0x2e8>
 800bc3c:	4683      	mov	fp, r0
 800bc3e:	2200      	movs	r2, #0
 800bc40:	2300      	movs	r3, #0
 800bc42:	4630      	mov	r0, r6
 800bc44:	4639      	mov	r1, r7
 800bc46:	f7f4 fe57 	bl	80008f8 <__aeabi_dcmpeq>
 800bc4a:	2800      	cmp	r0, #0
 800bc4c:	f000 80c0 	beq.w	800bdd0 <__kernel_rem_pio2+0x400>
 800bc50:	1e65      	subs	r5, r4, #1
 800bc52:	462b      	mov	r3, r5
 800bc54:	2200      	movs	r2, #0
 800bc56:	9902      	ldr	r1, [sp, #8]
 800bc58:	428b      	cmp	r3, r1
 800bc5a:	da6c      	bge.n	800bd36 <__kernel_rem_pio2+0x366>
 800bc5c:	2a00      	cmp	r2, #0
 800bc5e:	f000 8089 	beq.w	800bd74 <__kernel_rem_pio2+0x3a4>
 800bc62:	ab0e      	add	r3, sp, #56	; 0x38
 800bc64:	f1aa 0a18 	sub.w	sl, sl, #24
 800bc68:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	f000 80ad 	beq.w	800bdcc <__kernel_rem_pio2+0x3fc>
 800bc72:	4650      	mov	r0, sl
 800bc74:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800bcf0 <__kernel_rem_pio2+0x320>
 800bc78:	f000 fb42 	bl	800c300 <scalbn>
 800bc7c:	ab9a      	add	r3, sp, #616	; 0x268
 800bc7e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800bc82:	ec57 6b10 	vmov	r6, r7, d0
 800bc86:	00ec      	lsls	r4, r5, #3
 800bc88:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800bc8c:	46aa      	mov	sl, r5
 800bc8e:	f1ba 0f00 	cmp.w	sl, #0
 800bc92:	f280 80d6 	bge.w	800be42 <__kernel_rem_pio2+0x472>
 800bc96:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800bce8 <__kernel_rem_pio2+0x318>
 800bc9a:	462e      	mov	r6, r5
 800bc9c:	2e00      	cmp	r6, #0
 800bc9e:	f2c0 8104 	blt.w	800beaa <__kernel_rem_pio2+0x4da>
 800bca2:	ab72      	add	r3, sp, #456	; 0x1c8
 800bca4:	ed8d 8b06 	vstr	d8, [sp, #24]
 800bca8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800bd10 <__kernel_rem_pio2+0x340>
 800bcac:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800bcb0:	f04f 0800 	mov.w	r8, #0
 800bcb4:	1baf      	subs	r7, r5, r6
 800bcb6:	e0ea      	b.n	800be8e <__kernel_rem_pio2+0x4be>
 800bcb8:	f04f 0b02 	mov.w	fp, #2
 800bcbc:	e759      	b.n	800bb72 <__kernel_rem_pio2+0x1a2>
 800bcbe:	f8d8 3000 	ldr.w	r3, [r8]
 800bcc2:	b955      	cbnz	r5, 800bcda <__kernel_rem_pio2+0x30a>
 800bcc4:	b123      	cbz	r3, 800bcd0 <__kernel_rem_pio2+0x300>
 800bcc6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800bcca:	f8c8 3000 	str.w	r3, [r8]
 800bcce:	2301      	movs	r3, #1
 800bcd0:	3201      	adds	r2, #1
 800bcd2:	f108 0804 	add.w	r8, r8, #4
 800bcd6:	461d      	mov	r5, r3
 800bcd8:	e752      	b.n	800bb80 <__kernel_rem_pio2+0x1b0>
 800bcda:	1acb      	subs	r3, r1, r3
 800bcdc:	f8c8 3000 	str.w	r3, [r8]
 800bce0:	462b      	mov	r3, r5
 800bce2:	e7f5      	b.n	800bcd0 <__kernel_rem_pio2+0x300>
 800bce4:	f3af 8000 	nop.w
	...
 800bcf4:	3ff00000 	.word	0x3ff00000
 800bcf8:	0800cbe8 	.word	0x0800cbe8
 800bcfc:	40200000 	.word	0x40200000
 800bd00:	3ff00000 	.word	0x3ff00000
 800bd04:	3e700000 	.word	0x3e700000
 800bd08:	41700000 	.word	0x41700000
 800bd0c:	3fe00000 	.word	0x3fe00000
 800bd10:	0800cba8 	.word	0x0800cba8
 800bd14:	1e62      	subs	r2, r4, #1
 800bd16:	ab0e      	add	r3, sp, #56	; 0x38
 800bd18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd1c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bd20:	a90e      	add	r1, sp, #56	; 0x38
 800bd22:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800bd26:	e739      	b.n	800bb9c <__kernel_rem_pio2+0x1cc>
 800bd28:	1e62      	subs	r2, r4, #1
 800bd2a:	ab0e      	add	r3, sp, #56	; 0x38
 800bd2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd30:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800bd34:	e7f4      	b.n	800bd20 <__kernel_rem_pio2+0x350>
 800bd36:	a90e      	add	r1, sp, #56	; 0x38
 800bd38:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	430a      	orrs	r2, r1
 800bd40:	e789      	b.n	800bc56 <__kernel_rem_pio2+0x286>
 800bd42:	3301      	adds	r3, #1
 800bd44:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800bd48:	2900      	cmp	r1, #0
 800bd4a:	d0fa      	beq.n	800bd42 <__kernel_rem_pio2+0x372>
 800bd4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd4e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800bd52:	446a      	add	r2, sp
 800bd54:	3a98      	subs	r2, #152	; 0x98
 800bd56:	920a      	str	r2, [sp, #40]	; 0x28
 800bd58:	9a08      	ldr	r2, [sp, #32]
 800bd5a:	18e3      	adds	r3, r4, r3
 800bd5c:	18a5      	adds	r5, r4, r2
 800bd5e:	aa22      	add	r2, sp, #136	; 0x88
 800bd60:	f104 0801 	add.w	r8, r4, #1
 800bd64:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800bd68:	9304      	str	r3, [sp, #16]
 800bd6a:	9b04      	ldr	r3, [sp, #16]
 800bd6c:	4543      	cmp	r3, r8
 800bd6e:	da04      	bge.n	800bd7a <__kernel_rem_pio2+0x3aa>
 800bd70:	461c      	mov	r4, r3
 800bd72:	e6a3      	b.n	800babc <__kernel_rem_pio2+0xec>
 800bd74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bd76:	2301      	movs	r3, #1
 800bd78:	e7e4      	b.n	800bd44 <__kernel_rem_pio2+0x374>
 800bd7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd7c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800bd80:	f7f4 fcfa 	bl	8000778 <__aeabi_i2d>
 800bd84:	e8e5 0102 	strd	r0, r1, [r5], #8
 800bd88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd8a:	46ab      	mov	fp, r5
 800bd8c:	461c      	mov	r4, r3
 800bd8e:	f04f 0900 	mov.w	r9, #0
 800bd92:	2600      	movs	r6, #0
 800bd94:	2700      	movs	r7, #0
 800bd96:	9b06      	ldr	r3, [sp, #24]
 800bd98:	4599      	cmp	r9, r3
 800bd9a:	dd06      	ble.n	800bdaa <__kernel_rem_pio2+0x3da>
 800bd9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd9e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800bda2:	f108 0801 	add.w	r8, r8, #1
 800bda6:	930a      	str	r3, [sp, #40]	; 0x28
 800bda8:	e7df      	b.n	800bd6a <__kernel_rem_pio2+0x39a>
 800bdaa:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800bdae:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800bdb2:	f7f4 fa65 	bl	8000280 <__aeabi_dmul>
 800bdb6:	4602      	mov	r2, r0
 800bdb8:	460b      	mov	r3, r1
 800bdba:	4630      	mov	r0, r6
 800bdbc:	4639      	mov	r1, r7
 800bdbe:	f7f4 fb8f 	bl	80004e0 <__adddf3>
 800bdc2:	f109 0901 	add.w	r9, r9, #1
 800bdc6:	4606      	mov	r6, r0
 800bdc8:	460f      	mov	r7, r1
 800bdca:	e7e4      	b.n	800bd96 <__kernel_rem_pio2+0x3c6>
 800bdcc:	3d01      	subs	r5, #1
 800bdce:	e748      	b.n	800bc62 <__kernel_rem_pio2+0x292>
 800bdd0:	ec47 6b10 	vmov	d0, r6, r7
 800bdd4:	f1ca 0000 	rsb	r0, sl, #0
 800bdd8:	f000 fa92 	bl	800c300 <scalbn>
 800bddc:	ec57 6b10 	vmov	r6, r7, d0
 800bde0:	4ba0      	ldr	r3, [pc, #640]	; (800c064 <__kernel_rem_pio2+0x694>)
 800bde2:	ee10 0a10 	vmov	r0, s0
 800bde6:	2200      	movs	r2, #0
 800bde8:	4639      	mov	r1, r7
 800bdea:	f7f4 fda3 	bl	8000934 <__aeabi_dcmpge>
 800bdee:	b1f8      	cbz	r0, 800be30 <__kernel_rem_pio2+0x460>
 800bdf0:	4b9d      	ldr	r3, [pc, #628]	; (800c068 <__kernel_rem_pio2+0x698>)
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	4630      	mov	r0, r6
 800bdf6:	4639      	mov	r1, r7
 800bdf8:	f7f4 fa42 	bl	8000280 <__aeabi_dmul>
 800bdfc:	f7f4 fdae 	bl	800095c <__aeabi_d2iz>
 800be00:	4680      	mov	r8, r0
 800be02:	f7f4 fcb9 	bl	8000778 <__aeabi_i2d>
 800be06:	4b97      	ldr	r3, [pc, #604]	; (800c064 <__kernel_rem_pio2+0x694>)
 800be08:	2200      	movs	r2, #0
 800be0a:	f7f4 fa39 	bl	8000280 <__aeabi_dmul>
 800be0e:	460b      	mov	r3, r1
 800be10:	4602      	mov	r2, r0
 800be12:	4639      	mov	r1, r7
 800be14:	4630      	mov	r0, r6
 800be16:	f7f4 fb61 	bl	80004dc <__aeabi_dsub>
 800be1a:	f7f4 fd9f 	bl	800095c <__aeabi_d2iz>
 800be1e:	1c65      	adds	r5, r4, #1
 800be20:	ab0e      	add	r3, sp, #56	; 0x38
 800be22:	f10a 0a18 	add.w	sl, sl, #24
 800be26:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800be2a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800be2e:	e720      	b.n	800bc72 <__kernel_rem_pio2+0x2a2>
 800be30:	4630      	mov	r0, r6
 800be32:	4639      	mov	r1, r7
 800be34:	f7f4 fd92 	bl	800095c <__aeabi_d2iz>
 800be38:	ab0e      	add	r3, sp, #56	; 0x38
 800be3a:	4625      	mov	r5, r4
 800be3c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800be40:	e717      	b.n	800bc72 <__kernel_rem_pio2+0x2a2>
 800be42:	ab0e      	add	r3, sp, #56	; 0x38
 800be44:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800be48:	f7f4 fc96 	bl	8000778 <__aeabi_i2d>
 800be4c:	4632      	mov	r2, r6
 800be4e:	463b      	mov	r3, r7
 800be50:	f7f4 fa16 	bl	8000280 <__aeabi_dmul>
 800be54:	4b84      	ldr	r3, [pc, #528]	; (800c068 <__kernel_rem_pio2+0x698>)
 800be56:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800be5a:	2200      	movs	r2, #0
 800be5c:	4630      	mov	r0, r6
 800be5e:	4639      	mov	r1, r7
 800be60:	f7f4 fa0e 	bl	8000280 <__aeabi_dmul>
 800be64:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800be68:	4606      	mov	r6, r0
 800be6a:	460f      	mov	r7, r1
 800be6c:	e70f      	b.n	800bc8e <__kernel_rem_pio2+0x2be>
 800be6e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800be72:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800be76:	f7f4 fa03 	bl	8000280 <__aeabi_dmul>
 800be7a:	4602      	mov	r2, r0
 800be7c:	460b      	mov	r3, r1
 800be7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be82:	f7f4 fb2d 	bl	80004e0 <__adddf3>
 800be86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800be8a:	f108 0801 	add.w	r8, r8, #1
 800be8e:	9b02      	ldr	r3, [sp, #8]
 800be90:	4598      	cmp	r8, r3
 800be92:	dc01      	bgt.n	800be98 <__kernel_rem_pio2+0x4c8>
 800be94:	45b8      	cmp	r8, r7
 800be96:	ddea      	ble.n	800be6e <__kernel_rem_pio2+0x49e>
 800be98:	ed9d 7b06 	vldr	d7, [sp, #24]
 800be9c:	ab4a      	add	r3, sp, #296	; 0x128
 800be9e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800bea2:	ed87 7b00 	vstr	d7, [r7]
 800bea6:	3e01      	subs	r6, #1
 800bea8:	e6f8      	b.n	800bc9c <__kernel_rem_pio2+0x2cc>
 800beaa:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800beac:	2b02      	cmp	r3, #2
 800beae:	dc0b      	bgt.n	800bec8 <__kernel_rem_pio2+0x4f8>
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	dc35      	bgt.n	800bf20 <__kernel_rem_pio2+0x550>
 800beb4:	d059      	beq.n	800bf6a <__kernel_rem_pio2+0x59a>
 800beb6:	9b04      	ldr	r3, [sp, #16]
 800beb8:	f003 0007 	and.w	r0, r3, #7
 800bebc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800bec0:	ecbd 8b02 	vpop	{d8}
 800bec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bec8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800beca:	2b03      	cmp	r3, #3
 800becc:	d1f3      	bne.n	800beb6 <__kernel_rem_pio2+0x4e6>
 800bece:	ab4a      	add	r3, sp, #296	; 0x128
 800bed0:	4423      	add	r3, r4
 800bed2:	9306      	str	r3, [sp, #24]
 800bed4:	461c      	mov	r4, r3
 800bed6:	469a      	mov	sl, r3
 800bed8:	9502      	str	r5, [sp, #8]
 800beda:	9b02      	ldr	r3, [sp, #8]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	f1aa 0a08 	sub.w	sl, sl, #8
 800bee2:	dc6b      	bgt.n	800bfbc <__kernel_rem_pio2+0x5ec>
 800bee4:	46aa      	mov	sl, r5
 800bee6:	f1ba 0f01 	cmp.w	sl, #1
 800beea:	f1a4 0408 	sub.w	r4, r4, #8
 800beee:	f300 8085 	bgt.w	800bffc <__kernel_rem_pio2+0x62c>
 800bef2:	9c06      	ldr	r4, [sp, #24]
 800bef4:	2000      	movs	r0, #0
 800bef6:	3408      	adds	r4, #8
 800bef8:	2100      	movs	r1, #0
 800befa:	2d01      	cmp	r5, #1
 800befc:	f300 809d 	bgt.w	800c03a <__kernel_rem_pio2+0x66a>
 800bf00:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800bf04:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800bf08:	f1bb 0f00 	cmp.w	fp, #0
 800bf0c:	f040 809b 	bne.w	800c046 <__kernel_rem_pio2+0x676>
 800bf10:	9b01      	ldr	r3, [sp, #4]
 800bf12:	e9c3 5600 	strd	r5, r6, [r3]
 800bf16:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800bf1a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800bf1e:	e7ca      	b.n	800beb6 <__kernel_rem_pio2+0x4e6>
 800bf20:	3408      	adds	r4, #8
 800bf22:	ab4a      	add	r3, sp, #296	; 0x128
 800bf24:	441c      	add	r4, r3
 800bf26:	462e      	mov	r6, r5
 800bf28:	2000      	movs	r0, #0
 800bf2a:	2100      	movs	r1, #0
 800bf2c:	2e00      	cmp	r6, #0
 800bf2e:	da36      	bge.n	800bf9e <__kernel_rem_pio2+0x5ce>
 800bf30:	f1bb 0f00 	cmp.w	fp, #0
 800bf34:	d039      	beq.n	800bfaa <__kernel_rem_pio2+0x5da>
 800bf36:	4602      	mov	r2, r0
 800bf38:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf3c:	9c01      	ldr	r4, [sp, #4]
 800bf3e:	e9c4 2300 	strd	r2, r3, [r4]
 800bf42:	4602      	mov	r2, r0
 800bf44:	460b      	mov	r3, r1
 800bf46:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800bf4a:	f7f4 fac7 	bl	80004dc <__aeabi_dsub>
 800bf4e:	ae4c      	add	r6, sp, #304	; 0x130
 800bf50:	2401      	movs	r4, #1
 800bf52:	42a5      	cmp	r5, r4
 800bf54:	da2c      	bge.n	800bfb0 <__kernel_rem_pio2+0x5e0>
 800bf56:	f1bb 0f00 	cmp.w	fp, #0
 800bf5a:	d002      	beq.n	800bf62 <__kernel_rem_pio2+0x592>
 800bf5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf60:	4619      	mov	r1, r3
 800bf62:	9b01      	ldr	r3, [sp, #4]
 800bf64:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800bf68:	e7a5      	b.n	800beb6 <__kernel_rem_pio2+0x4e6>
 800bf6a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800bf6e:	eb0d 0403 	add.w	r4, sp, r3
 800bf72:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800bf76:	2000      	movs	r0, #0
 800bf78:	2100      	movs	r1, #0
 800bf7a:	2d00      	cmp	r5, #0
 800bf7c:	da09      	bge.n	800bf92 <__kernel_rem_pio2+0x5c2>
 800bf7e:	f1bb 0f00 	cmp.w	fp, #0
 800bf82:	d002      	beq.n	800bf8a <__kernel_rem_pio2+0x5ba>
 800bf84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf88:	4619      	mov	r1, r3
 800bf8a:	9b01      	ldr	r3, [sp, #4]
 800bf8c:	e9c3 0100 	strd	r0, r1, [r3]
 800bf90:	e791      	b.n	800beb6 <__kernel_rem_pio2+0x4e6>
 800bf92:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bf96:	f7f4 faa3 	bl	80004e0 <__adddf3>
 800bf9a:	3d01      	subs	r5, #1
 800bf9c:	e7ed      	b.n	800bf7a <__kernel_rem_pio2+0x5aa>
 800bf9e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bfa2:	f7f4 fa9d 	bl	80004e0 <__adddf3>
 800bfa6:	3e01      	subs	r6, #1
 800bfa8:	e7c0      	b.n	800bf2c <__kernel_rem_pio2+0x55c>
 800bfaa:	4602      	mov	r2, r0
 800bfac:	460b      	mov	r3, r1
 800bfae:	e7c5      	b.n	800bf3c <__kernel_rem_pio2+0x56c>
 800bfb0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800bfb4:	f7f4 fa94 	bl	80004e0 <__adddf3>
 800bfb8:	3401      	adds	r4, #1
 800bfba:	e7ca      	b.n	800bf52 <__kernel_rem_pio2+0x582>
 800bfbc:	e9da 8900 	ldrd	r8, r9, [sl]
 800bfc0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800bfc4:	9b02      	ldr	r3, [sp, #8]
 800bfc6:	3b01      	subs	r3, #1
 800bfc8:	9302      	str	r3, [sp, #8]
 800bfca:	4632      	mov	r2, r6
 800bfcc:	463b      	mov	r3, r7
 800bfce:	4640      	mov	r0, r8
 800bfd0:	4649      	mov	r1, r9
 800bfd2:	f7f4 fa85 	bl	80004e0 <__adddf3>
 800bfd6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bfda:	4602      	mov	r2, r0
 800bfdc:	460b      	mov	r3, r1
 800bfde:	4640      	mov	r0, r8
 800bfe0:	4649      	mov	r1, r9
 800bfe2:	f7f4 fa7b 	bl	80004dc <__aeabi_dsub>
 800bfe6:	4632      	mov	r2, r6
 800bfe8:	463b      	mov	r3, r7
 800bfea:	f7f4 fa79 	bl	80004e0 <__adddf3>
 800bfee:	ed9d 7b08 	vldr	d7, [sp, #32]
 800bff2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bff6:	ed8a 7b00 	vstr	d7, [sl]
 800bffa:	e76e      	b.n	800beda <__kernel_rem_pio2+0x50a>
 800bffc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c000:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c004:	4640      	mov	r0, r8
 800c006:	4632      	mov	r2, r6
 800c008:	463b      	mov	r3, r7
 800c00a:	4649      	mov	r1, r9
 800c00c:	f7f4 fa68 	bl	80004e0 <__adddf3>
 800c010:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c014:	4602      	mov	r2, r0
 800c016:	460b      	mov	r3, r1
 800c018:	4640      	mov	r0, r8
 800c01a:	4649      	mov	r1, r9
 800c01c:	f7f4 fa5e 	bl	80004dc <__aeabi_dsub>
 800c020:	4632      	mov	r2, r6
 800c022:	463b      	mov	r3, r7
 800c024:	f7f4 fa5c 	bl	80004e0 <__adddf3>
 800c028:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c02c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c030:	ed84 7b00 	vstr	d7, [r4]
 800c034:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800c038:	e755      	b.n	800bee6 <__kernel_rem_pio2+0x516>
 800c03a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c03e:	f7f4 fa4f 	bl	80004e0 <__adddf3>
 800c042:	3d01      	subs	r5, #1
 800c044:	e759      	b.n	800befa <__kernel_rem_pio2+0x52a>
 800c046:	9b01      	ldr	r3, [sp, #4]
 800c048:	9a01      	ldr	r2, [sp, #4]
 800c04a:	601d      	str	r5, [r3, #0]
 800c04c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800c050:	605c      	str	r4, [r3, #4]
 800c052:	609f      	str	r7, [r3, #8]
 800c054:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800c058:	60d3      	str	r3, [r2, #12]
 800c05a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c05e:	6110      	str	r0, [r2, #16]
 800c060:	6153      	str	r3, [r2, #20]
 800c062:	e728      	b.n	800beb6 <__kernel_rem_pio2+0x4e6>
 800c064:	41700000 	.word	0x41700000
 800c068:	3e700000 	.word	0x3e700000
 800c06c:	00000000 	.word	0x00000000

0800c070 <__kernel_sin>:
 800c070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c074:	ed2d 8b04 	vpush	{d8-d9}
 800c078:	eeb0 8a41 	vmov.f32	s16, s2
 800c07c:	eef0 8a61 	vmov.f32	s17, s3
 800c080:	ec55 4b10 	vmov	r4, r5, d0
 800c084:	b083      	sub	sp, #12
 800c086:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c08a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c08e:	9001      	str	r0, [sp, #4]
 800c090:	da06      	bge.n	800c0a0 <__kernel_sin+0x30>
 800c092:	ee10 0a10 	vmov	r0, s0
 800c096:	4629      	mov	r1, r5
 800c098:	f7f4 fc60 	bl	800095c <__aeabi_d2iz>
 800c09c:	2800      	cmp	r0, #0
 800c09e:	d051      	beq.n	800c144 <__kernel_sin+0xd4>
 800c0a0:	4622      	mov	r2, r4
 800c0a2:	462b      	mov	r3, r5
 800c0a4:	4620      	mov	r0, r4
 800c0a6:	4629      	mov	r1, r5
 800c0a8:	f7f4 f8ea 	bl	8000280 <__aeabi_dmul>
 800c0ac:	4682      	mov	sl, r0
 800c0ae:	468b      	mov	fp, r1
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	460b      	mov	r3, r1
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	f7f4 f8e2 	bl	8000280 <__aeabi_dmul>
 800c0bc:	a341      	add	r3, pc, #260	; (adr r3, 800c1c4 <__kernel_sin+0x154>)
 800c0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c2:	4680      	mov	r8, r0
 800c0c4:	4689      	mov	r9, r1
 800c0c6:	4650      	mov	r0, sl
 800c0c8:	4659      	mov	r1, fp
 800c0ca:	f7f4 f8d9 	bl	8000280 <__aeabi_dmul>
 800c0ce:	a33f      	add	r3, pc, #252	; (adr r3, 800c1cc <__kernel_sin+0x15c>)
 800c0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d4:	f7f4 fa02 	bl	80004dc <__aeabi_dsub>
 800c0d8:	4652      	mov	r2, sl
 800c0da:	465b      	mov	r3, fp
 800c0dc:	f7f4 f8d0 	bl	8000280 <__aeabi_dmul>
 800c0e0:	a33c      	add	r3, pc, #240	; (adr r3, 800c1d4 <__kernel_sin+0x164>)
 800c0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e6:	f7f4 f9fb 	bl	80004e0 <__adddf3>
 800c0ea:	4652      	mov	r2, sl
 800c0ec:	465b      	mov	r3, fp
 800c0ee:	f7f4 f8c7 	bl	8000280 <__aeabi_dmul>
 800c0f2:	a33a      	add	r3, pc, #232	; (adr r3, 800c1dc <__kernel_sin+0x16c>)
 800c0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f8:	f7f4 f9f0 	bl	80004dc <__aeabi_dsub>
 800c0fc:	4652      	mov	r2, sl
 800c0fe:	465b      	mov	r3, fp
 800c100:	f7f4 f8be 	bl	8000280 <__aeabi_dmul>
 800c104:	a337      	add	r3, pc, #220	; (adr r3, 800c1e4 <__kernel_sin+0x174>)
 800c106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10a:	f7f4 f9e9 	bl	80004e0 <__adddf3>
 800c10e:	9b01      	ldr	r3, [sp, #4]
 800c110:	4606      	mov	r6, r0
 800c112:	460f      	mov	r7, r1
 800c114:	b9eb      	cbnz	r3, 800c152 <__kernel_sin+0xe2>
 800c116:	4602      	mov	r2, r0
 800c118:	460b      	mov	r3, r1
 800c11a:	4650      	mov	r0, sl
 800c11c:	4659      	mov	r1, fp
 800c11e:	f7f4 f8af 	bl	8000280 <__aeabi_dmul>
 800c122:	a325      	add	r3, pc, #148	; (adr r3, 800c1b8 <__kernel_sin+0x148>)
 800c124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c128:	f7f4 f9d8 	bl	80004dc <__aeabi_dsub>
 800c12c:	4642      	mov	r2, r8
 800c12e:	464b      	mov	r3, r9
 800c130:	f7f4 f8a6 	bl	8000280 <__aeabi_dmul>
 800c134:	4602      	mov	r2, r0
 800c136:	460b      	mov	r3, r1
 800c138:	4620      	mov	r0, r4
 800c13a:	4629      	mov	r1, r5
 800c13c:	f7f4 f9d0 	bl	80004e0 <__adddf3>
 800c140:	4604      	mov	r4, r0
 800c142:	460d      	mov	r5, r1
 800c144:	ec45 4b10 	vmov	d0, r4, r5
 800c148:	b003      	add	sp, #12
 800c14a:	ecbd 8b04 	vpop	{d8-d9}
 800c14e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c152:	4b1b      	ldr	r3, [pc, #108]	; (800c1c0 <__kernel_sin+0x150>)
 800c154:	ec51 0b18 	vmov	r0, r1, d8
 800c158:	2200      	movs	r2, #0
 800c15a:	f7f4 f891 	bl	8000280 <__aeabi_dmul>
 800c15e:	4632      	mov	r2, r6
 800c160:	ec41 0b19 	vmov	d9, r0, r1
 800c164:	463b      	mov	r3, r7
 800c166:	4640      	mov	r0, r8
 800c168:	4649      	mov	r1, r9
 800c16a:	f7f4 f889 	bl	8000280 <__aeabi_dmul>
 800c16e:	4602      	mov	r2, r0
 800c170:	460b      	mov	r3, r1
 800c172:	ec51 0b19 	vmov	r0, r1, d9
 800c176:	f7f4 f9b1 	bl	80004dc <__aeabi_dsub>
 800c17a:	4652      	mov	r2, sl
 800c17c:	465b      	mov	r3, fp
 800c17e:	f7f4 f87f 	bl	8000280 <__aeabi_dmul>
 800c182:	ec53 2b18 	vmov	r2, r3, d8
 800c186:	f7f4 f9a9 	bl	80004dc <__aeabi_dsub>
 800c18a:	a30b      	add	r3, pc, #44	; (adr r3, 800c1b8 <__kernel_sin+0x148>)
 800c18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c190:	4606      	mov	r6, r0
 800c192:	460f      	mov	r7, r1
 800c194:	4640      	mov	r0, r8
 800c196:	4649      	mov	r1, r9
 800c198:	f7f4 f872 	bl	8000280 <__aeabi_dmul>
 800c19c:	4602      	mov	r2, r0
 800c19e:	460b      	mov	r3, r1
 800c1a0:	4630      	mov	r0, r6
 800c1a2:	4639      	mov	r1, r7
 800c1a4:	f7f4 f99c 	bl	80004e0 <__adddf3>
 800c1a8:	4602      	mov	r2, r0
 800c1aa:	460b      	mov	r3, r1
 800c1ac:	4620      	mov	r0, r4
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	f7f4 f994 	bl	80004dc <__aeabi_dsub>
 800c1b4:	e7c4      	b.n	800c140 <__kernel_sin+0xd0>
 800c1b6:	bf00      	nop
 800c1b8:	55555549 	.word	0x55555549
 800c1bc:	3fc55555 	.word	0x3fc55555
 800c1c0:	3fe00000 	.word	0x3fe00000
 800c1c4:	5acfd57c 	.word	0x5acfd57c
 800c1c8:	3de5d93a 	.word	0x3de5d93a
 800c1cc:	8a2b9ceb 	.word	0x8a2b9ceb
 800c1d0:	3e5ae5e6 	.word	0x3e5ae5e6
 800c1d4:	57b1fe7d 	.word	0x57b1fe7d
 800c1d8:	3ec71de3 	.word	0x3ec71de3
 800c1dc:	19c161d5 	.word	0x19c161d5
 800c1e0:	3f2a01a0 	.word	0x3f2a01a0
 800c1e4:	1110f8a6 	.word	0x1110f8a6
 800c1e8:	3f811111 	.word	0x3f811111

0800c1ec <fabs>:
 800c1ec:	ec51 0b10 	vmov	r0, r1, d0
 800c1f0:	ee10 2a10 	vmov	r2, s0
 800c1f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c1f8:	ec43 2b10 	vmov	d0, r2, r3
 800c1fc:	4770      	bx	lr
	...

0800c200 <floor>:
 800c200:	ec51 0b10 	vmov	r0, r1, d0
 800c204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c208:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800c20c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800c210:	2e13      	cmp	r6, #19
 800c212:	ee10 5a10 	vmov	r5, s0
 800c216:	ee10 8a10 	vmov	r8, s0
 800c21a:	460c      	mov	r4, r1
 800c21c:	dc32      	bgt.n	800c284 <floor+0x84>
 800c21e:	2e00      	cmp	r6, #0
 800c220:	da14      	bge.n	800c24c <floor+0x4c>
 800c222:	a333      	add	r3, pc, #204	; (adr r3, 800c2f0 <floor+0xf0>)
 800c224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c228:	f7f4 f95a 	bl	80004e0 <__adddf3>
 800c22c:	2200      	movs	r2, #0
 800c22e:	2300      	movs	r3, #0
 800c230:	f7f4 fb8a 	bl	8000948 <__aeabi_dcmpgt>
 800c234:	b138      	cbz	r0, 800c246 <floor+0x46>
 800c236:	2c00      	cmp	r4, #0
 800c238:	da57      	bge.n	800c2ea <floor+0xea>
 800c23a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c23e:	431d      	orrs	r5, r3
 800c240:	d001      	beq.n	800c246 <floor+0x46>
 800c242:	4c2d      	ldr	r4, [pc, #180]	; (800c2f8 <floor+0xf8>)
 800c244:	2500      	movs	r5, #0
 800c246:	4621      	mov	r1, r4
 800c248:	4628      	mov	r0, r5
 800c24a:	e025      	b.n	800c298 <floor+0x98>
 800c24c:	4f2b      	ldr	r7, [pc, #172]	; (800c2fc <floor+0xfc>)
 800c24e:	4137      	asrs	r7, r6
 800c250:	ea01 0307 	and.w	r3, r1, r7
 800c254:	4303      	orrs	r3, r0
 800c256:	d01f      	beq.n	800c298 <floor+0x98>
 800c258:	a325      	add	r3, pc, #148	; (adr r3, 800c2f0 <floor+0xf0>)
 800c25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25e:	f7f4 f93f 	bl	80004e0 <__adddf3>
 800c262:	2200      	movs	r2, #0
 800c264:	2300      	movs	r3, #0
 800c266:	f7f4 fb6f 	bl	8000948 <__aeabi_dcmpgt>
 800c26a:	2800      	cmp	r0, #0
 800c26c:	d0eb      	beq.n	800c246 <floor+0x46>
 800c26e:	2c00      	cmp	r4, #0
 800c270:	bfbe      	ittt	lt
 800c272:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c276:	fa43 f606 	asrlt.w	r6, r3, r6
 800c27a:	19a4      	addlt	r4, r4, r6
 800c27c:	ea24 0407 	bic.w	r4, r4, r7
 800c280:	2500      	movs	r5, #0
 800c282:	e7e0      	b.n	800c246 <floor+0x46>
 800c284:	2e33      	cmp	r6, #51	; 0x33
 800c286:	dd0b      	ble.n	800c2a0 <floor+0xa0>
 800c288:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c28c:	d104      	bne.n	800c298 <floor+0x98>
 800c28e:	ee10 2a10 	vmov	r2, s0
 800c292:	460b      	mov	r3, r1
 800c294:	f7f4 f924 	bl	80004e0 <__adddf3>
 800c298:	ec41 0b10 	vmov	d0, r0, r1
 800c29c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2a0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800c2a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c2a8:	fa23 f707 	lsr.w	r7, r3, r7
 800c2ac:	4207      	tst	r7, r0
 800c2ae:	d0f3      	beq.n	800c298 <floor+0x98>
 800c2b0:	a30f      	add	r3, pc, #60	; (adr r3, 800c2f0 <floor+0xf0>)
 800c2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b6:	f7f4 f913 	bl	80004e0 <__adddf3>
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	2300      	movs	r3, #0
 800c2be:	f7f4 fb43 	bl	8000948 <__aeabi_dcmpgt>
 800c2c2:	2800      	cmp	r0, #0
 800c2c4:	d0bf      	beq.n	800c246 <floor+0x46>
 800c2c6:	2c00      	cmp	r4, #0
 800c2c8:	da02      	bge.n	800c2d0 <floor+0xd0>
 800c2ca:	2e14      	cmp	r6, #20
 800c2cc:	d103      	bne.n	800c2d6 <floor+0xd6>
 800c2ce:	3401      	adds	r4, #1
 800c2d0:	ea25 0507 	bic.w	r5, r5, r7
 800c2d4:	e7b7      	b.n	800c246 <floor+0x46>
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c2dc:	fa03 f606 	lsl.w	r6, r3, r6
 800c2e0:	4435      	add	r5, r6
 800c2e2:	4545      	cmp	r5, r8
 800c2e4:	bf38      	it	cc
 800c2e6:	18e4      	addcc	r4, r4, r3
 800c2e8:	e7f2      	b.n	800c2d0 <floor+0xd0>
 800c2ea:	2500      	movs	r5, #0
 800c2ec:	462c      	mov	r4, r5
 800c2ee:	e7aa      	b.n	800c246 <floor+0x46>
 800c2f0:	8800759c 	.word	0x8800759c
 800c2f4:	7e37e43c 	.word	0x7e37e43c
 800c2f8:	bff00000 	.word	0xbff00000
 800c2fc:	000fffff 	.word	0x000fffff

0800c300 <scalbn>:
 800c300:	b570      	push	{r4, r5, r6, lr}
 800c302:	ec55 4b10 	vmov	r4, r5, d0
 800c306:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c30a:	4606      	mov	r6, r0
 800c30c:	462b      	mov	r3, r5
 800c30e:	b99a      	cbnz	r2, 800c338 <scalbn+0x38>
 800c310:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c314:	4323      	orrs	r3, r4
 800c316:	d036      	beq.n	800c386 <scalbn+0x86>
 800c318:	4b39      	ldr	r3, [pc, #228]	; (800c400 <scalbn+0x100>)
 800c31a:	4629      	mov	r1, r5
 800c31c:	ee10 0a10 	vmov	r0, s0
 800c320:	2200      	movs	r2, #0
 800c322:	f7f3 ffad 	bl	8000280 <__aeabi_dmul>
 800c326:	4b37      	ldr	r3, [pc, #220]	; (800c404 <scalbn+0x104>)
 800c328:	429e      	cmp	r6, r3
 800c32a:	4604      	mov	r4, r0
 800c32c:	460d      	mov	r5, r1
 800c32e:	da10      	bge.n	800c352 <scalbn+0x52>
 800c330:	a32b      	add	r3, pc, #172	; (adr r3, 800c3e0 <scalbn+0xe0>)
 800c332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c336:	e03a      	b.n	800c3ae <scalbn+0xae>
 800c338:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c33c:	428a      	cmp	r2, r1
 800c33e:	d10c      	bne.n	800c35a <scalbn+0x5a>
 800c340:	ee10 2a10 	vmov	r2, s0
 800c344:	4620      	mov	r0, r4
 800c346:	4629      	mov	r1, r5
 800c348:	f7f4 f8ca 	bl	80004e0 <__adddf3>
 800c34c:	4604      	mov	r4, r0
 800c34e:	460d      	mov	r5, r1
 800c350:	e019      	b.n	800c386 <scalbn+0x86>
 800c352:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c356:	460b      	mov	r3, r1
 800c358:	3a36      	subs	r2, #54	; 0x36
 800c35a:	4432      	add	r2, r6
 800c35c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c360:	428a      	cmp	r2, r1
 800c362:	dd08      	ble.n	800c376 <scalbn+0x76>
 800c364:	2d00      	cmp	r5, #0
 800c366:	a120      	add	r1, pc, #128	; (adr r1, 800c3e8 <scalbn+0xe8>)
 800c368:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c36c:	da1c      	bge.n	800c3a8 <scalbn+0xa8>
 800c36e:	a120      	add	r1, pc, #128	; (adr r1, 800c3f0 <scalbn+0xf0>)
 800c370:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c374:	e018      	b.n	800c3a8 <scalbn+0xa8>
 800c376:	2a00      	cmp	r2, #0
 800c378:	dd08      	ble.n	800c38c <scalbn+0x8c>
 800c37a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c37e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c382:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c386:	ec45 4b10 	vmov	d0, r4, r5
 800c38a:	bd70      	pop	{r4, r5, r6, pc}
 800c38c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c390:	da19      	bge.n	800c3c6 <scalbn+0xc6>
 800c392:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c396:	429e      	cmp	r6, r3
 800c398:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c39c:	dd0a      	ble.n	800c3b4 <scalbn+0xb4>
 800c39e:	a112      	add	r1, pc, #72	; (adr r1, 800c3e8 <scalbn+0xe8>)
 800c3a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d1e2      	bne.n	800c36e <scalbn+0x6e>
 800c3a8:	a30f      	add	r3, pc, #60	; (adr r3, 800c3e8 <scalbn+0xe8>)
 800c3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ae:	f7f3 ff67 	bl	8000280 <__aeabi_dmul>
 800c3b2:	e7cb      	b.n	800c34c <scalbn+0x4c>
 800c3b4:	a10a      	add	r1, pc, #40	; (adr r1, 800c3e0 <scalbn+0xe0>)
 800c3b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d0b8      	beq.n	800c330 <scalbn+0x30>
 800c3be:	a10e      	add	r1, pc, #56	; (adr r1, 800c3f8 <scalbn+0xf8>)
 800c3c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3c4:	e7b4      	b.n	800c330 <scalbn+0x30>
 800c3c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c3ca:	3236      	adds	r2, #54	; 0x36
 800c3cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c3d0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c3d4:	4620      	mov	r0, r4
 800c3d6:	4b0c      	ldr	r3, [pc, #48]	; (800c408 <scalbn+0x108>)
 800c3d8:	2200      	movs	r2, #0
 800c3da:	e7e8      	b.n	800c3ae <scalbn+0xae>
 800c3dc:	f3af 8000 	nop.w
 800c3e0:	c2f8f359 	.word	0xc2f8f359
 800c3e4:	01a56e1f 	.word	0x01a56e1f
 800c3e8:	8800759c 	.word	0x8800759c
 800c3ec:	7e37e43c 	.word	0x7e37e43c
 800c3f0:	8800759c 	.word	0x8800759c
 800c3f4:	fe37e43c 	.word	0xfe37e43c
 800c3f8:	c2f8f359 	.word	0xc2f8f359
 800c3fc:	81a56e1f 	.word	0x81a56e1f
 800c400:	43500000 	.word	0x43500000
 800c404:	ffff3cb0 	.word	0xffff3cb0
 800c408:	3c900000 	.word	0x3c900000

0800c40c <_init>:
 800c40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c40e:	bf00      	nop
 800c410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c412:	bc08      	pop	{r3}
 800c414:	469e      	mov	lr, r3
 800c416:	4770      	bx	lr

0800c418 <_fini>:
 800c418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c41a:	bf00      	nop
 800c41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c41e:	bc08      	pop	{r3}
 800c420:	469e      	mov	lr, r3
 800c422:	4770      	bx	lr
