{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574489746751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574489746755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 14:15:46 2019 " "Processing started: Sat Nov 23 14:15:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574489746755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489746755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TFT_display -c TFT_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off TFT_display -c TFT_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489746755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574489747212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574489747212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_char " "Found entity 1: ROM_char" {  } { { "ROM/ROM_char.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft/tft_image.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft/tft_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_image " "Found entity 1: TFT_image" {  } { { "RTL/TFT/TFT_image.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754454 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TFT_driver.v(70) " "Verilog HDL information at TFT_driver.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/TFT/TFT_driver.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_driver.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574489754456 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TFT_driver.v(82) " "Verilog HDL information at TFT_driver.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/TFT/TFT_driver.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_driver.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574489754456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft/tft_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft/tft_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_driver " "Found entity 1: TFT_driver" {  } { { "RTL/TFT/TFT_driver.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tft/tft_display_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tft/tft_display_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_display_top " "Found entity 1: TFT_display_top" {  } { { "RTL/TFT/TFT_display_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "RTL/SDRAM/sdram_init.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754471 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "../Sdram_Control_2Port/Sdram_Params.h sdram_control_top.v(44) " "Verilog HDL File I/O error at sdram_control_top.v(44): can't open Verilog Design File \"../Sdram_Control_2Port/Sdram_Params.h\"" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 44 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574489754473 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sdram_control_top sdram_control_top.v(10) " "Ignored design unit \"sdram_control_top\" at sdram_control_top.v(10) due to previous errors" {  } { { "RTL/SDRAM/sdram_control_top.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1574489754474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control_top.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sdram/sdram_control_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754474 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(98) " "Verilog HDL warning at sdram_control.v(98): extended using \"x\" or \"z\"" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574489754476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(35) " "Verilog HDL Declaration information at Sdram_Params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "RTL/SDRAM/Sdram_Params.h" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/Sdram_Params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574489754477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sdram/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "RTL/SDRAM/sdram_control.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/image/image_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/image/image_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_generate " "Found entity 1: image_generate" {  } { { "RTL/IMAGE/image_generate.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/IMAGE/image_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "PLL/system_init_delay.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "PLL/system_ctrl_pll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "PLL/pll.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file core/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "CORE/fifo_wr.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file core/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "CORE/fifo_rd.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_0 " "Found entity 1: ROM_0" {  } { { "ROM/ROM_0.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM/ROM_1.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_2 " "Found entity 1: ROM_2" {  } { { "ROM/ROM_2.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3 " "Found entity 1: ROM_3" {  } { { "ROM/ROM_3.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM/ROM_4.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_5 " "Found entity 1: ROM_5" {  } { { "ROM/ROM_5.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_6.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_6 " "Found entity 1: ROM_6" {  } { { "ROM/ROM_6.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_7.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_7 " "Found entity 1: ROM_7" {  } { { "ROM/ROM_7.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_8.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_8 " "Found entity 1: ROM_8" {  } { { "ROM/ROM_8.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_9.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/rom_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_9 " "Found entity 1: ROM_9" {  } { { "ROM/ROM_9.v" "" { Text "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574489754542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/output_files/TFT_display.map.smsg " "Generated suppressed messages file F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/output_files/TFT_display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574489754647 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 23 14:15:54 2019 " "Processing ended: Sat Nov 23 14:15:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574489754647 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574489754647 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574489754647 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489754647 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574489755252 ""}
