From dc2e0f01ab9cabd83986cce9a622f151974b3dc5 Mon Sep 17 00:00:00 2001
From: Mykola Lysenko <mykola.lysenko@amd.com>
Date: Mon, 31 Aug 2015 16:30:39 +0800
Subject: [PATCH 400/401] amd/dal: correct register name for pflip irq ack

Signed-off-by: Mykola Lysenko <mykola.lysenko@amd.com>
Reviewed-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Sanjay R Mehta <sanju.mehta@amd.com>
---
 drivers/gpu/drm/amd/dal/irq/dce110/irq_service_dce110.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/amd/dal/irq/dce110/irq_service_dce110.c b/drivers/gpu/drm/amd/dal/irq/dce110/irq_service_dce110.c
index ef627a8..e35841e 100644
--- a/drivers/gpu/drm/amd/dal/irq/dce110/irq_service_dce110.c
+++ b/drivers/gpu/drm/amd/dal/irq/dce110/irq_service_dce110.c
@@ -116,7 +116,7 @@ static const struct irq_source_info_funcs vblank_irq_info_funcs = {
 		.enable_value = {\
 			GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
 			~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK},\
-		.ack_reg = mmDCP ## reg_num ## _GRPH_INTERRUPT_CONTROL,\
+		.ack_reg = mmDCP ## reg_num ## _GRPH_INTERRUPT_STATUS,\
 		.ack_mask = GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK,\
 		.ack_value = GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK,\
 		.status_reg = mmDCP ## reg_num ##_GRPH_INTERRUPT_STATUS,\
-- 
1.9.1

