.comment from next-pnr
.device 1k
.io_tile 1 0
000001011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000111011000101000000000000000
000000000000000001000000000000100000101000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000110
000000000000000000000000000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011000000000000000000000000100100000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000001100000010000000000
000000000000000000000000000000001101100000010000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000011110101100001000000001000000000
000000001110000000100110000000101011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001001000000000000000000
000000000000000000000000000101101000011100000000000000
000000000000000000000000000000001001011100000010000000
000000000000000000000000000000001000000011110000000000
000000100000001101000000000000010000000011110000000000
000000000000000000000000010000011010010100000000000010
000000000000000000000010101001000000101000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000100100000000
000000000000000000000011100000001001000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000000000000000000011100000000000000000
111000000000001000000000000000000000000010
000000000000000111000000000000000000100000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000100000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000001001111000000000000
000000000000000000000011100000001010001111000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000001001111000000000000
010000000000000000000000000000001111001111000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111010001100110110000100
000000000000000000000000000000101100110011001010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000100000000000000000001000
001000000000000101100000000001100001000000001000000000
000000000000001111000000000000001000000000000000000000
010000000000000000000110010101101000001100111110000001
010000000000000000000010100000001101110011001000000101
000000000000000000000000000101001001001100111100000001
000000000000001111000000000000101010110011001000000000
000000000000000000000000011000001001001100110100000000
000000000000000000000010000011001000110011001000000000
000000000000001000000110001011011101000010000000000000
000000000000000001000000000001101101000000000000000000
000000100000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
110000000000000011000000000000000000000000100100000101
110000000000000000000000000000001011000000001000000111

.logic_tile 6 3
000000000000000001100110011001001010010110000000000000
000000000000000000000010001101011001000001000000000000
001000001010000000000010100000011110000100000100000000
000000000000100000000100000000000000000000000000000000
110000000000000101000110111000000000000000000100000000
000000000000000000100010101011000000000010000000000000
000000000000000111000110100111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000010110011011111101100000000000000
000000000000100000000010110111111101101000000000000100
000000000000001111000000011001101001000100000000000000
000000000000000001000011101101111010101000010000000000
000000000000000111000110011101001010101001010000000000
000000000000000000000010001111101111101001000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000000000000000000011100000000000000000
111000000000100000000000000000000000000000
000000000001001111000000000000000000000000
010000000010000000000000000000000000000000
011000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000010010000000000000000000000001000000
000000000000000000000000001011001100000000
001000010000001000000000000000000000000010
000000000000001011000000001011001111000000
010001000000000001000011101000000000000000
110000000000000000000000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
000001000000000111000010110000000000000000
000000000100000000000111000101000000000000
000000000000000001000000001000000000000000
000000000000001111000000000011000000100000
000000000000000000000000001000000000000000
000000000000000000000011111111000000000000
010000000000000101000010000000000000000000
010000000000000000100110110011000000000000

.logic_tile 4 4
010001000000000101000010110101001101111000100000000000
001010100100001101100110010000111110111000100000000000
001000000000000101000110010001001101101000010000000000
000000000000000000000110000001001000011101100000000000
110000000000000000000000011001101011011101010000000000
001000000000000000000010011101111111001001010000000000
000000000000000111100010100000000001000000100100000000
001000000000000000000100000000001101000000000000000000
000000000000001000000110000111001001101011110000000000
001000001010000001000000001001111001001001000000000000
000000000000000000000111000000011010000100000100000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
001000000000000000000010000000001010000000000000000000
000000000000000001100110001000000000000000000100000000
001000000000000000000000001011000000000010000000000000

.logic_tile 5 4
010000000000000101100010101001001111000011000000000000
001000000000000000000010101111101010000001000000000000
001000000000101101000010101101101001010000000000000000
000000000001010101100100000001111111010010100000000000
110000000100000001100010100101011001100000000000000000
111000000000010000000110101101111011110000100000000000
000000001100000011100010101000011100001100110000000000
001000000000000101000010110101011001110011000000000000
000000000010101000000110001101101100101001000100000001
001000000100000001000010000111111100101010000000000000
000000000000001001100010000101101101110111110000000000
001000000000000011100010000001011101110110110000000000
000000000000101000000011110000000000000000000000000000
001000000001010101000110000000000000000000000000000000
110000000000000001100110011101011000101011110000000000
011000000000000000000010110011001111010001110000000000

.logic_tile 6 4
010000000010100000000000000011111011110000010000000000
001000000001010000000010110011111001110000110000000000
001000000000000101000000010111111011100000010000000000
000000000000000000100010001111111010101000000000000000
110000000000000000000110010000011110000100000100000000
001000000000000000000010000000000000000000000000000000
000000000000000001100010100111101001101000000000000000
001000000000001101000110111111111000100000010000000000
000000000000101000000110001111001011010100000000000000
001000000001010101000100001111111010100000010000000000
000000000000001001000111000000000001000000100100000000
001000000000000001100100000000001100000000000000000000
000000000001000000000000011011101100111100000000000000
001000000000100000000010010011111011110100000000000000
000000000000001000000110001000000000000000000100000000
001000000000000011000100000011000000000010000000000000

.logic_tile 7 4
010000001000000000000000011111011001100000010000000000
001000000000000000000011100001111010100000100000000000
001001000000001000000111100000001110000100000100000000
000010100000000001000000000000010000000000000000000000
110000000000000000000110000011000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000111100000000000000000000000000100000000
001000000000000000100000001011000000000010000000000000
000000000000000001100111000000000000000000000100000000
001000000000000000000100001111000000000010000000000000
000000000000000111100000000000001000000011110000000000
001000000000000000000000000000010000000011110000000000
000001001000000000000111010011100000010110100000000000
001010000000000000000010000000000000010110100000000000
000000000000000000000000000101101011000000010000000000
001000001000000000000000000011011001001001010000000000

.logic_tile 8 4
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001010000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000100000000000000000000011001000111100001000000000
001001000000000000000000000000000000111100000000000000
000000000000000001100000010111000000000000001000000000
001000000000000000100010100000000000000000000000000000
000000000000000101000000000011001000111100001000000000
001000000000000000000000000000000000111100000000000000
000000000000000101100000000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000101100000000011001000111100001000000000
001000000000000000000000000000000000111100000000000000
000000000000000000000110100000000001000000001000000000
001000000000000000000000000000001011000000000000000000

.logic_tile 9 4
010000000000100101000011101001011011001000010100000000
001000000000010000100100000111101011011110110000000100
001000000000000001100000000111000000010110100000000000
000000000000000000100000000000000000010110100000000000
000000000000000001100011110000000000000000000000000000
001010100000000000000110100000000000000000000000000000
000000000000001101000110000111001010011001010100000000
001000000000000101000000001101001001101001100000100001
000000000110100000000000000001000000000000000000000000
001000000000010000000000000000000000000001000000000000
000000000000000001100000001000000000010110100000000000
001000000000000000000000000001000000101001010000000000
000000000000100101100000001011111000001100000100000000
001000000000010000000000000101001011111100110000000000
000000000000000101100000000111100000010110100000000000
001000000000000000000000000000000000010110100000000000

.ramt_tile 10 4
000000010000000000000011111000000000000000
000000000000000000000011110111001001000000
001000010000001000000000000000000001000000
000000000000000101000000001001001011000000
110000000000000000000000001000000000000000
110000000000000000000000000011000000000000
000000000000000111100000011000000000000000
000000000000000000100011110111000000000000
000000000000000000000000001000000000000000
000000001110000111000000000101000000000000
000000000000001011100010001000000000000000
000000000000001111100100000011000000000000
000000000000000000000010100000000000000000
000000000000000000000100000011000000000000
010000000000001001000000001000000000000000
010000000000000111000000001011000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000000000000

.logic_tile 12 4
010000000001010000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000001111000000010
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
001000000000000000010000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010010000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000011110000100000100000000
001000000000000000000000000000010000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000010101000000001011001100000000001
001000000000001101000110110111001000100110010010000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001011001100000000101
001000000000000000000000001101001110100110010000000001
000000000000000000000000000000011111001100110000000000
001000000000000000000000000000001011001100110000000011
000000000000001000000000001000000001011001100001000000
001000000000001011000011100101001110100110010000000011

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000001000000000000000000000000000000000
111000000000000000000000000000000000000000
000000000000000000000000000000000000100000
110000000000000000000000000000000000000000
011000000000000000000000000000000000000000
000000000000000111100000000000000000000000
001000000000000000100000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000011100000000000000000
000010000000000000000000000000000000000000
001001000000000000000000000000000000100000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
111000000000000000000000000000000000000000

.logic_tile 4 5
010011000000000000000000000011111111111001000000000000
001010100000000000000000000000011100111001000000000000
001000000000001000000000001011001111101000110000000000
000000001110000001000000000111111011011000110000000000
110000000000000000000000001000001101101100010000000000
001000000000000000000000000001001100011100100000000000
000000000000000000000000000011000000000000000100000000
001000000000000000000010000000000000000001000000000000
000000000000001101100000010000001110000100000100000000
001000000000001011000010000000010000000000000000000000
000000000000000001100000000011000000000000000100000000
001000000000000001000000000000000000000001000000000000
000000000000000000000010010000000001000000100100000000
001000000000000000000011100000001110000000000000000000
000000000000001011100000010111100000000000000100000000
001000000000000101000010000000000000000001000000000000

.logic_tile 5 5
010000000000000000000010100000000001000000100100000000
001010000000000000000100000000001101000000000000000000
001000000000000000000111001000000000000000000100000000
000000000000001101000110010111000000000010000000000000
110000000000000000000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000001000000000000001100000000000000100000000
001000000000001011000000000000100000000001000000000000
000000000000001000000000010101101110111000100000000000
001000000000001101000010000000001101111000100000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000010010000001110000000000000000000
000000000000001000000000001001011000001001100000000000
001000000000000001000000000001111100001001010000000000
000000000000000000000000000000011100000100000100000000
001000000000001001000000000000010000000000000000000000

.logic_tile 6 5
010000001010000000000110000000000000000000100100000000
001000000000000000000000000000001010000000000000000000
001000000000000011100010101000000000001100110000000100
000000000000000000100100001101001011110011000000000000
110000000000000001100010100001100000000000000100000000
001001000000000000000110000000100000000001000000000000
000000000000000000000111010000000001000000100100000000
001000000000001101000011110000001010000000000000000000
000000000000001000000000000000011000000100000100000000
001000100000000001000000000000010000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000001000000000000000000100000000001000000000000
000000000000100000000000000001101001001000000000000000
001000000000000000000000000011011011001110000000000000
000000001110000000000000000101000000000000000100000000
001000000000000000000000000000100000000001000000000000

.logic_tile 7 5
010000000000011000000000000111000000010110100000000000
001000000000000001000000000000100000010110100000000000
001000000110000111000110001000000000010110100000000000
000000000000000000100010100001000000101001010000000000
000000000000100000000000000001111110011001010100000000
001000000000010000000000000111011100101001100000000000
000000100000000101000000010001001100000000110100000000
001000001110000000000010010111001111111100110000000000
000000000000000011100000010101111101011101000100000000
001000000000001111100010100011111001111000100000000000
000000000000000000000111001101111110001100000100000000
001010100000000000000000000111011100111100110000000000
000000000000001001100000010011011001010001110100000000
001000000000000101000011011011011110111000100000000000
000000000000001111100011110111100000010110100000000000
001000001100000101000010100000000000010110100000000000

.logic_tile 8 5
010000000000000000000000000000001000111100001000000000
001000000000000000000000000000001110111100000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001101100000000000001000111100001000000000
001000000000000101000000000000001110111100000000000000
000000000000000000000110100101100000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000000000000001110111100000000000000
001000001000000000000000000111100000000000001000000000
001000001100000000000000000000000000000000000000000000
000000000000000101100000000000001000111100001000000000
001000000000000000000000000000001110111100000000000000
000000000000000001100000000101000000000000001000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000011
000000000000000000000000000000000000000000000001100111
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000001000000000000000000000000000000000
001000000000000000000000000000000000000000
111000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000111100000000000000000
111000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000001000000000000000000000000100
001000000000011001000000000000000000000000
000000000000000000000000000000000000000000
001000000001000000000000000000000000000000
110000000001000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 11 5
010000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000001110000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100010000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000001100110100000000
000000000000000000000000000000101101110011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000001000000000000000000000111100000000000001000000000
000000000000000000000000000000101011000000000000000000
001000000000001001100000000101001001001100111100000000
000000000000000001000011110000001100110011000000000000
110000000000000001100110100101001000001100111100000000
000000000000001111000000000000001101110011000000000000
000000000000000000000110010111001000001100111100000000
000000000000000000000010000000101110110011000000000000
000000000000000000000000010011101001001100111100000000
000010000000000000000010000000101000110011000000000000
000000000000000111000111000001101001001100111100000000
000000000000000000000100000000101000110011000000000000
000000000000001000000110010101101001001100111100000000
000000000000000011000011010000101111110011000000000000
000000000000000000000011110101101000001100111100000000
000000000000000000000011010000101111110011000000000000

.ramt_tile 3 6
000001010000100000000000001000000000000000
000000100001000000000000001111001100000000
001000010000000000000000010000000000000000
000000000000000000000011011101001111010000
110000000000000000000000011000000000000000
110000000000000000000011011001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
000000000000000000000010101000000000000000
000000000000000101000000001011000000000000
000000000000000000000000001000000000000000
000000000000001001000010100111000000100000
000000000000010000000011101000000000000000
000000000000000000000010100111000000000000
110000000000000101000110010000000000000000
010000000000000101000110011011000000000000

.logic_tile 4 6
000000001110000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000101000010100101001100001000000000000000
000000000000101101100110110001011011001110000000000000
001000000000001101000011100011100000000000000100000100
000000000000000111100010110000100000000001000000000000
110000000000000011100111010001111010101000010000000000
000010000000010001000110001101101010000100000000000000
000000000000000000000010101011011000010101110000000000
000000000000001101000111111011001011101001110000000000
000000000000001000000111000011111011110000010000000000
000000000000000001000000001101011000100000000000000000
000000000000000001100110000001001010010111000000000000
000000001100000000000010100000101000010111000000000000
000000000100000000000000001101001000010001100000000000
000000000000000000000000001101011011110001110000000000
000000000000000000000000011101011001100110110000000000
000000000000000000000010000001011111100000110000000000

.logic_tile 6 6
000000001100000000000111110011100001000000001000000000
000000000000000000000010010000101010000000000000000000
000000000000001001100000010101001001001100111000000000
000000000000001001100010010000001010110011000000000010
000000000000000001000110000111001001001100111000100000
000010100000000000000110000000001000110011000000000000
000000000000011111000000000101001000001100111000000000
000000000000100111000010000000101011110011000000000000
000001000000000011100000000101101001001100111000000000
000010100000000000000000000000101001110011000000100000
000000000000000000000010000111001001001100111000000000
000000000000000000000100000000001000110011000000000010
000000001100101001000110100001001000001100111000000000
000000000000000111000000000000101001110011000000000010
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101100110011000000000000

.logic_tile 7 6
000000000001010000000111111111011010000000110100000000
000000100100001101000111100011101001111100110000000000
001000000000001111000111100101011000010011100000000000
000000000000000001000110110000111001010011100000000000
000000000000100000000010100000000000001111000000000000
000000000000010000000110110000001001001111000000000000
000000000000000000000000011011011001010001110100000000
000000000000000111000011100101001111110100010000000000
000010100000001000000000011000000000010110100000000000
000000000000000101000010101011000000101001010000000000
000000000000001000000111111111011111000000010010000000
000000000000000101000111011001011000000001110000000000
000000001000000001100011110011111010011101000100000000
000000000000000000000110001111111101111000100000000000
000000000000000000000010010001000000000110000010000000
000000000000000000000011011001001011011111100000000000

.logic_tile 8 6
000000000110000001100000010001001000111100001000000000
000000000000000000100010100000000000111100000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000111000000000001001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000000001000000000000101000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000001001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000100000000000000001000000000000001000000000
000000000001010000000000000000100000000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 9 6
000000001110000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000010000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000001100000010101100000010110100000000000
000000000000000000100010100000000000010110100000000000
000000001100100000000000000101101010011001010100000000
000000000000010000000000000101111110011010100001000000
000000000100000000000000000000011110000011110000000000
000000000100000000000000000000000000000011110000000000
000000001000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000011000000000000011110000000001000000
000000000000000111000011110011001110000000
001000010001011111100000001000000001000000
000000000000000111100000001111001000000000
010000000000000000000000000000000000000000
010000000000000000000000001111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
000000000000001000000000001000000000000000
000000000000001111000000001111000000000000
000000000000000111100010000000000000000000
000000000000000000000000001001000000000000
000000000000000000000010000000000000000000
000000000000000000000000000001000000000000
010000100000000001000010001000000000000000
010001000000000000000011101011000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001100000000000000100000000
000000000000000000000010010000100000000001000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011001111000000000010000000000000

.io_tile 13 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000101001001001100111110000000
000000000000000000000000000000001101110011000000010000
001000000000001000000110000101001000001100111110000000
000000000000000001000000000000001011110011000000000000
110000000000001001100010100111001001001100111100000000
000000000000000001000110110000101100110011000010000000
000000000000000000000000000101001000001100111100000000
000000000000001101000010110000101101110011000010000000
000000000000000000000110000101101001001100111100000000
000000000000000111000000000000101000110011000010000000
000000000000001000000010010111101001001100111100000000
000000000000000011000111000000001101110011000010000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000101100110011000010100000
000000000000000001100000011000001001001100110100000000
000000000000000000000010001001001010110011000010000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000000000000000000011100000000000000000
111000000000001000000000000000000000000010
000000000000001111000000000000000000000000
010000000000000000000000000000000000000000
010000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000100000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000001000001110010101010010000001
000000000000100000000000000011000000101010100000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000111000001011001100000000001
000000000000000000000000000000101100011001100000000001
000000000000000000000000001000011100010101010010000001
000000000000000000000000001111000000101010100000000000
000000000000001000000000010000000001011001100010000000
000000000000101111000011111011001100100110010000000100
000000000000001000000000010000011101001100110010000000
000000000000000111000011100000001110001100110000100000
000000000000001000000000011000000000011001100000000000
000000000000000111000011100011001100100110010010100010
000000000000000000000000000000011100000100000100000001
000000000000001111000011110000010000000000000010000011

.logic_tile 5 7
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
110000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000101000010100011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001100000100000100000000
000000001000000101000010100000010000000000000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000010101111000000000010000000000000

.logic_tile 6 7
000000000000001111000011100101101000001100111000000000
000000100000001001000011100000101011110011000001010000
000000000000000000000000010001001000001100111000000001
000000000000000000000011110000001011110011000000000000
000001000000100111000011110111001000001100111000000000
000000000010010111100111100000001110110011000000100000
000000000000001101100011110001101000001100111000100000
000000000000000011100110010000101010110011000000000000
000000000000000000000000000001001000001100111010000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101101000001100111010000000
000000000000000000000000000000001001110011000000000000
000000100010000011100000000101101000001100111000000000
000000000000000111000000000000001001110011000000000100
000001000000000000000000010101101001001100111000000000
000000001110000000000011010000101111110011000000100000

.logic_tile 7 7
000001000000100000000000000000011110000100000100000000
000010000000010000000000000000010000000000000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000001000000
110000000110000000000000000000000000000000100100000000
000000001010000000000000000000001101000000000000000000
000000100000000001100000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000001011000001000110000000000000
000000000000010000000010111111001010101111010000100000
000000000000000101000000000000001110000100000100000000
000000000000001101100000000000000000000000000000000000
000010100000000101000000000000001110000100000100000000
000001000001011101100000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000010110011000000000010000000000000

.logic_tile 8 7
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001101111100000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000100000000001101111100000000000000
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000010000000001101111100000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000001000111100001000000000
000000000000000101000000000000001101111100000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 7
000000000000001001100110000001000000010110100000000000
000000000000000101100000000000000000010110100000000000
001000000000000001100000011101101111000000110101000000
000000000000000000100010100101011000111100110000000000
000000000000001001100010110101001010011001010100000000
000000000000000001100010100101011111010110010001000000
000000000000001101000000000000000000001111000000000000
000010000000000101000000000000001100001111000000000000
000000000000000101100111100111001100011001010100000000
000000000000001101000000001101111000100101010010000000
000010100000000000000000001011011110001100000100000000
000000000000000000000000001111001101111100110001000000
000000000000000000000111101000000000010110100000000000
000000000000000000000010000111000000101001010000000000
000000000000100101100000010001101110011001010100000000
000000000000010000000010000011111001011010100001000000

.ramb_tile 10 7
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
111000000001000000000000000000000000000000
000001000000100000000000000000000000000000
110000000000110000000000000000000000000000
010000000001110000000000000000000000000000
000000000010000111000000000000000000000000
000000000000100000100000000000000000000000
000010100000000000000000010000000000000000
000001000000000000000011000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000010000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 11 7
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000100100000000
000000001110000000000000000000001111000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000001100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000010000000011110000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 8
000000001110000000000010000000001100000100000100100000
000000000000000000000100000000010000000000000000000000
001000000000000000000000000011000001100000010010000000
000000000000000000000010010000101011100000010001000011
000001000000000000000000000000000001000000100100000000
000000100000000000000000000000001111000000000000000000
000001000000000000000000010000011000000100000100000000
000000100000000000000010100000010000000000000000000000
000000000000000000000010101000000000000000000100000000
000000000000010000000010111011000000000010000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000010011011000000000010000000100000
000000000001010000000000000001000000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000000000000001110000000000000100000

.ramt_tile 3 8
000001010000001000000110010000000000000000
000010100000001001000111011001001000000000
001000010000001000000000011000000000000000
000000000000000111000010011101001011100000
010000001110001000000011111000000000000000
110000000000001011000010010001000000000000
000000000000001001100000010000000000000000
000000000000001001100011100101000000000000
000000000000100000000000001000000000000000
000000001011000000000000001001000000000000
000000000000000000000000001000000000000010
000000000000000001000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
110000000000000000000000000000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 8
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001100000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000001011000000000000001111000000000000000000
000010100000000000000000000000001001111100001000000000
000000001110000000000000000000001000111100000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000101100000000000001001111100001000000000
000000100000000000000000000000001000111100000000000000
000000000000000000000010100001100001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000010000001001111100001000000000
000000000000000000000010100000001000111100000000000000
000000000000000000000000010001100001000000001000000000
000000000000000000000010100000001101000000000000000000

.logic_tile 5 8
000001000000100000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
001000000000000000000000010111000000010110100000000000
000000000000001101000010000000100000010110100000000000
000000001110000000000000010011100000010110100000000000
000001000000000000000010100000100000010110100000000000
000000000000001000000000000001001111000100000100000000
000000000000000101000000001101001111000010000000000000
000001000000100000000000000000000000000000000000000000
000010101101000000000000000000000000000000000000000000
000000000000000000000110001001011001000100100100000000
000000000000000000000000001111011010000000000000000000
000000001110000001100110010000000001001111000000000000
000000000000000000000010000000001110001111000000000000
000000000000000001100000010001011001000100000100000000
000000000000000000000011011111001111000010000000000000

.logic_tile 6 8
000000000000000111100000000111001000001100111000000000
000000001010000111000000000000101011110011000000010000
001000000000000000000000000101101000001100111000000000
000000000000000000000000000000001000110011000000000000
110000000000010000000010000111101001001100111000000000
000000001010010000000000000000101100110011000000000000
000000000000001111000000000111001000001100111000000000
000000000000000001100000000000001100110011000000000000
000000100000010101100011100011001001001100111000000000
000001000110100000000000000000101111110011000000000000
000000000000001000000000000001001001001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000000111000000010111101000001100110000000000
000000000000000000000011010001000000110011000000000000
000000000000001000000110111000000000000000000100000000
000000000000000011000011000101000000000010000010000000

.logic_tile 7 8
000000000000000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000111000000010011011100001100000100000000
000000000000000000100010001001011111111100110000000000
000001101010100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000001100000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000111011111001000010100000000
000000000000000101000010101111111001011110110000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000011010000001000001111000000000000
000000000000000000000111100000000000001111000000000000
000000000000000000000111110000001111001111000000000000
000000000000000000000000011101101100011001010100000000
000000000000000000000010100001011111010110010000000000

.logic_tile 8 8
000010000000000000000000000000001000111100001000000000
000001100000000000000011100000001001111100000000010000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001001111100000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001001111100000000000000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000001000000000000000001000111100001000000000
000000000000000101000000000000001001111100000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 9 8
000000000110000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
001000000000001111000000001001101110011101000100000000
000000000000000001100000000001001011111000100001000000
000000000000100000000000010000000000000000000100000000
000000000000010000000010100011000000000010000010000000
000000000000001111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000110000101000000000000000000001111000000000000
000000100001000101000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000001111011011011001010100000000
000000000000000001000000000111001010010110010001000000
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001100000000000010000000

.ramt_tile 10 8
000000010000000000000000001000000001000000
000000000000000000000000000111001000000000
001000010000001111100000001000000001000000
000000000000000111100000001101001000000000
110000000000000000000111111000000000000000
010000000000010000000111111011000000000000
000000000000000000000000000000000000000000
000000000000000000000011100011000000000000
000000000000000111100000010000000000000000
000000000000000111100011001101000000000000
000000000000000011100000011000000000000000
000000000000000001100011100011000000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
110000000000000111100000000000000000000000
010000000000000000000000001101000000000000

.logic_tile 11 8
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001100000000000000000000
001000000000001011100011100111001001001100111100000000
000000000000000001100010100000001111110011000000000000
110000000000001000000000000001101000001100111100000000
000000000000001111000000000000101101110011000000000000
000000000000000101000000000101101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010001101001001100111100000100
000000000000000000000010000000001000110011000000000000
000000000000000000000110010111101000001100111100000100
000000000000001111000010000000001010110011000000000000
000000000000000001100000000111001001001100111100000100
000000000000000000000010000000101101110011000000000000
000000000000001001100000010001101001001100111100000000
000000000000000101000011100000101101110011000000000001

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000000011010001100110100000000
000001000000000000000000000111000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000011000000010100000000000
000000000000000000000000000001000000000001010000000010
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001000001111001000000000
000000000000000000000000001001100000111111110100000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000100000
001000000000000000000000000011100000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001110000100000100100000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001110000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
000000000000001101000000010011100000000000000100000000
000000000000000101000010100000100000000001000000100000
000000000000000101100000001000000000000000000100000000
000000000000010101000010100111000000000010000000100000
000000000000000101100000000000000001000000100100000000
000000000000000000000010100000001100000000000000000010

.ramb_tile 3 9
000000000000000000000000000000011010000000
000000000000000000000000000000010000000000
111000000000000000000000010000011000000000
000000000000001111000011000000010000000000
010000000000000000000111100000011010000000
110000000000000000000100000000010000000000
000000000000000000000000010000011000000000
000000001110000000000011000000010000000000
000000000000000000000000000000011010000000
000000000000000000000000000000010000000000
000010000000000000000000000000011000000000
000000000000000000000000000000010000000000
000000000000000000000000000000011010000000
000000000000000000000000000000010000000000
010010100000000000000000000000011000000000
010001000000000000000000000000010000000000

.logic_tile 4 9
000000000000000111100010100000001000111100001000000000
000000000000000000100100000000001010111100000000010010
000000000000000000000111100111000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000111100000000001101000111100001000000000
000000000000000000100000000000100000111100000000000100
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001101000111100001000000000
000000000000000000000010100000100000111100000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001101100000000000001000111100001000000000
000000000000000101000000000000001010111100000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001110000000000000000000

.logic_tile 5 9
000000000000001001100000001000000000010110100000000000
000000000000000001000000001001000000101001010000000000
001000000000001101000010110101100000010110100000000000
000000000000001011000010000000000000010110100000000000
000000000000000011100010101001111000100000000000000000
000000000000000000000000000001011011000000000000000000
000000000000000001100010111101111101000100000100000000
000000000000001101000110101011111100000010000000000000
000000001100000000000110000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000011100110010101101011000100000100000000
000000000000000000100010010001101100000010000000000000
000000000000000000000000001101111100111100100100000000
000000000000000000000000001101101000111101000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000

.logic_tile 6 9
000000000000100000000000000101000000000000001000000000
000000000110010000000000000000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000000000101101000111100001000000000
000000000000000000000011100000000000111100000000000000
000010000000000000000000000000000000000000001000000000
000001000000000001000000000000001111000000000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000010000000100000000000000000000000
000000000000010000000110110101101000111100001000000000
000000000000100000000010100000000000111100000000000000
000010100000000000000000000011100000000000001000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000010001111110011101000100100000
000000001010000000100011101111111011110100010000000000
000000000000000000000000011000000000010110100000000000
000000000000000000000010101111000000101001010000000000
000000000100001000000000010011000000010110100000000000
000010000000000101000010100000100000010110100000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000011100000000000000011110000000000
000000000000001000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000000011001011010010001110100000000
000000000000000000000010001001101101110100010000100000
000000000100000000000010001001111101010001110100000000
000000000000000000000100001101101000111000100000000010

.logic_tile 8 9
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000100000111100000000010000
001000000000000000000111000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000111100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110010101101000101001100110000000
000000000000000000000111110000001101101001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000001000000100110000000
000000000000000000000011110000001111000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000001
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000100000000001000001100000
000000000000000101000000010000011110000100000110000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000001101100000010000000000000000100100000000
000000000000000101000010100000001100000000000010000000

.ramb_tile 10 9
000000000000010000000000010000011010000000
000010000000100000000011100000000000000000
111000000000000000000000000000011000000000
000000000000000111000000000000000000000000
010000000000000000000000000000011010000000
010000000000000000000000000000000000000000
000000000000000000000000000000011000000000
000000000000000111000000000000000000000001
000000000000000000000000000000011010000000
000000000000000000000000000000000000000000
000000000000100000000000000000011000000000
000000000001010000000000000000000000000000
000000001010000000000000000000011010000000
000000000000000000000000000000000000000000
010000000000000000000000000000011000000000
010000000000000000000000000000000000000001

.logic_tile 11 9
000010000000100000000000010101001001001100111100000000
000001000000000000000010000000001100110011000000010000
001000000000000001100000010011101000001100111100000000
000000000000000000000010000000101100110011000000000000
110000000000001000000000000011101000001100111100000000
000000000000010001000010110000001001110011000000000000
000000000000000000000110000011001000001100111100000000
000000000000000000000000000000001101110011000000000100
000000000000001001100110010111101000001100111100000000
000000000000000101000010100000001101110011000000000001
000000100000001101100000010111001001001100111100000000
000001000000000101000011100000001000110011000000000000
000000000000000101100000010101001001001100111100000001
000000001110000000000011100000101001110011000000000000
000000000000001000000000000101101000001100110100000000
000000000000000001000000001111100000110011000001000000

.logic_tile 12 9
000000000000001000000000000001100000000000000100000000
000000000000001111000000000000100000000001000000000000
001000000000000011100111100000011010000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000001100000000000000000000001010000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000001010000100000100100000
000000000000000000000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000001000001100000000
000000000000000001000000000101000000000000
001000000000000000000011001000001110000000
000000000000000000000000000111010000010000
110000000000000000000000001000001100000000
110000000000000000000011101101010000000000
000100000000000011000111001000001110000000
000100000000000000000100001001010000001000
000000000000000111000011100000001100000000
000000000000000000000011110001000000000100
000000000000000000000000000000001110000000
000000000000000111000000001101010000000000
000000000000000111000011100000001100000000
000000000000000000000000001011010000000000
110000000000000000000000000000001110000000
010000000000001001000000000000000000000100

.logic_tile 4 10
000000000000000000000000001111001001000100101100000000
000000000000000000000000001111001011100001000000010000
001000000000000000000000001111001001000100101100000000
000000000000000000000000001011001110100001001000000000
000000000001010000000000000000001000111100001000000000
000000000000001101000000000000000000111100000010000000
000000000001010011100010000000000000010110100000000000
000000001110100000000000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000110100000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000001000000001001100000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
010000000001010000000110100000000000000000000000000000
110000000000100001000000000000000000000000000000000000

.logic_tile 5 10
000000000000001101100010101011111110000000100100000000
000000000010000101000010100011111101000010000000000000
001000000000100000000000000011011010100000000000000000
000000000000011111000010100111001001000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000101000000010000000000010110100000000000
000000000000000000000010001111000000101001010000000000
000000000000001001100110010111111110000010100100000000
000000000000000001000010000000100000000010100000000000
000000000000001000000110010001111100010001110100000000
000000000000001001000010101011011111111000100000000010
000000000000000000000000000001011111010000000000000000
000000000000001101000010000001001001000000000000000000
000000000000001000000000000001000001100000010000000100
000000000000000001000010110011101011000000000010100010

.logic_tile 6 10
000000000000000000000110100001101000111100001000000000
000000000000000000000000000000100000111100000000010000
000000000000000000000011100011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000001101000111100001000000000
000001000110000000000000000000100000111100000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000010001101000111100001000000000
000000001000000000000010100000100000111100000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000001101000111100001000000000
000000000110000000000000000000100000111100000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 7 10
000000000000001111100000010101001111101011010100000000
000000000000000101100010100111101101101101010001000000
001000000000001111100110010000000000001111000000000000
000000000000001111100011100000001000001111000000000000
000000100000000001100000000000011100000011110000000000
000000000000001101000011100000000000000011110000000000
000000000000001000000010101001011000011001010100100000
000000000000000101000100000011011111011010100000000000
000000000000000000000000001000001011001100110000000000
000000000000000000000000001101001000110011000000000000
000000000000000011100000011001011001011001010100000000
000000000000000000100011100001111001011010100000100000
000000000000001111100000010001011011011001010100000000
000000000000000001100010000101001001101001100000100000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000

.logic_tile 8 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001100000000000000000000000011000000000000001000000000
000000000000000000000000000000001110000000000000000000
010000000000000000000000000011101000001100110000000000
000000000000000000000000001111000000110011000000000000
000000000000000000000000000000000001000000100100000000
000000000001010000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000001001000000101000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000110011000000010100000000000000000000000000000
000000000001100011000100000000000000000000000000000000

.logic_tile 9 10
000000001110000001100010100111101100000010000000000000
000000000000000000000000000011011110000000000000000000
001000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110001000000
000000000000000000000000001001001001011001010100000000
000000000000000000010000000111011010011010100000000000
000000000010000001100000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000001000000001101000010100000000000000000000000000000
000000000000001011000100000111000000000010000000000000
000100000000010000000000000000000000001111000000000000
000000000110100000000000000000001100001111000001000000
000001000000000101000000000011000000000000000000000000
000000000000000000100000000000100000000001000000000000
000000000000101101000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000001000001010100000
000000000000000000000011101001010000000000
001000100000001000000000001000001000000000
000001000000000111000011111101010000000000
010000000000000000000000001000001010000001
010000000000000000000011100111010000000000
000000001111001000000000011000001000000001
000010000000100101000010100101010000000000
000000000000000000000000000000001010000000
000010000000000000000000001111010000010000
000000000000100000000111001000001000000000
000000001111010000000000001011010000010000
000001000000000011100011100000001010000000
000000100000000000000000000111010000000000
010011100000010011100000000000001000000000
010001000000100000100000000000010000000000

.logic_tile 11 10
000000000000000000000000000011011111000100100100000000
000000000000000000000011100011011000010010000001000000
001000000000001000000000000001100000000000000000000000
000000000000001111000010101101100000111111110000000100
000000000000000101000000000000011010000100000100000000
000000000000000101000010100000010000000000000000000000
000000000000000101000000010001011000010101010010000000
000000001110000111000010100000110000010101010001000100
000000000000001111100000001101000000000000000000100000
000000000000000001000000001001000000111111110010000100
000000000000010000000000000101111000010101010000000100
000000000000100000000000000000010000010101010011000000
000000000000000000000000001000000000011001100000000110
000000000000000000000000001001001010100110010011000000
000000000000000000000000001001100000000000000000000000
000000000000000000000011110101100000111111110011000000

.logic_tile 12 10
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001100000000000000000000
000000000000000101000000000000000000000000100100000000
000000000000000000100000000000001001000000000000000000
000000000000001000000000001011101000000000000000000000
000000000000000001000000001001010000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000001
000000000000000000000000000000000000000001000000000000

.ramb_tile 3 11
010000000001000000000000000000000000000000
001000000000000000000000000000000000000000
111000000000000000000000000000000000000000
000000000000000000000000000000000000010000
010000000000100000000110100000000000000000
111000000000000000000000000000000000000000
000100000000000000000000000000000000000000
001100000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000010000000000000000000000000000000
000000000000011000000000000000000000000000
001000000000100011000000000000000000100000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
110000000000000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000001111011000100000100000000
000000000000000000000000001101101001000010000000000000
001000000000000000000110010000001100010000000000000000
000000000000000000000110001111011110100000000010000100
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000001000000000010111001110010100000000000100
000000000000000011000011000000100000010100000010000010
000010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000010000000000000010110100000000000
000000000000000000000010011011000000101001010000000000
001000000000000001100111001001001010011101000100000000
000000000000000000000100001011101111110100010000000010
000000000000000111000010000001111111010001110100000000
000000000000000000000100001001001011110100010000000010
000000000000001111100111000011001100001100000100000001
000000000000000001100100000111011001111100110000000000
000000000000001000000000011000000000010110100000000000
000000000000000101000011100101000000101001010000000000
000000000000000000000110000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000101000000000010101111111010001110100000001
000000000000000001000010101101011010110100010000000000
000000000000001000000000010101000000010110100000000000
000000000000000101000010100000000000010110100000000000

.logic_tile 6 11
000000000110000000000111100001001000111100001000000000
000000000000000000000100000000100000111100000000010000
000000000000010000000110100000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000010001000000000000001001000111100001000000000
000000001010000101000000000000100000111100000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000100000100000000000000001001000111100001000000000
000001001101010000000000000000100000111100000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 7 11
000000001000000111000110010101011010111001010100000000
000000000000000000100010011101101010111001110000000000
001000000000101000000110000000011001001011000000000000
000000000001000111000011101011001100000111000000000000
110000000100001111100110011001011111000001110000000000
110000000000000001100010000101011001000001010000000000
000000000000000111100000001011000001000110000000000000
000000000000000101100010010011001001000000000001000000
000000000000101001100111101001001101000001110000000000
000000001110010001000000000101001001000001010000000000
000000000000100001100000001001001010111001010100000000
000000000000010000000000000111101001111110100000000000
000000000000100000000111000011001011000011010000000000
000000000000000000000100000000101000000011010000000000
000001000000001000000111111111101011111101010100000000
000000100000000001000010001001101011101001110000000000

.logic_tile 8 11
000001000000000000000000000000011000000100000100000000
000000000000001111000011100000000000000000000000000000
001001001010000111100000000001000000000000000100000000
000010000000000000100000000000000000000001000000000000
010000000000000000000000000000011100000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000100100000000
000000000000000000000110000000001110000000000000000000
000000000000000011100000001000011000010100000000000000
000000000000000000000000001111000000101000000000000000
000000000000001011100000001011111010100010000000000000
000000000000000001100000001101011100000100010000000000
000000000000000011100000000000000001001001000000000000
000000000000000001100000000111001111000110000000000000
000000000110000111000010100111100000000000000100000000
000000000000000000000100000000000000000001000000000000

.logic_tile 9 11
000000000000000101100110100001101010111011110000000001
000000000000001101000010011101101000111111110000000000
001000000001011001100111010011111010001100000000000000
000000000000000101000110101111111001011000000000000000
110000000000000001100010111000001110011011000000000000
110000000000000101000110001011001000100111000000000000
000000000000000000000010101001111000100010000000000000
000000000000001101000100001001011000000100010000000000
000000000000000000000110000111101011011100000000000000
000000000000000000000000001101011101100000000000000000
000001000000001000000000000001011101001110010000000000
000000000000000001000010000000111010001110010000000000
000000000000001000000111110001101101100000000000000000
000000000000001011000011010101011100000000000000000000
000000000000000000000000010000000001000000100100000001
000000000000001111000011000000001111000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
111000000000100000000000000000000000000000
000000001100000000000000000000000000000000
010000000000100000000011100000000000000000
111000000001010000000000000000000000000000
000000000001000111000000000000000000000000
001000000000100000100000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
111000000110000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010011100000010011011010010101010000000010
000000000000100000000011010000100000010101010010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000000001011001100000100100
000000000000000000000010000101001001100110010001000000
000000000000000000000000000000011011001100110000000110
000000000000000000000000000000001000001100110001000000
000000000000000001000000001000000000011001100000000100
000000000000000000000000000101001110100110010011100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000000101000000000010000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000101
000000000000000000000000000000000000000000000001000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000101100000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000010000001000000000001000000000000000
000000000000000111000011111111001001000000
001000010000000000000000001000000001100000
000000000000000111000000001101001010000000
010000000000000111000011101000000000000000
110000001110001111100000000101000000000000
000000000000000001000000000000000000000000
000000000000001001100010010101000000000000
000000000000000000000010000000000000000000
000000000000000000000100000001000000000000
000010100000000000000000000000000000000000
000000001110000000000000001011000000010000
000000000000000000000000000000000000000000
000010001100000000000010010101000000000000
010000000000000000000010000000000000000000
010000000000000000000100001111000000000000

.logic_tile 4 12
010000000000000000000000000101000000101001010010000000
001001000000000000000000000101000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000010000000000001111111000011101000100000000
001000000000100000000000001001001101110100010000000010
001000000000000111100000011011111101010001110100000000
000000000000000000100010000101101011111000100000000010
000000000000000111000000001011111110011001010100000000
001000001110000000000000001101001100100101010000000010
000000000000001111100110010000000000001111000000000000
001000000000000001100011110000001111001111000000000000
000000000000001000000110010000011010000011110000000000
001000000000000101000010100000010000000011110000000000
000000000000001111000000000101011101011001010100000000
001000000000000101000010001011011111100101010000000010
000000000000000000000000000000000001001111000000000000
001000000000000000000010000000001010001111000000000000
000000000000000111000000010111100000010110100000000000
001000000000000001000010100000000000010110100000000000

.logic_tile 6 12
010010100000000000000110100111001000111100001000000000
001000000000000000000000000000100000111100000000010000
000000000000001000000000000101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000111001000111100001000000000
001000000000000000000000000000100000111100000000000000
000000000000000000000110110000000001000000001000000000
001000000000000000000010100000001011000000000000000000
000001000000000000000000000111001000111100001000000000
001010000000000000000000000000100000111100000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111001000111100001000000000
001000000000000000000010000000100000111100000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001001000000000000000000

.logic_tile 7 12
010000000000000000000110000011111001010000110000000001
001000000000001101000000000001011101010000000000000000
001000000110000000000110000000000000000000000000000000
000000100001011101000010110000000000000000000000000000
010000000000000101000011100000000000000000000000000000
111000000000000000100000000000000000000000000000000000
000000000000000000000110000000001011100101010000000000
001000000000000000000000000111001001011010100000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000100111000111010000000000000000000000000000
001000000000010000100110000000000000000000000000000000
000000000001010000000000001001011101010010000000000000
001000100000100001000000001101111001000010100000000000
000000000000000000000000000001100000000000000101000000
001000000000000000000000000000000000000001000010000000

.logic_tile 8 12
010000000111010111000011101011001010000010000000000000
001000000000000000000111100001101010000000000000000000
001001000000001101000000000011011000000000010000000000
000010100000001011000011101001011111000000000010000010
010001000000000001000000010101100000000000000100000000
011000001110000111000011000000100000000001000000000000
000000000000001001100110110111101110111111110000000000
001000000000001111000010010111111011111101110010000000
000000000000000000000010001101111000001100000000000000
001000000010000111000010111101001010100100000000000000
000000000000001000000000000011011010010111110000000000
001000000000000001000000001011110000101000000000000000
000000000000001000000010011001011011000000010100000010
001000001000000001000110000101011100000000000000000000
000000000000000000000010000000011010000011110000000000
001000000000000000000100000000010000000011110000000100

.logic_tile 9 12
010000000000001000000000000000001110000100000100000000
001000000100000111000011000000010000000000000000000010
001000000000000111000011101000000000000000000100100001
000000000000000000110000000001000000000010000000000000
010000000001000000000111000000011110000100000100000000
111000000000110000000000000000010000000000000000000000
000000000000100000000000010011100000000000000100000000
001000000001010000000010000000100000000001000000000010
000000000000000000000000000111100000000000000100000001
001000000000010000000000000000000000000001000000100000
000000100000000000000000000000000001000000100100000000
001001000000000000000011100000001001000000000000000000
000000000001010000000000000111000000000000000100000000
001000000000000111000011100000000000000001000000100010
000000000000000000000000001001001001010110000000000000
001000000000000111000010001101011111000000100000000000

.ramt_tile 10 12
000000010000000001100000001000000001000000
000000000000000000100000000101001001000000
001000010000000000000000010000000000100000
000000000000000000000010011011001111000000
110010000000000000000000000000000000000000
110001000000000000000000000111000000000000
000000000000001001100000000000000000000000
000000000000001001100000000001000000000000
000010000000001000000111000000000000000000
000001000000001111000110000011000000000000
000000000000000000000000001000000000100000
000001000000000000000000000111000000000000
000000001110000011100010000000000000000000
000000000000000000100010001011000000000000
110000000000000011100000001000000000000000
110000000000000001000000000101000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000010000100000000
000000110100000001
000000000100000010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000010000000100010
000001110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000010000000001001111000100000001
001000000000000000000011110000001011001111000010000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000001000000000000000000000101100000000000000100000001
001000100000000000000000000000100000000001000010000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000001
001000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
111010100000001000000000000000000000100000
000001000000000011000000000000000000010000
010000000000000000000111100000000000000000
111000000000000000000100000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000
001001000000000000000000000000000000100001
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
011000001110000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000011001101110000010000010100000
001000000000001101000011010111111011000000000010000000
001000000000001000000110000001011010111101010100100000
000000000000000001000000000111001101111101110000000001
110000000000100000000110000000001101101111000100000000
011000000001010000000000000111001000011111000000000000
000000000000000111000000000000000001000000100100000000
001000000000000000000000000000001111000000000000000000
000000000000000101100010000011001110000010000000000000
001000000000000000000010100001101001001001000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001111000000000010000000000000
000000000000001011100000011001100000000110000000000000
001001000000000101100010000111101011000000000000000000
000000000000000001100000000000000001000000100100000000
001000000000000000000011110000001111000000000000000000

.logic_tile 5 13
010000000000000101100111010001011010010000000000000000
001000000000000000000110100000011001010000000000000000
001000000000000111000000000000000000100000010000100000
000000100000000000000000001001001110010000100010000001
000000000000001000000010010000000001001111000000000000
001000001110001111000010000000001100001111000000000000
000000000000000111000000010000001100000011110000000000
001000000000000000000010100000010000000011110000000000
000000000000001001000000010011111111010001110100000000
001000000000000101000011101101001010110100010000000001
000000000010000001100000000000000001001111000000000000
001000000000000001000000000000001000001111000000000000
000000000000001000000110010101001100011001010100000000
001000000000001001000010100011001111100101010000000010
000000000000001000000000000101011100011101000100000000
001000000000000101000000001111101011110100010000000010

.logic_tile 6 13
010000000000000000000000010000001000111100001000000000
001000000000000000000010100000001010111100000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000110100000001000111100001000000000
001000000000000000000000000000001010111100000000000000
000000000000000101100000000001000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
001000101101010101000000000000001010111100000000000000
000000000000000000000000000101100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000001000111100001000000000
001000000000010000000000000000001010111100000000000000
000000000000000000000000000011000000000000001000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000100100000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000011000001
001000000000000111100000010000011000000100000100000000
000000000000000000100011110000010000000000000001000100
110000000000000000000000000000001100000100000110000001
011000000000000000000000000000000000000000000000000001
000000001010000000000000000000000000010110100000000001
001000000000000000000000001111000000101001010000000000
000000100000000001100000000000011110000100000110000000
001000000000000000000011110000010000000000000000000011
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000001011000000110110111000000000000000100000000
001000000000100001000010100000000000000001000000000111
000000000000000000000000010111000000010110100000000000
001000000000000000000010000000100000010110100000000000

.logic_tile 8 13
010000000000000000000000000001100000000000001000000000
001000000100000000000010110000000000000000000000001000
001000000000000101000110101101011010010010001100000000
000000000000001101100000000101001100001000010000000000
000001000001010001000010011101001001010010001100000000
001010100000000000100011010001101011001000010000000000
000000000000000101000011101101001001010010001100000000
001000000000001101100000000101001001001000010000000000
000010100000000101100000001101001000010010001100000000
001001000110000000000000000001101001001000010000000000
000000000000000000000000001101001001010010001100000000
001000000000000000000000000101101111001000010000000000
000000000001011000000000011111001000010010001100000000
001000000000000101000010100001001011001000010000000000
000001000000000000000000011101001000010010001100000000
001000100000000000000010100101001111001000010000000000

.logic_tile 9 13
010000000000000101100000010000011010000011110000000000
001000000000000000000010100000010000000011110000000000
001000000000001111000110110000000000010110100000000000
000000000000000101000011100001000000101001010000000000
110000000000000000000110100001100000010110100000000000
111000000000000000000000000000100000010110100000000000
000000000000000101100000011101001000100000000000000000
001000000000000000000010100001111000000000000000000000
000010100000010000000000000000001110000100000100000000
001001000000100000000000000000000000000000000000000000
000000000000000000000000001101111001100000000000000000
001000000000100000000000001101001001000000000000000000
000000000000000000000011100000000001001111000000000000
001000001100001111000000000000001010001111000000000000
000000000000000000000000000001100000000000000100000000
001000001000000000000000000000100000000001000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000000001010000000011110000000000000000
111000000000000000000000000000000000000000
000000000000000000000000000000000000001000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000
000000000000000011100000000000000000000000
001000000000000000100000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000100000
001000000000000000000000000000000000000000
000011000000010000000000000000000000000000
001011000000100000000000000000000000000000
010000000000000000000000000000000000000000
111001000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011000000000000000000000
000000000000000000000000000101010000000001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000001010000000000000000000000000000000000
000000000000000000000000000111001111000000
001000010000000111000000001000000001000000
000000000000000000000000001101001010010000
010000001100000000000111001000000000000000
110000000000000000000100001101000000000000
000000000000000011000111101000000000000000
000000000000000001000010000001000000000000
000000000000000000000010000000000000000000
000000000000001011000000000011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000010000
000000000101000001000010001000000000000000
000000000000000000000010001111000000000000
010000000000000000000111000000000000000000
110000000000000000000000001111000000000000

.logic_tile 4 14
000000000000000000000000000111001011000000000000000000
000000000000000000000000000101111001010000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001010100000000000000111101101100001101111010000000000
000000001100000000000100000001101110100110010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000001100100000000010000000
000000001100000000000000001111011100010000000010000101
000000000001010001100000010000000000000000000000000000
000000000000100000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 6 14
000000000110001000000000010000001001111100001000000000
000000001110000001000010000000001011111100000000010000
001000000000000111100011100000000001000000001000000000
000000000001000000000000000000001010000000000000000000
000000000000001000000000000000001001111100001000000000
000000000000000111000010110000001011111100000000000000
000000000000000111100111000000000000000000001000000000
000000000000001101000110100000001011000000000000000000
000000000000001000000000001101001000101000000100000000
000000000000000101000000000101000000101011110000100000
000000000000000001000000001011011011000000110100000000
000000000000000000000000001101001001111100110000100000
000000000000000000000000001011111010001000010100000000
000000000000000000000000000101001000101101110000100000
000000000001010000000111000001011111001100000100000000
000000000000100000000000001101111000111100110000100000

.logic_tile 7 14
000000000110000101000000000000000001001111000000000000
000000100000000000000010100000001111001111000000000000
001000000000001101000000000001011010000100000000000000
000000000000000111100000001101111010000000000000000000
010000000000000000000010100101100000101001010000000000
110000000000000111000111100011000000000000000000000100
000000000000001001100011100011000000000000000000000000
000000000000000001000100000001001100100000010000100000
000000000110100001100000001001000000000000000000000000
000000000000001101000000000001001001000110000000000000
000000000000001000000110001000000000000000000100000001
000000000000000001000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000101100001010000100000000000
010000000000000000000000000000001000010000100000000000

.logic_tile 8 14
000000000000100000000000001011101000010010001100000000
000000000001010000000000000011101011001000010000010000
001000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000110000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000010000000000110110011000000010110100000000000
000000000000000101000010000000000000010110100000000000
000000000000001000000000000111100000111001110000000000
000000000000000001000000000000001110111001110000000010
000000000000001000000010001000000000010110100000000000
000000000000000001000000001101000000101001010000000000
000000000000000001000000000101100001000110000100000000
000000000001000000000010110000101100000110000000000000
000000100000001000000000000000011010101000000000000100
000001000000000101000000001111010000010100000000100000

.logic_tile 9 14
000000000000001101100010110001000000000000001000000000
000000000000000101010011110000000000000000000000001000
001000000000001000000000000001001010001100111110000000
000010000000000101000011110000101100110011000000000000
000000000000000101100000000111001000001100111100000000
000000000000000000000011110000101110110011000000000000
000000001010000101000111110000001000111100001000100000
000000000000000000000010100000000000111100000000000000
000000000000000101100000001001000001100000010000000001
000000100000000000100000000101101101000000000011000000
000000000000000000000000010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000100000001010101100000010111011010000000000000000000
000100000000000000100010000001111001000100000000000000
010000000001000000000000000101111000010111000000000000
010000000000000000000000000000111011010111000010000000

.ramt_tile 10 14
000000010000000000000111011000000001000000
000000000000000000000110111101001000000000
001000010000001000000111000000000001000000
000000000000011011000010011001001010001000
010000000000000011100000000000000000000000
010000000000000000100000000101000000000000
000000000001010011100010001000000000000000
000000000000000001000000001011000000000000
000000000000000000000000000000000000000000
000000000000000001000000000011000000000000
000000000000100000000010001000000000000000
000000000001010000000000001001000000000100
000000000000001000000000001000000000000000
000000000000001111000000001001000000000000
010000000000000000000000000000000000000000
110000000000000000000000000111000000000000

.logic_tile 11 14
000000000000000000000011101101101110010110100000000000
000000100000001111000100000011100000101010100000000000
001000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000110000000000111110011111011010011100000000000
110010100000000000000010000000011101010011100000000000
000000000000100000000000011011111100111100000000000000
000000000000001111000010000101101001110100010000000000
000000000000001000000000000101101110000001000100000000
000000000000000001000000001111001000000110000000000000
000000000001001011100110001001011001010110000110100000
000000000000100001100011111011001111000010000000000000
000000000000101000000110000101011010000110000100000100
000000000000010111000000000011101000001010000000000000
000010000000000001000000011000011110000110110000000000
000000001010000000000011100001001110001001110000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000111111001001011010101010110000000
110000000000000000000110001001111011110110000010100001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000110000000000000
000000000000000000000000001101001001001001000010000000
000000000000000000000000001101101000011001010101000000
000000000000000000000000000001111001111001010000000011

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
111000000000001000000000000000000000000000
000000000000000111000000000000000000000001
010000000000000000000011100000000000000000
110000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000010000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000110000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001110101000000000000000
000000000000000000000000001001110000111110100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000010101101111010010111110000000000
000000000000000000000000000011100000000010100000000000
001000000001001011000000000111100001000110000000000000
000000000000000001000000001001101011011111100000000000
010000000110000001100110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000010001100000011111100000000000
000000000000000001000010001001001101000110000000000000
000000000001010111000111100011111000000110000100000000
000000001110100000000000001111001110000101000000000000
000010000000000001100000000001100001011111100000000000
000001100000000001000000000011001110000110000000000000
000010000000001111100110000001101110000111000100000000
000001000000000001100000000101001110000001000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000100000000000000000000000000000000

.logic_tile 6 15
000000000000000111100000000001000000100000010000000000
000010100000001111100000000000001111100000010000000000
001000001010001001100110001000011001001110100000000000
000000000000001011000011000001001011001101010000000000
010000000000000000000010000101000000010110100000000000
110000000000000001000011100000100000010110100000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000000000000001100000000000001010000011110000000000
000000000000000000000010000000000000000011110000000000
000000000000000000000000001001011000000110100110000000
000000000000000000000000001001011100000100000000000000
000000000000000000000110000000000000010110100001000000
000000001000000000000100000001000000101001010011000011
000000100000000000000000000011001111010111000000000000
000000000000000000000000000000111000010111000000000000

.logic_tile 7 15
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110010100001011000000000000101000001001001000000000000
110001000000100101000000000000001000001001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000001
000000000000000000000000000000000000000000000000000010
000000100110000000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000111000111010101100000000000000100100000
000000000001000000000110100000100000000001000000000000
001000000000000111000000001111101000001000000000000000
000000000000000000000000001011011001000000000000000010
010000000000000011100111001000000000000000000100000000
110000000000000000100000001101000000000010000000000010
000000000000000011100111110101000000000000000100000000
000000000000000000100111110000000000000001000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000010010101000000000010000000000010
000000000000000000000110101000000000000000000100000000
000000000000000111000100000001000000000010000000000010
000000000000000000000000000001000000000000000100000000
000000001000000000000000000000000000000001000000000010
110000000000000001100000000000001100000100000100000000
010000000000000000100000000000010000000000000000000010

.logic_tile 9 15
000000001000000000000110100000000000000000000100000000
000000000000000000000010010011000000000010000000000000
001000000000001000000000000000000000000000100100000000
000000000000000101000000000000001111000000000000000000
010000000000000000000111010000000000000000100100000000
110000001100000000000010100000001101000000000000000000
000000000000000101100000000000000000000000100100100000
000000000000000000000000000000001001000000000000100100
000000000000001000000000010000000000000000000100000000
000000000000001011000011101001000000000010000000000000
000000100000000000000000000000011010000100000110000000
000011001110000000000000000000000000000000000000100000
000000000000000000000000010000001010000100000110000000
000000000000000000000011010000010000000000000000100000
000000000000000000000000000000011000000100000100000010
000000000000000000000000000000000000000000000000100000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
111000000000000000000000000000000000100000
000000000110000000000000000000000000100000
010000000000000000000011100000000000000000
110000000000000000000000000000000000000000
000000000001100011100000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000100000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000001010000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000100000000010000000000000000000
000000000001010000000000000101001111000000
001000010000000000000011101000000000000000
000000000000001001000000001001001001000001
010000000000000011000011101000000000000000
110000000000000011000000000001000000000000
000000000000000011100111000000000000000000
000000000000000000100000000011000000000000
000000000000100111000000001000000000000000
000000000001010000000000000011000000000000
000000000000000000000011000000000000000000
000000000000000011000000000101000000000001
000000000000000000000010001000000000000000
000000000000000000000100001101000000000000
010000000000000000000000001000000000000000
110000000000000000000000001011000000000000

.logic_tile 4 16
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
110000000000000000000000000011111001110000100100000001
010000000000000000000000001111101001100000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110100001111011010001110000000000
000000000000000000000000001001001101111110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000010101000000000000001000000000
000000000000001001000011010000100000000000000000001000
001000000000000000000000010111011011001100111000000000
000000000000000000000011010000101100110011000000000000
010000000000000001100000011000001000001100110000000000
010000000000000000000010100011001111110011000000000000
000000000000001111000000011000011100000010000000000000
000000000000000001000010000011001011000001000001000000
000000000000001000000110001011100000101001010000000000
000000000000000111000000001001001100101111010000000000
000000000000001001100000001001001101111000010100000000
000000000000000101000000001101001010010000100000000000
000000000000000001000011110111101100111110110000000000
000000000010000000100010000011011010000000100000000000
000000000000000000000000000111001100111010100000000000
000000000000001001000000001011001111100010100000000000

.logic_tile 6 16
000000000000000000000000001000000001101111010010000000
000000001000000000000010010111001100011111100000000001
001000001000000001100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001111100101001010100000000
000000000010000000000000001101001111011000000000000000
000000000000000111100000001111100001111001110000000000
000000000000000111100000000101001001010110100000000000
000000000000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 7 16
000001000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010000101011000000001010000000000
000000000000000000000010101101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000100000000000000000011010000100000100000000
000000000001010101000000000000000000000000000000000000
001000000000000000000010100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
110000000000001000000000000000011000000100000100000000
110000000000001011000000000000010000000000000000100000
000000000000001000000111100000000001000000100100100000
000000000000000011000010100000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010000000000000000000100100000010
000000000000000000000100000000001000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000001000000000001000001010000110110000000000
000000000000000001000000001001001010001001110000000000
001000000000000000000111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
110000000000001001000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001001101110010110100000000000
000000000000000000000000001001110000101010100000000000
000000000000000000000111000111101111000010000100000000
000000000000001001000100000001001110000011010001000000
000000000000000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramt_tile 10 16
000000011100000000000010000000000000000000
000000000000000000000110011011001001000000
001000010100000000000000001000000000000000
000000000001000000000000001111001111100000
110000000000000001000010001000000000000000
110000000000000001000000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000100000000000000000000000000000
000000000000010000000010011101000000000000
000000000000001000000000000000000000001000
000000000000001011000000000101000000000000
000000000000000000000011100000000000000000
000000000000000001000010000101000000000000
110000000000000011100000000000000000000000
010000000000000000000010001001000000000000

.logic_tile 11 16
000000000000000000000000001001101011000110100100000000
000010100000000000000000000101001101001000000001000000
001000000000000001100000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010000000001111010100000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000111110000001101001011100000000000
000100000000000000000010001011001101000111010000000000
000000000000001000000000001111011010010110100000000000
000000000000000001000000000001000000101010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cea0cea0cea0cea0cea0cea0cea0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea
0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ceb0ceb0ceb0cea0cea
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ed80ed80ed80ed80ed80ed80ed80ed80ed80ed80ed80ec90ec90ec90ec90ec9
0ede0ede0ede0ede0ede0ede0ede0ede0edc0ed80ed80ed80ed80ed80ed80ed8
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0edf0edf0edf0edf0edf0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede

.ram_data 10 7
4cbb4cba4cba4cba4cba48fc48e548e548e548e548c748c648c248c248c248c2
c770c761c761c761c743c743c707c7064f8e4f8e4f8c4f8c4e9d4e9d4e994cbb
b00bb00bb00ab008b008b008b008e55de55dc777c777c777c776c776c774c770
b3c0b3c0b1e2b0f3b0f3b0f3b0f3b0f3b03cb03cb03cb03cb03cb00fb00fb00b
b7bbb7b9b7b9b7b8b7b8b7b8b79ab3d6b3d6b3c7b3c7b3c7b3c5b3c5b3c4b3c4
8c528c528c5284da84cb84c984c9848d848d848c848ca6aea6aea6aeb7bfb7bb
cb01cb01cb01c923c923c9228d668d668d668d648c758c758c758c758c718c52
da6ada68da68da68da2ccb3dcb3dcb1fcb1fcb1fcb1ecb1ecb1ecb10cb10cb01
fc93f8d7f8d7f85ff85df85cf85cf85cf85cf85cf85cda6bda6bda6bda6bda6b
ff95ff94fdb6fdb6fdb6fdb6fda7fda7fda1fda1fda1fda0fda0fda0fd82fd82
eefceeedeee5eee5eee1eec3eec2eec2eec2eec2eec2ffd1ffd1ffd1ff95ff95
898b8988898889888988898888998899aabbeeffeeffeefeeefeeefeeefceefc
98ea89fb89fb89fb89bd89bd89bc89bc89bc89bc89bc899e898f898f898f898b
9adf9ade9ade9ade9ade9ade9acf9acd9ac99ac99ac99ac89ac898ea98ea98ea
bd89bd899fab9fab9fab9fab9faa9faa9faa9fa89fa89eb99eb99afd9afd9afd
ace8ace8ace8acacac8ebd9fbd9fbd9fbd9fbd9fbd9fbd9cbd9cbd9cbd9cbd9c

.ram_data 10 5
6ac0790b16bc01f7010c6664fdaff8d0cb1385e8a6a3b358f4564fbd4b4c4807
6cb85bf35b081c4323fc20b7644e5724d8efc994ae57a4a893e3921ac5706ebb
c7274acd59963e7d3e0421cf02b4557f5504faece9a7ac50979b91e0b22be752
4fd94d826a68792334d807b1016a0001ffdafcb1e91d8f4e8c25b3feb297f46c
5c0d6b5660bc17f7170e106d2336eeddeca4df2bda41c19aa6f3a680b14b9230
74b2615943208ceb9d98baf1b82aed41c69ad1fed095b64ea52728dc1b9f5de4
db2c9c6f8d16a6b9a0eab183d669c532c0536aac3de73c940b7d092644cd77bc
95143e9a29fb29804e695d3e585572ac25ef24d01739116a1000efe9ecbef9d7
311f576e5641cda9eafafb93bde49e2f8b5e88718088f7cbf4b0e1d5c30e8467
c06cd149f212a5722c9d0aec19e318906f796d2e68475b34529914ca27a322d4
242431459ada89bbcdc0eea5f97ef85bda288f458c16b3ffb3c8b0a1c7f6c697
4c2c7b6f7a5a69392d440e071d3210d932ac67c564d257b3534c502d633a2653
a48093e5903e811be768e60df530d362d20785740cd92ea839ef38960bb14fc0
ea68f92fbc5e8f738f0488659950ba17fc66e5cbc6bcd3ddd1e8f2aba7d6a4f1
ddffddc8feadebdce8d3caa69fc79cf39c84afa1aad0b9979ba2de4bcd3ccc19
9bfe9ad998accdcdeef8fdbffd8adaebcb9ec9a88ccdbfbcbe99b8ce8beb8a9a

.ram_data 3 5
12fb300aedb6eb42a6f61d9b192f56d3daeee918a5a42a9c7f71736f9cd794a9
9d72978ab058b0206fcf6eb34861539917683410b8a6ef56e7aec04b59bb1f0f
42e571d3738572b314e407d22584243a224e111c1033dee9ed9de9e7ea79c800
08580ac89372b16ab2b490ac8b16a90eaa90aaaaddfe57647443675b450d44b3
4896c242f1defb4edcb856a46d706fe0c47482a0b912bb0a989e120e21962b04
31993bcb94b99ee170a2491cc34eec16eee911b11b2fb07794898f95254927ce
da8361ffc5508b02207f0cc1d397f9fe55c81a9bb86527370f54e142ee304462
6c4cb3fc174d79ecdc5c12eda759c9f06d05a21f8cba6802f37fdfc93924941c
a67a42652a8a9dbf79f0dd4f3944f2b1561eb0268df96958ef6102d7a476c8cf
e42f00e6e0a455fdb59e51cbb18836fbd6ba32ad96ce768881bf25f4c583210c
3ad15214b21816cdfe4b1e86fe8a835f63d3839a2f47cf0f2f80cad9a2110658
9dd9f5d71d7d757797dd7f5f1774f7fe1f7addd8b5c35d07bda5d52035a2d877
791c117dfd3b971f7f7b355f9939e20c0a4a6266ac004ca824a6ce84a6684e62
49ff3e0674c4d8e9be03f45858b132d957229d4ab1a25bcb11cd75259f50b338
58493e5012b7552efba9b9d6df53c0c0a4270ab0485726950322c9e5af52a118
c988af9aa99fde8fd8dabef1b9e5df7cd97dae65a0fcc6f5c14fa75629df5ec6

.ram_data 3 3
6e22332ebe2aa7646286f1ea70cac23dd9bb36bf29f3c637d138b2504bfc2a76
52357620cfe9ee65931a7c76cd974afdf9bb3be6d4eacba8208679263a0a2f6c
56a84fe36cdde4455ffa5f28520d8d3d2baa6245b510de993e2ae1c7883abf9f
b18911263a1d9213f678d2c7b64e81736d0f276ace512c0dff91190d95e85250
0a35a92d2b12e7f3dc8350b018775cf31de4190337e7ffc3b5a15b23dd297f65
e819c33914ffbf372873c7f0501439654caaa619c3d4b02e1cf979417717c4ed
294311c82015fe704acd255fb3f045281e9eec04252170bf6e402b4134be357c
48c9d16ac31c866d1eb90b215357968c4c70be7365ae936ec9a1770b47ef1905
7955d738d96f736234f616a0454de8db8864f52110f4e19e66fe93d4bcda6b03
b0a513cda2c4025529a7d468da76bfc09981db1c93bf688a64e8a86d2ce0e82c
499e5f31edbff779451fd17ecb8b1e318230d28691ebc853b2a4b5654a6d4545
d7df93ebb495b4440f678ede953e1058e75ccaeb1d206dbe8687f2df838cb5e3
5d2d804da7cff860de31d58ff5374a4d6216865b2384c16c8fae6e158410c0e3
1840e0bf574e2fb2f191d840ce2afe0ac866e1953de32368d49615fdc5e61467
f06110fef873183dbc5572d75cde928ea958a9e0a8a7fd7af0fd2ddb02b6db41
b8aacc839e27e46227fbdd3c0b489e7853bdc346de00dda0eaeee8bb8fa18199

.ram_data 10 3
705d3adcfc41fa48e918e3086807ff1731e07aa62bcf4ce151dcda3e4b5ae69e
d3f3f2786a57dde209429675c6c1a55f1ba464204abfe932daaefacdfc58b611
ec8af1219ca7016c31c70367b78c6803e792b80df8b1de555ab932766ff3c72a
6eead84e71706035c9096bbcc9e9669e3b3a0f334226e7f436515d502e4c2a27
a92d06805a0675afa8c9e210cee1172d760aaca0e734bcd8318a594a36fa8b9c
afe21e261eb838ed0b429bd22962b040b06109f704131fad84dbd820f0c75e6a
84892b7190b0fc6ded0ff35e43a48775a5bc82d61b8e64764fa5e14de2367b08
0aa10845bfad0de4f0a3f08fe35a53dbc1e2cbf0ebe0f39d6b3ed2ba9ed6ad95
1fa691a3d2c9a40b478c85e0dff1afb4f6813a60c293dc1491cb1feac9f95d16
76ee0467e749a9c67133cd83a13a20713e131f11151c948b137922ab7796d80c
de37252c54ac235ea6cc63e64e7b5d6d001ac6d4fdeb427f8feea06c54243e74
bb1fdf3dd03411575b543862530ad4bf030230e0017ebb7300994e857a9417ab
d4db1a5aa5ea8f5f8d641cf99ad367d0523998b20cf7c7baab28b0d31b67b0cf
d25ce8c4fbfbad5b1aadcb4e9aebfa82c60a444177e866afc8eab424de548dd6
215910b6cdd058d9986dcae0aa201af69d229ca89b84f41c266d6c411e115138
dde4a18245e57fb8b5773829bfc849595ebd7e2c71521fca8291867c7c1fbb2a

.ram_data 3 9
001a00190017001600150013001200110010000f000e000e000d000c000b000b
0042003f003b003800350032002f002c002a0027002500230021001f001d001c
00a8009f0096008d0085007e00770070006a0064005e00590054004f004b0046
01a80190017a01650151013e012c011b010b00fc00ee00e100d400c800bd00b2
042e03f203b903840351032102f402ca02a2027c02580237021701f901dc01c2
0a8909f1096208dc085c07e40773070806a3064305e90594054404f804b1046e
1a8c190f17a71653151213e312c511b810b90fc90ee60e100d460c870bd30b29
42e63f253b9a38413519321e2f4e2ca62a2527c7258b237021731f921dcd1c20
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cea0cea0cea0cea0cea0cea0cea0cae0cae0cae0cae0cae0cae0cae0cae0cae
0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea
0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea0cea
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ceb0ceb0ceb0cea0cea
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec90ec9
0ed80ed80ed80ed80ed80ed80ed80ed80ed80ed80ed80ec90ec90ec90ec90ec9
0ede0ede0ede0ede0ede0ede0ede0ede0edc0ed80ed80ed80ed80ed80ed80ed8
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede
0edf0edf0edf0edf0edf0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede0ede

.ram_data 3 13
4cbb4cba4cba4cba4cba48fc48e548e548e548e548c748c648c248c248c248c2
c770c761c761c761c743c743c707c7064f8e4f8e4f8c4f8c4e9d4e9d4e994cbb
b00bb00bb00ab008b008b008b008e55de55dc777c777c777c776c776c774c770
b3c0b3c0b1e2b0f3b0f3b0f3b0f3b0f3b03cb03cb03cb03cb03cb00fb00fb00b
b7bbb7b9b7b9b7b8b7b8b7b8b79ab3d6b3d6b3c7b3c7b3c7b3c5b3c5b3c4b3c4
8c528c528c5284da84cb84c984c9848d848d848c848ca6aea6aea6aeb7bfb7bb
cb01cb01cb01c923c923c9228d668d668d668d648c758c758c758c758c718c52
da6ada68da68da68da2ccb3dcb3dcb1fcb1fcb1fcb1ecb1ecb1ecb10cb10cb01
fc93f8d7f8d7f85ff85df85cf85cf85cf85cf85cf85cda6bda6bda6bda6bda6b
ff95ff94fdb6fdb6fdb6fdb6fda7fda7fda1fda1fda1fda0fda0fda0fd82fd82
eefceeedeee5eee5eee1eec3eec2eec2eec2eec2eec2ffd1ffd1ffd1ff95ff95
898b8988898889888988898888998899aabbeeffeeffeefeeefeeefeeefceefc
98ea89fb89fb89fb89bd89bd89bc89bc89bc89bc89bc899e898f898f898f898b
9adf9ade9ade9ade9ade9ade9acf9acd9ac99ac99ac99ac89ac898ea98ea98ea
bd89bd899fab9fab9fab9fab9faa9faa9faa9fa89fa89eb99eb99afd9afd9afd
ace8ace8ace8acacac8ebd9fbd9fbd9fbd9fbd9fbd9fbd9cbd9cbd9cbd9cbd9c

.ram_data 3 15
6ac0790b16bc01f7010c6664fdaff8d0cb1385e8a6a3b358f4564fbd4b4c4807
6cb85bf35b081c4323fc20b7644e5724d8efc994ae57a4a893e3921ac5706ebb
c7274acd59963e7d3e0421cf02b4557f5504faece9a7ac50979b91e0b22be752
4fd94d826a68792334d807b1016a0001ffdafcb1e91d8f4e8c25b3feb297f46c
5c0d6b5660bc17f7170e106d2336eeddeca4df2bda41c19aa6f3a680b14b9230
74b2615943208ceb9d98baf1b82aed41c69ad1fed095b64ea52728dc1b9f5de4
db2c9c6f8d16a6b9a0eab183d669c532c0536aac3de73c940b7d092644cd77bc
95143e9a29fb29804e695d3e585572ac25ef24d01739116a1000efe9ecbef9d7
311f576e5641cda9eafafb93bde49e2f8b5e88718088f7cbf4b0e1d5c30e8467
c06cd149f212a5722c9d0aec19e318906f796d2e68475b34529914ca27a322d4
242431459ada89bbcdc0eea5f97ef85bda288f458c16b3ffb3c8b0a1c7f6c697
4c2c7b6f7a5a69392d440e071d3210d932ac67c564d257b3534c502d633a2653
a48093e5903e811be768e60df530d362d20785740cd92ea839ef38960bb14fc0
ea68f92fbc5e8f738f0488659950ba17fc66e5cbc6bcd3ddd1e8f2aba7d6a4f1
ddffddc8feadebdce8d3caa69fc79cf39c84afa1aad0b9979ba2de4bcd3ccc19
9bfe9ad998accdcdeef8fdbffd8adaebcb9ec9a88ccdbfbcbe99b8ce8beb8a9a

.ram_data 3 11
12fb300aedb6eb42a6f61d9b192f56d3daeee918a5a42a9c7f71736f9cd794a9
9d72978ab058b0206fcf6eb34861539917683410b8a6ef56e7aec04b59bb1f0f
42e571d3738572b314e407d22584243a224e111c1033dee9ed9de9e7ea79c800
08580ac89372b16ab2b490ac8b16a90eaa90aaaaddfe57647443675b450d44b3
4896c242f1defb4edcb856a46d706fe0c47482a0b912bb0a989e120e21962b04
31993bcb94b99ee170a2491cc34eec16eee911b11b2fb07794898f95254927ce
da8361ffc5508b02207f0cc1d397f9fe55c81a9bb86527370f54e142ee304462
6c4cb3fc174d79ecdc5c12eda759c9f06d05a21f8cba6802f37fdfc93924941c
a67a42652a8a9dbf79f0dd4f3944f2b1561eb0268df96958ef6102d7a476c8cf
e42f00e6e0a455fdb59e51cbb18836fbd6ba32ad96ce768881bf25f4c583210c
3ad15214b21816cdfe4b1e86fe8a835f63d3839a2f47cf0f2f80cad9a2110658
9dd9f5d71d7d757797dd7f5f1774f7fe1f7addd8b5c35d07bda5d52035a2d877
791c117dfd3b971f7f7b355f9939e20c0a4a6266ac004ca824a6ce84a6684e62
49ff3e0674c4d8e9be03f45858b132d957229d4ab1a25bcb11cd75259f50b338
58493e5012b7552efba9b9d6df53c0c0a4270ab0485726950322c9e5af52a118
c988af9aa99fde8fd8dabef1b9e5df7cd97dae65a0fcc6f5c14fa75629df5ec6

.ram_data 10 13
6e22332ebe2aa7646286f1ea70cac23dd9bb36bf29f3c637d138b2504bfc2a76
52357620cfe9ee65931a7c76cd974afdf9bb3be6d4eacba8208679263a0a2f6c
56a84fe36cdde4455ffa5f28520d8d3d2baa6245b510de993e2ae1c7883abf9f
b18911263a1d9213f678d2c7b64e81736d0f276ace512c0dff91190d95e85250
0a35a92d2b12e7f3dc8350b018775cf31de4190337e7ffc3b5a15b23dd297f65
e819c33914ffbf372873c7f0501439654caaa619c3d4b02e1cf979417717c4ed
294311c82015fe704acd255fb3f045281e9eec04252170bf6e402b4134be357c
48c9d16ac31c866d1eb90b215357968c4c70be7365ae936ec9a1770b47ef1905
7955d738d96f736234f616a0454de8db8864f52110f4e19e66fe93d4bcda6b03
b0a513cda2c4025529a7d468da76bfc09981db1c93bf688a64e8a86d2ce0e82c
499e5f31edbff779451fd17ecb8b1e318230d28691ebc853b2a4b5654a6d4545
d7df93ebb495b4440f678ede953e1058e75ccaeb1d206dbe8687f2df838cb5e3
5d2d804da7cff860de31d58ff5374a4d6216865b2384c16c8fae6e158410c0e3
1840e0bf574e2fb2f191d840ce2afe0ac866e1953de32368d49615fdc5e61467
f06110fef873183dbc5572d75cde928ea958a9e0a8a7fd7af0fd2ddb02b6db41
b8aacc839e27e46227fbdd3c0b489e7853bdc346de00dda0eaeee8bb8fa18199

.ram_data 10 11
705d3adcfc41fa48e918e3086807ff1731e07aa62bcf4ce151dcda3e4b5ae69e
d3f3f2786a57dde209429675c6c1a55f1ba464204abfe932daaefacdfc58b611
ec8af1219ca7016c31c70367b78c6803e792b80df8b1de555ab932766ff3c72a
6eead84e71706035c9096bbcc9e9669e3b3a0f334226e7f436515d502e4c2a27
a92d06805a0675afa8c9e210cee1172d760aaca0e734bcd8318a594a36fa8b9c
afe21e261eb838ed0b429bd22962b040b06109f704131fad84dbd820f0c75e6a
84892b7190b0fc6ded0ff35e43a48775a5bc82d61b8e64764fa5e14de2367b08
0aa10845bfad0de4f0a3f08fe35a53dbc1e2cbf0ebe0f39d6b3ed2ba9ed6ad95
1fa691a3d2c9a40b478c85e0dff1afb4f6813a60c293dc1491cb1feac9f95d16
76ee0467e749a9c67133cd83a13a20713e131f11151c948b137922ab7796d80c
de37252c54ac235ea6cc63e64e7b5d6d001ac6d4fdeb427f8feea06c54243e74
bb1fdf3dd03411575b543862530ad4bf030230e0017ebb7300994e857a9417ab
d4db1a5aa5ea8f5f8d641cf99ad367d0523998b20cf7c7baab28b0d31b67b0cf
d25ce8c4fbfbad5b1aadcb4e9aebfa82c60a444177e866afc8eab424de548dd6
215910b6cdd058d9986dcae0aa201af69d229ca89b84f41c266d6c411e115138
dde4a18245e57fb8b5773829bfc849595ebd7e2c71521fca8291867c7c1fbb2a

.ram_data 10 9
001a00190017001600150013001200110010000f000e000e000d000c000b000b
0042003f003b003800350032002f002c002a0027002500230021001f001d001c
00a8009f0096008d0085007e00770070006a0064005e00590054004f004b0046
01a80190017a01650151013e012c011b010b00fc00ee00e100d400c800bd00b2
042e03f203b903840351032102f402ca02a2027c02580237021701f901dc01c2
0a8909f1096208dc085c07e40773070806a3064305e90594054404f804b1046e
1a8c190f17a71653151213e312c511b810b90fc90ee60e100d460c870bd30b29
42e63f253b9a38413519321e2f4e2ca62a2527c7258b237021731f921dcd1c20
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 sys_clk$SB_IO_IN
.sym 1 out_mclk$SB_IO_OUT_$glb_clk
.sym 2 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 6 query_sine_$glb_ce
.sym 7 $PACKER_GND_NET_$glb_clk
.sym 37 sys_clk$SB_IO_IN
.sym 133 sys_clk$SB_IO_IN
.sym 487 sys_clk$SB_IO_IN
.sym 522 dds_u2.sine_lookup[0]
.sym 539 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 752 out_sck$SB_IO_OUT
.sym 830 $PACKER_GND_NET
.sym 836 sys_clk$SB_IO_IN
.sym 847 $PACKER_GND_NET
.sym 862 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 864 i2s_tx_u1.sck_counter[0]
.sym 865 i2s_tx_u1.sck_counter[1]
.sym 894 i2s_tx_u1.strobe
.sym 912 $PACKER_GND_NET
.sym 1091 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 1116 note_value_2[0]
.sym 1118 note_value_2[3]
.sym 1171 tx_pin$SB_IO_OUT
.sym 1178 rx_pin$SB_IO_IN
.sym 1203 $PACKER_GND_NET
.sym 1289 tx_pin$SB_IO_OUT
.sym 1311 tx_pin$SB_IO_OUT
.sym 1364 $PACKER_GND_NET
.sym 1393 $PACKER_GND_NET
.sym 1572 $PACKER_VCC_NET
.sym 1614 tx_pin$SB_IO_OUT
.sym 1678 uart_tx_u1.state[1]
.sym 1784 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 1789 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 1848 $PACKER_GND_NET
.sym 1864 $PACKER_GND_NET
.sym 1888 $PACKER_GND_NET
.sym 1986 pll_u1.locked
.sym 2003 pll_u1.locked
.sym 2052 pll_u1.locked
.sym 2072 $PACKER_GND_NET
.sym 2073 $PACKER_GND_NET
.sym 2124 $PACKER_GND_NET
.sym 2134 $PACKER_VCC_NET
.sym 2257 $PACKER_GND_NET
.sym 2278 $PACKER_GND_NET
.sym 2507 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 2509 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 2510 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 2511 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 2520 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 2522 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 2587 $PACKER_GND_NET
.sym 2615 $PACKER_GND_NET
.sym 2636 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 2637 out_mclk$SB_IO_OUT_$glb_clk
.sym 2640 dds_u2.sine_lookup[1]
.sym 2641 dds_u2.sine_lookup[2]
.sym 2642 dds_u2.sine_lookup[3]
.sym 2643 dds_u2.sine_lookup[4]
.sym 2644 dds_u2.sine_lookup[5]
.sym 2645 dds_u2.sine_lookup[6]
.sym 2646 dds_u2.sine_lookup[7]
.sym 2663 dds_u2.sine_lookup[14]
.sym 2664 dds_u2.step_size[3]
.sym 2665 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 2669 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 2673 $PACKER_GND_NET
.sym 2674 dds_u2.step_size[7]
.sym 2711 dds_u2.sine_lookup[0]
.sym 2714 dds_u2.step_size[0]
.sym 2744 dds_u2.step_size[0]
.sym 2745 dds_u2.sine_lookup[0]
.sym 2771 query_sine_$glb_ce
.sym 2772 out_mclk$SB_IO_OUT_$glb_clk
.sym 2774 dds_u2.sine_lookup[8]
.sym 2775 dds_u2.sine_lookup[9]
.sym 2776 dds_u2.sine_lookup[10]
.sym 2777 dds_u2.sine_lookup[11]
.sym 2778 dds_u2.sine_lookup[12]
.sym 2779 dds_u2.sine_lookup[13]
.sym 2780 dds_u2.sine_lookup[14]
.sym 2781 dds_u2.sine_lookup[15]
.sym 2799 out_sck$SB_IO_OUT
.sym 2800 dds_u2.step_size[0]
.sym 2801 dds_u2.step_size[4]
.sym 2802 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 2803 dds_u2.step_size[10]
.sym 2805 dds_u2.step_size[8]
.sym 2807 dds_u2.step_size[1]
.sym 2809 dds_u2.step_size[6]
.sym 2909 dds_u2.step_size[3]
.sym 2910 i2s_tx_u1.strobe
.sym 2911 dds_u2.step_size[9]
.sym 2912 dds_u2.step_size[11]
.sym 2913 dds_u2.step_size[15]
.sym 2914 dds_u2.step_size[7]
.sym 2915 dds_u2.step_size[12]
.sym 2916 dds_u2.step_size[0]
.sym 2922 dds_u2.sine_lookup[14]
.sym 2926 dds_u2.sine_lookup[15]
.sym 2928 dds_u2.sine_lookup[8]
.sym 2930 dds_u2.sine_lookup[9]
.sym 2933 dds_u2.step_size[5]
.sym 2934 dds_u2.step_size[2]
.sym 2937 dds_u2.step_size[14]
.sym 2939 dds_u2.note_value[9]
.sym 2964 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 2992 out_sck$SB_IO_OUT
.sym 3034 out_sck$SB_IO_OUT
.sym 3041 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 3042 out_mclk$SB_IO_OUT_$glb_clk
.sym 3044 dds_u2.step_size[14]
.sym 3045 dds_u2.step_size[4]
.sym 3046 dds_u2.step_size[10]
.sym 3047 dds_u2.step_size[8]
.sym 3048 dds_u2.step_size[1]
.sym 3049 dds_u2.step_size[6]
.sym 3050 dds_u2.step_size[5]
.sym 3051 dds_u2.step_size[13]
.sym 3065 i2s_tx_u1.strobe
.sym 3101 i2s_tx_u1.sck_counter[0]
.sym 3102 i2s_tx_u1.sck_counter[1]
.sym 3110 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 3142 i2s_tx_u1.sck_counter[0]
.sym 3145 i2s_tx_u1.sck_counter[1]
.sym 3156 i2s_tx_u1.sck_counter[0]
.sym 3160 i2s_tx_u1.sck_counter[1]
.sym 3161 i2s_tx_u1.sck_counter[0]
.sym 3177 out_mclk$SB_IO_OUT_$glb_clk
.sym 3178 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 3179 dds_u2.step_size[2]
.sym 3205 $PACKER_GND_NET
.sym 3316 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 3317 $PACKER_GND_NET
.sym 3318 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 3319 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 3321 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 3330 note_value_2[6]
.sym 3345 $PACKER_GND_NET
.sym 3373 rx_pin$SB_IO_IN
.sym 3421 rx_pin$SB_IO_IN
.sym 3447 out_mclk$SB_IO_OUT_$glb_clk
.sym 3584 data_byte[7]
.sym 3588 data_byte[2]
.sym 3590 data_byte[3]
.sym 3598 dds_u1.sine_lookup_u1.sine_data[10]
.sym 3600 dds_u1.sine_lookup_u1.sine_data[11]
.sym 3724 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 3731 data_byte[4]
.sym 3733 dds_u1.sine_lookup_u1.sine_data[16]
.sym 3740 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 3750 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 3751 uart_tx_u1.state[0]
.sym 3752 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 3856 uart_tx_u1.state[0]
.sym 3860 tx_ready
.sym 3861 uart_tx_u1.state[1]
.sym 3870 dds_u1.sine_lookup_u1.sine_data[19]
.sym 3871 tx_pin$SB_IO_OUT
.sym 4002 tx_ready
.sym 4005 dds_u1.sine_lookup_u1.sine_data[13]
.sym 4006 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 4009 $PACKER_VCC_NET
.sym 4012 uart_tx_u1.state[0]
.sym 4211 $PACKER_VCC_NET
.sym 4222 $PACKER_VCC_NET
.sym 4388 $PACKER_VCC_NET
.sym 4426 $PACKER_GND_NET
.sym 4465 $PACKER_GND_NET
.sym 4476 $PACKER_GND_NET
.sym 4521 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 4522 out_mclk$SB_IO_OUT_$glb_clk
.sym 4525 dds_u2.sine_lookup_u1.sine_data[4]
.sym 4529 dds_u2.sine_lookup_u1.sine_data[5]
.sym 4548 $PACKER_VCC_NET
.sym 4555 $PACKER_VCC_NET
.sym 4567 $PACKER_GND_NET
.sym 4600 $PACKER_GND_NET
.sym 4644 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 4645 out_mclk$SB_IO_OUT_$glb_clk
.sym 4648 dds_u2.sine_lookup_u1.sine_data[6]
.sym 4652 dds_u2.sine_lookup_u1.sine_data[7]
.sym 4660 $PACKER_VCC_NET
.sym 4663 i2s_tx_u1.ws_counter[1]
.sym 4672 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 4674 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 4681 i2s_tx_u1.strobe
.sym 4682 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 4771 dds_u2.sine_lookup_u1.sine_data[8]
.sym 4775 dds_u2.sine_lookup_u1.sine_data[9]
.sym 4796 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 4799 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 4816 dds_u2.sine_lookup[5]
.sym 4823 dds_u2.sine_lookup[4]
.sym 4825 dds_u2.sine_lookup[6]
.sym 4826 dds_u2.sine_lookup[7]
.sym 4839 dds_u2.sine_lookup[14]
.sym 4841 $PACKER_GND_NET
.sym 4847 $PACKER_GND_NET
.sym 4862 dds_u2.sine_lookup[14]
.sym 4864 dds_u2.sine_lookup[5]
.sym 4874 dds_u2.sine_lookup[6]
.sym 4876 dds_u2.sine_lookup[14]
.sym 4882 dds_u2.sine_lookup[7]
.sym 4883 dds_u2.sine_lookup[14]
.sym 4886 dds_u2.sine_lookup[4]
.sym 4888 dds_u2.sine_lookup[14]
.sym 4890 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 4891 out_mclk$SB_IO_OUT_$glb_clk
.sym 4894 dds_u2.sine_lookup_u1.sine_data[10]
.sym 4898 dds_u2.sine_lookup_u1.sine_data[11]
.sym 4907 mixed_sine_value[14]
.sym 4912 out_sck$SB_IO_OUT
.sym 4913 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 4915 $PACKER_VCC_NET
.sym 4919 i2s_tx_u1.strobe
.sym 4923 $PACKER_GND_NET
.sym 4924 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 4926 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 4928 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 4938 dds_u2.sine_lookup[4]
.sym 4939 dds_u2.sine_lookup[5]
.sym 4940 dds_u2.step_size[5]
.sym 4942 dds_u2.step_size[2]
.sym 4943 dds_u2.sine_lookup[1]
.sym 4945 dds_u2.sine_lookup[0]
.sym 4948 dds_u2.sine_lookup[6]
.sym 4949 dds_u2.sine_lookup[7]
.sym 4952 dds_u2.sine_lookup[2]
.sym 4955 dds_u2.step_size[1]
.sym 4957 dds_u2.step_size[4]
.sym 4958 dds_u2.step_size[3]
.sym 4960 dds_u2.step_size[7]
.sym 4961 dds_u2.sine_lookup[3]
.sym 4964 dds_u2.step_size[0]
.sym 4965 dds_u2.step_size[6]
.sym 4966 dds_u2.step_size_SB_CARRY_I0_CO[1]
.sym 4968 dds_u2.step_size[0]
.sym 4969 dds_u2.sine_lookup[0]
.sym 4972 dds_u2.step_size_SB_CARRY_I0_CO[2]
.sym 4974 dds_u2.sine_lookup[1]
.sym 4975 dds_u2.step_size[1]
.sym 4976 dds_u2.step_size_SB_CARRY_I0_CO[1]
.sym 4978 dds_u2.step_size_SB_CARRY_I0_CO[3]
.sym 4980 dds_u2.step_size[2]
.sym 4981 dds_u2.sine_lookup[2]
.sym 4982 dds_u2.step_size_SB_CARRY_I0_CO[2]
.sym 4984 dds_u2.step_size_SB_CARRY_I0_CO[4]
.sym 4986 dds_u2.sine_lookup[3]
.sym 4987 dds_u2.step_size[3]
.sym 4988 dds_u2.step_size_SB_CARRY_I0_CO[3]
.sym 4990 dds_u2.step_size_SB_CARRY_I0_CO[5]
.sym 4992 dds_u2.step_size[4]
.sym 4993 dds_u2.sine_lookup[4]
.sym 4994 dds_u2.step_size_SB_CARRY_I0_CO[4]
.sym 4996 dds_u2.step_size_SB_CARRY_I0_CO[6]
.sym 4998 dds_u2.step_size[5]
.sym 4999 dds_u2.sine_lookup[5]
.sym 5000 dds_u2.step_size_SB_CARRY_I0_CO[5]
.sym 5002 dds_u2.step_size_SB_CARRY_I0_CO[7]
.sym 5004 dds_u2.sine_lookup[6]
.sym 5005 dds_u2.step_size[6]
.sym 5006 dds_u2.step_size_SB_CARRY_I0_CO[6]
.sym 5008 dds_u2.step_size_SB_CARRY_I0_CO[8]
.sym 5010 dds_u2.sine_lookup[7]
.sym 5011 dds_u2.step_size[7]
.sym 5012 dds_u2.step_size_SB_CARRY_I0_CO[7]
.sym 5013 query_sine_$glb_ce
.sym 5014 out_mclk$SB_IO_OUT_$glb_clk
.sym 5017 dds_u2.sine_lookup_u1.sine_data[20]
.sym 5021 dds_u2.sine_lookup_u1.sine_data[21]
.sym 5028 dds_u2.step_size[2]
.sym 5036 dds_u2.step_size[5]
.sym 5037 dds_u2.sine_lookup_u1.sine_data[10]
.sym 5047 $PACKER_VCC_NET
.sym 5052 dds_u2.step_size_SB_CARRY_I0_CO[8]
.sym 5061 dds_u2.sine_lookup[12]
.sym 5064 dds_u2.sine_lookup[15]
.sym 5065 dds_u2.sine_lookup[8]
.sym 5066 dds_u2.sine_lookup[9]
.sym 5067 dds_u2.step_size[9]
.sym 5068 dds_u2.step_size[11]
.sym 5069 dds_u2.step_size[15]
.sym 5071 dds_u2.step_size[12]
.sym 5073 dds_u2.step_size[14]
.sym 5076 dds_u2.sine_lookup[11]
.sym 5077 dds_u2.step_size[10]
.sym 5079 dds_u2.step_size[8]
.sym 5080 dds_u2.step_size[13]
.sym 5083 dds_u2.sine_lookup[10]
.sym 5086 dds_u2.sine_lookup[13]
.sym 5087 dds_u2.sine_lookup[14]
.sym 5089 dds_u2.step_size_SB_CARRY_I0_CO[9]
.sym 5091 dds_u2.sine_lookup[8]
.sym 5092 dds_u2.step_size[8]
.sym 5093 dds_u2.step_size_SB_CARRY_I0_CO[8]
.sym 5095 dds_u2.step_size_SB_CARRY_I0_CO[10]
.sym 5097 dds_u2.sine_lookup[9]
.sym 5098 dds_u2.step_size[9]
.sym 5099 dds_u2.step_size_SB_CARRY_I0_CO[9]
.sym 5101 dds_u2.step_size_SB_CARRY_I0_CO[11]
.sym 5103 dds_u2.sine_lookup[10]
.sym 5104 dds_u2.step_size[10]
.sym 5105 dds_u2.step_size_SB_CARRY_I0_CO[10]
.sym 5107 dds_u2.step_size_SB_CARRY_I0_CO[12]
.sym 5109 dds_u2.step_size[11]
.sym 5110 dds_u2.sine_lookup[11]
.sym 5111 dds_u2.step_size_SB_CARRY_I0_CO[11]
.sym 5113 dds_u2.step_size_SB_CARRY_I0_CO[13]
.sym 5115 dds_u2.step_size[12]
.sym 5116 dds_u2.sine_lookup[12]
.sym 5117 dds_u2.step_size_SB_CARRY_I0_CO[12]
.sym 5119 dds_u2.step_size_SB_CARRY_I0_CO[14]
.sym 5121 dds_u2.sine_lookup[13]
.sym 5122 dds_u2.step_size[13]
.sym 5123 dds_u2.step_size_SB_CARRY_I0_CO[13]
.sym 5125 dds_u2.step_size_SB_CARRY_I0_CO[15]
.sym 5127 dds_u2.sine_lookup[14]
.sym 5128 dds_u2.step_size[14]
.sym 5129 dds_u2.step_size_SB_CARRY_I0_CO[14]
.sym 5132 dds_u2.sine_lookup[15]
.sym 5134 dds_u2.step_size[15]
.sym 5135 dds_u2.step_size_SB_CARRY_I0_CO[15]
.sym 5136 query_sine_$glb_ce
.sym 5137 out_mclk$SB_IO_OUT_$glb_clk
.sym 5140 dds_u2.sine_lookup_u1.sine_data[22]
.sym 5144 dds_u2.sine_lookup_u1.sine_data[23]
.sym 5151 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 5153 dds_u2.sine_lookup[13]
.sym 5155 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 5157 dds_u2.sine_lookup[10]
.sym 5159 dds_u2.sine_lookup[11]
.sym 5161 dds_u2.sine_lookup[12]
.sym 5162 $PACKER_VCC_NET
.sym 5166 dds_u2.step_size[13]
.sym 5170 dds_u2.note_value[11]
.sym 5172 dds_u2.note_value[12]
.sym 5173 i2s_tx_u1.strobe
.sym 5183 dds_u2.note_value[12]
.sym 5186 dds_u2.note_value[11]
.sym 5194 out_sck$SB_IO_OUT
.sym 5198 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 5199 dds_u2.note_value[3]
.sym 5202 dds_u2.note_value[15]
.sym 5203 dds_u2.note_value[7]
.sym 5204 dds_u2.note_value[0]
.sym 5211 dds_u2.note_value[9]
.sym 5216 dds_u2.note_value[3]
.sym 5220 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 5221 out_sck$SB_IO_OUT
.sym 5227 dds_u2.note_value[9]
.sym 5234 dds_u2.note_value[11]
.sym 5237 dds_u2.note_value[15]
.sym 5243 dds_u2.note_value[7]
.sym 5250 dds_u2.note_value[12]
.sym 5257 dds_u2.note_value[0]
.sym 5260 out_mclk$SB_IO_OUT_$glb_clk
.sym 5262 dds_u2.note_value[0]
.sym 5263 dds_u2.note_value[1]
.sym 5264 dds_u2.note_value[2]
.sym 5265 dds_u2.note_value[3]
.sym 5266 dds_u2.note_value[4]
.sym 5267 dds_u2.note_value[5]
.sym 5268 dds_u2.note_value[6]
.sym 5269 dds_u2.note_value[7]
.sym 5275 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 5279 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 5284 $PACKER_GND_NET
.sym 5288 dds_u2.note_value[15]
.sym 5289 note_value_2[2]
.sym 5292 note_value_2[5]
.sym 5323 dds_u2.note_value[4]
.sym 5324 dds_u2.note_value[13]
.sym 5325 dds_u2.note_value[6]
.sym 5327 dds_u2.note_value[8]
.sym 5328 dds_u2.note_value[1]
.sym 5329 dds_u2.note_value[10]
.sym 5332 dds_u2.note_value[5]
.sym 5333 dds_u2.note_value[14]
.sym 5339 dds_u2.note_value[14]
.sym 5343 dds_u2.note_value[4]
.sym 5351 dds_u2.note_value[10]
.sym 5356 dds_u2.note_value[8]
.sym 5360 dds_u2.note_value[1]
.sym 5367 dds_u2.note_value[6]
.sym 5372 dds_u2.note_value[5]
.sym 5380 dds_u2.note_value[13]
.sym 5383 out_mclk$SB_IO_OUT_$glb_clk
.sym 5385 dds_u2.note_value[8]
.sym 5386 dds_u2.note_value[9]
.sym 5387 dds_u2.note_value[10]
.sym 5388 dds_u2.note_value[11]
.sym 5389 dds_u2.note_value[12]
.sym 5390 dds_u2.note_value[13]
.sym 5391 dds_u2.note_value[14]
.sym 5392 dds_u2.note_value[15]
.sym 5400 $PACKER_GND_NET
.sym 5405 $PACKER_GND_NET
.sym 5414 $PACKER_GND_NET
.sym 5420 $PACKER_GND_NET
.sym 5436 dds_u2.note_value[2]
.sym 5462 dds_u2.note_value[2]
.sym 5506 out_mclk$SB_IO_OUT_$glb_clk
.sym 5509 dds_u1.sine_lookup_u1.sine_data[8]
.sym 5513 dds_u1.sine_lookup_u1.sine_data[9]
.sym 5529 dds_u2.note_value[9]
.sym 5537 $PACKER_VCC_NET
.sym 5538 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 5539 $PACKER_VCC_NET
.sym 5540 $PACKER_VCC_NET
.sym 5551 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 5556 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 5560 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 5566 $PACKER_GND_NET
.sym 5569 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 5596 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 5602 $PACKER_GND_NET
.sym 5608 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 5612 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 5613 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 5615 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 5625 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 5629 out_mclk$SB_IO_OUT_$glb_clk
.sym 5632 dds_u1.sine_lookup_u1.sine_data[10]
.sym 5636 dds_u1.sine_lookup_u1.sine_data[11]
.sym 5645 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5652 dds_u1.sine_lookup_u1.sine_data[8]
.sym 5660 data_byte[7]
.sym 5665 $PACKER_VCC_NET
.sym 5681 $PACKER_GND_NET
.sym 5729 $PACKER_GND_NET
.sym 5751 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 5752 out_mclk$SB_IO_OUT_$glb_clk
.sym 5755 dds_u1.sine_lookup_u1.sine_data[16]
.sym 5759 dds_u1.sine_lookup_u1.sine_data[17]
.sym 5771 $PACKER_GND_NET
.sym 5778 data_byte[2]
.sym 5782 data_byte[3]
.sym 5787 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 5797 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 5800 data_byte[4]
.sym 5809 data_byte[3]
.sym 5810 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 5830 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 5853 data_byte[3]
.sym 5867 data_byte[4]
.sym 5874 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 5875 out_mclk$SB_IO_OUT_$glb_clk
.sym 5878 dds_u1.sine_lookup_u1.sine_data[18]
.sym 5882 dds_u1.sine_lookup_u1.sine_data[19]
.sym 5889 data_byte[7]
.sym 5897 $PACKER_GND_NET
.sym 5898 dds_u1.sine_lookup_u1.sine_data[16]
.sym 5899 data_byte[2]
.sym 5904 uart_tx_u1.state[1]
.sym 5906 data_byte[2]
.sym 5907 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 5908 $PACKER_GND_NET
.sym 5910 data_byte[3]
.sym 5918 data_byte[7]
.sym 5924 data_byte[3]
.sym 5930 data_byte[2]
.sym 5981 data_byte[2]
.sym 5982 data_byte[7]
.sym 5984 data_byte[3]
.sym 6001 dds_u1.sine_lookup_u1.sine_data[12]
.sym 6005 dds_u1.sine_lookup_u1.sine_data[13]
.sym 6009 uart_tx_u1.shift_register[0]
.sym 6014 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6016 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 6021 dds_u1.sine_lookup_u1.sine_data[18]
.sym 6025 $PACKER_VCC_NET
.sym 6031 $PACKER_VCC_NET
.sym 6035 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 6043 uart_tx_u1.state[0]
.sym 6044 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6046 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 6047 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6051 uart_tx_u1.state[0]
.sym 6052 $PACKER_VCC_NET
.sym 6056 uart_tx_u1.state[1]
.sym 6086 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6087 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6088 uart_tx_u1.state[1]
.sym 6089 uart_tx_u1.state[0]
.sym 6110 uart_tx_u1.state[1]
.sym 6112 uart_tx_u1.state[0]
.sym 6116 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 6117 uart_tx_u1.state[1]
.sym 6118 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6119 uart_tx_u1.state[0]
.sym 6120 $PACKER_VCC_NET
.sym 6121 out_mclk$SB_IO_OUT_$glb_clk
.sym 6124 dds_u1.sine_lookup_u1.sine_data[14]
.sym 6128 dds_u1.sine_lookup_u1.sine_data[15]
.sym 6136 $PACKER_VCC_NET
.sym 6141 uart_tx_u1.state[0]
.sym 6148 uart_tx_u1.state[0]
.sym 6158 uart_tx_u1.state[1]
.sym 6255 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 6259 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 6265 uart_tx_u1.state[0]
.sym 6271 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 6425 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 6426 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 6506 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 6513 i2s_tx_u1.strobe
.sym 6514 dds_u2.sine_lookup_u1.sine_data[4]
.sym 6560 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.sym 6562 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 6565 i2s_tx_u1.ws_counter[1]
.sym 6608 i2s_tx_u1.strobe
.sym 6615 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 6621 dds_u2.sine_lookup_u1.sine_data[6]
.sym 6632 $PACKER_GND_NET
.sym 6634 $PACKER_VCC_NET
.sym 6662 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6663 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6664 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6665 i2s_tx_u1.right_buff[13]
.sym 6666 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 6667 i2s_tx_u1.right_buff[9]
.sym 6668 i2s_tx_u1.left_buff[9]
.sym 6669 i2s_tx_u1.left_buff[13]
.sym 6689 $PACKER_GND_NET_$glb_clk
.sym 6690 $PACKER_GND_NET
.sym 6699 $PACKER_VCC_NET
.sym 6706 dds_u2.sine_lookup_u1.sine_data[5]
.sym 6708 dds_u2.sine_lookup_u1.sine_data[4]
.sym 6722 i2s_tx_u1.ws_counter[1]
.sym 6736 $PACKER_VCC_NET
.sym 6741 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 6743 $PACKER_VCC_NET
.sym 6749 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 6750 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 6751 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 6752 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 6753 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 6758 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 6761 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 6762 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 6763 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 6764 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 6765 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6766 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 6767 i2s_tx_u1.left_buff[8]
.sym 6768 i2s_tx_u1.right_buff[14]
.sym 6769 i2s_tx_u1.right_buff[8]
.sym 6770 i2s_tx_u1.right_buff[12]
.sym 6771 i2s_tx_u1.left_buff[12]
.sym 6780 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 6781 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 6783 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 6784 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 6785 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 6786 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 6787 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 6788 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 6789 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 6790 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 6791 out_mclk$SB_IO_OUT_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 $PACKER_VCC_NET
.sym 6806 mixed_sine_value[9]
.sym 6807 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 6808 dds_u2.sine_lookup_u1.sine_data[7]
.sym 6811 i2s_tx_u1.strobe
.sym 6814 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 6821 mixed_sine_value[13]
.sym 6822 mixed_sine_value[12]
.sym 6827 mixed_sine_value[8]
.sym 6829 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 6847 $PACKER_VCC_NET
.sym 6852 $PACKER_GND_NET
.sym 6871 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 6893 $PACKER_GND_NET_$glb_clk
.sym 6894 $PACKER_GND_NET
.sym 6903 $PACKER_VCC_NET
.sym 6909 $PACKER_VCC_NET
.sym 6910 dds_u2.sine_lookup_u1.sine_data[9]
.sym 6912 dds_u2.sine_lookup_u1.sine_data[8]
.sym 6916 $PACKER_VCC_NET
.sym 6920 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 6922 $PACKER_GND_NET
.sym 6925 i2s_tx_u1.strobe
.sym 6927 dds_u2.sine_lookup_u1.sine_data[20]
.sym 6942 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 6946 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 6952 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 6955 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 6956 $PACKER_VCC_NET
.sym 6958 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 6962 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 6963 $PACKER_VCC_NET
.sym 6964 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 6965 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 6966 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 6967 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 6968 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 6970 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 6971 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 6972 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 6973 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 6974 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 6975 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 6984 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 6985 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 6987 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 6988 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 6989 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 6990 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 6991 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 6992 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 6993 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 6994 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 6995 out_mclk$SB_IO_OUT_$glb_clk
.sym 6996 $PACKER_VCC_NET
.sym 6997 $PACKER_VCC_NET
.sym 7010 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 7012 dds_u2.sine_lookup_u1.sine_data[11]
.sym 7014 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 7022 $PACKER_VCC_NET
.sym 7023 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 7040 $PACKER_GND_NET
.sym 7042 $PACKER_VCC_NET
.sym 7072 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 7074 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 7076 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 7097 $PACKER_GND_NET_$glb_clk
.sym 7098 $PACKER_GND_NET
.sym 7107 $PACKER_VCC_NET
.sym 7113 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 7114 dds_u2.sine_lookup_u1.sine_data[21]
.sym 7115 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 7117 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 7119 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 7123 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 7126 dds_u2.sine_lookup_u1.sine_data[23]
.sym 7128 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 7140 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 7142 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 7143 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 7144 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 7146 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 7148 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 7150 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 7151 $PACKER_VCC_NET
.sym 7152 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 7153 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 7154 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 7160 $PACKER_VCC_NET
.sym 7172 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 7174 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 7176 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 7178 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 7188 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 7189 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 7191 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 7192 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 7193 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 7194 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 7195 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 7196 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 7197 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 7198 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 7199 out_mclk$SB_IO_OUT_$glb_clk
.sym 7200 $PACKER_VCC_NET
.sym 7201 $PACKER_VCC_NET
.sym 7214 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 7218 dds_u2.sine_lookup_u1.sine_data[22]
.sym 7220 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 7224 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 7246 $PACKER_VCC_NET
.sym 7248 $PACKER_VCC_NET
.sym 7253 $PACKER_GND_NET
.sym 7256 $PACKER_VCC_NET
.sym 7274 uart_rx_u1.serial_counter[9]
.sym 7275 uart_rx_u1.serial_counter[10]
.sym 7276 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 7277 uart_rx_u1.serial_counter[6]
.sym 7282 $PACKER_VCC_NET
.sym 7283 $PACKER_VCC_NET
.sym 7284 $PACKER_VCC_NET
.sym 7285 $PACKER_VCC_NET
.sym 7286 $PACKER_VCC_NET
.sym 7287 $PACKER_VCC_NET
.sym 7288 $PACKER_VCC_NET
.sym 7289 $PACKER_VCC_NET
.sym 7301 $PACKER_GND_NET_$glb_clk
.sym 7302 $PACKER_GND_NET
.sym 7311 $PACKER_VCC_NET
.sym 7318 $PACKER_VCC_NET
.sym 7321 $PACKER_VCC_NET
.sym 7322 $PACKER_VCC_NET
.sym 7328 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 7329 note_value_2[4]
.sym 7334 $PACKER_GND_NET
.sym 7344 note_value_2[4]
.sym 7351 note_value_2[3]
.sym 7354 note_value_2[5]
.sym 7357 note_value_2[0]
.sym 7359 note_value_2[2]
.sym 7361 $PACKER_VCC_NET
.sym 7362 note_value_2[6]
.sym 7363 $PACKER_VCC_NET
.sym 7364 $PACKER_VCC_NET
.sym 7369 $PACKER_VCC_NET
.sym 7371 $PACKER_VCC_NET
.sym 7372 note_value_2[1]
.sym 7376 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 7377 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 7382 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 7384 $PACKER_VCC_NET
.sym 7385 $PACKER_VCC_NET
.sym 7386 $PACKER_VCC_NET
.sym 7387 $PACKER_VCC_NET
.sym 7388 $PACKER_VCC_NET
.sym 7389 $PACKER_VCC_NET
.sym 7390 $PACKER_VCC_NET
.sym 7391 $PACKER_VCC_NET
.sym 7392 note_value_2[0]
.sym 7393 note_value_2[1]
.sym 7395 note_value_2[2]
.sym 7396 note_value_2[3]
.sym 7397 note_value_2[4]
.sym 7398 note_value_2[5]
.sym 7399 note_value_2[6]
.sym 7403 out_mclk$SB_IO_OUT_$glb_clk
.sym 7404 $PACKER_VCC_NET
.sym 7405 $PACKER_VCC_NET
.sym 7414 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7417 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7431 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 7433 uart_rx_u1.state[1]
.sym 7438 note_value_2[1]
.sym 7440 dds_u1.sine_lookup_u1.sine_data[17]
.sym 7441 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 7457 $PACKER_GND_NET
.sym 7466 $PACKER_VCC_NET
.sym 7478 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 7505 $PACKER_GND_NET_$glb_clk
.sym 7506 $PACKER_GND_NET
.sym 7515 $PACKER_VCC_NET
.sym 7516 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7519 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7521 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 7522 dds_u1.sine_lookup_u1.sine_data[9]
.sym 7524 note_value_2[5]
.sym 7527 data_byte[3]
.sym 7530 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7531 note_value_2[2]
.sym 7536 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7537 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7538 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7539 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7540 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 7541 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 7542 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7548 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7550 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7552 $PACKER_VCC_NET
.sym 7556 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7557 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7559 $PACKER_VCC_NET
.sym 7560 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7561 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7562 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7567 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7574 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7579 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7580 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 7581 uart_rx_u1.state[1]
.sym 7582 uart_rx_u1.state[0]
.sym 7583 uart_rx_u1.state[4]
.sym 7584 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 7585 uart_rx_u1.state[3]
.sym 7586 uart_rx_u1.state_SB_DFFE_Q_E
.sym 7587 uart_rx_u1.state[2]
.sym 7596 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7597 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7599 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7600 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7601 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7602 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7603 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7604 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7605 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7606 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7607 out_mclk$SB_IO_OUT_$glb_clk
.sym 7608 $PACKER_VCC_NET
.sym 7609 $PACKER_VCC_NET
.sym 7622 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7623 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7626 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7629 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 7632 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7633 data_byte[2]
.sym 7636 dds_u1.sine_lookup_u1.sine_data[12]
.sym 7639 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7640 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7641 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7642 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 7645 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7654 $PACKER_VCC_NET
.sym 7661 $PACKER_GND_NET
.sym 7682 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 7685 tx_pin$SB_IO_OUT
.sym 7709 $PACKER_GND_NET_$glb_clk
.sym 7710 $PACKER_GND_NET
.sym 7719 $PACKER_VCC_NET
.sym 7726 dds_u1.sine_lookup_u1.sine_data[17]
.sym 7730 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7731 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 7732 $PACKER_VCC_NET
.sym 7738 dds_u1.sine_lookup_u1.sine_data[14]
.sym 7746 dds_u1.sine_lookup_u1.sine_data[15]
.sym 7757 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7763 $PACKER_VCC_NET
.sym 7764 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7765 $PACKER_VCC_NET
.sym 7766 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7767 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7768 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7771 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7777 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7778 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7779 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7783 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7787 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 7800 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7801 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7803 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7804 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7805 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7806 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7807 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7808 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7809 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 7810 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7811 out_mclk$SB_IO_OUT_$glb_clk
.sym 7812 $PACKER_VCC_NET
.sym 7813 $PACKER_VCC_NET
.sym 7826 uart_tx_u1.state[0]
.sym 7828 uart_tx_u1.state[1]
.sym 7832 data_byte[7]
.sym 7834 $PACKER_VCC_NET
.sym 7858 $PACKER_VCC_NET
.sym 7865 $PACKER_GND_NET
.sym 7888 uart_tx_u1.shift_counter[0]
.sym 7892 uart_tx_u1.send_SB_LUT4_I0_O
.sym 7913 $PACKER_GND_NET_$glb_clk
.sym 7914 $PACKER_GND_NET
.sym 7923 $PACKER_VCC_NET
.sym 7931 data_byte[3]
.sym 7937 data_byte[2]
.sym 7939 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 7942 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7945 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7959 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 7960 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 7963 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 7964 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 7965 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 7967 $PACKER_VCC_NET
.sym 7969 $PACKER_VCC_NET
.sym 7971 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 7973 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 7976 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 7979 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 7983 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 8000 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 8001 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 8003 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 8004 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 8005 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 8006 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 8007 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 8008 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 8009 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 8010 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 8011 out_mclk$SB_IO_OUT_$glb_clk
.sym 8012 $PACKER_VCC_NET
.sym 8013 $PACKER_VCC_NET
.sym 8030 data_byte[3]
.sym 8036 uart_tx_u1.state[1]
.sym 8045 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 8119 query_sine
.sym 8122 out_ws$SB_IO_OUT
.sym 8251 i2s_tx_u1.sd_SB_DFFESR_Q_R
.sym 8252 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.sym 8253 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8297 $PACKER_VCC_NET
.sym 8305 out_ws$SB_IO_OUT
.sym 8307 i2s_tx_u1.strobe
.sym 8332 i2s_tx_u1.strobe
.sym 8346 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8375 i2s_tx_u1.strobe
.sym 8376 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8383 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8407 i2s_tx_u1.ws_counter[2]
.sym 8408 i2s_tx_u1.ws_counter[3]
.sym 8409 i2s_tx_u1.ws_counter[4]
.sym 8410 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 8411 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 8412 i2s_tx_u1.ws_counter[0]
.sym 8436 i2s_tx_u1.ws_counter[0]
.sym 8448 i2s_tx_u1.strobe
.sym 8450 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8459 i2s_tx_u1.ws_counter[1]
.sym 8463 $PACKER_VCC_NET
.sym 8477 i2s_tx_u1.ws_counter[0]
.sym 8481 i2s_tx_u1.ws_counter[1]
.sym 8493 i2s_tx_u1.ws_counter[0]
.sym 8510 i2s_tx_u1.ws_counter[0]
.sym 8511 $PACKER_VCC_NET
.sym 8512 i2s_tx_u1.ws_counter[1]
.sym 8525 i2s_tx_u1.strobe
.sym 8526 out_mclk$SB_IO_OUT_$glb_clk
.sym 8527 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8528 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 8529 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8530 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8531 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8532 out_sd$SB_IO_OUT
.sym 8533 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 8535 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8542 i2s_tx_u1.ws_counter[1]
.sym 8551 i2s_tx_u1.ws_counter[2]
.sym 8552 i2s_tx_u1.ws_counter[2]
.sym 8555 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8557 i2s_tx_u1.sd_SB_DFFESR_Q_R
.sym 8559 i2s_tx_u1.ws_counter[1]
.sym 8562 i2s_tx_u1.ws_counter[0]
.sym 8569 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8570 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8571 i2s_tx_u1.ws_counter[2]
.sym 8572 i2s_tx_u1.left_buff[8]
.sym 8574 i2s_tx_u1.ws_counter[1]
.sym 8575 i2s_tx_u1.left_buff[9]
.sym 8576 i2s_tx_u1.ws_counter[0]
.sym 8579 i2s_tx_u1.ws_counter[2]
.sym 8582 mixed_sine_value[9]
.sym 8584 i2s_tx_u1.left_buff[12]
.sym 8585 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8588 i2s_tx_u1.right_buff[13]
.sym 8592 mixed_sine_value[13]
.sym 8595 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8598 i2s_tx_u1.right_buff[9]
.sym 8600 i2s_tx_u1.left_buff[13]
.sym 8603 i2s_tx_u1.ws_counter[2]
.sym 8604 i2s_tx_u1.right_buff[9]
.sym 8605 i2s_tx_u1.right_buff[13]
.sym 8608 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8609 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8610 i2s_tx_u1.ws_counter[1]
.sym 8611 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8614 i2s_tx_u1.left_buff[12]
.sym 8615 i2s_tx_u1.ws_counter[0]
.sym 8616 i2s_tx_u1.left_buff[13]
.sym 8617 i2s_tx_u1.ws_counter[2]
.sym 8622 mixed_sine_value[13]
.sym 8626 i2s_tx_u1.ws_counter[2]
.sym 8627 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8628 i2s_tx_u1.left_buff[9]
.sym 8629 i2s_tx_u1.left_buff[8]
.sym 8635 mixed_sine_value[9]
.sym 8640 mixed_sine_value[9]
.sym 8644 mixed_sine_value[13]
.sym 8648 query_sine_$glb_ce
.sym 8649 out_mclk$SB_IO_OUT_$glb_clk
.sym 8651 i2s_tx_u1.right_buff[15]
.sym 8652 i2s_tx_u1.right_buff[10]
.sym 8653 i2s_tx_u1.right_buff[11]
.sym 8654 i2s_tx_u1.left_buff[11]
.sym 8655 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8656 i2s_tx_u1.left_buff[10]
.sym 8657 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 8658 i2s_tx_u1.left_buff[15]
.sym 8663 dds_u2.sine_lookup_u1.sine_data[4]
.sym 8686 i2s_tx_u1.left_buff[21]
.sym 8696 i2s_tx_u1.right_buff[14]
.sym 8706 i2s_tx_u1.ws_counter[0]
.sym 8708 mixed_sine_value[8]
.sym 8709 i2s_tx_u1.right_buff[10]
.sym 8710 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8712 i2s_tx_u1.ws_counter[2]
.sym 8713 i2s_tx_u1.right_buff[8]
.sym 8718 mixed_sine_value[14]
.sym 8719 i2s_tx_u1.ws_counter[1]
.sym 8720 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8721 mixed_sine_value[12]
.sym 8722 i2s_tx_u1.right_buff[12]
.sym 8726 i2s_tx_u1.right_buff[8]
.sym 8727 i2s_tx_u1.ws_counter[2]
.sym 8728 i2s_tx_u1.right_buff[12]
.sym 8731 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8732 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8733 i2s_tx_u1.ws_counter[0]
.sym 8734 i2s_tx_u1.ws_counter[1]
.sym 8737 i2s_tx_u1.right_buff[14]
.sym 8739 i2s_tx_u1.ws_counter[2]
.sym 8740 i2s_tx_u1.right_buff[10]
.sym 8744 mixed_sine_value[8]
.sym 8752 mixed_sine_value[14]
.sym 8756 mixed_sine_value[8]
.sym 8763 mixed_sine_value[12]
.sym 8768 mixed_sine_value[12]
.sym 8771 query_sine_$glb_ce
.sym 8772 out_mclk$SB_IO_OUT_$glb_clk
.sym 8774 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8775 i2s_tx_u1.left_buff[14]
.sym 8776 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8777 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8778 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8779 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 8780 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8781 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8786 dds_u2.sine_lookup_u1.sine_data[6]
.sym 8795 $PACKER_VCC_NET
.sym 8799 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 8800 i2s_tx_u1.left_buff[20]
.sym 8801 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 8803 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 8804 i2s_tx_u1.strobe
.sym 8807 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 8809 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 8816 dds_u2.sine_lookup_u1.sine_data[10]
.sym 8842 $PACKER_GND_NET
.sym 8855 $PACKER_GND_NET
.sym 8880 dds_u2.sine_lookup_u1.sine_data[10]
.sym 8894 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 8895 out_mclk$SB_IO_OUT_$glb_clk
.sym 8897 i2s_tx_u1.left_buff[16]
.sym 8898 i2s_tx_u1.right_buff[19]
.sym 8899 i2s_tx_u1.right_buff[23]
.sym 8900 i2s_tx_u1.left_buff[22]
.sym 8901 i2s_tx_u1.left_buff[17]
.sym 8902 i2s_tx_u1.left_buff[18]
.sym 8903 i2s_tx_u1.left_buff[19]
.sym 8904 i2s_tx_u1.left_buff[23]
.sym 8910 i2s_tx_u1.ws_counter[1]
.sym 8911 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 8919 sine_value_1[4]
.sym 8921 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 8927 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 8954 dds_u2.sine_lookup[8]
.sym 8956 dds_u2.sine_lookup[9]
.sym 8958 dds_u2.sine_lookup[14]
.sym 8960 dds_u2.sine_lookup[15]
.sym 8962 dds_u2.sine_lookup[12]
.sym 8964 dds_u2.sine_lookup[13]
.sym 8966 dds_u2.sine_lookup[10]
.sym 8968 dds_u2.sine_lookup[11]
.sym 8971 dds_u2.sine_lookup[14]
.sym 8974 dds_u2.sine_lookup[12]
.sym 8984 dds_u2.sine_lookup[13]
.sym 8985 dds_u2.sine_lookup[14]
.sym 8989 dds_u2.sine_lookup[11]
.sym 8992 dds_u2.sine_lookup[14]
.sym 8995 dds_u2.sine_lookup[9]
.sym 8997 dds_u2.sine_lookup[14]
.sym 9003 dds_u2.sine_lookup[10]
.sym 9004 dds_u2.sine_lookup[14]
.sym 9007 dds_u2.sine_lookup[14]
.sym 9009 dds_u2.sine_lookup[8]
.sym 9016 dds_u2.sine_lookup[15]
.sym 9018 out_mclk$SB_IO_OUT_$glb_clk
.sym 9021 uart_rx_u1.serial_counter[2]
.sym 9022 uart_rx_u1.serial_counter[1]
.sym 9023 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 9025 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 9026 uart_rx_u1.serial_counter[3]
.sym 9027 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 9029 sine_value_2[15]
.sym 9032 mixed_sine_value[12]
.sym 9036 mixed_sine_value[13]
.sym 9042 mixed_sine_value[8]
.sym 9044 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 9045 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 9050 $PACKER_VCC_NET
.sym 9055 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 9065 $PACKER_VCC_NET
.sym 9078 uart_rx_u1.serial_counter[2]
.sym 9081 uart_rx_u1.serial_counter[0]
.sym 9084 uart_rx_u1.serial_counter[4]
.sym 9087 uart_rx_u1.serial_counter[1]
.sym 9091 uart_rx_u1.serial_counter[3]
.sym 9093 $nextpnr_ICESTORM_LC_46$O
.sym 9096 uart_rx_u1.serial_counter[0]
.sym 9099 $nextpnr_ICESTORM_LC_47$I3
.sym 9101 $PACKER_VCC_NET
.sym 9102 uart_rx_u1.serial_counter[1]
.sym 9105 $nextpnr_ICESTORM_LC_47$COUT
.sym 9108 $PACKER_VCC_NET
.sym 9109 $nextpnr_ICESTORM_LC_47$I3
.sym 9111 $nextpnr_ICESTORM_LC_48$I3
.sym 9113 $PACKER_VCC_NET
.sym 9114 uart_rx_u1.serial_counter[2]
.sym 9117 $nextpnr_ICESTORM_LC_48$COUT
.sym 9120 $PACKER_VCC_NET
.sym 9121 $nextpnr_ICESTORM_LC_48$I3
.sym 9123 $nextpnr_ICESTORM_LC_49$I3
.sym 9125 $PACKER_VCC_NET
.sym 9126 uart_rx_u1.serial_counter[3]
.sym 9129 $nextpnr_ICESTORM_LC_49$COUT
.sym 9132 $PACKER_VCC_NET
.sym 9133 $nextpnr_ICESTORM_LC_49$I3
.sym 9135 $nextpnr_ICESTORM_LC_50$I3
.sym 9137 $PACKER_VCC_NET
.sym 9138 uart_rx_u1.serial_counter[4]
.sym 9143 uart_rx_u1.serial_counter[8]
.sym 9144 uart_rx_u1.serial_counter[5]
.sym 9145 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 9146 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 9147 uart_rx_u1.serial_counter[0]
.sym 9148 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 9149 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 9150 uart_rx_u1.serial_counter[4]
.sym 9155 $PACKER_GND_NET
.sym 9163 dds_u2.sine_lookup_u1.sine_data[20]
.sym 9169 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9175 $PACKER_VCC_NET
.sym 9179 $nextpnr_ICESTORM_LC_50$I3
.sym 9185 $PACKER_VCC_NET
.sym 9187 uart_rx_u1.serial_counter[6]
.sym 9191 $PACKER_VCC_NET
.sym 9193 $PACKER_VCC_NET
.sym 9202 uart_rx_u1.serial_counter[7]
.sym 9208 uart_rx_u1.serial_counter[8]
.sym 9209 uart_rx_u1.serial_counter[5]
.sym 9216 $nextpnr_ICESTORM_LC_50$COUT
.sym 9219 $PACKER_VCC_NET
.sym 9220 $nextpnr_ICESTORM_LC_50$I3
.sym 9222 $nextpnr_ICESTORM_LC_51$I3
.sym 9224 uart_rx_u1.serial_counter[5]
.sym 9225 $PACKER_VCC_NET
.sym 9228 $nextpnr_ICESTORM_LC_51$COUT
.sym 9230 $PACKER_VCC_NET
.sym 9232 $nextpnr_ICESTORM_LC_51$I3
.sym 9234 $nextpnr_ICESTORM_LC_52$I3
.sym 9236 $PACKER_VCC_NET
.sym 9237 uart_rx_u1.serial_counter[6]
.sym 9240 $nextpnr_ICESTORM_LC_52$COUT
.sym 9242 $PACKER_VCC_NET
.sym 9244 $nextpnr_ICESTORM_LC_52$I3
.sym 9246 $nextpnr_ICESTORM_LC_53$I3
.sym 9248 uart_rx_u1.serial_counter[7]
.sym 9249 $PACKER_VCC_NET
.sym 9252 $nextpnr_ICESTORM_LC_53$COUT
.sym 9255 $PACKER_VCC_NET
.sym 9256 $nextpnr_ICESTORM_LC_53$I3
.sym 9258 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 9260 $PACKER_VCC_NET
.sym 9261 uart_rx_u1.serial_counter[8]
.sym 9266 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 9267 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 9268 uart_rx_u1.serial_counter[7]
.sym 9269 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 9270 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 9271 sine_value_1[8]
.sym 9272 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 9273 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9291 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 9293 dds_u1.sine_lookup_u1.sine_data[11]
.sym 9295 dds_u1.sine_lookup_u1.sine_data[10]
.sym 9302 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 9315 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 9320 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 9322 $PACKER_VCC_NET
.sym 9330 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9331 uart_rx_u1.serial_counter[9]
.sym 9332 uart_rx_u1.serial_counter[10]
.sym 9335 $PACKER_VCC_NET
.sym 9338 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9339 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10]
.sym 9340 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9341 uart_rx_u1.serial_counter[9]
.sym 9342 $PACKER_VCC_NET
.sym 9343 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 9345 $nextpnr_ICESTORM_LC_54$I3
.sym 9346 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9347 uart_rx_u1.serial_counter[10]
.sym 9348 $PACKER_VCC_NET
.sym 9349 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10]
.sym 9355 $nextpnr_ICESTORM_LC_54$I3
.sym 9358 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 9387 out_mclk$SB_IO_OUT_$glb_clk
.sym 9388 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 9389 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 9390 sine_value_1[10]
.sym 9391 sine_value_1[11]
.sym 9392 sine_value_1[9]
.sym 9393 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 9394 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 9395 sine_value_1[12]
.sym 9396 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 9403 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 9404 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 9406 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9407 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 9408 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 9409 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 9410 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 9412 dds_u2.sine_lookup_u1.sine_data[23]
.sym 9416 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 9418 dds_u1.sine_lookup_u1.sine_data[16]
.sym 9423 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9436 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 9437 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9441 uart_rx_u1.serial_counter[6]
.sym 9442 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 9448 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9454 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 9456 uart_rx_u1.state[1]
.sym 9463 uart_rx_u1.serial_counter[6]
.sym 9464 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9465 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 9466 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 9469 uart_rx_u1.state[1]
.sym 9471 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 9472 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9500 uart_rx_u1.state[1]
.sym 9502 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 9510 out_mclk$SB_IO_OUT_$glb_clk
.sym 9512 sine_value_1[14]
.sym 9513 sine_value_1[15]
.sym 9514 sine_value_1[13]
.sym 9515 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 9516 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 9517 sine_value_1[16]
.sym 9518 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 9519 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 9524 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 9525 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 9526 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 9528 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 9529 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 9534 dds_u1.sine_lookup_u1.sine_data[12]
.sym 9545 dds_u1.sine_lookup_u1.sine_data[19]
.sym 9561 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 9562 uart_rx_u1.state[1]
.sym 9586 uart_rx_u1.state[1]
.sym 9587 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 9635 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 9636 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 9637 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 9638 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 9639 sine_value_1[19]
.sym 9640 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 9641 sine_value_1[17]
.sym 9642 sine_value_1[18]
.sym 9644 midi_fsm_u1.midi_fsm_msg[0]
.sym 9647 note_value_2[4]
.sym 9649 $PACKER_GND_NET
.sym 9650 dds_u1.sine_lookup_u1.sine_data[15]
.sym 9657 dds_u1.sine_lookup_u1.sine_data[14]
.sym 9665 tx_ready
.sym 9667 uart_tx_u1.state[0]
.sym 9668 dds_u1.sine_lookup_u1.sine_data[13]
.sym 9669 uart_rx_u1.state[1]
.sym 9676 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 9678 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 9680 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 9683 uart_rx_u1.state[2]
.sym 9687 uart_rx_u1.state[4]
.sym 9689 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 9693 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 9694 uart_rx_u1.state_SB_DFFE_Q_E
.sym 9695 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9700 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 9701 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 9702 uart_rx_u1.state[0]
.sym 9705 uart_rx_u1.state[3]
.sym 9706 $PACKER_GND_NET
.sym 9709 uart_rx_u1.state[3]
.sym 9710 uart_rx_u1.state[2]
.sym 9711 uart_rx_u1.state[4]
.sym 9712 uart_rx_u1.state[0]
.sym 9715 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 9716 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 9717 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9718 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 9721 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 9723 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 9724 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 9729 $PACKER_GND_NET
.sym 9733 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 9734 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 9735 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 9736 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 9739 $PACKER_GND_NET
.sym 9745 uart_rx_u1.state[3]
.sym 9746 uart_rx_u1.state[2]
.sym 9747 uart_rx_u1.state[4]
.sym 9753 $PACKER_GND_NET
.sym 9755 uart_rx_u1.state_SB_DFFE_Q_E
.sym 9756 out_mclk$SB_IO_OUT_$glb_clk
.sym 9760 uart_rx_u1.state_SB_DFFE_Q_E
.sym 9761 rx_valid
.sym 9770 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 9777 dds_u1.sine_lookup_u1.sine_data[17]
.sym 9781 note_value_2[1]
.sym 9793 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 9804 uart_tx_u1.shift_register[0]
.sym 9805 uart_rx_u1.state_SB_DFFE_Q_E
.sym 9808 uart_rx_u1.state[1]
.sym 9809 uart_rx_u1.state[0]
.sym 9814 uart_tx_u1.state[1]
.sym 9825 tx_ready
.sym 9827 uart_tx_u1.state[0]
.sym 9832 uart_rx_u1.state[1]
.sym 9833 tx_ready
.sym 9834 uart_rx_u1.state_SB_DFFE_Q_E
.sym 9835 uart_rx_u1.state[0]
.sym 9850 uart_tx_u1.shift_register[0]
.sym 9851 uart_tx_u1.state[1]
.sym 9852 uart_tx_u1.state[0]
.sym 9881 uart_tx_u1.tx_byte_SB_LUT4_I2_1_O_SB_LUT4_I0_I1
.sym 9882 uart_tx_u1.tx_byte_SB_LUT4_I2_1_O
.sym 9884 uart_tx_u1.tx_byte_SB_LUT4_I2_2_O
.sym 9885 uart_tx_u1.shift_register[3]
.sym 9886 uart_tx_u1.tx_byte_SB_LUT4_I2_2_O_SB_LUT4_I0_I1
.sym 9887 uart_tx_u1.shift_register[2]
.sym 9896 rx_valid
.sym 9899 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 9907 rx_valid
.sym 9914 uart_tx_u1.shift_counter[0]
.sym 9924 uart_tx_u1.state[1]
.sym 9925 rx_valid
.sym 9949 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 9973 rx_valid
.sym 9974 uart_tx_u1.state[1]
.sym 9976 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 10005 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 10006 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 10007 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 10008 uart_tx_u1.send_SB_LUT4_I2_O
.sym 10009 uart_tx_u1.shift_counter[1]
.sym 10010 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 10011 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 10012 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 10020 uart_tx_u1.shift_register[1]
.sym 10033 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10047 uart_tx_u1.shift_counter[0]
.sym 10050 uart_tx_u1.state[1]
.sym 10051 uart_tx_u1.send_SB_LUT4_I0_O
.sym 10057 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10063 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 10067 rx_valid
.sym 10068 uart_tx_u1.state[0]
.sym 10072 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 10090 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 10091 uart_tx_u1.state[0]
.sym 10092 uart_tx_u1.send_SB_LUT4_I0_O
.sym 10093 uart_tx_u1.state[1]
.sym 10114 uart_tx_u1.shift_counter[0]
.sym 10115 uart_tx_u1.state[1]
.sym 10116 rx_valid
.sym 10117 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10124 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 10125 out_mclk$SB_IO_OUT_$glb_clk
.sym 10150 uart_tx_u1.state[0]
.sym 10154 $PACKER_VCC_NET
.sym 10239 i2s_tx_u1.left_buff[14]
.sym 10243 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 10256 out_ws$SB_IO_OUT
.sym 10272 out_ws$SB_IO_OUT
.sym 10295 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 10308 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 10310 out_ws$SB_IO_OUT
.sym 10327 out_ws$SB_IO_OUT
.sym 10347 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 10348 out_mclk$SB_IO_OUT_$glb_clk
.sym 10352 out_mclk$SB_IO_OUT
.sym 10360 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.sym 10411 i2s_tx_u1.ws_counter[0]
.sym 10418 i2s_tx_u1.ws_counter[2]
.sym 10419 $PACKER_GND_NET
.sym 10420 i2s_tx_u1.ws_counter[3]
.sym 10434 i2s_tx_u1.ws_counter[3]
.sym 10437 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 10444 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 10445 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.sym 10446 $PACKER_VCC_NET
.sym 10449 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 10455 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.sym 10461 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.sym 10463 $nextpnr_ICESTORM_LC_44$O
.sym 10466 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 10469 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[2]
.sym 10472 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.sym 10475 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[3]
.sym 10477 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.sym 10481 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[4]
.sym 10483 $PACKER_VCC_NET
.sym 10484 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.sym 10487 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3
.sym 10490 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 10495 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 10496 i2s_tx_u1.ws_counter[3]
.sym 10497 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3
.sym 10503 i2s_tx_u1.ws_counter[3]
.sym 10506 i2s_tx_u1.ws_counter[3]
.sym 10509 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 10513 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10514 i2s_tx_u1.right_buff[4]
.sym 10515 i2s_tx_u1.right_buff[0]
.sym 10516 i2s_tx_u1.right_buff[2]
.sym 10518 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10519 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10520 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10527 i2s_tx_u1.sd_SB_DFFESR_Q_R
.sym 10534 $PACKER_VCC_NET
.sym 10536 $PACKER_GND_NET
.sym 10539 $PACKER_VCC_NET
.sym 10540 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10543 i2s_tx_u1.ws_counter[0]
.sym 10556 i2s_tx_u1.strobe
.sym 10558 $PACKER_VCC_NET
.sym 10559 i2s_tx_u1.ws_counter[1]
.sym 10564 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 10565 i2s_tx_u1.ws_counter[3]
.sym 10566 $PACKER_VCC_NET
.sym 10572 i2s_tx_u1.ws_counter[2]
.sym 10574 i2s_tx_u1.ws_counter[4]
.sym 10577 i2s_tx_u1.ws_counter[0]
.sym 10583 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 10586 $nextpnr_ICESTORM_LC_45$O
.sym 10588 i2s_tx_u1.ws_counter[0]
.sym 10592 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2]
.sym 10594 $PACKER_VCC_NET
.sym 10595 i2s_tx_u1.ws_counter[1]
.sym 10598 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3]
.sym 10600 $PACKER_VCC_NET
.sym 10601 i2s_tx_u1.ws_counter[2]
.sym 10602 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2]
.sym 10604 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[4]
.sym 10606 i2s_tx_u1.ws_counter[3]
.sym 10607 $PACKER_VCC_NET
.sym 10608 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3]
.sym 10611 i2s_tx_u1.ws_counter[4]
.sym 10613 $PACKER_VCC_NET
.sym 10614 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[4]
.sym 10617 i2s_tx_u1.ws_counter[1]
.sym 10618 i2s_tx_u1.ws_counter[2]
.sym 10619 i2s_tx_u1.ws_counter[0]
.sym 10620 i2s_tx_u1.ws_counter[4]
.sym 10625 i2s_tx_u1.ws_counter[4]
.sym 10631 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 10633 i2s_tx_u1.strobe
.sym 10634 out_mclk$SB_IO_OUT_$glb_clk
.sym 10635 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 10636 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10637 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10638 i2s_tx_u1.left_buff[2]
.sym 10639 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10640 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10641 i2s_tx_u1.left_buff[6]
.sym 10642 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10643 i2s_tx_u1.right_buff[6]
.sym 10654 $PACKER_VCC_NET
.sym 10660 out_sd$SB_IO_OUT
.sym 10661 i2s_tx_u1.ws_counter[2]
.sym 10665 mixed_sine_value[2]
.sym 10669 mixed_sine_value[4]
.sym 10671 i2s_tx_u1.ws_counter[0]
.sym 10678 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10679 i2s_tx_u1.ws_counter[2]
.sym 10680 i2s_tx_u1.ws_counter[3]
.sym 10681 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10682 i2s_tx_u1.left_buff[10]
.sym 10684 i2s_tx_u1.left_buff[15]
.sym 10686 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10687 i2s_tx_u1.ws_counter[2]
.sym 10688 i2s_tx_u1.left_buff[11]
.sym 10689 i2s_tx_u1.ws_counter[4]
.sym 10690 out_ws$SB_IO_OUT
.sym 10691 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 10692 i2s_tx_u1.ws_counter[0]
.sym 10693 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 10695 i2s_tx_u1.ws_counter[3]
.sym 10696 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10697 i2s_tx_u1.sd_SB_DFFESR_Q_R
.sym 10698 i2s_tx_u1.ws_counter[1]
.sym 10699 $PACKER_VCC_NET
.sym 10700 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10701 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10703 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10704 i2s_tx_u1.strobe
.sym 10706 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10707 i2s_tx_u1.left_buff[14]
.sym 10708 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10710 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10711 i2s_tx_u1.ws_counter[3]
.sym 10712 out_ws$SB_IO_OUT
.sym 10713 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10716 i2s_tx_u1.left_buff[10]
.sym 10717 i2s_tx_u1.ws_counter[0]
.sym 10718 i2s_tx_u1.left_buff[14]
.sym 10719 i2s_tx_u1.ws_counter[2]
.sym 10722 i2s_tx_u1.left_buff[11]
.sym 10723 i2s_tx_u1.ws_counter[2]
.sym 10724 i2s_tx_u1.ws_counter[0]
.sym 10725 i2s_tx_u1.left_buff[15]
.sym 10728 i2s_tx_u1.ws_counter[4]
.sym 10730 i2s_tx_u1.ws_counter[3]
.sym 10731 $PACKER_VCC_NET
.sym 10734 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10735 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 10736 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 10737 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10740 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10741 out_ws$SB_IO_OUT
.sym 10742 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10743 i2s_tx_u1.ws_counter[3]
.sym 10752 i2s_tx_u1.ws_counter[1]
.sym 10753 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10754 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10755 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10756 i2s_tx_u1.strobe
.sym 10757 out_mclk$SB_IO_OUT_$glb_clk
.sym 10758 i2s_tx_u1.sd_SB_DFFESR_Q_R
.sym 10759 i2s_tx_u1.left_buff[0]
.sym 10760 mixed_sine_value[0]
.sym 10761 i2s_tx_u1.left_buff[7]
.sym 10762 i2s_tx_u1.left_buff[4]
.sym 10763 i2s_tx_u1.right_buff[7]
.sym 10764 i2s_tx_u1.left_buff[3]
.sym 10765 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10766 i2s_tx_u1.right_buff[3]
.sym 10774 out_ws$SB_IO_OUT
.sym 10777 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 10778 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 10780 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 10781 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 10786 i2s_tx_u1.ws_counter[1]
.sym 10788 sine_value_2[16]
.sym 10790 mixed_sine_value[11]
.sym 10791 $PACKER_VCC_NET
.sym 10792 sine_value_2[2]
.sym 10803 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10804 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10806 mixed_sine_value[11]
.sym 10807 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10812 i2s_tx_u1.ws_counter[2]
.sym 10816 out_ws$SB_IO_OUT
.sym 10818 i2s_tx_u1.right_buff[11]
.sym 10822 mixed_sine_value[15]
.sym 10824 i2s_tx_u1.right_buff[15]
.sym 10828 mixed_sine_value[10]
.sym 10835 mixed_sine_value[15]
.sym 10839 mixed_sine_value[10]
.sym 10845 mixed_sine_value[11]
.sym 10852 mixed_sine_value[11]
.sym 10858 i2s_tx_u1.ws_counter[2]
.sym 10859 i2s_tx_u1.right_buff[11]
.sym 10860 i2s_tx_u1.right_buff[15]
.sym 10865 mixed_sine_value[10]
.sym 10869 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10870 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10871 out_ws$SB_IO_OUT
.sym 10872 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10878 mixed_sine_value[15]
.sym 10879 query_sine_$glb_ce
.sym 10880 out_mclk$SB_IO_OUT_$glb_clk
.sym 10883 mixed_sine_value[1]
.sym 10884 mixed_sine_value[2]
.sym 10885 mixed_sine_value[3]
.sym 10886 mixed_sine_value[4]
.sym 10887 mixed_sine_value[5]
.sym 10888 mixed_sine_value[6]
.sym 10889 mixed_sine_value[7]
.sym 10894 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 10897 sine_value_2[2]
.sym 10906 sine_value_1[9]
.sym 10908 mixed_sine_value[15]
.sym 10910 sine_value_1[13]
.sym 10911 sine_value_1[14]
.sym 10912 sine_value_1[16]
.sym 10913 sine_value_1[15]
.sym 10914 mixed_sine_value[10]
.sym 10915 $PACKER_GND_NET
.sym 10923 i2s_tx_u1.left_buff[16]
.sym 10924 i2s_tx_u1.right_buff[19]
.sym 10925 i2s_tx_u1.right_buff[23]
.sym 10926 i2s_tx_u1.left_buff[22]
.sym 10927 i2s_tx_u1.ws_counter[1]
.sym 10928 i2s_tx_u1.left_buff[18]
.sym 10929 i2s_tx_u1.left_buff[19]
.sym 10930 i2s_tx_u1.left_buff[21]
.sym 10931 i2s_tx_u1.ws_counter[2]
.sym 10932 i2s_tx_u1.ws_counter[2]
.sym 10933 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10934 i2s_tx_u1.ws_counter[0]
.sym 10935 i2s_tx_u1.left_buff[17]
.sym 10937 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10938 i2s_tx_u1.left_buff[23]
.sym 10939 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10942 i2s_tx_u1.left_buff[20]
.sym 10944 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 10945 mixed_sine_value[14]
.sym 10946 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10953 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10956 i2s_tx_u1.left_buff[16]
.sym 10957 i2s_tx_u1.ws_counter[2]
.sym 10958 i2s_tx_u1.ws_counter[0]
.sym 10959 i2s_tx_u1.left_buff[20]
.sym 10963 mixed_sine_value[14]
.sym 10968 i2s_tx_u1.ws_counter[0]
.sym 10969 i2s_tx_u1.left_buff[21]
.sym 10970 i2s_tx_u1.ws_counter[2]
.sym 10971 i2s_tx_u1.left_buff[17]
.sym 10974 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10975 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10976 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10977 i2s_tx_u1.ws_counter[1]
.sym 10980 i2s_tx_u1.ws_counter[0]
.sym 10981 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 10982 i2s_tx_u1.ws_counter[1]
.sym 10983 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10987 i2s_tx_u1.right_buff[23]
.sym 10988 i2s_tx_u1.right_buff[19]
.sym 10989 i2s_tx_u1.ws_counter[2]
.sym 10992 i2s_tx_u1.left_buff[23]
.sym 10993 i2s_tx_u1.ws_counter[2]
.sym 10994 i2s_tx_u1.ws_counter[0]
.sym 10995 i2s_tx_u1.left_buff[22]
.sym 10998 i2s_tx_u1.left_buff[18]
.sym 10999 i2s_tx_u1.ws_counter[2]
.sym 11000 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11001 i2s_tx_u1.left_buff[19]
.sym 11002 query_sine_$glb_ce
.sym 11003 out_mclk$SB_IO_OUT_$glb_clk
.sym 11005 mixed_sine_value[8]
.sym 11006 mixed_sine_value[9]
.sym 11007 mixed_sine_value[10]
.sym 11008 mixed_sine_value[11]
.sym 11009 mixed_sine_value[12]
.sym 11010 mixed_sine_value[13]
.sym 11011 mixed_sine_value[14]
.sym 11012 mixed_sine_value[15]
.sym 11018 sine_value_2[3]
.sym 11019 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 11021 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11022 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 11024 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 11025 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11026 $PACKER_VCC_NET
.sym 11029 sine_value_1[12]
.sym 11033 sine_value_2[23]
.sym 11034 mixed_sine_value[14]
.sym 11039 $PACKER_GND_NET
.sym 11063 mixed_sine_value[17]
.sym 11065 mixed_sine_value[19]
.sym 11070 mixed_sine_value[16]
.sym 11072 mixed_sine_value[18]
.sym 11076 mixed_sine_value[22]
.sym 11082 mixed_sine_value[16]
.sym 11087 mixed_sine_value[19]
.sym 11092 mixed_sine_value[22]
.sym 11099 mixed_sine_value[22]
.sym 11104 mixed_sine_value[17]
.sym 11111 mixed_sine_value[18]
.sym 11118 mixed_sine_value[19]
.sym 11121 mixed_sine_value[22]
.sym 11125 query_sine_$glb_ce
.sym 11126 out_mclk$SB_IO_OUT_$glb_clk
.sym 11128 mixed_sine_value[16]
.sym 11129 mixed_sine_value[17]
.sym 11130 mixed_sine_value[18]
.sym 11131 mixed_sine_value[19]
.sym 11132 mixed_sine_value[20]
.sym 11133 mixed_sine_value[21]
.sym 11134 mixed_sine_value[22]
.sym 11135 i2s_tx_u1.left_buff[20]
.sym 11142 i2s_tx_u1.left_buff[21]
.sym 11143 sine_value_2[13]
.sym 11145 $PACKER_VCC_NET
.sym 11154 sine_value_1[17]
.sym 11156 sine_value_2[12]
.sym 11157 sine_value_1[23]
.sym 11158 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 11159 sine_value_1[20]
.sym 11162 sine_value_1[8]
.sym 11163 sine_value_1[18]
.sym 11169 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11173 uart_rx_u1.serial_counter[0]
.sym 11175 uart_rx_u1.serial_counter[3]
.sym 11179 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 11181 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 11192 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 11194 uart_rx_u1.serial_counter[2]
.sym 11195 uart_rx_u1.serial_counter[1]
.sym 11196 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 11198 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 11199 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11209 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 11215 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 11220 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 11221 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11222 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11223 uart_rx_u1.serial_counter[2]
.sym 11232 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11233 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11234 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 11235 uart_rx_u1.serial_counter[3]
.sym 11240 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 11244 uart_rx_u1.serial_counter[1]
.sym 11245 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11246 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11247 uart_rx_u1.serial_counter[0]
.sym 11249 out_mclk$SB_IO_OUT_$glb_clk
.sym 11253 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 11255 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 11257 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 11263 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11265 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 11267 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 11268 i2s_tx_u1.left_buff[20]
.sym 11269 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 11271 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 11273 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 11277 sine_value_1[10]
.sym 11278 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11279 sine_value_1[11]
.sym 11280 sine_value_1[21]
.sym 11281 dds_u1.sine_lookup_u1.sine_data[8]
.sym 11282 sine_value_1[22]
.sym 11286 $PACKER_VCC_NET
.sym 11292 uart_rx_u1.serial_counter[8]
.sym 11293 uart_rx_u1.serial_counter[5]
.sym 11296 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 11297 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 11298 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 11299 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 11301 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 11303 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 11304 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 11305 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 11306 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 11307 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11311 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 11313 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11314 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 11315 uart_rx_u1.serial_counter[4]
.sym 11325 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 11332 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 11337 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 11338 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 11339 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 11340 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 11343 uart_rx_u1.serial_counter[4]
.sym 11344 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11345 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11346 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 11350 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 11355 uart_rx_u1.serial_counter[5]
.sym 11356 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11357 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11358 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 11361 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11362 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 11363 uart_rx_u1.serial_counter[8]
.sym 11364 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11367 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 11372 out_mclk$SB_IO_OUT_$glb_clk
.sym 11374 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 11376 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 11378 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 11380 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 11395 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 11398 sine_value_1[14]
.sym 11399 sine_value_1[19]
.sym 11400 sine_value_1[15]
.sym 11402 sine_value_1[13]
.sym 11408 sine_value_1[16]
.sym 11409 sine_value_1[9]
.sym 11415 uart_rx_u1.serial_counter[9]
.sym 11416 uart_rx_u1.serial_counter[10]
.sym 11417 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 11418 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 11419 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11421 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 11428 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 11429 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 11431 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 11432 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 11433 uart_rx_u1.serial_counter[7]
.sym 11434 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 11435 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 11437 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 11438 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11439 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 11441 dds_u1.sine_lookup_u1.sine_data[8]
.sym 11443 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 11445 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11448 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 11449 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11450 uart_rx_u1.serial_counter[7]
.sym 11451 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11454 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 11455 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 11456 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 11457 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 11462 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 11466 dds_u1.sine_lookup_u1.sine_data[8]
.sym 11473 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 11475 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 11478 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 11479 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11480 dds_u1.sine_lookup_u1.sine_data[8]
.sym 11481 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 11484 uart_rx_u1.serial_counter[9]
.sym 11485 uart_rx_u1.serial_counter[10]
.sym 11486 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 11487 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 11490 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 11491 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 11492 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 11495 out_mclk$SB_IO_OUT_$glb_clk
.sym 11497 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 11499 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 11501 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 11503 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 11512 note_value_2[6]
.sym 11515 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11519 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 11523 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11525 sine_value_1[12]
.sym 11527 dds_u1.sine_lookup_u1.sine_data[16]
.sym 11529 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11540 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11541 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11543 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 11545 dds_u1.sine_lookup_u1.sine_data[11]
.sym 11547 dds_u1.sine_lookup_u1.sine_data[10]
.sym 11549 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11550 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 11551 dds_u1.sine_lookup_u1.sine_data[12]
.sym 11553 dds_u1.sine_lookup_u1.sine_data[11]
.sym 11554 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 11556 dds_u1.sine_lookup_u1.sine_data[9]
.sym 11561 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 11562 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 11564 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 11566 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 11568 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 11571 dds_u1.sine_lookup_u1.sine_data[9]
.sym 11577 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 11578 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11579 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 11580 dds_u1.sine_lookup_u1.sine_data[10]
.sym 11583 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11584 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 11585 dds_u1.sine_lookup_u1.sine_data[11]
.sym 11586 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 11589 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 11590 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 11591 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11592 dds_u1.sine_lookup_u1.sine_data[9]
.sym 11595 dds_u1.sine_lookup_u1.sine_data[12]
.sym 11603 dds_u1.sine_lookup_u1.sine_data[11]
.sym 11607 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11608 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 11609 dds_u1.sine_lookup_u1.sine_data[12]
.sym 11610 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 11614 dds_u1.sine_lookup_u1.sine_data[10]
.sym 11618 out_mclk$SB_IO_OUT_$glb_clk
.sym 11620 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 11622 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 11624 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 11626 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 11635 uart_rx_u1.state[1]
.sym 11640 $PACKER_VCC_NET
.sym 11644 dds_u1.sine_lookup_u1.sine_data[18]
.sym 11645 sine_value_1[17]
.sym 11647 sine_value_1[18]
.sym 11653 sine_value_1[23]
.sym 11655 sine_value_1[20]
.sym 11666 dds_u1.sine_lookup_u1.sine_data[14]
.sym 11667 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 11670 dds_u1.sine_lookup_u1.sine_data[16]
.sym 11673 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 11674 dds_u1.sine_lookup_u1.sine_data[14]
.sym 11675 dds_u1.sine_lookup_u1.sine_data[15]
.sym 11676 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 11677 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 11679 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 11680 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 11681 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 11682 dds_u1.sine_lookup_u1.sine_data[13]
.sym 11683 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11687 dds_u1.sine_lookup_u1.sine_data[16]
.sym 11689 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11690 dds_u1.sine_lookup_u1.sine_data[13]
.sym 11691 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 11694 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 11695 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11696 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 11697 dds_u1.sine_lookup_u1.sine_data[14]
.sym 11700 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 11701 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11702 dds_u1.sine_lookup_u1.sine_data[15]
.sym 11703 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 11706 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 11707 dds_u1.sine_lookup_u1.sine_data[13]
.sym 11708 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 11709 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11714 dds_u1.sine_lookup_u1.sine_data[16]
.sym 11721 dds_u1.sine_lookup_u1.sine_data[15]
.sym 11724 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 11725 dds_u1.sine_lookup_u1.sine_data[16]
.sym 11726 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 11727 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11732 dds_u1.sine_lookup_u1.sine_data[14]
.sym 11737 dds_u1.sine_lookup_u1.sine_data[13]
.sym 11741 out_mclk$SB_IO_OUT_$glb_clk
.sym 11743 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 11745 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 11747 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 11749 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 11762 note_value_2[6]
.sym 11767 sine_value_1[21]
.sym 11769 sine_value_1[22]
.sym 11770 $PACKER_VCC_NET
.sym 11777 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 11778 dds_u1.sine_lookup_u1.sine_data[20]
.sym 11785 uart_rx_u1.state[1]
.sym 11786 uart_rx_u1.state[0]
.sym 11787 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11789 dds_u1.sine_lookup_u1.sine_data[19]
.sym 11792 dds_u1.sine_lookup_u1.sine_data[17]
.sym 11794 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 11795 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11797 dds_u1.sine_lookup_u1.sine_data[19]
.sym 11798 uart_rx_u1.state_SB_DFFE_Q_E
.sym 11800 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 11801 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11802 dds_u1.sine_lookup_u1.sine_data[17]
.sym 11804 dds_u1.sine_lookup_u1.sine_data[18]
.sym 11805 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 11808 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 11810 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 11811 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 11812 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 11818 uart_rx_u1.state[1]
.sym 11819 uart_rx_u1.state[0]
.sym 11820 uart_rx_u1.state_SB_DFFE_Q_E
.sym 11823 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11825 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 11831 dds_u1.sine_lookup_u1.sine_data[18]
.sym 11838 dds_u1.sine_lookup_u1.sine_data[17]
.sym 11841 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11842 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 11843 dds_u1.sine_lookup_u1.sine_data[19]
.sym 11844 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 11849 dds_u1.sine_lookup_u1.sine_data[19]
.sym 11853 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 11854 dds_u1.sine_lookup_u1.sine_data[17]
.sym 11855 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 11856 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11859 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 11860 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 11861 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 11862 dds_u1.sine_lookup_u1.sine_data[18]
.sym 11864 out_mclk$SB_IO_OUT_$glb_clk
.sym 11866 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 11868 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 11870 sine_value_1[23]
.sym 11871 sine_value_1[20]
.sym 11872 sine_value_1[21]
.sym 11873 sine_value_1[22]
.sym 11878 data_byte[4]
.sym 11880 data_byte[1]
.sym 11882 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 11888 data_byte[6]
.sym 11890 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 11895 sine_value_1[19]
.sym 11896 dds_u1.sine_lookup_u1.sine_data[22]
.sym 11898 uart_tx_u1.shift_register[4]
.sym 11924 uart_rx_u1.state[1]
.sym 11925 uart_rx_u1.state[0]
.sym 11937 uart_rx_u1.state_SB_DFFE_Q_E
.sym 11955 uart_rx_u1.state_SB_DFFE_Q_E
.sym 11958 uart_rx_u1.state_SB_DFFE_Q_E
.sym 11960 uart_rx_u1.state[1]
.sym 11961 uart_rx_u1.state[0]
.sym 11989 midi_fsm_u1_new_byte_valid
.sym 11990 uart_tx_u1.tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 11991 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 11993 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 11994 uart_tx_u1.shift_register[1]
.sym 11995 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 11996 uart_tx_u1.tx_byte_SB_LUT4_I2_O
.sym 12001 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 12007 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12009 rx_valid
.sym 12016 rx_valid
.sym 12033 rx_valid
.sym 12034 uart_tx_u1.shift_register[3]
.sym 12035 uart_tx_u1.state[1]
.sym 12039 uart_tx_u1.tx_byte_SB_LUT4_I2_1_O
.sym 12041 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 12042 uart_tx_u1.shift_register[3]
.sym 12044 uart_tx_u1.shift_register[2]
.sym 12047 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12049 data_byte[3]
.sym 12050 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12051 uart_tx_u1.tx_byte_SB_LUT4_I2_2_O_SB_LUT4_I0_I1
.sym 12054 uart_tx_u1.tx_byte_SB_LUT4_I2_1_O_SB_LUT4_I0_I1
.sym 12055 uart_tx_u1.state[0]
.sym 12057 uart_tx_u1.tx_byte_SB_LUT4_I2_2_O
.sym 12058 uart_tx_u1.shift_register[4]
.sym 12061 data_byte[2]
.sym 12063 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12064 uart_tx_u1.shift_register[2]
.sym 12066 uart_tx_u1.shift_register[3]
.sym 12069 rx_valid
.sym 12070 data_byte[2]
.sym 12071 uart_tx_u1.shift_register[2]
.sym 12081 rx_valid
.sym 12082 uart_tx_u1.shift_register[3]
.sym 12083 data_byte[3]
.sym 12087 uart_tx_u1.tx_byte_SB_LUT4_I2_2_O
.sym 12088 uart_tx_u1.tx_byte_SB_LUT4_I2_2_O_SB_LUT4_I0_I1
.sym 12089 uart_tx_u1.state[0]
.sym 12090 uart_tx_u1.state[1]
.sym 12093 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12094 uart_tx_u1.shift_register[3]
.sym 12095 uart_tx_u1.shift_register[4]
.sym 12099 uart_tx_u1.tx_byte_SB_LUT4_I2_1_O
.sym 12100 uart_tx_u1.state[1]
.sym 12101 uart_tx_u1.state[0]
.sym 12102 uart_tx_u1.tx_byte_SB_LUT4_I2_1_O_SB_LUT4_I0_I1
.sym 12109 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 12110 out_mclk$SB_IO_OUT_$glb_clk
.sym 12112 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 12116 uart_tx_u1.shift_counter[2]
.sym 12117 uart_tx_u1.send_SB_LUT4_I2_1_O
.sym 12125 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 12130 tx_ready
.sym 12132 $PACKER_VCC_NET
.sym 12146 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12153 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12155 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 12159 rx_valid
.sym 12162 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 12163 uart_tx_u1.shift_counter[0]
.sym 12165 uart_tx_u1.send_SB_LUT4_I2_O
.sym 12166 uart_tx_u1.shift_counter[0]
.sym 12167 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 12169 uart_tx_u1.state[1]
.sym 12172 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 12173 uart_tx_u1.shift_counter[2]
.sym 12174 uart_tx_u1.shift_counter[1]
.sym 12178 uart_tx_u1.state[0]
.sym 12179 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 12180 $PACKER_VCC_NET
.sym 12181 uart_tx_u1.state[0]
.sym 12185 $nextpnr_ICESTORM_LC_60$O
.sym 12187 uart_tx_u1.shift_counter[0]
.sym 12191 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12193 $PACKER_VCC_NET
.sym 12194 uart_tx_u1.shift_counter[1]
.sym 12195 uart_tx_u1.shift_counter[0]
.sym 12198 uart_tx_u1.shift_counter[2]
.sym 12200 $PACKER_VCC_NET
.sym 12201 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12204 uart_tx_u1.shift_counter[1]
.sym 12206 uart_tx_u1.shift_counter[0]
.sym 12207 uart_tx_u1.shift_counter[2]
.sym 12210 rx_valid
.sym 12211 uart_tx_u1.shift_counter[1]
.sym 12212 uart_tx_u1.state[1]
.sym 12216 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 12217 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 12218 uart_tx_u1.send_SB_LUT4_I2_O
.sym 12219 uart_tx_u1.state[1]
.sym 12222 uart_tx_u1.state[1]
.sym 12223 uart_tx_u1.state[0]
.sym 12224 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 12225 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 12228 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 12229 uart_tx_u1.state[0]
.sym 12230 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 12231 uart_tx_u1.state[1]
.sym 12232 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 12233 out_mclk$SB_IO_OUT_$glb_clk
.sym 12250 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 12260 uart_tx_u1.state[0]
.sym 12263 uart_tx_u1.state[0]
.sym 12309 query_sine
.sym 12320 query_sine
.sym 12345 mixed_sine_value[0]
.sym 12369 out_mclk$SB_IO_OUT
.sym 12486 $PACKER_VCC_NET
.sym 12558 i2s_tx_u1.ws_counter[2]
.sym 12559 $PACKER_GND_NET
.sym 12581 $PACKER_GND_NET
.sym 12609 i2s_tx_u1.ws_counter[2]
.sym 12619 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 12620 out_mclk$SB_IO_OUT_$glb_clk
.sym 12649 sine_value_1[2]
.sym 12664 i2s_tx_u1.right_buff[4]
.sym 12665 i2s_tx_u1.right_buff[0]
.sym 12666 i2s_tx_u1.right_buff[2]
.sym 12670 i2s_tx_u1.right_buff[6]
.sym 12672 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12673 i2s_tx_u1.ws_counter[2]
.sym 12674 i2s_tx_u1.ws_counter[3]
.sym 12676 i2s_tx_u1.ws_counter[2]
.sym 12678 i2s_tx_u1.ws_counter[0]
.sym 12681 i2s_tx_u1.ws_counter[1]
.sym 12685 mixed_sine_value[0]
.sym 12686 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12687 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12688 mixed_sine_value[2]
.sym 12689 i2s_tx_u1.ws_counter[1]
.sym 12692 mixed_sine_value[4]
.sym 12693 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12694 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12696 i2s_tx_u1.ws_counter[0]
.sym 12697 i2s_tx_u1.right_buff[4]
.sym 12698 i2s_tx_u1.right_buff[0]
.sym 12699 i2s_tx_u1.ws_counter[2]
.sym 12705 mixed_sine_value[4]
.sym 12708 mixed_sine_value[0]
.sym 12715 mixed_sine_value[2]
.sym 12726 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12727 i2s_tx_u1.ws_counter[1]
.sym 12728 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12729 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12732 i2s_tx_u1.ws_counter[0]
.sym 12733 i2s_tx_u1.right_buff[6]
.sym 12734 i2s_tx_u1.ws_counter[2]
.sym 12735 i2s_tx_u1.right_buff[2]
.sym 12738 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12739 i2s_tx_u1.ws_counter[3]
.sym 12740 i2s_tx_u1.ws_counter[1]
.sym 12741 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12742 query_sine_$glb_ce
.sym 12743 out_mclk$SB_IO_OUT_$glb_clk
.sym 12745 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12746 i2s_tx_u1.right_buff[1]
.sym 12747 i2s_tx_u1.left_buff[5]
.sym 12748 i2s_tx_u1.right_buff[5]
.sym 12749 i2s_tx_u1.left_buff[1]
.sym 12750 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 12751 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 12752 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12761 sine_value_2[2]
.sym 12764 $PACKER_VCC_NET
.sym 12769 sine_value_1[3]
.sym 12771 mixed_sine_value[1]
.sym 12772 sine_value_1[5]
.sym 12776 sine_value_1[6]
.sym 12779 mixed_sine_value[5]
.sym 12788 i2s_tx_u1.left_buff[7]
.sym 12791 i2s_tx_u1.left_buff[3]
.sym 12792 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12796 i2s_tx_u1.left_buff[2]
.sym 12797 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12798 i2s_tx_u1.right_buff[7]
.sym 12799 i2s_tx_u1.left_buff[6]
.sym 12800 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12801 i2s_tx_u1.right_buff[3]
.sym 12802 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12805 i2s_tx_u1.ws_counter[3]
.sym 12806 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12807 mixed_sine_value[6]
.sym 12809 i2s_tx_u1.ws_counter[1]
.sym 12812 i2s_tx_u1.ws_counter[2]
.sym 12814 mixed_sine_value[2]
.sym 12817 i2s_tx_u1.ws_counter[0]
.sym 12819 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12820 i2s_tx_u1.ws_counter[1]
.sym 12821 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12822 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12825 i2s_tx_u1.ws_counter[2]
.sym 12826 i2s_tx_u1.ws_counter[0]
.sym 12827 i2s_tx_u1.right_buff[7]
.sym 12828 i2s_tx_u1.right_buff[3]
.sym 12834 mixed_sine_value[2]
.sym 12837 i2s_tx_u1.ws_counter[2]
.sym 12838 i2s_tx_u1.ws_counter[0]
.sym 12839 i2s_tx_u1.left_buff[3]
.sym 12840 i2s_tx_u1.left_buff[7]
.sym 12843 i2s_tx_u1.ws_counter[0]
.sym 12844 i2s_tx_u1.ws_counter[2]
.sym 12845 i2s_tx_u1.left_buff[6]
.sym 12846 i2s_tx_u1.left_buff[2]
.sym 12851 mixed_sine_value[6]
.sym 12855 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12856 i2s_tx_u1.ws_counter[1]
.sym 12857 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12858 i2s_tx_u1.ws_counter[3]
.sym 12861 mixed_sine_value[6]
.sym 12865 query_sine_$glb_ce
.sym 12866 out_mclk$SB_IO_OUT_$glb_clk
.sym 12868 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 12869 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 12870 sine_value_2[8]
.sym 12871 sine_value_2[5]
.sym 12872 sine_value_2[4]
.sym 12873 sine_value_2[7]
.sym 12874 sine_value_2[6]
.sym 12875 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 12881 $PACKER_GND_NET
.sym 12884 i2s_tx_u1.ws_counter[2]
.sym 12890 i2s_tx_u1.ws_counter[0]
.sym 12893 mixed_sine_value[6]
.sym 12897 sine_value_1[7]
.sym 12898 dds_u2.sine_lookup_u1.sine_data[4]
.sym 12900 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 12901 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12903 dds_u2.sine_lookup_u1.sine_data[5]
.sym 12912 i2s_tx_u1.left_buff[4]
.sym 12914 i2s_tx_u1.ws_counter[2]
.sym 12916 mixed_sine_value[7]
.sym 12918 mixed_sine_value[0]
.sym 12919 sine_value_1[2]
.sym 12920 mixed_sine_value[3]
.sym 12921 mixed_sine_value[4]
.sym 12923 sine_value_2[2]
.sym 12924 i2s_tx_u1.ws_counter[0]
.sym 12925 i2s_tx_u1.left_buff[0]
.sym 12944 mixed_sine_value[0]
.sym 12948 sine_value_2[2]
.sym 12950 sine_value_1[2]
.sym 12955 mixed_sine_value[7]
.sym 12962 mixed_sine_value[4]
.sym 12969 mixed_sine_value[7]
.sym 12973 mixed_sine_value[3]
.sym 12978 i2s_tx_u1.left_buff[0]
.sym 12979 i2s_tx_u1.ws_counter[2]
.sym 12980 i2s_tx_u1.ws_counter[0]
.sym 12981 i2s_tx_u1.left_buff[4]
.sym 12985 mixed_sine_value[3]
.sym 12988 query_sine_$glb_ce
.sym 12989 out_mclk$SB_IO_OUT_$glb_clk
.sym 12991 sine_value_2[11]
.sym 12992 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12993 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 12994 sine_value_2[9]
.sym 12995 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 12996 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12997 sine_value_2[10]
.sym 12998 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13004 out_sck$SB_IO_OUT
.sym 13006 $PACKER_GND_NET
.sym 13008 $PACKER_VCC_NET
.sym 13011 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 13013 $PACKER_VCC_NET
.sym 13017 sine_value_2[18]
.sym 13022 mixed_sine_value[9]
.sym 13026 dds_u2.sine_lookup_u1.sine_data[7]
.sym 13034 sine_value_2[8]
.sym 13035 sine_value_1[8]
.sym 13036 sine_value_2[4]
.sym 13037 sine_value_2[7]
.sym 13038 sine_value_2[6]
.sym 13041 sine_value_1[3]
.sym 13042 sine_value_1[5]
.sym 13043 sine_value_2[5]
.sym 13044 sine_value_2[3]
.sym 13045 sine_value_2[2]
.sym 13046 sine_value_1[6]
.sym 13049 sine_value_1[9]
.sym 13055 sine_value_1[2]
.sym 13056 sine_value_1[4]
.sym 13057 sine_value_1[7]
.sym 13059 sine_value_2[9]
.sym 13064 mixed_sine_value_SB_LUT4_O_I3[1]
.sym 13066 sine_value_1[2]
.sym 13067 sine_value_2[2]
.sym 13070 mixed_sine_value_SB_LUT4_O_I3[2]
.sym 13072 sine_value_1[3]
.sym 13073 sine_value_2[3]
.sym 13074 mixed_sine_value_SB_LUT4_O_I3[1]
.sym 13076 mixed_sine_value_SB_LUT4_O_I3[3]
.sym 13078 sine_value_1[4]
.sym 13079 sine_value_2[4]
.sym 13080 mixed_sine_value_SB_LUT4_O_I3[2]
.sym 13082 mixed_sine_value_SB_LUT4_O_I3[4]
.sym 13084 sine_value_2[5]
.sym 13085 sine_value_1[5]
.sym 13086 mixed_sine_value_SB_LUT4_O_I3[3]
.sym 13088 mixed_sine_value_SB_LUT4_O_I3[5]
.sym 13090 sine_value_1[6]
.sym 13091 sine_value_2[6]
.sym 13092 mixed_sine_value_SB_LUT4_O_I3[4]
.sym 13094 mixed_sine_value_SB_LUT4_O_I3[6]
.sym 13096 sine_value_1[7]
.sym 13097 sine_value_2[7]
.sym 13098 mixed_sine_value_SB_LUT4_O_I3[5]
.sym 13100 mixed_sine_value_SB_LUT4_O_I3[7]
.sym 13102 sine_value_1[8]
.sym 13103 sine_value_2[8]
.sym 13104 mixed_sine_value_SB_LUT4_O_I3[6]
.sym 13106 mixed_sine_value_SB_LUT4_O_I3[8]
.sym 13108 sine_value_2[9]
.sym 13109 sine_value_1[9]
.sym 13110 mixed_sine_value_SB_LUT4_O_I3[7]
.sym 13114 i2s_tx_u1.right_buff[22]
.sym 13115 i2s_tx_u1.left_buff[21]
.sym 13116 i2s_tx_u1.right_buff[18]
.sym 13117 i2s_tx_u1.right_buff[20]
.sym 13118 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13119 i2s_tx_u1.right_buff[17]
.sym 13120 i2s_tx_u1.right_buff[16]
.sym 13121 i2s_tx_u1.right_buff[21]
.sym 13127 out_sd$SB_IO_OUT
.sym 13128 i2s_tx_u1.ws_counter[0]
.sym 13129 sine_value_1[8]
.sym 13131 dds_u2.sine_lookup_u1.sine_data[10]
.sym 13133 sine_value_2[12]
.sym 13134 i2s_tx_u1.ws_counter[2]
.sym 13140 dds_u2.sine_lookup_u1.sine_data[9]
.sym 13141 sine_value_1[2]
.sym 13143 $PACKER_VCC_NET
.sym 13149 $PACKER_VCC_NET
.sym 13150 mixed_sine_value_SB_LUT4_O_I3[8]
.sym 13155 sine_value_2[11]
.sym 13156 sine_value_1[14]
.sym 13157 sine_value_1[16]
.sym 13158 sine_value_1[15]
.sym 13161 sine_value_2[13]
.sym 13163 sine_value_1[13]
.sym 13164 sine_value_2[14]
.sym 13165 sine_value_1[11]
.sym 13166 sine_value_1[10]
.sym 13167 sine_value_2[16]
.sym 13168 sine_value_2[15]
.sym 13169 sine_value_2[10]
.sym 13170 sine_value_2[17]
.sym 13179 sine_value_2[12]
.sym 13180 sine_value_1[12]
.sym 13185 sine_value_1[17]
.sym 13187 mixed_sine_value_SB_LUT4_O_I3[9]
.sym 13189 sine_value_2[10]
.sym 13190 sine_value_1[10]
.sym 13191 mixed_sine_value_SB_LUT4_O_I3[8]
.sym 13193 mixed_sine_value_SB_LUT4_O_I3[10]
.sym 13195 sine_value_2[11]
.sym 13196 sine_value_1[11]
.sym 13197 mixed_sine_value_SB_LUT4_O_I3[9]
.sym 13199 mixed_sine_value_SB_LUT4_O_I3[11]
.sym 13201 sine_value_2[12]
.sym 13202 sine_value_1[12]
.sym 13203 mixed_sine_value_SB_LUT4_O_I3[10]
.sym 13205 mixed_sine_value_SB_LUT4_O_I3[12]
.sym 13207 sine_value_2[13]
.sym 13208 sine_value_1[13]
.sym 13209 mixed_sine_value_SB_LUT4_O_I3[11]
.sym 13211 mixed_sine_value_SB_LUT4_O_I3[13]
.sym 13213 sine_value_1[14]
.sym 13214 sine_value_2[14]
.sym 13215 mixed_sine_value_SB_LUT4_O_I3[12]
.sym 13217 mixed_sine_value_SB_LUT4_O_I3[14]
.sym 13219 sine_value_2[15]
.sym 13220 sine_value_1[15]
.sym 13221 mixed_sine_value_SB_LUT4_O_I3[13]
.sym 13223 mixed_sine_value_SB_LUT4_O_I3[15]
.sym 13225 sine_value_2[16]
.sym 13226 sine_value_1[16]
.sym 13227 mixed_sine_value_SB_LUT4_O_I3[14]
.sym 13229 mixed_sine_value_SB_LUT4_O_I3[16]
.sym 13231 sine_value_2[17]
.sym 13232 sine_value_1[17]
.sym 13233 mixed_sine_value_SB_LUT4_O_I3[15]
.sym 13238 sine_value_2[21]
.sym 13240 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 13241 sine_value_2[20]
.sym 13242 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 13243 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 13244 sine_value_2[22]
.sym 13249 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 13250 sine_value_2[14]
.sym 13251 sine_value_1[11]
.sym 13252 sine_value_2[16]
.sym 13254 sine_value_1[10]
.sym 13255 $PACKER_VCC_NET
.sym 13256 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 13258 sine_value_2[17]
.sym 13261 sine_value_1[3]
.sym 13263 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 13268 sine_value_1[5]
.sym 13272 sine_value_1[6]
.sym 13273 mixed_sine_value_SB_LUT4_O_I3[16]
.sym 13278 sine_value_2[23]
.sym 13279 sine_value_2[19]
.sym 13289 sine_value_2[18]
.sym 13290 mixed_sine_value[20]
.sym 13291 sine_value_1[19]
.sym 13295 sine_value_2[21]
.sym 13297 sine_value_1[22]
.sym 13298 sine_value_2[20]
.sym 13303 sine_value_1[21]
.sym 13304 sine_value_1[18]
.sym 13306 sine_value_1[23]
.sym 13308 sine_value_1[20]
.sym 13309 sine_value_2[22]
.sym 13310 mixed_sine_value_SB_LUT4_O_I3[17]
.sym 13312 sine_value_1[18]
.sym 13313 sine_value_2[18]
.sym 13314 mixed_sine_value_SB_LUT4_O_I3[16]
.sym 13316 mixed_sine_value_SB_LUT4_O_I3[18]
.sym 13318 sine_value_1[19]
.sym 13319 sine_value_2[19]
.sym 13320 mixed_sine_value_SB_LUT4_O_I3[17]
.sym 13322 mixed_sine_value_SB_LUT4_O_I3[19]
.sym 13324 sine_value_1[20]
.sym 13325 sine_value_2[20]
.sym 13326 mixed_sine_value_SB_LUT4_O_I3[18]
.sym 13328 mixed_sine_value_SB_LUT4_O_I3[20]
.sym 13330 sine_value_1[21]
.sym 13331 sine_value_2[21]
.sym 13332 mixed_sine_value_SB_LUT4_O_I3[19]
.sym 13334 mixed_sine_value_SB_LUT4_O_I3[21]
.sym 13336 sine_value_1[22]
.sym 13337 sine_value_2[22]
.sym 13338 mixed_sine_value_SB_LUT4_O_I3[20]
.sym 13340 mixed_sine_value_SB_LUT4_O_I3[22]
.sym 13342 sine_value_2[23]
.sym 13343 sine_value_1[23]
.sym 13344 mixed_sine_value_SB_LUT4_O_I3[21]
.sym 13347 sine_value_2[23]
.sym 13348 sine_value_1[23]
.sym 13350 mixed_sine_value_SB_LUT4_O_I3[22]
.sym 13353 mixed_sine_value[20]
.sym 13357 query_sine_$glb_ce
.sym 13358 out_mclk$SB_IO_OUT_$glb_clk
.sym 13361 sine_value_1[2]
.sym 13362 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 13363 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 13364 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 13366 sine_value_1[3]
.sym 13367 sine_value_1[4]
.sym 13379 sine_value_1[19]
.sym 13383 sine_value_2[19]
.sym 13384 sine_value_1[7]
.sym 13386 dds_u2.sine_lookup_u1.sine_data[21]
.sym 13390 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 13411 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 13413 $PACKER_VCC_NET
.sym 13421 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 13423 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 13427 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 13428 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 13433 $nextpnr_ICESTORM_LC_0$O
.sym 13435 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 13439 $nextpnr_ICESTORM_LC_1$I3
.sym 13441 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 13445 $nextpnr_ICESTORM_LC_1$COUT
.sym 13447 $PACKER_VCC_NET
.sym 13449 $nextpnr_ICESTORM_LC_1$I3
.sym 13451 $nextpnr_ICESTORM_LC_2$I3
.sym 13454 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 13457 $nextpnr_ICESTORM_LC_2$COUT
.sym 13459 $PACKER_VCC_NET
.sym 13461 $nextpnr_ICESTORM_LC_2$I3
.sym 13463 $nextpnr_ICESTORM_LC_3$I3
.sym 13465 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 13469 $nextpnr_ICESTORM_LC_3$COUT
.sym 13471 $PACKER_VCC_NET
.sym 13473 $nextpnr_ICESTORM_LC_3$I3
.sym 13475 $nextpnr_ICESTORM_LC_4$I3
.sym 13477 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 13483 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 13484 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 13485 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 13486 sine_value_1[5]
.sym 13487 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 13488 sine_value_1[6]
.sym 13489 sine_value_1[7]
.sym 13490 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 13495 sine_value_2[23]
.sym 13499 $PACKER_GND_NET
.sym 13500 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13505 dds_u1.sine_lookup_u1.sine_data[4]
.sym 13513 dds_u1.sine_lookup_u1.sine_data[3]
.sym 13517 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 13519 $nextpnr_ICESTORM_LC_4$I3
.sym 13527 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 13531 $PACKER_VCC_NET
.sym 13542 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 13549 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 13555 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 13556 $nextpnr_ICESTORM_LC_4$COUT
.sym 13558 $PACKER_VCC_NET
.sym 13560 $nextpnr_ICESTORM_LC_4$I3
.sym 13562 $nextpnr_ICESTORM_LC_5$I3
.sym 13564 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 13568 $nextpnr_ICESTORM_LC_5$COUT
.sym 13570 $PACKER_VCC_NET
.sym 13572 $nextpnr_ICESTORM_LC_5$I3
.sym 13574 $nextpnr_ICESTORM_LC_6$I3
.sym 13576 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 13580 $nextpnr_ICESTORM_LC_6$COUT
.sym 13582 $PACKER_VCC_NET
.sym 13584 $nextpnr_ICESTORM_LC_6$I3
.sym 13586 $nextpnr_ICESTORM_LC_7$I3
.sym 13588 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 13592 $nextpnr_ICESTORM_LC_7$COUT
.sym 13594 $PACKER_VCC_NET
.sym 13596 $nextpnr_ICESTORM_LC_7$I3
.sym 13598 $nextpnr_ICESTORM_LC_8$I3
.sym 13601 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 13606 uart_rx_u1.shift_counter[1]
.sym 13607 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 13608 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 13609 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 13610 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I3
.sym 13611 uart_rx_u1.shift_counter[2]
.sym 13612 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 13613 uart_rx_u1.shift_counter[0]
.sym 13623 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 13624 dds_u1.sine_lookup_u1.sine_data[7]
.sym 13627 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 13628 dds_u1.sine_lookup_u1.sine_data[6]
.sym 13629 $PACKER_VCC_NET
.sym 13630 $PACKER_VCC_NET
.sym 13631 dds_u1.sine_lookup_u1.sine_data[5]
.sym 13636 $PACKER_VCC_NET
.sym 13637 midi_fsm_u1.midi_fsm_msg_SB_DFFE_Q_E
.sym 13640 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 13642 $nextpnr_ICESTORM_LC_8$I3
.sym 13650 $PACKER_VCC_NET
.sym 13654 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 13655 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 13659 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 13660 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 13679 $nextpnr_ICESTORM_LC_8$COUT
.sym 13681 $PACKER_VCC_NET
.sym 13683 $nextpnr_ICESTORM_LC_8$I3
.sym 13685 $nextpnr_ICESTORM_LC_9$I3
.sym 13688 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 13691 $nextpnr_ICESTORM_LC_9$COUT
.sym 13693 $PACKER_VCC_NET
.sym 13695 $nextpnr_ICESTORM_LC_9$I3
.sym 13697 $nextpnr_ICESTORM_LC_10$I3
.sym 13700 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 13703 $nextpnr_ICESTORM_LC_10$COUT
.sym 13705 $PACKER_VCC_NET
.sym 13707 $nextpnr_ICESTORM_LC_10$I3
.sym 13709 $nextpnr_ICESTORM_LC_11$I3
.sym 13711 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 13715 $nextpnr_ICESTORM_LC_11$COUT
.sym 13717 $PACKER_VCC_NET
.sym 13719 $nextpnr_ICESTORM_LC_11$I3
.sym 13721 $nextpnr_ICESTORM_LC_12$I3
.sym 13724 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 13729 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2
.sym 13732 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13735 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 13736 midi_fsm_u1.midi_fsm_msg[0]
.sym 13742 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13745 $PACKER_VCC_NET
.sym 13747 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 13751 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13765 $nextpnr_ICESTORM_LC_12$I3
.sym 13773 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 13774 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 13784 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 13785 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 13796 $PACKER_VCC_NET
.sym 13802 $nextpnr_ICESTORM_LC_12$COUT
.sym 13804 $PACKER_VCC_NET
.sym 13806 $nextpnr_ICESTORM_LC_12$I3
.sym 13808 $nextpnr_ICESTORM_LC_13$I3
.sym 13810 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 13814 $nextpnr_ICESTORM_LC_13$COUT
.sym 13816 $PACKER_VCC_NET
.sym 13818 $nextpnr_ICESTORM_LC_13$I3
.sym 13820 $nextpnr_ICESTORM_LC_14$I3
.sym 13823 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 13826 $nextpnr_ICESTORM_LC_14$COUT
.sym 13828 $PACKER_VCC_NET
.sym 13830 $nextpnr_ICESTORM_LC_14$I3
.sym 13832 $nextpnr_ICESTORM_LC_15$I3
.sym 13834 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 13838 $nextpnr_ICESTORM_LC_15$COUT
.sym 13840 $PACKER_VCC_NET
.sym 13842 $nextpnr_ICESTORM_LC_15$I3
.sym 13844 $nextpnr_ICESTORM_LC_16$I3
.sym 13847 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 13852 data_byte[6]
.sym 13853 data_byte[1]
.sym 13854 data_byte[0]
.sym 13855 uart_tx_u1.serial_counter[2]
.sym 13856 data_byte[4]
.sym 13858 data_byte[5]
.sym 13859 uart_tx_u1.serial_counter[3]
.sym 13869 midi_fsm_u1.midi_fsm_msg[0]
.sym 13872 $PACKER_GND_NET
.sym 13877 dds_u1.sine_lookup_u1.sine_data[21]
.sym 13878 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 13879 note_value_2[5]
.sym 13880 data_byte[3]
.sym 13881 data_byte[5]
.sym 13882 data_byte[2]
.sym 13884 note_value_2[2]
.sym 13886 led5_SB_DFFE_Q_E
.sym 13887 data_byte[1]
.sym 13888 $nextpnr_ICESTORM_LC_16$I3
.sym 13895 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 13902 $PACKER_VCC_NET
.sym 13904 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 13906 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 13909 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 13925 $nextpnr_ICESTORM_LC_16$COUT
.sym 13928 $PACKER_VCC_NET
.sym 13929 $nextpnr_ICESTORM_LC_16$I3
.sym 13931 $nextpnr_ICESTORM_LC_17$I3
.sym 13933 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 13937 $nextpnr_ICESTORM_LC_17$COUT
.sym 13940 $PACKER_VCC_NET
.sym 13941 $nextpnr_ICESTORM_LC_17$I3
.sym 13943 $nextpnr_ICESTORM_LC_18$I3
.sym 13945 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 13949 $nextpnr_ICESTORM_LC_18$COUT
.sym 13952 $PACKER_VCC_NET
.sym 13953 $nextpnr_ICESTORM_LC_18$I3
.sym 13955 $nextpnr_ICESTORM_LC_19$I3
.sym 13957 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 13961 $nextpnr_ICESTORM_LC_19$COUT
.sym 13964 $PACKER_VCC_NET
.sym 13965 $nextpnr_ICESTORM_LC_19$I3
.sym 13967 $nextpnr_ICESTORM_LC_20$I3
.sym 13969 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 13975 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 13976 led5_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 13977 midi_fsm_u1.midi_fsm_msg_SB_DFFE_Q_E
.sym 13978 led5_SB_DFFE_Q_E
.sym 13979 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 13980 midi_fsm_u1.midi_fsm_state[1]
.sym 13982 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D
.sym 13990 data_byte[2]
.sym 13995 $PACKER_GND_NET
.sym 13997 data_byte[7]
.sym 13998 data_byte[0]
.sym 14000 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 14011 $nextpnr_ICESTORM_LC_20$I3
.sym 14016 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 14018 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 14021 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 14023 dds_u1.sine_lookup_u1.sine_data[20]
.sym 14024 dds_u1.sine_lookup_u1.sine_data[23]
.sym 14026 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 14028 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 14029 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 14030 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 14031 $PACKER_VCC_NET
.sym 14032 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 14037 dds_u1.sine_lookup_u1.sine_data[21]
.sym 14047 dds_u1.sine_lookup_u1.sine_data[22]
.sym 14048 $nextpnr_ICESTORM_LC_20$COUT
.sym 14051 $PACKER_VCC_NET
.sym 14052 $nextpnr_ICESTORM_LC_20$I3
.sym 14054 $nextpnr_ICESTORM_LC_21$I3
.sym 14057 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 14060 $nextpnr_ICESTORM_LC_21$COUT
.sym 14063 $PACKER_VCC_NET
.sym 14064 $nextpnr_ICESTORM_LC_21$I3
.sym 14066 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 14069 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 14073 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 14074 dds_u1.sine_lookup_u1.sine_data[23]
.sym 14076 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 14079 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 14080 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 14081 dds_u1.sine_lookup_u1.sine_data[20]
.sym 14082 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 14085 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 14086 dds_u1.sine_lookup_u1.sine_data[21]
.sym 14087 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 14088 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 14091 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 14092 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 14093 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 14094 dds_u1.sine_lookup_u1.sine_data[22]
.sym 14096 out_mclk$SB_IO_OUT_$glb_clk
.sym 14100 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 14101 midi_fsm_u1_new_byte_valid
.sym 14103 midi_fsm_u1.midi_fsm_state[0]
.sym 14111 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14114 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 14117 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14120 dds_u1.sine_lookup_u1.sine_data[23]
.sym 14122 midi_fsm_u1.midi_fsm_msg_SB_DFFE_Q_E
.sym 14139 uart_tx_u1.state[0]
.sym 14140 tx_ready
.sym 14143 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14144 uart_tx_u1.shift_register[1]
.sym 14145 uart_tx_u1.state[1]
.sym 14146 uart_tx_u1.tx_byte_SB_LUT4_I2_O
.sym 14147 dds_u1.sine_lookup_u1.sine_data[21]
.sym 14149 dds_u1.sine_lookup_u1.sine_data[22]
.sym 14150 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 14153 uart_tx_u1.shift_register[2]
.sym 14156 uart_tx_u1.tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 14157 data_byte[1]
.sym 14166 rx_valid
.sym 14173 tx_ready
.sym 14174 rx_valid
.sym 14178 uart_tx_u1.shift_register[1]
.sym 14180 uart_tx_u1.shift_register[2]
.sym 14181 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14185 dds_u1.sine_lookup_u1.sine_data[22]
.sym 14199 dds_u1.sine_lookup_u1.sine_data[21]
.sym 14202 uart_tx_u1.tx_byte_SB_LUT4_I2_O
.sym 14203 uart_tx_u1.state[0]
.sym 14204 uart_tx_u1.tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 14205 uart_tx_u1.state[1]
.sym 14208 uart_tx_u1.state[0]
.sym 14215 data_byte[1]
.sym 14216 uart_tx_u1.shift_register[1]
.sym 14217 rx_valid
.sym 14218 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 14219 out_mclk$SB_IO_OUT_$glb_clk
.sym 14223 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 14233 uart_tx_u1.state[0]
.sym 14235 dds_u1.sine_lookup_u1.sine_data[20]
.sym 14240 $PACKER_VCC_NET
.sym 14253 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 14254 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 14264 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 14267 uart_tx_u1.send_SB_LUT4_I2_1_O
.sym 14269 rx_valid
.sym 14274 uart_tx_u1.shift_counter[2]
.sym 14277 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 14282 uart_tx_u1.state[0]
.sym 14283 uart_tx_u1.state[1]
.sym 14289 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14291 uart_tx_u1.state[1]
.sym 14295 uart_tx_u1.state[1]
.sym 14297 uart_tx_u1.state[0]
.sym 14319 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 14320 uart_tx_u1.send_SB_LUT4_I2_1_O
.sym 14321 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14322 uart_tx_u1.state[1]
.sym 14325 uart_tx_u1.shift_counter[2]
.sym 14326 uart_tx_u1.state[1]
.sym 14327 rx_valid
.sym 14341 uart_tx_u1.shift_counter_SB_DFFE_Q_E
.sym 14342 out_mclk$SB_IO_OUT_$glb_clk
.sym 14353 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14356 dds_u1.sine_lookup_u1.sine_data[22]
.sym 14359 uart_tx_u1.state[0]
.sym 14363 uart_tx_u1.shift_register[4]
.sym 14418 out_mclk$SB_IO_OUT
.sym 14442 out_mclk$SB_IO_OUT
.sym 14628 $PACKER_GND_NET
.sym 14674 $PACKER_GND_NET
.sym 14715 $PACKER_GND_NET
.sym 14728 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 14729 out_mclk$SB_IO_OUT_$glb_clk
.sym 14856 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 14858 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 14860 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 14897 dds_u2.sine_lookup_u1.sine_data[7]
.sym 14899 i2s_tx_u1.left_buff[1]
.sym 14902 i2s_tx_u1.ws_counter[2]
.sym 14906 i2s_tx_u1.right_buff[5]
.sym 14908 i2s_tx_u1.ws_counter[0]
.sym 14912 i2s_tx_u1.right_buff[1]
.sym 14914 mixed_sine_value[5]
.sym 14916 dds_u2.sine_lookup_u1.sine_data[4]
.sym 14921 i2s_tx_u1.left_buff[5]
.sym 14922 mixed_sine_value[1]
.sym 14928 i2s_tx_u1.left_buff[1]
.sym 14929 i2s_tx_u1.left_buff[5]
.sym 14930 i2s_tx_u1.ws_counter[0]
.sym 14931 i2s_tx_u1.ws_counter[2]
.sym 14937 mixed_sine_value[1]
.sym 14941 mixed_sine_value[5]
.sym 14946 mixed_sine_value[5]
.sym 14952 mixed_sine_value[1]
.sym 14961 dds_u2.sine_lookup_u1.sine_data[7]
.sym 14965 dds_u2.sine_lookup_u1.sine_data[4]
.sym 14970 i2s_tx_u1.right_buff[1]
.sym 14971 i2s_tx_u1.ws_counter[0]
.sym 14972 i2s_tx_u1.ws_counter[2]
.sym 14973 i2s_tx_u1.right_buff[5]
.sym 14974 query_sine_$glb_ce
.sym 14975 out_mclk$SB_IO_OUT_$glb_clk
.sym 14977 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 14979 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 14981 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 14983 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 14990 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 14991 dds_u2.sine_lookup_u1.sine_data[7]
.sym 15000 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 15009 i2s_tx_u1.ws_counter[2]
.sym 15012 i2s_tx_u1.ws_counter[1]
.sym 15018 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 15023 dds_u2.sine_lookup_u1.sine_data[8]
.sym 15024 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 15025 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 15031 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 15032 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 15034 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15035 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15036 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 15041 dds_u2.sine_lookup_u1.sine_data[4]
.sym 15042 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 15043 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 15044 dds_u2.sine_lookup_u1.sine_data[5]
.sym 15046 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 15047 dds_u2.sine_lookup_u1.sine_data[6]
.sym 15048 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 15049 dds_u2.sine_lookup_u1.sine_data[7]
.sym 15052 dds_u2.sine_lookup_u1.sine_data[5]
.sym 15057 dds_u2.sine_lookup_u1.sine_data[8]
.sym 15063 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 15064 dds_u2.sine_lookup_u1.sine_data[8]
.sym 15065 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15066 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 15069 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 15070 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 15071 dds_u2.sine_lookup_u1.sine_data[5]
.sym 15072 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15075 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15076 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 15077 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 15078 dds_u2.sine_lookup_u1.sine_data[4]
.sym 15081 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 15082 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 15083 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15084 dds_u2.sine_lookup_u1.sine_data[7]
.sym 15087 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 15088 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15089 dds_u2.sine_lookup_u1.sine_data[6]
.sym 15090 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 15094 dds_u2.sine_lookup_u1.sine_data[6]
.sym 15098 out_mclk$SB_IO_OUT_$glb_clk
.sym 15100 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 15102 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 15104 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 15106 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 15114 $PACKER_VCC_NET
.sym 15119 dds_u2.sine_lookup_u1.sine_data[8]
.sym 15122 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 15125 $PACKER_GND_NET
.sym 15141 i2s_tx_u1.right_buff[22]
.sym 15143 dds_u2.sine_lookup_u1.sine_data[11]
.sym 15144 i2s_tx_u1.ws_counter[2]
.sym 15145 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 15146 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15147 i2s_tx_u1.right_buff[16]
.sym 15148 i2s_tx_u1.ws_counter[0]
.sym 15151 i2s_tx_u1.right_buff[18]
.sym 15152 i2s_tx_u1.right_buff[20]
.sym 15153 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15155 dds_u2.sine_lookup_u1.sine_data[10]
.sym 15157 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 15159 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 15161 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 15163 dds_u2.sine_lookup_u1.sine_data[9]
.sym 15164 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 15166 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15167 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 15168 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15171 dds_u2.sine_lookup_u1.sine_data[9]
.sym 15172 i2s_tx_u1.ws_counter[1]
.sym 15174 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 15175 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 15176 dds_u2.sine_lookup_u1.sine_data[11]
.sym 15177 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15181 i2s_tx_u1.right_buff[20]
.sym 15182 i2s_tx_u1.ws_counter[2]
.sym 15183 i2s_tx_u1.right_buff[16]
.sym 15188 dds_u2.sine_lookup_u1.sine_data[11]
.sym 15192 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15193 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 15194 dds_u2.sine_lookup_u1.sine_data[9]
.sym 15195 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 15198 dds_u2.sine_lookup_u1.sine_data[9]
.sym 15204 i2s_tx_u1.ws_counter[0]
.sym 15205 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15206 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15207 i2s_tx_u1.ws_counter[1]
.sym 15210 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15211 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 15212 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 15213 dds_u2.sine_lookup_u1.sine_data[10]
.sym 15216 i2s_tx_u1.ws_counter[2]
.sym 15217 i2s_tx_u1.right_buff[22]
.sym 15218 i2s_tx_u1.right_buff[18]
.sym 15221 out_mclk$SB_IO_OUT_$glb_clk
.sym 15223 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 15225 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 15227 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 15229 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 15235 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 15237 dds_u2.sine_lookup_u1.sine_data[11]
.sym 15242 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 15253 $PACKER_VCC_NET
.sym 15277 i2s_tx_u1.right_buff[17]
.sym 15281 i2s_tx_u1.ws_counter[2]
.sym 15282 mixed_sine_value[18]
.sym 15284 mixed_sine_value[20]
.sym 15285 mixed_sine_value[21]
.sym 15288 mixed_sine_value[16]
.sym 15289 mixed_sine_value[17]
.sym 15294 mixed_sine_value[22]
.sym 15295 i2s_tx_u1.right_buff[21]
.sym 15300 mixed_sine_value[22]
.sym 15305 mixed_sine_value[21]
.sym 15311 mixed_sine_value[18]
.sym 15318 mixed_sine_value[20]
.sym 15321 i2s_tx_u1.right_buff[21]
.sym 15322 i2s_tx_u1.ws_counter[2]
.sym 15323 i2s_tx_u1.right_buff[17]
.sym 15330 mixed_sine_value[17]
.sym 15336 mixed_sine_value[16]
.sym 15339 mixed_sine_value[21]
.sym 15343 query_sine_$glb_ce
.sym 15344 out_mclk$SB_IO_OUT_$glb_clk
.sym 15346 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 15348 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 15350 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 15352 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 15358 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 15361 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15362 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 15364 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 15368 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 15373 sine_value_1[4]
.sym 15378 dds_u2.sine_lookup_u1.sine_data[23]
.sym 15390 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 15392 dds_u2.sine_lookup_u1.sine_data[22]
.sym 15393 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 15400 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 15403 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 15405 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 15409 dds_u2.sine_lookup_u1.sine_data[21]
.sym 15413 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15414 dds_u2.sine_lookup_u1.sine_data[20]
.sym 15417 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 15426 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 15427 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 15428 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15429 dds_u2.sine_lookup_u1.sine_data[21]
.sym 15439 dds_u2.sine_lookup_u1.sine_data[21]
.sym 15444 dds_u2.sine_lookup_u1.sine_data[20]
.sym 15445 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15446 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 15447 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 15452 dds_u2.sine_lookup_u1.sine_data[22]
.sym 15458 dds_u2.sine_lookup_u1.sine_data[20]
.sym 15462 dds_u2.sine_lookup_u1.sine_data[22]
.sym 15463 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 15464 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 15465 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 15467 out_mclk$SB_IO_OUT_$glb_clk
.sym 15469 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 15471 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 15473 sine_value_2[23]
.sym 15481 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 15483 sine_value_2[18]
.sym 15486 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 15487 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 15488 dds_u2.sine_lookup_u1.sine_data[22]
.sym 15513 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 15515 dds_u1.sine_lookup_u1.sine_data[4]
.sym 15516 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15520 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 15522 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 15524 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 15528 dds_u1.sine_lookup_u1.sine_data[3]
.sym 15530 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 15536 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 15541 dds_u1.sine_lookup_u1.sine_data[2]
.sym 15549 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 15550 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15551 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 15552 dds_u1.sine_lookup_u1.sine_data[2]
.sym 15555 dds_u1.sine_lookup_u1.sine_data[2]
.sym 15562 dds_u1.sine_lookup_u1.sine_data[3]
.sym 15570 dds_u1.sine_lookup_u1.sine_data[4]
.sym 15579 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15580 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 15581 dds_u1.sine_lookup_u1.sine_data[3]
.sym 15582 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 15585 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 15586 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15587 dds_u1.sine_lookup_u1.sine_data[4]
.sym 15588 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 15590 out_mclk$SB_IO_OUT_$glb_clk
.sym 15594 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1
.sym 15604 dds_u1.step_size[4]
.sym 15610 dds_u1.step_size[2]
.sym 15619 note_value_2[4]
.sym 15621 $PACKER_GND_NET
.sym 15622 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 15627 dds_u1.sine_lookup_u1.sine_data[2]
.sym 15633 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 15634 dds_u1.sine_lookup_u1.sine_data[7]
.sym 15635 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 15637 $PACKER_VCC_NET
.sym 15638 dds_u1.sine_lookup_u1.sine_data[6]
.sym 15639 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15640 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 15641 uart_rx_u1.shift_counter[1]
.sym 15642 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 15643 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15645 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 15648 uart_rx_u1.shift_counter[0]
.sym 15654 dds_u1.sine_lookup_u1.sine_data[5]
.sym 15655 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15657 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 15658 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 15659 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 15666 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 15667 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15668 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15669 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 15674 dds_u1.sine_lookup_u1.sine_data[7]
.sym 15681 dds_u1.sine_lookup_u1.sine_data[5]
.sym 15684 dds_u1.sine_lookup_u1.sine_data[5]
.sym 15685 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 15686 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 15687 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15690 uart_rx_u1.shift_counter[0]
.sym 15692 $PACKER_VCC_NET
.sym 15693 uart_rx_u1.shift_counter[1]
.sym 15696 dds_u1.sine_lookup_u1.sine_data[6]
.sym 15697 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 15698 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 15699 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15702 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 15703 dds_u1.sine_lookup_u1.sine_data[7]
.sym 15704 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 15705 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 15708 dds_u1.sine_lookup_u1.sine_data[6]
.sym 15713 out_mclk$SB_IO_OUT_$glb_clk
.sym 15716 note_value_1[3]
.sym 15718 note_value_1[1]
.sym 15719 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15720 midi_fsm_u1.one_hot_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 15721 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15729 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 15739 note_value_2[3]
.sym 15743 note_value_2[1]
.sym 15744 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2
.sym 15745 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15746 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 15747 data_byte[4]
.sym 15749 midi_fsm_u1.midi_fsm_state[0]
.sym 15750 $PACKER_VCC_NET
.sym 15757 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15758 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1
.sym 15759 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 15760 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15762 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 15763 uart_rx_u1.shift_counter[0]
.sym 15764 uart_rx_u1.shift_counter[1]
.sym 15765 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 15766 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 15767 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 15768 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 15769 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15770 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 15772 uart_rx_u1.shift_counter[1]
.sym 15773 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 15775 uart_rx_u1.state[1]
.sym 15777 uart_rx_u1.shift_counter[2]
.sym 15783 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 15784 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I3
.sym 15786 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15787 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 15789 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 15790 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 15791 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 15792 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 15795 uart_rx_u1.state[1]
.sym 15797 uart_rx_u1.shift_counter[2]
.sym 15798 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15801 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15802 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15803 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 15804 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 15807 uart_rx_u1.shift_counter[2]
.sym 15808 uart_rx_u1.shift_counter[1]
.sym 15809 uart_rx_u1.shift_counter[0]
.sym 15813 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 15814 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15815 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 15816 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 15819 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I3
.sym 15820 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1
.sym 15821 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 15822 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 15826 uart_rx_u1.state[1]
.sym 15827 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 15828 uart_rx_u1.shift_counter[1]
.sym 15831 uart_rx_u1.shift_counter[0]
.sym 15832 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 15833 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 15834 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 15835 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 15836 out_mclk$SB_IO_OUT_$glb_clk
.sym 15838 led2_SB_LUT4_O_I3
.sym 15839 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 15840 midi_fsm_u1.one_hot_reg[0]
.sym 15841 led2$SB_IO_OUT
.sym 15842 midi_fsm_u1.one_hot_SB_LUT4_O_1_I1
.sym 15843 midi_fsm_u1.one_hot_SB_LUT4_O_1_I3
.sym 15844 midi_fsm_u1.one_hot_reg[1]
.sym 15845 midi_fsm_u1.note_val_reg_SB_DFFESR_Q_R
.sym 15851 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 15853 led5_SB_DFFE_Q_E
.sym 15856 data_byte[5]
.sym 15857 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 15860 data_byte[3]
.sym 15863 data_byte[5]
.sym 15869 midi_fsm_u1.note_val_reg_SB_DFFESR_Q_R
.sym 15871 data_byte[0]
.sym 15872 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 15873 uart_tx_u1.serial_counter[2]
.sym 15879 data_byte[6]
.sym 15882 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15883 data_byte[4]
.sym 15885 data_byte[5]
.sym 15886 midi_fsm_u1.midi_fsm_msg[0]
.sym 15888 data_byte[1]
.sym 15890 midi_fsm_u1.midi_fsm_msg_SB_DFFE_Q_E
.sym 15894 midi_fsm_u1.midi_fsm_msg[0]
.sym 15900 note_value_2[6]
.sym 15901 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 15902 note_value_2[5]
.sym 15903 note_value_2[1]
.sym 15912 data_byte[6]
.sym 15913 note_value_2[6]
.sym 15914 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 15915 midi_fsm_u1.midi_fsm_msg[0]
.sym 15930 note_value_2[1]
.sym 15932 midi_fsm_u1.midi_fsm_msg[0]
.sym 15933 data_byte[1]
.sym 15948 midi_fsm_u1.midi_fsm_msg[0]
.sym 15949 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15950 data_byte[5]
.sym 15951 note_value_2[5]
.sym 15955 data_byte[4]
.sym 15958 midi_fsm_u1.midi_fsm_msg_SB_DFFE_Q_E
.sym 15959 out_mclk$SB_IO_OUT_$glb_clk
.sym 15962 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 15963 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 15964 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 15965 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 15966 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 15967 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 15968 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 15973 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 15975 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 15980 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 15981 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 15982 dds_u1.sine_lookup_u1.sine_data[3]
.sym 15984 data_byte[2]
.sym 15986 midi_fsm_u1.next_note_values[10]
.sym 15987 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15989 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 15993 data_byte[6]
.sym 15995 midi_fsm_u1.midi_fsm_state[0]
.sym 15996 dds_u1.sine_lookup_u1.sine_data[20]
.sym 16007 data_byte[7]
.sym 16008 data_byte[2]
.sym 16019 data_byte[1]
.sym 16020 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 16026 data_byte[6]
.sym 16028 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 16029 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 16032 data_byte[5]
.sym 16038 data_byte[7]
.sym 16044 data_byte[2]
.sym 16050 data_byte[1]
.sym 16053 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 16062 data_byte[5]
.sym 16072 data_byte[6]
.sym 16078 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 16081 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 16082 out_mclk$SB_IO_OUT_$glb_clk
.sym 16084 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 16085 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 16086 uart_tx_u1.serial_counter[4]
.sym 16087 uart_tx_u1.serial_counter[8]
.sym 16088 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 16089 uart_tx_u1.serial_counter[0]
.sym 16090 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 16091 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16096 data_byte[6]
.sym 16097 midi_fsm_u1.midi_fsm_msg_SB_DFFE_Q_E
.sym 16105 dds_u1.sine_lookup_u1.sine_data[5]
.sym 16106 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 16109 data_byte[0]
.sym 16110 midi_fsm_u1.midi_fsm_state[1]
.sym 16113 data_byte[4]
.sym 16115 note_value_2[4]
.sym 16117 data_byte[5]
.sym 16126 data_byte[1]
.sym 16127 data_byte[0]
.sym 16129 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16130 midi_fsm_u1.midi_fsm_state[0]
.sym 16133 data_byte[3]
.sym 16135 data_byte[2]
.sym 16136 midi_fsm_u1_new_byte_valid
.sym 16137 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 16138 midi_fsm_u1.midi_fsm_state[1]
.sym 16140 data_byte[7]
.sym 16141 midi_fsm_u1_new_byte_valid
.sym 16142 led5_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 16145 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 16148 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D
.sym 16156 dds_u1.sine_lookup_u1.sine_data[20]
.sym 16160 dds_u1.sine_lookup_u1.sine_data[20]
.sym 16164 data_byte[2]
.sym 16165 data_byte[0]
.sym 16166 data_byte[3]
.sym 16167 data_byte[7]
.sym 16170 midi_fsm_u1_new_byte_valid
.sym 16171 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 16176 data_byte[1]
.sym 16177 midi_fsm_u1_new_byte_valid
.sym 16178 led5_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 16182 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 16183 data_byte[1]
.sym 16184 data_byte[0]
.sym 16188 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D
.sym 16201 midi_fsm_u1.midi_fsm_state[1]
.sym 16202 midi_fsm_u1.midi_fsm_state[0]
.sym 16204 midi_fsm_u1_new_byte_valid
.sym 16205 out_mclk$SB_IO_OUT_$glb_clk
.sym 16206 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 16207 midi_fsm_u1.next_note_values[10]
.sym 16208 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_O
.sym 16209 midi_fsm_u1.next_note_values[2]
.sym 16210 midi_fsm_u1.next_note_values[13]
.sym 16211 midi_fsm_u1.next_note_values[0]
.sym 16212 midi_fsm_u1.next_note_values[12]
.sym 16213 midi_fsm_u1.next_note_values[11]
.sym 16214 midi_fsm_u1.next_note_values[1]
.sym 16219 uart_tx_u1.state[0]
.sym 16220 uart_tx_u1.state[1]
.sym 16226 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 16228 data_byte[7]
.sym 16229 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 16231 note_value_2[3]
.sym 16233 midi_fsm_u1.midi_fsm_state[0]
.sym 16239 note_value_2[1]
.sym 16241 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16252 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 16256 midi_fsm_u1_new_byte_valid
.sym 16275 midi_fsm_u1_new_byte_valid
.sym 16294 midi_fsm_u1_new_byte_valid
.sym 16295 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 16299 midi_fsm_u1_new_byte_valid
.sym 16314 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 16327 midi_fsm_u1_new_byte_valid
.sym 16328 out_mclk$SB_IO_OUT_$glb_clk
.sym 16332 note_value_2[1]
.sym 16333 note_value_2[4]
.sym 16336 note_value_2[3]
.sym 16344 data_byte[2]
.sym 16345 data_byte[3]
.sym 16346 note_value_2[5]
.sym 16348 note_value_2[2]
.sym 16351 dds_u1.sine_lookup_u1.sine_data[21]
.sym 16362 midi_fsm_u1.note_val_reg_SB_DFFESR_Q_R
.sym 16376 midi_fsm_u1.midi_fsm_state[0]
.sym 16381 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 16382 midi_fsm_u1.midi_fsm_state[1]
.sym 16416 midi_fsm_u1.midi_fsm_state[1]
.sym 16417 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 16419 midi_fsm_u1.midi_fsm_state[0]
.sym 16461 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 16465 data_byte[3]
.sym 16467 uart_tx_u1.state[1]
.sym 16497 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 16517 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 16845 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 16874 sine_value_2[2]
.sym 16895 $PACKER_GND_NET
.sym 16953 $PACKER_GND_NET
.sym 16960 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 16961 out_mclk$SB_IO_OUT_$glb_clk
.sym 16963 sine_value_2[3]
.sym 16964 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 16966 sine_value_2[2]
.sym 16967 $PACKER_VCC_NET
.sym 16968 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 16970 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 16993 $PACKER_VCC_NET
.sym 16996 sine_value_2[3]
.sym 17017 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 17018 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 17021 $PACKER_VCC_NET
.sym 17025 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 17029 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 17035 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 17036 $nextpnr_ICESTORM_LC_22$O
.sym 17039 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 17042 $nextpnr_ICESTORM_LC_23$I3
.sym 17045 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 17048 $nextpnr_ICESTORM_LC_23$COUT
.sym 17050 $PACKER_VCC_NET
.sym 17052 $nextpnr_ICESTORM_LC_23$I3
.sym 17054 $nextpnr_ICESTORM_LC_24$I3
.sym 17056 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 17060 $nextpnr_ICESTORM_LC_24$COUT
.sym 17062 $PACKER_VCC_NET
.sym 17064 $nextpnr_ICESTORM_LC_24$I3
.sym 17066 $nextpnr_ICESTORM_LC_25$I3
.sym 17068 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 17072 $nextpnr_ICESTORM_LC_25$COUT
.sym 17074 $PACKER_VCC_NET
.sym 17076 $nextpnr_ICESTORM_LC_25$I3
.sym 17078 $nextpnr_ICESTORM_LC_26$I3
.sym 17081 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 17087 $PACKER_VCC_NET
.sym 17089 $PACKER_VCC_NET
.sym 17121 $PACKER_VCC_NET
.sym 17122 $nextpnr_ICESTORM_LC_26$I3
.sym 17135 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 17136 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 17142 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 17152 $PACKER_VCC_NET
.sym 17156 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 17159 $nextpnr_ICESTORM_LC_26$COUT
.sym 17162 $PACKER_VCC_NET
.sym 17163 $nextpnr_ICESTORM_LC_26$I3
.sym 17165 $nextpnr_ICESTORM_LC_27$I3
.sym 17168 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 17171 $nextpnr_ICESTORM_LC_27$COUT
.sym 17174 $PACKER_VCC_NET
.sym 17175 $nextpnr_ICESTORM_LC_27$I3
.sym 17177 $nextpnr_ICESTORM_LC_28$I3
.sym 17179 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 17183 $nextpnr_ICESTORM_LC_28$COUT
.sym 17186 $PACKER_VCC_NET
.sym 17187 $nextpnr_ICESTORM_LC_28$I3
.sym 17189 $nextpnr_ICESTORM_LC_29$I3
.sym 17191 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 17195 $nextpnr_ICESTORM_LC_29$COUT
.sym 17198 $PACKER_VCC_NET
.sym 17199 $nextpnr_ICESTORM_LC_29$I3
.sym 17201 $nextpnr_ICESTORM_LC_30$I3
.sym 17203 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 17210 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 17212 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 17213 sine_value_2[12]
.sym 17214 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 17230 $PACKER_VCC_NET
.sym 17245 $nextpnr_ICESTORM_LC_30$I3
.sym 17251 $PACKER_VCC_NET
.sym 17252 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 17259 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 17262 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 17267 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 17282 $nextpnr_ICESTORM_LC_30$COUT
.sym 17284 $PACKER_VCC_NET
.sym 17286 $nextpnr_ICESTORM_LC_30$I3
.sym 17288 $nextpnr_ICESTORM_LC_31$I3
.sym 17291 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 17294 $nextpnr_ICESTORM_LC_31$COUT
.sym 17296 $PACKER_VCC_NET
.sym 17298 $nextpnr_ICESTORM_LC_31$I3
.sym 17300 $nextpnr_ICESTORM_LC_32$I3
.sym 17302 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 17306 $nextpnr_ICESTORM_LC_32$COUT
.sym 17308 $PACKER_VCC_NET
.sym 17310 $nextpnr_ICESTORM_LC_32$I3
.sym 17312 $nextpnr_ICESTORM_LC_33$I3
.sym 17314 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 17318 $nextpnr_ICESTORM_LC_33$COUT
.sym 17320 $PACKER_VCC_NET
.sym 17322 $nextpnr_ICESTORM_LC_33$I3
.sym 17324 $nextpnr_ICESTORM_LC_34$I3
.sym 17327 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 17332 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 17333 sine_value_2[15]
.sym 17334 sine_value_2[14]
.sym 17335 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 17336 sine_value_2[13]
.sym 17337 sine_value_2[17]
.sym 17338 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 17339 sine_value_2[16]
.sym 17343 midi_fsm_u1.one_hot_reg[1]
.sym 17345 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 17368 $nextpnr_ICESTORM_LC_34$I3
.sym 17384 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 17386 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 17391 $PACKER_VCC_NET
.sym 17397 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 17400 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 17405 $nextpnr_ICESTORM_LC_34$COUT
.sym 17408 $PACKER_VCC_NET
.sym 17409 $nextpnr_ICESTORM_LC_34$I3
.sym 17411 $nextpnr_ICESTORM_LC_35$I3
.sym 17413 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 17417 $nextpnr_ICESTORM_LC_35$COUT
.sym 17420 $PACKER_VCC_NET
.sym 17421 $nextpnr_ICESTORM_LC_35$I3
.sym 17423 $nextpnr_ICESTORM_LC_36$I3
.sym 17426 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 17429 $nextpnr_ICESTORM_LC_36$COUT
.sym 17432 $PACKER_VCC_NET
.sym 17433 $nextpnr_ICESTORM_LC_36$I3
.sym 17435 $nextpnr_ICESTORM_LC_37$I3
.sym 17437 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 17441 $nextpnr_ICESTORM_LC_37$COUT
.sym 17444 $PACKER_VCC_NET
.sym 17445 $nextpnr_ICESTORM_LC_37$I3
.sym 17447 $nextpnr_ICESTORM_LC_38$I3
.sym 17449 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 17455 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 17456 sine_value_2[18]
.sym 17457 dds_u1.step_size[0]
.sym 17459 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 17461 sine_value_2[19]
.sym 17462 dds_u1.step_size[1]
.sym 17485 $PACKER_VCC_NET
.sym 17489 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17491 $nextpnr_ICESTORM_LC_38$I3
.sym 17498 $PACKER_VCC_NET
.sym 17502 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 17510 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 17516 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 17520 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 17528 $nextpnr_ICESTORM_LC_38$COUT
.sym 17531 $PACKER_VCC_NET
.sym 17532 $nextpnr_ICESTORM_LC_38$I3
.sym 17534 $nextpnr_ICESTORM_LC_39$I3
.sym 17537 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 17540 $nextpnr_ICESTORM_LC_39$COUT
.sym 17543 $PACKER_VCC_NET
.sym 17544 $nextpnr_ICESTORM_LC_39$I3
.sym 17546 $nextpnr_ICESTORM_LC_40$I3
.sym 17548 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 17552 $nextpnr_ICESTORM_LC_40$COUT
.sym 17555 $PACKER_VCC_NET
.sym 17556 $nextpnr_ICESTORM_LC_40$I3
.sym 17558 $nextpnr_ICESTORM_LC_41$I3
.sym 17561 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 17564 $nextpnr_ICESTORM_LC_41$COUT
.sym 17567 $PACKER_VCC_NET
.sym 17568 $nextpnr_ICESTORM_LC_41$I3
.sym 17570 $nextpnr_ICESTORM_LC_42$I3
.sym 17572 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 17579 dds_u1.step_size[6]
.sym 17580 dds_u1.step_size[5]
.sym 17581 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17582 dds_u1.step_size[4]
.sym 17583 dds_u1.step_size[15]
.sym 17584 dds_u1.step_size[2]
.sym 17585 dds_u1.step_size[9]
.sym 17590 $PACKER_GND_NET
.sym 17595 dds_u1.step_size[1]
.sym 17606 $PACKER_VCC_NET
.sym 17609 $PACKER_VCC_NET
.sym 17614 $nextpnr_ICESTORM_LC_42$I3
.sym 17626 $PACKER_VCC_NET
.sym 17631 dds_u2.sine_lookup_u1.sine_data[23]
.sym 17637 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 17638 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 17648 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 17651 $nextpnr_ICESTORM_LC_42$COUT
.sym 17653 $PACKER_VCC_NET
.sym 17655 $nextpnr_ICESTORM_LC_42$I3
.sym 17657 $nextpnr_ICESTORM_LC_43$I3
.sym 17660 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 17663 $nextpnr_ICESTORM_LC_43$COUT
.sym 17665 $PACKER_VCC_NET
.sym 17667 $nextpnr_ICESTORM_LC_43$I3
.sym 17669 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 17671 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 17677 dds_u2.sine_lookup_u1.sine_data[23]
.sym 17678 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 17679 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 17699 out_mclk$SB_IO_OUT_$glb_clk
.sym 17701 led1_SB_LUT4_O_I3
.sym 17702 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 17705 note_value_1[3]
.sym 17706 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 17707 note_value_1[1]
.sym 17716 dds_u1.sine_lookup[15]
.sym 17718 dds_u1.step_size[9]
.sym 17722 dds_u1.step_size[6]
.sym 17725 note_value_2[2]
.sym 17727 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 17728 note_value_1[4]
.sym 17729 midi_fsm_u1.next_note_values[1]
.sym 17734 note_value_1[0]
.sym 17735 note_value_2[0]
.sym 17758 uart_rx_u1.shift_counter[1]
.sym 17763 uart_rx_u1.shift_counter[2]
.sym 17766 $PACKER_VCC_NET
.sym 17769 $PACKER_VCC_NET
.sym 17770 $PACKER_GND_NET
.sym 17773 uart_rx_u1.shift_counter[0]
.sym 17774 $nextpnr_ICESTORM_LC_55$O
.sym 17777 uart_rx_u1.shift_counter[0]
.sym 17780 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_I3[2]
.sym 17782 uart_rx_u1.shift_counter[1]
.sym 17783 $PACKER_VCC_NET
.sym 17787 $PACKER_VCC_NET
.sym 17788 uart_rx_u1.shift_counter[2]
.sym 17790 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_I3[2]
.sym 17795 $PACKER_GND_NET
.sym 17821 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 17822 out_mclk$SB_IO_OUT_$glb_clk
.sym 17824 led1$SB_IO_OUT
.sym 17825 midi_fsm_u1.one_hot_SB_LUT4_O_I1
.sym 17826 midi_fsm_u1.one_hot_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17827 midi_fsm_u1.one_hot_SB_LUT4_O_I2
.sym 17828 midi_fsm_u1.one_hot_SB_LUT4_O_I3
.sym 17829 midi_fsm_u1.one_hot_SB_LUT4_O_I0
.sym 17830 midi_fsm_u1.one_hot[0]
.sym 17831 led5$SB_IO_OUT
.sym 17835 note_value_2[3]
.sym 17836 dds_u1.note_value[12]
.sym 17839 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 17840 dds_u1.note_value[13]
.sym 17841 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 17845 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 17846 dds_u1.note_value[8]
.sym 17847 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 17848 note_value_1[2]
.sym 17850 $PACKER_VCC_NET
.sym 17855 data_byte[4]
.sym 17857 data_byte[6]
.sym 17859 data_byte[1]
.sym 17865 midi_fsm_u1.next_note_values[10]
.sym 17867 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 17870 data_byte[3]
.sym 17879 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17880 note_value_2[4]
.sym 17882 note_value_2[3]
.sym 17885 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17886 data_byte[5]
.sym 17889 midi_fsm_u1.next_note_values[1]
.sym 17890 data_byte[4]
.sym 17894 data_byte[0]
.sym 17896 midi_fsm_u1.midi_fsm_msg[0]
.sym 17901 data_byte[3]
.sym 17905 midi_fsm_u1.next_note_values[10]
.sym 17913 data_byte[5]
.sym 17918 midi_fsm_u1.next_note_values[1]
.sym 17922 midi_fsm_u1.midi_fsm_msg[0]
.sym 17925 data_byte[3]
.sym 17928 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17929 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17930 note_value_2[3]
.sym 17931 note_value_2[4]
.sym 17934 data_byte[4]
.sym 17936 midi_fsm_u1.midi_fsm_msg[0]
.sym 17941 data_byte[0]
.sym 17944 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 17945 out_mclk$SB_IO_OUT_$glb_clk
.sym 17947 note_value_1[6]
.sym 17948 note_value_1[4]
.sym 17950 note_value_1[5]
.sym 17951 note_value_1[0]
.sym 17953 note_value_1[2]
.sym 17954 midi_fsm_u1.one_hot_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17959 midi_fsm_u1.next_note_values[10]
.sym 17966 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 17968 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 17970 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 17977 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 17978 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 17979 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 17980 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 17981 note_value_2[6]
.sym 17989 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2
.sym 17990 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17991 midi_fsm_u1.midi_fsm_state[1]
.sym 17992 note_value_2[3]
.sym 17993 midi_fsm_u1.one_hot_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 17994 midi_fsm_u1.midi_fsm_state[0]
.sym 17996 note_value_2[1]
.sym 17997 note_value_2[2]
.sym 17998 note_value_2[4]
.sym 18000 data_byte[2]
.sym 18001 midi_fsm_u1.one_hot_SB_LUT4_O_1_I3
.sym 18002 midi_fsm_u1.one_hot[0]
.sym 18003 midi_fsm_u1.midi_fsm_msg[0]
.sym 18004 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 18006 data_byte[0]
.sym 18007 note_value_2[0]
.sym 18008 midi_fsm_u1.one_hot_SB_LUT4_O_1_I1
.sym 18012 led2_SB_LUT4_O_I3
.sym 18014 midi_fsm_u1.one_hot_reg[0]
.sym 18015 note_value_2[6]
.sym 18019 note_value_2[5]
.sym 18021 note_value_2[3]
.sym 18022 note_value_2[0]
.sym 18023 note_value_2[2]
.sym 18024 note_value_2[1]
.sym 18027 midi_fsm_u1.midi_fsm_state[1]
.sym 18028 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 18029 midi_fsm_u1.one_hot_reg[0]
.sym 18030 midi_fsm_u1.midi_fsm_state[0]
.sym 18034 midi_fsm_u1.one_hot[0]
.sym 18039 led2_SB_LUT4_O_I3
.sym 18040 note_value_2[5]
.sym 18041 note_value_2[4]
.sym 18042 note_value_2[6]
.sym 18045 midi_fsm_u1.midi_fsm_msg[0]
.sym 18046 data_byte[2]
.sym 18047 note_value_2[2]
.sym 18048 midi_fsm_u1.one_hot_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 18051 note_value_2[0]
.sym 18052 data_byte[0]
.sym 18054 midi_fsm_u1.midi_fsm_msg[0]
.sym 18057 midi_fsm_u1.one_hot_SB_LUT4_O_1_I3
.sym 18058 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2
.sym 18059 midi_fsm_u1.one_hot_SB_LUT4_O_1_I1
.sym 18060 midi_fsm_u1.one_hot[0]
.sym 18066 midi_fsm_u1.midi_fsm_msg[0]
.sym 18067 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18068 out_mclk$SB_IO_OUT_$glb_clk
.sym 18070 uart_tx_u1.serial_counter[6]
.sym 18071 uart_tx_u1.serial_counter[1]
.sym 18072 uart_tx_u1.serial_counter[7]
.sym 18073 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 18075 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 18076 uart_tx_u1.serial_counter[5]
.sym 18083 $PACKER_GND_NET
.sym 18084 dds_u1.sine_lookup_u1.sine_data[2]
.sym 18086 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 18087 midi_fsm_u1.midi_fsm_state[1]
.sym 18090 led2$SB_IO_OUT
.sym 18094 $PACKER_VCC_NET
.sym 18096 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_O
.sym 18097 $PACKER_VCC_NET
.sym 18098 midi_fsm_u1.next_note_values[2]
.sym 18099 tx_ready
.sym 18100 midi_fsm_u1.next_note_values[13]
.sym 18101 note_value_2[6]
.sym 18102 midi_fsm_u1.next_note_values[0]
.sym 18104 midi_fsm_u1.next_note_values[12]
.sym 18105 note_value_2[5]
.sym 18113 uart_tx_u1.serial_counter[4]
.sym 18115 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18116 uart_tx_u1.serial_counter[0]
.sym 18118 uart_tx_u1.serial_counter[3]
.sym 18120 $PACKER_VCC_NET
.sym 18121 $PACKER_VCC_NET
.sym 18122 $PACKER_VCC_NET
.sym 18123 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18124 uart_tx_u1.serial_counter[0]
.sym 18126 uart_tx_u1.serial_counter[2]
.sym 18128 uart_tx_u1.serial_counter[1]
.sym 18135 uart_tx_u1.serial_counter[6]
.sym 18137 uart_tx_u1.serial_counter[7]
.sym 18141 uart_tx_u1.serial_counter[5]
.sym 18143 $nextpnr_ICESTORM_LC_56$O
.sym 18145 uart_tx_u1.serial_counter[0]
.sym 18149 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18150 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18151 $PACKER_VCC_NET
.sym 18152 uart_tx_u1.serial_counter[1]
.sym 18153 uart_tx_u1.serial_counter[0]
.sym 18155 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18156 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18157 $PACKER_VCC_NET
.sym 18158 uart_tx_u1.serial_counter[2]
.sym 18159 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18161 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18162 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18163 $PACKER_VCC_NET
.sym 18164 uart_tx_u1.serial_counter[3]
.sym 18165 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 18167 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18168 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18169 $PACKER_VCC_NET
.sym 18170 uart_tx_u1.serial_counter[4]
.sym 18171 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 18173 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 18174 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18175 $PACKER_VCC_NET
.sym 18176 uart_tx_u1.serial_counter[5]
.sym 18177 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 18179 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18180 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18181 uart_tx_u1.serial_counter[6]
.sym 18182 $PACKER_VCC_NET
.sym 18183 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 18185 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 18186 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18187 $PACKER_VCC_NET
.sym 18188 uart_tx_u1.serial_counter[7]
.sym 18189 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 18191 out_mclk$SB_IO_OUT_$glb_clk
.sym 18194 uart_tx_u1.serial_counter[9]
.sym 18195 uart_tx_u1.serial_counter[10]
.sym 18196 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 18197 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18199 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 18200 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 18210 data_byte[4]
.sym 18217 note_value_2[2]
.sym 18218 midi_fsm_u1.next_note_values[11]
.sym 18219 note_value_2[0]
.sym 18220 midi_fsm_u1.next_note_values[1]
.sym 18224 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 18227 note_value_2[6]
.sym 18229 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 18245 uart_tx_u1.serial_counter[8]
.sym 18246 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 18248 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 18249 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D
.sym 18250 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 18254 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18257 $PACKER_VCC_NET
.sym 18259 tx_ready
.sym 18260 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 18262 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18266 $nextpnr_ICESTORM_LC_57$I3
.sym 18267 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18268 $PACKER_VCC_NET
.sym 18269 uart_tx_u1.serial_counter[8]
.sym 18270 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 18276 $nextpnr_ICESTORM_LC_57$I3
.sym 18282 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 18286 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 18292 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18293 tx_ready
.sym 18297 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 18304 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 18305 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 18309 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 18312 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D
.sym 18314 out_mclk$SB_IO_OUT_$glb_clk
.sym 18319 note_value_2[6]
.sym 18321 note_value_2[5]
.sym 18322 note_value_2[2]
.sym 18323 note_value_2[0]
.sym 18331 rx_valid
.sym 18332 data_byte[0]
.sym 18333 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 18337 uart_tx_u1.serial_counter[9]
.sym 18349 data_byte[6]
.sym 18351 data_byte[1]
.sym 18358 data_byte[4]
.sym 18359 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 18360 midi_fsm_u1.midi_fsm_state[0]
.sym 18362 data_byte[5]
.sym 18366 data_byte[6]
.sym 18368 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18370 data_byte[0]
.sym 18371 data_byte[3]
.sym 18372 data_byte[2]
.sym 18375 data_byte[1]
.sym 18377 midi_fsm_u1.note_val_reg_SB_DFFESR_Q_R
.sym 18380 midi_fsm_u1.one_hot_reg[1]
.sym 18386 midi_fsm_u1.midi_fsm_state[1]
.sym 18391 data_byte[3]
.sym 18396 midi_fsm_u1.one_hot_reg[1]
.sym 18397 midi_fsm_u1.midi_fsm_state[1]
.sym 18398 midi_fsm_u1.midi_fsm_state[0]
.sym 18399 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 18402 data_byte[2]
.sym 18409 data_byte[6]
.sym 18414 data_byte[0]
.sym 18420 data_byte[5]
.sym 18427 data_byte[4]
.sym 18435 data_byte[1]
.sym 18436 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 18437 out_mclk$SB_IO_OUT_$glb_clk
.sym 18438 midi_fsm_u1.note_val_reg_SB_DFFESR_Q_R
.sym 18439 uart_tx_u1.tx_byte_SB_LUT4_I2_3_O_SB_LUT4_I0_I1
.sym 18444 uart_tx_u1.tx_byte_SB_LUT4_I2_3_O
.sym 18445 uart_tx_u1.shift_register[4]
.sym 18453 dds_u1.sine_lookup_u1.sine_data[20]
.sym 18455 uart_tx_u1.shift_register[1]
.sym 18465 note_value_2[6]
.sym 18473 rx_valid
.sym 18480 midi_fsm_u1.next_note_values[10]
.sym 18487 midi_fsm_u1.next_note_values[1]
.sym 18488 data_byte[5]
.sym 18492 data_byte[4]
.sym 18494 midi_fsm_u1.next_note_values[11]
.sym 18495 data_byte[3]
.sym 18507 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_O
.sym 18516 data_byte[4]
.sym 18519 data_byte[5]
.sym 18528 midi_fsm_u1.next_note_values[1]
.sym 18533 midi_fsm_u1.next_note_values[11]
.sym 18537 data_byte[3]
.sym 18551 midi_fsm_u1.next_note_values[10]
.sym 18559 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_O
.sym 18560 out_mclk$SB_IO_OUT_$glb_clk
.sym 18572 data_byte[4]
.sym 18574 data_byte[5]
.sym 18588 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 18589 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_O
.sym 18712 $PACKER_GND_NET
.sym 18750 $PACKER_GND_NET
.sym 18782 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 18783 out_mclk$SB_IO_OUT_$glb_clk
.sym 18850 $PACKER_GND_NET
.sym 18949 dds_u2.sine_value[0]
.sym 18953 dds_u2.sine_lookup_u1.sine_data[1]
.sym 18958 $PACKER_VCC_NET
.sym 18974 $PACKER_VCC_NET
.sym 18979 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 19006 dds_u2.sine_value[0]
.sym 19052 dds_u2.sine_value[0]
.sym 19064 dds_u2.sine_value[0]
.sym 19069 out_mclk$SB_IO_OUT_$glb_clk
.sym 19072 dds_u2.sine_lookup_u1.sine_data[2]
.sym 19076 dds_u2.sine_lookup_u1.sine_data[3]
.sym 19102 $PACKER_VCC_NET
.sym 19113 $PACKER_VCC_NET
.sym 19115 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19117 dds_u2.sine_lookup_u1.sine_data[1]
.sym 19121 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 19122 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 19123 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19124 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 19125 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 19127 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 19133 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 19137 dds_u2.sine_lookup_u1.sine_data[2]
.sym 19141 dds_u2.sine_lookup_u1.sine_data[3]
.sym 19145 dds_u2.sine_lookup_u1.sine_data[3]
.sym 19146 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19147 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 19148 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 19152 dds_u2.sine_lookup_u1.sine_data[2]
.sym 19163 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 19164 dds_u2.sine_lookup_u1.sine_data[2]
.sym 19165 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19166 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 19170 $PACKER_VCC_NET
.sym 19175 dds_u2.sine_lookup_u1.sine_data[1]
.sym 19181 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 19182 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 19183 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19184 dds_u2.sine_lookup_u1.sine_data[1]
.sym 19188 dds_u2.sine_lookup_u1.sine_data[3]
.sym 19192 out_mclk$SB_IO_OUT_$glb_clk
.sym 19195 dds_u2.sine_lookup_u1.sine_data[12]
.sym 19199 dds_u2.sine_lookup_u1.sine_data[13]
.sym 19209 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 19210 out_ws$SB_IO_OUT
.sym 19211 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19215 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 19216 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 19219 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 19221 sine_value_2[2]
.sym 19222 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 19225 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 19228 $PACKER_VCC_NET
.sym 19260 $PACKER_VCC_NET
.sym 19289 $PACKER_VCC_NET
.sym 19318 dds_u2.sine_lookup_u1.sine_data[14]
.sym 19322 dds_u2.sine_lookup_u1.sine_data[15]
.sym 19347 dds_u2.sine_lookup_u1.sine_data[13]
.sym 19359 dds_u2.sine_lookup_u1.sine_data[12]
.sym 19367 dds_u2.sine_lookup_u1.sine_data[12]
.sym 19368 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19371 dds_u2.sine_lookup_u1.sine_data[13]
.sym 19372 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 19383 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 19387 dds_u2.sine_lookup_u1.sine_data[15]
.sym 19397 dds_u2.sine_lookup_u1.sine_data[12]
.sym 19410 dds_u2.sine_lookup_u1.sine_data[13]
.sym 19415 dds_u2.sine_lookup_u1.sine_data[12]
.sym 19416 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 19417 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 19418 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19424 dds_u2.sine_lookup_u1.sine_data[15]
.sym 19438 out_mclk$SB_IO_OUT_$glb_clk
.sym 19441 dds_u2.sine_lookup_u1.sine_data[16]
.sym 19445 dds_u2.sine_lookup_u1.sine_data[17]
.sym 19453 $PACKER_VCC_NET
.sym 19454 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19461 $PACKER_VCC_NET
.sym 19462 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 19467 $PACKER_GND_NET
.sym 19474 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 19481 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 19482 dds_u2.sine_lookup_u1.sine_data[14]
.sym 19484 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 19486 dds_u2.sine_lookup_u1.sine_data[15]
.sym 19487 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 19489 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 19490 dds_u2.sine_lookup_u1.sine_data[14]
.sym 19491 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 19492 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 19493 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 19494 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 19497 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 19498 dds_u2.sine_lookup_u1.sine_data[16]
.sym 19500 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19507 dds_u2.sine_lookup_u1.sine_data[13]
.sym 19508 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19510 dds_u2.sine_lookup_u1.sine_data[17]
.sym 19511 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 19515 dds_u2.sine_lookup_u1.sine_data[14]
.sym 19520 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 19521 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 19522 dds_u2.sine_lookup_u1.sine_data[15]
.sym 19523 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19526 dds_u2.sine_lookup_u1.sine_data[14]
.sym 19527 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 19528 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19529 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 19534 dds_u2.sine_lookup_u1.sine_data[16]
.sym 19538 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 19539 dds_u2.sine_lookup_u1.sine_data[13]
.sym 19540 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 19541 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19544 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 19545 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 19546 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19547 dds_u2.sine_lookup_u1.sine_data[17]
.sym 19550 dds_u2.sine_lookup_u1.sine_data[17]
.sym 19556 dds_u2.sine_lookup_u1.sine_data[16]
.sym 19557 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 19558 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 19559 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19561 out_mclk$SB_IO_OUT_$glb_clk
.sym 19564 dds_u2.sine_lookup_u1.sine_data[18]
.sym 19568 dds_u2.sine_lookup_u1.sine_data[19]
.sym 19585 sine_value_2[13]
.sym 19590 $PACKER_VCC_NET
.sym 19595 $PACKER_VCC_NET
.sym 19598 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 19608 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 19609 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19614 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 19616 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 19617 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19620 dds_u1.note_value[0]
.sym 19621 dds_u1.note_value[1]
.sym 19628 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 19629 dds_u2.sine_lookup_u1.sine_data[18]
.sym 19633 dds_u2.sine_lookup_u1.sine_data[19]
.sym 19639 dds_u2.sine_lookup_u1.sine_data[19]
.sym 19643 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19644 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 19645 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 19646 dds_u2.sine_lookup_u1.sine_data[18]
.sym 19649 dds_u1.note_value[0]
.sym 19663 dds_u2.sine_lookup_u1.sine_data[18]
.sym 19673 dds_u2.sine_lookup_u1.sine_data[19]
.sym 19674 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 19675 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19676 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 19681 dds_u1.note_value[1]
.sym 19684 out_mclk$SB_IO_OUT_$glb_clk
.sym 19686 dds_u1.note_value[0]
.sym 19687 dds_u1.note_value[1]
.sym 19688 dds_u1.note_value[2]
.sym 19689 dds_u1.note_value[3]
.sym 19690 dds_u1.note_value[4]
.sym 19691 dds_u1.note_value[5]
.sym 19692 dds_u1.note_value[6]
.sym 19693 dds_u1.note_value[7]
.sym 19699 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 19704 dds_u1.step_size[0]
.sym 19705 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 19706 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 19707 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 19708 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 19711 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 19713 $PACKER_VCC_NET
.sym 19714 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 19716 $PACKER_VCC_NET
.sym 19720 $PACKER_VCC_NET
.sym 19733 dds_u1.sine_lookup[15]
.sym 19744 dds_u1.note_value[9]
.sym 19745 dds_u1.note_value[2]
.sym 19750 dds_u1.note_value[15]
.sym 19755 dds_u1.note_value[4]
.sym 19756 dds_u1.note_value[5]
.sym 19757 dds_u1.note_value[6]
.sym 19768 dds_u1.note_value[6]
.sym 19774 dds_u1.note_value[5]
.sym 19779 dds_u1.sine_lookup[15]
.sym 19787 dds_u1.note_value[4]
.sym 19790 dds_u1.note_value[15]
.sym 19796 dds_u1.note_value[2]
.sym 19804 dds_u1.note_value[9]
.sym 19807 out_mclk$SB_IO_OUT_$glb_clk
.sym 19809 dds_u1.note_value[8]
.sym 19810 dds_u1.note_value[9]
.sym 19811 dds_u1.note_value[10]
.sym 19812 dds_u1.note_value[11]
.sym 19813 dds_u1.note_value[12]
.sym 19814 dds_u1.note_value[13]
.sym 19815 dds_u1.note_value[14]
.sym 19816 dds_u1.note_value[15]
.sym 19823 dds_u1.step_size[15]
.sym 19833 note_value_1[6]
.sym 19834 dds_u1.step_size[5]
.sym 19835 midi_fsm_u1.midi_fsm_msg[0]
.sym 19838 led1$SB_IO_OUT
.sym 19839 note_value_1[5]
.sym 19840 $PACKER_GND_NET
.sym 19851 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 19853 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 19863 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 19866 note_value_1[0]
.sym 19867 dds_u1.sine_value[0]
.sym 19869 note_value_1[1]
.sym 19875 note_value_1[3]
.sym 19878 note_value_1[2]
.sym 19879 dds_u1.sine_lookup_u1.sine_data[1]
.sym 19883 note_value_1[0]
.sym 19884 note_value_1[2]
.sym 19885 note_value_1[3]
.sym 19886 note_value_1[1]
.sym 19892 dds_u1.sine_lookup_u1.sine_data[1]
.sym 19895 dds_u1.sine_lookup_u1.sine_data[1]
.sym 19896 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 19897 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 19898 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 19903 dds_u1.sine_value[0]
.sym 19907 note_value_1[3]
.sym 19915 dds_u1.sine_value[0]
.sym 19920 note_value_1[1]
.sym 19930 out_mclk$SB_IO_OUT_$glb_clk
.sym 19933 dds_u1.sine_value[0]
.sym 19937 dds_u1.sine_lookup_u1.sine_data[1]
.sym 19942 note_value_2[0]
.sym 19945 $PACKER_VCC_NET
.sym 19952 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 19954 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 19955 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 19957 note_value_1[2]
.sym 19959 dds_u1.sine_lookup_u1.sine_data[4]
.sym 19962 led5$SB_IO_OUT
.sym 19963 note_value_1[4]
.sym 19964 data_byte[0]
.sym 19966 data_byte[2]
.sym 19973 note_value_1[6]
.sym 19974 note_value_1[3]
.sym 19975 data_byte[0]
.sym 19976 note_value_1[1]
.sym 19977 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19978 midi_fsm_u1.one_hot_SB_LUT4_O_I0
.sym 19979 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19980 note_value_1[4]
.sym 19981 led1_SB_LUT4_O_I3
.sym 19982 midi_fsm_u1.one_hot_SB_LUT4_O_I1
.sym 19983 midi_fsm_u1.one_hot_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19984 note_value_1[5]
.sym 19985 note_value_1[0]
.sym 19988 midi_fsm_u1.one_hot_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19992 midi_fsm_u1.one_hot_SB_LUT4_O_I2
.sym 19993 midi_fsm_u1.one_hot_SB_LUT4_O_I3
.sym 19995 midi_fsm_u1.midi_fsm_msg[0]
.sym 19997 data_byte[6]
.sym 19999 data_byte[1]
.sym 20000 led5_SB_DFFE_Q_E
.sym 20001 data_byte[5]
.sym 20003 data_byte[4]
.sym 20006 note_value_1[5]
.sym 20007 note_value_1[4]
.sym 20008 note_value_1[6]
.sym 20009 led1_SB_LUT4_O_I3
.sym 20012 data_byte[1]
.sym 20013 midi_fsm_u1.midi_fsm_msg[0]
.sym 20014 note_value_1[1]
.sym 20015 midi_fsm_u1.one_hot_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20018 midi_fsm_u1.midi_fsm_msg[0]
.sym 20020 note_value_1[6]
.sym 20021 data_byte[6]
.sym 20024 note_value_1[4]
.sym 20025 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20026 note_value_1[3]
.sym 20027 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20030 note_value_1[5]
.sym 20031 data_byte[5]
.sym 20032 midi_fsm_u1.midi_fsm_msg[0]
.sym 20033 midi_fsm_u1.one_hot_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20037 data_byte[0]
.sym 20038 note_value_1[0]
.sym 20039 midi_fsm_u1.midi_fsm_msg[0]
.sym 20042 midi_fsm_u1.one_hot_SB_LUT4_O_I1
.sym 20043 midi_fsm_u1.one_hot_SB_LUT4_O_I0
.sym 20044 midi_fsm_u1.one_hot_SB_LUT4_O_I3
.sym 20045 midi_fsm_u1.one_hot_SB_LUT4_O_I2
.sym 20050 data_byte[4]
.sym 20052 led5_SB_DFFE_Q_E
.sym 20053 out_mclk$SB_IO_OUT_$glb_clk
.sym 20056 dds_u1.sine_lookup_u1.sine_data[2]
.sym 20060 dds_u1.sine_lookup_u1.sine_data[3]
.sym 20079 note_value_1[0]
.sym 20080 $PACKER_VCC_NET
.sym 20082 dds_u1.sine_lookup_u1.sine_data[6]
.sym 20083 $PACKER_VCC_NET
.sym 20085 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 20087 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 20089 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 20090 dds_u1.sine_lookup_u1.sine_data[7]
.sym 20096 note_value_2[0]
.sym 20098 midi_fsm_u1.midi_fsm_msg[0]
.sym 20101 midi_fsm_u1.next_note_values[11]
.sym 20103 data_byte[1]
.sym 20107 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 20110 note_value_1[2]
.sym 20118 midi_fsm_u1.next_note_values[12]
.sym 20120 midi_fsm_u1.next_note_values[2]
.sym 20122 midi_fsm_u1.next_note_values[13]
.sym 20124 midi_fsm_u1.next_note_values[0]
.sym 20126 data_byte[2]
.sym 20132 midi_fsm_u1.next_note_values[13]
.sym 20135 midi_fsm_u1.next_note_values[11]
.sym 20144 data_byte[2]
.sym 20148 midi_fsm_u1.next_note_values[12]
.sym 20154 midi_fsm_u1.next_note_values[0]
.sym 20161 data_byte[1]
.sym 20166 midi_fsm_u1.next_note_values[2]
.sym 20171 note_value_1[2]
.sym 20172 note_value_2[0]
.sym 20173 data_byte[2]
.sym 20174 midi_fsm_u1.midi_fsm_msg[0]
.sym 20175 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 20176 out_mclk$SB_IO_OUT_$glb_clk
.sym 20179 dds_u1.sine_lookup_u1.sine_data[4]
.sym 20183 dds_u1.sine_lookup_u1.sine_data[5]
.sym 20197 midi_fsm_u1.next_note_values[11]
.sym 20200 note_value_2[0]
.sym 20202 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 20206 $PACKER_VCC_NET
.sym 20213 $PACKER_VCC_NET
.sym 20220 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 20221 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 20223 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 20224 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 20225 data_byte[4]
.sym 20226 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 20230 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 20232 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 20233 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 20243 data_byte[6]
.sym 20246 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 20255 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 20258 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 20265 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 20270 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 20271 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 20272 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 20273 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 20279 data_byte[6]
.sym 20282 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 20283 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 20284 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 20285 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 20290 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 20295 data_byte[4]
.sym 20298 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_1_O
.sym 20299 out_mclk$SB_IO_OUT_$glb_clk
.sym 20302 dds_u1.sine_lookup_u1.sine_data[6]
.sym 20306 dds_u1.sine_lookup_u1.sine_data[7]
.sym 20325 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 20332 $PACKER_GND_NET
.sym 20342 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 20343 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 20344 uart_tx_u1.serial_counter[9]
.sym 20345 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 20346 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 20348 rx_valid
.sym 20351 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 20352 uart_tx_u1.shift_register[0]
.sym 20355 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 20356 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 20357 data_byte[0]
.sym 20359 $PACKER_VCC_NET
.sym 20364 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 20367 $PACKER_VCC_NET
.sym 20368 uart_tx_u1.serial_counter[10]
.sym 20374 $nextpnr_ICESTORM_LC_58$O
.sym 20376 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 20380 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 20382 uart_tx_u1.serial_counter[9]
.sym 20383 $PACKER_VCC_NET
.sym 20384 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 20386 $nextpnr_ICESTORM_LC_59$I3
.sym 20388 uart_tx_u1.serial_counter[10]
.sym 20389 $PACKER_VCC_NET
.sym 20390 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 20396 $nextpnr_ICESTORM_LC_59$I3
.sym 20399 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 20400 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 20401 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 20411 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 20412 uart_tx_u1.serial_counter[10]
.sym 20413 uart_tx_u1.serial_counter[9]
.sym 20414 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 20418 data_byte[0]
.sym 20419 uart_tx_u1.shift_register[0]
.sym 20420 rx_valid
.sym 20422 out_mclk$SB_IO_OUT_$glb_clk
.sym 20423 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 20425 dds_u1.sine_lookup_u1.sine_data[20]
.sym 20429 dds_u1.sine_lookup_u1.sine_data[21]
.sym 20433 $PACKER_VCC_NET
.sym 20440 uart_tx_u1.shift_register[0]
.sym 20444 rx_valid
.sym 20446 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 20456 data_byte[0]
.sym 20467 data_byte[0]
.sym 20468 midi_fsm_u1.next_note_values[13]
.sym 20469 midi_fsm_u1.next_note_values[0]
.sym 20475 midi_fsm_u1.next_note_values[2]
.sym 20476 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_O
.sym 20478 midi_fsm_u1.next_note_values[12]
.sym 20481 data_byte[6]
.sym 20483 data_byte[2]
.sym 20491 data_byte[1]
.sym 20498 data_byte[6]
.sym 20506 data_byte[1]
.sym 20512 data_byte[2]
.sym 20518 midi_fsm_u1.next_note_values[13]
.sym 20522 data_byte[0]
.sym 20531 midi_fsm_u1.next_note_values[12]
.sym 20537 midi_fsm_u1.next_note_values[2]
.sym 20543 midi_fsm_u1.next_note_values[0]
.sym 20544 midi_fsm_u1.one_hot_reg_SB_LUT4_I3_O
.sym 20545 out_mclk$SB_IO_OUT_$glb_clk
.sym 20548 dds_u1.sine_lookup_u1.sine_data[22]
.sym 20552 dds_u1.sine_lookup_u1.sine_data[23]
.sym 20560 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 20574 dds_u1.sine_lookup_u1.sine_data[23]
.sym 20575 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 20588 uart_tx_u1.tx_byte_SB_LUT4_I2_3_O_SB_LUT4_I0_I1
.sym 20594 uart_tx_u1.shift_register[4]
.sym 20595 data_byte[4]
.sym 20596 uart_tx_u1.shift_register[5]
.sym 20597 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 20606 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 20612 uart_tx_u1.state[0]
.sym 20615 rx_valid
.sym 20616 uart_tx_u1.state[1]
.sym 20617 uart_tx_u1.tx_byte_SB_LUT4_I2_3_O
.sym 20621 uart_tx_u1.shift_register[4]
.sym 20623 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 20624 uart_tx_u1.shift_register[5]
.sym 20651 data_byte[4]
.sym 20652 uart_tx_u1.shift_register[4]
.sym 20654 rx_valid
.sym 20657 uart_tx_u1.tx_byte_SB_LUT4_I2_3_O_SB_LUT4_I0_I1
.sym 20658 uart_tx_u1.state[1]
.sym 20659 uart_tx_u1.tx_byte_SB_LUT4_I2_3_O
.sym 20660 uart_tx_u1.state[0]
.sym 20667 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 20668 out_mclk$SB_IO_OUT_$glb_clk
.sym 20688 uart_tx_u1.shift_register[5]
.sym 20690 $PACKER_VCC_NET
.sym 20694 uart_tx_u1.state[0]
.sym 20697 $PACKER_VCC_NET
.sym 20804 out_mclk$SB_IO_OUT
.sym 21047 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 21056 $PACKER_GND_NET
.sym 21058 $PACKER_VCC_NET
.sym 21113 $PACKER_GND_NET_$glb_clk
.sym 21114 $PACKER_GND_NET
.sym 21123 $PACKER_VCC_NET
.sym 21134 $PACKER_VCC_NET
.sym 21158 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 21159 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 21160 $PACKER_VCC_NET
.sym 21169 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 21170 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 21172 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 21176 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 21177 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 21179 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 21183 $PACKER_VCC_NET
.sym 21184 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 21185 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 21204 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 21205 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 21207 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 21208 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 21209 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 21210 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 21211 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 21212 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 21213 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 21214 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 21215 out_mclk$SB_IO_OUT_$glb_clk
.sym 21216 $PACKER_VCC_NET
.sym 21217 $PACKER_VCC_NET
.sym 21245 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 21249 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 21251 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 21253 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 21269 $PACKER_GND_NET
.sym 21278 $PACKER_VCC_NET
.sym 21317 $PACKER_GND_NET_$glb_clk
.sym 21318 $PACKER_GND_NET
.sym 21327 $PACKER_VCC_NET
.sym 21333 out_sck$SB_IO_OUT
.sym 21335 $PACKER_GND_NET
.sym 21360 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 21362 $PACKER_VCC_NET
.sym 21363 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 21364 $PACKER_VCC_NET
.sym 21365 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 21376 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 21381 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 21383 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 21387 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 21389 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 21390 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 21391 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 21397 dds_u1.step_size[3]
.sym 21398 dds_u1.step_size[7]
.sym 21408 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 21409 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 21411 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 21412 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 21413 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 21414 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 21415 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 21416 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 21417 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 21418 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 21419 out_mclk$SB_IO_OUT_$glb_clk
.sym 21420 $PACKER_VCC_NET
.sym 21421 $PACKER_VCC_NET
.sym 21435 out_sd$SB_IO_OUT
.sym 21446 $PACKER_VCC_NET
.sym 21447 dds_u1.step_size[4]
.sym 21448 $PACKER_VCC_NET
.sym 21452 dds_u1.note_value[3]
.sym 21457 dds_u1.step_size[2]
.sym 21475 $PACKER_VCC_NET
.sym 21480 $PACKER_GND_NET
.sym 21495 dds_u1.sine_lookup[1]
.sym 21496 dds_u1.sine_lookup[2]
.sym 21497 dds_u1.sine_lookup[3]
.sym 21498 dds_u1.sine_lookup[4]
.sym 21499 dds_u1.sine_lookup[5]
.sym 21500 dds_u1.sine_lookup[6]
.sym 21501 dds_u1.sine_lookup[7]
.sym 21521 $PACKER_GND_NET_$glb_clk
.sym 21522 $PACKER_GND_NET
.sym 21531 $PACKER_VCC_NET
.sym 21543 $PACKER_VCC_NET
.sym 21551 dds_u1.note_value[7]
.sym 21568 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 21569 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 21574 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 21575 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 21578 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 21580 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 21581 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 21582 $PACKER_VCC_NET
.sym 21584 $PACKER_VCC_NET
.sym 21585 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 21586 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 21593 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 21596 dds_u1.sine_lookup[8]
.sym 21597 dds_u1.sine_lookup[9]
.sym 21598 dds_u1.sine_lookup[10]
.sym 21599 dds_u1.sine_lookup[11]
.sym 21600 dds_u1.sine_lookup[12]
.sym 21601 dds_u1.sine_lookup[13]
.sym 21602 dds_u1.sine_lookup[14]
.sym 21603 dds_u1.sine_lookup[15]
.sym 21612 dds_u2.sine_lookup_u1.sine_addr_inv[0]
.sym 21613 dds_u2.sine_lookup_u1.sine_addr_inv[1]
.sym 21615 dds_u2.sine_lookup_u1.sine_addr_inv[2]
.sym 21616 dds_u2.sine_lookup_u1.sine_addr_inv[3]
.sym 21617 dds_u2.sine_lookup_u1.sine_addr_inv[4]
.sym 21618 dds_u2.sine_lookup_u1.sine_addr_inv[5]
.sym 21619 dds_u2.sine_lookup_u1.sine_addr_inv[6]
.sym 21620 dds_u2.sine_lookup_u1.sine_addr_inv[7]
.sym 21621 dds_u2.sine_lookup_u1.sine_addr_inv[8]
.sym 21622 dds_u2.sine_lookup_u1.sine_addr_inv[9]
.sym 21623 out_mclk$SB_IO_OUT_$glb_clk
.sym 21624 $PACKER_VCC_NET
.sym 21625 $PACKER_VCC_NET
.sym 21645 dds_u1.step_size[5]
.sym 21654 dds_u1.sine_lookup[4]
.sym 21656 dds_u1.sine_lookup[5]
.sym 21658 dds_u1.sine_lookup[6]
.sym 21668 $PACKER_GND_NET
.sym 21670 $PACKER_VCC_NET
.sym 21678 $PACKER_VCC_NET
.sym 21698 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 21699 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21700 dds_u1.step_size[14]
.sym 21701 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21702 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21703 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21704 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21705 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21706 $PACKER_VCC_NET
.sym 21707 $PACKER_VCC_NET
.sym 21708 $PACKER_VCC_NET
.sym 21709 $PACKER_VCC_NET
.sym 21710 $PACKER_VCC_NET
.sym 21711 $PACKER_VCC_NET
.sym 21712 $PACKER_VCC_NET
.sym 21713 $PACKER_VCC_NET
.sym 21725 $PACKER_GND_NET_$glb_clk
.sym 21726 $PACKER_GND_NET
.sym 21735 $PACKER_VCC_NET
.sym 21740 led5$SB_IO_OUT
.sym 21742 $PACKER_GND_NET
.sym 21752 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21753 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21754 dds_u1.sine_lookup[11]
.sym 21758 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21763 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21770 $PACKER_VCC_NET
.sym 21772 $PACKER_VCC_NET
.sym 21774 note_value_1[0]
.sym 21778 $PACKER_VCC_NET
.sym 21780 note_value_1[3]
.sym 21782 note_value_1[1]
.sym 21791 note_value_1[5]
.sym 21793 note_value_1[6]
.sym 21795 note_value_1[4]
.sym 21797 note_value_1[2]
.sym 21801 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21804 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21805 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21806 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21808 $PACKER_VCC_NET
.sym 21809 $PACKER_VCC_NET
.sym 21810 $PACKER_VCC_NET
.sym 21811 $PACKER_VCC_NET
.sym 21812 $PACKER_VCC_NET
.sym 21813 $PACKER_VCC_NET
.sym 21814 $PACKER_VCC_NET
.sym 21815 $PACKER_VCC_NET
.sym 21816 note_value_1[0]
.sym 21817 note_value_1[1]
.sym 21819 note_value_1[2]
.sym 21820 note_value_1[3]
.sym 21821 note_value_1[4]
.sym 21822 note_value_1[5]
.sym 21823 note_value_1[6]
.sym 21827 out_mclk$SB_IO_OUT_$glb_clk
.sym 21828 $PACKER_VCC_NET
.sym 21829 $PACKER_VCC_NET
.sym 21843 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21845 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21847 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21850 note_value_1[0]
.sym 21853 $PACKER_VCC_NET
.sym 21855 dds_u1.note_value[10]
.sym 21856 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21857 dds_u1.note_value[11]
.sym 21860 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21861 $PACKER_VCC_NET
.sym 21862 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 21881 $PACKER_GND_NET
.sym 21883 $PACKER_VCC_NET
.sym 21929 $PACKER_GND_NET_$glb_clk
.sym 21930 $PACKER_GND_NET
.sym 21939 $PACKER_VCC_NET
.sym 21945 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21951 $PACKER_VCC_NET
.sym 21960 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21961 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21962 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21964 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21965 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21973 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 21978 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 21984 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 21985 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 21988 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 21990 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 21991 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 21997 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 21998 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 21999 $PACKER_VCC_NET
.sym 22000 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 22001 $PACKER_VCC_NET
.sym 22020 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 22021 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 22023 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 22024 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 22025 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 22026 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 22027 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 22028 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 22029 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 22030 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 22031 out_mclk$SB_IO_OUT_$glb_clk
.sym 22032 $PACKER_VCC_NET
.sym 22033 $PACKER_VCC_NET
.sym 22048 led1$SB_IO_OUT
.sym 22061 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 22076 $PACKER_GND_NET
.sym 22087 $PACKER_VCC_NET
.sym 22106 uart_tx_u1.tx_byte_SB_LUT4_I2_5_O_SB_LUT4_I0_I1
.sym 22108 uart_tx_u1.tx_byte_SB_LUT4_I2_5_O
.sym 22109 uart_tx_u1.tx_byte_SB_LUT4_I0_O
.sym 22110 uart_tx_u1.shift_register[7]
.sym 22111 uart_tx_u1.shift_register[0]
.sym 22112 uart_tx_u1.shift_register[6]
.sym 22113 uart_tx_u1.tx_byte_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 22133 $PACKER_GND_NET_$glb_clk
.sym 22134 $PACKER_GND_NET
.sym 22143 $PACKER_VCC_NET
.sym 22152 $PACKER_GND_NET
.sym 22159 $PACKER_GND_NET
.sym 22160 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 22161 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 22162 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 22167 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 22178 $PACKER_VCC_NET
.sym 22179 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 22180 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 22182 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 22183 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 22185 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 22188 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 22189 $PACKER_VCC_NET
.sym 22191 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 22192 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 22199 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 22200 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 22224 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 22225 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 22227 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 22228 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 22229 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 22230 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 22231 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 22232 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 22233 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 22234 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 22235 out_mclk$SB_IO_OUT_$glb_clk
.sym 22236 $PACKER_VCC_NET
.sym 22237 $PACKER_VCC_NET
.sym 22263 data_byte[6]
.sym 22266 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 22268 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 22270 uart_tx_u1.shift_register[6]
.sym 22272 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 22289 $PACKER_GND_NET
.sym 22291 $PACKER_VCC_NET
.sym 22310 uart_tx_u1.shift_register[5]
.sym 22315 uart_tx_u1.tx_byte_SB_LUT4_I2_4_O
.sym 22316 uart_tx_u1.tx_byte_SB_LUT4_I2_4_O_SB_LUT4_I0_I1
.sym 22337 $PACKER_GND_NET_$glb_clk
.sym 22338 $PACKER_GND_NET
.sym 22347 $PACKER_VCC_NET
.sym 22356 dds_u1.sine_lookup_u1.sine_data[20]
.sym 22372 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 22373 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 22375 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 22382 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 22383 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 22388 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 22389 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 22391 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 22398 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 22400 $PACKER_VCC_NET
.sym 22404 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 22406 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 22407 $PACKER_VCC_NET
.sym 22409 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 22410 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 22424 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 22425 dds_u1.sine_lookup_u1.sine_addr_inv[1]
.sym 22427 dds_u1.sine_lookup_u1.sine_addr_inv[2]
.sym 22428 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 22429 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 22430 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 22431 dds_u1.sine_lookup_u1.sine_addr_inv[6]
.sym 22432 dds_u1.sine_lookup_u1.sine_addr_inv[7]
.sym 22433 dds_u1.sine_lookup_u1.sine_addr_inv[8]
.sym 22434 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 22435 out_mclk$SB_IO_OUT_$glb_clk
.sym 22436 $PACKER_VCC_NET
.sym 22437 $PACKER_VCC_NET
.sym 22451 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 22454 dds_u1.sine_lookup_u1.sine_data[22]
.sym 22460 uart_tx_u1.state[0]
.sym 22727 $PACKER_GND_NET
.sym 23003 $PACKER_GND_NET
.sym 23070 $PACKER_GND_NET
.sym 23072 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 23073 out_mclk$SB_IO_OUT_$glb_clk
.sym 23085 dds_u1.sine_lookup_u1.sine_addr_inv[0]
.sym 23086 dds_u1.sine_lookup_u1.sine_addr_inv[5]
.sym 23143 $PACKER_GND_NET
.sym 23170 $PACKER_GND_NET
.sym 23195 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 23196 out_mclk$SB_IO_OUT_$glb_clk
.sym 23211 $PACKER_VCC_NET
.sym 23229 $PACKER_GND_NET
.sym 23245 $PACKER_GND_NET
.sym 23279 $PACKER_GND_NET
.sym 23318 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 23319 out_mclk$SB_IO_OUT_$glb_clk
.sym 23351 dds_u1.step_size[6]
.sym 23385 dds_u1.note_value[3]
.sym 23393 dds_u1.note_value[7]
.sym 23427 dds_u1.note_value[3]
.sym 23433 dds_u1.note_value[7]
.sym 23442 out_mclk$SB_IO_OUT_$glb_clk
.sym 23448 dds_u1.sine_lookup[0]
.sym 23469 dds_u1.note_value[12]
.sym 23471 dds_u1.note_value[13]
.sym 23477 dds_u1.note_value[8]
.sym 23489 dds_u1.sine_lookup[4]
.sym 23490 dds_u1.step_size[4]
.sym 23491 dds_u1.step_size[7]
.sym 23492 dds_u1.step_size[2]
.sym 23493 dds_u1.step_size[5]
.sym 23498 dds_u1.step_size[3]
.sym 23503 dds_u1.sine_lookup[2]
.sym 23504 dds_u1.sine_lookup[3]
.sym 23505 dds_u1.step_size[0]
.sym 23507 dds_u1.sine_lookup[6]
.sym 23508 dds_u1.sine_lookup[7]
.sym 23510 dds_u1.sine_lookup[1]
.sym 23511 dds_u1.step_size[6]
.sym 23513 dds_u1.sine_lookup[0]
.sym 23514 dds_u1.sine_lookup[5]
.sym 23515 dds_u1.step_size[1]
.sym 23517 dds_u1.step_size_SB_CARRY_I0_CO[1]
.sym 23519 dds_u1.sine_lookup[0]
.sym 23520 dds_u1.step_size[0]
.sym 23523 dds_u1.step_size_SB_CARRY_I0_CO[2]
.sym 23525 dds_u1.sine_lookup[1]
.sym 23526 dds_u1.step_size[1]
.sym 23527 dds_u1.step_size_SB_CARRY_I0_CO[1]
.sym 23529 dds_u1.step_size_SB_CARRY_I0_CO[3]
.sym 23531 dds_u1.step_size[2]
.sym 23532 dds_u1.sine_lookup[2]
.sym 23533 dds_u1.step_size_SB_CARRY_I0_CO[2]
.sym 23535 dds_u1.step_size_SB_CARRY_I0_CO[4]
.sym 23537 dds_u1.step_size[3]
.sym 23538 dds_u1.sine_lookup[3]
.sym 23539 dds_u1.step_size_SB_CARRY_I0_CO[3]
.sym 23541 dds_u1.step_size_SB_CARRY_I0_CO[5]
.sym 23543 dds_u1.step_size[4]
.sym 23544 dds_u1.sine_lookup[4]
.sym 23545 dds_u1.step_size_SB_CARRY_I0_CO[4]
.sym 23547 dds_u1.step_size_SB_CARRY_I0_CO[6]
.sym 23549 dds_u1.sine_lookup[5]
.sym 23550 dds_u1.step_size[5]
.sym 23551 dds_u1.step_size_SB_CARRY_I0_CO[5]
.sym 23553 dds_u1.step_size_SB_CARRY_I0_CO[7]
.sym 23555 dds_u1.step_size[6]
.sym 23556 dds_u1.sine_lookup[6]
.sym 23557 dds_u1.step_size_SB_CARRY_I0_CO[6]
.sym 23559 dds_u1.step_size_SB_CARRY_I0_CO[8]
.sym 23561 dds_u1.step_size[7]
.sym 23562 dds_u1.sine_lookup[7]
.sym 23563 dds_u1.step_size_SB_CARRY_I0_CO[7]
.sym 23564 query_sine_$glb_ce
.sym 23565 out_mclk$SB_IO_OUT_$glb_clk
.sym 23567 dds_u1.step_size[11]
.sym 23568 dds_u1.step_size[13]
.sym 23569 dds_u1.step_size[12]
.sym 23571 dds_u1.step_size[8]
.sym 23572 dds_u1.step_size[10]
.sym 23577 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 23595 dds_u1.sine_lookup[14]
.sym 23602 dds_u1.sine_lookup[7]
.sym 23603 dds_u1.step_size_SB_CARRY_I0_CO[8]
.sym 23610 dds_u1.sine_lookup[10]
.sym 23613 dds_u1.sine_lookup[13]
.sym 23614 dds_u1.sine_lookup[14]
.sym 23616 dds_u1.sine_lookup[8]
.sym 23618 dds_u1.step_size[14]
.sym 23623 dds_u1.sine_lookup[15]
.sym 23624 dds_u1.step_size[11]
.sym 23625 dds_u1.sine_lookup[9]
.sym 23626 dds_u1.step_size[12]
.sym 23627 dds_u1.sine_lookup[11]
.sym 23628 dds_u1.step_size[8]
.sym 23629 dds_u1.step_size[10]
.sym 23630 dds_u1.step_size[9]
.sym 23633 dds_u1.step_size[13]
.sym 23634 dds_u1.step_size[15]
.sym 23636 dds_u1.sine_lookup[12]
.sym 23640 dds_u1.step_size_SB_CARRY_I0_CO[9]
.sym 23642 dds_u1.sine_lookup[8]
.sym 23643 dds_u1.step_size[8]
.sym 23644 dds_u1.step_size_SB_CARRY_I0_CO[8]
.sym 23646 dds_u1.step_size_SB_CARRY_I0_CO[10]
.sym 23648 dds_u1.step_size[9]
.sym 23649 dds_u1.sine_lookup[9]
.sym 23650 dds_u1.step_size_SB_CARRY_I0_CO[9]
.sym 23652 dds_u1.step_size_SB_CARRY_I0_CO[11]
.sym 23654 dds_u1.step_size[10]
.sym 23655 dds_u1.sine_lookup[10]
.sym 23656 dds_u1.step_size_SB_CARRY_I0_CO[10]
.sym 23658 dds_u1.step_size_SB_CARRY_I0_CO[12]
.sym 23660 dds_u1.step_size[11]
.sym 23661 dds_u1.sine_lookup[11]
.sym 23662 dds_u1.step_size_SB_CARRY_I0_CO[11]
.sym 23664 dds_u1.step_size_SB_CARRY_I0_CO[13]
.sym 23666 dds_u1.sine_lookup[12]
.sym 23667 dds_u1.step_size[12]
.sym 23668 dds_u1.step_size_SB_CARRY_I0_CO[12]
.sym 23670 dds_u1.step_size_SB_CARRY_I0_CO[14]
.sym 23672 dds_u1.step_size[13]
.sym 23673 dds_u1.sine_lookup[13]
.sym 23674 dds_u1.step_size_SB_CARRY_I0_CO[13]
.sym 23676 dds_u1.step_size_SB_CARRY_I0_CO[15]
.sym 23678 dds_u1.step_size[14]
.sym 23679 dds_u1.sine_lookup[14]
.sym 23680 dds_u1.step_size_SB_CARRY_I0_CO[14]
.sym 23683 dds_u1.step_size[15]
.sym 23684 dds_u1.sine_lookup[15]
.sym 23686 dds_u1.step_size_SB_CARRY_I0_CO[15]
.sym 23687 query_sine_$glb_ce
.sym 23688 out_mclk$SB_IO_OUT_$glb_clk
.sym 23706 dds_u1.note_value[11]
.sym 23709 dds_u1.note_value[10]
.sym 23714 $PACKER_GND_NET
.sym 23719 dds_u1.sine_lookup[12]
.sym 23733 dds_u1.sine_lookup[5]
.sym 23735 $PACKER_VCC_NET
.sym 23737 dds_u1.sine_lookup[14]
.sym 23739 dds_u1.sine_lookup[8]
.sym 23740 dds_u1.sine_lookup[9]
.sym 23741 dds_u1.sine_lookup[10]
.sym 23743 dds_u1.sine_lookup[6]
.sym 23744 dds_u1.sine_lookup[13]
.sym 23745 dds_u1.note_value[14]
.sym 23747 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 23748 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 23761 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 23764 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 23765 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 23766 $PACKER_VCC_NET
.sym 23767 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 23770 dds_u1.sine_lookup[10]
.sym 23771 dds_u1.sine_lookup[14]
.sym 23779 dds_u1.note_value[14]
.sym 23783 dds_u1.sine_lookup[5]
.sym 23785 dds_u1.sine_lookup[14]
.sym 23788 dds_u1.sine_lookup[14]
.sym 23789 dds_u1.sine_lookup[8]
.sym 23795 dds_u1.sine_lookup[13]
.sym 23797 dds_u1.sine_lookup[14]
.sym 23800 dds_u1.sine_lookup[14]
.sym 23802 dds_u1.sine_lookup[9]
.sym 23806 dds_u1.sine_lookup[6]
.sym 23807 dds_u1.sine_lookup[14]
.sym 23811 out_mclk$SB_IO_OUT_$glb_clk
.sym 23827 dds_u1.sine_lookup_u1.sine_addr_inv[9]
.sym 23835 dds_u1.sine_lookup_u1.sine_addr_inv[4]
.sym 23859 dds_u1.sine_lookup[4]
.sym 23860 dds_u1.sine_lookup[11]
.sym 23867 dds_u1.sine_lookup[14]
.sym 23872 dds_u1.sine_lookup[7]
.sym 23879 dds_u1.sine_lookup[12]
.sym 23894 dds_u1.sine_lookup[7]
.sym 23896 dds_u1.sine_lookup[14]
.sym 23911 dds_u1.sine_lookup[14]
.sym 23913 dds_u1.sine_lookup[11]
.sym 23919 dds_u1.sine_lookup[4]
.sym 23920 dds_u1.sine_lookup[14]
.sym 23923 dds_u1.sine_lookup[14]
.sym 23925 dds_u1.sine_lookup[12]
.sym 23952 dds_u1.sine_lookup_u1.sine_addr_inv[3]
.sym 24092 uart_tx_u1.shift_register[1]
.sym 24112 $PACKER_GND_NET
.sym 24134 $PACKER_GND_NET
.sym 24179 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 24180 out_mclk$SB_IO_OUT_$glb_clk
.sym 24206 $PACKER_GND_NET
.sym 24223 uart_tx_u1.state[0]
.sym 24226 data_byte[7]
.sym 24227 uart_tx_u1.state[1]
.sym 24228 uart_tx_u1.shift_register[0]
.sym 24233 uart_tx_u1.tx_byte_SB_LUT4_I2_5_O
.sym 24234 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 24235 uart_tx_u1.state[1]
.sym 24237 uart_tx_u1.shift_register[6]
.sym 24239 uart_tx_u1.tx_byte_SB_LUT4_I2_5_O_SB_LUT4_I0_I1
.sym 24243 uart_tx_u1.shift_register[7]
.sym 24244 data_byte[6]
.sym 24245 rx_valid
.sym 24246 uart_tx_u1.tx_byte_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 24247 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24250 uart_tx_u1.tx_byte_SB_LUT4_I0_O
.sym 24252 uart_tx_u1.shift_register[1]
.sym 24253 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 24256 uart_tx_u1.shift_register[7]
.sym 24257 uart_tx_u1.shift_register[6]
.sym 24259 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24269 data_byte[6]
.sym 24270 rx_valid
.sym 24271 uart_tx_u1.shift_register[6]
.sym 24274 uart_tx_u1.state[1]
.sym 24275 rx_valid
.sym 24276 data_byte[7]
.sym 24277 uart_tx_u1.shift_register[7]
.sym 24280 uart_tx_u1.tx_byte_SB_LUT4_I0_O
.sym 24281 uart_tx_u1.state[1]
.sym 24282 uart_tx_u1.state[0]
.sym 24283 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24286 uart_tx_u1.tx_byte_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 24287 uart_tx_u1.state[0]
.sym 24288 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 24289 uart_tx_u1.state[1]
.sym 24292 uart_tx_u1.tx_byte_SB_LUT4_I2_5_O_SB_LUT4_I0_I1
.sym 24293 uart_tx_u1.tx_byte_SB_LUT4_I2_5_O
.sym 24294 uart_tx_u1.state[0]
.sym 24295 uart_tx_u1.state[1]
.sym 24298 uart_tx_u1.shift_register[0]
.sym 24300 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24301 uart_tx_u1.shift_register[1]
.sym 24302 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 24303 out_mclk$SB_IO_OUT_$glb_clk
.sym 24317 uart_tx_u1.state[0]
.sym 24320 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 24322 data_byte[7]
.sym 24323 uart_tx_u1.state[1]
.sym 24462 rx_valid
.sym 24473 uart_tx_u1.shift_register[6]
.sym 24474 uart_tx_u1.tx_byte_SB_LUT4_I2_4_O
.sym 24477 uart_tx_u1.state[1]
.sym 24480 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 24481 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24482 uart_tx_u1.state[0]
.sym 24485 uart_tx_u1.shift_register[5]
.sym 24488 rx_valid
.sym 24491 uart_tx_u1.tx_byte_SB_LUT4_I2_4_O_SB_LUT4_I0_I1
.sym 24492 data_byte[5]
.sym 24493 uart_tx_u1.shift_register[5]
.sym 24502 uart_tx_u1.state[0]
.sym 24503 uart_tx_u1.tx_byte_SB_LUT4_I2_4_O
.sym 24504 uart_tx_u1.tx_byte_SB_LUT4_I2_4_O_SB_LUT4_I0_I1
.sym 24505 uart_tx_u1.state[1]
.sym 24532 rx_valid
.sym 24534 data_byte[5]
.sym 24535 uart_tx_u1.shift_register[5]
.sym 24538 uart_tx_u1.shift_register[6]
.sym 24539 uart_tx_u1.shift_register[5]
.sym 24541 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24548 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 24549 out_mclk$SB_IO_OUT_$glb_clk
.sym 24559 uart_tx_u1.state[1]
.sym 24564 uart_tx_u1.shift_register_SB_DFFE_Q_E
.sym 25022 $PACKER_GND_NET
.sym 25049 $PACKER_GND_NET
.sym 25054 $PACKER_GND_NET
.sym 25076 $PACKER_GND_NET
.sym 25086 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 25087 out_mclk$SB_IO_OUT_$glb_clk
.sym 25164 $PACKER_GND_NET
.sym 25216 $PACKER_GND_NET
.sym 25241 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 25242 out_mclk$SB_IO_OUT_$glb_clk
.sym 25336 $PACKER_GND_NET
.sym 25389 $PACKER_GND_NET
.sym 25396 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 25397 out_mclk$SB_IO_OUT_$glb_clk
.sym 25502 $PACKER_GND_NET
.sym 25535 $PACKER_GND_NET
.sym 25547 $PACKER_GND_NET
.sym 25551 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 25552 out_mclk$SB_IO_OUT_$glb_clk
.sym 25638 $PACKER_GND_NET
.sym 25681 $PACKER_GND_NET
.sym 25706 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 25707 out_mclk$SB_IO_OUT_$glb_clk
.sym 25794 dds_u1.sine_lookup[0]
.sym 25807 dds_u1.step_size[0]
.sym 25839 dds_u1.step_size[0]
.sym 25842 dds_u1.sine_lookup[0]
.sym 25861 query_sine_$glb_ce
.sym 25862 out_mclk$SB_IO_OUT_$glb_clk
.sym 25937 dds_u1.note_value[10]
.sym 25942 dds_u1.note_value[12]
.sym 25944 dds_u1.note_value[11]
.sym 25950 dds_u1.note_value[8]
.sym 25952 dds_u1.note_value[13]
.sym 25971 dds_u1.note_value[11]
.sym 25979 dds_u1.note_value[13]
.sym 25985 dds_u1.note_value[12]
.sym 25996 dds_u1.note_value[8]
.sym 26001 dds_u1.note_value[10]
.sym 26017 out_mclk$SB_IO_OUT_$glb_clk
.sym 26259 $PACKER_GND_NET
.sym 26283 $PACKER_GND_NET
.sym 26298 $PACKER_GND_NET
.sym 26307 $PACKER_GND_NET
.sym 26326 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 26327 out_mclk$SB_IO_OUT_$glb_clk
.sym 26496 led2$SB_IO_OUT
.sym 26585 $PACKER_GND_NET
.sym 26603 $PACKER_GND_NET
.sym 26636 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 26637 out_mclk$SB_IO_OUT_$glb_clk
.sym 26879 $PACKER_GND_NET
.sym 26901 $PACKER_GND_NET
.sym 26946 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O_$glb_ce
.sym 26947 out_mclk$SB_IO_OUT_$glb_clk
.sym 27245 out_sck$SB_IO_OUT
.sym 27283 out_mclk$SB_IO_OUT
.sym 27299 out_mclk$SB_IO_OUT
.sym 27310 out_ws$SB_IO_OUT
.sym 27313 out_sck$SB_IO_OUT
.sym 27331 out_sck$SB_IO_OUT
.sym 27334 out_ws$SB_IO_OUT
.sym 27370 out_sd$SB_IO_OUT
.sym 27388 out_sd$SB_IO_OUT
.sym 27463 led5$SB_IO_OUT
.sym 27477 led5$SB_IO_OUT
.sym 27549 led2$SB_IO_OUT
.sym 27552 led1$SB_IO_OUT
.sym 27560 led2$SB_IO_OUT
.sym 27568 led1$SB_IO_OUT
.sym 27685 pll_u1.locked
.sym 27826 $PACKER_GND_NET
.sym 27855 dds_u2.step_size[0]
.sym 27856 dds_u2.sine_lookup[0]
.sym 27933 out_sck$SB_IO_OUT
.sym 27948 i2s_tx_u1.sck_counter[0]
.sym 27949 i2s_tx_u1.sck_counter[1]
.sym 27957 i2s_tx_u1.sck_counter[0]
.sym 27960 i2s_tx_u1.sck_counter[0]
.sym 27961 i2s_tx_u1.sck_counter[1]
.sym 28017 rx_pin$SB_IO_IN
.sym 28226 $PACKER_GND_NET
.sym 28258 $PACKER_GND_NET
.sym 28322 $PACKER_GND_NET
.sym 28336 dds_u2.sine_lookup[14]
.sym 28337 dds_u2.sine_lookup[5]
.sym 28344 dds_u2.sine_lookup[14]
.sym 28345 dds_u2.sine_lookup[6]
.sym 28348 dds_u2.sine_lookup[14]
.sym 28349 dds_u2.sine_lookup[7]
.sym 28352 dds_u2.sine_lookup[4]
.sym 28353 dds_u2.sine_lookup[14]
.sym 28355 dds_u2.step_size[0]
.sym 28356 dds_u2.sine_lookup[0]
.sym 28359 dds_u2.step_size[1]
.sym 28360 dds_u2.sine_lookup[1]
.sym 28361 dds_u2.step_size_SB_CARRY_I0_CO[1]
.sym 28363 dds_u2.step_size[2]
.sym 28364 dds_u2.sine_lookup[2]
.sym 28365 dds_u2.step_size_SB_CARRY_I0_CO[2]
.sym 28367 dds_u2.step_size[3]
.sym 28368 dds_u2.sine_lookup[3]
.sym 28369 dds_u2.step_size_SB_CARRY_I0_CO[3]
.sym 28371 dds_u2.step_size[4]
.sym 28372 dds_u2.sine_lookup[4]
.sym 28373 dds_u2.step_size_SB_CARRY_I0_CO[4]
.sym 28375 dds_u2.step_size[5]
.sym 28376 dds_u2.sine_lookup[5]
.sym 28377 dds_u2.step_size_SB_CARRY_I0_CO[5]
.sym 28379 dds_u2.step_size[6]
.sym 28380 dds_u2.sine_lookup[6]
.sym 28381 dds_u2.step_size_SB_CARRY_I0_CO[6]
.sym 28383 dds_u2.step_size[7]
.sym 28384 dds_u2.sine_lookup[7]
.sym 28385 dds_u2.step_size_SB_CARRY_I0_CO[7]
.sym 28387 dds_u2.step_size[8]
.sym 28388 dds_u2.sine_lookup[8]
.sym 28389 dds_u2.step_size_SB_CARRY_I0_CO[8]
.sym 28391 dds_u2.step_size[9]
.sym 28392 dds_u2.sine_lookup[9]
.sym 28393 dds_u2.step_size_SB_CARRY_I0_CO[9]
.sym 28395 dds_u2.step_size[10]
.sym 28396 dds_u2.sine_lookup[10]
.sym 28397 dds_u2.step_size_SB_CARRY_I0_CO[10]
.sym 28399 dds_u2.step_size[11]
.sym 28400 dds_u2.sine_lookup[11]
.sym 28401 dds_u2.step_size_SB_CARRY_I0_CO[11]
.sym 28403 dds_u2.step_size[12]
.sym 28404 dds_u2.sine_lookup[12]
.sym 28405 dds_u2.step_size_SB_CARRY_I0_CO[12]
.sym 28407 dds_u2.step_size[13]
.sym 28408 dds_u2.sine_lookup[13]
.sym 28409 dds_u2.step_size_SB_CARRY_I0_CO[13]
.sym 28411 dds_u2.step_size[14]
.sym 28412 dds_u2.sine_lookup[14]
.sym 28413 dds_u2.step_size_SB_CARRY_I0_CO[14]
.sym 28415 dds_u2.step_size[15]
.sym 28416 dds_u2.sine_lookup[15]
.sym 28417 dds_u2.step_size_SB_CARRY_I0_CO[15]
.sym 28418 dds_u2.note_value[3]
.sym 28424 i2s_tx_u1.sck_SB_DFFE_Q_E
.sym 28425 out_sck$SB_IO_OUT
.sym 28426 dds_u2.note_value[9]
.sym 28430 dds_u2.note_value[11]
.sym 28434 dds_u2.note_value[15]
.sym 28438 dds_u2.note_value[7]
.sym 28442 dds_u2.note_value[12]
.sym 28446 dds_u2.note_value[0]
.sym 28450 dds_u2.note_value[14]
.sym 28454 dds_u2.note_value[4]
.sym 28458 dds_u2.note_value[10]
.sym 28462 dds_u2.note_value[8]
.sym 28466 dds_u2.note_value[1]
.sym 28470 dds_u2.note_value[6]
.sym 28474 dds_u2.note_value[5]
.sym 28478 dds_u2.note_value[13]
.sym 28482 dds_u2.note_value[2]
.sym 28522 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.sym 28529 $PACKER_GND_NET
.sym 28530 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 28535 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 28536 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 28537 uart_rx_u1.rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.sym 28542 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.sym 28562 $PACKER_GND_NET
.sym 28581 uart_rx_u1.rx_reg_SB_LUT4_O_I3
.sym 28594 data_byte[3]
.sym 28602 data_byte[4]
.sym 28631 data_byte[2]
.sym 28632 data_byte[3]
.sym 28633 data_byte[7]
.sym 28650 uart_tx_u1.state[1]
.sym 28651 uart_tx_u1.state[0]
.sym 28652 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28653 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 28668 uart_tx_u1.state[1]
.sym 28669 uart_tx_u1.state[0]
.sym 28670 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 28671 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28672 uart_tx_u1.state[0]
.sym 28673 uart_tx_u1.state[1]
.sym 28752 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28753 i2s_tx_u1.strobe
.sym 28757 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28773 i2s_tx_u1.ws_counter[1]
.sym 28781 i2s_tx_u1.ws_counter[0]
.sym 28791 i2s_tx_u1.ws_counter[1]
.sym 28792 $PACKER_VCC_NET
.sym 28793 i2s_tx_u1.ws_counter[0]
.sym 28803 i2s_tx_u1.right_buff[9]
.sym 28804 i2s_tx_u1.right_buff[13]
.sym 28805 i2s_tx_u1.ws_counter[2]
.sym 28806 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28807 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28808 i2s_tx_u1.ws_counter[1]
.sym 28809 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28810 i2s_tx_u1.left_buff[12]
.sym 28811 i2s_tx_u1.left_buff[13]
.sym 28812 i2s_tx_u1.ws_counter[2]
.sym 28813 i2s_tx_u1.ws_counter[0]
.sym 28814 mixed_sine_value[13]
.sym 28818 i2s_tx_u1.left_buff[8]
.sym 28819 i2s_tx_u1.left_buff[9]
.sym 28820 i2s_tx_u1.ws_counter[2]
.sym 28821 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28822 mixed_sine_value[9]
.sym 28826 mixed_sine_value[9]
.sym 28830 mixed_sine_value[13]
.sym 28835 i2s_tx_u1.right_buff[8]
.sym 28836 i2s_tx_u1.right_buff[12]
.sym 28837 i2s_tx_u1.ws_counter[2]
.sym 28838 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 28839 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28840 i2s_tx_u1.ws_counter[1]
.sym 28841 i2s_tx_u1.ws_counter[0]
.sym 28843 i2s_tx_u1.right_buff[10]
.sym 28844 i2s_tx_u1.right_buff[14]
.sym 28845 i2s_tx_u1.ws_counter[2]
.sym 28846 mixed_sine_value[8]
.sym 28850 mixed_sine_value[14]
.sym 28854 mixed_sine_value[8]
.sym 28858 mixed_sine_value[12]
.sym 28862 mixed_sine_value[12]
.sym 28870 $PACKER_GND_NET
.sym 28889 dds_u2.sine_lookup_u1.sine_data[10]
.sym 28900 dds_u2.sine_lookup[14]
.sym 28901 dds_u2.sine_lookup[12]
.sym 28908 dds_u2.sine_lookup[14]
.sym 28909 dds_u2.sine_lookup[13]
.sym 28912 dds_u2.sine_lookup[14]
.sym 28913 dds_u2.sine_lookup[11]
.sym 28916 dds_u2.sine_lookup[14]
.sym 28917 dds_u2.sine_lookup[9]
.sym 28920 dds_u2.sine_lookup[14]
.sym 28921 dds_u2.sine_lookup[10]
.sym 28924 dds_u2.sine_lookup[14]
.sym 28925 dds_u2.sine_lookup[8]
.sym 28926 dds_u2.sine_lookup[15]
.sym 28931 uart_rx_u1.serial_counter[0]
.sym 28935 uart_rx_u1.serial_counter[1]
.sym 28936 $PACKER_VCC_NET
.sym 28939 $PACKER_VCC_NET
.sym 28941 $nextpnr_ICESTORM_LC_47$I3
.sym 28943 uart_rx_u1.serial_counter[2]
.sym 28944 $PACKER_VCC_NET
.sym 28947 $PACKER_VCC_NET
.sym 28949 $nextpnr_ICESTORM_LC_48$I3
.sym 28951 uart_rx_u1.serial_counter[3]
.sym 28952 $PACKER_VCC_NET
.sym 28955 $PACKER_VCC_NET
.sym 28957 $nextpnr_ICESTORM_LC_49$I3
.sym 28959 uart_rx_u1.serial_counter[4]
.sym 28960 $PACKER_VCC_NET
.sym 28963 $PACKER_VCC_NET
.sym 28965 $nextpnr_ICESTORM_LC_50$I3
.sym 28967 uart_rx_u1.serial_counter[5]
.sym 28968 $PACKER_VCC_NET
.sym 28971 $PACKER_VCC_NET
.sym 28973 $nextpnr_ICESTORM_LC_51$I3
.sym 28975 uart_rx_u1.serial_counter[6]
.sym 28976 $PACKER_VCC_NET
.sym 28979 $PACKER_VCC_NET
.sym 28981 $nextpnr_ICESTORM_LC_52$I3
.sym 28983 uart_rx_u1.serial_counter[7]
.sym 28984 $PACKER_VCC_NET
.sym 28987 $PACKER_VCC_NET
.sym 28989 $nextpnr_ICESTORM_LC_53$I3
.sym 28991 uart_rx_u1.serial_counter[8]
.sym 28992 $PACKER_VCC_NET
.sym 28994 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28995 uart_rx_u1.serial_counter[9]
.sym 28996 $PACKER_VCC_NET
.sym 28997 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 28998 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28999 uart_rx_u1.serial_counter[10]
.sym 29000 $PACKER_VCC_NET
.sym 29001 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10]
.sym 29005 $nextpnr_ICESTORM_LC_54$I3
.sym 29009 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 29026 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29027 uart_rx_u1.serial_counter[6]
.sym 29028 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29029 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6]
.sym 29031 uart_rx_u1.state[1]
.sym 29032 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 29033 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 29052 uart_rx_u1.state[1]
.sym 29053 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 29060 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 29061 uart_rx_u1.state[1]
.sym 29090 uart_rx_u1.state[0]
.sym 29091 uart_rx_u1.state[4]
.sym 29092 uart_rx_u1.state[2]
.sym 29093 uart_rx_u1.state[3]
.sym 29094 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 29095 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29096 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 29097 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 29099 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 29100 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 29101 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 29102 $PACKER_GND_NET
.sym 29106 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 29107 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29108 uart_rx_u1.receive_SB_LUT4_I0_O
.sym 29109 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 29110 $PACKER_GND_NET
.sym 29115 uart_rx_u1.state[4]
.sym 29116 uart_rx_u1.state[2]
.sym 29117 uart_rx_u1.state[3]
.sym 29118 $PACKER_GND_NET
.sym 29122 tx_ready
.sym 29123 uart_rx_u1.state[1]
.sym 29124 uart_rx_u1.state[0]
.sym 29125 uart_rx_u1.state_SB_DFFE_Q_E
.sym 29135 uart_tx_u1.shift_register[0]
.sym 29136 uart_tx_u1.state[0]
.sym 29137 uart_tx_u1.state[1]
.sym 29167 rx_valid
.sym 29168 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29169 uart_tx_u1.state[1]
.sym 29194 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29195 uart_tx_u1.state[1]
.sym 29196 uart_tx_u1.state[0]
.sym 29197 uart_tx_u1.send_SB_LUT4_I0_O
.sym 29210 rx_valid
.sym 29211 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29212 uart_tx_u1.shift_counter[0]
.sym 29213 uart_tx_u1.state[1]
.sym 29224 i2s_tx_u1.ws_SB_DFFE_Q_E
.sym 29225 out_ws$SB_IO_OUT
.sym 29237 out_ws$SB_IO_OUT
.sym 29251 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 29256 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.sym 29260 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.sym 29263 $PACKER_VCC_NET
.sym 29264 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.sym 29268 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29271 i2s_tx_u1.ws_counter[3]
.sym 29272 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 29273 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I3
.sym 29277 i2s_tx_u1.ws_counter[3]
.sym 29280 i2s_tx_u1.ws_counter[3]
.sym 29281 i2s_tx_u1.sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.sym 29283 i2s_tx_u1.ws_counter[0]
.sym 29287 i2s_tx_u1.ws_counter[1]
.sym 29288 $PACKER_VCC_NET
.sym 29291 i2s_tx_u1.ws_counter[2]
.sym 29292 $PACKER_VCC_NET
.sym 29293 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2]
.sym 29295 i2s_tx_u1.ws_counter[3]
.sym 29296 $PACKER_VCC_NET
.sym 29297 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3]
.sym 29299 i2s_tx_u1.ws_counter[4]
.sym 29300 $PACKER_VCC_NET
.sym 29301 i2s_tx_u1.ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[4]
.sym 29302 i2s_tx_u1.ws_counter[2]
.sym 29303 i2s_tx_u1.ws_counter[1]
.sym 29304 i2s_tx_u1.ws_counter[4]
.sym 29305 i2s_tx_u1.ws_counter[0]
.sym 29309 i2s_tx_u1.ws_counter[4]
.sym 29310 i2s_tx_u1.ws_counter_SB_DFFESS_Q_4_D
.sym 29314 i2s_tx_u1.ws_counter[3]
.sym 29315 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 29316 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29317 out_ws$SB_IO_OUT
.sym 29318 i2s_tx_u1.left_buff[10]
.sym 29319 i2s_tx_u1.left_buff[14]
.sym 29320 i2s_tx_u1.ws_counter[0]
.sym 29321 i2s_tx_u1.ws_counter[2]
.sym 29322 i2s_tx_u1.left_buff[11]
.sym 29323 i2s_tx_u1.left_buff[15]
.sym 29324 i2s_tx_u1.ws_counter[2]
.sym 29325 i2s_tx_u1.ws_counter[0]
.sym 29327 i2s_tx_u1.ws_counter[4]
.sym 29328 $PACKER_VCC_NET
.sym 29329 i2s_tx_u1.ws_counter[3]
.sym 29330 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 29331 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 29332 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 29333 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 29334 i2s_tx_u1.ws_counter[3]
.sym 29335 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29336 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29337 out_ws$SB_IO_OUT
.sym 29342 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29343 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29344 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29345 i2s_tx_u1.ws_counter[1]
.sym 29346 mixed_sine_value[15]
.sym 29350 mixed_sine_value[10]
.sym 29354 mixed_sine_value[11]
.sym 29358 mixed_sine_value[11]
.sym 29363 i2s_tx_u1.right_buff[11]
.sym 29364 i2s_tx_u1.right_buff[15]
.sym 29365 i2s_tx_u1.ws_counter[2]
.sym 29366 mixed_sine_value[10]
.sym 29370 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 29371 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29372 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29373 out_ws$SB_IO_OUT
.sym 29374 mixed_sine_value[15]
.sym 29378 i2s_tx_u1.left_buff[16]
.sym 29379 i2s_tx_u1.left_buff[20]
.sym 29380 i2s_tx_u1.ws_counter[0]
.sym 29381 i2s_tx_u1.ws_counter[2]
.sym 29382 mixed_sine_value[14]
.sym 29386 i2s_tx_u1.left_buff[17]
.sym 29387 i2s_tx_u1.left_buff[21]
.sym 29388 i2s_tx_u1.ws_counter[2]
.sym 29389 i2s_tx_u1.ws_counter[0]
.sym 29390 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 29391 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29392 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29393 i2s_tx_u1.ws_counter[1]
.sym 29394 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29395 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 29396 i2s_tx_u1.ws_counter[0]
.sym 29397 i2s_tx_u1.ws_counter[1]
.sym 29399 i2s_tx_u1.right_buff[19]
.sym 29400 i2s_tx_u1.right_buff[23]
.sym 29401 i2s_tx_u1.ws_counter[2]
.sym 29402 i2s_tx_u1.left_buff[22]
.sym 29403 i2s_tx_u1.left_buff[23]
.sym 29404 i2s_tx_u1.ws_counter[2]
.sym 29405 i2s_tx_u1.ws_counter[0]
.sym 29406 i2s_tx_u1.left_buff[18]
.sym 29407 i2s_tx_u1.left_buff[19]
.sym 29408 i2s_tx_u1.ws_counter[2]
.sym 29409 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29410 mixed_sine_value[16]
.sym 29414 mixed_sine_value[19]
.sym 29418 mixed_sine_value[22]
.sym 29422 mixed_sine_value[22]
.sym 29426 mixed_sine_value[17]
.sym 29430 mixed_sine_value[18]
.sym 29434 mixed_sine_value[19]
.sym 29438 mixed_sine_value[22]
.sym 29449 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 29453 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 29454 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29455 uart_rx_u1.serial_counter[2]
.sym 29456 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29457 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 29462 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29463 uart_rx_u1.serial_counter[3]
.sym 29464 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29465 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 29469 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 29470 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29471 uart_rx_u1.serial_counter[1]
.sym 29472 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29473 uart_rx_u1.serial_counter[0]
.sym 29477 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 29481 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 29482 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 29483 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 29484 uart_rx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 29485 uart_rx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 29486 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29487 uart_rx_u1.serial_counter[4]
.sym 29488 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29489 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 29493 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 29494 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29495 uart_rx_u1.serial_counter[5]
.sym 29496 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29497 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 29498 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29499 uart_rx_u1.serial_counter[8]
.sym 29500 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29501 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 29505 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 29506 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29507 uart_rx_u1.serial_counter[7]
.sym 29508 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29509 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 29510 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 29511 uart_rx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 29512 uart_rx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 29513 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 29517 uart_rx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 29521 dds_u1.sine_lookup_u1.sine_data[8]
.sym 29524 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 29525 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 29526 dds_u1.sine_lookup_u1.sine_data[8]
.sym 29527 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29528 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 29529 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 29530 uart_rx_u1.serial_counter[9]
.sym 29531 uart_rx_u1.serial_counter[10]
.sym 29532 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 29533 uart_rx_u1.serial_counter_SB_LUT4_O_I3
.sym 29535 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 29536 uart_rx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 29537 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 29541 dds_u1.sine_lookup_u1.sine_data[9]
.sym 29542 dds_u1.sine_lookup_u1.sine_data[10]
.sym 29543 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29544 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 29545 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 29546 dds_u1.sine_lookup_u1.sine_data[11]
.sym 29547 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29548 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 29549 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 29550 dds_u1.sine_lookup_u1.sine_data[9]
.sym 29551 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29552 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 29553 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 29557 dds_u1.sine_lookup_u1.sine_data[12]
.sym 29561 dds_u1.sine_lookup_u1.sine_data[11]
.sym 29562 dds_u1.sine_lookup_u1.sine_data[12]
.sym 29563 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29564 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 29565 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 29569 dds_u1.sine_lookup_u1.sine_data[10]
.sym 29570 dds_u1.sine_lookup_u1.sine_data[14]
.sym 29571 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29572 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 29573 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 29574 dds_u1.sine_lookup_u1.sine_data[15]
.sym 29575 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29576 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 29577 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 29578 dds_u1.sine_lookup_u1.sine_data[13]
.sym 29579 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29580 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 29581 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 29585 dds_u1.sine_lookup_u1.sine_data[16]
.sym 29589 dds_u1.sine_lookup_u1.sine_data[15]
.sym 29590 dds_u1.sine_lookup_u1.sine_data[16]
.sym 29591 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29592 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 29593 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 29597 dds_u1.sine_lookup_u1.sine_data[14]
.sym 29601 dds_u1.sine_lookup_u1.sine_data[13]
.sym 29603 uart_rx_u1.state[1]
.sym 29604 uart_rx_u1.state_SB_DFFE_Q_E
.sym 29605 uart_rx_u1.state[0]
.sym 29608 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29609 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 29613 dds_u1.sine_lookup_u1.sine_data[18]
.sym 29617 dds_u1.sine_lookup_u1.sine_data[17]
.sym 29618 dds_u1.sine_lookup_u1.sine_data[19]
.sym 29619 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29620 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 29621 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 29625 dds_u1.sine_lookup_u1.sine_data[19]
.sym 29626 dds_u1.sine_lookup_u1.sine_data[17]
.sym 29627 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29628 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 29629 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 29630 dds_u1.sine_lookup_u1.sine_data[18]
.sym 29631 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 29632 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 29633 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 29645 uart_rx_u1.state_SB_DFFE_Q_E
.sym 29647 uart_rx_u1.state_SB_DFFE_Q_E
.sym 29648 uart_rx_u1.state[1]
.sym 29649 uart_rx_u1.state[0]
.sym 29667 uart_tx_u1.shift_register[2]
.sym 29668 uart_tx_u1.shift_register[3]
.sym 29669 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29671 uart_tx_u1.shift_register[2]
.sym 29672 data_byte[2]
.sym 29673 rx_valid
.sym 29679 uart_tx_u1.shift_register[3]
.sym 29680 data_byte[3]
.sym 29681 rx_valid
.sym 29682 uart_tx_u1.tx_byte_SB_LUT4_I2_2_O
.sym 29683 uart_tx_u1.tx_byte_SB_LUT4_I2_2_O_SB_LUT4_I0_I1
.sym 29684 uart_tx_u1.state[0]
.sym 29685 uart_tx_u1.state[1]
.sym 29687 uart_tx_u1.shift_register[3]
.sym 29688 uart_tx_u1.shift_register[4]
.sym 29689 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29690 uart_tx_u1.tx_byte_SB_LUT4_I2_1_O
.sym 29691 uart_tx_u1.tx_byte_SB_LUT4_I2_1_O_SB_LUT4_I0_I1
.sym 29692 uart_tx_u1.state[0]
.sym 29693 uart_tx_u1.state[1]
.sym 29699 uart_tx_u1.shift_counter[0]
.sym 29703 uart_tx_u1.shift_counter[1]
.sym 29704 $PACKER_VCC_NET
.sym 29705 uart_tx_u1.shift_counter[0]
.sym 29707 uart_tx_u1.shift_counter[2]
.sym 29708 $PACKER_VCC_NET
.sym 29709 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 29711 uart_tx_u1.shift_counter[0]
.sym 29712 uart_tx_u1.shift_counter[1]
.sym 29713 uart_tx_u1.shift_counter[2]
.sym 29715 uart_tx_u1.state[1]
.sym 29716 rx_valid
.sym 29717 uart_tx_u1.shift_counter[1]
.sym 29718 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29719 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29720 uart_tx_u1.send_SB_LUT4_I2_O
.sym 29721 uart_tx_u1.state[1]
.sym 29722 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 29723 uart_tx_u1.state[0]
.sym 29724 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29725 uart_tx_u1.state[1]
.sym 29726 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 29727 uart_tx_u1.state[0]
.sym 29728 uart_tx_u1.state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.sym 29729 uart_tx_u1.state[1]
.sym 29766 $PACKER_GND_NET
.sym 29789 i2s_tx_u1.ws_counter[2]
.sym 29794 i2s_tx_u1.right_buff[0]
.sym 29795 i2s_tx_u1.right_buff[4]
.sym 29796 i2s_tx_u1.ws_counter[0]
.sym 29797 i2s_tx_u1.ws_counter[2]
.sym 29798 mixed_sine_value[4]
.sym 29802 mixed_sine_value[0]
.sym 29806 mixed_sine_value[2]
.sym 29814 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 29815 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29816 i2s_tx_u1.ws_counter[1]
.sym 29817 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29818 i2s_tx_u1.right_buff[2]
.sym 29819 i2s_tx_u1.right_buff[6]
.sym 29820 i2s_tx_u1.ws_counter[0]
.sym 29821 i2s_tx_u1.ws_counter[2]
.sym 29822 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29823 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29824 i2s_tx_u1.ws_counter[1]
.sym 29825 i2s_tx_u1.ws_counter[3]
.sym 29826 i2s_tx_u1.ws_counter[1]
.sym 29827 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 29828 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29829 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29830 i2s_tx_u1.right_buff[3]
.sym 29831 i2s_tx_u1.right_buff[7]
.sym 29832 i2s_tx_u1.ws_counter[2]
.sym 29833 i2s_tx_u1.ws_counter[0]
.sym 29834 mixed_sine_value[2]
.sym 29838 i2s_tx_u1.left_buff[3]
.sym 29839 i2s_tx_u1.left_buff[7]
.sym 29840 i2s_tx_u1.ws_counter[2]
.sym 29841 i2s_tx_u1.ws_counter[0]
.sym 29842 i2s_tx_u1.left_buff[2]
.sym 29843 i2s_tx_u1.left_buff[6]
.sym 29844 i2s_tx_u1.ws_counter[0]
.sym 29845 i2s_tx_u1.ws_counter[2]
.sym 29846 mixed_sine_value[6]
.sym 29850 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29851 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29852 i2s_tx_u1.ws_counter[1]
.sym 29853 i2s_tx_u1.ws_counter[3]
.sym 29854 mixed_sine_value[6]
.sym 29858 mixed_sine_value[0]
.sym 29863 sine_value_1[2]
.sym 29864 sine_value_2[2]
.sym 29866 mixed_sine_value[7]
.sym 29870 mixed_sine_value[4]
.sym 29874 mixed_sine_value[7]
.sym 29878 mixed_sine_value[3]
.sym 29882 i2s_tx_u1.left_buff[0]
.sym 29883 i2s_tx_u1.left_buff[4]
.sym 29884 i2s_tx_u1.ws_counter[0]
.sym 29885 i2s_tx_u1.ws_counter[2]
.sym 29886 mixed_sine_value[3]
.sym 29891 sine_value_1[2]
.sym 29892 sine_value_2[2]
.sym 29895 sine_value_1[3]
.sym 29896 sine_value_2[3]
.sym 29897 mixed_sine_value_SB_LUT4_O_I3[1]
.sym 29899 sine_value_1[4]
.sym 29900 sine_value_2[4]
.sym 29901 mixed_sine_value_SB_LUT4_O_I3[2]
.sym 29903 sine_value_1[5]
.sym 29904 sine_value_2[5]
.sym 29905 mixed_sine_value_SB_LUT4_O_I3[3]
.sym 29907 sine_value_1[6]
.sym 29908 sine_value_2[6]
.sym 29909 mixed_sine_value_SB_LUT4_O_I3[4]
.sym 29911 sine_value_1[7]
.sym 29912 sine_value_2[7]
.sym 29913 mixed_sine_value_SB_LUT4_O_I3[5]
.sym 29915 sine_value_1[8]
.sym 29916 sine_value_2[8]
.sym 29917 mixed_sine_value_SB_LUT4_O_I3[6]
.sym 29919 sine_value_1[9]
.sym 29920 sine_value_2[9]
.sym 29921 mixed_sine_value_SB_LUT4_O_I3[7]
.sym 29923 sine_value_1[10]
.sym 29924 sine_value_2[10]
.sym 29925 mixed_sine_value_SB_LUT4_O_I3[8]
.sym 29927 sine_value_1[11]
.sym 29928 sine_value_2[11]
.sym 29929 mixed_sine_value_SB_LUT4_O_I3[9]
.sym 29931 sine_value_1[12]
.sym 29932 sine_value_2[12]
.sym 29933 mixed_sine_value_SB_LUT4_O_I3[10]
.sym 29935 sine_value_1[13]
.sym 29936 sine_value_2[13]
.sym 29937 mixed_sine_value_SB_LUT4_O_I3[11]
.sym 29939 sine_value_1[14]
.sym 29940 sine_value_2[14]
.sym 29941 mixed_sine_value_SB_LUT4_O_I3[12]
.sym 29943 sine_value_1[15]
.sym 29944 sine_value_2[15]
.sym 29945 mixed_sine_value_SB_LUT4_O_I3[13]
.sym 29947 sine_value_1[16]
.sym 29948 sine_value_2[16]
.sym 29949 mixed_sine_value_SB_LUT4_O_I3[14]
.sym 29951 sine_value_1[17]
.sym 29952 sine_value_2[17]
.sym 29953 mixed_sine_value_SB_LUT4_O_I3[15]
.sym 29955 sine_value_1[18]
.sym 29956 sine_value_2[18]
.sym 29957 mixed_sine_value_SB_LUT4_O_I3[16]
.sym 29959 sine_value_1[19]
.sym 29960 sine_value_2[19]
.sym 29961 mixed_sine_value_SB_LUT4_O_I3[17]
.sym 29963 sine_value_1[20]
.sym 29964 sine_value_2[20]
.sym 29965 mixed_sine_value_SB_LUT4_O_I3[18]
.sym 29967 sine_value_1[21]
.sym 29968 sine_value_2[21]
.sym 29969 mixed_sine_value_SB_LUT4_O_I3[19]
.sym 29971 sine_value_1[22]
.sym 29972 sine_value_2[22]
.sym 29973 mixed_sine_value_SB_LUT4_O_I3[20]
.sym 29975 sine_value_1[23]
.sym 29976 sine_value_2[23]
.sym 29977 mixed_sine_value_SB_LUT4_O_I3[21]
.sym 29979 sine_value_1[23]
.sym 29980 sine_value_2[23]
.sym 29981 mixed_sine_value_SB_LUT4_O_I3[22]
.sym 29982 mixed_sine_value[20]
.sym 29987 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 29992 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 29995 $PACKER_VCC_NET
.sym 29997 $nextpnr_ICESTORM_LC_1$I3
.sym 30000 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 30003 $PACKER_VCC_NET
.sym 30005 $nextpnr_ICESTORM_LC_2$I3
.sym 30008 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 30011 $PACKER_VCC_NET
.sym 30013 $nextpnr_ICESTORM_LC_3$I3
.sym 30016 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 30019 $PACKER_VCC_NET
.sym 30021 $nextpnr_ICESTORM_LC_4$I3
.sym 30024 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 30027 $PACKER_VCC_NET
.sym 30029 $nextpnr_ICESTORM_LC_5$I3
.sym 30032 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 30035 $PACKER_VCC_NET
.sym 30037 $nextpnr_ICESTORM_LC_6$I3
.sym 30040 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 30043 $PACKER_VCC_NET
.sym 30045 $nextpnr_ICESTORM_LC_7$I3
.sym 30048 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 30051 $PACKER_VCC_NET
.sym 30053 $nextpnr_ICESTORM_LC_8$I3
.sym 30056 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 30059 $PACKER_VCC_NET
.sym 30061 $nextpnr_ICESTORM_LC_9$I3
.sym 30064 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 30067 $PACKER_VCC_NET
.sym 30069 $nextpnr_ICESTORM_LC_10$I3
.sym 30072 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 30075 $PACKER_VCC_NET
.sym 30077 $nextpnr_ICESTORM_LC_11$I3
.sym 30080 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 30083 $PACKER_VCC_NET
.sym 30085 $nextpnr_ICESTORM_LC_12$I3
.sym 30088 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 30091 $PACKER_VCC_NET
.sym 30093 $nextpnr_ICESTORM_LC_13$I3
.sym 30096 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 30099 $PACKER_VCC_NET
.sym 30101 $nextpnr_ICESTORM_LC_14$I3
.sym 30104 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 30107 $PACKER_VCC_NET
.sym 30109 $nextpnr_ICESTORM_LC_15$I3
.sym 30112 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 30115 $PACKER_VCC_NET
.sym 30117 $nextpnr_ICESTORM_LC_16$I3
.sym 30120 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 30123 $PACKER_VCC_NET
.sym 30125 $nextpnr_ICESTORM_LC_17$I3
.sym 30128 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 30131 $PACKER_VCC_NET
.sym 30133 $nextpnr_ICESTORM_LC_18$I3
.sym 30136 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 30139 $PACKER_VCC_NET
.sym 30141 $nextpnr_ICESTORM_LC_19$I3
.sym 30144 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 30147 $PACKER_VCC_NET
.sym 30149 $nextpnr_ICESTORM_LC_20$I3
.sym 30152 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 30155 $PACKER_VCC_NET
.sym 30157 $nextpnr_ICESTORM_LC_21$I3
.sym 30160 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 30162 dds_u1.sine_lookup_u1.sine_data[23]
.sym 30163 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30165 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 30166 dds_u1.sine_lookup_u1.sine_data[20]
.sym 30167 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30168 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 30169 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 30170 dds_u1.sine_lookup_u1.sine_data[21]
.sym 30171 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30172 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 30173 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 30174 dds_u1.sine_lookup_u1.sine_data[22]
.sym 30175 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30176 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 30177 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 30180 rx_valid
.sym 30181 tx_ready
.sym 30183 uart_tx_u1.shift_register[1]
.sym 30184 uart_tx_u1.shift_register[2]
.sym 30185 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30189 dds_u1.sine_lookup_u1.sine_data[22]
.sym 30197 dds_u1.sine_lookup_u1.sine_data[21]
.sym 30198 uart_tx_u1.tx_byte_SB_LUT4_I2_O
.sym 30199 uart_tx_u1.tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 30200 uart_tx_u1.state[0]
.sym 30201 uart_tx_u1.state[1]
.sym 30205 uart_tx_u1.state[0]
.sym 30207 uart_tx_u1.shift_register[1]
.sym 30208 data_byte[1]
.sym 30209 rx_valid
.sym 30212 uart_tx_u1.state[1]
.sym 30213 uart_tx_u1.state[0]
.sym 30226 uart_tx_u1.shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.sym 30227 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30228 uart_tx_u1.send_SB_LUT4_I2_1_O
.sym 30229 uart_tx_u1.state[1]
.sym 30231 uart_tx_u1.state[1]
.sym 30232 rx_valid
.sym 30233 uart_tx_u1.shift_counter[2]
.sym 30294 $PACKER_GND_NET
.sym 30338 i2s_tx_u1.left_buff[1]
.sym 30339 i2s_tx_u1.left_buff[5]
.sym 30340 i2s_tx_u1.ws_counter[2]
.sym 30341 i2s_tx_u1.ws_counter[0]
.sym 30342 mixed_sine_value[1]
.sym 30346 mixed_sine_value[5]
.sym 30350 mixed_sine_value[5]
.sym 30354 mixed_sine_value[1]
.sym 30361 dds_u2.sine_lookup_u1.sine_data[7]
.sym 30365 dds_u2.sine_lookup_u1.sine_data[4]
.sym 30366 i2s_tx_u1.right_buff[1]
.sym 30367 i2s_tx_u1.right_buff[5]
.sym 30368 i2s_tx_u1.ws_counter[2]
.sym 30369 i2s_tx_u1.ws_counter[0]
.sym 30373 dds_u2.sine_lookup_u1.sine_data[5]
.sym 30377 dds_u2.sine_lookup_u1.sine_data[8]
.sym 30378 dds_u2.sine_lookup_u1.sine_data[8]
.sym 30379 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30380 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 30381 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 30382 dds_u2.sine_lookup_u1.sine_data[5]
.sym 30383 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30384 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 30385 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 30386 dds_u2.sine_lookup_u1.sine_data[4]
.sym 30387 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30388 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 30389 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 30390 dds_u2.sine_lookup_u1.sine_data[7]
.sym 30391 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30392 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 30393 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 30394 dds_u2.sine_lookup_u1.sine_data[6]
.sym 30395 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30396 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 30397 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 30401 dds_u2.sine_lookup_u1.sine_data[6]
.sym 30402 dds_u2.sine_lookup_u1.sine_data[11]
.sym 30403 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30404 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 30405 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 30407 i2s_tx_u1.right_buff[16]
.sym 30408 i2s_tx_u1.right_buff[20]
.sym 30409 i2s_tx_u1.ws_counter[2]
.sym 30413 dds_u2.sine_lookup_u1.sine_data[11]
.sym 30414 dds_u2.sine_lookup_u1.sine_data[9]
.sym 30415 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30416 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 30417 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 30421 dds_u2.sine_lookup_u1.sine_data[9]
.sym 30422 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30423 i2s_tx_u1.sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 30424 i2s_tx_u1.ws_counter[1]
.sym 30425 i2s_tx_u1.ws_counter[0]
.sym 30426 dds_u2.sine_lookup_u1.sine_data[10]
.sym 30427 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30428 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 30429 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 30431 i2s_tx_u1.right_buff[18]
.sym 30432 i2s_tx_u1.right_buff[22]
.sym 30433 i2s_tx_u1.ws_counter[2]
.sym 30434 mixed_sine_value[22]
.sym 30438 mixed_sine_value[21]
.sym 30442 mixed_sine_value[18]
.sym 30446 mixed_sine_value[20]
.sym 30451 i2s_tx_u1.right_buff[17]
.sym 30452 i2s_tx_u1.right_buff[21]
.sym 30453 i2s_tx_u1.ws_counter[2]
.sym 30454 mixed_sine_value[17]
.sym 30458 mixed_sine_value[16]
.sym 30462 mixed_sine_value[21]
.sym 30470 dds_u2.sine_lookup_u1.sine_data[21]
.sym 30471 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30472 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 30473 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 30481 dds_u2.sine_lookup_u1.sine_data[21]
.sym 30482 dds_u2.sine_lookup_u1.sine_data[20]
.sym 30483 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30484 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 30485 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 30489 dds_u2.sine_lookup_u1.sine_data[22]
.sym 30493 dds_u2.sine_lookup_u1.sine_data[20]
.sym 30494 dds_u2.sine_lookup_u1.sine_data[22]
.sym 30495 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 30496 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 30497 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 30502 dds_u1.sine_lookup_u1.sine_data[2]
.sym 30503 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30504 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 30505 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 30509 dds_u1.sine_lookup_u1.sine_data[2]
.sym 30513 dds_u1.sine_lookup_u1.sine_data[3]
.sym 30517 dds_u1.sine_lookup_u1.sine_data[4]
.sym 30522 dds_u1.sine_lookup_u1.sine_data[3]
.sym 30523 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30524 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 30525 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 30526 dds_u1.sine_lookup_u1.sine_data[4]
.sym 30527 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30528 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 30529 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 30530 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30531 uart_rx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 30532 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30533 uart_rx_u1.serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11]
.sym 30537 dds_u1.sine_lookup_u1.sine_data[7]
.sym 30541 dds_u1.sine_lookup_u1.sine_data[5]
.sym 30542 dds_u1.sine_lookup_u1.sine_data[5]
.sym 30543 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30544 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 30545 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 30547 uart_rx_u1.shift_counter[1]
.sym 30548 $PACKER_VCC_NET
.sym 30549 uart_rx_u1.shift_counter[0]
.sym 30550 dds_u1.sine_lookup_u1.sine_data[6]
.sym 30551 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30552 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 30553 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 30554 dds_u1.sine_lookup_u1.sine_data[7]
.sym 30555 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 30556 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 30557 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 30561 dds_u1.sine_lookup_u1.sine_data[6]
.sym 30562 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 30563 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 30564 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 30565 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 30567 uart_rx_u1.state[1]
.sym 30568 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 30569 uart_rx_u1.shift_counter[2]
.sym 30570 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30571 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 30572 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30573 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 30575 uart_rx_u1.shift_counter[0]
.sym 30576 uart_rx_u1.shift_counter[1]
.sym 30577 uart_rx_u1.shift_counter[2]
.sym 30578 uart_rx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30579 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.sym 30580 uart_rx_u1.shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.sym 30581 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 30582 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 30583 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1
.sym 30584 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 30585 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I3
.sym 30587 uart_rx_u1.state[1]
.sym 30588 uart_rx_u1.rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 30589 uart_rx_u1.shift_counter[1]
.sym 30590 uart_rx_u1.shift_counter_SB_DFFE_Q_E
.sym 30591 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 30592 uart_rx_u1.receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.sym 30593 uart_rx_u1.shift_counter[0]
.sym 30594 midi_fsm_u1.midi_fsm_msg[0]
.sym 30595 data_byte[6]
.sym 30596 note_value_2[6]
.sym 30597 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 30607 midi_fsm_u1.midi_fsm_msg[0]
.sym 30608 data_byte[1]
.sym 30609 note_value_2[1]
.sym 30618 midi_fsm_u1.midi_fsm_msg[0]
.sym 30619 data_byte[5]
.sym 30620 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30621 note_value_2[5]
.sym 30622 data_byte[4]
.sym 30626 data_byte[7]
.sym 30630 data_byte[2]
.sym 30634 data_byte[1]
.sym 30641 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 30642 data_byte[5]
.sym 30650 data_byte[6]
.sym 30657 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 30661 dds_u1.sine_lookup_u1.sine_data[20]
.sym 30662 data_byte[0]
.sym 30663 data_byte[2]
.sym 30664 data_byte[3]
.sym 30665 data_byte[7]
.sym 30668 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 30669 midi_fsm_u1_new_byte_valid
.sym 30671 data_byte[1]
.sym 30672 led5_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 30673 midi_fsm_u1_new_byte_valid
.sym 30675 data_byte[0]
.sym 30676 data_byte[1]
.sym 30677 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 30678 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D
.sym 30688 midi_fsm_u1.midi_fsm_state[1]
.sym 30689 midi_fsm_u1.midi_fsm_state[0]
.sym 30700 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 30701 midi_fsm_u1_new_byte_valid
.sym 30705 midi_fsm_u1_new_byte_valid
.sym 30710 midi_fsm_u1.midi_fsm_state_SB_DFFE_Q_D[0]
.sym 30731 midi_fsm_u1.midi_fsm_state[0]
.sym 30732 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 30733 midi_fsm_u1.midi_fsm_state[1]
.sym 30842 $PACKER_GND_NET
.sym 30851 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 30856 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 30859 $PACKER_VCC_NET
.sym 30861 $nextpnr_ICESTORM_LC_23$I3
.sym 30864 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 30867 $PACKER_VCC_NET
.sym 30869 $nextpnr_ICESTORM_LC_24$I3
.sym 30872 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 30875 $PACKER_VCC_NET
.sym 30877 $nextpnr_ICESTORM_LC_25$I3
.sym 30880 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_3_I2
.sym 30883 $PACKER_VCC_NET
.sym 30885 $nextpnr_ICESTORM_LC_26$I3
.sym 30888 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_2_I2
.sym 30891 $PACKER_VCC_NET
.sym 30893 $nextpnr_ICESTORM_LC_27$I3
.sym 30896 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_1_I2
.sym 30899 $PACKER_VCC_NET
.sym 30901 $nextpnr_ICESTORM_LC_28$I3
.sym 30904 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2
.sym 30907 $PACKER_VCC_NET
.sym 30909 $nextpnr_ICESTORM_LC_29$I3
.sym 30912 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_22_I2
.sym 30915 $PACKER_VCC_NET
.sym 30917 $nextpnr_ICESTORM_LC_30$I3
.sym 30920 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_21_I2
.sym 30923 $PACKER_VCC_NET
.sym 30925 $nextpnr_ICESTORM_LC_31$I3
.sym 30928 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_20_I2
.sym 30931 $PACKER_VCC_NET
.sym 30933 $nextpnr_ICESTORM_LC_32$I3
.sym 30936 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_19_I2
.sym 30939 $PACKER_VCC_NET
.sym 30941 $nextpnr_ICESTORM_LC_33$I3
.sym 30944 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 30947 $PACKER_VCC_NET
.sym 30949 $nextpnr_ICESTORM_LC_34$I3
.sym 30952 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 30955 $PACKER_VCC_NET
.sym 30957 $nextpnr_ICESTORM_LC_35$I3
.sym 30960 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 30963 $PACKER_VCC_NET
.sym 30965 $nextpnr_ICESTORM_LC_36$I3
.sym 30968 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 30971 $PACKER_VCC_NET
.sym 30973 $nextpnr_ICESTORM_LC_37$I3
.sym 30976 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 30979 $PACKER_VCC_NET
.sym 30981 $nextpnr_ICESTORM_LC_38$I3
.sym 30984 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 30987 $PACKER_VCC_NET
.sym 30989 $nextpnr_ICESTORM_LC_39$I3
.sym 30992 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 30995 $PACKER_VCC_NET
.sym 30997 $nextpnr_ICESTORM_LC_40$I3
.sym 31000 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 31003 $PACKER_VCC_NET
.sym 31005 $nextpnr_ICESTORM_LC_41$I3
.sym 31008 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_9_I2
.sym 31011 $PACKER_VCC_NET
.sym 31013 $nextpnr_ICESTORM_LC_42$I3
.sym 31016 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_8_I2
.sym 31019 $PACKER_VCC_NET
.sym 31021 $nextpnr_ICESTORM_LC_43$I3
.sym 31024 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_7_I2
.sym 31026 dds_u2.sine_lookup_u1.sine_data[23]
.sym 31027 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31029 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 31043 uart_rx_u1.shift_counter[0]
.sym 31047 uart_rx_u1.shift_counter[1]
.sym 31048 $PACKER_VCC_NET
.sym 31051 uart_rx_u1.shift_counter[2]
.sym 31052 $PACKER_VCC_NET
.sym 31053 uart_rx_u1.state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_I3[2]
.sym 31054 $PACKER_GND_NET
.sym 31074 data_byte[3]
.sym 31078 midi_fsm_u1.next_note_values[10]
.sym 31082 data_byte[5]
.sym 31086 midi_fsm_u1.next_note_values[1]
.sym 31092 midi_fsm_u1.midi_fsm_msg[0]
.sym 31093 data_byte[3]
.sym 31094 note_value_2[3]
.sym 31095 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31096 note_value_2[4]
.sym 31097 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31100 midi_fsm_u1.midi_fsm_msg[0]
.sym 31101 data_byte[4]
.sym 31102 data_byte[0]
.sym 31106 note_value_2[0]
.sym 31107 note_value_2[1]
.sym 31108 note_value_2[2]
.sym 31109 note_value_2[3]
.sym 31110 midi_fsm_u1.midi_fsm_state[0]
.sym 31111 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 31112 midi_fsm_u1.midi_fsm_state[1]
.sym 31113 midi_fsm_u1.one_hot_reg[0]
.sym 31114 midi_fsm_u1.one_hot[0]
.sym 31118 note_value_2[4]
.sym 31119 note_value_2[5]
.sym 31120 note_value_2[6]
.sym 31121 led2_SB_LUT4_O_I3
.sym 31122 midi_fsm_u1.midi_fsm_msg[0]
.sym 31123 data_byte[2]
.sym 31124 note_value_2[2]
.sym 31125 midi_fsm_u1.one_hot_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 31127 midi_fsm_u1.midi_fsm_msg[0]
.sym 31128 data_byte[0]
.sym 31129 note_value_2[0]
.sym 31130 midi_fsm_u1.one_hot[0]
.sym 31131 midi_fsm_u1.one_hot_SB_LUT4_O_1_I1
.sym 31132 midi_fsm_u1.one_hot_SB_LUT4_O_1_I2
.sym 31133 midi_fsm_u1.one_hot_SB_LUT4_O_1_I3
.sym 31137 midi_fsm_u1.midi_fsm_msg[0]
.sym 31139 uart_tx_u1.serial_counter[0]
.sym 31142 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31143 uart_tx_u1.serial_counter[1]
.sym 31144 $PACKER_VCC_NET
.sym 31145 uart_tx_u1.serial_counter[0]
.sym 31146 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31147 uart_tx_u1.serial_counter[2]
.sym 31148 $PACKER_VCC_NET
.sym 31149 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31150 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31151 uart_tx_u1.serial_counter[3]
.sym 31152 $PACKER_VCC_NET
.sym 31153 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31154 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31155 uart_tx_u1.serial_counter[4]
.sym 31156 $PACKER_VCC_NET
.sym 31157 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 31158 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31159 uart_tx_u1.serial_counter[5]
.sym 31160 $PACKER_VCC_NET
.sym 31161 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 31162 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31163 uart_tx_u1.serial_counter[6]
.sym 31164 $PACKER_VCC_NET
.sym 31165 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 31166 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31167 uart_tx_u1.serial_counter[7]
.sym 31168 $PACKER_VCC_NET
.sym 31169 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 31170 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31171 uart_tx_u1.serial_counter[8]
.sym 31172 $PACKER_VCC_NET
.sym 31173 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 31177 $nextpnr_ICESTORM_LC_57$I3
.sym 31181 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 31185 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 31188 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31189 tx_ready
.sym 31193 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 31196 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 31197 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 31200 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 31201 midi_fsm_u1.midi_fsm_state_SB_DFFESR_Q_D
.sym 31202 data_byte[3]
.sym 31206 midi_fsm_u1.midi_fsm_state[0]
.sym 31207 midi_fsm_u1.new_byte_valid_SB_LUT4_I3_1_O
.sym 31208 midi_fsm_u1.midi_fsm_state[1]
.sym 31209 midi_fsm_u1.one_hot_reg[1]
.sym 31210 data_byte[2]
.sym 31214 data_byte[6]
.sym 31218 data_byte[0]
.sym 31222 data_byte[5]
.sym 31226 data_byte[4]
.sym 31230 data_byte[1]
.sym 31234 data_byte[4]
.sym 31238 data_byte[5]
.sym 31242 midi_fsm_u1.next_note_values[1]
.sym 31246 midi_fsm_u1.next_note_values[11]
.sym 31250 data_byte[3]
.sym 31258 midi_fsm_u1.next_note_values[10]
.sym 31274 $PACKER_GND_NET
.sym 31353 dds_u2.sine_value[0]
.sym 31358 dds_u2.sine_value[0]
.sym 31362 dds_u2.sine_lookup_u1.sine_data[3]
.sym 31363 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31364 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_4_I2
.sym 31365 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 31369 dds_u2.sine_lookup_u1.sine_data[2]
.sym 31374 dds_u2.sine_lookup_u1.sine_data[2]
.sym 31375 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31376 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_5_I2
.sym 31377 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 31381 $PACKER_VCC_NET
.sym 31385 dds_u2.sine_lookup_u1.sine_data[1]
.sym 31386 dds_u2.sine_lookup_u1.sine_data[1]
.sym 31387 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31388 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 31389 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 31393 dds_u2.sine_lookup_u1.sine_data[3]
.sym 31409 $PACKER_VCC_NET
.sym 31433 dds_u2.sine_lookup_u1.sine_data[12]
.sym 31441 dds_u2.sine_lookup_u1.sine_data[13]
.sym 31442 dds_u2.sine_lookup_u1.sine_data[12]
.sym 31443 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31444 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_18_I2
.sym 31445 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 31449 dds_u2.sine_lookup_u1.sine_data[15]
.sym 31461 dds_u2.sine_lookup_u1.sine_data[14]
.sym 31462 dds_u2.sine_lookup_u1.sine_data[15]
.sym 31463 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31464 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_15_I2
.sym 31465 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 31466 dds_u2.sine_lookup_u1.sine_data[14]
.sym 31467 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31468 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_16_I2
.sym 31469 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 31473 dds_u2.sine_lookup_u1.sine_data[16]
.sym 31474 dds_u2.sine_lookup_u1.sine_data[13]
.sym 31475 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31476 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_17_I2
.sym 31477 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 31478 dds_u2.sine_lookup_u1.sine_data[17]
.sym 31479 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31480 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_13_I2
.sym 31481 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 31485 dds_u2.sine_lookup_u1.sine_data[17]
.sym 31486 dds_u2.sine_lookup_u1.sine_data[16]
.sym 31487 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31488 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_14_I2
.sym 31489 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 31493 dds_u2.sine_lookup_u1.sine_data[19]
.sym 31494 dds_u2.sine_lookup_u1.sine_data[18]
.sym 31495 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31496 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_12_I2
.sym 31497 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 31498 dds_u1.note_value[0]
.sym 31509 dds_u2.sine_lookup_u1.sine_data[18]
.sym 31514 dds_u2.sine_lookup_u1.sine_data[19]
.sym 31515 dds_u2.sine_lookup_u1.delayed_sine_neg
.sym 31516 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_11_I2
.sym 31517 dds_u2.sine_lookup_u1.sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 31518 dds_u1.note_value[1]
.sym 31526 dds_u1.note_value[6]
.sym 31530 dds_u1.note_value[5]
.sym 31534 dds_u1.sine_lookup[15]
.sym 31538 dds_u1.note_value[4]
.sym 31542 dds_u1.note_value[15]
.sym 31546 dds_u1.note_value[2]
.sym 31550 dds_u1.note_value[9]
.sym 31554 note_value_1[0]
.sym 31555 note_value_1[1]
.sym 31556 note_value_1[2]
.sym 31557 note_value_1[3]
.sym 31561 dds_u1.sine_lookup_u1.sine_data[1]
.sym 31562 dds_u1.sine_lookup_u1.sine_data[1]
.sym 31563 dds_u1.sine_lookup_u1.delayed_sine_neg
.sym 31564 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I2
.sym 31565 dds_u1.sine_lookup_u1.sine_value_SB_LUT4_O_10_I3
.sym 31566 dds_u1.sine_value[0]
.sym 31573 note_value_1[3]
.sym 31577 dds_u1.sine_value[0]
.sym 31581 note_value_1[1]
.sym 31586 note_value_1[4]
.sym 31587 note_value_1[5]
.sym 31588 note_value_1[6]
.sym 31589 led1_SB_LUT4_O_I3
.sym 31590 midi_fsm_u1.midi_fsm_msg[0]
.sym 31591 data_byte[1]
.sym 31592 note_value_1[1]
.sym 31593 midi_fsm_u1.one_hot_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31595 midi_fsm_u1.midi_fsm_msg[0]
.sym 31596 data_byte[6]
.sym 31597 note_value_1[6]
.sym 31598 note_value_1[3]
.sym 31599 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31600 note_value_1[4]
.sym 31601 midi_fsm_u1.one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31602 midi_fsm_u1.midi_fsm_msg[0]
.sym 31603 data_byte[5]
.sym 31604 note_value_1[5]
.sym 31605 midi_fsm_u1.one_hot_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31607 midi_fsm_u1.midi_fsm_msg[0]
.sym 31608 data_byte[0]
.sym 31609 note_value_1[0]
.sym 31610 midi_fsm_u1.one_hot_SB_LUT4_O_I0
.sym 31611 midi_fsm_u1.one_hot_SB_LUT4_O_I1
.sym 31612 midi_fsm_u1.one_hot_SB_LUT4_O_I2
.sym 31613 midi_fsm_u1.one_hot_SB_LUT4_O_I3
.sym 31614 data_byte[4]
.sym 31618 midi_fsm_u1.next_note_values[13]
.sym 31622 midi_fsm_u1.next_note_values[11]
.sym 31626 data_byte[2]
.sym 31630 midi_fsm_u1.next_note_values[12]
.sym 31634 midi_fsm_u1.next_note_values[0]
.sym 31638 data_byte[1]
.sym 31642 midi_fsm_u1.next_note_values[2]
.sym 31646 midi_fsm_u1.midi_fsm_msg[0]
.sym 31647 data_byte[2]
.sym 31648 note_value_2[0]
.sym 31649 note_value_1[2]
.sym 31653 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 31657 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 31661 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 31662 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 31663 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3
.sym 31664 uart_tx_u1.serial_counter_SB_LUT4_O_7_I3
.sym 31665 uart_tx_u1.serial_counter_SB_LUT4_O_6_I3
.sym 31666 data_byte[6]
.sym 31670 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3
.sym 31671 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 31672 uart_tx_u1.serial_counter_SB_LUT4_O_3_I3
.sym 31673 uart_tx_u1.serial_counter_SB_LUT4_O_2_I3
.sym 31677 uart_tx_u1.serial_counter_SB_LUT4_O_4_I3
.sym 31678 data_byte[4]
.sym 31683 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31687 uart_tx_u1.serial_counter[9]
.sym 31688 $PACKER_VCC_NET
.sym 31689 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 31691 uart_tx_u1.serial_counter[10]
.sym 31692 $PACKER_VCC_NET
.sym 31693 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 31697 $nextpnr_ICESTORM_LC_59$I3
.sym 31699 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.sym 31700 uart_tx_u1.serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.sym 31701 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.sym 31706 uart_tx_u1.serial_counter[9]
.sym 31707 uart_tx_u1.serial_counter[10]
.sym 31708 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3
.sym 31709 uart_tx_u1.serial_counter_SB_DFFSR_Q_D[0]
.sym 31711 data_byte[0]
.sym 31712 uart_tx_u1.shift_register[0]
.sym 31713 rx_valid
.sym 31714 data_byte[6]
.sym 31718 data_byte[1]
.sym 31722 data_byte[2]
.sym 31726 midi_fsm_u1.next_note_values[13]
.sym 31730 data_byte[0]
.sym 31734 midi_fsm_u1.next_note_values[12]
.sym 31738 midi_fsm_u1.next_note_values[2]
.sym 31742 midi_fsm_u1.next_note_values[0]
.sym 31747 uart_tx_u1.shift_register[4]
.sym 31748 uart_tx_u1.shift_register[5]
.sym 31749 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 31767 uart_tx_u1.shift_register[4]
.sym 31768 data_byte[4]
.sym 31769 rx_valid
.sym 31770 uart_tx_u1.tx_byte_SB_LUT4_I2_3_O
.sym 31771 uart_tx_u1.tx_byte_SB_LUT4_I2_3_O_SB_LUT4_I0_I1
.sym 31772 uart_tx_u1.state[0]
.sym 31773 uart_tx_u1.state[1]
.sym 31902 $PACKER_GND_NET
.sym 31918 $PACKER_GND_NET
.sym 31942 $PACKER_GND_NET
.sym 31990 dds_u1.note_value[3]
.sym 31994 dds_u1.note_value[7]
.sym 32003 dds_u1.step_size[0]
.sym 32004 dds_u1.sine_lookup[0]
.sym 32007 dds_u1.step_size[1]
.sym 32008 dds_u1.sine_lookup[1]
.sym 32009 dds_u1.step_size_SB_CARRY_I0_CO[1]
.sym 32011 dds_u1.step_size[2]
.sym 32012 dds_u1.sine_lookup[2]
.sym 32013 dds_u1.step_size_SB_CARRY_I0_CO[2]
.sym 32015 dds_u1.step_size[3]
.sym 32016 dds_u1.sine_lookup[3]
.sym 32017 dds_u1.step_size_SB_CARRY_I0_CO[3]
.sym 32019 dds_u1.step_size[4]
.sym 32020 dds_u1.sine_lookup[4]
.sym 32021 dds_u1.step_size_SB_CARRY_I0_CO[4]
.sym 32023 dds_u1.step_size[5]
.sym 32024 dds_u1.sine_lookup[5]
.sym 32025 dds_u1.step_size_SB_CARRY_I0_CO[5]
.sym 32027 dds_u1.step_size[6]
.sym 32028 dds_u1.sine_lookup[6]
.sym 32029 dds_u1.step_size_SB_CARRY_I0_CO[6]
.sym 32031 dds_u1.step_size[7]
.sym 32032 dds_u1.sine_lookup[7]
.sym 32033 dds_u1.step_size_SB_CARRY_I0_CO[7]
.sym 32035 dds_u1.step_size[8]
.sym 32036 dds_u1.sine_lookup[8]
.sym 32037 dds_u1.step_size_SB_CARRY_I0_CO[8]
.sym 32039 dds_u1.step_size[9]
.sym 32040 dds_u1.sine_lookup[9]
.sym 32041 dds_u1.step_size_SB_CARRY_I0_CO[9]
.sym 32043 dds_u1.step_size[10]
.sym 32044 dds_u1.sine_lookup[10]
.sym 32045 dds_u1.step_size_SB_CARRY_I0_CO[10]
.sym 32047 dds_u1.step_size[11]
.sym 32048 dds_u1.sine_lookup[11]
.sym 32049 dds_u1.step_size_SB_CARRY_I0_CO[11]
.sym 32051 dds_u1.step_size[12]
.sym 32052 dds_u1.sine_lookup[12]
.sym 32053 dds_u1.step_size_SB_CARRY_I0_CO[12]
.sym 32055 dds_u1.step_size[13]
.sym 32056 dds_u1.sine_lookup[13]
.sym 32057 dds_u1.step_size_SB_CARRY_I0_CO[13]
.sym 32059 dds_u1.step_size[14]
.sym 32060 dds_u1.sine_lookup[14]
.sym 32061 dds_u1.step_size_SB_CARRY_I0_CO[14]
.sym 32063 dds_u1.step_size[15]
.sym 32064 dds_u1.sine_lookup[15]
.sym 32065 dds_u1.step_size_SB_CARRY_I0_CO[15]
.sym 32066 uart_tx_u1.ready_SB_LUT4_I3_O
.sym 32067 uart_tx_u1.serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.sym 32068 $PACKER_VCC_NET
.sym 32069 uart_tx_u1.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 32072 dds_u1.sine_lookup[14]
.sym 32073 dds_u1.sine_lookup[10]
.sym 32074 dds_u1.note_value[14]
.sym 32080 dds_u1.sine_lookup[14]
.sym 32081 dds_u1.sine_lookup[5]
.sym 32084 dds_u1.sine_lookup[14]
.sym 32085 dds_u1.sine_lookup[8]
.sym 32088 dds_u1.sine_lookup[14]
.sym 32089 dds_u1.sine_lookup[13]
.sym 32092 dds_u1.sine_lookup[14]
.sym 32093 dds_u1.sine_lookup[9]
.sym 32096 dds_u1.sine_lookup[14]
.sym 32097 dds_u1.sine_lookup[6]
.sym 32104 dds_u1.sine_lookup[14]
.sym 32105 dds_u1.sine_lookup[7]
.sym 32116 dds_u1.sine_lookup[14]
.sym 32117 dds_u1.sine_lookup[11]
.sym 32120 dds_u1.sine_lookup[4]
.sym 32121 dds_u1.sine_lookup[14]
.sym 32124 dds_u1.sine_lookup[14]
.sym 32125 dds_u1.sine_lookup[12]
.sym 32162 $PACKER_GND_NET
.sym 32195 uart_tx_u1.shift_register[6]
.sym 32196 uart_tx_u1.shift_register[7]
.sym 32197 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 32203 uart_tx_u1.shift_register[6]
.sym 32204 data_byte[6]
.sym 32205 rx_valid
.sym 32206 data_byte[7]
.sym 32207 uart_tx_u1.shift_register[7]
.sym 32208 uart_tx_u1.state[1]
.sym 32209 rx_valid
.sym 32210 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 32211 uart_tx_u1.state[1]
.sym 32212 uart_tx_u1.state[0]
.sym 32213 uart_tx_u1.tx_byte_SB_LUT4_I0_O
.sym 32214 uart_tx_u1.tx_byte_SB_LUT4_I1_O
.sym 32215 uart_tx_u1.tx_byte_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 32216 uart_tx_u1.state[0]
.sym 32217 uart_tx_u1.state[1]
.sym 32218 uart_tx_u1.tx_byte_SB_LUT4_I2_5_O
.sym 32219 uart_tx_u1.tx_byte_SB_LUT4_I2_5_O_SB_LUT4_I0_I1
.sym 32220 uart_tx_u1.state[0]
.sym 32221 uart_tx_u1.state[1]
.sym 32223 uart_tx_u1.shift_register[0]
.sym 32224 uart_tx_u1.shift_register[1]
.sym 32225 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 32258 uart_tx_u1.tx_byte_SB_LUT4_I2_4_O
.sym 32259 uart_tx_u1.tx_byte_SB_LUT4_I2_4_O_SB_LUT4_I0_I1
.sym 32260 uart_tx_u1.state[0]
.sym 32261 uart_tx_u1.state[1]
.sym 32279 uart_tx_u1.shift_register[5]
.sym 32280 data_byte[5]
.sym 32281 rx_valid
.sym 32283 uart_tx_u1.shift_register[5]
.sym 32284 uart_tx_u1.shift_register[6]
.sym 32285 uart_tx_u1.serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 32358 $PACKER_GND_NET
.sym 32362 $PACKER_GND_NET
.sym 32378 $PACKER_GND_NET
.sym 32398 $PACKER_GND_NET
.sym 32442 $PACKER_GND_NET
.sym 32470 $PACKER_GND_NET
.sym 32478 $PACKER_GND_NET
.sym 32494 $PACKER_GND_NET
.sym 32531 dds_u1.step_size[0]
.sym 32532 dds_u1.sine_lookup[0]
.sym 32546 dds_u1.note_value[11]
.sym 32550 dds_u1.note_value[13]
.sym 32554 dds_u1.note_value[12]
.sym 32562 dds_u1.note_value[8]
.sym 32566 dds_u1.note_value[10]
.sym 32610 $PACKER_GND_NET
.sym 32622 $PACKER_GND_NET
.sym 32626 $PACKER_GND_NET
.sym 32682 $PACKER_GND_NET
.sym 32738 $PACKER_GND_NET
