# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real.vhdl" \
"../../../../UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real-body.vhdl" \
"../../../../UART_Controller.srcs/sources_1/new/reciever_test.vhd" \

# Do not sort compile order
nosort
