<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: HSUSBD_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.06.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">HSUSBD_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a525743cf28c7baf049b1baa145787c53"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a525743cf28c7baf049b1baa145787c53">GINTSTS</a></td></tr>
<tr class="separator:a525743cf28c7baf049b1baa145787c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad4da83b658fd2f69ba12f0f50b5ce6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#adad4da83b658fd2f69ba12f0f50b5ce6">GINTEN</a></td></tr>
<tr class="separator:adad4da83b658fd2f69ba12f0f50b5ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85db896020e33062a5160f5bec67288c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a85db896020e33062a5160f5bec67288c">BUSINTSTS</a></td></tr>
<tr class="separator:a85db896020e33062a5160f5bec67288c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a20c39e1dbac96ad5b537b2b6b7369a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a8a20c39e1dbac96ad5b537b2b6b7369a">BUSINTEN</a></td></tr>
<tr class="separator:a8a20c39e1dbac96ad5b537b2b6b7369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87df12b4e4ddbe9ea0bd42b7605666c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a87df12b4e4ddbe9ea0bd42b7605666c6">OPER</a></td></tr>
<tr class="separator:a87df12b4e4ddbe9ea0bd42b7605666c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7aee9e2cc257639d2ccf5abd7306b60"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#af7aee9e2cc257639d2ccf5abd7306b60">FRAMECNT</a></td></tr>
<tr class="separator:af7aee9e2cc257639d2ccf5abd7306b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d76bdc36f7d474a51ac26441e3b5e3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a69d76bdc36f7d474a51ac26441e3b5e3">FADDR</a></td></tr>
<tr class="separator:a69d76bdc36f7d474a51ac26441e3b5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6d3503ed5ae233f310fcd7b9f2dde8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a6d6d3503ed5ae233f310fcd7b9f2dde8">TEST</a></td></tr>
<tr class="separator:a6d6d3503ed5ae233f310fcd7b9f2dde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba36ca65b05d04681bffb6dc51d3017a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adfe8a13748d43ca525701b7c1844cf3b"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="struct_h_s_u_s_b_d___t.html#a0bb038bcf749a435a6860e2146b4afdc">CEPDAT</a></td></tr>
<tr class="separator:adfe8a13748d43ca525701b7c1844cf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a717e4bbaa88263385ca2ecf064ff1abe"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint8_t&#160;&#160;&#160;<a class="el" href="struct_h_s_u_s_b_d___t.html#ae4bad33af7df74e09f4edfe356729965">CEPDAT_BYTE</a></td></tr>
<tr class="separator:a717e4bbaa88263385ca2ecf064ff1abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba36ca65b05d04681bffb6dc51d3017a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aba36ca65b05d04681bffb6dc51d3017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec7df4c1abbf8b66356077db4230e26"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#afec7df4c1abbf8b66356077db4230e26">CEPCTL</a></td></tr>
<tr class="separator:afec7df4c1abbf8b66356077db4230e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906e65012e53a1fd3439b1f149f5b40e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a906e65012e53a1fd3439b1f149f5b40e">CEPINTEN</a></td></tr>
<tr class="separator:a906e65012e53a1fd3439b1f149f5b40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7581ab60920888a42a666149e201959f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a7581ab60920888a42a666149e201959f">CEPINTSTS</a></td></tr>
<tr class="separator:a7581ab60920888a42a666149e201959f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283f355d600d08378481e69c692370fe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a283f355d600d08378481e69c692370fe">CEPTXCNT</a></td></tr>
<tr class="separator:a283f355d600d08378481e69c692370fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9989bdf92d0c8ca06f36581db8bf7f9e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a9989bdf92d0c8ca06f36581db8bf7f9e">CEPRXCNT</a></td></tr>
<tr class="separator:a9989bdf92d0c8ca06f36581db8bf7f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef05e87f22ff84c38e99798b53827fa0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#aef05e87f22ff84c38e99798b53827fa0">CEPDATCNT</a></td></tr>
<tr class="separator:aef05e87f22ff84c38e99798b53827fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25098b702f55633ec7d09f2bf535eec3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a25098b702f55633ec7d09f2bf535eec3">SETUP1_0</a></td></tr>
<tr class="separator:a25098b702f55633ec7d09f2bf535eec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488f6935f2250e0129d9e956400e2860"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a488f6935f2250e0129d9e956400e2860">SETUP3_2</a></td></tr>
<tr class="separator:a488f6935f2250e0129d9e956400e2860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988f97ef7db8aafb97093b73e6a2f098"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a988f97ef7db8aafb97093b73e6a2f098">SETUP5_4</a></td></tr>
<tr class="separator:a988f97ef7db8aafb97093b73e6a2f098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543d8c30425f14e8bd3eee1fb9a9c89a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a543d8c30425f14e8bd3eee1fb9a9c89a">SETUP7_6</a></td></tr>
<tr class="separator:a543d8c30425f14e8bd3eee1fb9a9c89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec947e59e6138a1b7d0b1891bdffa47"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a5ec947e59e6138a1b7d0b1891bdffa47">CEPBUFST</a></td></tr>
<tr class="separator:a5ec947e59e6138a1b7d0b1891bdffa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47b9c351b95a026b61f8da84808b1ba"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#ac47b9c351b95a026b61f8da84808b1ba">CEPBUFEND</a></td></tr>
<tr class="separator:ac47b9c351b95a026b61f8da84808b1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affeb5fe685d59c6960afe85efc71d5f3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#affeb5fe685d59c6960afe85efc71d5f3">DMACTL</a></td></tr>
<tr class="separator:affeb5fe685d59c6960afe85efc71d5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0ca22116032e79d8053f8d88326331"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#aff0ca22116032e79d8053f8d88326331">DMACNT</a></td></tr>
<tr class="separator:aff0ca22116032e79d8053f8d88326331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e6943f799084888021ca45a9f6048d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_h_s_u_s_b_d___e_p___t.html">HSUSBD_EP_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a50e6943f799084888021ca45a9f6048d">EP</a> [12]</td></tr>
<tr class="separator:a50e6943f799084888021ca45a9f6048d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a2a39ed09a957cc4c3238b610adcc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#a705a2a39ed09a957cc4c3238b610adcc">DMAADDR</a></td></tr>
<tr class="separator:a705a2a39ed09a957cc4c3238b610adcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd72fa54b7ce291ede0e8697fdedf1a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_s_u_s_b_d___t.html#aefd72fa54b7ce291ede0e8697fdedf1a">PHYCTL</a></td></tr>
<tr class="separator:aefd72fa54b7ce291ede0e8697fdedf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l00624">624</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aba36ca65b05d04681bffb6dc51d3017a" name="aba36ca65b05d04681bffb6dc51d3017a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba36ca65b05d04681bffb6dc51d3017a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  HSUSBD_T::@3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] Control-Endpoint Data Buffer <br  />
 </p>

</div>
</div>
<a id="a8a20c39e1dbac96ad5b537b2b6b7369a" name="a8a20c39e1dbac96ad5b537b2b6b7369a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a20c39e1dbac96ad5b537b2b6b7369a">&#9670;&nbsp;</a></span>BUSINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::BUSINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] USB Bus Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BUSINTEN
</font><br><p> <font size="2">
Offset: 0x14  USB Bus Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SOFIEN</td><td><div style="word-wrap: break-word;"><b>SOF Interrupt
</b><br>
This bit enables the SOF interrupt.
<br>
0 = SOF interrupt Disabled.
<br>
1 = SOF interrupt Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>RSTIEN</td><td><div style="word-wrap: break-word;"><b>Reset Status
</b><br>
This bit enables the USB-Reset interrupt.
<br>
0 = USB-Reset interrupt Disabled.
<br>
1 = USB-Reset interrupt Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>RESUMEIEN</td><td><div style="word-wrap: break-word;"><b>Resume
</b><br>
This bit enables the Resume interrupt.
<br>
0 = Resume interrupt Disabled.
<br>
1 = Resume interrupt Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>SUSPENDIEN</td><td><div style="word-wrap: break-word;"><b>Suspend Request
</b><br>
This bit enables the Suspend interrupt.
<br>
0 = Suspend interrupt Disabled.
<br>
1 = Suspend interrupt Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>HISPDIEN</td><td><div style="word-wrap: break-word;"><b>High-speed Settle
</b><br>
This bit enables the high-speed settle interrupt.
<br>
0 = High-speed settle interrupt Disabled.
<br>
1 = High-speed settle interrupt Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>DMADONEIEN</td><td><div style="word-wrap: break-word;"><b>DMA Completion Interrupt
</b><br>
This bit enables the DMA completion interrupt
<br>
0 = DMA completion interrupt Disabled.
<br>
1 = DMA completion interrupt Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>PHYCLKVLDIEN</td><td><div style="word-wrap: break-word;"><b>Usable Clock Interrupt
</b><br>
This bit enables the usable clock interrupt.
<br>
0 = Usable clock interrupt Disabled.
<br>
1 = Usable clock interrupt Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>VBUSDETIEN</td><td><div style="word-wrap: break-word;"><b>VBUS Detection Interrupt Enable Bit
</b><br>
This bit enables the VBUS floating detection interrupt.
<br>
0 = VBUS floating detection interrupt Disabled.
<br>
1 = VBUS floating detection interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01954">1954</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a85db896020e33062a5160f5bec67288c" name="a85db896020e33062a5160f5bec67288c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85db896020e33062a5160f5bec67288c">&#9670;&nbsp;</a></span>BUSINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::BUSINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] USB Bus Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BUSINTSTS
</font><br><p> <font size="2">
Offset: 0x10  USB Bus Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SOFIF</td><td><div style="word-wrap: break-word;"><b>SOF Receive Control
</b><br>
This bit indicates when a start-of-frame packet has been received.
<br>
0 = No start-of-frame packet has been received.
<br>
1 = Start-of-frame packet has been received.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>RSTIF</td><td><div style="word-wrap: break-word;"><b>Reset Status
</b><br>
When set, this bit indicates that either the USB root port reset is end.
<br>
0 = No USB root port reset is end.
<br>
1 = USB root port reset is end.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[2]</td><td>RESUMEIF</td><td><div style="word-wrap: break-word;"><b>Resume
</b><br>
When set, this bit indicates that a device resume has occurred.
<br>
0 = No device resume has occurred.
<br>
1 = Device resume has occurred.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[3]</td><td>SUSPENDIF</td><td><div style="word-wrap: break-word;"><b>Suspend Request
</b><br>
This bit is set as default and it has to be cleared by writing '1' before the USB reset
<br>
This bit is also set when a USB Suspend request is detected from the host.
<br>
0 = No USB Suspend request is detected from the host.
<br>
1= USB Suspend request is detected from the host.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[4]</td><td>HISPDIF</td><td><div style="word-wrap: break-word;"><b>High-speed Settle
</b><br>
0 = No valid high-speed reset protocol is detected.
<br>
1 = Valid high-speed reset protocol is over and the device has settled in high-speed.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[5]</td><td>DMADONEIF</td><td><div style="word-wrap: break-word;"><b>DMA Completion Interrupt
</b><br>
0 = No DMA transfer over.
<br>
1 = DMA transfer is over.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[6]</td><td>PHYCLKVLDIF</td><td><div style="word-wrap: break-word;"><b>Usable Clock Interrupt
</b><br>
0 = Usable clock is not available.
<br>
1 = Usable clock is available from the transceiver.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[8]</td><td>VBUSDETIF</td><td><div style="word-wrap: break-word;"><b>VBUS Detection Interrupt Status
</b><br>
0 = No VBUS is plug-in.
<br>
1 = VBUS is plug-in.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01953">1953</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="ac47b9c351b95a026b61f8da84808b1ba" name="ac47b9c351b95a026b61f8da84808b1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac47b9c351b95a026b61f8da84808b1ba">&#9670;&nbsp;</a></span>CEPBUFEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPBUFEND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] Control Endpoint RAM End Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPBUFEND
</font><br><p> <font size="2">
Offset: 0x58  Control Endpoint RAM End Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>EADDR</td><td><div style="word-wrap: break-word;"><b>Control-endpoint End Address
</b><br>
This is the end-address of the RAM space allocated for the control-endpoint.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01978">1978</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a5ec947e59e6138a1b7d0b1891bdffa47" name="a5ec947e59e6138a1b7d0b1891bdffa47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec947e59e6138a1b7d0b1891bdffa47">&#9670;&nbsp;</a></span>CEPBUFST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPBUFST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] Control Endpoint RAM Start Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPBUFST
</font><br><p> <font size="2">
Offset: 0x54  Control Endpoint RAM Start Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[11:0]</td><td>SADDR</td><td><div style="word-wrap: break-word;"><b>Control-endpoint Start Address
</b><br>
This is the start-address of the RAM space allocated for the control-endpoint.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01977">1977</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="afec7df4c1abbf8b66356077db4230e26" name="afec7df4c1abbf8b66356077db4230e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec7df4c1abbf8b66356077db4230e26">&#9670;&nbsp;</a></span>CEPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] Control-Endpoint Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPCTL
</font><br><p> <font size="2">
Offset: 0x2C  Control-Endpoint Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>NAKCLR</td><td><div style="word-wrap: break-word;"><b>No Acknowledge Control
</b><br>
This bit plays a crucial role in any control transfer.
<br>
0 = The bit is being cleared by the local CPU by writing zero, the USB device controller will be responding with NAKs for the subsequent status phase
<br>
This mechanism holds the host from moving to the next request, until the local CPU is also ready to process the next request.
<br>
1 = This bit is set to one by the USB device controller, whenever a setup token is received
<br>
The local CPU can take its own time to finish off any house-keeping work based on the request and then clear this bit.
<br>
Note: Only when CPU writes data[1:0] is 2'b10 or 2'b00, this bit can be updated.
<br>
</div></td></tr><tr><td>
[1]</td><td>STALLEN</td><td><div style="word-wrap: break-word;"><b>Stall Enable Bit
</b><br>
When this stall bit is set, the control endpoint sends a stall handshake in response to any in or out token thereafter
<br>
This is typically used for response to invalid/unsupported requests
<br>
When this bit is being set the NAK clear bit has to be cleared at the same time since the NAK clear bit has highest priority than STALL
<br>
It is automatically cleared on receipt of a next setup-token
<br>
So, the local CPU need not write again to clear this bit.
<br>
0 = No sends a stall handshake in response to any in or out token thereafter.
<br>
1 = The control endpoint sends a stall handshake in response to any in or out token thereafter.
<br>
Note: Only when CPU writes data[1:0] is 2'b10 or 2'b00, this bit can be updated.
<br>
</div></td></tr><tr><td>
[2]</td><td>ZEROLEN</td><td><div style="word-wrap: break-word;"><b>Zero Packet Length
</b><br>
This bit is valid for Auto Validation mode only.
<br>
0 = No zero length packet to the host during Data stage to an IN token.
<br>
1 = USB device controller can send a zero length packet to the host during Data stage to an IN token
<br>
This bit gets cleared once the zero length data packet is sent
<br>
So, the local CPU need not write again to clear this bit.
<br>
</div></td></tr><tr><td>
[3]</td><td>FLUSH</td><td><div style="word-wrap: break-word;"><b>CEP-flush Bit
</b><br>
0 = No the packet buffer and its corresponding USBD_CEPDATCNT register to be cleared.
<br>
1 = The packet buffer and its corresponding USBD_CEPDATCNT register to be cleared
<br>
This bit is self-cleaning.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01967">1967</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a0bb038bcf749a435a6860e2146b4afdc" name="a0bb038bcf749a435a6860e2146b4afdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb038bcf749a435a6860e2146b4afdc">&#9670;&nbsp;</a></span>CEPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPDAT
</font><br><p> <font size="2">
Offset: 0x28  Control-Endpoint Data Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DAT</td><td><div style="word-wrap: break-word;"><b>Control-endpoint Data Buffer
</b><br>
Control endpoint data buffer for the buffer transaction (read or write).
<br>
Note: Only word access is supported.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01962">1962</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="ae4bad33af7df74e09f4edfe356729965" name="ae4bad33af7df74e09f4edfe356729965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bad33af7df74e09f4edfe356729965">&#9670;&nbsp;</a></span>CEPDAT_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPDAT_BYTE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPDAT_BYTE
</font><br><p> <font size="2">
Offset: 0x28  Control-Endpoint Data Buffer
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>DAT</td><td><div style="word-wrap: break-word;"><b>Control-endpoint Data Buffer
</b><br>
Control endpoint data buffer for the buffer transaction (read or write).
<br>
Note: Only byte access is supported.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01963">1963</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="aef05e87f22ff84c38e99798b53827fa0" name="aef05e87f22ff84c38e99798b53827fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef05e87f22ff84c38e99798b53827fa0">&#9670;&nbsp;</a></span>CEPDATCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPDATCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] Control-Endpoint data count <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPDATCNT
</font><br><p> <font size="2">
Offset: 0x40  Control-Endpoint data count
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>DATCNT</td><td><div style="word-wrap: break-word;"><b>Control-endpoint Data Count
</b><br>
The USB device controller maintains the count of the data of control-endpoint.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01972">1972</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a906e65012e53a1fd3439b1f149f5b40e" name="a906e65012e53a1fd3439b1f149f5b40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906e65012e53a1fd3439b1f149f5b40e">&#9670;&nbsp;</a></span>CEPINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] Control-Endpoint Interrupt Enable <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPINTEN
</font><br><p> <font size="2">
Offset: 0x30  Control-Endpoint Interrupt Enable
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SETUPTKIEN</td><td><div style="word-wrap: break-word;"><b>Setup Token Interrupt Enable Bit
</b><br>
0 = The SETUP token interrupt in Control Endpoint Disabled.
<br>
1 = The SETUP token interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>SETUPPKIEN</td><td><div style="word-wrap: break-word;"><b>Setup Packet Interrupt
</b><br>
0 = The SETUP packet interrupt in Control Endpoint Disabled.
<br>
1 = The SETUP packet interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>OUTTKIEN</td><td><div style="word-wrap: break-word;"><b>Out Token Interrupt
</b><br>
0 = The OUT token interrupt in Control Endpoint Disabled.
<br>
1 = The OUT token interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>INTKIEN</td><td><div style="word-wrap: break-word;"><b>In Token Interrupt
</b><br>
0 = The IN token interrupt in Control Endpoint Disabled.
<br>
1 = The IN token interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>PINGIEN</td><td><div style="word-wrap: break-word;"><b>Ping Token Interrupt
</b><br>
0 = The ping token interrupt in Control Endpoint Disabled.
<br>
1 = The ping token interrupt Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>TXPKIEN</td><td><div style="word-wrap: break-word;"><b>Data Packet Transmitted Interrupt
</b><br>
0 = The data packet transmitted interrupt in Control Endpoint Disabled.
<br>
1 = The data packet transmitted interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>RXPKIEN</td><td><div style="word-wrap: break-word;"><b>Data Packet Received Interrupt
</b><br>
0 = The data received interrupt in Control Endpoint Disabled.
<br>
1 = The data received interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>NAKIEN</td><td><div style="word-wrap: break-word;"><b>NAK Sent Interrupt
</b><br>
0 = The NAK sent interrupt in Control Endpoint Disabled.
<br>
1 = The NAK sent interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>STALLIEN</td><td><div style="word-wrap: break-word;"><b>STALL Sent Interrupt
</b><br>
0 = The STALL sent interrupt in Control Endpoint Disabled.
<br>
1 = The STALL sent interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>ERRIEN</td><td><div style="word-wrap: break-word;"><b>USB Error Interrupt
</b><br>
0 = The USB Error interrupt in Control Endpoint Disabled.
<br>
1 = The USB Error interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>STSDONEIEN</td><td><div style="word-wrap: break-word;"><b>Status Completion Interrupt
</b><br>
0 = The Status Completion interrupt in Control Endpoint Disabled.
<br>
1 = The Status Completion interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[11]</td><td>BUFFULLIEN</td><td><div style="word-wrap: break-word;"><b>Buffer Full Interrupt
</b><br>
0 = The buffer full interrupt in Control Endpoint Disabled.
<br>
1 = The buffer full interrupt in Control Endpoint Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>BUFEMPTYIEN</td><td><div style="word-wrap: break-word;"><b>Buffer Empty Interrupt
</b><br>
0 = The buffer empty interrupt in Control Endpoint Disabled.
<br>
1= The buffer empty interrupt in Control Endpoint Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01968">1968</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a7581ab60920888a42a666149e201959f" name="a7581ab60920888a42a666149e201959f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7581ab60920888a42a666149e201959f">&#9670;&nbsp;</a></span>CEPINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] Control-Endpoint Interrupt Status <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPINTSTS
</font><br><p> <font size="2">
Offset: 0x34  Control-Endpoint Interrupt Status
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SETUPTKIF</td><td><div style="word-wrap: break-word;"><b>Setup Token Interrupt
</b><br>
0 = Not a Setup token is received.
<br>
1 = A Setup token is received. Writing 1 clears this status bit
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>SETUPPKIF</td><td><div style="word-wrap: break-word;"><b>Setup Packet Interrupt
</b><br>
This bit must be cleared (by writing 1) before the next setup packet can be received
<br>
If the bit is not cleared, then the successive setup packets will be overwritten in the setup packet buffer.
<br>
0 = Not a Setup packet has been received from the host.
<br>
1 = A Setup packet has been received from the host.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[2]</td><td>OUTTKIF</td><td><div style="word-wrap: break-word;"><b>Out Token Interrupt
</b><br>
0 = The control-endpoint does not received an OUT token from the host.
<br>
1 = The control-endpoint receives an OUT token from the host.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[3]</td><td>INTKIF</td><td><div style="word-wrap: break-word;"><b>in Token Interrupt
</b><br>
0 = The control-endpoint does not received an IN token from the host.
<br>
1 = The control-endpoint receives an IN token from the host.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[4]</td><td>PINGIF</td><td><div style="word-wrap: break-word;"><b>Ping Token Interrupt
</b><br>
0 = The control-endpoint does not received a ping token from the host.
<br>
1 = The control-endpoint receives a ping token from the host.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[5]</td><td>TXPKIF</td><td><div style="word-wrap: break-word;"><b>Data Packet Transmitted Interrupt
</b><br>
0 = Not a data packet is successfully transmitted to the host in response to an IN-token and an ACK-token is received for the same.
<br>
1 = A data packet is successfully transmitted to the host in response to an IN-token and an ACK-token is received for the same.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[6]</td><td>RXPKIF</td><td><div style="word-wrap: break-word;"><b>Data Packet Received Interrupt
</b><br>
0 = Not a data packet is successfully received from the host for an OUT-token and an ACK is sent to the host.
<br>
1 = A data packet is successfully received from the host for an OUT-token and an ACK is sent to the host.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[7]</td><td>NAKIF</td><td><div style="word-wrap: break-word;"><b>NAK Sent Interrupt
</b><br>
0 = Not a NAK-token is sent in response to an IN/OUT token.
<br>
1 = A NAK-token is sent in response to an IN/OUT token.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[8]</td><td>STALLIF</td><td><div style="word-wrap: break-word;"><b>STALL Sent Interrupt
</b><br>
0 = Not a stall-token is sent in response to an IN/OUT token.
<br>
1 = A stall-token is sent in response to an IN/OUT token.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[9]</td><td>ERRIF</td><td><div style="word-wrap: break-word;"><b>USB Error Interrupt
</b><br>
0 = No error had occurred during the transaction.
<br>
1 = An error had occurred during the transaction.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[10]</td><td>STSDONEIF</td><td><div style="word-wrap: break-word;"><b>Status Completion Interrupt
</b><br>
0 = Not a USB transaction has completed successfully.
<br>
1 = The status stage of a USB transaction has completed successfully.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[11]</td><td>BUFFULLIF</td><td><div style="word-wrap: break-word;"><b>Buffer Full Interrupt
</b><br>
0 = The control-endpoint buffer is not full.
<br>
1 = The control-endpoint buffer is full.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[12]</td><td>BUFEMPTYIF</td><td><div style="word-wrap: break-word;"><b>Buffer Empty Interrupt
</b><br>
0 = The control-endpoint buffer is not empty.
<br>
1 = The control-endpoint buffer is empty.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01969">1969</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a9989bdf92d0c8ca06f36581db8bf7f9e" name="a9989bdf92d0c8ca06f36581db8bf7f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9989bdf92d0c8ca06f36581db8bf7f9e">&#9670;&nbsp;</a></span>CEPRXCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPRXCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] Control-Endpoint Out-transfer Data Count <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPRXCNT
</font><br><p> <font size="2">
Offset: 0x3C  Control-Endpoint Out-transfer Data Count
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>RXCNT</td><td><div style="word-wrap: break-word;"><b>Out-transfer Data Count
</b><br>
The USB device controller maintains the count of the data received in case of an out transfer, during the control transfer.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01971">1971</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a283f355d600d08378481e69c692370fe" name="a283f355d600d08378481e69c692370fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283f355d600d08378481e69c692370fe">&#9670;&nbsp;</a></span>CEPTXCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::CEPTXCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] Control-Endpoint In-transfer Data Count <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CEPTXCNT
</font><br><p> <font size="2">
Offset: 0x38  Control-Endpoint In-transfer Data Count
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>TXCNT</td><td><div style="word-wrap: break-word;"><b>In-transfer Data Count
</b><br>
There is no mode selection for the control endpoint (but it operates like manual mode).The local-CPU has to fill the control-endpoint buffer with the data to be sent for an in-token and to write the count of bytes in this register
<br>
When zero is written into this field, a zero length packet is sent to the host
<br>
When the count written in the register is more than the MPS, the data sent will be of only MPS.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01970">1970</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a705a2a39ed09a957cc4c3238b610adcc" name="a705a2a39ed09a957cc4c3238b610adcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705a2a39ed09a957cc4c3238b610adcc">&#9670;&nbsp;</a></span>DMAADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::DMAADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0700] AHB DMA Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMAADDR
</font><br><p> <font size="2">
Offset: 0x700  AHB DMA Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DMAADDR</td><td><div style="word-wrap: break-word;"><b>DMAADDR
</b><br>
The register specifies the address from which the DMA has to read / write
<br>
The address must WORD (32-bit) aligned.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01987">1987</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="aff0ca22116032e79d8053f8d88326331" name="aff0ca22116032e79d8053f8d88326331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff0ca22116032e79d8053f8d88326331">&#9670;&nbsp;</a></span>DMACNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::DMACNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] DMA Count Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMACNT
</font><br><p> <font size="2">
Offset: 0x60  DMA Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[19:0]</td><td>DMACNT</td><td><div style="word-wrap: break-word;"><b>DMA Transfer Count
</b><br>
The transfer count of the DMA operation to be performed is written to this register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01980">1980</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="affeb5fe685d59c6960afe85efc71d5f3" name="affeb5fe685d59c6960afe85efc71d5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affeb5fe685d59c6960afe85efc71d5f3">&#9670;&nbsp;</a></span>DMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::DMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] DMA Control Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DMACTL
</font><br><p> <font size="2">
Offset: 0x5C  DMA Control Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>EPNUM</td><td><div style="word-wrap: break-word;"><b>DMA Endpoint Address Bits
</b><br>
Used to define the Endpoint Address
<br>
</div></td></tr><tr><td>
[4]</td><td>DMARD</td><td><div style="word-wrap: break-word;"><b>DMA Operation
</b><br>
0 : The operation is a DMA write (read from USB buffer)
<br>
DMA will check endpoint data available count (USBD_EPxDATCNT) according to EPNM setting before to perform DMA write operation.
<br>
1 : The operation is a DMA read (write to USB buffer).
<br>
</div></td></tr><tr><td>
[5]</td><td>DMAEN</td><td><div style="word-wrap: break-word;"><b>DMA Enable Bit
</b><br>
0 : DMA function Disabled.
<br>
1 : DMA function Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>SGEN</td><td><div style="word-wrap: break-word;"><b>Scatter Gather Function Enable Bit
</b><br>
0 : Scatter gather function Disabled.
<br>
1 : Scatter gather function Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>DMARST</td><td><div style="word-wrap: break-word;"><b>Reset DMA State Machine
</b><br>
0 : No reset the DMA state machine.
<br>
1 : Reset the DMA state machine.
<br>
</div></td></tr><tr><td>
[8]</td><td>SVINEP</td><td><div style="word-wrap: break-word;"><b>Serve IN Endpoint
</b><br>
This bit is used to specify DMA serving endpoint-IN endpoint or OUT endpoint.
<br>
0: DMA serves OUT endpoint
<br>
1: DMA serves IN endpoint
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01979">1979</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a50e6943f799084888021ca45a9f6048d" name="a50e6943f799084888021ca45a9f6048d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e6943f799084888021ca45a9f6048d">&#9670;&nbsp;</a></span>EP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_h_s_u_s_b_d___e_p___t.html">HSUSBD_EP_T</a> HSUSBD_T::EP[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01982">1982</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a69d76bdc36f7d474a51ac26441e3b5e3" name="a69d76bdc36f7d474a51ac26441e3b5e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d76bdc36f7d474a51ac26441e3b5e3">&#9670;&nbsp;</a></span>FADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::FADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] USB Function Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FADDR
</font><br><p> <font size="2">
Offset: 0x20  USB Function Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:0]</td><td>FADDR</td><td><div style="word-wrap: break-word;"><b>USB Function Address
</b><br>
This field contains the current USB address of the device
<br>
This field is cleared when a root port reset is detected
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01957">1957</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="af7aee9e2cc257639d2ccf5abd7306b60" name="af7aee9e2cc257639d2ccf5abd7306b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7aee9e2cc257639d2ccf5abd7306b60">&#9670;&nbsp;</a></span>FRAMECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::FRAMECNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] USB Frame Count Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FRAMECNT
</font><br><p> <font size="2">
Offset: 0x1C  USB Frame Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>MFRAMECNT</td><td><div style="word-wrap: break-word;"><b>Micro-frame Counter
</b><br>
This field contains the micro-frame number for the frame number in the frame counter field.
<br>
</div></td></tr><tr><td>
[13:3]</td><td>FRAMECNT</td><td><div style="word-wrap: break-word;"><b>Frame Counter
</b><br>
This field contains the frame count from the most recent start-of-frame packet.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01956">1956</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="adad4da83b658fd2f69ba12f0f50b5ce6" name="adad4da83b658fd2f69ba12f0f50b5ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad4da83b658fd2f69ba12f0f50b5ce6">&#9670;&nbsp;</a></span>GINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::GINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Global Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GINTEN
</font><br><p> <font size="2">
Offset: 0x08  Global Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>USBIEN</td><td><div style="word-wrap: break-word;"><b>USB Interrupt Enable Bit
</b><br>
When set, this bit enables a local interrupt to be generated when a USB event occurs on the bus.
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>CEPIEN</td><td><div style="word-wrap: break-word;"><b>Control Endpoint Interrupt Enable Bit
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the control endpoint.
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>EPAIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint a
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint A.
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>EPBIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint B
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint B
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>EPCIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint C
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint C
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>EPDIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint D
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint D
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>EPEIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint E
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint E
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>EPFIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint F
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint F
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>EPGIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint G
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint G
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>EPHIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint H
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint H
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>EPIIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint I
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint I
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[11]</td><td>EPJIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint J
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint J
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>EPKIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint K
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint K
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>EPLIEN</td><td><div style="word-wrap: break-word;"><b>Interrupt Enable Control for Endpoint L
</b><br>
When set, this bit enables a local interrupt to be generated when an interrupt is pending for the endpoint L
<br>
0 = The related interrupt Disabled.
<br>
1 = The related interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01949">1949</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a525743cf28c7baf049b1baa145787c53" name="a525743cf28c7baf049b1baa145787c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a525743cf28c7baf049b1baa145787c53">&#9670;&nbsp;</a></span>GINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::GINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Global Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GINTSTS
</font><br><p> <font size="2">
Offset: 0x00  Global Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>USBIF</td><td><div style="word-wrap: break-word;"><b>USB Interrupt
</b><br>
This bit conveys the interrupt status for USB specific events endpoint
<br>
When set, USB interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[1]</td><td>CEPIF</td><td><div style="word-wrap: break-word;"><b>Control Endpoint Interrupt
</b><br>
This bit conveys the interrupt status for control endpoint
<br>
When set, Control-ep's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[2]</td><td>EPAIF</td><td><div style="word-wrap: break-word;"><b>Endpoint a Interrupt
</b><br>
When set, the corresponding Endpoint A's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[3]</td><td>EPBIF</td><td><div style="word-wrap: break-word;"><b>Endpoint B Interrupt
</b><br>
When set, the corresponding Endpoint B's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[4]</td><td>EPCIF</td><td><div style="word-wrap: break-word;"><b>Endpoint C Interrupt
</b><br>
When set, the corresponding Endpoint C's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[5]</td><td>EPDIF</td><td><div style="word-wrap: break-word;"><b>Endpoint D Interrupt
</b><br>
When set, the corresponding Endpoint D's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[6]</td><td>EPEIF</td><td><div style="word-wrap: break-word;"><b>Endpoint E Interrupt
</b><br>
When set, the corresponding Endpoint E's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[7]</td><td>EPFIF</td><td><div style="word-wrap: break-word;"><b>Endpoint F Interrupt
</b><br>
When set, the corresponding Endpoint F's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[8]</td><td>EPGIF</td><td><div style="word-wrap: break-word;"><b>Endpoint G Interrupt
</b><br>
When set, the corresponding Endpoint G's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[9]</td><td>EPHIF</td><td><div style="word-wrap: break-word;"><b>Endpoint H Interrupt
</b><br>
When set, the corresponding Endpoint H's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[10]</td><td>EPIIF</td><td><div style="word-wrap: break-word;"><b>Endpoint I Interrupt
</b><br>
When set, the corresponding Endpoint I's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[11]</td><td>EPJIF</td><td><div style="word-wrap: break-word;"><b>Endpoint J Interrupt
</b><br>
When set, the corresponding Endpoint J's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[12]</td><td>EPKIF</td><td><div style="word-wrap: break-word;"><b>Endpoint K Interrupt
</b><br>
When set, the corresponding Endpoint K's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr><tr><td>
[13]</td><td>EPLIF</td><td><div style="word-wrap: break-word;"><b>Endpoint L Interrupt
</b><br>
When set, the corresponding Endpoint L's interrupt status register should be read to determine the cause of the interrupt.
<br>
0 = No interrupt event occurred.
<br>
1 = The related interrupt event is occurred.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01945">1945</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a87df12b4e4ddbe9ea0bd42b7605666c6" name="a87df12b4e4ddbe9ea0bd42b7605666c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87df12b4e4ddbe9ea0bd42b7605666c6">&#9670;&nbsp;</a></span>OPER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::OPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] USB Operational Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">OPER
</font><br><p> <font size="2">
Offset: 0x18  USB Operational Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RESUMEEN</td><td><div style="word-wrap: break-word;"><b>Generate Resume
</b><br>
0 = No Resume sequence to be initiated to the host.
<br>
1 = A Resume sequence to be initiated to the host if device remote wakeup is enabled
<br>
This bit is self-clearing.
<br>
</div></td></tr><tr><td>
[1]</td><td>HISPDEN</td><td><div style="word-wrap: break-word;"><b>USB High-speed
</b><br>
0 = The USB device controller to suppress the chirp-sequence during reset protocol, thereby allowing the USB device controller to settle in full-speed, even though it is connected to a USB2.0 Host.
<br>
1 = The USB device controller to initiate a chirp-sequence during reset protocol.
<br>
</div></td></tr><tr><td>
[2]</td><td>CURSPD</td><td><div style="word-wrap: break-word;"><b>USB Current Speed
</b><br>
0 = The device has settled in Full Speed.
<br>
1 = The USB device controller has settled in High-speed.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01955">1955</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="aefd72fa54b7ce291ede0e8697fdedf1a" name="aefd72fa54b7ce291ede0e8697fdedf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefd72fa54b7ce291ede0e8697fdedf1a">&#9670;&nbsp;</a></span>PHYCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::PHYCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0704] USB PHY Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PHYCTL
</font><br><p> <font size="2">
Offset: 0x704  USB PHY Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[8]</td><td>DPPUEN</td><td><div style="word-wrap: break-word;"><b>DP Pull-up
</b><br>
0 = Pull-up resistor on D+ Disabled.
<br>
1 = Pull-up resistor on D+ Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>PHYEN</td><td><div style="word-wrap: break-word;"><b>PHY Suspend Enable Bit
</b><br>
0 = The USB PHY is suspend.
<br>
1 = The USB PHY is not suspend.
<br>
</div></td></tr><tr><td>
[24]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Wake-up Enable Bit
</b><br>
0 = The wake-up function Disabled.
<br>
1 = The wake-up function Enabled.
<br>
</div></td></tr><tr><td>
[31]</td><td>VBUSDET</td><td><div style="word-wrap: break-word;"><b>VBUS Status
</b><br>
0 = The VBUS is not detected yet.
<br>
1 = The VBUS is detected.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01988">1988</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a25098b702f55633ec7d09f2bf535eec3" name="a25098b702f55633ec7d09f2bf535eec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25098b702f55633ec7d09f2bf535eec3">&#9670;&nbsp;</a></span>SETUP1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::SETUP1_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] Setup1 &amp; Setup0 bytes <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SETUP1_0
</font><br><p> <font size="2">
Offset: 0x44  Setup1 & Setup0 bytes
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>SETUP0</td><td><div style="word-wrap: break-word;"><b>Setup Byte 0[7:0]
</b><br>
This register provides byte 0 of the last setup packet received
<br>
For a Standard Device Request, the following bmRequestType information is returned.
<br>
Bit 7(Direction):
<br>
 0: Host to device
<br>
 1: Device to host
<br>
Bit 6-5 (Type):
<br>
 00: Standard
<br>
 01: Class
<br>
 10: Vendor
<br>
 11: Reserved
<br>
Bit 4-0 (Recipient)
<br>
 00000: Device
<br>
 00001: Interface
<br>
 00010: Endpoint
<br>
 00011: Other
<br>
 Others: Reserved
<br>
</div></td></tr><tr><td>
[15:8]</td><td>SETUP1</td><td><div style="word-wrap: break-word;"><b>Setup Byte 1[15:8]
</b><br>
This register provides byte 1 of the last setup packet received
<br>
For a Standard Device Request, the following bRequest Code information is returned.
<br>
00000000 = Get Status.
<br>
00000001 = Clear Feature.
<br>
00000010 = Reserved.
<br>
00000011 = Set Feature.
<br>
00000100 = Reserved.
<br>
00000101 = Set Address.
<br>
00000110 = Get Descriptor.
<br>
00000111 = Set Descriptor.
<br>
00001000 = Get Configuration.
<br>
00001001 = Set Configuration.
<br>
00001010 = Get Interface.
<br>
00001011 = Set Interface.
<br>
00001100 = Sync Frame.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01973">1973</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a488f6935f2250e0129d9e956400e2860" name="a488f6935f2250e0129d9e956400e2860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488f6935f2250e0129d9e956400e2860">&#9670;&nbsp;</a></span>SETUP3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::SETUP3_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0048] Setup3 &amp; Setup2 Bytes <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SETUP3_2
</font><br><p> <font size="2">
Offset: 0x48  Setup3 & Setup2 Bytes
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>SETUP2</td><td><div style="word-wrap: break-word;"><b>Setup Byte 2 [7:0]
</b><br>
This register provides byte 2 of the last setup packet received
<br>
For a Standard Device Request, the least significant byte of the wValue field is returned
<br>
</div></td></tr><tr><td>
[15:8]</td><td>SETUP3</td><td><div style="word-wrap: break-word;"><b>Setup Byte 3 [15:8]
</b><br>
This register provides byte 3 of the last setup packet received
<br>
For a Standard Device Request, the most significant byte of the wValue field is returned.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01974">1974</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a988f97ef7db8aafb97093b73e6a2f098" name="a988f97ef7db8aafb97093b73e6a2f098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988f97ef7db8aafb97093b73e6a2f098">&#9670;&nbsp;</a></span>SETUP5_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::SETUP5_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] Setup5 &amp; Setup4 Bytes <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SETUP5_4
</font><br><p> <font size="2">
Offset: 0x4C  Setup5 & Setup4 Bytes
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>SETUP4</td><td><div style="word-wrap: break-word;"><b>Setup Byte 4[7:0]
</b><br>
This register provides byte 4 of the last setup packet received
<br>
For a Standard Device Request, the least significant byte of the wIndex is returned.
<br>
</div></td></tr><tr><td>
[15:8]</td><td>SETUP5</td><td><div style="word-wrap: break-word;"><b>Setup Byte 5[15:8]
</b><br>
This register provides byte 5 of the last setup packet received
<br>
For a Standard Device Request, the most significant byte of the wIndex field is returned.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01975">1975</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a543d8c30425f14e8bd3eee1fb9a9c89a" name="a543d8c30425f14e8bd3eee1fb9a9c89a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543d8c30425f14e8bd3eee1fb9a9c89a">&#9670;&nbsp;</a></span>SETUP7_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::SETUP7_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] Setup7 &amp; Setup6 Bytes <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SETUP7_6
</font><br><p> <font size="2">
Offset: 0x50  Setup7 & Setup6 Bytes
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>SETUP6</td><td><div style="word-wrap: break-word;"><b>Setup Byte 6[7:0]
</b><br>
This register provides byte 6 of the last setup packet received
<br>
For a Standard Device Request, the least significant byte of the wLength field is returned.
<br>
</div></td></tr><tr><td>
[15:8]</td><td>SETUP7</td><td><div style="word-wrap: break-word;"><b>Setup Byte 7[15:8]
</b><br>
This register provides byte 7 of the last setup packet received
<br>
For a Standard Device Request, the most significant byte of the wLength field is returned.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01976">1976</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<a id="a6d6d3503ed5ae233f310fcd7b9f2dde8" name="a6d6d3503ed5ae233f310fcd7b9f2dde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6d3503ed5ae233f310fcd7b9f2dde8">&#9670;&nbsp;</a></span>TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HSUSBD_T::TEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] USB Test Mode Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TEST
</font><br><p> <font size="2">
Offset: 0x24  USB Test Mode Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>TESTMODE</td><td><div style="word-wrap: break-word;"><b>Test Mode Selection
</b><br>
000 = Normal Operation.
<br>
001 = Test_J.
<br>
010 = Test_K.
<br>
011 = Test_SE0_NAK.
<br>
100 = Test_Packet.
<br>
101 = Test_Force_Enable.
<br>
110 = Reserved.
<br>
111 = Reserved.
<br>
Note: This field is cleared when root port reset is detected.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="hsusbd__reg_8h_source.html#l01958">1958</a> of file <a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Project/M4/M480/temp/bsp/Library/Device/Nuvoton/M480/Include/<a class="el" href="hsusbd__reg_8h_source.html">hsusbd_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 14 2024 12:22:09 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
