# Designing of schematic & layout of CMOS inverter,NAND & NOR using 180nm technology in cadence virtuoso
## Simulated their DC operation &amp; transient operation also simulated for propagation delay ,Rise time &amp; fall time –Successfully run the DRC and LVS check.
## Abstract 
##CMOS_INVERTER schematic
![Screenshot (1418)](https://user-images.githubusercontent.com/115482179/232048706-474af7b5-7d00-4168-9302-356bdff7dedc.png)
##CMOS_INVERTER Result

##CMOS_INVERTER Layout
![Screenshot (1426)](https://user-images.githubusercontent.com/115482179/232052678-481b45ce-4835-43b1-a23b-419e43c8fbfa.png)


##CMOS_NAND schematic
![Screenshot (1423)](https://user-images.githubusercontent.com/115482179/232050777-c1e65a09-1acd-49af-8d74-60f242e23ac1.png)
##CMOS NAND Transient Result
![Screenshot (1419)](https://user-images.githubusercontent.com/115482179/232051124-f46bc792-bc89-4c1b-8fa0-5ce1633a87ad.png)
##CMOS_NAND Layout
![Screenshot (1420)](https://user-images.githubusercontent.com/115482179/232050084-3dd331e0-5901-4590-8ec8-859cc22e8273.png)
##CMOS_NAND Transient analysis
![Uploading Screenshot (1419).png…]()


##CMOS_NOR schematic
![Screenshot (1425)](https://user-images.githubusercontent.com/115482179/232052311-065ef914-592e-4df3-82c0-1c4b6ce4c06a.png)
##CMOS Transient Result

##CMOS NOR LAYOUT
![Screenshot (1424)](https://user-images.githubusercontent.com/115482179/232052106-d836b00f-3c33-43e2-86e2-a7f5e30224c4.png)

