use pg2l_defs,pg2l100h_defs;

package pg2l100h_funcs_connect_wl_bl
{

/********************************************************************************
********************************************************************************/
function connect_srb_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sx,sy;
    sy = (rx * NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    if(rx==0)
    {
      connect
        (   
          <pin ADDR of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[801:776] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[801:776] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1153:1128] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1153:1128] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1289:1264] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1289:1264] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1389:1364] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1389:1364] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1525:1500] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1525:1500] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1625:1600] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1625:1600] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [53*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1761:1736] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1761:1736] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2005:1980] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2005:1980] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else if(rx==3)
    {
      connect
        (   
          <pin ADDR of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[801:776] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[801:776] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1153:1128] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1153:1128] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1289:1264] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1289:1264] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1389:1364] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1389:1364] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1525:1500] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1525:1500] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1625:1600] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1625:1600] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,



          <pin ADDR of <device SRB_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2005:1980] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2005:1980] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );

      if(ty>mid_tile)
      {
        connect
          (
          <pin ADDR of <device SRB_TILE @ [53*NUM_GRID_X,sy]>>   => <wire *addr_u[1761:1736] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
          );
      }
      else
      {
        connect
          (
            <pin ADDR of <device SRB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_d[1725:1700] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin ADDR of <device SRB_TILE @ [55*NUM_GRID_X,sy]>>   => <wire *addr_d[1825:1800] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

          );
      }

    }
    else
    {
      connect
        (   
          <pin ADDR of <device SRB_TILE @ [2*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [6*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                  : <wire *addr_u[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [11*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [25*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[441:416] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[441:416] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [35*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[793:768] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[793:768] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR of <device SRB_TILE @ [39*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[929:904] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[929:904] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [42*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1029:1004] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1029:1004] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [46*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1165:1140] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1165:1140] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [49*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1265:1240] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1265:1240] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [53*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1401:1376] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1401:1376] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device SRB_TILE @ [60*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1645:1620] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1645:1620] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
 
    }

}//end of connect_srb_wl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    if((rx==0)||(rx==3))
    {
      connect
        (   
          <pin ADDR_UP[9:8] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_u[1:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[9:8] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_d[1:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP[7:0] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_u[35:28] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[7:0] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_d[35:28] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_UP of <device IOCK_TILE @ [NUM_GRID_X,sy]>>          => <wire *addr_u[71:62] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_DN of <device IOCK_TILE @ [NUM_GRID_X,sy]>>          => <wire *addr_d[71:62] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>   => <wire *addr_u[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>   => <wire *addr_d[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire *addr_u[61:36] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire *addr_d[61:36] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_u[107:98] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_d[107:98] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>   => <wire *addr_u[97:72] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>   => <wire *addr_d[97:72] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire *addr_u[133:108] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire *addr_d[133:108] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_u[143:134] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_d[143:134] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>    => <wire *addr_u[171:170] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>    => <wire *addr_d[171:170] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[2008] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[2008] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>   => <wire *addr_u[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>   => <wire *addr_d[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire *addr_u[197:172] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire *addr_d[197:172] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_u[207:198] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_d[207:198] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_u[243:234] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_d[243:234] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>   => <wire *addr_u[233:208] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>   => <wire *addr_d[233:208] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire *addr_u[269:244] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire *addr_d[269:244] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_u[279:270] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_d[279:270] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [10*NUM_GRID_X+3,sy]>>   => <wire *addr_u[315:306] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [10*NUM_GRID_X+3,sy]>>   => <wire *addr_d[315:306] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>   => <wire *addr_u[305:280] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>   => <wire *addr_d[305:280] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>  => <wire *addr_u[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>  => <wire *addr_d[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL1_TILE @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_u[343:342] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_d[343:342] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_u[379:370] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_d[379:370] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>   => <wire *addr_u[369:344] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>   => <wire *addr_d[369:344] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>  => <wire *addr_u[405:380] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>  => <wire *addr_d[405:380] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [13*NUM_GRID_X+3,sy]>>    => <wire *addr_u[415:406] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [13*NUM_GRID_X+3,sy]>>    => <wire *addr_d[415:406] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [14*NUM_GRID_X+3,sy]>>    => <wire *addr_u[451:442] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [14*NUM_GRID_X+3,sy]>>    => <wire *addr_d[451:442] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [15*NUM_GRID_X,sy]>>   => <wire *addr_u[441:416] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [15*NUM_GRID_X,sy]>>   => <wire *addr_d[441:416] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [15*NUM_GRID_X,sy]>>  => <wire *addr_u[477:452] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [15*NUM_GRID_X,sy]>>  => <wire *addr_d[477:452] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [15*NUM_GRID_X+3,sy]>>    => <wire *addr_u[487:478] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [15*NUM_GRID_X+3,sy]>>    => <wire *addr_d[487:478] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [16*NUM_GRID_X+3,sy]>>    => <wire *addr_u[523:514] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [16*NUM_GRID_X+3,sy]>>    => <wire *addr_d[523:514] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>>   => <wire *addr_u[513:488] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>>   => <wire *addr_d[513:488] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>>  => <wire *addr_u[549:524] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [17*NUM_GRID_X,sy]>>  => <wire *addr_d[549:524] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [17*NUM_GRID_X+3,sy]>>    => <wire *addr_u[559:550] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [17*NUM_GRID_X+3,sy]>>    => <wire *addr_d[559:550] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [18*NUM_GRID_X+3,sy]>>    => <wire *addr_u[595:586] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [18*NUM_GRID_X+3,sy]>>    => <wire *addr_d[595:586] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>>   => <wire *addr_u[585:560] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>>   => <wire *addr_d[585:560] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>>  => <wire *addr_u[621:596] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [19*NUM_GRID_X,sy]>>  => <wire *addr_d[621:596] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [19*NUM_GRID_X+3,sy]>>    => <wire *addr_u[631:622] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [19*NUM_GRID_X+3,sy]>>    => <wire *addr_d[631:622] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [20*NUM_GRID_X+3,sy]>>    => <wire *addr_u[667:658] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [20*NUM_GRID_X+3,sy]>>    => <wire *addr_d[667:658] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>>   => <wire *addr_u[657:632] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>>   => <wire *addr_d[657:632] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>>  => <wire *addr_u[693:668] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [21*NUM_GRID_X,sy]>>  => <wire *addr_d[693:668] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [21*NUM_GRID_X+3,sy]>>    => <wire *addr_u[703:694] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [21*NUM_GRID_X+3,sy]>>    => <wire *addr_d[703:694] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [22*NUM_GRID_X+3,sy]>>    => <wire *addr_u[739:730] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [22*NUM_GRID_X+3,sy]>>    => <wire *addr_d[739:730] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>>   => <wire *addr_u[729:704] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>>   => <wire *addr_d[729:704] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>>  => <wire *addr_u[765:740] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [23*NUM_GRID_X,sy]>>  => <wire *addr_d[765:740] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [23*NUM_GRID_X+3,sy]>>    => <wire *addr_u[775:766] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [23*NUM_GRID_X+3,sy]>>    => <wire *addr_d[775:766] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL1_TILE @ [25*NUM_GRID_X+3,sy]>>    => <wire *addr_u[803:802] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [25*NUM_GRID_X+3,sy]>>    => <wire *addr_d[803:802] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>   => <wire *addr_u[801:776] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>   => <wire *addr_d[801:776] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>  => <wire *addr_u[829:804] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>  => <wire *addr_d[829:804] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_u[839:830] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_d[839:830] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [27*NUM_GRID_X+3,sy]>>    => <wire *addr_u[875:866] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [27*NUM_GRID_X+3,sy]>>    => <wire *addr_d[875:866] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>   => <wire *addr_u[865:840] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>   => <wire *addr_d[865:840] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>  => <wire *addr_u[901:876] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>  => <wire *addr_d[901:876] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_u[911:902] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_d[911:902] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_u[947:938] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_d[947:938] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>   => <wire *addr_u[937:912] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>   => <wire *addr_d[937:912] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>  => <wire *addr_u[973:948] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>  => <wire *addr_d[973:948] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_u[983:974] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_d[983:974] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1019:1010] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1019:1010] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>   => <wire *addr_u[1009:984] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>   => <wire *addr_d[1009:984] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>  => <wire *addr_u[1045:1020] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>  => <wire *addr_d[1045:1020] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1055:1046] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1055:1046] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1091:1082] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1091:1082] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>   => <wire *addr_u[1081:1056] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>   => <wire *addr_d[1081:1056] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>  => <wire *addr_u[1117:1092] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>  => <wire *addr_d[1117:1092] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1127:1118] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1127:1118] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>   => <wire *addr_u[1153:1128] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>   => <wire *addr_d[1153:1128] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>  => <wire *addr_u[1181:1156] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>  => <wire *addr_d[1181:1156] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1191:1182] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1191:1182] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1227:1218] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1227:1218] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>   => <wire *addr_u[1217:1192] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>   => <wire *addr_d[1217:1192] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>  => <wire *addr_u[1253:1228] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>  => <wire *addr_d[1253:1228] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1263:1254] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1263:1254] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL1_TILE @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1291:1290] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1291:1290] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>   => <wire *addr_u[1289:1264] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>   => <wire *addr_d[1289:1264] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>  => <wire *addr_u[1317:1292] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>  => <wire *addr_d[1317:1292] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1327:1318] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1327:1318] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1363:1354] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1363:1354] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>   => <wire *addr_u[1353:1328] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>   => <wire *addr_d[1353:1328] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>  => <wire *addr_u[1389:1364] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>  => <wire *addr_d[1389:1364] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL3_TILE @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1391:1390] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1391:1390] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_UP of <device CRAMSL3_TILE @ [42*NUM_GRID_X+3,sy]>>     => <wire *addr_u[2009] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_DN of <device CRAMSL3_TILE @ [42*NUM_GRID_X+3,sy]>>     => <wire *addr_d[2009] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1427:1418] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1427:1418] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>   => <wire *addr_u[1417:1392] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>   => <wire *addr_d[1417:1392] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>  => <wire *addr_u[1453:1428] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>  => <wire *addr_d[1453:1428] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1463:1454] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1463:1454] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1499:1490] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1499:1490] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>   => <wire *addr_u[1489:1464] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>   => <wire *addr_d[1489:1464] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>  => <wire *addr_u[1525:1500] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>  => <wire *addr_d[1525:1500] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL1_TILE @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1527:1526] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1527:1526] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [47*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1563:1554] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [47*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1563:1554] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>   => <wire *addr_u[1553:1528] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>   => <wire *addr_d[1553:1528] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>  => <wire *addr_u[1589:1564] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>  => <wire *addr_d[1589:1564] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [48*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1599:1590] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [48*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1599:1590] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [49*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1627:1626] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [49*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1627:1626] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_UP of <device CRAMSL3_TILE @ [49*NUM_GRID_X+3,sy]>>     => <wire *addr_u[2010] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_DN of <device CRAMSL3_TILE @ [49*NUM_GRID_X+3,sy]>>     => <wire *addr_d[2010] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>   => <wire *addr_u[1625:1600] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>   => <wire *addr_d[1625:1600] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>  => <wire *addr_u[1653:1628] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>  => <wire *addr_d[1653:1628] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [50*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1663:1654] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [50*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1663:1654] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [51*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1699:1690] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [51*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1699:1690] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_u[1689:1664] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_d[1689:1664] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>  => <wire *addr_u[1725:1700] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>  => <wire *addr_d[1725:1700] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [52*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1735:1726] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [52*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1735:1726] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [53*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1763:1762] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [53*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1763:1762] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_UP of <device CRAMSL3_TILE @ [53*NUM_GRID_X+3,sy]>>     => <wire *addr_u[2011] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_DN of <device CRAMSL3_TILE @ [53*NUM_GRID_X+3,sy]>>     => <wire *addr_d[2011] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>   => <wire *addr_u[1761:1736] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>   => <wire *addr_d[1761:1736] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>  => <wire *addr_u[1789:1764] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>  => <wire *addr_d[1789:1764] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [54*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1799:1790] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [54*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1799:1790] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [55*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1835:1826] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [55*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1835:1826] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>   => <wire *addr_u[1825:1800] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>   => <wire *addr_d[1825:1800] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>  => <wire *addr_u[1861:1836] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>  => <wire *addr_d[1861:1836] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [56*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1871:1862] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [56*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1871:1862] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [57*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1907:1898] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [57*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1907:1898] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>   => <wire *addr_u[1897:1872] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>   => <wire *addr_d[1897:1872] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>  => <wire *addr_u[1933:1908] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>  => <wire *addr_d[1933:1908] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [58*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1943:1934] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [58*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1943:1934] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [59*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1979:1970] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [59*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1979:1970] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [59*NUM_GRID_X,sy]>>   => <wire *addr_u[1969:1944] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [59*NUM_GRID_X,sy]>>   => <wire *addr_d[1969:1944] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [59*NUM_GRID_X,sy]>>  => <wire *addr_u[2005:1980] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [59*NUM_GRID_X,sy]>>  => <wire *addr_d[2005:1980] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else
    {
      connect
        (   
          <pin ADDR_UP[9:8] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_u[1:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[9:8] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_d[1:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP[7:0] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_u[35:28] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[7:0] of <device IOCK_TILE @ [NUM_GRID_X,sy]>>      => <wire *addr_d[35:28] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_UP of <device IOCK_TILE @ [NUM_GRID_X,sy]>>          => <wire *addr_u[71:62] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_DN of <device IOCK_TILE @ [NUM_GRID_X,sy]>>          => <wire *addr_d[71:62] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>   => <wire *addr_u[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>   => <wire *addr_d[27:2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire *addr_u[61:36] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [3*NUM_GRID_X,sy]>>  => <wire *addr_d[61:36] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_u[107:98] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [4*NUM_GRID_X+3,sy]>>    => <wire *addr_d[107:98] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>   => <wire *addr_u[97:72] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>   => <wire *addr_d[97:72] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire *addr_u[133:108] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [5*NUM_GRID_X,sy]>>  => <wire *addr_d[133:108] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_u[143:134] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [5*NUM_GRID_X+3,sy]>>    => <wire *addr_d[143:134] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>    => <wire *addr_u[171:170] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>    => <wire *addr_d[171:170] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_UP of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_u[1656] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_DN of <device CRAMSL3_TILE @ [6*NUM_GRID_X+3,sy]>>     => <wire *addr_d[1656] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>   => <wire *addr_u[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>   => <wire *addr_d[169:144] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire *addr_u[197:172] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [7*NUM_GRID_X,sy]>>  => <wire *addr_d[197:172] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_u[207:198] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [7*NUM_GRID_X+3,sy]>>    => <wire *addr_d[207:198] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_u[243:234] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [8*NUM_GRID_X+3,sy]>>    => <wire *addr_d[243:234] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>   => <wire *addr_u[233:208] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>   => <wire *addr_d[233:208] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire *addr_u[269:244] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [9*NUM_GRID_X,sy]>>  => <wire *addr_d[269:244] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_u[279:270] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [9*NUM_GRID_X+3,sy]>>    => <wire *addr_d[279:270] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [10*NUM_GRID_X+3,sy]>>   => <wire *addr_u[315:306] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [10*NUM_GRID_X+3,sy]>>   => <wire *addr_d[315:306] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>   => <wire *addr_u[305:280] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>   => <wire *addr_d[305:280] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>  => <wire *addr_u[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [11*NUM_GRID_X,sy]>>  => <wire *addr_d[341:316] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL1_TILE @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_u[343:342] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [11*NUM_GRID_X+3,sy]>>    => <wire *addr_d[343:342] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_u[379:370] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [12*NUM_GRID_X+3,sy]>>    => <wire *addr_d[379:370] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
  
          <pin ADDR_U[25:0] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>   => <wire *addr_u[369:344] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>   => <wire *addr_d[369:344] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>  => <wire *addr_u[405:380] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [13*NUM_GRID_X,sy]>>  => <wire *addr_d[405:380] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [13*NUM_GRID_X+3,sy]>>    => <wire *addr_u[415:406] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [13*NUM_GRID_X+3,sy]>>    => <wire *addr_d[415:406] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>   => <wire *addr_u[441:416] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>   => <wire *addr_d[441:416] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>  => <wire *addr_u[469:444] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [26*NUM_GRID_X,sy]>>  => <wire *addr_d[469:444] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_u[479:470] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [26*NUM_GRID_X+3,sy]>>    => <wire *addr_d[479:470] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [27*NUM_GRID_X+3,sy]>>    => <wire *addr_u[515:506] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [27*NUM_GRID_X+3,sy]>>    => <wire *addr_d[515:506] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>   => <wire *addr_u[505:480] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>   => <wire *addr_d[505:480] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>  => <wire *addr_u[541:516] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [28*NUM_GRID_X,sy]>>  => <wire *addr_d[541:516] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_u[551:542] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [28*NUM_GRID_X+3,sy]>>    => <wire *addr_d[551:542] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_u[587:578] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [29*NUM_GRID_X+3,sy]>>    => <wire *addr_d[587:578] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>   => <wire *addr_u[577:552] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>   => <wire *addr_d[577:552] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>  => <wire *addr_u[613:588] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [30*NUM_GRID_X,sy]>>  => <wire *addr_d[613:588] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_u[623:614] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [30*NUM_GRID_X+3,sy]>>    => <wire *addr_d[623:614] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_u[659:650] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [31*NUM_GRID_X+3,sy]>>    => <wire *addr_d[659:650] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>   => <wire *addr_u[649:624] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>   => <wire *addr_d[649:624] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>  => <wire *addr_u[685:660] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [32*NUM_GRID_X,sy]>>  => <wire *addr_d[685:660] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_u[695:686] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [32*NUM_GRID_X+3,sy]>>    => <wire *addr_d[695:686] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_u[731:722] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [33*NUM_GRID_X+3,sy]>>    => <wire *addr_d[731:722] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>   => <wire *addr_u[721:696] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>   => <wire *addr_d[721:696] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>  => <wire *addr_u[757:732] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [34*NUM_GRID_X,sy]>>  => <wire *addr_d[757:732] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_u[767:758] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [34*NUM_GRID_X+3,sy]>>    => <wire *addr_d[767:758] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>   => <wire *addr_u[793:768] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>   => <wire *addr_d[793:768] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>  => <wire *addr_u[821:796] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [36*NUM_GRID_X,sy]>>  => <wire *addr_d[821:796] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_u[831:822] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [36*NUM_GRID_X+3,sy]>>    => <wire *addr_d[831:822] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_u[867:858] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [37*NUM_GRID_X+3,sy]>>    => <wire *addr_d[867:858] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>   => <wire *addr_u[857:832] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>   => <wire *addr_d[857:832] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>  => <wire *addr_u[893:868] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [38*NUM_GRID_X,sy]>>  => <wire *addr_d[893:868] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_u[903:894] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [38*NUM_GRID_X+3,sy]>>    => <wire *addr_d[903:894] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL1_TILE @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_u[931:930] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [39*NUM_GRID_X+3,sy]>>    => <wire *addr_d[931:930] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>   => <wire *addr_u[929:904] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>   => <wire *addr_d[929:904] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>  => <wire *addr_u[957:932] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [40*NUM_GRID_X,sy]>>  => <wire *addr_d[957:932] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_u[967:958] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [40*NUM_GRID_X+3,sy]>>    => <wire *addr_d[967:958] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1003:994] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [41*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1003:994] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>   => <wire *addr_u[993:968] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>   => <wire *addr_d[993:968] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>  => <wire *addr_u[1029:1004] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [42*NUM_GRID_X,sy]>>  => <wire *addr_d[1029:1004] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL3_TILE @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1031:1030] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [42*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1031:1030] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_UP of <device CRAMSL3_TILE @ [42*NUM_GRID_X+3,sy]>>     => <wire *addr_u[1657] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_DN of <device CRAMSL3_TILE @ [42*NUM_GRID_X+3,sy]>>     => <wire *addr_d[1657] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1067:1058] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [43*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1067:1058] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>   => <wire *addr_u[1057:1032] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>   => <wire *addr_d[1057:1032] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>  => <wire *addr_u[1093:1068] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [44*NUM_GRID_X,sy]>>  => <wire *addr_d[1093:1068] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1103:1094] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [44*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1103:1094] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1139:1130] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [45*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1139:1130] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>   => <wire *addr_u[1129:1104] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>   => <wire *addr_d[1129:1104] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>  => <wire *addr_u[1165:1140] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [46*NUM_GRID_X,sy]>>  => <wire *addr_d[1165:1140] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL1_TILE @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1167:1166] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL1_TILE @ [46*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1167:1166] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [47*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1203:1194] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [47*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1203:1194] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>   => <wire *addr_u[1193:1168] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>   => <wire *addr_d[1193:1168] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>  => <wire *addr_u[1229:1204] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [48*NUM_GRID_X,sy]>>  => <wire *addr_d[1229:1204] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [48*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1239:1230] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [48*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1239:1230] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [49*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1267:1266] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [49*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1267:1266] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_UP of <device CRAMSL3_TILE @ [49*NUM_GRID_X+3,sy]>>     => <wire *addr_u[1658] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_DN of <device CRAMSL3_TILE @ [49*NUM_GRID_X+3,sy]>>     => <wire *addr_d[1658] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,


          <pin ADDR_U[25:0] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>   => <wire *addr_u[1265:1240] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>   => <wire *addr_d[1265:1240] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>  => <wire *addr_u[1293:1268] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [50*NUM_GRID_X,sy]>>  => <wire *addr_d[1293:1268] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [50*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1303:1294] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [50*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1303:1294] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [51*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1339:1330] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [51*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1339:1330] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_u[1329:1304] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>   => <wire *addr_d[1329:1304] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>  => <wire *addr_u[1365:1340] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [52*NUM_GRID_X,sy]>>  => <wire *addr_d[1365:1340] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [52*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1375:1366] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [52*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1375:1366] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL3_TILE @ [53*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1403:1402] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL3_TILE @ [53*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1403:1402] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_UP of <device CRAMSL3_TILE @ [53*NUM_GRID_X+3,sy]>>     => <wire *addr_u[1659] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL_DN of <device CRAMSL3_TILE @ [53*NUM_GRID_X+3,sy]>>     => <wire *addr_d[1659] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,


          <pin ADDR_U[25:0] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>   => <wire *addr_u[1401:1376] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>   => <wire *addr_d[1401:1376] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>  => <wire *addr_u[1429:1404] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [54*NUM_GRID_X,sy]>>  => <wire *addr_d[1429:1404] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [54*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1439:1430] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [54*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1439:1430] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [55*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1475:1466] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [55*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1475:1466] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>   => <wire *addr_u[1465:1440] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>   => <wire *addr_d[1465:1440] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>  => <wire *addr_u[1501:1476] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [56*NUM_GRID_X,sy]>>  => <wire *addr_d[1501:1476] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [56*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1511:1502] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [56*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1511:1502] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device CRAMSL0_TILE @ [57*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1547:1538] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [57*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1547:1538] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>   => <wire *addr_u[1537:1512] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>   => <wire *addr_d[1537:1512] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>  => <wire *addr_u[1573:1548] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [58*NUM_GRID_X,sy]>>  => <wire *addr_d[1573:1548] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device CRAMSL0_TILE @ [58*NUM_GRID_X+3,sy]>>    => <wire *addr_u[1583:1574] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device CRAMSL0_TILE @ [58*NUM_GRID_X+3,sy]>>    => <wire *addr_d[1583:1574] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_U[25:0] of <device CKEB_TILE @ [59*NUM_GRID_X,sy]>>   => <wire *addr_u[1609:1584] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[25:0] of <device CKEB_TILE @ [59*NUM_GRID_X,sy]>>   => <wire *addr_d[1609:1584] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_U[51:26] of <device CKEB_TILE @ [59*NUM_GRID_X,sy]>>  => <wire *addr_u[1645:1620] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_D[51:26] of <device CKEB_TILE @ [59*NUM_GRID_X,sy]>>  => <wire *addr_d[1645:1620] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR0_UP of <device IOCK_TILE @ [60*NUM_GRID_X,sy]>>       => <wire *addr_u[1619:1610] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_DN of <device IOCK_TILE @ [60*NUM_GRID_X,sy]>>       => <wire *addr_d[1619:1610] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_UP of <device IOCK_TILE @ [60*NUM_GRID_X,sy]>>        => <wire *addr_u[1655:1646] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device IOCK_TILE @ [60*NUM_GRID_X,sy]>>        => <wire *addr_d[1655:1646] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
    }

}//end of connect_ckeb_wl_input
/********************************************************************************
********************************************************************************/
function connect_clms_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string read0_u = (rx==0) ? "READ2T0_UP_R3" : (rx==1) ? "READ2T0_UP_R2" : (rx==2) ? "READ2T0_UP_R1" : "READ2T0_UP_R0";
    string read0_d = (rx==0) ? "READ2T0_DN_R3" : (rx==1) ? "READ2T0_DN_R2" : (rx==2) ? "READ2T0_DN_R1" : "READ2T0_DN_R0";
    string read1_u = (rx==0) ? "READ2T1_UP_R3" : (rx==1) ? "READ2T1_UP_R2" : (rx==2) ? "READ2T1_UP_R1" : "READ2T1_UP_R0";
    string read1_d = (rx==0) ? "READ2T1_DN_R3" : (rx==1) ? "READ2T1_DN_R2" : (rx==2) ? "READ2T1_DN_R1" : "READ2T1_DN_R0";
    string maskn_d = (rx==0) ? "MASK_N_DN_R3" : (rx==1) ? "MASK_N_DN_R2" : (rx==2) ? "MASK_N_DN_R1" : "MASK_N_DN_R0";
    string maskn_u = (rx==0) ? "MASK_N_UP_R3" : (rx==1) ? "MASK_N_UP_R2" : (rx==2) ? "MASK_N_UP_R1" : "MASK_N_UP_R0";

    if((rx==0)||(rx==3))
    {
      connect
        (   
          <pin ADDR of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[107:72] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[107:72] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[143:108] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[143:108] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[207:172] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[207:172] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[243:208] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[243:208] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[315:280] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[315:280] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[379:344] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[379:344] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[451:416] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[451:416] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[487:452] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[487:452] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[523:488] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[523:488] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[559:524] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[559:524] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[667:632] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[667:632] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[739:704] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[739:704] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[839:804] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[839:804] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [28*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[911:876] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[911:876] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [30*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[983:948] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[983:948] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1019:984] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1019:984] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1091:1056] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1091:1056] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1127:1092] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1127:1092] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1227:1192] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1227:1192] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [40*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1327:1292] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1327:1292] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1463:1428] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1463:1428] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1563:1528] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1563:1528] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [48*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1599:1564] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1599:1564] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1699:1664] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1699:1664] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1871:1836] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1871:1836] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [57*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1907:1872] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1907:1872] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1943:1908] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1943:1908] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[0] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [28*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [30*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [40*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [48*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[22] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[22] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[23] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[23] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[25] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[25] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [57*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[26] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[26] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[27] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[27] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[1] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [28*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [30*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [40*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [48*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[22] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[22] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[23] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[23] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[25] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[25] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [57*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[26] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[26] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[27] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[27] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MASK_N of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [14*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [15*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [16*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [17*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [20*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [22*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [28*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [30*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [40*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [48*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[22] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[22] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[23] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[23] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[25] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[25] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [57*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[26] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[26] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[27] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[27] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

      );

      if((rx==0)||((rx==3)&&(ty>mid_tile)))
      {
        connect
          (
            <pin ADDR of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1799:1764] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[1799:1764] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin READ[0] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[24] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                        : <wire *read0_u[24] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin READ[1] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[24] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                        : <wire *read1_u[24] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin MASK_N of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[24] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *maskn_u[24] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

          );
      }

    }
    else if((rx==1)||(rx==2))
    {
      connect
        (   
          <pin ADDR of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[107:72] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[107:72] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[143:108] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[143:108] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[207:172] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[207:172] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[243:208] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[243:208] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[315:280] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[315:280] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[379:344] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[379:344] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[479:444] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[479:444] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [28*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[551:516] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[551:516] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [30*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[623:588] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[623:588] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[659:624] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[659:624] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[731:696] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[731:696] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[767:732] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[767:732] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[867:832] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[867:832] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [40*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[967:932] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[967:932] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1103:1068] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1103:1068] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1203:1168] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1203:1168] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [48*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1239:1204] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1239:1204] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1339:1304] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1339:1304] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1439:1404] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1439:1404] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1511:1476] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1511:1476] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [57*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1547:1512] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1547:1512] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1583:1548] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1583:1548] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[0] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read0_d[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read0_u[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [28*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [30*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [40*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [48*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [57*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[0] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read0_d[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read0_u[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin READ[1] of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *read1_d[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *read1_u[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [28*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [30*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [40*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [48*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [57*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin READ[1] of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *read1_d[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *read1_u[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MASK_N of <device CLMS_TILE @ [4*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [5*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [7*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [8*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [10*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[4] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [12*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *maskn_d[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *maskn_u[5] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [26*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[6] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [28*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[7] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [30*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[8] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [31*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[9] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [33*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[10] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [34*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[11] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [37*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[12] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [40*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[13] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [44*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[14] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [47*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[15] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [48*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[16] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [51*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[17] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [54*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[18] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [56*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[19] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [57*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[20] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MASK_N of <device CLMS_TILE @ [58*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *maskn_d[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *maskn_u[21] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
    }

}//end of connect_clms_wl_input
/********************************************************************************
********************************************************************************/
function connect_clma_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    if((rx==0)||(rx==3))
    {
      connect
        (   
          <pin ADDR of <device CLMA_TILE @ [3*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[71:36] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[71:36] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[279:244] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[279:244] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[415:380] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[415:380] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [18*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[595:560] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[595:560] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [19*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[631:596] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[631:596] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [21*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[703:668] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[703:668] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [23*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[775:740] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[775:740] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [27*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[875:840] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[875:840] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [29*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[947:912] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[947:912] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [32*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1055:1020] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1055:1020] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [36*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1191:1156] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1191:1156] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [38*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1263:1228] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1263:1228] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [41*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1363:1328] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1363:1328] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [43*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1427:1392] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1427:1392] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [45*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1499:1464] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1499:1464] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [50*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1663:1628] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1663:1628] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [59*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1979:1944] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1979:1944] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
      if((rx==0)||((rx==3)&&(ty>mid_tile)))
      {
        connect
         (

            <pin ADDR of <device CLMA_TILE @ [52*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1735:1700] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[1735:1700] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin ADDR of <device CLMA_TILE @ [55*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1835:1800] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[1835:1800] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

          );
      }
    }
    else if((rx==1)||(rx==2))
    {
      connect
        (   
          <pin ADDR of <device CLMA_TILE @ [3*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[71:36] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[71:36] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [9*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[279:244] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[279:244] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [13*NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[415:380] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[415:380] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [27*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[515:480] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[515:480] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [29*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[587:552] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[587:552] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [32*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[695:660] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[695:660] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [36*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[831:796] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[831:796] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [38*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[903:868] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[903:868] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [41*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1003:968] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1003:968] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [43*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1067:1032] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1067:1032] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [45*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1139:1104] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1139:1104] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [50*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1303:1268] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1303:1268] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [52*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1375:1340] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1375:1340] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [55*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1475:1440] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1475:1440] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device CLMA_TILE @ [59*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1619:1584] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1619:1584] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
 

    }

}//end of connect_clma_wl_input
/********************************************************************************
********************************************************************************/
function connect_apm_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";


    if((rx==0)||(rx==3))
    {
      connect
        (   

          <pin ADDR of <device APM_TILE @ [11*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[343:342] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[343:342] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [39*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1291:1290] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1291:1290] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [46*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1527:1526] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1527:1526] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        ); 
    }
    else
    {
      connect
        (   
          <pin ADDR of <device APM_TILE @ [11*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[343:342] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[343:342] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [39*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[931:930] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[931:930] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device APM_TILE @ [46*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1167:1166] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1167:1166] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

        );
    }

}//end of connect_apm_wl_input
/********************************************************************************
********************************************************************************/
function connect_drm_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    string madf0_u = (rx==0) ? "FRAME_ADDR_OU0_R3" : (rx==1) ? "FRAME_ADDR_OU0_R2" : (rx==2) ? "FRAME_ADDR_OU0_R1" : "FRAME_ADDR_OU0_R0";
    string madf0_d = (rx==0) ? "FRAME_ADDR_OD0_R3" : (rx==1) ? "FRAME_ADDR_OD0_R2" : (rx==2) ? "FRAME_ADDR_OD0_R1" : "FRAME_ADDR_OD0_R0";
    string madf1_u = (rx==0) ? "FRAME_ADDR_OU1_R3" : (rx==1) ? "FRAME_ADDR_OU1_R2" : (rx==2) ? "FRAME_ADDR_OU1_R1" : "FRAME_ADDR_OU1_R0";
    string madf1_d = (rx==0) ? "FRAME_ADDR_OD1_R3" : (rx==1) ? "FRAME_ADDR_OD1_R2" : (rx==2) ? "FRAME_ADDR_OD1_R1" : "FRAME_ADDR_OD1_R0";
    string madf2_u = (rx==0) ? "FRAME_ADDR_OU2_R3" : (rx==1) ? "FRAME_ADDR_OU2_R2" : (rx==2) ? "FRAME_ADDR_OU2_R1" : "FRAME_ADDR_OU2_R0";
    string madf2_d = (rx==0) ? "FRAME_ADDR_OD2_R3" : (rx==1) ? "FRAME_ADDR_OD2_R2" : (rx==2) ? "FRAME_ADDR_OD2_R1" : "FRAME_ADDR_OD2_R0";
    string madf3_u = (rx==0) ? "FRAME_ADDR_OU3_R3" : (rx==1) ? "FRAME_ADDR_OU3_R2" : (rx==2) ? "FRAME_ADDR_OU3_R1" : "FRAME_ADDR_OU3_R0";
    string madf3_d = (rx==0) ? "FRAME_ADDR_OD3_R3" : (rx==1) ? "FRAME_ADDR_OD3_R2" : (rx==2) ? "FRAME_ADDR_OD3_R1" : "FRAME_ADDR_OD3_R0";
    string mce_u = (rx==0) ? "MCE_OU_R3" : (rx==1) ? "MCE_OU_R2" : (rx==2) ? "MCE_OU_R1" : "MCE_OU_R0";
    string mce_d = (rx==0) ? "MCE_OD_R3" : (rx==1) ? "MCE_OD_R2" : (rx==2) ? "MCE_OD_R1" : "MCE_OD_R0";
    string mwr_u = (rx==0) ? "MWR_OU_R3" : (rx==1) ? "MWR_OU_R2" : (rx==2) ? "MWR_OU_R1" : "MWR_OU_R0";
    string mwr_d = (rx==0) ? "MWR_OD_R3" : (rx==1) ? "MWR_OD_R2" : (rx==2) ? "MWR_OD_R1" : "MWR_OD_R0";
    string mclkb_u = (rx==0) ? "MCLKB_OU_R3" : (rx==1) ? "MCLKB_OU_R2" : (rx==2) ? "MCLKB_OU_R1" : "MCLKB_OU_R0";
    string mclkb_d = (rx==0) ? "MCLKB_OD_R3" : (rx==1) ? "MCLKB_OD_R2" : (rx==2) ? "MCLKB_OD_R1" : "MCLKB_OD_R0";



    if((rx==0)||(rx==3))
    {
      connect
        (   
          <pin ADDR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[171:170] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[171:170] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1391:1390] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1391:1390] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1627:1626] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1627:1626] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MADF of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf0_d[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *madf0_u[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf1_d[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf1_u[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf2_d[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf2_u[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MWL of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[2008] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2008] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2009] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2009] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2010] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[2010] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCE of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mce_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MWR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mwr_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCLKB of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mclkb_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

        ); 
    
      if(!((rx==3)&&(ty<mid_tile)))
      {
        connect
          (   
            <pin ADDR of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1763:1762] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *addr_u[1763:1762] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin MADF of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf3_d[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *madf3_u[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin MWL of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[2011] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *addr_u[2011] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin MCE of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mce_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin MWR of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mwr_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

            <pin MCLKB of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *mclkb_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
          );
      }
    }
    else
    {
      connect
        (   
          <pin ADDR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[171:170] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[171:170] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1031:1030] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1031:1030] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1267:1266] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1267:1266] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1403:1402] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[1403:1402] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MADF of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf0_d[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *madf0_u[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf1_d[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf1_u[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf2_d[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf2_u[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MADF of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *madf3_d[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *madf3_u[6:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MWL of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[1656] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1656] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1657] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1657] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1658] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1658] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWL of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1659] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *addr_u[1659] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin MCE of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mce_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCE of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mce_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mce_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,


          <pin MWR of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mwr_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MWR of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mwr_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                   : <wire *mwr_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,


          <pin MCLKB of <device DRM_TILE @ [6*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *mclkb_d[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [42*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[1] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [49*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[2] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin MCLKB of <device DRM_TILE @ [53*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *mclkb_d[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                     : <wire *mclkb_u[3] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        ); 

    }

}//end of connect_drm_wl_input
/********************************************************************************
********************************************************************************/
function connect_iol_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";


    if((rx==1)||(rx==2))
    {
      connect
        (   
          <pin ADDR of <device IOLHR_TILE @ [2*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[35:30] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *addr_u[35:30] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR of <device IOLHR_TILE @ [60*NUM_GRID_X+3,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1653:1648] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                      : <wire *addr_u[1653:1648] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

        );
    }
    else
    {
      connect
        (   
          <pin ADDR of <device IOLHR_TILE @ [2*NUM_GRID_X+3,sy]>> => (ty<=mid_tile) ? <wire *addr_d[35:30] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                    : <wire *addr_u[35:30] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

        );
    }

}//end of connect_iol_wl_input
/********************************************************************************
********************************************************************************/
function connect_cramsl2_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    connect
      (   
        <pin ADDR of <device CRAMSL2_TILE @ [25*NUM_GRID_X+3,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[803:802] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                                       : <wire *addr_u[803:802] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );

}//end of connect_iol_wl_input
/********************************************************************************
********************************************************************************/
function connect_uscm_wl_input
(
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    string addr1_u = (rx==0) ? "ADDR_UP_R2" : (rx==1) ? "ADDR_UP_R1" : (rx==2) ? "ADDR_UP_R0" : "ADDR_UP_R3";
    string addr1_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : (rx==2) ? "ADDR_DN_R0" : "ADDR_DN_R3";



    if(rx==1)
    {
      connect
        (   
          <pin ADDR0_UP of <device USCM_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr_u[795:794] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_DN of <device USCM_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr_d[795:794] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR1_UP of <device USCM_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr1_u[795:794] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR1_DN of <device USCM_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr1_d[795:794] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else
    {
      connect
        (   
          <pin ADDR0_UP of <device PREGMUXC_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr_u[1155:1154] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR0_DN of <device PREGMUXC_TILE @ [35*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1155:1154] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
    }

}//end of connect_uscm_wl_input
/********************************************************************************
********************************************************************************/
function connect_adc_wl_input
(
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";

    string adc = (rx==1) ? "CCS_TILE" : "ADC_TILE";

   connect
     (   
        <pin ADDR_UP of <device *adc @[14*NUM_GRID_X+3,sy]>>   => <wire *addr_u[443:442] of <device CRAM_CTRL_100H_TILE @[sx_wl,sy_wl]>>,
        <pin ADDR_DN of <device *adc @[14*NUM_GRID_X+3,sy]>>   => <wire *addr_d[443:442] of <device CRAM_CTRL_100H_TILE @[sx_wl,sy_wl]>>
     );

    string addr1_d = (rx==0) ? "ADDR_DN_R2" : (rx==1) ? "ADDR_DN_R1" : (rx==2) ? "ADDR_DN_R0" : "ADDR_DN_R3";
    if(rx==1)
    {
       connect
         (   
            <pin ADDR_DN1 of <device *adc @[14*NUM_GRID_X+3,sy]>>   => <wire *addr1_d[443:442] of <device CRAM_CTRL_100H_TILE @[sx_wl,sy_wl]>>
         );  
    }

}//end of connect_uscm_wl_input
/********************************************************************************
********************************************************************************/
function connect_pcie_wl_input
(
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";


   connect
     (   
        <pin ADDR of <device PCIE_TILE @ [52*NUM_GRID_X+3,sy]>>   => <wire *addr_d[1727:1726] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

        <pin FRAME_ADDR_BLINT of <device PCIE_TILE @ [52*NUM_GRID_X+3,sy]>>   => <wire FRAME_ADDR_BLINT of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
        <pin COLUMN_ADDR_BLINT of <device PCIE_TILE @ [52*NUM_GRID_X+3,sy]>>  => <wire COLUMN_ADDR_BLINT of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
        <pin READ of <device PCIE_TILE @ [52*NUM_GRID_X+3,sy]>>               => <wire READ_BLINT of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
      );

}//end of connect_uscm_wl_input
/********************************************************************************
********************************************************************************/
function connect_iob_wl_input
(
    unsigned int rx,
    unsigned int tx_wl,
    unsigned int ty_wl
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";


    if((rx==1)||(rx==2))
    {
      connect
        (   
          <pin ADDR_UP[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_u[1:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_d[1:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP[1:0] of <device IOBHR_TILE @ [62*NUM_GRID_X,sy]>>   => <wire *addr_u[1655:1654] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHR_TILE @ [62*NUM_GRID_X,sy]>>   => <wire *addr_d[1655:1654] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
        );
    }
    else
    {
      connect
        (   

          <pin ADDR_UP[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_u[1:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN[1:0] of <device IOBHR_TILE @ [0,sy]>>   => <wire *addr_d[1:0] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,

          <pin ADDR_UP of <device HSSTLP_TILE @ [60*NUM_GRID_X+3,sy]>>   => <wire *addr_u[2007:2006] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,
          <pin ADDR_DN of <device HSSTLP_TILE @ [60*NUM_GRID_X+3,sy]>>   => <wire *addr_d[2007:2006] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

        );
    }

}//end of connect_iob_wl_input
/********************************************************************************
********************************************************************************/
function connect_pll_wl_input
(
    unsigned int rx,
    unsigned int ty,
    unsigned int tx_wl,
    unsigned int ty_wl,
    string device_pll
)
{
    int sx_wl = tx_wl * NUM_GRID_X;
    int sy_wl = ty_wl * NUM_GRID_Y;

    int sy;
    sy = (rx*NUM_TILES_REGION + ty) * NUM_GRID_Y;
    int mid_tile = MID_TILE_REGION;
    string addr_u = (rx==0) ? "ADDR_UP_R3" : (rx==1) ? "ADDR_UP_R2" : (rx==2) ? "ADDR_UP_R1" : "ADDR_UP_R0";
    string addr_d = (rx==0) ? "ADDR_DN_R3" : (rx==1) ? "ADDR_DN_R2" : (rx==2) ? "ADDR_DN_R1" : "ADDR_DN_R0";
    string pll = device_pll;

    if((rx==1)||(rx==2))
    {
      connect
        (   
          <pin ADDR of <device *pll @ [NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[29:28] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                            : <wire *addr_u[29:28] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>,


          <pin ADDR of <device *pll @ [61*NUM_GRID_X,sy]>>  => (ty<=mid_tile) ? <wire *addr_d[1647:1646] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                              : <wire *addr_u[1647:1646] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

        );
    }
    else
    {
      connect
        (   
          <pin ADDR of <device *pll @ [NUM_GRID_X,sy]>>   => (ty<=mid_tile) ? <wire *addr_d[29:28] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>
                                                                            : <wire *addr_u[29:28] of <device CRAM_CTRL_100H_TILE @ [sx_wl,sy_wl]>>

        );
    }


}//end of connect_pll_wl_input

/********************************************************************************
********************************************************************************/
function connect_core_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,

    unsigned int loc_device,     //loc_device=0,bottom half region;loc_device=1,top half region
    string device_name
)
{
    string strVar = device_name;

    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = ((strVar=="IOLHR_TILE")||(strVar=="CRAMSL2_TILE")) ? tx * NUM_GRID_X + 3 : tx * NUM_GRID_X;
    sy = (loc_device==0) ? rx * NUM_TILES_REGION * NUM_GRID_Y : (rx*NUM_TILES_REGION+MID_TILE_REGION+1)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" 
                                        : "DATA_R_8_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" 
                                         : "DATAN_R_8_R3";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                        : "DATA_R_8_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" 
                                        : "DATA_R_8_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }

    if(loc_device==0)
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[63:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[63:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,

          <pin DATA of <device *strVar @ [sx,sy+NUM_GRID_Y]>>   => <wire *data[127:64] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+NUM_GRID_Y]>>  => <wire *datan[127:64] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>   => <wire *data[191:128] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>  => <wire *datan[191:128] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,    
  
          <pin DATA of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>   => <wire *data[255:192] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>  => <wire *datan[255:192] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>   => <wire *data[319:256] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>  => <wire *datan[319:256] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[383:320] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[383:320] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>   => <wire *data[447:384] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>  => <wire *datan[447:384] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>   => <wire *data[511:448] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>  => <wire *datan[511:448] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>   => <wire *data[575:512] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>  => <wire *datan[575:512] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
      
          <pin DATA of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>   => <wire *data[639:576] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>  => <wire *datan[639:576] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[703:640] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[703:640] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>   => <wire *data[767:704] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>  => <wire *datan[767:704] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>   => <wire *data[831:768] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>  => <wire *datan[831:768] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>   => <wire *data[895:832] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>  => <wire *datan[895:832] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>   => <wire *data[959:896] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>  => <wire *datan[959:896] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[1023:960] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[1023:960] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>   => <wire *data[1087:1024] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>  => <wire *datan[1087:1024] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>   => <wire *data[1151:1088] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>  => <wire *datan[1151:1088] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>   => <wire *data[1215:1152] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>  => <wire *datan[1215:1152] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>   => <wire *data[1279:1216] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>  => <wire *datan[1279:1216] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[1343:1280] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[1343:1280] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>   => <wire *data[1407:1344] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>  => <wire *datan[1407:1344] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>   => <wire *data[1471:1408] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>  => <wire *datan[1471:1408] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>   => <wire *data[1535:1472] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>  => <wire *datan[1535:1472] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>   => <wire *data[1599:1536] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>  => <wire *datan[1599:1536] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>> 
        );
    }
    else
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[1695:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[1695:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+NUM_GRID_Y]>>   => <wire *data[1759:1696] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+NUM_GRID_Y]>>  => <wire *datan[1759:1696] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>   => <wire *data[1823:1760] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+2*NUM_GRID_Y]>>  => <wire *datan[1823:1760] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>   => <wire *data[1887:1824] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+3*NUM_GRID_Y]>>  => <wire *datan[1887:1824] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>   => <wire *data[1951:1888] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+4*NUM_GRID_Y]>>  => <wire *datan[1951:1888] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[2015:1952] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[2015:1952] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>   => <wire *data[2079:2016] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+6*NUM_GRID_Y]>>  => <wire *datan[2079:2016] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>   => <wire *data[2143:2080] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+7*NUM_GRID_Y]>>  => <wire *datan[2143:2080] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>   => <wire *data[2207:2144] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+8*NUM_GRID_Y]>>  => <wire *datan[2207:2144] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>   => <wire *data[2271:2208] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+9*NUM_GRID_Y]>>  => <wire *datan[2271:2208] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[2335:2272] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[2335:2272] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>   => <wire *data[2399:2336] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+11*NUM_GRID_Y]>>  => <wire *datan[2399:2336] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>   => <wire *data[2463:2400] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+12*NUM_GRID_Y]>>  => <wire *datan[2463:2400] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>   => <wire *data[2527:2464] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+13*NUM_GRID_Y]>>  => <wire *datan[2527:2464] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>   => <wire *data[2591:2528] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+14*NUM_GRID_Y]>>  => <wire *datan[2591:2528] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[2655:2592] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[2655:2592] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>   => <wire *data[2719:2656] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+16*NUM_GRID_Y]>>  => <wire *datan[2719:2656] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>   => <wire *data[2783:2720] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+17*NUM_GRID_Y]>>  => <wire *datan[2783:2720] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>   => <wire *data[2847:2784] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+18*NUM_GRID_Y]>>  => <wire *datan[2847:2784] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>   => <wire *data[2911:2848] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+19*NUM_GRID_Y]>>  => <wire *datan[2911:2848] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[2975:2912] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[2975:2912] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>   => <wire *data[3039:2976] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+21*NUM_GRID_Y]>>  => <wire *datan[3039:2976] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>   => <wire *data[3103:3040] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+22*NUM_GRID_Y]>>  => <wire *datan[3103:3040] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>   => <wire *data[3167:3104] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+23*NUM_GRID_Y]>>  => <wire *datan[3167:3104] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>   => <wire *data[3231:3168] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+24*NUM_GRID_Y]>>  => <wire *datan[3231:3168] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
  
        );
    }

}//end of connect_srb_bl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,

    string device_name
)
{
    string strVar = device_name;
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = ((device_name=="CKEB_TILE")||(device_name=="CKEB2_TILE")) ? tx * NUM_GRID_X : tx * NUM_GRID_X + 3;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" 
                                        : "DATA_R_8_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" 
                                         : "DATAN_R_8_R3";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                        : "DATA_R_8_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" 
                                        : "DATA_R_8_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }

    connect
      (
        <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data[1631:1600] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan[1631:1600] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
      );

}//end of connect_ckeb_bl_input
/********************************************************************************
********************************************************************************/
function connect_wrenhan_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 2;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" 
                                        : "DATA_R_8_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" 
                                         : "DATAN_R_8_R3";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                        : "DATA_R_8_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" 
                                        : "DATA_R_8_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }

    string strVar = "CRAM_CTRL_WRENHAN_TILE";
    connect
      (
        <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
      );

}//end of connect_wrenhan_bl_input
/********************************************************************************
********************************************************************************/
function connect_wrenhan1_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 2;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" 
                                        : "DATA_R_8_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" 
                                         : "DATAN_R_8_R3";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                        : "DATA_R_8_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" 
                                        : "DATA_R_8_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }

    string strVar = "CRAM_CTRL_WRENHAN1_TILE";
    connect
      (
        <pin DATA of <device *strVar @[sx,sy]>>   => <wire *data[3231:1600] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *strVar @[sx,sy]>>  => <wire *datan[3231:1600] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
      );

}//end of connect_wrenhan_bl_input
/********************************************************************************
********************************************************************************/
function connect_ckeb_gs_input
(
    unsigned int rx,
    unsigned int l_tx_ckeb[],
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,

    unsigned int tx_ckeb2_l,
    unsigned int tx_ckeb2_r,
    unsigned int tx_iock_l,
    unsigned int tx_iock_r
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string grs_n,gwen,pu_n,por_n_1p8,prcfg_n,rst_n,glogen,por_n,gouten;

    int tx,tx_tmp;
    foreach tx( l_tx_ckeb )
    {
      sx = tx * NUM_GRID_X;
      string strVar = ((tx==tx_ckeb2_l)||(tx==tx_ckeb2_r)) ? "CKEB2_TILE" : ((tx==tx_iock_l)||(tx==tx_iock_r)) ? "IOCK_TILE" : "CKEB_TILE";
      if(rx==0)
      {
        grs_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "GRS_N_OL_R3[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GRS_N_OL_R3[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R3[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R3[3]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R3[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R3[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R3[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R3[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R3[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R3[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R3[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R3[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R3[7]" 
                                          : "GRS_N_OR_R3[8]";
  
        gwen = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GWEN_OL_R3[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GWEN_OL_R3[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R3[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R3[3]" :
                             (tx<tx_l4)   ? "GWEN_OL_R3[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R3[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R3[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R3[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R3[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R3[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R3[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R3[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R3[7]" 
                                          : "GWEN_OR_R3[8]";
  
        pu_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R3[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "PUP_REL_N_OL_R3[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R3[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R3[3]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R3[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R3[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R3[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R3[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R3[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R3[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R3[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R3[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R3[7]" 
                                          : "PUP_REL_N_OR_R3[8]";
  
        por_n_1p8 = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R3[0]" :
                    ((tx>=tx_l2)&&(tx<tx_l1))  ? "POR_N_1P8_OL_R3[1]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R3[2]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R3[3]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R3[4]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R3[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R3[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R3[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R3[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R3[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R3[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R3[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R3[7]" 
                                               : "POR_N_1P8_OR_R3[8]";
  
        prcfg_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R3[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "PRCFG_N_OL_R3[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R3[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R3[3]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R3[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R3[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R3[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R3[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R3[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R3[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R3[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R3[6]" :
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R3[7]" 
                                            : "PRCFG_N_OR_R3[8]";
  
        rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R3[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R3[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R3[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R3[3]" :
                             (tx<tx_l4)   ? "RST_N_OL_R3[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R3[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R3[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R3[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R3[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R3[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R3[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R3[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R3[7]" 
                                          : "RST_N_OR_R3[8]";

        gouten = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GOUTEN_OL_R3[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "GOUTEN_OL_R3[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R3[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R3[3]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R3[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R3[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R3[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R3[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R3[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R3[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R3[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R3[6]" :
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R3[7]" 
                                            : "GOUTEN_OR_R3[8]";
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R3[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "GLOGEN_OL_R3[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-1))) ? "GLOGEN_OL_R3[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-1))) ? "GLOGEN_OL_R3[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-1))) ? "GLOGEN_OL_R3[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R3[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R3[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R3[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R3[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R3[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R3[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R3[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R3[7]" 
                                                    : "GLOGEN_OR_R3[8]";
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R3[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "POR_N_OL_R3[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-1))) ? "POR_N_OL_R3[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-1))) ? "POR_N_OL_R3[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-1))) ? "POR_N_OL_R3[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R3[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R3[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R3[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R3[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R3[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R3[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R3[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R3[7]" 
                                                    : "POR_N_OR_R3[8]";
      }
      else if(rx==1)
      {
        grs_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "GRS_N_OL_R2[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R2[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R2[2]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R2[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R2[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R2[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R2[7]" 
                                          : "GRS_N_OR_R2[8]";
  
        gwen = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "GWEN_OL_R2[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R2[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R2[2]" :
                             (tx<tx_l4)   ? "GWEN_OL_R2[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R2[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R2[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R2[7]" 
                                          : "GWEN_OR_R2[8]";
  
        pu_n = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R2[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R2[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R2[2]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R2[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R2[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R2[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R2[7]" 
                                          : "PUP_REL_N_OR_R2[8]";
  
        por_n_1p8 = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R2[0]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R2[1]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R2[2]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R2[3]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R2[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R2[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R2[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R2[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R2[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R2[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R2[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R2[7]" 
                                               : "POR_N_1P8_OR_R2[8]";
  
        prcfg_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R2[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R2[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R2[2]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R2[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R2[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R2[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R2[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R2[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R2[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R2[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R2[6]" :
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R2[7]" 
                                            : "PRCFG_N_OR_R2[8]";
  
        rst_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "RST_N_OL_R2[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R2[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R2[2]" :
                             (tx<tx_l4)   ? "RST_N_OL_R2[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R2[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R2[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R2[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R2[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R2[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R2[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R2[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R2[7]" 
                                          : "RST_N_OR_R2[8]";

        gouten = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "GOUTEN_OL_R2[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R2[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R2[2]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R2[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R2[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R2[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R2[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R2[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R2[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R2[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R2[6]" :
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R2[7]" 
                                            : "GOUTEN_OR_R2[8]";
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R2[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R2[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R2[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R2[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R2[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R2[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R2[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R2[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R2[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R2[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R2[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R2[7]" 
                                                    : "GLOGEN_OR_R2[8]";
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R2[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R2[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R2[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R2[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R2[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R2[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R2[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R2[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R2[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R2[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R2[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R2[7]" 
                                                    : "POR_N_OR_R2[8]";
      }
      else if(rx==2)
      {
        grs_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "GRS_N_OL_R1[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R1[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R1[2]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R1[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R1[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R1[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R1[7]" 
                                          : "GRS_N_OR_R1[8]";
  
        gwen = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "GWEN_OL_R1[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R1[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R1[2]" :
                             (tx<tx_l4)   ? "GWEN_OL_R1[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R1[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R1[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R1[7]" 
                                          : "GWEN_OR_R1[8]";
  
        pu_n = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R1[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R1[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R1[2]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R1[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R1[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R1[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R1[7]" 
                                          : "PUP_REL_N_OR_R1[8]";
  
        por_n_1p8 = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R1[0]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R1[1]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R1[2]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R1[3]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R1[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R1[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R1[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R1[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R1[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R1[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R1[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R1[7]" 
                                               : "POR_N_1P8_OR_R1[8]";
  
        prcfg_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R1[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R1[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R1[2]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R1[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R1[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R1[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R1[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R1[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R1[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R1[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R1[6]" :
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R1[7]" 
                                            : "PRCFG_N_OR_R1[8]";
  
        rst_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "RST_N_OL_R1[0]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R1[1]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R1[2]" :
                             (tx<tx_l4)   ? "RST_N_OL_R1[3]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R1[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R1[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R1[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R1[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R1[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R1[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R1[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R1[7]" 
                                          : "RST_N_OR_R1[8]";

        gouten = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "GOUTEN_OL_R1[0]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R1[1]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R1[2]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R1[3]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R1[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R1[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R1[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R1[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R1[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R1[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R1[6]" :
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R1[7]" 
                                            : "GOUTEN_OR_R1[8]";
  
        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R1[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "GLOGEN_OL_R1[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "GLOGEN_OL_R1[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "GLOGEN_OL_R1[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R1[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R1[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R1[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R1[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R1[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R1[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R1[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R1[7]" 
                                                    : "GLOGEN_OR_R1[8]";
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R1[0]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-2))) ? "POR_N_OL_R1[1]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-2))) ? "POR_N_OL_R1[2]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-2))) ? "POR_N_OL_R1[3]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R1[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R1[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R1[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R1[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R1[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R1[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R1[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R1[7]" 
                                                    : "POR_N_OR_R1[8]";
  
      }
      else
      {
        grs_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "GRS_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GRS_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GRS_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GRS_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "GRS_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GRS_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GRS_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GRS_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GRS_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GRS_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GRS_N_OR_R0[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GRS_N_OR_R0[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GRS_N_OR_R0[7]" 
                                          : "GRS_N_OR_R0[8]";
  
        gwen = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GWEN_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "GWEN_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "GWEN_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "GWEN_OL_R0[3]" :
                             (tx<tx_l4)   ? "GWEN_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GWEN_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "GWEN_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "GWEN_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "GWEN_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "GWEN_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "GWEN_OR_R0[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "GWEN_OR_R0[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "GWEN_OR_R0[7]" 
                                          : "GWEN_OR_R0[8]";
  
        pu_n = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PUP_REL_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "PUP_REL_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "PUP_REL_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "PUP_REL_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "PUP_REL_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PUP_REL_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "PUP_REL_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "PUP_REL_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "PUP_REL_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "PUP_REL_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "PUP_REL_N_OR_R0[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "PUP_REL_N_OR_R0[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "PUP_REL_N_OR_R0[7]" 
                                          : "PUP_REL_N_OR_R0[8]";
  
        por_n_1p8 = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "POR_N_1P8_OL_R0[0]" :
                    ((tx>=tx_l2)&&(tx<tx_l1))  ? "POR_N_1P8_OL_R0[1]" :
                    ((tx>=tx_l3)&&(tx<tx_l2))  ? "POR_N_1P8_OL_R0[2]" :
                    ((tx>=tx_l4)&&(tx<tx_l3))  ? "POR_N_1P8_OL_R0[3]" :
                                  (tx<tx_l4)   ? "POR_N_1P8_OL_R0[4]" :
                    ((tx>=tx_bl)&&(tx<=tx_r1)) ? "POR_N_1P8_OR_R0[0]" :
                    ((tx>tx_r1)&&(tx<=tx_r2))  ? "POR_N_1P8_OR_R0[1]" :
                    ((tx>tx_r2)&&(tx<=tx_r3))  ? "POR_N_1P8_OR_R0[2]" :
                    ((tx>tx_r3)&&(tx<=tx_r4))  ? "POR_N_1P8_OR_R0[3]" :
                    ((tx>tx_r4)&&(tx<=tx_r5))  ? "POR_N_1P8_OR_R0[4]" :
                    ((tx>tx_r5)&&(tx<=tx_r6))  ? "POR_N_1P8_OR_R0[5]" :
                    ((tx>tx_r6)&&(tx<=tx_r7))  ? "POR_N_1P8_OR_R0[6]" :
                    ((tx>tx_r7)&&(tx<=tx_r8))  ? "POR_N_1P8_OR_R0[7]" 
                                               : "POR_N_1P8_OR_R0[8]";
  
        prcfg_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "PRCFG_N_OL_R0[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "PRCFG_N_OL_R0[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "PRCFG_N_OL_R0[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "PRCFG_N_OL_R0[3]" :
                               (tx<tx_l4)   ? "PRCFG_N_OL_R0[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PRCFG_N_OR_R0[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "PRCFG_N_OR_R0[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "PRCFG_N_OR_R0[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "PRCFG_N_OR_R0[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "PRCFG_N_OR_R0[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "PRCFG_N_OR_R0[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "PRCFG_N_OR_R0[6]" :
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "PRCFG_N_OR_R0[7]" 
                                            : "PRCFG_N_OR_R0[8]";
  
        rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R0[0]" :
               ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R0[1]" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R0[2]" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R0[3]" :
                             (tx<tx_l4)   ? "RST_N_OL_R0[4]" :
               ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R0[0]" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R0[1]" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R0[2]" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R0[3]" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R0[4]" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R0[5]" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R0[6]" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R0[7]" 
                                          : "RST_N_OR_R0[8]";

        gouten = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "GOUTEN_OL_R0[0]" :
                 ((tx>=tx_l2)&&(tx<tx_l1))  ? "GOUTEN_OL_R0[1]" :
                 ((tx>=tx_l3)&&(tx<tx_l2))  ? "GOUTEN_OL_R0[2]" :
                 ((tx>=tx_l4)&&(tx<tx_l3))  ? "GOUTEN_OL_R0[3]" :
                               (tx<tx_l4)   ? "GOUTEN_OL_R0[4]" :
                 ((tx>=tx_bl)&&(tx<=tx_r1)) ? "GOUTEN_OR_R0[0]" :
                 ((tx>tx_r1)&&(tx<=tx_r2))  ? "GOUTEN_OR_R0[1]" :
                 ((tx>tx_r2)&&(tx<=tx_r3))  ? "GOUTEN_OR_R0[2]" :
                 ((tx>tx_r3)&&(tx<=tx_r4))  ? "GOUTEN_OR_R0[3]" :
                 ((tx>tx_r4)&&(tx<=tx_r5))  ? "GOUTEN_OR_R0[4]" :
                 ((tx>tx_r5)&&(tx<=tx_r6))  ? "GOUTEN_OR_R0[5]" :
                 ((tx>tx_r6)&&(tx<=tx_r7))  ? "GOUTEN_OR_R0[6]" :
                 ((tx>tx_r7)&&(tx<=tx_r8))  ? "GOUTEN_OR_R0[7]" 
                                            : "GOUTEN_OR_R0[8]";

        glogen = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "GLOGEN_OL_R0[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "GLOGEN_OL_R0[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-1))) ? "GLOGEN_OL_R0[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-1))) ? "GLOGEN_OL_R0[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-1))) ? "GLOGEN_OL_R0[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "GLOGEN_OR_R0[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "GLOGEN_OR_R0[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "GLOGEN_OR_R0[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "GLOGEN_OR_R0[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "GLOGEN_OR_R0[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "GLOGEN_OR_R0[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "GLOGEN_OR_R0[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "GLOGEN_OR_R0[7]" 
                                                    : "GLOGEN_OR_R0[8]";
  
        por_n  = ((tx==(tx_bl-1))||(tx==(tx_bl-2))) ? "POR_N_OL_R0[0]" :
                 ((tx==(tx_l1-1))||(tx==(tx_l1-2))) ? "POR_N_OL_R0[1]" :
                 ((tx==(tx_l2-1))||(tx==(tx_l2-1))) ? "POR_N_OL_R0[2]" :
                 ((tx==(tx_l3-1))||(tx==(tx_l3-1))) ? "POR_N_OL_R0[3]" :
                 ((tx==(tx_l4-1))||(tx==(tx_l4-1))) ? "POR_N_OL_R0[4]" :
                 ((tx==(tx_bl+1))||(tx==(tx_bl+2))) ? "POR_N_OR_R0[0]" :
                 ((tx==(tx_r1+1))||(tx==(tx_r1+2))) ? "POR_N_OR_R0[1]" :
                 ((tx==(tx_r2+1))||(tx==(tx_r2+2))) ? "POR_N_OR_R0[2]" :
                 ((tx==(tx_r3+1))||(tx==(tx_r3+2))) ? "POR_N_OR_R0[3]" :
                 ((tx==(tx_r4+1))||(tx==(tx_r4+2))) ? "POR_N_OR_R0[4]" :
                 ((tx==(tx_r5+1))||(tx==(tx_r5+2))) ? "POR_N_OR_R0[5]" :
                 ((tx==(tx_r6+1))||(tx==(tx_r6+2))) ? "POR_N_OR_R0[6]" :
                 ((tx==(tx_r7+1))||(tx==(tx_r7+2))) ? "POR_N_OR_R0[7]" 
                                                    : "POR_N_OR_R0[8]";
      }
  
  
      connect
        (
          <pin GOUTEN_IN of <device *strVar @[sx,sy]>>      => <wire *gouten of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin GRS_N_IN of <device *strVar @[sx,sy]>>       => <wire *grs_n of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin GWEN_IN of <device *strVar @[sx,sy]>>        => <wire *gwen of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin PUP_REL_N_IN of <device *strVar @[sx,sy]>>   => <wire *pu_n of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin POR_N_1P8_IN of <device *strVar @[sx,sy]>>   => <wire *por_n_1p8 of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin PRCFG_N_IN of <device *strVar @[sx,sy]>>     => <wire *prcfg_n of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin RST_N_IN of <device *strVar @[sx,sy]>>       => <wire *rst_n of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
        );
  
      int tile_j;
      int i = 0;
      int tile_e;
      int tile_e_1 = 0;
      string ckeb_w = "CKEB_TILE";
      string ckeb_e = "CKEB_TILE";
      //Caculate the east source tile index value, and find the tile device name of source tile
      for(tile_j=tx+1;tile_j<=tx_bl;tile_j=tile_j+1)
      {
        foreach tx_tmp( l_tx_ckeb )
        {
          if(tile_j==tx_tmp)
          {
            tile_e = tile_j;
            i = i + 1;
            break;
          }        
        }
        if(i==1)
        {
          tile_e_1 = tile_e;
          ckeb_e = ((tile_e==tx_ckeb2_l)||(tile_e==tx_ckeb2_r)) ? "CKEB2_TILE" : "CKEB_TILE";
        }
      }

      i = 0;
      int tile_w;
      int tile_w_1 = 0;
      //Caculate the west source tile index value, and find the tile device name of source tile
      for(tile_j=tx-1;tile_j>=tx_bl;tile_j=tile_j-1)
      {
        foreach tx_tmp( l_tx_ckeb )
        {
          if(tile_j==tx_tmp)
          {
            tile_w = tile_j;
            i = i + 1;
            break;
          }        
        }
        if(i==1)
        {
          tile_w_1 = tile_w;
          ckeb_w = ((tile_w==tx_ckeb2_l)||(tile_w==tx_ckeb2_r)) ? "CKEB2_TILE" : "CKEB_TILE";
        }
      }

      int site_e_1 = tile_e_1 * NUM_GRID_X;
      int site_w_1 = tile_w_1 * NUM_GRID_X;

      int flag = ((tx==(tx_bl-1))||(tx==(tx_bl-2))||(tx==(tx_bl+2))||(tx==(tx_bl+1))||(tx==(tx_l1-1))||(tx==(tx_l1-2))||
                  (tx==(tx_l2-1))||(tx==(tx_l2-2))||(tx==(tx_l3-1))||(tx==(tx_l3-2))||(tx==(tx_l4-1))||(tx==(tx_l4-2))||
                  (tx==(tx_r1+1))||(tx==(tx_r1+2))||(tx==(tx_r2+1))||(tx==(tx_r2+2))||(tx==(tx_r3+1))||(tx==(tx_r3+2))||
                  (tx==(tx_r4+1))||(tx==(tx_r4+2))||(tx==(tx_r5+1))||(tx==(tx_r5+2))||(tx==(tx_r6+1))||(tx==(tx_r6+2))||
                  (tx==(tx_r7+1))||(tx==(tx_r7+2))||(tx==(tx_r8+1))||(tx==(tx_r8+2))||((tx==13)&&((rx==1)||(rx==2))));
   

    if(tx==tx_iock_l)
    {
      connect
        (
          <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>,
          <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>
        );  
    }
    else if(tx==tx_iock_r)
    {
      connect
        (
          <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>,
          <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>
        );  
    }
    else 
    {
      if(tx<tx_bl)
      {
        connect
         (
            <pin GLOGEN_IN of <device *strVar @[sx,sy]>>  => <wire GLOGEN_NEXT of <device *strVar @[sx,sy]>>,
            <pin POR_N_IN of <device *strVar @[sx,sy]>>   => <wire POR_N_NEXT of <device *strVar @[sx,sy]>>
         );
        if(flag==1)
        {
          connect
            (
              <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>       => <wire *glogen of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
              <pin POR_N_IN1 of <device *strVar @[sx,sy]>>        => <wire *por_n of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
            );
        }
        else
        {
          connect
            (
              <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>,
              <pin POR_N_IN1 of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT0_OUT of <device  *ckeb_e @ [site_e_1,sy]>>
            );       
        }
      }
      else
      {
        connect
         (
            <pin GLOGEN_IN1 of <device *strVar @[sx,sy]>>  => <wire GLOGEN_NEXT0_OUT of <device *strVar @[sx,sy]>>,
            <pin POR_N_IN1 of <device *strVar @[sx,sy]>>   => <wire POR_N_NEXT0_OUT of <device *strVar @[sx,sy]>>
         );
        if(flag==1)
        {
          connect
            (
              <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire *glogen of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
              <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire *por_n of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
            );
        }
        else
        {
          connect
            (
              <pin GLOGEN_IN of <device *strVar @[sx,sy]>>       => <wire GLOGEN_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>,
              <pin POR_N_IN of <device *strVar @[sx,sy]>>        => <wire POR_N_NEXT of <device  *ckeb_w @ [site_w_1,sy]>>
            );       
        }
      }
    }


    }
    

}//end of connect_ckeb_gs_input
/********************************************************************************
********************************************************************************/
function connect_cram_wrenhan_gs_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,

    string device_wrenhan
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string erase,prog,rst_n,wl_on;
    sx = tx * NUM_GRID_X + 2;
    string strVar = device_wrenhan;

    if(rx==0)
    {
      erase =((tx>=tx_l1)&&(tx<=tx_bl)) ? "ERASE_OL_R3[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "ERASE_OL_R3[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R3[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R3[3]" :
                           (tx<tx_l4)   ? "ERASE_OL_R3[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R3[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R3[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R3[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R3[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R3[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R3[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R3[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R3[7]" 
                                        : "ERASE_OR_R3[8]";

      prog = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PROG_ON_OL_R3[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "PROG_ON_OL_R3[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R3[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R3[3]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R3[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R3[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R3[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R3[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R3[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R3[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R3[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R3[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R3[7]" 
                                        : "PROG_ON_OR_R3[8]";


      rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R3[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R3[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R3[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R3[3]" :
                           (tx<tx_l4)   ? "RST_N_OL_R3[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R3[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R3[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R3[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R3[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R3[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R3[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R3[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R3[7]" 
                                        : "RST_N_OR_R3[8]";

      wl_on =((tx>=tx_l1)&&(tx<=tx_bl)) ? "WL_ON_OL_R3[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "WL_ON_OL_R3[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R3[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R3[3]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R3[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R3[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R3[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R3[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R3[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R3[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R3[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R3[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R3[7]" 
                                        : "WL_ON_OR_R3[8]";
    }
    else if(rx==1)
    {
      erase =((tx>=tx_l2)&&(tx<=tx_bl)) ? "ERASE_OL_R2[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R2[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R2[2]" :
                           (tx<tx_l4)   ? "ERASE_OL_R2[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R2[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R2[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R2[7]" 
                                        : "ERASE_OR_R2[8]";

      prog = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "PROG_ON_OL_R2[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R2[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R2[2]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R2[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R2[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R2[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R2[7]" 
                                        : "PROG_ON_OR_R2[8]";

      rst_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "RST_N_OL_R2[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R2[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R2[2]" :
                           (tx<tx_l4)   ? "RST_N_OL_R2[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R2[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R2[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R2[7]" 
                                        : "RST_N_OR_R2[8]";

      wl_on= ((tx>=tx_l2)&&(tx<=tx_bl)) ? "WL_ON_OL_R2[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R2[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R2[2]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R2[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R2[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R2[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R2[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R2[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R2[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R2[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R2[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R2[7]" 
                                        : "WL_ON_OR_R2[8]";
    }
    else if(rx==2)
    {
      erase =((tx>=tx_l2)&&(tx<=tx_bl)) ? "ERASE_OL_R1[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R1[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R1[2]" :
                           (tx<tx_l4)   ? "ERASE_OL_R1[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R1[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R1[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R1[7]" 
                                        : "ERASE_OR_R1[8]";

      prog = ((tx>=tx_l2)&&(tx<=tx_bl)) ? "PROG_ON_OL_R1[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R1[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R1[2]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R1[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R1[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R1[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R1[7]" 
                                        : "PROG_ON_OR_R1[8]";

      rst_n =((tx>=tx_l2)&&(tx<=tx_bl)) ? "RST_N_OL_R1[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R1[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R1[2]" :
                           (tx<tx_l4)   ? "RST_N_OL_R1[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R1[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R1[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R1[7]" 
                                        : "RST_N_OR_R1[8]";

      wl_on= ((tx>=tx_l2)&&(tx<=tx_bl)) ? "WL_ON_OL_R1[0]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R1[1]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R1[2]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R1[3]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R1[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R1[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R1[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R1[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R1[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R1[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R1[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R1[7]" 
                                        : "WL_ON_OR_R1[8]";
    }
    else
    {
     erase = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "ERASE_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "ERASE_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "ERASE_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "ERASE_OL_R0[3]" :
                           (tx<tx_l4)   ? "ERASE_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "ERASE_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "ERASE_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "ERASE_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "ERASE_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "ERASE_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "ERASE_OR_R0[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "ERASE_OR_R0[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "ERASE_OR_R0[7]" 
                                        : "ERASE_OR_R0[8]";

      prog = ((tx>=tx_l1)&&(tx<=tx_bl)) ? "PROG_ON_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "PROG_ON_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "PROG_ON_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "PROG_ON_OL_R0[3]" :
                           (tx<tx_l4)   ? "PROG_ON_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "PROG_ON_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "PROG_ON_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "PROG_ON_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "PROG_ON_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "PROG_ON_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "PROG_ON_OR_R0[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "PROG_ON_OR_R0[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "PROG_ON_OR_R0[7]" 
                                        : "PROG_ON_OR_R0[8]";

      rst_n =((tx>=tx_l1)&&(tx<=tx_bl)) ? "RST_N_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "RST_N_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "RST_N_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "RST_N_OL_R0[3]" :
                           (tx<tx_l4)   ? "RST_N_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "RST_N_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "RST_N_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "RST_N_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "RST_N_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "RST_N_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "RST_N_OR_R0[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "RST_N_OR_R0[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "RST_N_OR_R0[7]" 
                                        : "RST_N_OR_R0[8]";

      wl_on= ((tx>=tx_l1)&&(tx<=tx_bl)) ? "WL_ON_OL_R0[0]" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "WL_ON_OL_R0[1]" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "WL_ON_OL_R0[2]" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "WL_ON_OL_R0[3]" :
                           (tx<tx_l4)   ? "WL_ON_OL_R0[4]" :
             ((tx>=tx_bl)&&(tx<=tx_r1)) ? "WL_ON_OR_R0[0]" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "WL_ON_OR_R0[1]" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "WL_ON_OR_R0[2]" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "WL_ON_OR_R0[3]" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "WL_ON_OR_R0[4]" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "WL_ON_OR_R0[5]" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "WL_ON_OR_R0[6]" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "WL_ON_OR_R0[7]" 
                                        : "WL_ON_OR_R0[8]";
    }


    connect
      (

        <pin ERASE of <device *strVar @[sx,sy]>>       => <wire *erase of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
        <pin PROG_ON of <device *strVar @[sx,sy]>>     => <wire *prog of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
        <pin RST_N of <device *strVar @[sx,sy]>>       => <wire *rst_n of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
        <pin WL_ON of <device *strVar @[sx,sy]>>       => <wire *wl_on of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
      );


}//end of connect_cram_wrenhan_gs_input
/********************************************************************************
********************************************************************************/
function connect_cram_ctrl_gs_input
(
    unsigned int rx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sy = (rx*NUM_TILES_REGION+MID_TILE_REGION)*NUM_GRID_Y;

    string por_n_l,por_n_r,glogen_l,glogen_r;
    string por_n,glogen;

    int tx,tx_tmp;


//    string strVar = ((tx==tx_ckeb2_l)||(tx==tx_ckeb2_r)) ? "CKEB2_TILE" : "CKEB_TILE";
    if(rx==0)
    {
      por_n_l = "POR_N_IL_R3";
      por_n_r = "POR_N_IR_R3";
      glogen_l = "GLOGEN_IL_R3";
      glogen_r = "GLOGEN_IR_R3";
      por_n = "POR_N_OL_R3";
      glogen = "GLOGEN_OL_R3";
    }
    else if(rx==1)
    {
      por_n_l = "POR_N_IL_R2";
      por_n_r = "POR_N_IR_R2";
      glogen_l = "GLOGEN_IL_R2";
      glogen_r = "GLOGEN_IR_R2";
      por_n = "POR_N_OL_R2";
      glogen = "GLOGEN_OL_R2";
    }
    else if(rx==2)
    {
      por_n_l = "POR_N_IL_R1";
      por_n_r = "POR_N_IR_R1";
      glogen_l = "GLOGEN_IL_R1";
      glogen_r = "GLOGEN_IR_R1"; 
      por_n = "POR_N_OL_R1"; 
      glogen = "GLOGEN_OL_R1";
    }
    else
    {
      por_n_l = "POR_N_IL_R0";
      por_n_r = "POR_N_IR_R0";
      glogen_l = "GLOGEN_IL_R0";
      glogen_r = "GLOGEN_IR_R0";  
      por_n = "POR_N_OL_R0";
      glogen = "GLOGEN_OL_R0";
    }
  
    int sx_l1 = (tx_l1+1)*NUM_GRID_X;
    int sx_l2 = (tx_l2+1)*NUM_GRID_X;
    int sx_l3 = (tx_l3+1)*NUM_GRID_X;
    int sx_l4 = (tx_l4+1)*NUM_GRID_X;
    int sx_r1 = tx_r1*NUM_GRID_X;
    int sx_r2 = tx_r2*NUM_GRID_X;
    int sx_r3 = tx_r3*NUM_GRID_X;
    int sx_r4 = tx_r4*NUM_GRID_X;
    int sx_r5 = tx_r5*NUM_GRID_X;
    int sx_r6 = tx_r6*NUM_GRID_X;
    int sx_r7 = tx_r7*NUM_GRID_X;
    int sx_r8 = tx_r8*NUM_GRID_X;

    if((rx==0)||(rx==3))
    {
      connect
        (
          <pin *por_n_l[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l1,sy]>>,
          <pin *por_n_l[1] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l2,sy]>>,
          <pin *por_n_l[2] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *por_n_l[3] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *por_n_r[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *por_n_r[1] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *por_n_r[2] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *por_n_r[3] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *por_n_r[4] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *por_n_r[5] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r6,sy]>>,
          <pin *por_n_r[6] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r7,sy]>>,
          <pin *por_n_r[7] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r8,sy]>>,

          <pin *glogen_l[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l1,sy]>>,
          <pin *glogen_l[1] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l2,sy]>>,
          <pin *glogen_l[2] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *glogen_l[3] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *glogen_r[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *glogen_r[1] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *glogen_r[2] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *glogen_r[3] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *glogen_r[4] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *glogen_r[5] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r6,sy]>>,
          <pin *glogen_r[6] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r7,sy]>>,
          <pin *glogen_r[7] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r8,sy]>>
        );
    }
    else
    {
      connect
        (
          <pin *por_n_l[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire *por_n[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin *por_n_l[1] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *por_n_l[2] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *por_n_r[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *por_n_r[1] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *por_n_r[2] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *por_n_r[3] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *por_n_r[4] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *por_n_r[5] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r6,sy]>>,
          <pin *por_n_r[6] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r7,sy]>>,
          <pin *por_n_r[7] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire POR_N_NEXT of <device CKEB_TILE @[sx_r8,sy]>>,

          <pin *glogen_l[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire *glogen[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin *glogen_l[1] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l3,sy]>>,
          <pin *glogen_l[2] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT0_OUT of <device CKEB_TILE @[sx_l4,sy]>>,
          <pin *glogen_r[0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r1,sy]>>,
          <pin *glogen_r[1] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r2,sy]>>,
          <pin *glogen_r[2] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r3,sy]>>,
          <pin *glogen_r[3] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r4,sy]>>,
          <pin *glogen_r[4] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r5,sy]>>,
          <pin *glogen_r[5] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r6,sy]>>,
          <pin *glogen_r[6] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r7,sy]>>,
          <pin *glogen_r[7] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>    => <wire GLOGEN_NEXT of <device CKEB_TILE @[sx_r8,sy]>>
        );
    }
    

}//end of connect_cram_gs_input
/********************************************************************************
********************************************************************************/
function connect_region_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    string device_bl
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = (device_bl == "IOBHR_TILE") ? tx * NUM_GRID_X : tx * NUM_GRID_X + 3;
    sy = rx*NUM_TILES_REGION*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" 
                                        : "DATA_R_8_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" 
                                         : "DATAN_R_8_R3";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                        : "DATA_R_8_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" 
                                        : "DATA_R_8_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }

   string tile_bl = device_bl; 

    connect
      (
        <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
      );

}//end of connect_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_half_region_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int loc_half,   //loc_half = 0,bottom half region;loc_half = 1, top half region
    string device_bl
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = (device_bl == "IOBHR_TILE") ? tx * NUM_GRID_X : tx * NUM_GRID_X + 3;
    sy = (loc_half==0) ? rx*NUM_TILES_REGION*NUM_GRID_Y :  (rx*NUM_TILES_REGION+MID_TILE_REGION+1)*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" 
                                        : "DATA_R_8_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" 
                                         : "DATAN_R_8_R3";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                        : "DATA_R_8_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" 
                                        : "DATA_R_8_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }

    string tile_bl = device_bl; 

    if((tile_bl=="PPLL_TILE")||(tile_bl=="GPLL_TILE"))
    {
      if(loc_half==0)
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[1599:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[1599:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
//            <pin DATA1 of <device *tile_bl @[sx,sy]>>   => <wire *data[1599:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
//            <pin DATA1N of <device *tile_bl @[sx,sy]>>  => <wire *datan[1599:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
          );
      }
      else
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[3231:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[3231:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
//            <pin DATA1 of <device *tile_bl @[sx,sy]>>   => <wire *data[3231:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
//            <pin DATA1N of <device *tile_bl @[sx,sy]>>  => <wire *datan[3231:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
          );
      }
    }
    else
    {
      if(loc_half==0)
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[1599:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[1599:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
          );
      }
      else
      {
        connect
          (
            <pin DATA of <device *tile_bl @[sx,sy]>>   => <wire *data[3231:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
            <pin DATAN of <device *tile_bl @[sx,sy]>>  => <wire *datan[3231:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
          );
      }
    }


}//end of connect_half_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_adc_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;
    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = rx*NUM_TILES_REGION*NUM_GRID_Y;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" 
                                        : "DATA_R_8_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" 
                                         : "DATAN_R_8_R3";


    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                        : "DATA_R_8_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" 
                                        : "DATA_R_8_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }

    connect
      (
        <pin DATA of <device ADC_TILE @[sx,sy]>>   => <wire *data[3231:1600] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
        <pin DATAN of <device ADC_TILE @[sx,sy]>>  => <wire *datan[3231:1600] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
      );


}//end of connect_half_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_uscm_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,

    string device_name
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = rx*NUM_TILES_REGION*NUM_GRID_Y;

    string data,datan,data1,datan1;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R3" 
                                        : "DATA_R_8_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R3" 
                                         : "DATAN_R_8_R3";

      data1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                            (tx<tx_l4)   ? "DATA_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                         : "DATA_R_8_R2";

      datan1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
               ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
               ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                             (tx<tx_l4)   ? "DATAN_L_3_R2" :
               ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
               ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
               ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
               ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
               ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
               ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
               ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                          : "DATAN_R_8_R2";

    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R2" 
                                        : "DATA_R_8_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";

      data1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                            (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1" 
                                        : "DATA_R_8_R1";

      datan1 = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R1"  
                                        : "DATA_R_8_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";

      data1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan1 = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" :
             ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATA_R_7_R0" 
                                        : "DATA_R_8_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R0" 
                                         : "DATAN_R_8_R0";
    }

    string strVar = device_name;

    if(device_name=="CCS_TILE")
    {
      connect
        ( 
          <pin DATA_1 of <device *strVar @[sx,sy]>>   => <wire *data1[1599:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN_1 of <device *strVar @[sx,sy]>>  => <wire *datan1[1599:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
  
      );
    }
    else
    {
      connect
        (
          <pin DATA[3231:0] of <device *strVar @[sx,sy]>>      => <wire *data of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN[3231:0] of <device *strVar @[sx,sy]>>     => <wire *datan of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
   
          <pin DATA[6463:3232] of <device *strVar @[sx,sy]>>   => <wire *data1 of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN[6463:3232] of <device *strVar @[sx,sy]>>  => <wire *datan1 of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
      );
    }


}//end of connect_uscm_region_bl_input
/********************************************************************************
********************************************************************************/
function connect_drm_apm_bl_input
(
    unsigned int rx,
    unsigned int tx,
    unsigned int tx_bl,
    unsigned int ty_bl,
    unsigned int tx_l1,
    unsigned int tx_l2,
    unsigned int tx_l3,
    unsigned int tx_l4,
    unsigned int tx_r1,
    unsigned int tx_r2,
    unsigned int tx_r3,
    unsigned int tx_r4,
    unsigned int tx_r5,
    unsigned int tx_r6,
    unsigned int tx_r7,
    unsigned int tx_r8,
    unsigned int loc_device,     //loc_device=0,bottom half region;loc_device=1,top half region
    string device_name
)
{
    int sx_bl = tx_bl * NUM_GRID_X;
    int sy_bl = ty_bl * NUM_GRID_Y;

    int sx,sy;
    sx = tx * NUM_GRID_X + 3;
    sy = (loc_device==0) ? rx * NUM_TILES_REGION * NUM_GRID_Y : (rx*NUM_TILES_REGION+MID_TILE_REGION+1)*NUM_GRID_Y;

    string strVar = device_name;

    string data,datan;
    if(rx==0)
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R3" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R3" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R3" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R3" :
                           (tx<tx_l4)   ? "DATA_L_4_R3" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R3" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R3" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R3" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R3" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R3" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R3" 
                                        : "DATA_R_7_R3";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R3" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R3" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R3" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R3" :
                            (tx<tx_l4)   ? "DATAN_L_4_R3" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R3" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R3" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R3" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R3" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R3" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R3" 
                                         : "DATAN_R_7_R3";
    }
    else if(rx==1)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R2" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R2" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R2" :
                           (tx<tx_l4)   ? "DATA_L_3_R2" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R2" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R2" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R2" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R2" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R2" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R2" 
                                        : "DATA_R_7_R2";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R2" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R2" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R2" :
                            (tx<tx_l4)   ? "DATAN_L_3_R2" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R2" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R2" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R2" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R2" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R2" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R2" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R2" 
                                         : "DATAN_R_8_R2";
    }
    else if(rx==2)
    {
      data = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATA_R1" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_1_R1" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_2_R1" :
                           (tx<tx_l4)   ? "DATA_L_3_R1" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R1" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R1" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R1" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R1" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R1" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R1" 
                                        : "DATA_R_7_R1";

      datan = ((tx>=tx_l2)&&(tx<=tx_r1)) ? "DATAN_R1" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_1_R1" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_2_R1" :
                            (tx<tx_l4)   ? "DATAN_L_3_R1" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R1" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R1" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R1" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R1" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R1" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R1" :
              ((tx>tx_r7)&&(tx<=tx_r8))  ? "DATAN_R_7_R1" 
                                         : "DATAN_R_8_R1";
    }
    else
    {
      data = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATA_R0" :
             ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATA_L_1_R0" :
             ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATA_L_2_R0" :
             ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATA_L_3_R0" :
                           (tx<tx_l4)   ? "DATA_L_4_R0" :
             ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATA_R_1_R0" :
             ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATA_R_2_R0" :
             ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATA_R_3_R0" :
             ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATA_R_4_R0" :
             ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATA_R_5_R0" :
             ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATA_R_6_R0" 
                                        : "DATA_R_7_R0";

      datan = ((tx>=tx_l1)&&(tx<=tx_r1)) ? "DATAN_R0" :
              ((tx>=tx_l2)&&(tx<tx_l1))  ? "DATAN_L_1_R0" :
              ((tx>=tx_l3)&&(tx<tx_l2))  ? "DATAN_L_2_R0" :
              ((tx>=tx_l4)&&(tx<tx_l3))  ? "DATAN_L_3_R0" :
                            (tx<tx_l4)   ? "DATAN_L_4_R0" :
              ((tx>tx_r1)&&(tx<=tx_r2))  ? "DATAN_R_1_R0" :
              ((tx>tx_r2)&&(tx<=tx_r3))  ? "DATAN_R_2_R0" :
              ((tx>tx_r3)&&(tx<=tx_r4))  ? "DATAN_R_3_R0" :
              ((tx>tx_r4)&&(tx<=tx_r5))  ? "DATAN_R_4_R0" :
              ((tx>tx_r5)&&(tx<=tx_r6))  ? "DATAN_R_5_R0" :
              ((tx>tx_r6)&&(tx<=tx_r7))  ? "DATAN_R_6_R0" 
                                         : "DATAN_R_7_R0";
    }

    if(loc_device==0)
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[319:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[319:0] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
       
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[639:320] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[639:320] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[959:640] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[959:640] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[1279:960] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[1279:960] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,

          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[1599:1280] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[1599:1280] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>
        );
    }
    else
    {
      connect
        (   
          <pin DATA of <device *strVar @ [sx,sy]>>   => <wire *data[1951:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy]>>  => <wire *datan[1951:1632] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>   => <wire *data[2271:1952] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+5*NUM_GRID_Y]>>  => <wire *datan[2271:1952] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
   
          <pin DATA of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>   => <wire *data[2591:2272] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+10*NUM_GRID_Y]>>  => <wire *datan[2591:2272] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>   => <wire *data[2911:2592] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+15*NUM_GRID_Y]>>  => <wire *datan[2911:2592] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
  
          <pin DATA of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>   => <wire *data[3231:2912] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>,
          <pin DATAN of <device *strVar @ [sx,sy+20*NUM_GRID_Y]>>  => <wire *datan[3231:2912] of <device CRAM_CTRL_100H_TILE @ [sx_bl,sy_bl]>>  
        );
    }

}//end of connect_drm_apm_bl_input
/********************************************************************************
********************************************************************************/
function connect_iob_gs
(
    string type_lr,
    unsigned int bank,
    unsigned int num_tile_x,

    unsigned int tx_cram_ctrl,
    unsigned int ty_cram_ctrl,

    unsigned int num_region,
    string device_iob,
    string device_cram_ctrl
)
{
    int tx,tx_iock;
    if(type_lr == "L")
    {
      tx = 0;
      tx_iock = 1;
    }
    else
    {
      tx = num_tile_x-1;
      tx_iock = num_tile_x-3;
    }
  
    int sx = tx * NUM_GRID_X;
  
    int rx = num_region/2 + 4 -bank;
    int sy_iob = rx * NUM_TILES_REGION * NUM_GRID_Y;
  
    string iob = device_iob;
    string bsmode1,bsmode2,bsmode3,gouten,shift,update,bsrrst,glogen,por_n;
  
    if(type_lr=="L")
    {
      bsmode1 = (rx==0) ? "BSRMODE1_OL_R3" : (rx==1) ? "BSRMODE1_OL_R2" : (rx==2) ? "BSRMODE1_OL_R1" : "BSRMODE1_OL_R0";
      bsmode2 = (rx==0) ? "BSRMODE2_OL_R3" : (rx==1) ? "BSRMODE2_OL_R2" : (rx==2) ? "BSRMODE2_OL_R1" : "BSRMODE2_OL_R0";
      bsmode3 = (rx==0) ? "BSRMODE3_OL_R3" : (rx==1) ? "BSRMODE3_OL_R2" : (rx==2) ? "BSRMODE3_OL_R1" : "BSRMODE3_OL_R0";
      gouten =  (rx==0) ? "GOUTEN_OL_R3" : (rx==1) ? "GOUTEN_OL_R2" : (rx==2) ? "GOUTEN_OL_R1" : "GOUTEN_OL_R0";
      shift =   (rx==0) ? "BSRSHIFT_OL_R3" : (rx==1) ? "BSRSHIFT_OL_R2" : (rx==2) ? "BSRSHIFT_OL_R1" : "BSRSHIFT_OL_R0";
      update =  (rx==0) ? "BSRUPDATE_OL_R3" : (rx==1) ? "BSRUPDATE_OL_R2" : (rx==2) ? "BSRUPDATE_OL_R1" : "BSRUPDATE_OL_R0";
      bsrrst =  (rx==0) ? "BSRRST_OL_R3" : (rx==1) ? "BSRRST_OL_R2" : (rx==2) ? "BSRRST_OL_R1" : "BSRRST_OL_R0";
      glogen =  (rx==0) ? "GLOGEN_OL_R3[4]" : (rx==1) ? "GLOGEN_OL_R2[3]" : (rx==2) ? "GLOGEN_OL_R1[3]" : "GLOGEN_OL_R0[4]";
      por_n =  (rx==0) ? "POR_N_OL_R3[4]" : (rx==1) ? "POR_N_OL_R2[3]" : (rx==2) ? "POR_N_OL_R1[3]" : "POR_N_OL_R0[4]";
    }
    else
    {
      bsmode1 = (rx==2) ? "BSRMODE1_OR_R1" : "BSRMODE1_OR_R2";
      bsmode2 = (rx==2) ? "BSRMODE2_OR_R1" : "BSRMODE2_OR_R2";
      bsmode3 = (rx==2) ? "BSRMODE3_OR_R1" : "BSRMODE3_OR_R2";
      gouten =  (rx==2) ? "GOUTEN_OR_R1" : "GOUTEN_OR_R2";
      shift =   (rx==2) ? "BSRSHIFT_OR_R1" : "BSRSHIFT_OR_R2";
      update =  (rx==2) ? "BSRUPDATE_OR_R1" : "BSRUPDATE_OR_R2";
      bsrrst =  (rx==2) ? "BSRRST_OR_R1" : "BSRRST_OR_R2";
      glogen =  (rx==2) ? "GLOGEN_OR_R1[7]" : "GLOGEN_OR_R2[7]";
      por_n =  (rx==2) ? "POR_N_OR_R1[7]" : "POR_N_OR_R2[7]" ;

    }
  
    int sx_cram = tx_cram_ctrl * NUM_GRID_X;
    int sy_cram = ty_cram_ctrl * NUM_GRID_X;
    string cram_ctrl = device_cram_ctrl;
    int sx_iock = tx_iock * NUM_GRID_X;
    int sy_iock = (rx * NUM_TILES_REGION+25) * NUM_GRID_Y;
  
    connect
      (
        <pin BSRMODE1 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode1 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRMODE2 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode2 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRMODE3 of <device *iob @ [sx,sy_iob]>>  => <wire *bsmode3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRRST of <device *iob @ [sx,sy_iob]>>    => <wire *bsrrst of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRSHIFT of <device *iob @ [sx,sy_iob]>>  => <wire *shift of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BSRUPDATE of <device *iob @ [sx,sy_iob]>> => <wire *update of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin GOUTEN of <device *iob @ [sx,sy_iob]>>    => <wire GOUTEN_OUT of <device IOCK_TILE @ [sx_iock,sy_iock]>>,
        <pin POR_N of  <device *iob @ [sx,sy_iob]>>    => <wire POR_N_OUT of <device IOCK_TILE @ [sx_iock,sy_iock]>>,
        <pin GLOGEN of  <device *iob @ [sx,sy_iob]>>   => <wire GLOGEN_SRB of <device IOCK_TILE @ [sx_iock,sy_iock]>>
      );
}
/***********************************************************************************************************************
************************************************************************************************************************/
function connect_hsst_bs_input
(
    unsigned int tx_hsst,
    unsigned int ty_hsst_d,
    unsigned int ty_hsst_u,

    unsigned int tx_ccs,
    unsigned int ty_ccs,

    unsigned int tx_cram_ctrl,
    unsigned int ty_cram_ctrl,

    unsigned int tx_esd,
    unsigned int ty_esd,

    string device_hsst,
    string device_cram_ctrl,
    string device_iob,
    string device_esd
)
{

    int sx_ccs = tx_ccs * NUM_GRID_X + 3;
    int sy_ccs = ty_ccs * NUM_GRID_Y;
    int sx_hsst = tx_hsst * NUM_GRID_X + 3;
    int sy_hsst_u = ty_hsst_u * NUM_GRID_Y;
    int sy_hsst_d = ty_hsst_d * NUM_GRID_Y;
    int sx_cram = tx_cram_ctrl * NUM_GRID_X;
    int sy_cram = ty_cram_ctrl * NUM_GRID_Y;
    int sx_esd = tx_esd * NUM_GRID_X;
    int sy_esd = ty_esd * NUM_GRID_Y;

    string cram_ctrl = device_cram_ctrl;
    string hsst = device_hsst;
    string iob = device_iob;
    string esd = device_esd;

    int sx_iob_r = (NUM_TILE_X-1) * NUM_GRID_X;
    int sy_iob_ru = (ty_hsst_u - NUM_TILES_REGION) * NUM_GRID_Y;
    int sy_iob_rd = (ty_hsst_d + NUM_TILES_REGION) * NUM_GRID_Y;
    int sx_iob_l = 0;
    int sy_iob_lu = (NUM_REGION - 1) * NUM_TILES_REGION * NUM_GRID_Y;
    int sy_iob_ld = 0;
    int sy_iob_l5 = 1*NUM_TILES_REGION * NUM_GRID_Y;


    connect
      (
        <pin CLOCKDR of <device *hsst @[sx_hsst,sy_hsst_d]>>            => <wire TCK_OUT_B of <device *esd @[sx_esd,sy_esd]>>,
        <pin CLOCKDR of <device *hsst @[sx_hsst,sy_hsst_u]>>            => <wire TCK_OUT of <device *iob @[sx_iob_r,sy_iob_ru]>>,

        <pin TDO_BSCAN_IO of <device CCS_TILE @[sx_ccs,sy_ccs]>>        => <wire TDO[0] of <device *iob @[sx_iob_l,sy_iob_ld]>>,
        <pin CLOCKDR_IN of <device CCS_TILE @[sx_ccs,sy_ccs]>>          => <wire TCK_OUT of <device *iob @[sx_iob_l,sy_iob_l5]>>,

        <pin TDI_BSCAN of <device *hsst @[sx_hsst,sy_hsst_u]>>          => <wire TDO_T of <device *esd @[sx_esd,sy_esd]>>,
        <pin TDI_BSCAN of <device *hsst @[sx_hsst,sy_hsst_d]>>          => <wire TDO[49] of <device *iob @[sx_iob_r,sy_iob_rd]>>
      );


    connect
      (
        <pin BS_MEMINIT of <device *hsst @[sx_hsst,sy_hsst_d]>>         => <wire MEM_INIT_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_AC_TS of <device *hsst @[sx_hsst,sy_hsst_d]>>           => <wire AC_TEST_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_ACMODE of <device *hsst @[sx_hsst,sy_hsst_d]>>          => <wire AC_MODE_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,

        <pin BS_MEMINIT of <device *hsst @[sx_hsst,sy_hsst_u]>>         => <wire MEM_INIT_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_AC_TS of <device *hsst @[sx_hsst,sy_hsst_u]>>           => <wire AC_TEST_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin BS_ACMODE of <device *hsst @[sx_hsst,sy_hsst_u]>>          => <wire AC_MODE_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,

        <pin JRST of <device *hsst @[sx_hsst,sy_hsst_d]>>      => <wire BSRRST_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin SHIFTDR of <device *hsst @[sx_hsst,sy_hsst_d]>>   => <wire BSRSHIFT_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin UPDATEDR of <device *hsst @[sx_hsst,sy_hsst_d]>>  => <wire BSRUPDATE_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin MODE_1 of <device *hsst @[sx_hsst,sy_hsst_d]>>    => <wire BSRMODE1_OR_R3 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,

        <pin JRST of <device *hsst @[sx_hsst,sy_hsst_u]>>      => <wire BSRRST_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin SHIFTDR of <device *hsst @[sx_hsst,sy_hsst_u]>>  => <wire BSRSHIFT_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin UPDATEDR of <device *hsst @[sx_hsst,sy_hsst_u]>> => <wire BSRUPDATE_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>,
        <pin MODE_1 of <device *hsst @[sx_hsst,sy_hsst_u]>>    => <wire BSRMODE1_OR_R0 of <device *cram_ctrl @ [sx_cram,sy_cram]>>
      );

}//end of function connect_hsst_gs_input
/********************************************************************************
********************************************************************************/
function connect_pll_iconst_input
(
    unsigned int rx,
    unsigned int tx_pll,
    string device_iob
)
{
    int sx_pll = tx_pll * NUM_GRID_X;
    int sx_iob = (tx_pll==1) ? 0 : (tx_pll+1)*NUM_GRID_X;
    int sy_iob = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    int sy_gpll = (rx*NUM_TILES_REGION + 26) * NUM_GRID_Y;
    int sy_ppll = (rx*NUM_TILES_REGION) * NUM_GRID_Y;
    string iob = device_iob;


    connect
      (   
        <pin IREF0_10U of <device GPLL_TILE @ [sx_pll,sy_gpll]>>   => <wire ICONST10U_DDR[0] of <device *iob @ [sx_iob,sy_iob]>>,
        <pin IREF1_10U of <device GPLL_TILE @ [sx_pll,sy_gpll]>>   => <wire ICONST10U_DDR[1] of <device *iob @ [sx_iob,sy_iob]>>,

        <pin IREF0_10U of <device PPLL_TILE @ [sx_pll,sy_ppll]>>   => <wire ICONST10U_DDR[2] of <device *iob @ [sx_iob,sy_iob]>>,
        <pin IREF1_10U of <device PPLL_TILE @ [sx_pll,sy_ppll]>>   => <wire ICONST10U_DDR[3] of <device *iob @ [sx_iob,sy_iob]>>

      );


}//end of connect_pll_wl_input
///********************************************************************************
//********************************************************************************/

}; // end of package pg2l100h_funcs_connect_wl_bl

