
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NH8R733

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202103synp1, Build 142R, Built Jun 17 2021 10:57:57, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
96       B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49)

*******************************************************************
Modules that may have changed as a result of file changes: 24
MID:  lib.cell.view
0        coreapb3_lib.coreapb3.coreapb3_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
2        coreapb3_lib.coreapb3_iaddr_reg.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
4        coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
50       hermess_telemetry.telemetry.arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
6        work.coreresetp.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
48       work.memorysynchronizer.arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
10       work.mss_010.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
12       work.rcosc_1mhz.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
14       work.rcosc_1mhz_fab.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
16       work.rcosc_25_50mhz.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
18       work.rcosc_25_50mhz_fab.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
20       work.sb.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (architecture and entity definition)
22       work.sb_sb.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
24       work.sb_sb_ccc_0_fccc.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
26       work.sb_sb_fabosc_0_osc.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
28       work.sb_sb_mss.rtl may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
30       work.spi_master.logic may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
32       work.stamp.architecture_stamp may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
46       work.timestamp.behaviour may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
52       work.uart_rx.diagram may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
54       work.uart_tx.diagram may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
36       work.xtlosc.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)
38       work.xtlosc_fab.def_arch may have changed because the following files changed:
                        B:\HERMESS_SPSoftware\Microcontroller\component\work\sb\sb.vhd (2022-02-14 21:44:38, 2022-02-14 21:50:49) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 30
FID:  path (timestamp)
89       B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2021-12-28 13:23:17)
90       B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2021-12-28 13:23:17)
91       B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2021-12-28 13:23:17)
92       B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2021-12-28 13:23:17)
93       B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (2021-12-28 13:23:17)
94       B:\HERMESS_SPSoftware\Microcontroller\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (2021-12-28 13:23:17)
95       B:\HERMESS_SPSoftware\Microcontroller\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2021-12-28 13:23:18)
97       B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd (2022-02-14 21:43:20)
98       B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (2022-02-14 21:43:22)
99       B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb\sb_sb.vhd (2022-02-14 21:43:22)
100      B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb_MSS\sb_sb_MSS.vhd (2022-02-14 21:43:16)
101      B:\HERMESS_SPSoftware\Microcontroller\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd (2022-02-14 21:43:16)
102      B:\HERMESS_SPSoftware\Microcontroller\hdl\MemorySynchronizer.vhd (2021-11-28 20:24:01)
103      B:\HERMESS_SPSoftware\Microcontroller\hdl\STAMP.vhd (2021-11-28 19:32:25)
104      B:\HERMESS_SPSoftware\Microcontroller\hdl\Timestamp.vhd (2021-07-16 10:14:29)
105      B:\HERMESS_SPSoftware\Microcontroller\hdl\UART_RX.vhd (2022-01-20 18:37:10)
106      B:\HERMESS_SPSoftware\Microcontroller\hdl\UART_TX.vhd (2022-01-20 18:48:29)
107      B:\HERMESS_SPSoftware\Microcontroller\hdl\spi_master.vhd (2021-05-06 11:14:28)
108      B:\HERMESS_SPSoftware\Microcontroller\hdl\telemetry.vhd (2022-02-14 20:26:26)
61       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd (2021-07-13 15:36:15)
62       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\arith.vhd (2021-07-13 15:36:15)
63       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\location.map (2021-07-13 15:36:15)
64       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\numeric.vhd (2021-07-13 15:36:15)
65       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std.vhd (2021-07-13 15:36:15)
66       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd (2021-07-13 15:36:15)
67       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std_textio.vhd (2021-07-13 15:36:15)
68       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\unsigned.vhd (2021-07-13 15:36:15)
69       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd\hyperents.vhd (2021-07-13 15:36:15)
70       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2021-07-13 15:36:15)
71       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd\umr_capim.vhd (2021-07-13 15:36:15)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
