

.PHONY : TARGET0
TARGET0 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/check.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/check.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/check.S/ref/Reference-sail_c_simulator.signature ref.elf > check.log 2>&1;

.PHONY : TARGET1
TARGET1 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level0.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level0.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level0.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level0.log 2>&1;

.PHONY : TARGET2
TARGET2 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level0_1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level0_1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level0_1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level0_1.log 2>&1;

.PHONY : TARGET3
TARGET3 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level0_x_s.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level0_x_s.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level0_x_s.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level0_x_s.log 2>&1;

.PHONY : TARGET4
TARGET4 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level0_x_s_1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level0_x_s_1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level0_x_s_1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level0_x_s_1.log 2>&1;

.PHONY : TARGET5
TARGET5 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level1.log 2>&1;

.PHONY : TARGET6
TARGET6 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level1_1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level1_1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level1_1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level1_1.log 2>&1;

.PHONY : TARGET7
TARGET7 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level1_x_s.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level1_x_s.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level1_x_s.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level1_x_s.log 2>&1;

.PHONY : TARGET8
TARGET8 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level1_x_s_1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level1_x_s_1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level1_x_s_1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level1_x_s_1.log 2>&1;

.PHONY : TARGET9
TARGET9 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level2.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level2.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level2.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level2.log 2>&1;

.PHONY : TARGET10
TARGET10 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level2_1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level2_1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level2_1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level2_1.log 2>&1;

.PHONY : TARGET11
TARGET11 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level2_x_s.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level2_x_s.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level2_x_s.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level2_x_s.log 2>&1;

.PHONY : TARGET12
TARGET12 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level2_x_s_1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level2_x_s_1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level2_x_s_1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level2_x_s_1.log 2>&1;

.PHONY : TARGET13
TARGET13 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level3.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level3.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level3.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level3.log 2>&1;

.PHONY : TARGET14
TARGET14 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level3_1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level3_1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level3_1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level3_1.log 2>&1;

.PHONY : TARGET15
TARGET15 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level3_x_s.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level3_x_s.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level3_x_s.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level3_x_s.log 2>&1;

.PHONY : TARGET16
TARGET16 :
	@cd /home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level3_x_s_1.S/ref;riscv64-unknown-elf-gcc -march=rv64i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/hamza/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/hamza/Documents/riscv-arch-test/sail_cSim/env/         -I /home/hamza/Documents/riscv-arch-test/riscv-test-suite/env -mabi=lp64  /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/Valid_bit_tests/invalid_pte_level3_x_s_1.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=64;riscv64-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV64 --ram-size=8796093022208 --signature-granularity=8 --enable-pmp --test-signature=/home/hamza/Documents/riscv-arch-test/riscof_work/Valid_bit_tests/invalid_pte_level3_x_s_1.S/ref/Reference-sail_c_simulator.signature ref.elf > invalid_pte_level3_x_s_1.log 2>&1;