package basic

import beethoven.{
  AcceleratorConfig,
  AcceleratorSystemConfig,
  ReadChannelConfig,
  WriteChannelConfig
}
import beethoven.Platforms.FPGA.Xilinx.AWS.AWSF2Platform
import chisel3._
import chisel3.util._
import beethoven._
import beethoven.common._
import chipsalliance.rocketchip.config.Parameters
import beethoven.Platforms.FPGA.Xilinx.AWS.AWSF1Platform
import beethoven.Platforms.FPGA.Xilinx.AWS.AWSF2XDMAWorkarounds
import beethoven.Platforms.FPGA.Xilinx.AWS.DMAHelperConfig
import beethoven.Platforms.FPGA.Xilinx.AWS.MemsetHelperConfig
import beethoven.Platforms.FPGA.Xilinx.Zynq.KriaPlatform

class VectorAdd extends Module {
  val io = IO(new Bundle {
    val vec_a = Flipped(Decoupled(UInt(32.W)))
    val vec_b = Flipped(Decoupled(UInt(32.W)))
    val vec_out = Decoupled(UInt(32.W))
  })
  // only consume an element when everyone's ready to move
  val can_consume = io.vec_a.valid && io.vec_b.valid && io.vec_out.ready
  io.vec_out.valid := can_consume
  io.vec_a.ready := can_consume
  io.vec_b.ready := can_consume
  io.vec_out.bits := io.vec_a.bits + io.vec_b.bits
}

class VectorAddCore()(implicit p: Parameters) extends AcceleratorCore {
  val my_io = BeethovenIO(
    new AccelCommand("vector_add") {
      val vec_a_addr = Address()
      val vec_b_addr = Address()
      val vec_out_addr = Address()
      val vector_length = UInt(32.W)
    },
    EmptyAccelResponse()
  )

  val vec_a_reader = getReaderModule("vec_a")
  val vec_b_reader = getReaderModule("vec_b")
  val vec_out_writer = getWriterModule("vec_out")

  val vec_length_bytes = my_io.req.bits.vector_length * 4.U

  // from our previously defined module
  val dut = Module(new VectorAdd())

  /** provide sane default values
    */
  my_io.req.ready := false.B
  my_io.resp.valid := false.B
  // .fire is a Chisel-ism for "ready && valid"
  vec_a_reader.requestChannel.valid := my_io.req.fire
  vec_a_reader.requestChannel.bits.addr := my_io.req.bits.vec_a_addr
  vec_a_reader.requestChannel.bits.len := vec_length_bytes

  vec_b_reader.requestChannel.valid := my_io.req.fire
  vec_b_reader.requestChannel.bits.addr := my_io.req.bits.vec_b_addr
  vec_b_reader.requestChannel.bits.len := vec_length_bytes

  vec_out_writer.requestChannel.valid := my_io.req.fire
  vec_out_writer.requestChannel.bits.addr := my_io.req.bits.vec_out_addr
  vec_out_writer.requestChannel.bits.len := vec_length_bytes

  vec_a_reader.dataChannel.data.ready := false.B
  vec_b_reader.dataChannel.data.ready := false.B
  vec_out_writer.dataChannel.data.valid := false.B
  vec_out_writer.dataChannel.data.bits := DontCare

  dut.io.vec_a <> vec_a_reader.dataChannel.data
  dut.io.vec_b <> vec_b_reader.dataChannel.data
  dut.io.vec_out <> vec_out_writer.dataChannel.data

  // state machine
  val s_idle :: s_working :: s_finish :: Nil = Enum(3)
  val state = RegInit(s_idle)

  when(state === s_idle) {
    my_io.req.ready := vec_a_reader.requestChannel.ready &&
      vec_b_reader.requestChannel.ready &&
      vec_out_writer.requestChannel.ready
    when(my_io.req.fire) {
      state := s_working
    }
  }.elsewhen(state === s_working) {
    // when the writer has finished writing the final datum,
    // isFlushed will be driven high
    when(vec_out_writer.dataChannel.isFlushed) {
      state := s_finish
    }
  }.otherwise {
    my_io.resp.valid := true.B
    when(my_io.resp.fire) {
      state := s_idle
    }
  }
}

class VecAddConfig
    extends AcceleratorConfig(
      List(
        AcceleratorSystemConfig(
          nCores = 1,
          name = "myVectorAdd",
          moduleConstructor = ModuleBuilder(p => new VectorAddCore()(p)),
          memoryChannelConfig = List(
            ReadChannelConfig("vec_a", dataBytes = 4),
            ReadChannelConfig("vec_b", dataBytes = 4),
            WriteChannelConfig("vec_out", dataBytes = 4)
          )
        ),
        new DMAHelperConfig,
        new MemsetHelperConfig(4)
      )
    )

object VectorAddConfig
    extends BeethovenBuild(
      new VecAddConfig,
      buildMode = BuildMode.Simulation,
      platform = new AWSF2Platform()
    )


class VecVerilogCmd extends AccelCommand("vector_add") {
  val vec_a_addr = UInt(32.W)
  val vec_b_addr = UInt(32.W)
  val vec_out_addr = UInt(32.W)
  val vector_length = UInt(32.W)
}
class VecVerilogConfig
    extends AcceleratorConfig(
      AcceleratorSystemConfig(
        nCores = 1,
        name = "myVectorAdd",
        moduleConstructor = new BlackboxBuilderCustom(
          Seq(
            BeethovenIOInterface(
              new VecVerilogCmd,
              EmptyAccelResponse()
            )
          ), os.pwd / "src" / "test" / "verilog" / "systolic"
        ),
        memoryChannelConfig = List(
          ReadChannelConfig("vec_a", dataBytes = 4),
          ReadChannelConfig("vec_b", dataBytes = 4),
          WriteChannelConfig("vec_out", dataBytes = 4)
        )
      )
    )

object VecVerilogRunner
    extends BeethovenBuild(
      new VecVerilogConfig(),
      platform = new KriaPlatform,
      buildMode = BuildMode.Synthesis
    )
