

================================================================
== Vitis HLS Report for 'BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3'
================================================================
* Date:           Sun Jun  9 02:29:50 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        zz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.116 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      400|      400|  4.000 us|  4.000 us|  400|  400|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3  |      398|      398|         4|          1|          1|   396|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.11>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx_2 = alloca i32 1"   --->   Operation 10 'alloca' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv86 = alloca i32 1"   --->   Operation 13 'alloca' 'indvars_iv86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %outt_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten39"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvars_iv86"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten23"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %idx_2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %idx"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i9 %indvar_flatten39" [../src/tomatrix.cpp:49]   --->   Operation 26 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.88ns)   --->   "%icmp_ln49 = icmp_eq  i9 %indvar_flatten39_load, i9 396" [../src/tomatrix.cpp:49]   --->   Operation 27 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%add_ln49_2 = add i9 %indvar_flatten39_load, i9 1" [../src/tomatrix.cpp:49]   --->   Operation 28 'add' 'add_ln49_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.preheader, void %.loopexit.loopexit.exitStub" [../src/tomatrix.cpp:49]   --->   Operation 29 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [../src/tomatrix.cpp:53]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [../src/tomatrix.cpp:49]   --->   Operation 31 'load' 'i_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i4 %indvar_flatten23" [../src/tomatrix.cpp:51]   --->   Operation 32 'load' 'indvar_flatten23_load' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%icmp_ln51 = icmp_eq  i4 %indvar_flatten23_load, i4 9" [../src/tomatrix.cpp:51]   --->   Operation 33 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.17ns)   --->   "%select_ln49_1 = select i1 %icmp_ln51, i2 0, i2 %i_load" [../src/tomatrix.cpp:49]   --->   Operation 34 'select' 'select_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%xor_ln49 = xor i1 %icmp_ln51, i1 1" [../src/tomatrix.cpp:49]   --->   Operation 35 'xor' 'xor_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.44ns)   --->   "%icmp_ln53 = icmp_eq  i2 %j_load, i2 3" [../src/tomatrix.cpp:53]   --->   Operation 36 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %icmp_ln53, i1 %xor_ln49" [../src/tomatrix.cpp:49]   --->   Operation 37 'and' 'and_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.54ns)   --->   "%add_ln51 = add i2 %select_ln49_1, i2 1" [../src/tomatrix.cpp:51]   --->   Operation 38 'add' 'add_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_1)   --->   "%or_ln51 = or i1 %and_ln49, i1 %icmp_ln51" [../src/tomatrix.cpp:51]   --->   Operation 39 'or' 'or_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln51_1 = select i1 %or_ln51, i2 0, i2 %j_load" [../src/tomatrix.cpp:51]   --->   Operation 40 'select' 'select_ln51_1' <Predicate = (!icmp_ln49)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.17ns)   --->   "%select_ln51_2 = select i1 %and_ln49, i2 %add_ln51, i2 %select_ln49_1" [../src/tomatrix.cpp:51]   --->   Operation 41 'select' 'select_ln51_2' <Predicate = (!icmp_ln49)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i2 %select_ln51_2" [../src/tomatrix.cpp:55]   --->   Operation 42 'zext' 'zext_ln55' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln51_2, i2 0" [../src/tomatrix.cpp:55]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %tmp" [../src/tomatrix.cpp:55]   --->   Operation 44 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%sub_ln55 = sub i9 %zext_ln55_1, i9 %zext_ln55" [../src/tomatrix.cpp:55]   --->   Operation 45 'sub' 'sub_ln55' <Predicate = (!icmp_ln49)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i2 %select_ln51_1" [../src/tomatrix.cpp:55]   --->   Operation 46 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.69ns) (grouped into DSP with root node add_ln55_1)   --->   "%add_ln55 = add i9 %sub_ln55, i9 %zext_ln55_2" [../src/tomatrix.cpp:55]   --->   Operation 47 'add' 'add_ln55' <Predicate = (!icmp_ln49)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55 = mul i9 %add_ln55, i9 44" [../src/tomatrix.cpp:55]   --->   Operation 48 'mul' 'mul_ln55' <Predicate = (!icmp_ln49)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.54ns)   --->   "%add_ln53 = add i2 %select_ln51_1, i2 1" [../src/tomatrix.cpp:53]   --->   Operation 49 'add' 'add_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%add_ln51_2 = add i4 %indvar_flatten23_load, i4 1" [../src/tomatrix.cpp:51]   --->   Operation 50 'add' 'add_ln51_2' <Predicate = (!icmp_ln49)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.39ns)   --->   "%select_ln51_4 = select i1 %icmp_ln51, i4 1, i4 %add_ln51_2" [../src/tomatrix.cpp:51]   --->   Operation 51 'select' 'select_ln51_4' <Predicate = (!icmp_ln49)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln49 = store i9 %add_ln49_2, i9 %indvar_flatten39" [../src/tomatrix.cpp:49]   --->   Operation 52 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln51 = store i4 %select_ln51_4, i4 %indvar_flatten23" [../src/tomatrix.cpp:51]   --->   Operation 53 'store' 'store_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln51 = store i2 %select_ln51_2, i2 %i" [../src/tomatrix.cpp:51]   --->   Operation 54 'store' 'store_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln53 = store i2 %add_ln53, i2 %j" [../src/tomatrix.cpp:53]   --->   Operation 55 'store' 'store_ln53' <Predicate = (!icmp_ln49)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 56 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55 = mul i9 %add_ln55, i9 44" [../src/tomatrix.cpp:55]   --->   Operation 56 'mul' 'mul_ln55' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%idx_load = load i9 %idx" [../src/tomatrix.cpp:49]   --->   Operation 57 'load' 'idx_load' <Predicate = (!icmp_ln51 & !and_ln49)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%idx_2_load = load i9 %idx_2" [../src/tomatrix.cpp:49]   --->   Operation 58 'load' 'idx_2_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [../src/tomatrix.cpp:49]   --->   Operation 59 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%indvars_iv86_load = load i9 %indvars_iv86" [../src/tomatrix.cpp:49]   --->   Operation 60 'load' 'indvars_iv86_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln49 = add i6 %k_load, i6 1" [../src/tomatrix.cpp:49]   --->   Operation 61 'add' 'add_ln49' <Predicate = (icmp_ln51)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.77ns)   --->   "%add_ln49_1 = add i9 %indvars_iv86_load, i9 9" [../src/tomatrix.cpp:49]   --->   Operation 62 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.39ns)   --->   "%select_ln49 = select i1 %icmp_ln51, i9 %add_ln49_1, i9 %idx_2_load" [../src/tomatrix.cpp:49]   --->   Operation 63 'select' 'select_ln49' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln51)   --->   "%select_ln49_2 = select i1 %icmp_ln51, i9 %add_ln49_1, i9 %idx_load" [../src/tomatrix.cpp:49]   --->   Operation 64 'select' 'select_ln49_2' <Predicate = (!and_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.38ns)   --->   "%select_ln49_3 = select i1 %icmp_ln51, i6 %add_ln49, i6 %k_load" [../src/tomatrix.cpp:49]   --->   Operation 65 'select' 'select_ln49_3' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %select_ln49_3" [../src/tomatrix.cpp:51]   --->   Operation 66 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.39ns)   --->   "%select_ln49_4 = select i1 %icmp_ln51, i9 %add_ln49_1, i9 %indvars_iv86_load" [../src/tomatrix.cpp:49]   --->   Operation 67 'select' 'select_ln49_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.77ns)   --->   "%add_ln51_1 = add i9 %select_ln49, i9 3" [../src/tomatrix.cpp:51]   --->   Operation 68 'add' 'add_ln51_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln51 = select i1 %and_ln49, i9 %add_ln51_1, i9 %select_ln49_2" [../src/tomatrix.cpp:51]   --->   Operation 69 'select' 'select_ln51' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.39ns)   --->   "%select_ln51_3 = select i1 %and_ln49, i9 %add_ln51_1, i9 %select_ln49" [../src/tomatrix.cpp:51]   --->   Operation 70 'select' 'select_ln51_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_1)   --->   "%mul_ln55 = mul i9 %add_ln55, i9 44" [../src/tomatrix.cpp:55]   --->   Operation 71 'mul' 'mul_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_1 = add i9 %mul_ln55, i9 %zext_ln51" [../src/tomatrix.cpp:55]   --->   Operation 72 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %select_ln51" [../src/tomatrix.cpp:53]   --->   Operation 73 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%outt_V_addr = getelementptr i8 %outt_V, i64 0, i64 %zext_ln53" [../src/tomatrix.cpp:55]   --->   Operation 74 'getelementptr' 'outt_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (1.23ns)   --->   "%outt_V_load = load i9 %outt_V_addr" [../src/tomatrix.cpp:55]   --->   Operation 75 'load' 'outt_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 396> <RAM>
ST_3 : Operation 76 [1/1] (0.77ns)   --->   "%add_ln56 = add i9 %select_ln51, i9 1" [../src/tomatrix.cpp:56]   --->   Operation 76 'add' 'add_ln56' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln49 = store i9 %select_ln49_4, i9 %indvars_iv86" [../src/tomatrix.cpp:49]   --->   Operation 77 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln49 = store i6 %select_ln49_3, i6 %k" [../src/tomatrix.cpp:49]   --->   Operation 78 'store' 'store_ln49' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 %select_ln51_3, i9 %idx_2" [../src/tomatrix.cpp:51]   --->   Operation 79 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln56 = store i9 %add_ln56, i9 %idx" [../src/tomatrix.cpp:56]   --->   Operation 80 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.47>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 396, i64 396, i64 396"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_2_VITIS_LOOP_53_3_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_1 = add i9 %mul_ln55, i9 %zext_ln51" [../src/tomatrix.cpp:55]   --->   Operation 84 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i9 %add_ln55_1" [../src/tomatrix.cpp:55]   --->   Operation 85 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i8 %out_r, i64 0, i64 %zext_ln55_3" [../src/tomatrix.cpp:55]   --->   Operation 86 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/tomatrix.cpp:48]   --->   Operation 87 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/tomatrix.cpp:48]   --->   Operation 88 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (1.23ns)   --->   "%outt_V_load = load i9 %outt_V_addr" [../src/tomatrix.cpp:55]   --->   Operation 89 'load' 'outt_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 396> <RAM>
ST_4 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln55 = store i8 %outt_V_load, i9 %out_r_addr" [../src/tomatrix.cpp:55]   --->   Operation 90 'store' 'store_ln55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 396> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.12ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten23') [7]  (0 ns)
	'load' operation ('indvar_flatten23_load', ../src/tomatrix.cpp:51) on local variable 'indvar_flatten23' [32]  (0 ns)
	'icmp' operation ('icmp_ln51', ../src/tomatrix.cpp:51) [39]  (0.721 ns)
	'select' operation ('select_ln49_1', ../src/tomatrix.cpp:49) [41]  (0.179 ns)
	'add' operation ('add_ln51', ../src/tomatrix.cpp:51) [49]  (0.548 ns)
	'select' operation ('select_ln51_2', ../src/tomatrix.cpp:51) [55]  (0.179 ns)
	'sub' operation ('sub_ln55', ../src/tomatrix.cpp:55) [59]  (0.797 ns)
	'add' operation of DSP[64] ('add_ln55', ../src/tomatrix.cpp:55) [62]  (1.7 ns)
	'mul' operation of DSP[64] ('mul_ln55', ../src/tomatrix.cpp:55) [63]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[64] ('mul_ln55', ../src/tomatrix.cpp:55) [63]  (0.996 ns)

 <State 3>: 3.58ns
The critical path consists of the following:
	'load' operation ('indvars_iv86_load', ../src/tomatrix.cpp:49) on local variable 'indvars_iv86' [34]  (0 ns)
	'add' operation ('add_ln49_1', ../src/tomatrix.cpp:49) [36]  (0.776 ns)
	'select' operation ('select_ln49', ../src/tomatrix.cpp:49) [40]  (0.398 ns)
	'add' operation ('add_ln51_1', ../src/tomatrix.cpp:51) [50]  (0.776 ns)
	'select' operation ('select_ln51', ../src/tomatrix.cpp:51) [52]  (0.398 ns)
	'getelementptr' operation ('outt_V_addr', ../src/tomatrix.cpp:55) [70]  (0 ns)
	'load' operation ('outt_V_load', ../src/tomatrix.cpp:55) on array 'outt_V' [71]  (1.24 ns)

 <State 4>: 2.47ns
The critical path consists of the following:
	'load' operation ('outt_V_load', ../src/tomatrix.cpp:55) on array 'outt_V' [71]  (1.24 ns)
	'store' operation ('store_ln55', ../src/tomatrix.cpp:55) of variable 'outt_V_load', ../src/tomatrix.cpp:55 on array 'out_r' [72]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
