Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  9 19:07:19 2022
| Host         : CSE-P07-2165-51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Alarm_Clock_timing_summary_routed.rpt -pb Alarm_Clock_timing_summary_routed.pb -rpx Alarm_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Alarm_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     207         
LUTAR-1    Warning           LUT drives async reset alert    27          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (367)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (432)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (367)
--------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: B1/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: B1/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B2/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B2/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B3/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B3/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B4/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B4/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B5/risingedge/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B5/risingedge/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: One_Hundred_Hz_Divider/clk_out_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: One_Hz_Divider/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Hour/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Minute/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Minute/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Minute/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Minute/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Ten_Minute/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Ten_Minute/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Alarm_Ten_Minute/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: adjust_me/Adjust_Clock_Hour/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Minute/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Minute/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Minute/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Minute/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Ten_Minute/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Ten_Minute/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adjust_me/Adjust_Clock_Ten_Minute/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c2/count_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c3/count_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c4/count_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cl/c5/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: select_counter/DUUT/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (432)
--------------------------------------------------
 There are 432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  450          inf        0.000                      0                  450           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           450 Endpoints
Min Delay           450 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjust_me/Adjust_Alarm_Hour/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.112ns  (logic 5.265ns (47.384%)  route 5.846ns (52.616%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE                         0.000     0.000 r  adjust_me/Adjust_Alarm_Hour/out_reg[1]/C
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  adjust_me/Adjust_Alarm_Hour/out_reg[1]/Q
                         net (fo=8, routed)           0.772     1.250    adjust_me/Adjust_Alarm_Hour/AH_temp[1]
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.321     1.571 f  adjust_me/Adjust_Alarm_Hour/g0_b3__0/O
                         net (fo=2, routed)           0.816     2.387    adjust_me/Adjust_Alarm_Hour/out_reg[1]_3
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.332     2.719 f  adjust_me/Adjust_Alarm_Hour/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.404     3.123    cl/c4/seg_OBUF[6]_inst_i_2
    SLICE_X63Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.247 f  cl/c4/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.879     4.126    select_counter/DUT/seg_OBUF[0]_inst_i_1_1
    SLICE_X63Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.250 r  select_counter/DUT/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.969     5.219    adjust_me/Adjust_Alarm_Hour/seg[6]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.154     5.373 r  adjust_me/Adjust_Alarm_Hour/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.006     7.379    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    11.112 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.112    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_me/Adjust_Alarm_Hour/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.008ns  (logic 5.014ns (45.545%)  route 5.995ns (54.455%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE                         0.000     0.000 r  adjust_me/Adjust_Alarm_Hour/out_reg[1]/C
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  adjust_me/Adjust_Alarm_Hour/out_reg[1]/Q
                         net (fo=8, routed)           0.772     1.250    adjust_me/Adjust_Alarm_Hour/AH_temp[1]
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.321     1.571 f  adjust_me/Adjust_Alarm_Hour/g0_b3__0/O
                         net (fo=2, routed)           0.816     2.387    adjust_me/Adjust_Alarm_Hour/out_reg[1]_3
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.332     2.719 f  adjust_me/Adjust_Alarm_Hour/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.404     3.123    cl/c4/seg_OBUF[6]_inst_i_2
    SLICE_X63Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.247 f  cl/c4/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.879     4.126    select_counter/DUT/seg_OBUF[0]_inst_i_1_1
    SLICE_X63Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.250 r  select_counter/DUT/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.974     5.224    adjust_me/Adjust_Alarm_Hour/seg[6]
    SLICE_X65Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.348 r  adjust_me/Adjust_Alarm_Hour/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.149     7.498    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.008 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.008    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_me/Adjust_Alarm_Hour/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.750ns  (logic 5.038ns (46.868%)  route 5.711ns (53.132%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE                         0.000     0.000 r  adjust_me/Adjust_Alarm_Hour/out_reg[1]/C
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  adjust_me/Adjust_Alarm_Hour/out_reg[1]/Q
                         net (fo=8, routed)           0.772     1.250    adjust_me/Adjust_Alarm_Hour/AH_temp[1]
    SLICE_X61Y12         LUT4 (Prop_lut4_I0_O)        0.321     1.571 f  adjust_me/Adjust_Alarm_Hour/g0_b3__0/O
                         net (fo=2, routed)           0.816     2.387    adjust_me/Adjust_Alarm_Hour/out_reg[1]_3
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.332     2.719 f  adjust_me/Adjust_Alarm_Hour/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.404     3.123    cl/c4/seg_OBUF[6]_inst_i_2
    SLICE_X63Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.247 f  cl/c4/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.879     4.126    select_counter/DUT/seg_OBUF[0]_inst_i_1_1
    SLICE_X63Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.250 r  select_counter/DUT/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.969     5.219    adjust_me/Adjust_Alarm_Hour/seg[6]
    SLICE_X65Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.343 r  adjust_me/Adjust_Alarm_Hour/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.871     7.214    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.750 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.750    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.648ns  (logic 4.724ns (44.360%)  route 5.925ns (55.640%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  state_reg[0]/Q
                         net (fo=49, routed)          1.214     1.670    adjust_me/Adjust_Alarm_Hour/Q[0]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.794 r  adjust_me/Adjust_Alarm_Hour/DP_OBUF_inst_i_2/O
                         net (fo=12, routed)          1.028     2.822    adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_1
    SLICE_X63Y14         LUT6 (Prop_lut6_I4_O)        0.124     2.946 r  adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.811     3.758    adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.007     4.889    adjust_me/Adjust_Alarm_Hour/seg[0]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.152     5.041 r  adjust_me/Adjust_Alarm_Hour/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864     6.905    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.648 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.648    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.555ns  (logic 4.686ns (44.400%)  route 5.869ns (55.600%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  state_reg[0]/Q
                         net (fo=49, routed)          1.214     1.670    adjust_me/Adjust_Alarm_Hour/Q[0]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.794 r  adjust_me/Adjust_Alarm_Hour/DP_OBUF_inst_i_2/O
                         net (fo=12, routed)          1.028     2.822    adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_1
    SLICE_X63Y14         LUT6 (Prop_lut6_I4_O)        0.124     2.946 r  adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.811     3.758    adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.008     4.890    adjust_me/Adjust_Alarm_Hour/seg[0]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.152     5.042 r  adjust_me/Adjust_Alarm_Hour/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     6.849    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    10.555 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.555    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.357ns  (logic 4.483ns (43.289%)  route 5.874ns (56.711%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  state_reg[0]/Q
                         net (fo=49, routed)          1.214     1.670    adjust_me/Adjust_Alarm_Hour/Q[0]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.794 r  adjust_me/Adjust_Alarm_Hour/DP_OBUF_inst_i_2/O
                         net (fo=12, routed)          1.028     2.822    adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_1
    SLICE_X63Y14         LUT6 (Prop_lut6_I4_O)        0.124     2.946 r  adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.811     3.758    adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.008     4.890    adjust_me/Adjust_Alarm_Hour/seg[0]
    SLICE_X65Y15         LUT4 (Prop_lut4_I3_O)        0.124     5.014 r  adjust_me/Adjust_Alarm_Hour/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.812     6.826    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.357 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.357    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.245ns  (logic 4.472ns (43.650%)  route 5.773ns (56.350%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  state_reg[0]/Q
                         net (fo=49, routed)          1.214     1.670    adjust_me/Adjust_Alarm_Hour/Q[0]
    SLICE_X61Y13         LUT2 (Prop_lut2_I1_O)        0.124     1.794 r  adjust_me/Adjust_Alarm_Hour/DP_OBUF_inst_i_2/O
                         net (fo=12, routed)          1.028     2.822    adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_1
    SLICE_X63Y14         LUT6 (Prop_lut6_I4_O)        0.124     2.946 r  adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.811     3.758    adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  adjust_me/Adjust_Clock_Ten_Minute/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.007     4.889    adjust_me/Adjust_Alarm_Hour/seg[0]
    SLICE_X65Y15         LUT4 (Prop_lut4_I1_O)        0.124     5.013 r  adjust_me/Adjust_Alarm_Hour/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     6.725    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.245 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.245    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.862ns  (logic 4.297ns (43.576%)  route 5.565ns (56.424%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[0]/Q
                         net (fo=49, routed)          1.435     1.891    adjust_me/Select_Adjust/Q[0]
    SLICE_X63Y16         LUT4 (Prop_lut4_I2_O)        0.118     2.009 r  adjust_me/Select_Adjust/LD15_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.129     6.139    LD15_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.723     9.862 r  LD15_OBUF_inst/O
                         net (fo=0)                   0.000     9.862    LD15
    L1                                                                r  LD15 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 4.332ns (46.021%)  route 5.081ns (53.979%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  state_reg[1]/Q
                         net (fo=51, routed)          1.385     1.841    adjust_me/Select_Adjust/Q[1]
    SLICE_X62Y14         LUT4 (Prop_lut4_I2_O)        0.150     1.991 r  adjust_me/Select_Adjust/LD12_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.696     5.687    LD12_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.726     9.413 r  LD12_OBUF_inst/O
                         net (fo=0)                   0.000     9.413    LD12
    P3                                                                r  LD12 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarms/LDA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            alarm_signal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 3.959ns (43.920%)  route 5.055ns (56.080%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE                         0.000     0.000 r  alarms/LDA_reg/C
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  alarms/LDA_reg/Q
                         net (fo=3, routed)           5.055     5.511    alarm_signal_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503     9.015 r  alarm_signal_OBUF_inst/O
                         net (fo=0)                   0.000     9.015    alarm_signal
    B16                                                               r  alarm_signal (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE                         0.000     0.000 r  B1/debounc/q2_reg/C
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B1/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.262    B1/debounc/q2
    SLICE_X36Y14         FDRE                                         r  B1/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_me/Adjust_Alarm_Minute/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjust_me/Adjust_Alarm_Minute/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.447%)  route 0.094ns (33.553%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE                         0.000     0.000 r  adjust_me/Adjust_Alarm_Minute/out_reg[0]/C
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adjust_me/Adjust_Alarm_Minute/out_reg[0]/Q
                         net (fo=7, routed)           0.094     0.235    adjust_me/Adjust_Alarm_Minute/out_reg[3]_0[0]
    SLICE_X62Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.280 r  adjust_me/Adjust_Alarm_Minute/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.280    adjust_me/Adjust_Alarm_Minute/out[1]_i_1__0_n_0
    SLICE_X62Y15         FDCE                                         r  adjust_me/Adjust_Alarm_Minute/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B5/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B5/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE                         0.000     0.000 r  B5/debounc/q2_reg/C
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B5/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    B5/debounc/q2
    SLICE_X34Y15         FDRE                                         r  B5/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cl/c2/count_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            cl/c2/count_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDPE                         0.000     0.000 r  cl/c2/count_reg[1]_P/C
    SLICE_X58Y15         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  cl/c2/count_reg[1]_P/Q
                         net (fo=3, routed)           0.098     0.239    cl/c2/count_reg[1]_P_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  cl/c2/count[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.284    cl/c2/count[1]_C_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  cl/c2/count_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B4/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B4/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE                         0.000     0.000 r  B4/debounc/q2_reg/C
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B4/debounc/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    B4/debounc/q2
    SLICE_X34Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  B4/debounc/q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.285    B4/sync/q1_reg_0
    SLICE_X34Y15         FDRE                                         r  B4/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE                         0.000     0.000 r  B2/debounc/q2_reg/C
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/debounc/q2_reg/Q
                         net (fo=2, routed)           0.109     0.250    B2/debounc/q2
    SLICE_X32Y16         LUT3 (Prop_lut3_I1_O)        0.045     0.295 r  B2/debounc/q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    B2/sync/q1_reg_0
    SLICE_X32Y16         FDRE                                         r  B2/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/risingedge/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adjust_me/Select_Adjust/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE                         0.000     0.000 r  B2/risingedge/FSM_sequential_state_reg[0]/C
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B2/risingedge/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.110     0.251    adjust_me/Select_Adjust/state_1[0]
    SLICE_X59Y13         LUT5 (Prop_lut5_I1_O)        0.045     0.296 r  adjust_me/Select_Adjust/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    adjust_me/Select_Adjust/out[1]_i_1_n_0
    SLICE_X59Y13         FDCE                                         r  adjust_me/Select_Adjust/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 not_turned_on_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.203ns (67.715%)  route 0.097ns (32.285%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         LDCE                         0.000     0.000 r  not_turned_on_reg/G
    SLICE_X58Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  not_turned_on_reg/Q
                         net (fo=2, routed)           0.097     0.255    B1/risingedge/not_turned_on
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  B1/risingedge/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    B1_n_3
    SLICE_X59Y11         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 not_turned_on_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.203ns (67.490%)  route 0.098ns (32.510%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         LDCE                         0.000     0.000 r  not_turned_on_reg/G
    SLICE_X58Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  not_turned_on_reg/Q
                         net (fo=2, routed)           0.098     0.256    cl/c3/not_turned_on
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.045     0.301 r  cl/c3/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.301    NextState[1]
    SLICE_X59Y11         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B3/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE                         0.000     0.000 r  B3/debounc/q2_reg/C
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B3/debounc/q2_reg/Q
                         net (fo=2, routed)           0.075     0.203    B3/debounc/q2
    SLICE_X32Y16         LUT3 (Prop_lut3_I1_O)        0.099     0.302 r  B3/debounc/q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.302    B3/sync/q1_reg_0
    SLICE_X32Y16         FDRE                                         r  B3/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------





