#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022923045010 .scope module, "SYS_TOP_tb" "SYS_TOP_tb" 2 4;
 .timescale -9 -12;
P_000002292303a710 .param/l "Address_width" 0 2 8, C4<00000000000000000000000000000100>;
P_000002292303a748 .param/l "Data_width" 0 2 7, C4<00000000000000000000000000001000>;
P_000002292303a780 .param/l "Depth" 0 2 10, C4<00000000000000000000000000001000>;
P_000002292303a7b8 .param/l "NUM_STAGES" 0 2 9, C4<00000000000000000000000000000010>;
P_000002292303a7f0 .param/l "REF_CLK" 0 2 16, +C4<00000000000000000000000000010100>;
P_000002292303a828 .param/l "UART_CLK" 0 2 17, +C4<00000000000000000000000100001111>;
v00000229230a9880_0 .var "BIT_PERIOD", 31 0;
v00000229230a8ca0_0 .net "PRESCALE", 5 0, L_00000229230a9740;  1 drivers
v00000229230a9060_0 .var "RST_tb", 0 0;
v00000229230a9240_0 .var "RX_IN_tb", 0 0;
v00000229230a9920_0 .var "Ref_clk_tb", 0 0;
v00000229230a9100_0 .net "TX_OUT_tb", 0 0, v00000229230a1c20_0;  1 drivers
v00000229230a9380_0 .var "UART_clk_tb", 0 0;
v00000229230a8d40_0 .net "framing_error_tb", 0 0, L_000002292300fab0;  1 drivers
v00000229230a9b00_0 .var/i "i", 31 0;
v00000229230a9ba0_0 .var/i "j", 31 0;
v00000229230a91a0_0 .net "parity_error_tb", 0 0, L_000002292300ea80;  1 drivers
v0000022923093cf0_2 .array/port v0000022923093cf0, 2;
L_00000229230a9740 .part v0000022923093cf0_2, 2, 6;
S_0000022922f011e0 .scope task, "expected_result" "expected_result" 2 160, 2 160 0, S_0000022923045010;
 .timescale -9 -12;
v0000022923021420_0 .var "expected_data", 7 0;
v0000022923020a20_0 .var "received_data", 7 0;
TD_SYS_TOP_tb.expected_result ;
    %fork TD_SYS_TOP_tb.receive_data, S_0000022922f01370;
    %join;
    %load/vec4 v0000022923022280_0;
    %store/vec4 v0000022923020a20_0, 0, 8;
    %load/vec4 v00000229230a91a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v00000229230a8d40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000022923020a20_0;
    %load/vec4 v0000022923021420_0;
    %cmp/e;
    %jmp/0xz  T_0.3, 4;
    %vpi_call 2 167 "$display", "Passed successfully as the expected data is 0x%0h and the received data is 0x%0h", v0000022923021420_0, v0000022923020a20_0 {0 0 0};
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 169 "$display", "There is an error as the expected data is 0x%0h and the received data is 0x%0h", v0000022923021420_0, v0000022923020a20_0 {0 0 0};
T_0.4 ;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 172 "$display", "There is an error as the expected data is 0x%0h and the received data is 0x%0h", v0000022923021420_0, v0000022923020a20_0 {0 0 0};
T_0.1 ;
    %end;
S_0000022922f01370 .scope task, "receive_data" "receive_data" 2 148, 2 148 0, S_0000022923045010;
 .timescale -9 -12;
v0000022923022280_0 .var "data", 7 0;
E_000002292302d240 .event negedge, v00000229230a1c20_0;
TD_SYS_TOP_tb.receive_data ;
    %wait E_000002292302d240;
    %pushi/real 1610612736, 4066; load=1.50000
    %load/vec4 v00000229230a9880_0;
    %cvt/rv;
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229230a9ba0_0, 0, 32;
T_1.5 ;
    %load/vec4 v00000229230a9ba0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.6, 5;
    %load/vec4 v00000229230a9100_0;
    %ix/getv/s 4, v00000229230a9ba0_0;
    %store/vec4 v0000022923022280_0, 4, 1;
    %load/vec4 v00000229230a9880_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000229230a9ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229230a9ba0_0, 0, 32;
    %jmp T_1.5;
T_1.6 ;
    %end;
S_0000022922ef8330 .scope task, "reset" "reset" 2 121, 2 121 0, S_0000022923045010;
 .timescale -9 -12;
TD_SYS_TOP_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a9060_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a9060_0, 0, 1;
    %delay 200000, 0;
    %end;
S_0000022922ef84c0 .scope task, "send_data" "send_data" 2 130, 2 130 0, S_0000022923045010;
 .timescale -9 -12;
v0000022923022000_0 .var "data", 7 0;
TD_SYS_TOP_tb.send_data ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a9240_0, 0, 1;
    %load/vec4 v00000229230a9880_0;
    %load/vec4 v00000229230a8ca0_0;
    %pad/u 32;
    %mul;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229230a9b00_0, 0, 32;
T_3.7 ;
    %load/vec4 v00000229230a9b00_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_3.8, 5;
    %load/vec4 v0000022923022000_0;
    %load/vec4 v00000229230a9b00_0;
    %part/s 1;
    %store/vec4 v00000229230a9240_0, 0, 1;
    %load/vec4 v00000229230a9880_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000229230a9b00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229230a9b00_0, 0, 32;
    %jmp T_3.7;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a9240_0, 0, 1;
    %load/vec4 v00000229230a9880_0;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000229230a9880_0;
    %muli 2, 0, 32;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
S_0000022922eefa80 .scope module, "system_top" "SYS_TOP" 2 179, 3 61 0, S_0000022923045010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ref_clk";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "UART_clk";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /OUTPUT 1 "TX_OUT";
    .port_info 5 /OUTPUT 1 "parity_error";
    .port_info 6 /OUTPUT 1 "framing_error";
P_0000022922e94150 .param/l "Address_width" 0 3 62, C4<00000000000000000000000000000100>;
P_0000022922e94188 .param/l "Data_width" 0 3 62, C4<00000000000000000000000000001000>;
P_0000022922e941c0 .param/l "Depth" 0 3 62, C4<00000000000000000000000000001000>;
P_0000022922e941f8 .param/l "NUM_STAGES" 0 3 62, C4<00000000000000000000000000000010>;
L_000002292300fb20 .functor NOT 1, v0000022923090730_0, C4<0>, C4<0>, C4<0>;
v00000229230a5370_0 .net "ALU_EN_internal", 0 0, v0000022923093070_0;  1 drivers
v00000229230a4d30_0 .net "ALU_FUN_internal", 3 0, v00000229230932f0_0;  1 drivers
v00000229230a5190_0 .net "ALU_OUT_internal", 7 0, v0000022923022460_0;  1 drivers
v00000229230a50f0_0 .net "ALU_clk_internal", 0 0, L_000002292300f0a0;  1 drivers
v00000229230a54b0_0 .net "Address_internal", 3 0, v0000022923093110_0;  1 drivers
v00000229230a5e10_0 .net "CLK_EN_internal", 0 0, v00000229230934d0_0;  1 drivers
v00000229230a5b90_0 .net "OUT_VALID_internal", 0 0, v0000022922fe9370_0;  1 drivers
v00000229230a4a10_0 .net "REG0_internal", 7 0, L_000002292300fb90;  1 drivers
v00000229230a5870_0 .net "REG1_internal", 7 0, L_000002292300fea0;  1 drivers
v00000229230a5cd0_0 .net "REG2_internal", 7 0, L_000002292300f180;  1 drivers
v0000022923093cf0_3 .array/port v0000022923093cf0, 3;
v00000229230a5d70_0 .net "REG3_internal", 7 0, v0000022923093cf0_3;  1 drivers
v00000229230a5230_0 .net "RST", 0 0, v00000229230a9060_0;  1 drivers
v00000229230a57d0_0 .net "RX_IN", 0 0, v00000229230a9240_0;  1 drivers
v00000229230a4dd0_0 .net "RX_P_DATA_internal", 7 0, v0000022923097090_0;  1 drivers
v00000229230a5c30_0 .net "RX_clock_div_ratio_internal", 2 0, v00000229230928f0_0;  1 drivers
v00000229230a4e70_0 .net "RX_d_valid_SYNC_internal", 0 0, v000002292300a220_0;  1 drivers
v00000229230a48d0_0 .net "RX_data_valid_internal", 0 0, v00000229230976d0_0;  1 drivers
v00000229230a5eb0_0 .net "RX_p_data_SYNC_internal", 7 0, v0000022923009d20_0;  1 drivers
v00000229230a52d0_0 .net "RdData_valid_internal", 0 0, v0000022923092210_0;  1 drivers
v00000229230a5410_0 .net "RdEN_internal", 0 0, v00000229230965f0_0;  1 drivers
v00000229230a59b0_0 .net "Rd_data_internal", 7 0, v0000022923093890_0;  1 drivers
v00000229230a5a50_0 .net "Rdata_internal", 7 0, v0000022923090910_0;  1 drivers
v00000229230a4830_0 .net "Ref_clk", 0 0, v00000229230a9920_0;  1 drivers
v00000229230a5550_0 .net "Rempty_internal", 0 0, v0000022923090730_0;  1 drivers
v00000229230a55f0_0 .net "Rinc_internal", 0 0, v0000022923093750_0;  1 drivers
v00000229230a5af0_0 .net "SYNC_RST_domain_1", 0 0, v0000022923092e90_0;  1 drivers
v00000229230a4970_0 .net "SYNC_RST_domain_2", 0 0, v0000022923092490_0;  1 drivers
v00000229230a4ab0_0 .net "TX_OUT", 0 0, v00000229230a1c20_0;  alias, 1 drivers
v00000229230a5690_0 .net "TX_d_valid_internal", 0 0, v0000022923096b90_0;  1 drivers
v00000229230a4bf0_0 .net "TX_p_data_internal", 7 0, v0000022923096050_0;  1 drivers
v00000229230a5730_0 .net "UART_RX_clk_internal", 0 0, L_00000229230a9e20;  1 drivers
v00000229230a4b50_0 .net "UART_TX_clk_internal", 0 0, L_00000229230a6400;  1 drivers
v00000229230a9560_0 .net "UART_clk", 0 0, v00000229230a9380_0;  1 drivers
v00000229230a92e0_0 .net "Wfull_internal", 0 0, v000002292308fab0_0;  1 drivers
v00000229230a8b60_0 .net "WrData_internal", 7 0, v0000022923096c30_0;  1 drivers
v00000229230a8980_0 .net "WrEN_internal", 0 0, v00000229230969b0_0;  1 drivers
L_00000229230aa160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000229230a8de0_0 .net/2u *"_ivl_0", 4 0, L_00000229230aa160;  1 drivers
v00000229230a97e0_0 .net "busy_internal", 0 0, v00000229230a0aa0_0;  1 drivers
L_00000229230aa310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229230a8f20_0 .net "clk_div_en_internal", 0 0, L_00000229230aa310;  1 drivers
v00000229230a8e80_0 .net "framing_error", 0 0, L_000002292300fab0;  alias, 1 drivers
v00000229230a8fc0_0 .net "parity_error", 0 0, L_000002292300ea80;  alias, 1 drivers
L_00000229230a9ec0 .concat [ 3 5 0 0], v00000229230928f0_0, L_00000229230aa160;
L_00000229230a64a0 .part L_000002292300f180, 2, 6;
L_00000229230a6180 .part L_000002292300f180, 0, 1;
L_00000229230a7bc0 .part L_000002292300f180, 1, 1;
L_00000229230a6d60 .part L_000002292300f180, 0, 1;
L_00000229230a8480 .part L_000002292300f180, 1, 1;
L_00000229230a67c0 .part L_000002292300f180, 2, 6;
S_0000022922eefc10 .scope module, "ALU1" "ALU" 3 275, 4 9 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_0000022922e7bd40 .param/l "Input_data_width" 0 4 10, C4<00000000000000000000000000001000>;
P_0000022922e7bd78 .param/l "Output_data_width" 0 4 10, C4<00000000000000000000000000001000>;
v0000022922fe9af0_0 .net "A", 7 0, L_000002292300fb90;  alias, 1 drivers
v0000022922fe7f70_0 .net "ALU_EN", 0 0, v0000022923093070_0;  alias, 1 drivers
v0000022922fe88d0_0 .net "ALU_FUN", 3 0, v00000229230932f0_0;  alias, 1 drivers
v0000022922fe8010_0 .net "ALU_OUT", 7 0, v0000022923022460_0;  alias, 1 drivers
v0000022922fe8a10_0 .net "Arith_Enable_internal", 0 0, v0000022923021920_0;  1 drivers
v0000022922fe9b90_0 .net "Arith_Flag_internal", 0 0, v0000022923021240_0;  1 drivers
v0000022922fe8510_0 .net/s "Arith_out_internal", 7 0, v0000022923020c00_0;  1 drivers
v0000022922fe80b0_0 .net "B", 7 0, L_000002292300fea0;  alias, 1 drivers
v0000022922fe81f0_0 .net "CLK", 0 0, L_000002292300f0a0;  alias, 1 drivers
v0000022922fe85b0_0 .net "CMP_Enable_internal", 0 0, v0000022923020f20_0;  1 drivers
v0000022922fe8830_0 .net "CMP_Flag_internal", 0 0, v00000229230216a0_0;  1 drivers
v0000022922fe8bf0_0 .net "CMP_out_internal", 7 0, v0000022923020ca0_0;  1 drivers
v0000022922fe8d30_0 .net "Logic_Enable_internal", 0 0, v00000229230219c0_0;  1 drivers
v0000022922fe90f0_0 .net "Logic_Flag_internal", 0 0, v0000022923021100_0;  1 drivers
v0000022922fe9550_0 .net "Logic_out_internal", 7 0, v0000022923021ce0_0;  1 drivers
v0000022923008740_0 .net "OUT_VALID", 0 0, v0000022922fe9370_0;  alias, 1 drivers
v0000022923008d80_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
v0000022923009460_0 .net "Shift_Enable_internal", 0 0, v0000022923021d80_0;  1 drivers
v0000022923009280_0 .net "Shift_Flag_internal", 0 0, v0000022922fe95f0_0;  1 drivers
v00000229230090a0_0 .net "Shift_out_internal", 7 0, v0000022922fe8650_0;  1 drivers
L_00000229230a7f80 .part v00000229230932f0_0, 2, 2;
L_00000229230a7760 .part v00000229230932f0_0, 0, 2;
L_00000229230a7440 .part v00000229230932f0_0, 0, 2;
L_00000229230a6860 .part v00000229230932f0_0, 0, 2;
L_00000229230a6900 .part v00000229230932f0_0, 0, 2;
L_00000229230a6a40 .part v00000229230932f0_0, 2, 2;
L_00000229230a6ea0 .part v00000229230932f0_0, 2, 2;
S_0000022922ec1210 .scope module, "ALU_OUT_MUX" "ALU_MUX" 4 108, 5 1 0, S_0000022922eefc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_000002292302c7c0 .param/l "Output_data_width" 0 5 2, C4<00000000000000000000000000001000>;
v0000022923022500_0 .net "In0", 7 0, v0000022923020c00_0;  alias, 1 drivers
v00000229230221e0_0 .net "In1", 7 0, v0000022923021ce0_0;  alias, 1 drivers
v00000229230214c0_0 .net "In2", 7 0, v0000022923020ca0_0;  alias, 1 drivers
v0000022923021880_0 .net "In3", 7 0, v0000022922fe8650_0;  alias, 1 drivers
v0000022923022460_0 .var "Out", 7 0;
v0000022923020980_0 .net "Sel", 1 0, L_00000229230a6a40;  1 drivers
E_000002292302d480/0 .event anyedge, v0000022923020980_0, v0000022923022500_0, v00000229230221e0_0, v00000229230214c0_0;
E_000002292302d480/1 .event anyedge, v0000022923021880_0;
E_000002292302d480 .event/or E_000002292302d480/0, E_000002292302d480/1;
S_0000022922ec13a0 .scope module, "ARU1" "ARITHMATIC_UNIT" 4 56, 6 1 0, S_0000022922eefc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000022922ec1530 .param/l "ADD" 1 6 19, C4<00>;
P_0000022922ec1568 .param/l "DIV" 1 6 22, C4<11>;
P_0000022922ec15a0 .param/l "Input_data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_0000022922ec15d8 .param/l "MUL" 1 6 21, C4<10>;
P_0000022922ec1610 .param/l "Output_data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_0000022922ec1648 .param/l "SUB" 1 6 20, C4<01>;
v0000022923022320_0 .net "A", 7 0, L_000002292300fb90;  alias, 1 drivers
v0000022923020de0_0 .net "ALU_FUN", 1 0, L_00000229230a7760;  1 drivers
v0000022923020ac0_0 .net "Arith_Enable", 0 0, v0000022923021920_0;  alias, 1 drivers
v0000022923021240_0 .var "Arith_Flag", 0 0;
v0000022923020c00_0 .var "Arith_OUT", 7 0;
v00000229230217e0_0 .net "B", 7 0, L_000002292300fea0;  alias, 1 drivers
v0000022923020660_0 .net "CLK", 0 0, L_000002292300f0a0;  alias, 1 drivers
v0000022923021560_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
E_000002292302d200/0 .event negedge, v0000022923021560_0;
E_000002292302d200/1 .event posedge, v0000022923020660_0;
E_000002292302d200 .event/or E_000002292302d200/0, E_000002292302d200/1;
S_0000022922ecd510 .scope module, "CMPU1" "CMP_UNIT" 4 82, 7 1 0, S_0000022922eefc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_0000022922eefda0 .param/l "CMPEQ" 1 7 19, C4<01>;
P_0000022922eefdd8 .param/l "CMPG" 1 7 20, C4<10>;
P_0000022922eefe10 .param/l "CMPL" 1 7 21, C4<11>;
P_0000022922eefe48 .param/l "Input_data_width" 0 7 1, C4<00000000000000000000000000001000>;
P_0000022922eefe80 .param/l "NOP" 1 7 18, C4<00>;
P_0000022922eefeb8 .param/l "Output_data_width" 0 7 1, C4<00000000000000000000000000001000>;
v0000022923020700_0 .net "A", 7 0, L_000002292300fb90;  alias, 1 drivers
v0000022923021e20_0 .net "ALU_FUN", 1 0, L_00000229230a6860;  1 drivers
v00000229230207a0_0 .net "B", 7 0, L_000002292300fea0;  alias, 1 drivers
v0000022923021600_0 .net "CLK", 0 0, L_000002292300f0a0;  alias, 1 drivers
v00000229230208e0_0 .net "CMP_Enable", 0 0, v0000022923020f20_0;  alias, 1 drivers
v00000229230216a0_0 .var "CMP_Flag", 0 0;
v0000022923020ca0_0 .var "CMP_OUT", 7 0;
v0000022923020d40_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
S_0000022922ecd6a0 .scope module, "D1" "Decoder" 4 45, 8 1 0, S_0000022922eefc10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_0000022922fd76f0 .param/l "Arith" 1 8 16, C4<00>;
P_0000022922fd7728 .param/l "CMP" 1 8 18, C4<10>;
P_0000022922fd7760 .param/l "Logic" 1 8 17, C4<01>;
P_0000022922fd7798 .param/l "Shift" 1 8 19, C4<11>;
v0000022923021740_0 .net "ALU_EN", 0 0, v0000022923093070_0;  alias, 1 drivers
v00000229230211a0_0 .net "ALU_FUN", 1 0, L_00000229230a7f80;  1 drivers
v0000022923021920_0 .var "Arith_Enable", 0 0;
v0000022923020f20_0 .var "CMP_Enable", 0 0;
v00000229230219c0_0 .var "Logic_Enable", 0 0;
v0000022923021d80_0 .var "Shift_Enable", 0 0;
E_000002292302d500 .event anyedge, v0000022923021740_0, v00000229230211a0_0;
S_0000022922ecb7f0 .scope module, "LU1" "LOGIC_UNIT" 4 69, 9 1 0, S_0000022922eefc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_0000022922ecd830 .param/l "AND" 1 9 18, C4<00>;
P_0000022922ecd868 .param/l "Input_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_0000022922ecd8a0 .param/l "NAND" 1 9 20, C4<10>;
P_0000022922ecd8d8 .param/l "NOR" 1 9 21, C4<11>;
P_0000022922ecd910 .param/l "OR" 1 9 19, C4<01>;
P_0000022922ecd948 .param/l "Output_data_width" 0 9 1, C4<00000000000000000000000000001000>;
v0000022923021a60_0 .net "A", 7 0, L_000002292300fb90;  alias, 1 drivers
v0000022923020fc0_0 .net "ALU_FUN", 1 0, L_00000229230a7440;  1 drivers
v0000022923021b00_0 .net "B", 7 0, L_000002292300fea0;  alias, 1 drivers
v0000022923021ba0_0 .net "CLK", 0 0, L_000002292300f0a0;  alias, 1 drivers
v0000022923021c40_0 .net "Logic_Enable", 0 0, v00000229230219c0_0;  alias, 1 drivers
v0000022923021100_0 .var "Logic_Flag", 0 0;
v0000022923021ce0_0 .var "Logic_OUT", 7 0;
v00000229230212e0_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
S_0000022922ecb980 .scope module, "OUT_VALID_MUX" "ALU_MUX" 4 119, 5 1 0, S_0000022922eefc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_000002292302c800 .param/l "Output_data_width" 0 5 2, +C4<00000000000000000000000000000001>;
v0000022923021f60_0 .net "In0", 0 0, v0000022923021240_0;  alias, 1 drivers
v00000229230220a0_0 .net "In1", 0 0, v0000022923021100_0;  alias, 1 drivers
v0000022922fe8e70_0 .net "In2", 0 0, v00000229230216a0_0;  alias, 1 drivers
v0000022922fe8f10_0 .net "In3", 0 0, v0000022922fe95f0_0;  alias, 1 drivers
v0000022922fe9370_0 .var "Out", 0 0;
v0000022922fe99b0_0 .net "Sel", 1 0, L_00000229230a6ea0;  1 drivers
E_000002292302d280/0 .event anyedge, v0000022922fe99b0_0, v0000022923021240_0, v0000022923021100_0, v00000229230216a0_0;
E_000002292302d280/1 .event anyedge, v0000022922fe8f10_0;
E_000002292302d280 .event/or E_000002292302d280/0, E_000002292302d280/1;
S_0000022922eec2b0 .scope module, "SHU1" "SHIFT_UNIT" 4 95, 10 1 0, S_0000022922eefc10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_0000022922ecbb10 .param/l "Input_data_width" 0 10 1, C4<00000000000000000000000000001000>;
P_0000022922ecbb48 .param/l "Output_data_width" 0 10 1, C4<00000000000000000000000000001000>;
P_0000022922ecbb80 .param/l "SHLA" 1 10 19, C4<01>;
P_0000022922ecbbb8 .param/l "SHLB" 1 10 21, C4<11>;
P_0000022922ecbbf0 .param/l "SHRA" 1 10 18, C4<00>;
P_0000022922ecbc28 .param/l "SHRB" 1 10 20, C4<10>;
v0000022922fe8fb0_0 .net "A", 7 0, L_000002292300fb90;  alias, 1 drivers
v0000022922fe97d0_0 .net "ALU_FUN", 1 0, L_00000229230a6900;  1 drivers
v0000022922fe8790_0 .net "B", 7 0, L_000002292300fea0;  alias, 1 drivers
v0000022922fe8b50_0 .net "CLK", 0 0, L_000002292300f0a0;  alias, 1 drivers
v0000022922fe8ab0_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
v0000022922fe94b0_0 .net "Shift_Enable", 0 0, v0000022923021d80_0;  alias, 1 drivers
v0000022922fe95f0_0 .var "Shift_Flag", 0 0;
v0000022922fe8650_0 .var "Shift_OUT", 7 0;
S_0000022922eec440 .scope module, "Data_syncrhonizer" "DATA_SYNC" 3 188, 11 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_0000022922e7ccc0 .param/l "BUS_WIDTH" 0 11 2, C4<00000000000000000000000000001000>;
P_0000022922e7ccf8 .param/l "NUM_STAGES" 0 11 2, C4<00000000000000000000000000000010>;
L_0000022923010060 .functor NOT 1, L_00000229230a6360, C4<0>, C4<0>, C4<0>;
L_000002292300f2d0 .functor AND 1, L_0000022923010060, L_00000229230a7580, C4<1>, C4<1>;
v000002292300a0e0_0 .net "CLK", 0 0, v00000229230a9920_0;  alias, 1 drivers
v0000022923008ec0_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
v00000229230096e0_0 .net *"_ivl_1", 0 0, L_00000229230a6360;  1 drivers
v000002292300a2c0_0 .net *"_ivl_2", 0 0, L_0000022923010060;  1 drivers
v0000022923008a60_0 .net *"_ivl_5", 0 0, L_00000229230a7580;  1 drivers
v0000022923009780_0 .net "bus_enable", 0 0, v00000229230976d0_0;  alias, 1 drivers
v000002292300a220_0 .var "enable_pulse", 0 0;
v0000022923009dc0_0 .net "mux", 7 0, L_00000229230a82a0;  1 drivers
v0000022923009b40_0 .net "pulse_gen", 0 0, L_000002292300f2d0;  1 drivers
v000002292300a360_0 .var "syn_reg", 1 0;
v0000022923009d20_0 .var "sync_bus", 7 0;
v0000022923009be0_0 .net "unsync_bus", 7 0, v0000022923097090_0;  alias, 1 drivers
v0000022923008b00_0 .var "unsync_reg", 7 0;
E_000002292302d180/0 .event negedge, v0000022923021560_0;
E_000002292302d180/1 .event posedge, v000002292300a0e0_0;
E_000002292302d180 .event/or E_000002292302d180/0, E_000002292302d180/1;
L_00000229230a6360 .part v000002292300a360_0, 1, 1;
L_00000229230a7580 .part v000002292300a360_0, 0, 1;
L_00000229230a82a0 .functor MUXZ 8, v0000022923009d20_0, v0000022923008b00_0, L_000002292300f2d0, C4<>;
S_0000022922ed9400 .scope module, "FIFO" "ASYNC_FIFO" 3 243, 12 8 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_0000022922fd7470 .param/l "Address_width" 0 12 12, C4<00000000000000000000000000000100>;
P_0000022922fd74a8 .param/l "Data_width" 0 12 10, C4<00000000000000000000000000001000>;
P_0000022922fd74e0 .param/l "Depth" 0 12 11, C4<00000000000000000000000000001000>;
P_0000022922fd7518 .param/l "NUM_STAGES" 0 12 13, C4<00000000000000000000000000000010>;
v000002292308ffb0_0 .net "R2q_wptr_internal", 4 0, v000002292308f290_0;  1 drivers
v000002292308fdd0_0 .net "Radder_internal", 2 0, L_00000229230a6720;  1 drivers
v00000229230904b0_0 .net "Rclk", 0 0, L_00000229230a6400;  alias, 1 drivers
v0000022923090af0_0 .net "Rdata", 7 0, v0000022923090910_0;  alias, 1 drivers
v0000022923090c30_0 .net "Rempty", 0 0, v0000022923090730_0;  alias, 1 drivers
v0000022923090cd0_0 .net "Rempty_flag_internal", 0 0, v0000022923090d70_0;  1 drivers
v000002292308ef70_0 .net "Rinc", 0 0, v0000022923093750_0;  alias, 1 drivers
v000002292308f010_0 .net "Rptr_internal", 4 0, v000002292308ff10_0;  1 drivers
v000002292308f0b0_0 .net "Rrst", 0 0, v0000022923092490_0;  alias, 1 drivers
v000002292308f150_0 .net "Wadder_internal", 2 0, L_00000229230a6680;  1 drivers
v0000022923093a70_0 .net "Wclk", 0 0, v00000229230a9920_0;  alias, 1 drivers
v00000229230922b0_0 .net "Wclken_internal", 0 0, v0000022923090370_0;  1 drivers
v0000022923092d50_0 .net "Wfull", 0 0, v000002292308fab0_0;  alias, 1 drivers
v0000022923093930_0 .net "Winc", 0 0, v0000022923096b90_0;  alias, 1 drivers
v0000022923092350_0 .net "Wptr_internal", 4 0, v00000229230907d0_0;  1 drivers
v0000022923093570_0 .net "Wq2_rptr_internal", 4 0, v0000022923009500_0;  1 drivers
v0000022923092cb0_0 .net "Wrdata", 7 0, v0000022923096050_0;  alias, 1 drivers
v00000229230931b0_0 .net "Wrst", 0 0, v0000022923092e90_0;  alias, 1 drivers
S_0000022922ed9590 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 12 99, 13 1 0, S_0000022922ed9400;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_0000022922e7bac0 .param/l "BUS_WIDTH" 0 13 4, C4<000000000000000000000000000000101>;
P_0000022922e7baf8 .param/l "NUM_STAGES" 0 13 3, C4<00000000000000000000000000000010>;
v00000229230091e0_0 .net "ASYNC", 4 0, v000002292308ff10_0;  alias, 1 drivers
v0000022923008f60_0 .net "CLK", 0 0, v00000229230a9920_0;  alias, 1 drivers
v0000022923009320_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
v0000022923009500_0 .var "SYNC", 4 0;
v0000022922fe01b0_0 .var/i "i", 31 0;
v000002292308f1f0 .array "sync_reg", 4 0, 1 0;
v000002292308f1f0_0 .array/port v000002292308f1f0, 0;
v000002292308f1f0_1 .array/port v000002292308f1f0, 1;
v000002292308f1f0_2 .array/port v000002292308f1f0, 2;
v000002292308f1f0_3 .array/port v000002292308f1f0, 3;
E_000002292302d340/0 .event anyedge, v000002292308f1f0_0, v000002292308f1f0_1, v000002292308f1f0_2, v000002292308f1f0_3;
v000002292308f1f0_4 .array/port v000002292308f1f0, 4;
E_000002292302d340/1 .event anyedge, v000002292308f1f0_4;
E_000002292302d340 .event/or E_000002292302d340/0, E_000002292302d340/1;
S_0000022923091750 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 12 112, 13 1 0, S_0000022922ed9400;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_0000022922e7c2c0 .param/l "BUS_WIDTH" 0 13 4, C4<000000000000000000000000000000101>;
P_0000022922e7c2f8 .param/l "NUM_STAGES" 0 13 3, C4<00000000000000000000000000000010>;
v0000022923090550_0 .net "ASYNC", 4 0, v00000229230907d0_0;  alias, 1 drivers
v000002292308fbf0_0 .net "CLK", 0 0, L_00000229230a6400;  alias, 1 drivers
v0000022923090050_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v000002292308f290_0 .var "SYNC", 4 0;
v00000229230909b0_0 .var/i "i", 31 0;
v000002292308f330 .array "sync_reg", 4 0, 1 0;
v000002292308f330_0 .array/port v000002292308f330, 0;
v000002292308f330_1 .array/port v000002292308f330, 1;
v000002292308f330_2 .array/port v000002292308f330, 2;
v000002292308f330_3 .array/port v000002292308f330, 3;
E_000002292302d5c0/0 .event anyedge, v000002292308f330_0, v000002292308f330_1, v000002292308f330_2, v000002292308f330_3;
v000002292308f330_4 .array/port v000002292308f330, 4;
E_000002292302d5c0/1 .event anyedge, v000002292308f330_4;
E_000002292302d5c0 .event/or E_000002292302d5c0/0, E_000002292302d5c0/1;
E_000002292302c900/0 .event negedge, v0000022923090050_0;
E_000002292302c900/1 .event posedge, v000002292308fbf0_0;
E_000002292302c900 .event/or E_000002292302c900/0, E_000002292302c900/1;
S_0000022923091430 .scope module, "Clogic" "Comb_logic" 12 55, 14 1 0, S_0000022922ed9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v0000022923090370_0 .var "Wclken", 0 0;
v00000229230905f0_0 .net "Wfull", 0 0, v000002292308fab0_0;  alias, 1 drivers
v000002292308f3d0_0 .net "Winc", 0 0, v0000022923096b90_0;  alias, 1 drivers
E_000002292302d2c0 .event anyedge, v000002292308f3d0_0, v00000229230905f0_0;
S_00000229230915c0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 12 68, 15 1 0, S_0000022922ed9400;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_0000022922f2c490 .param/l "Address_width" 0 15 5, C4<00000000000000000000000000000100>;
P_0000022922f2c4c8 .param/l "Data_width" 0 15 3, C4<00000000000000000000000000001000>;
P_0000022922f2c500 .param/l "Depth" 0 15 4, C4<00000000000000000000000000001000>;
v00000229230900f0 .array "MEM", 0 7, 7 0;
v000002292308f470_0 .net "Radder", 2 0, L_00000229230a6720;  alias, 1 drivers
v0000022923090690_0 .net "Rclk", 0 0, L_00000229230a6400;  alias, 1 drivers
v0000022923090910_0 .var "Rdata", 7 0;
v000002292308fd30_0 .net "Rempty_flag", 0 0, v0000022923090d70_0;  alias, 1 drivers
v000002292308f790_0 .net "Wadder", 2 0, L_00000229230a6680;  alias, 1 drivers
v0000022923090a50_0 .net "Wclk", 0 0, v00000229230a9920_0;  alias, 1 drivers
v000002292308f510_0 .net "Wclken", 0 0, v0000022923090370_0;  alias, 1 drivers
v000002292308f5b0_0 .net "Wrdata", 7 0, v0000022923096050_0;  alias, 1 drivers
E_000002292302cd40 .event posedge, v000002292308fbf0_0;
E_000002292302d4c0 .event posedge, v000002292300a0e0_0;
S_00000229230912a0 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 12 82, 16 1 0, S_0000022922ed9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 5 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 5 "Rptr";
P_000002292302cb00 .param/l "Address_width" 0 16 1, C4<00000000000000000000000000000100>;
v000002292308f830_0 .net "R2q_wptr", 4 0, v000002292308f290_0;  alias, 1 drivers
v0000022923090190_0 .net "Radder", 2 0, L_00000229230a6720;  alias, 1 drivers
v000002292308f650_0 .var "Radder_binary_current", 4 0;
v000002292308fe70_0 .var "Radder_binary_next", 4 0;
v0000022923090230_0 .var "Radder_gray_next", 4 0;
v000002292308f970_0 .net "Rclk", 0 0, L_00000229230a6400;  alias, 1 drivers
v0000022923090730_0 .var "Rempty", 0 0;
v0000022923090d70_0 .var "Rempty_flag", 0 0;
v0000022923090e10_0 .net "Rinc", 0 0, v0000022923093750_0;  alias, 1 drivers
v000002292308ff10_0 .var "Rptr", 4 0;
v000002292308f6f0_0 .net "Rrst", 0 0, v0000022923092490_0;  alias, 1 drivers
E_000002292302c740 .event anyedge, v000002292308f650_0, v0000022923090e10_0, v0000022923090730_0, v000002292308fe70_0;
L_00000229230a6720 .part v000002292308f650_0, 0, 3;
S_00000229230918e0 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 12 44, 17 1 0, S_0000022922ed9400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 5 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 5 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000002292302d380 .param/l "Address_width" 0 17 2, C4<00000000000000000000000000000100>;
v00000229230902d0_0 .net "Wadder", 2 0, L_00000229230a6680;  alias, 1 drivers
v000002292308f8d0_0 .var "Wadder_binary_current", 3 0;
v000002292308fc90_0 .var "Wadder_binary_next", 3 0;
v0000022923090410_0 .var "Wadder_gray_next", 3 0;
v000002292308fa10_0 .net "Wclk", 0 0, v00000229230a9920_0;  alias, 1 drivers
v000002292308fab0_0 .var "Wfull", 0 0;
v000002292308fb50_0 .net "Winc", 0 0, v0000022923096b90_0;  alias, 1 drivers
v00000229230907d0_0 .var "Wptr", 4 0;
v0000022923090b90_0 .net "Wq2_rptr", 4 0, v0000022923009500_0;  alias, 1 drivers
v0000022923090870_0 .net "Wrst", 0 0, v0000022923092e90_0;  alias, 1 drivers
E_000002292302cd80 .event anyedge, v000002292308f8d0_0, v000002292308f3d0_0, v00000229230905f0_0, v000002292308fc90_0;
L_00000229230a6680 .part v000002292308f8d0_0, 0, 3;
S_0000022923091a70 .scope module, "Prescale_MUX" "MUX_prescale" 3 258, 18 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 3 "OUT";
v00000229230928f0_0 .var "OUT", 2 0;
v0000022923092df0_0 .net "prescale", 5 0, L_00000229230a67c0;  1 drivers
E_000002292302cc40 .event anyedge, v0000022923092df0_0;
S_0000022923091c00 .scope module, "Pulse_gen" "PULSE_GEN" 3 231, 19 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v0000022923093430_0 .net "CLK", 0 0, L_00000229230a6400;  alias, 1 drivers
v0000022923092670_0 .net "LVL_SIG", 0 0, v00000229230a0aa0_0;  alias, 1 drivers
v0000022923092710_0 .var "PREV", 0 0;
v0000022923093750_0 .var "PULSE_SIG", 0 0;
v0000022923092b70_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
S_0000022923091d90 .scope module, "Regfile" "Register_file" 3 289, 20 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_0000022922e7adc0 .param/l "Address_width" 0 20 2, C4<00000000000000000000000000000100>;
P_0000022922e7adf8 .param/l "DATA_width" 0 20 2, C4<00000000000000000000000000001000>;
v0000022923093cf0_0 .array/port v0000022923093cf0, 0;
L_000002292300fb90 .functor BUFZ 8, v0000022923093cf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000022923093cf0_1 .array/port v0000022923093cf0, 1;
L_000002292300fea0 .functor BUFZ 8, v0000022923093cf0_1, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002292300f180 .functor BUFZ 8, v0000022923093cf0_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0000022923091f90_0 .net "Address", 3 0, v0000022923093110_0;  alias, 1 drivers
v0000022923092ad0_0 .net "CLK", 0 0, v00000229230a9920_0;  alias, 1 drivers
v0000022923092a30_0 .net "REG0", 7 0, L_000002292300fb90;  alias, 1 drivers
v0000022923093bb0_0 .net "REG1", 7 0, L_000002292300fea0;  alias, 1 drivers
v0000022923093250_0 .net "REG2", 7 0, L_000002292300f180;  alias, 1 drivers
v0000022923092fd0_0 .net "REG3", 7 0, v0000022923093cf0_3;  alias, 1 drivers
v00000229230923f0_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
v0000022923093890_0 .var "RdData", 7 0;
v0000022923092210_0 .var "RdData_valid", 0 0;
v00000229230927b0_0 .net "RdEn", 0 0, v00000229230965f0_0;  alias, 1 drivers
v0000022923093cf0 .array "Regfile", 0 15, 7 0;
v0000022923093b10_0 .net "WrData", 7 0, v0000022923096c30_0;  alias, 1 drivers
v00000229230939d0_0 .net "WrEn", 0 0, v00000229230969b0_0;  alias, 1 drivers
v0000022923092c10_0 .var/i "i", 31 0;
S_0000022923090f80 .scope module, "Reset_synchronizer1" "RST_SYNC" 3 122, 21 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_000002292302d400 .param/l "NUM_STAGES" 0 21 2, C4<00000000000000000000000000000010>;
v0000022923092850_0 .net "CLK", 0 0, v00000229230a9920_0;  alias, 1 drivers
v00000229230920d0_0 .net "RST", 0 0, v00000229230a9060_0;  alias, 1 drivers
v0000022923092e90_0 .var "SYNC_RST", 0 0;
v0000022923092990_0 .var "sync_reg", 1 0;
E_000002292302d540/0 .event negedge, v00000229230920d0_0;
E_000002292302d540/1 .event posedge, v000002292300a0e0_0;
E_000002292302d540 .event/or E_000002292302d540/0, E_000002292302d540/1;
S_0000022923091110 .scope module, "Reset_synchronizer2" "RST_SYNC" 3 132, 21 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_000002292302d580 .param/l "NUM_STAGES" 0 21 2, C4<00000000000000000000000000000010>;
v0000022923092030_0 .net "CLK", 0 0, v00000229230a9380_0;  alias, 1 drivers
v0000022923092f30_0 .net "RST", 0 0, v00000229230a9060_0;  alias, 1 drivers
v0000022923092490_0 .var "SYNC_RST", 0 0;
v0000022923093d90_0 .var "sync_reg", 1 0;
E_000002292302d1c0/0 .event negedge, v00000229230920d0_0;
E_000002292302d1c0/1 .event posedge, v0000022923092030_0;
E_000002292302d1c0 .event/or E_000002292302d1c0/0, E_000002292302d1c0/1;
S_00000229230953f0 .scope module, "System_control" "SYS_CTRL" 3 162, 22 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_0000022922eb89b0 .param/l "ALU_OP_code" 1 22 39, C4<1000>;
P_0000022922eb89e8 .param/l "ALU_operand_A" 1 22 37, C4<0110>;
P_0000022922eb8a20 .param/l "ALU_operand_B" 1 22 38, C4<0111>;
P_0000022922eb8a58 .param/l "ALU_operation" 1 22 40, C4<1001>;
P_0000022922eb8a90 .param/l "Address_width" 0 22 2, C4<00000000000000000000000000000100>;
P_0000022922eb8ac8 .param/l "Data_width" 0 22 2, C4<00000000000000000000000000001000>;
P_0000022922eb8b00 .param/l "Idle" 1 22 31, C4<0000>;
P_0000022922eb8b38 .param/l "Read_operation" 1 22 35, C4<0100>;
P_0000022922eb8b70 .param/l "Receive_Command" 1 22 32, C4<0001>;
P_0000022922eb8ba8 .param/l "Register_file_address" 1 22 33, C4<0010>;
P_0000022922eb8be0 .param/l "Register_file_data" 1 22 34, C4<0011>;
P_0000022922eb8c18 .param/l "Send_data_TX" 1 22 41, C4<1010>;
P_0000022922eb8c50 .param/l "Write_operation" 1 22 36, C4<0101>;
v0000022923093070_0 .var "ALU_EN", 0 0;
v00000229230932f0_0 .var "ALU_FUN", 3 0;
v0000022923093e30_0 .net "ALU_OUT", 7 0, v0000022923022460_0;  alias, 1 drivers
v0000022923093110_0 .var "Address", 3 0;
v00000229230937f0_0 .net "CLK", 0 0, v00000229230a9920_0;  alias, 1 drivers
v00000229230934d0_0 .var "CLK_EN", 0 0;
v0000022923093390_0 .var "Current_state", 3 0;
v00000229230936b0_0 .net "FIFO_full", 0 0, v000002292308fab0_0;  alias, 1 drivers
v0000022923093c50_0 .var "Next_state", 3 0;
v0000022923092170_0 .net "OUT_VALID", 0 0, v0000022922fe9370_0;  alias, 1 drivers
v0000022923092530_0 .var "RF_Address", 3 0;
v00000229230925d0_0 .var "RF_Data", 7 0;
v0000022923096190_0 .net "RST", 0 0, v0000022923092e90_0;  alias, 1 drivers
v0000022923096230_0 .net "RX_d_valid", 0 0, v000002292300a220_0;  alias, 1 drivers
v0000022923095fb0_0 .net "RX_p_data", 7 0, v0000022923009d20_0;  alias, 1 drivers
v0000022923096cd0_0 .net "RdData_valid", 0 0, v0000022923092210_0;  alias, 1 drivers
v00000229230965f0_0 .var "RdEN", 0 0;
v0000022923097c70_0 .net "Rd_data", 7 0, v0000022923093890_0;  alias, 1 drivers
v0000022923096b90_0 .var "TX_d_valid", 0 0;
v0000022923097810_0 .var "TX_data", 7 0;
v0000022923096050_0 .var "TX_p_data", 7 0;
v0000022923096c30_0 .var "WrData", 7 0;
v00000229230969b0_0 .var "WrEN", 0 0;
v0000022923096d70_0 .net "clk_div_en", 0 0, L_00000229230aa310;  alias, 1 drivers
v0000022923097d10_0 .var "command", 7 0;
v0000022923096e10_0 .var "command_reg", 7 0;
E_000002292302d680/0 .event anyedge, v0000022923093390_0, v00000229230925d0_0, v0000022923009d20_0, v0000022923096e10_0;
E_000002292302d680/1 .event anyedge, v00000229230905f0_0, v0000022923097810_0;
E_000002292302d680 .event/or E_000002292302d680/0, E_000002292302d680/1;
E_000002292302cc80/0 .event anyedge, v0000022923093390_0, v000002292300a220_0, v0000022923097d10_0, v0000022923092210_0;
E_000002292302cc80/1 .event anyedge, v0000022922fe9370_0;
E_000002292302cc80 .event/or E_000002292302cc80/0, E_000002292302cc80/1;
S_00000229230942c0 .scope module, "UARTRX" "UART_RX" 3 201, 23 10 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
    .port_info 8 /OUTPUT 1 "parity_error";
    .port_info 9 /OUTPUT 1 "framing_error";
P_000002292302ca00 .param/l "Data_width" 0 23 11, C4<00000000000000000000000000001000>;
L_000002292300ea80 .functor BUFZ 1, v000002292309bfe0_0, C4<0>, C4<0>, C4<0>;
L_000002292300fab0 .functor BUFZ 1, v000002292309c620_0, C4<0>, C4<0>, C4<0>;
v000002292309de80_0 .net "CLK", 0 0, L_00000229230a9e20;  alias, 1 drivers
v000002292309da20_0 .net "PAR_EN", 0 0, L_00000229230a6180;  1 drivers
v000002292309d700_0 .net "PAR_TYP", 0 0, L_00000229230a7bc0;  1 drivers
v000002292309dca0_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v000002292309c080_0 .net "RX_IN", 0 0, v00000229230a9240_0;  alias, 1 drivers
v000002292309d840_0 .net "RX_P_DATA", 7 0, v0000022923097090_0;  alias, 1 drivers
v000002292309db60_0 .net "RX_data_valid", 0 0, v00000229230976d0_0;  alias, 1 drivers
v000002292309c8a0_0 .net "bit_cnt_internal", 3 0, v000002292309c300_0;  1 drivers
v000002292309c9e0_0 .net "data_sample_enable_internal", 0 0, v00000229230974f0_0;  1 drivers
v000002292309d480_0 .net "deserializer_enable_internal", 0 0, v0000022923097270_0;  1 drivers
v000002292309c6c0_0 .net "edge_cnt_counter_internal", 5 0, v000002292309c760_0;  1 drivers
v000002292309cb20_0 .net "enable_internal", 0 0, v0000022923097450_0;  1 drivers
v000002292309cbc0_0 .net "framing_error", 0 0, L_000002292300fab0;  alias, 1 drivers
o000002292304ad38 .functor BUFZ 1, C4<z>; HiZ drive
v000002292309cd00_0 .net "parity_checker_enable", 0 0, o000002292304ad38;  0 drivers
v000002292309dde0_0 .net "parity_checker_enable_internal", 0 0, v0000022923096550_0;  1 drivers
v000002292309cc60_0 .net "parity_error", 0 0, L_000002292300ea80;  alias, 1 drivers
v000002292309cee0_0 .net "parity_error_internal", 0 0, v000002292309bfe0_0;  1 drivers
v000002292309cda0_0 .net "prescale", 5 0, L_00000229230a64a0;  1 drivers
v000002292309d7a0_0 .net "reset_counters_internal", 0 0, v0000022923097b30_0;  1 drivers
v000002292309c120_0 .net "sampled_bit_internal", 0 0, v000002292309d520_0;  1 drivers
v000002292309ce40_0 .net "start_checker_enable_internal", 0 0, v0000022923097bd0_0;  1 drivers
v000002292309cf80_0 .net "start_glitch_internal", 0 0, v000002292309c800_0;  1 drivers
v000002292309d3e0_0 .net "stop_checker_enable_internal", 0 0, v00000229230964b0_0;  1 drivers
v00000229230a0be0_0 .net "stop_error_internal", 0 0, v000002292309c620_0;  1 drivers
S_0000022923094450 .scope module, "FSM1" "UART_RX_FSM" 23 109, 24 1 0, S_00000229230942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_00000229230950d0 .param/l "Data_bits" 1 24 33, C4<000100>;
P_0000022923095108 .param/l "Data_valid" 1 24 36, C4<100000>;
P_0000022923095140 .param/l "Data_width" 0 24 2, C4<00000000000000000000000000001000>;
P_0000022923095178 .param/l "Idle" 1 24 31, C4<000001>;
P_00000229230951b0 .param/l "Parity_bit_check" 1 24 34, C4<001000>;
P_00000229230951e8 .param/l "Start_bit_check" 1 24 32, C4<000010>;
P_0000022923095220 .param/l "Stop_bit_check" 1 24 35, C4<010000>;
v0000022923097590_0 .net "CLK", 0 0, L_00000229230a9e20;  alias, 1 drivers
v0000022923096690_0 .var "Current_state", 5 0;
v00000229230979f0_0 .var "Next_state", 5 0;
v0000022923097a90_0 .net "PAR_EN", 0 0, L_00000229230a6180;  alias, 1 drivers
v0000022923096370_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v00000229230978b0_0 .net "RX_IN", 0 0, v00000229230a9240_0;  alias, 1 drivers
v0000022923096eb0_0 .net "bit_cnt", 3 0, v000002292309c300_0;  alias, 1 drivers
v00000229230974f0_0 .var "data_sample_enable", 0 0;
v00000229230976d0_0 .var "data_valid", 0 0;
v0000022923097270_0 .var "deserializer_enable", 0 0;
v0000022923097130_0 .net "edge_cnt", 5 0, v000002292309c760_0;  alias, 1 drivers
v0000022923097450_0 .var "enable", 0 0;
v0000022923096550_0 .var "parity_checker_enable", 0 0;
v00000229230960f0_0 .net "parity_error", 0 0, v000002292309bfe0_0;  alias, 1 drivers
v0000022923097630_0 .net "prescale", 5 0, L_00000229230a64a0;  alias, 1 drivers
v0000022923097b30_0 .var "reset_counters", 0 0;
v0000022923097bd0_0 .var "start_checker_enable", 0 0;
v0000022923096410_0 .net "start_glitch", 0 0, v000002292309c800_0;  alias, 1 drivers
v00000229230964b0_0 .var "stop_checker_enable", 0 0;
v0000022923097db0_0 .net "stop_error", 0 0, v000002292309c620_0;  alias, 1 drivers
E_000002292302c700 .event anyedge, v0000022923096690_0;
E_000002292302c780/0 .event anyedge, v0000022923096690_0, v00000229230978b0_0, v0000022923097130_0, v0000022923097630_0;
E_000002292302c780/1 .event anyedge, v0000022923096410_0, v0000022923096eb0_0, v0000022923097a90_0, v00000229230960f0_0;
E_000002292302c780/2 .event anyedge, v0000022923097db0_0;
E_000002292302c780 .event/or E_000002292302c780/0, E_000002292302c780/1, E_000002292302c780/2;
E_000002292302cdc0/0 .event negedge, v0000022923090050_0;
E_000002292302cdc0/1 .event posedge, v0000022923097590_0;
E_000002292302cdc0 .event/or E_000002292302cdc0/0, E_000002292302cdc0/1;
S_0000022923095a30 .scope module, "d" "deserializer" 23 66, 25 1 0, S_00000229230942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_000002292302c880 .param/l "Data_width" 0 25 2, C4<00000000000000000000000000001000>;
v0000022923096ff0_0 .net "CLK", 0 0, L_00000229230a9e20;  alias, 1 drivers
v0000022923097090_0 .var "P_DATA", 7 0;
v00000229230971d0_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v0000022923096730_0 .net "bit_cnt", 3 0, v000002292309c300_0;  alias, 1 drivers
v00000229230967d0_0 .net "deserializer_enable", 0 0, v0000022923097270_0;  alias, 1 drivers
v0000022923096af0_0 .net "sampled_bit", 0 0, v000002292309d520_0;  alias, 1 drivers
S_0000022923095580 .scope module, "ds" "data_sampling" 23 53, 26 1 0, S_00000229230942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v0000022923097310_0 .net "CLK", 0 0, L_00000229230a9e20;  alias, 1 drivers
v00000229230973b0_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v0000022923097770_0 .net "RX_IN", 0 0, v00000229230a9240_0;  alias, 1 drivers
v0000022923097950_0 .net "data_sample_enable", 0 0, v00000229230974f0_0;  alias, 1 drivers
v0000022923097e50_0 .net "edge_cnt", 5 0, v000002292309c760_0;  alias, 1 drivers
v0000022923096870_0 .net "prescale", 5 0, L_00000229230a64a0;  alias, 1 drivers
v0000022923096910_0 .var "sample1", 0 0;
v0000022923096a50_0 .var "sample2", 0 0;
v0000022923093610_0 .var "sample3", 0 0;
v000002292309d520_0 .var "sampled_bit", 0 0;
S_0000022923095710 .scope module, "ebc" "edge_bit_counter" 23 42, 27 1 0, S_00000229230942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v000002292309c940_0 .net "CLK", 0 0, L_00000229230a9e20;  alias, 1 drivers
v000002292309c1c0_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v000002292309c300_0 .var "bit_cnt", 3 0;
v000002292309c760_0 .var "edge_cnt", 5 0;
v000002292309d200_0 .net "enable", 0 0, v0000022923097450_0;  alias, 1 drivers
v000002292309dd40_0 .net "prescale", 5 0, L_00000229230a64a0;  alias, 1 drivers
v000002292309d0c0_0 .net "reset_counters", 0 0, v0000022923097b30_0;  alias, 1 drivers
S_00000229230958a0 .scope module, "pc" "parity_checker" 23 78, 28 1 0, S_00000229230942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_000002292302ce00 .param/l "Data_width" 0 28 2, C4<00000000000000000000000000001000>;
v000002292309ca80_0 .net "CLK", 0 0, L_00000229230a9e20;  alias, 1 drivers
v000002292309c440_0 .net "PAR_TYP", 0 0, L_00000229230a7bc0;  alias, 1 drivers
v000002292309d5c0_0 .var "P_flag", 0 0;
v000002292309d160_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v000002292309dc00_0 .net "bit_cnt", 3 0, v000002292309c300_0;  alias, 1 drivers
v000002292309c4e0_0 .var "data", 7 0;
v000002292309c580_0 .net "parity_checker_enable", 0 0, o000002292304ad38;  alias, 0 drivers
v000002292309bfe0_0 .var "parity_error", 0 0;
v000002292309d2a0_0 .net "sampled_bit", 0 0, v000002292309d520_0;  alias, 1 drivers
S_0000022923094900 .scope module, "start" "start_checker" 23 89, 29 1 0, S_00000229230942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v000002292309dac0_0 .net "CLK", 0 0, L_00000229230a9e20;  alias, 1 drivers
v000002292309d8e0_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v000002292309c3a0_0 .net "sampled_bit", 0 0, v000002292309d520_0;  alias, 1 drivers
v000002292309d980_0 .net "start_checker_enable", 0 0, v0000022923097bd0_0;  alias, 1 drivers
v000002292309c800_0 .var "start_glitch", 0 0;
S_00000229230945e0 .scope module, "stop" "stop_checker" 23 98, 30 1 0, S_00000229230942c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v000002292309c260_0 .net "CLK", 0 0, L_00000229230a9e20;  alias, 1 drivers
v000002292309d340_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v000002292309d020_0 .net "sampled_bit", 0 0, v000002292309d520_0;  alias, 1 drivers
v000002292309d660_0 .net "stop_checker_enable", 0 0, v00000229230964b0_0;  alias, 1 drivers
v000002292309c620_0 .var "stop_error", 0 0;
S_0000022923094a90 .scope module, "UARTTX" "UART_TX" 3 218, 31 7 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "P_DATA";
    .port_info 3 /INPUT 1 "Data_Valid";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /INPUT 1 "parity_type";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
P_000002292302ce40 .param/l "DATA_WIDTH" 0 31 7, C4<00000000000000000000000000001000>;
v00000229230a05a0_0 .net "CLK", 0 0, L_00000229230a6400;  alias, 1 drivers
v00000229230a01e0_0 .net "Data_Valid", 0 0, L_000002292300fb20;  1 drivers
v00000229230a0280_0 .net "P_DATA", 7 0, v0000022923090910_0;  alias, 1 drivers
v00000229230a0460_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v00000229230a2530_0 .net "TX_OUT", 0 0, v00000229230a1c20_0;  alias, 1 drivers
v00000229230a3a70_0 .net "busy", 0 0, v00000229230a0aa0_0;  alias, 1 drivers
v00000229230a3ed0_0 .net "mux_sel", 1 0, v00000229230a0960_0;  1 drivers
v00000229230a2f30_0 .net "parity", 0 0, v00000229230a1ea0_0;  1 drivers
v00000229230a4010_0 .net "parity_enable", 0 0, L_00000229230a6d60;  1 drivers
v00000229230a2a30_0 .net "parity_type", 0 0, L_00000229230a8480;  1 drivers
v00000229230a2ad0_0 .net "ser_data", 0 0, L_00000229230a6540;  1 drivers
v00000229230a25d0_0 .net "seriz_done", 0 0, L_00000229230a78a0;  1 drivers
v00000229230a2e90_0 .net "seriz_en", 0 0, v00000229230a0780_0;  1 drivers
S_0000022923095bc0 .scope module, "U0_Serializer" "Serializer" 31 38, 32 2 0, S_0000022923094a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "DATA";
    .port_info 3 /INPUT 1 "Enable";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 1 "Data_Valid";
    .port_info 6 /OUTPUT 1 "ser_out";
    .port_info 7 /OUTPUT 1 "ser_done";
P_000002292302c940 .param/l "WIDTH" 0 32 2, C4<00000000000000000000000000001000>;
v00000229230a0640_0 .net "Busy", 0 0, v00000229230a0aa0_0;  alias, 1 drivers
v00000229230a17c0_0 .net "CLK", 0 0, L_00000229230a6400;  alias, 1 drivers
v00000229230a0820_0 .net "DATA", 7 0, v0000022923090910_0;  alias, 1 drivers
v00000229230a0dc0_0 .var "DATA_V", 7 0;
v00000229230a0c80_0 .net "Data_Valid", 0 0, L_000002292300fb20;  alias, 1 drivers
v00000229230a19a0_0 .net "Enable", 0 0, v00000229230a0780_0;  alias, 1 drivers
v00000229230a0d20_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v00000229230a08c0_0 .net *"_ivl_0", 31 0, L_00000229230a65e0;  1 drivers
L_00000229230aa430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000229230a1400_0 .net/2u *"_ivl_10", 0 0, L_00000229230aa430;  1 drivers
L_00000229230aa358 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229230a14a0_0 .net *"_ivl_3", 28 0, L_00000229230aa358;  1 drivers
L_00000229230aa3a0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v00000229230a0a00_0 .net/2u *"_ivl_4", 31 0, L_00000229230aa3a0;  1 drivers
v00000229230a0e60_0 .net *"_ivl_6", 0 0, L_00000229230a8200;  1 drivers
L_00000229230aa3e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229230a0fa0_0 .net/2u *"_ivl_8", 0 0, L_00000229230aa3e8;  1 drivers
v00000229230a1860_0 .var "ser_count", 2 0;
v00000229230a1b80_0 .net "ser_done", 0 0, L_00000229230a78a0;  alias, 1 drivers
v00000229230a1680_0 .net "ser_out", 0 0, L_00000229230a6540;  alias, 1 drivers
L_00000229230a65e0 .concat [ 3 29 0 0], v00000229230a1860_0, L_00000229230aa358;
L_00000229230a8200 .cmp/eq 32, L_00000229230a65e0, L_00000229230aa3a0;
L_00000229230a78a0 .functor MUXZ 1, L_00000229230aa430, L_00000229230aa3e8, L_00000229230a8200, C4<>;
L_00000229230a6540 .part v00000229230a0dc0_0, 0, 1;
S_0000022923095260 .scope module, "U0_fsm" "uart_tx_fsm" 31 27, 33 2 0, S_0000022923094a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "Data_Valid";
    .port_info 3 /INPUT 1 "ser_done";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /OUTPUT 1 "Ser_enable";
    .port_info 6 /OUTPUT 2 "mux_sel";
    .port_info 7 /OUTPUT 1 "busy";
P_0000022923002220 .param/l "IDLE" 0 33 16, C4<000>;
P_0000022923002258 .param/l "data" 0 33 18, C4<011>;
P_0000022923002290 .param/l "parity" 0 33 19, C4<010>;
P_00000229230022c8 .param/l "start" 0 33 17, C4<001>;
P_0000022923002300 .param/l "stop" 0 33 20, C4<110>;
v00000229230a0f00_0 .net "CLK", 0 0, L_00000229230a6400;  alias, 1 drivers
v00000229230a0b40_0 .net "Data_Valid", 0 0, L_000002292300fb20;  alias, 1 drivers
v00000229230a1540_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v00000229230a0780_0 .var "Ser_enable", 0 0;
v00000229230a0aa0_0 .var "busy", 0 0;
v00000229230a1900_0 .var "busy_c", 0 0;
v00000229230a06e0_0 .var "current_state", 2 0;
v00000229230a0960_0 .var "mux_sel", 1 0;
v00000229230a0500_0 .var "next_state", 2 0;
v00000229230a0320_0 .net "parity_enable", 0 0, L_00000229230a6d60;  alias, 1 drivers
v00000229230a15e0_0 .net "ser_done", 0 0, L_00000229230a78a0;  alias, 1 drivers
E_000002292302ca80 .event anyedge, v00000229230a06e0_0, v00000229230a1b80_0;
E_000002292302cac0 .event anyedge, v00000229230a06e0_0, v00000229230a0c80_0, v00000229230a1b80_0, v00000229230a0320_0;
S_0000022923095d50 .scope module, "U0_mux" "mux" 31 49, 34 2 0, S_0000022923094a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "IN_0";
    .port_info 3 /INPUT 1 "IN_1";
    .port_info 4 /INPUT 1 "IN_2";
    .port_info 5 /INPUT 1 "IN_3";
    .port_info 6 /INPUT 2 "SEL";
    .port_info 7 /OUTPUT 1 "OUT";
v00000229230a1040_0 .net "CLK", 0 0, L_00000229230a6400;  alias, 1 drivers
L_00000229230aa478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000229230a1a40_0 .net "IN_0", 0 0, L_00000229230aa478;  1 drivers
v00000229230a10e0_0 .net "IN_1", 0 0, L_00000229230a6540;  alias, 1 drivers
v00000229230a1180_0 .net "IN_2", 0 0, v00000229230a1ea0_0;  alias, 1 drivers
L_00000229230aa4c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000229230a1220_0 .net "IN_3", 0 0, L_00000229230aa4c0;  1 drivers
v00000229230a1c20_0 .var "OUT", 0 0;
v00000229230a12c0_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v00000229230a1360_0 .net "SEL", 1 0, v00000229230a0960_0;  alias, 1 drivers
v00000229230a0140_0 .var "mux_out", 0 0;
E_000002292302cb40/0 .event anyedge, v00000229230a0960_0, v00000229230a1a40_0, v00000229230a1680_0, v00000229230a1180_0;
E_000002292302cb40/1 .event anyedge, v00000229230a1220_0;
E_000002292302cb40 .event/or E_000002292302cb40/0, E_000002292302cb40/1;
S_0000022923094c20 .scope module, "U0_parity_calc" "parity_calc" 31 60, 35 1 0, S_0000022923094a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "parity_enable";
    .port_info 3 /INPUT 1 "parity_type";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 8 "DATA";
    .port_info 6 /INPUT 1 "Data_Valid";
    .port_info 7 /OUTPUT 1 "parity";
P_000002292302cf80 .param/l "WIDTH" 0 35 1, C4<00000000000000000000000000001000>;
v00000229230a03c0_0 .net "Busy", 0 0, v00000229230a0aa0_0;  alias, 1 drivers
v00000229230a1ae0_0 .net "CLK", 0 0, L_00000229230a6400;  alias, 1 drivers
v00000229230a1720_0 .net "DATA", 7 0, v0000022923090910_0;  alias, 1 drivers
v00000229230a1cc0_0 .var "DATA_V", 7 0;
v00000229230a1d60_0 .net "Data_Valid", 0 0, L_000002292300fb20;  alias, 1 drivers
v00000229230a1e00_0 .net "RST", 0 0, v0000022923092490_0;  alias, 1 drivers
v00000229230a1ea0_0 .var "parity", 0 0;
v00000229230a0000_0 .net "parity_enable", 0 0, L_00000229230a6d60;  alias, 1 drivers
v00000229230a00a0_0 .net "parity_type", 0 0, L_00000229230a8480;  alias, 1 drivers
S_0000022923094f40 .scope module, "clock_divider_UART_RX" "ClkDiv" 3 140, 36 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_000002292302cc00 .param/l "Ratio_width" 0 36 2, C4<00000000000000000000000000001000>;
L_000002292300fff0 .functor AND 1, L_00000229230aa310, L_00000229230a96a0, C4<1>, C4<1>;
L_000002292300f490 .functor AND 1, L_000002292300fff0, L_00000229230a9d80, C4<1>, C4<1>;
v00000229230a3c50_0 .net "Counter_full", 6 0, L_00000229230a9c40;  1 drivers
v00000229230a36b0_0 .net "Counter_half", 6 0, L_00000229230a8840;  1 drivers
L_00000229230aa040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000229230a3430_0 .net *"_ivl_10", 0 0, L_00000229230aa040;  1 drivers
L_00000229230aa088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000229230a3f70_0 .net/2u *"_ivl_12", 31 0, L_00000229230aa088;  1 drivers
v00000229230a22b0_0 .net *"_ivl_14", 31 0, L_00000229230a9600;  1 drivers
v00000229230a4790_0 .net *"_ivl_18", 7 0, L_00000229230a8c00;  1 drivers
v00000229230a3bb0_0 .net *"_ivl_2", 31 0, L_00000229230a94c0;  1 drivers
v00000229230a2350_0 .net *"_ivl_20", 6 0, L_00000229230a8a20;  1 drivers
L_00000229230aa0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000229230a4290_0 .net *"_ivl_22", 0 0, L_00000229230aa0d0;  1 drivers
L_00000229230aa118 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000229230a2fd0_0 .net/2u *"_ivl_28", 7 0, L_00000229230aa118;  1 drivers
v00000229230a34d0_0 .net *"_ivl_33", 0 0, L_00000229230a96a0;  1 drivers
v00000229230a2990_0 .net *"_ivl_34", 0 0, L_000002292300fff0;  1 drivers
v00000229230a27b0_0 .net *"_ivl_37", 0 0, L_00000229230a9d80;  1 drivers
L_00000229230a9ff8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229230a40b0_0 .net *"_ivl_5", 23 0, L_00000229230a9ff8;  1 drivers
v00000229230a3610_0 .net *"_ivl_6", 31 0, L_00000229230a9a60;  1 drivers
v00000229230a2670_0 .net *"_ivl_8", 30 0, L_00000229230a99c0;  1 drivers
v00000229230a4150_0 .net "clk_en", 0 0, L_000002292300f490;  1 drivers
v00000229230a3cf0_0 .var "count", 7 0;
v00000229230a4470_0 .var "div_clk", 0 0;
v00000229230a3d90_0 .net "i_clk_en", 0 0, L_00000229230aa310;  alias, 1 drivers
v00000229230a3e30_0 .net "i_div_ratio", 7 0, L_00000229230a9ec0;  1 drivers
v00000229230a41f0_0 .net "i_ref_clk", 0 0, v00000229230a9380_0;  alias, 1 drivers
v00000229230a2b70_0 .net "i_rst_n", 0 0, v0000022923092490_0;  alias, 1 drivers
v00000229230a4330_0 .net "is_odd", 0 0, L_00000229230a9420;  1 drivers
v00000229230a2c10_0 .net "is_one", 0 0, L_00000229230a8ac0;  1 drivers
v00000229230a2cb0_0 .net "is_zero", 0 0, L_00000229230a9ce0;  1 drivers
v00000229230a2170_0 .net "o_div_clk", 0 0, L_00000229230a9e20;  alias, 1 drivers
v00000229230a43d0_0 .var "odd_edge_tog", 0 0;
E_000002292302ccc0/0 .event negedge, v0000022923090050_0;
E_000002292302ccc0/1 .event posedge, v0000022923092030_0;
E_000002292302ccc0 .event/or E_000002292302ccc0/0, E_000002292302ccc0/1;
L_00000229230a9420 .part L_00000229230a9ec0, 0, 1;
L_00000229230a94c0 .concat [ 8 24 0 0], L_00000229230a9ec0, L_00000229230a9ff8;
L_00000229230a99c0 .part L_00000229230a94c0, 1, 31;
L_00000229230a9a60 .concat [ 31 1 0 0], L_00000229230a99c0, L_00000229230aa040;
L_00000229230a9600 .arith/sub 32, L_00000229230a9a60, L_00000229230aa088;
L_00000229230a8840 .part L_00000229230a9600, 0, 7;
L_00000229230a8a20 .part L_00000229230a9ec0, 1, 7;
L_00000229230a8c00 .concat [ 7 1 0 0], L_00000229230a8a20, L_00000229230aa0d0;
L_00000229230a9c40 .part L_00000229230a8c00, 0, 7;
L_00000229230a9ce0 .reduce/nor L_00000229230a9ec0;
L_00000229230a8ac0 .cmp/eq 8, L_00000229230a9ec0, L_00000229230aa118;
L_00000229230a96a0 .reduce/nor L_00000229230a8ac0;
L_00000229230a9d80 .reduce/nor L_00000229230a9ce0;
L_00000229230a9e20 .functor MUXZ 1, v00000229230a9380_0, v00000229230a4470_0, L_000002292300f490, C4<>;
S_0000022923094db0 .scope begin, "counter_proc" "counter_proc" 36 27, 36 27 0, S_0000022923094f40;
 .timescale 0 0;
S_0000022923094770 .scope module, "clock_divider_UART_TX" "ClkDiv" 3 150, 36 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_000002292302ce80 .param/l "Ratio_width" 0 36 2, C4<00000000000000000000000000001000>;
L_000002292300fdc0 .functor AND 1, L_00000229230aa310, L_00000229230a7300, C4<1>, C4<1>;
L_000002292300f880 .functor AND 1, L_000002292300fdc0, L_00000229230a62c0, C4<1>, C4<1>;
v00000229230a3750_0 .net "Counter_full", 6 0, L_00000229230a6ae0;  1 drivers
v00000229230a4510_0 .net "Counter_half", 6 0, L_00000229230a71c0;  1 drivers
L_00000229230aa1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000229230a2d50_0 .net *"_ivl_10", 0 0, L_00000229230aa1f0;  1 drivers
L_00000229230aa238 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000229230a2030_0 .net/2u *"_ivl_12", 31 0, L_00000229230aa238;  1 drivers
v00000229230a3070_0 .net *"_ivl_14", 31 0, L_00000229230a69a0;  1 drivers
v00000229230a2df0_0 .net *"_ivl_18", 7 0, L_00000229230a7620;  1 drivers
v00000229230a3110_0 .net *"_ivl_2", 31 0, L_00000229230a7120;  1 drivers
v00000229230a45b0_0 .net *"_ivl_20", 6 0, L_00000229230a7940;  1 drivers
L_00000229230aa280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000229230a4650_0 .net *"_ivl_22", 0 0, L_00000229230aa280;  1 drivers
L_00000229230aa2c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000229230a31b0_0 .net/2u *"_ivl_28", 7 0, L_00000229230aa2c8;  1 drivers
v00000229230a3890_0 .net *"_ivl_33", 0 0, L_00000229230a7300;  1 drivers
v00000229230a3250_0 .net *"_ivl_34", 0 0, L_000002292300fdc0;  1 drivers
v00000229230a2210_0 .net *"_ivl_37", 0 0, L_00000229230a62c0;  1 drivers
L_00000229230aa1a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000229230a46f0_0 .net *"_ivl_5", 23 0, L_00000229230aa1a8;  1 drivers
v00000229230a20d0_0 .net *"_ivl_6", 31 0, L_00000229230a76c0;  1 drivers
v00000229230a32f0_0 .net *"_ivl_8", 30 0, L_00000229230a6220;  1 drivers
v00000229230a3390_0 .net "clk_en", 0 0, L_000002292300f880;  1 drivers
v00000229230a3570_0 .var "count", 7 0;
v00000229230a3930_0 .var "div_clk", 0 0;
v00000229230a2710_0 .net "i_clk_en", 0 0, L_00000229230aa310;  alias, 1 drivers
v00000229230a23f0_0 .net "i_div_ratio", 7 0, v0000022923093cf0_3;  alias, 1 drivers
v00000229230a37f0_0 .net "i_ref_clk", 0 0, v00000229230a9380_0;  alias, 1 drivers
v00000229230a2490_0 .net "i_rst_n", 0 0, v0000022923092490_0;  alias, 1 drivers
v00000229230a39d0_0 .net "is_odd", 0 0, L_00000229230a88e0;  1 drivers
v00000229230a2850_0 .net "is_one", 0 0, L_00000229230a6c20;  1 drivers
v00000229230a28f0_0 .net "is_zero", 0 0, L_00000229230a7ee0;  1 drivers
v00000229230a3b10_0 .net "o_div_clk", 0 0, L_00000229230a6400;  alias, 1 drivers
v00000229230a4f10_0 .var "odd_edge_tog", 0 0;
L_00000229230a88e0 .part v0000022923093cf0_3, 0, 1;
L_00000229230a7120 .concat [ 8 24 0 0], v0000022923093cf0_3, L_00000229230aa1a8;
L_00000229230a6220 .part L_00000229230a7120, 1, 31;
L_00000229230a76c0 .concat [ 31 1 0 0], L_00000229230a6220, L_00000229230aa1f0;
L_00000229230a69a0 .arith/sub 32, L_00000229230a76c0, L_00000229230aa238;
L_00000229230a71c0 .part L_00000229230a69a0, 0, 7;
L_00000229230a7940 .part v0000022923093cf0_3, 1, 7;
L_00000229230a7620 .concat [ 7 1 0 0], L_00000229230a7940, L_00000229230aa280;
L_00000229230a6ae0 .part L_00000229230a7620, 0, 7;
L_00000229230a7ee0 .reduce/nor v0000022923093cf0_3;
L_00000229230a6c20 .cmp/eq 8, v0000022923093cf0_3, L_00000229230aa2c8;
L_00000229230a7300 .reduce/nor L_00000229230a6c20;
L_00000229230a62c0 .reduce/nor L_00000229230a7ee0;
L_00000229230a6400 .functor MUXZ 1, v00000229230a9380_0, v00000229230a3930_0, L_000002292300f880, C4<>;
S_0000022923093fa0 .scope begin, "counter_proc" "counter_proc" 36 27, 36 27 0, S_0000022923094770;
 .timescale 0 0;
S_0000022923094130 .scope module, "clock_gating_ALU" "CLK_gate" 3 265, 37 1 0, S_0000022922eefa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
L_000002292300f0a0 .functor AND 1, v00000229230a4fb0_0, v00000229230a9920_0, C4<1>, C4<1>;
v00000229230a5050_0 .net "CLK", 0 0, v00000229230a9920_0;  alias, 1 drivers
v00000229230a5910_0 .net "CLK_EN", 0 0, v00000229230934d0_0;  alias, 1 drivers
v00000229230a4c90_0 .net "GATED_CLK", 0 0, L_000002292300f0a0;  alias, 1 drivers
v00000229230a4fb0_0 .var "latch", 0 0;
E_000002292302cf40 .event anyedge, v00000229230934d0_0, v000002292300a0e0_0;
    .scope S_0000022923090f80;
T_4 ;
    %wait E_000002292302d540;
    %load/vec4 v00000229230920d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022923092990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000022923092990_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022923092990_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022923090f80;
T_5 ;
    %wait E_000002292302d540;
    %load/vec4 v00000229230920d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923092e90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022923092990_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000022923092e90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022923091110;
T_6 ;
    %wait E_000002292302d1c0;
    %load/vec4 v0000022923092f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022923093d90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000022923093d90_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022923093d90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022923091110;
T_7 ;
    %wait E_000002292302d1c0;
    %load/vec4 v0000022923092f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923092490_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000022923093d90_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000022923092490_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022923094f40;
T_8 ;
    %wait E_000002292302ccc0;
    %fork t_1, S_0000022923094db0;
    %jmp t_0;
    .scope S_0000022923094db0;
t_1 ;
    %load/vec4 v00000229230a2b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230a3cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230a4470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229230a43d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000229230a4150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000229230a4330_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v00000229230a3cf0_0;
    %load/vec4 v00000229230a36b0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230a3cf0_0, 0;
    %load/vec4 v00000229230a4470_0;
    %inv;
    %assign/vec4 v00000229230a4470_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000229230a4330_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.11, 10;
    %load/vec4 v00000229230a3cf0_0;
    %load/vec4 v00000229230a36b0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v00000229230a43d0_0;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/1 T_8.9, 8;
    %load/vec4 v00000229230a4330_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.13, 11;
    %load/vec4 v00000229230a3cf0_0;
    %load/vec4 v00000229230a3c50_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.12, 10;
    %load/vec4 v00000229230a43d0_0;
    %nor/r;
    %and;
T_8.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.9;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230a3cf0_0, 0;
    %load/vec4 v00000229230a4470_0;
    %inv;
    %assign/vec4 v00000229230a4470_0, 0;
    %load/vec4 v00000229230a43d0_0;
    %inv;
    %assign/vec4 v00000229230a43d0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v00000229230a3cf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000229230a3cf0_0, 0;
T_8.8 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_0000022923094f40;
t_0 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022923094770;
T_9 ;
    %wait E_000002292302ccc0;
    %fork t_3, S_0000022923093fa0;
    %jmp t_2;
    .scope S_0000022923093fa0;
t_3 ;
    %load/vec4 v00000229230a2490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230a3570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230a3930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229230a4f10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000229230a3390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000229230a39d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v00000229230a3570_0;
    %load/vec4 v00000229230a4510_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230a3570_0, 0;
    %load/vec4 v00000229230a3930_0;
    %inv;
    %assign/vec4 v00000229230a3930_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000229230a39d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.11, 10;
    %load/vec4 v00000229230a3570_0;
    %load/vec4 v00000229230a4510_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.10, 9;
    %load/vec4 v00000229230a4f10_0;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/1 T_9.9, 8;
    %load/vec4 v00000229230a39d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.13, 11;
    %load/vec4 v00000229230a3570_0;
    %load/vec4 v00000229230a3750_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.12, 10;
    %load/vec4 v00000229230a4f10_0;
    %nor/r;
    %and;
T_9.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.9;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230a3570_0, 0;
    %load/vec4 v00000229230a3930_0;
    %inv;
    %assign/vec4 v00000229230a3930_0, 0;
    %load/vec4 v00000229230a4f10_0;
    %inv;
    %assign/vec4 v00000229230a4f10_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v00000229230a3570_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000229230a3570_0, 0;
T_9.8 ;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %end;
    .scope S_0000022923094770;
t_2 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_00000229230953f0;
T_10 ;
    %wait E_000002292302d180;
    %load/vec4 v0000022923096190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022923093390_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022923093c50_0;
    %assign/vec4 v0000022923093390_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000229230953f0;
T_11 ;
    %wait E_000002292302cc80;
    %load/vec4 v0000022923093390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.12;
T_11.0 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.14 ;
    %jmp T_11.12;
T_11.1 ;
    %load/vec4 v0000022923097d10_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %load/vec4 v0000022923093390_0;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.20;
T_11.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.20;
T_11.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.20;
T_11.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.20;
T_11.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.12;
T_11.2 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %load/vec4 v0000022923097d10_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_11.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0000022923097d10_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_11.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.26 ;
T_11.24 ;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0000022923093390_0;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.22 ;
    %jmp T_11.12;
T_11.3 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0000022923093390_0;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.28 ;
    %jmp T_11.12;
T_11.4 ;
    %load/vec4 v0000022923096cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.30;
T_11.29 ;
    %load/vec4 v0000022923093390_0;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.30 ;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.12;
T_11.6 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v0000022923093390_0;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.32 ;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.34;
T_11.33 ;
    %load/vec4 v0000022923093390_0;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.34 ;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.36;
T_11.35 ;
    %load/vec4 v0000022923093390_0;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.36 ;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0000022923092170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.38;
T_11.37 ;
    %load/vec4 v0000022923093390_0;
    %store/vec4 v0000022923093c50_0, 0, 4;
T_11.38 ;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022923093c50_0, 0, 4;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000229230953f0;
T_12 ;
    %wait E_000002292302d680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923093070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230934d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022923096050_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923096b90_0, 0, 1;
    %load/vec4 v0000022923093390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %load/vec4 v00000229230925d0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %jmp T_12.12;
T_12.0 ;
    %load/vec4 v00000229230925d0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %jmp T_12.12;
T_12.1 ;
    %load/vec4 v0000022923095fb0_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %load/vec4 v00000229230925d0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %jmp T_12.12;
T_12.2 ;
    %load/vec4 v00000229230925d0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %jmp T_12.12;
T_12.3 ;
    %load/vec4 v00000229230925d0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %jmp T_12.12;
T_12.4 ;
    %load/vec4 v00000229230925d0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %jmp T_12.12;
T_12.5 ;
    %load/vec4 v00000229230925d0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %jmp T_12.12;
T_12.6 ;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %load/vec4 v0000022923095fb0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %jmp T_12.12;
T_12.7 ;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %load/vec4 v0000022923095fb0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %jmp T_12.12;
T_12.8 ;
    %load/vec4 v0000022923095fb0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230934d0_0, 0, 1;
    %jmp T_12.12;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230934d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923093070_0, 0, 1;
    %load/vec4 v0000022923095fb0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v00000229230936b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0000022923097810_0;
    %store/vec4 v0000022923096050_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923096b90_0, 0, 1;
    %load/vec4 v0000022923095fb0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
T_12.13 ;
    %load/vec4 v0000022923096e10_0;
    %store/vec4 v0000022923097d10_0, 0, 8;
    %load/vec4 v0000022923095fb0_0;
    %store/vec4 v0000022923096c30_0, 0, 8;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000229230953f0;
T_13 ;
    %wait E_000002292302d180;
    %load/vec4 v0000022923096190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022923092530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022923093110_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230925d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000229230932f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923097810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923096e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230965f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230969b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230965f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230969b0_0, 0;
    %load/vec4 v0000022923093390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.12;
T_13.2 ;
    %load/vec4 v0000022923095fb0_0;
    %assign/vec4 v0000022923096e10_0, 0;
    %jmp T_13.12;
T_13.3 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v0000022923095fb0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000022923092530_0, 0;
    %load/vec4 v0000022923095fb0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000022923093110_0, 0;
T_13.13 ;
    %jmp T_13.12;
T_13.4 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v0000022923095fb0_0;
    %assign/vec4 v00000229230925d0_0, 0;
T_13.15 ;
    %jmp T_13.12;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229230965f0_0, 0;
    %load/vec4 v0000022923097c70_0;
    %assign/vec4 v0000022923097810_0, 0;
    %jmp T_13.12;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229230969b0_0, 0;
    %jmp T_13.12;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229230969b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022923092530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022923093110_0, 0;
    %jmp T_13.12;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229230969b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022923092530_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022923093110_0, 0;
    %jmp T_13.12;
T_13.9 ;
    %load/vec4 v0000022923096230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v0000022923095fb0_0;
    %pad/u 4;
    %assign/vec4 v00000229230932f0_0, 0;
T_13.17 ;
    %jmp T_13.12;
T_13.10 ;
    %load/vec4 v0000022923092170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %load/vec4 v0000022923093e30_0;
    %assign/vec4 v0000022923097810_0, 0;
T_13.19 ;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000022922eec440;
T_14 ;
    %wait E_000002292302d180;
    %load/vec4 v0000022923008ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002292300a360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923008b00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000022923008b00_0;
    %load/vec4 v0000022923009be0_0;
    %cmp/ne;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002292300a360_0, 0;
    %load/vec4 v0000022923009be0_0;
    %assign/vec4 v0000022923008b00_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000002292300a360_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000022923009780_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002292300a360_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000022922eec440;
T_15 ;
    %wait E_000002292302d180;
    %load/vec4 v0000022923008ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292300a220_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000022923009b40_0;
    %assign/vec4 v000002292300a220_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000022922eec440;
T_16 ;
    %wait E_000002292302d180;
    %load/vec4 v0000022923008ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923009d20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000022923009dc0_0;
    %assign/vec4 v0000022923009d20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000022923095710;
T_17 ;
    %wait E_000002292302cdc0;
    %load/vec4 v000002292309c1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002292309c760_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002292309d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002292309c760_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000002292309d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000002292309c760_0;
    %pad/u 32;
    %load/vec4 v000002292309dd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002292309c760_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v000002292309c760_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002292309c760_0, 0;
T_17.7 ;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000022923095710;
T_18 ;
    %wait E_000002292302cdc0;
    %load/vec4 v000002292309c1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002292309c300_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002292309d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002292309c300_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000002292309d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v000002292309c760_0;
    %pad/u 32;
    %load/vec4 v000002292309dd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v000002292309c300_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002292309c300_0, 0;
T_18.6 ;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000022923095580;
T_19 ;
    %wait E_000002292302cdc0;
    %load/vec4 v00000229230973b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022923096910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022923096a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022923093610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002292309d520_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000022923097950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000022923097e50_0;
    %pad/u 32;
    %load/vec4 v0000022923096870_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0000022923097770_0;
    %assign/vec4 v0000022923096910_0, 0;
T_19.4 ;
    %load/vec4 v0000022923097e50_0;
    %load/vec4 v0000022923096870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_19.6, 4;
    %load/vec4 v0000022923097770_0;
    %assign/vec4 v0000022923096a50_0, 0;
T_19.6 ;
    %load/vec4 v0000022923097e50_0;
    %pad/u 32;
    %load/vec4 v0000022923096870_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.8, 4;
    %load/vec4 v0000022923097770_0;
    %assign/vec4 v0000022923093610_0, 0;
    %load/vec4 v0000022923096910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.12, 9;
    %load/vec4 v0000022923096a50_0;
    %and;
T_19.12;
    %flag_set/vec4 8;
    %jmp/1 T_19.11, 8;
    %load/vec4 v0000022923096a50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.13, 10;
    %load/vec4 v0000022923093610_0;
    %and;
T_19.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.11;
    %flag_get/vec4 8;
    %jmp/1 T_19.10, 8;
    %load/vec4 v0000022923096910_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_19.14, 8;
    %load/vec4 v0000022923093610_0;
    %and;
T_19.14;
    %or;
T_19.10;
    %assign/vec4 v000002292309d520_0, 0;
T_19.8 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000022923095a30;
T_20 ;
    %wait E_000002292302cdc0;
    %load/vec4 v00000229230971d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923097090_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000229230967d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v0000022923096730_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000022923096af0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000022923096730_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000022923097090_0, 4, 5;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000229230958a0;
T_21 ;
    %wait E_000002292302cdc0;
    %load/vec4 v000002292309d160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002292309c4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292309bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292309d5c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002292309c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000002292309dc00_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.6, 5;
    %load/vec4 v000002292309dc00_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v000002292309d2a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002292309dc00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000002292309c4e0_0, 4, 5;
T_21.4 ;
    %load/vec4 v000002292309dc00_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v000002292309c4e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002292309d2a0_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v000002292309d5c0_0, 0;
T_21.7 ;
    %load/vec4 v000002292309dc00_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %load/vec4 v000002292309c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %load/vec4 v000002292309d5c0_0;
    %nor/r;
    %load/vec4 v000002292309d2a0_0;
    %cmp/e;
    %jmp/0xz  T_21.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292309bfe0_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002292309bfe0_0, 0;
T_21.14 ;
T_21.11 ;
    %load/vec4 v000002292309c440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %load/vec4 v000002292309d5c0_0;
    %load/vec4 v000002292309d2a0_0;
    %cmp/e;
    %jmp/0xz  T_21.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292309bfe0_0, 0;
    %jmp T_21.18;
T_21.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002292309bfe0_0, 0;
T_21.18 ;
T_21.15 ;
T_21.9 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000022923094900;
T_22 ;
    %wait E_000002292302cdc0;
    %load/vec4 v000002292309d8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292309c800_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002292309d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000002292309c3a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292309c800_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002292309c800_0, 0;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000229230945e0;
T_23 ;
    %wait E_000002292302cdc0;
    %load/vec4 v000002292309d340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292309c620_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002292309d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000002292309d020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292309c620_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002292309c620_0, 0;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000022923094450;
T_24 ;
    %wait E_000002292302cdc0;
    %load/vec4 v0000022923096370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000022923096690_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000229230979f0_0;
    %assign/vec4 v0000022923096690_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000022923094450;
T_25 ;
    %wait E_000002292302c780;
    %load/vec4 v0000022923096690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
    %jmp T_25.7;
T_25.0 ;
    %load/vec4 v00000229230978b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.9 ;
    %jmp T_25.7;
T_25.1 ;
    %load/vec4 v0000022923097130_0;
    %pad/u 32;
    %load/vec4 v0000022923097630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.10, 4;
    %load/vec4 v0000022923096410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
    %jmp T_25.13;
T_25.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.13 ;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.11 ;
    %jmp T_25.7;
T_25.2 ;
    %load/vec4 v0000022923096eb0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_25.16, 5;
    %load/vec4 v0000022923096eb0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
    %jmp T_25.15;
T_25.14 ;
    %load/vec4 v0000022923097a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.18 ;
T_25.15 ;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v0000022923097130_0;
    %pad/u 32;
    %load/vec4 v0000022923097630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.19, 4;
    %load/vec4 v00000229230960f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
    %jmp T_25.22;
T_25.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.22 ;
    %jmp T_25.20;
T_25.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.20 ;
    %jmp T_25.7;
T_25.4 ;
    %load/vec4 v0000022923097130_0;
    %pad/u 32;
    %load/vec4 v0000022923097630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.23, 4;
    %load/vec4 v0000022923097db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
    %jmp T_25.26;
T_25.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.26 ;
    %jmp T_25.24;
T_25.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.24 ;
    %jmp T_25.7;
T_25.5 ;
    %load/vec4 v00000229230978b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
    %jmp T_25.28;
T_25.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v00000229230979f0_0, 0, 6;
T_25.28 ;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000022923094450;
T_26 ;
    %wait E_000002292302c700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230974f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923097450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923097270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230976d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230964b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923097bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923096550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923097b30_0, 0, 1;
    %load/vec4 v0000022923096690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.7;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923097b30_0, 0, 1;
    %jmp T_26.7;
T_26.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923097bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230974f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923097450_0, 0, 1;
    %jmp T_26.7;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923097450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230974f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923097270_0, 0, 1;
    %jmp T_26.7;
T_26.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923097450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230974f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923096550_0, 0, 1;
    %jmp T_26.7;
T_26.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923097450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230974f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230964b0_0, 0, 1;
    %jmp T_26.7;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923097450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230976d0_0, 0, 1;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000022923095260;
T_27 ;
    %wait E_000002292302c900;
    %load/vec4 v00000229230a1540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000229230a06e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000229230a0500_0;
    %assign/vec4 v00000229230a06e0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000022923095260;
T_28 ;
    %wait E_000002292302cac0;
    %load/vec4 v00000229230a06e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
    %jmp T_28.6;
T_28.0 ;
    %load/vec4 v00000229230a0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
T_28.8 ;
    %jmp T_28.6;
T_28.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v00000229230a15e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %load/vec4 v00000229230a0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
    %jmp T_28.12;
T_28.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
T_28.12 ;
    %jmp T_28.10;
T_28.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
T_28.10 ;
    %jmp T_28.6;
T_28.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
    %jmp T_28.6;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000229230a0500_0, 0, 3;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000022923095260;
T_29 ;
    %wait E_000002292302ca80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a0780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000229230a0960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a1900_0, 0, 1;
    %load/vec4 v00000229230a06e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a1900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a0780_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000229230a0960_0, 0, 2;
    %jmp T_29.6;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a0780_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000229230a0960_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a1900_0, 0, 1;
    %jmp T_29.6;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a0780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a1900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000229230a0960_0, 0, 2;
    %jmp T_29.6;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a0780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a1900_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000229230a0960_0, 0, 2;
    %load/vec4 v00000229230a15e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a0780_0, 0, 1;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a0780_0, 0, 1;
T_29.8 ;
    %jmp T_29.6;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a1900_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000229230a0960_0, 0, 2;
    %jmp T_29.6;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a1900_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000229230a0960_0, 0, 2;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000022923095260;
T_30 ;
    %wait E_000002292302c900;
    %load/vec4 v00000229230a1540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230a0aa0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000229230a1900_0;
    %assign/vec4 v00000229230a0aa0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000022923095bc0;
T_31 ;
    %wait E_000002292302c900;
    %load/vec4 v00000229230a0d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230a0dc0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000229230a0c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v00000229230a0640_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v00000229230a0820_0;
    %assign/vec4 v00000229230a0dc0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v00000229230a19a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v00000229230a0dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000229230a0dc0_0, 0;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000022923095bc0;
T_32 ;
    %wait E_000002292302c900;
    %load/vec4 v00000229230a0d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000229230a1860_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000229230a19a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v00000229230a1860_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000229230a1860_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000229230a1860_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000022923095d50;
T_33 ;
    %wait E_000002292302cb40;
    %load/vec4 v00000229230a1360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v00000229230a1a40_0;
    %store/vec4 v00000229230a0140_0, 0, 1;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v00000229230a10e0_0;
    %store/vec4 v00000229230a0140_0, 0, 1;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v00000229230a1180_0;
    %store/vec4 v00000229230a0140_0, 0, 1;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v00000229230a1220_0;
    %store/vec4 v00000229230a0140_0, 0, 1;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000022923095d50;
T_34 ;
    %wait E_000002292302c900;
    %load/vec4 v00000229230a12c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230a1c20_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000229230a0140_0;
    %assign/vec4 v00000229230a1c20_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000022923094c20;
T_35 ;
    %wait E_000002292302c900;
    %load/vec4 v00000229230a1e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000229230a1cc0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000229230a1d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.4, 9;
    %load/vec4 v00000229230a03c0_0;
    %nor/r;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v00000229230a1720_0;
    %assign/vec4 v00000229230a1cc0_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000022923094c20;
T_36 ;
    %wait E_000002292302c900;
    %load/vec4 v00000229230a1e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230a1ea0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000229230a0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v00000229230a00a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v00000229230a1cc0_0;
    %xor/r;
    %assign/vec4 v00000229230a1ea0_0, 0;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v00000229230a1cc0_0;
    %xnor/r;
    %assign/vec4 v00000229230a1ea0_0, 0;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000022923091c00;
T_37 ;
    %wait E_000002292302c900;
    %load/vec4 v0000022923092b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923092710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923093750_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000022923092670_0;
    %assign/vec4 v0000022923092710_0, 0;
    %load/vec4 v0000022923092670_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_37.2, 8;
    %load/vec4 v0000022923092710_0;
    %nor/r;
    %and;
T_37.2;
    %assign/vec4 v0000022923093750_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000229230918e0;
T_38 ;
    %wait E_000002292302cd80;
    %load/vec4 v000002292308f8d0_0;
    %load/vec4 v000002292308fb50_0;
    %pad/u 4;
    %load/vec4 v000002292308fab0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000002292308fc90_0, 0, 4;
    %load/vec4 v000002292308fc90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002292308fc90_0;
    %xor;
    %store/vec4 v0000022923090410_0, 0, 4;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000229230918e0;
T_39 ;
    %wait E_000002292302d180;
    %load/vec4 v0000022923090870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002292308f8d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000229230907d0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000002292308fc90_0;
    %assign/vec4 v000002292308f8d0_0, 0;
    %load/vec4 v0000022923090410_0;
    %pad/u 5;
    %assign/vec4 v00000229230907d0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000229230918e0;
T_40 ;
    %wait E_000002292302d180;
    %load/vec4 v0000022923090870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002292308fab0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000022923090b90_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_40.3, 4;
    %load/vec4 v0000022923090410_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000022923090b90_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_40.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_40.2, 8;
    %load/vec4 v0000022923090410_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000022923090b90_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.2;
    %assign/vec4 v000002292308fab0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000022923091430;
T_41 ;
    %wait E_000002292302d2c0;
    %load/vec4 v000002292308f3d0_0;
    %load/vec4 v00000229230905f0_0;
    %inv;
    %and;
    %store/vec4 v0000022923090370_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_00000229230915c0;
T_42 ;
    %wait E_000002292302d4c0;
    %load/vec4 v000002292308f510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v000002292308f5b0_0;
    %load/vec4 v000002292308f790_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000229230900f0, 0, 4;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00000229230915c0;
T_43 ;
    %wait E_000002292302cd40;
    %load/vec4 v000002292308fd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000002292308f470_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000229230900f0, 4;
    %assign/vec4 v0000022923090910_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_00000229230912a0;
T_44 ;
    %wait E_000002292302c740;
    %load/vec4 v000002292308f650_0;
    %load/vec4 v0000022923090e10_0;
    %pad/u 5;
    %load/vec4 v0000022923090730_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000002292308fe70_0, 0, 5;
    %load/vec4 v000002292308fe70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002292308fe70_0;
    %xor;
    %store/vec4 v0000022923090230_0, 0, 5;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000229230912a0;
T_45 ;
    %wait E_000002292302c900;
    %load/vec4 v000002292308f6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002292308f650_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002292308ff10_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000002292308fe70_0;
    %assign/vec4 v000002292308f650_0, 0;
    %load/vec4 v0000022923090230_0;
    %assign/vec4 v000002292308ff10_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000229230912a0;
T_46 ;
    %wait E_000002292302c900;
    %load/vec4 v000002292308f6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022923090730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022923090d70_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000022923090230_0;
    %load/vec4 v000002292308f830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000022923090730_0, 0;
    %load/vec4 v0000022923090230_0;
    %load/vec4 v000002292308f830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000022923090d70_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000022922ed9590;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022922fe01b0_0, 0, 32;
T_47.0 ;
    %load/vec4 v0000022922fe01b0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000022922fe01b0_0;
    %store/vec4a v000002292308f1f0, 4, 0;
    %load/vec4 v0000022922fe01b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022922fe01b0_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000022923009500_0, 0, 5;
    %end;
    .thread T_47;
    .scope S_0000022922ed9590;
T_48 ;
    %wait E_000002292302d180;
    %load/vec4 v0000022923009320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022922fe01b0_0, 0, 32;
T_48.2 ;
    %load/vec4 v0000022922fe01b0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000022922fe01b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002292308f1f0, 0, 4;
    %load/vec4 v0000022922fe01b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022922fe01b0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022922fe01b0_0, 0, 32;
T_48.4 ;
    %load/vec4 v0000022922fe01b0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.5, 5;
    %ix/getv/s 4, v0000022922fe01b0_0;
    %load/vec4a v000002292308f1f0, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000229230091e0_0;
    %load/vec4 v0000022922fe01b0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0000022922fe01b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002292308f1f0, 0, 4;
    %load/vec4 v0000022922fe01b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022922fe01b0_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000022922ed9590;
T_49 ;
    %wait E_000002292302d340;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022922fe01b0_0, 0, 32;
T_49.0 ;
    %load/vec4 v0000022922fe01b0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_49.1, 5;
    %ix/getv/s 4, v0000022922fe01b0_0;
    %load/vec4a v000002292308f1f0, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v0000022922fe01b0_0;
    %store/vec4 v0000022923009500_0, 4, 1;
    %load/vec4 v0000022922fe01b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022922fe01b0_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000022923091750;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229230909b0_0, 0, 32;
T_50.0 ;
    %load/vec4 v00000229230909b0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v00000229230909b0_0;
    %store/vec4a v000002292308f330, 4, 0;
    %load/vec4 v00000229230909b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229230909b0_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002292308f290_0, 0, 5;
    %end;
    .thread T_50;
    .scope S_0000022923091750;
T_51 ;
    %wait E_000002292302c900;
    %load/vec4 v0000022923090050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229230909b0_0, 0, 32;
T_51.2 ;
    %load/vec4 v00000229230909b0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_51.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000229230909b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002292308f330, 0, 4;
    %load/vec4 v00000229230909b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229230909b0_0, 0, 32;
    %jmp T_51.2;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229230909b0_0, 0, 32;
T_51.4 ;
    %load/vec4 v00000229230909b0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_51.5, 5;
    %ix/getv/s 4, v00000229230909b0_0;
    %load/vec4a v000002292308f330, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v0000022923090550_0;
    %load/vec4 v00000229230909b0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000229230909b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002292308f330, 0, 4;
    %load/vec4 v00000229230909b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229230909b0_0, 0, 32;
    %jmp T_51.4;
T_51.5 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000022923091750;
T_52 ;
    %wait E_000002292302d5c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000229230909b0_0, 0, 32;
T_52.0 ;
    %load/vec4 v00000229230909b0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_52.1, 5;
    %ix/getv/s 4, v00000229230909b0_0;
    %load/vec4a v000002292308f330, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000229230909b0_0;
    %store/vec4 v000002292308f290_0, 4, 1;
    %load/vec4 v00000229230909b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000229230909b0_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000022923091a70;
T_53 ;
    %wait E_000002292302cc40;
    %load/vec4 v0000022923092df0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000229230928f0_0, 0, 3;
    %jmp T_53.4;
T_53.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000229230928f0_0, 0, 3;
    %jmp T_53.4;
T_53.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000229230928f0_0, 0, 3;
    %jmp T_53.4;
T_53.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000229230928f0_0, 0, 3;
    %jmp T_53.4;
T_53.4 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000022923094130;
T_54 ;
    %wait E_000002292302cf40;
    %load/vec4 v00000229230a5050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v00000229230a5910_0;
    %assign/vec4 v00000229230a4fb0_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000022922ecd6a0;
T_55 ;
    %wait E_000002292302d500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923021920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230219c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923020f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923021d80_0, 0, 1;
    %load/vec4 v0000022923021740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v00000229230211a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %jmp T_55.7;
T_55.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923021920_0, 0, 1;
    %jmp T_55.7;
T_55.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230219c0_0, 0, 1;
    %jmp T_55.7;
T_55.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923020f20_0, 0, 1;
    %jmp T_55.7;
T_55.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022923021d80_0, 0, 1;
    %jmp T_55.7;
T_55.7 ;
    %pop/vec4 1;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923021920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230219c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923020f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022923021d80_0, 0, 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000022922ec13a0;
T_56 ;
    %wait E_000002292302d200;
    %load/vec4 v0000022923021560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923020c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923021240_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000022923020ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0000022923020de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %jmp T_56.8;
T_56.4 ;
    %load/vec4 v0000022923022320_0;
    %load/vec4 v00000229230217e0_0;
    %add;
    %assign/vec4 v0000022923020c00_0, 0;
    %jmp T_56.8;
T_56.5 ;
    %load/vec4 v0000022923022320_0;
    %load/vec4 v00000229230217e0_0;
    %sub;
    %assign/vec4 v0000022923020c00_0, 0;
    %jmp T_56.8;
T_56.6 ;
    %load/vec4 v0000022923022320_0;
    %load/vec4 v00000229230217e0_0;
    %mul;
    %assign/vec4 v0000022923020c00_0, 0;
    %jmp T_56.8;
T_56.7 ;
    %load/vec4 v0000022923022320_0;
    %load/vec4 v00000229230217e0_0;
    %div;
    %assign/vec4 v0000022923020c00_0, 0;
    %jmp T_56.8;
T_56.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022923021240_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923020c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923021240_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000022922ecb7f0;
T_57 ;
    %wait E_000002292302d200;
    %load/vec4 v00000229230212e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923021ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923021100_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000022923021c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0000022923020fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %jmp T_57.8;
T_57.4 ;
    %load/vec4 v0000022923021a60_0;
    %load/vec4 v0000022923021b00_0;
    %and;
    %assign/vec4 v0000022923021ce0_0, 0;
    %jmp T_57.8;
T_57.5 ;
    %load/vec4 v0000022923021a60_0;
    %load/vec4 v0000022923021b00_0;
    %or;
    %assign/vec4 v0000022923021ce0_0, 0;
    %jmp T_57.8;
T_57.6 ;
    %load/vec4 v0000022923021a60_0;
    %load/vec4 v0000022923021b00_0;
    %and;
    %inv;
    %assign/vec4 v0000022923021ce0_0, 0;
    %jmp T_57.8;
T_57.7 ;
    %load/vec4 v0000022923021a60_0;
    %load/vec4 v0000022923021b00_0;
    %or;
    %inv;
    %assign/vec4 v0000022923021ce0_0, 0;
    %jmp T_57.8;
T_57.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022923021100_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923021ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923021100_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000022922ecd510;
T_58 ;
    %wait E_000002292302d200;
    %load/vec4 v0000022923020d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230216a0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v00000229230208e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0000022923021e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0000022923020700_0;
    %load/vec4 v00000229230207a0_0;
    %cmp/e;
    %jmp/0xz  T_58.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
    %jmp T_58.10;
T_58.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
T_58.10 ;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v00000229230207a0_0;
    %load/vec4 v0000022923020700_0;
    %cmp/u;
    %jmp/0xz  T_58.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
    %jmp T_58.12;
T_58.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
T_58.12 ;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0000022923020700_0;
    %load/vec4 v00000229230207a0_0;
    %cmp/u;
    %jmp/0xz  T_58.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
    %jmp T_58.14;
T_58.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
T_58.14 ;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000229230216a0_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923020ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000229230216a0_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000022922eec2b0;
T_59 ;
    %wait E_000002292302d200;
    %load/vec4 v0000022922fe8ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022922fe8650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022922fe95f0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000022922fe94b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000022922fe97d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %jmp T_59.8;
T_59.4 ;
    %load/vec4 v0000022922fe8fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000022922fe8650_0, 0;
    %jmp T_59.8;
T_59.5 ;
    %load/vec4 v0000022922fe8fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000022922fe8650_0, 0;
    %jmp T_59.8;
T_59.6 ;
    %load/vec4 v0000022922fe8790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000022922fe8650_0, 0;
    %jmp T_59.8;
T_59.7 ;
    %load/vec4 v0000022922fe8790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000022922fe8650_0, 0;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022922fe95f0_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022922fe8650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022922fe95f0_0, 0;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000022922ec1210;
T_60 ;
    %wait E_000002292302d480;
    %load/vec4 v0000022923020980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %jmp T_60.4;
T_60.0 ;
    %load/vec4 v0000022923022500_0;
    %store/vec4 v0000022923022460_0, 0, 8;
    %jmp T_60.4;
T_60.1 ;
    %load/vec4 v00000229230221e0_0;
    %store/vec4 v0000022923022460_0, 0, 8;
    %jmp T_60.4;
T_60.2 ;
    %load/vec4 v00000229230214c0_0;
    %store/vec4 v0000022923022460_0, 0, 8;
    %jmp T_60.4;
T_60.3 ;
    %load/vec4 v0000022923021880_0;
    %store/vec4 v0000022923022460_0, 0, 8;
    %jmp T_60.4;
T_60.4 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0000022922ecb980;
T_61 ;
    %wait E_000002292302d280;
    %load/vec4 v0000022922fe99b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %jmp T_61.4;
T_61.0 ;
    %load/vec4 v0000022923021f60_0;
    %store/vec4 v0000022922fe9370_0, 0, 1;
    %jmp T_61.4;
T_61.1 ;
    %load/vec4 v00000229230220a0_0;
    %store/vec4 v0000022922fe9370_0, 0, 1;
    %jmp T_61.4;
T_61.2 ;
    %load/vec4 v0000022922fe8e70_0;
    %store/vec4 v0000022922fe9370_0, 0, 1;
    %jmp T_61.4;
T_61.3 ;
    %load/vec4 v0000022922fe8f10_0;
    %store/vec4 v0000022922fe9370_0, 0, 1;
    %jmp T_61.4;
T_61.4 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000022923091d90;
T_62 ;
    %wait E_000002292302d180;
    %load/vec4 v00000229230923f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022923093890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923092210_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022923092c10_0, 0, 32;
T_62.2 ;
    %load/vec4 v0000022923092c10_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_62.3, 5;
    %load/vec4 v0000022923092c10_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_62.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v0000022923092c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022923093cf0, 0, 4;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0000022923092c10_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_62.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v0000022923092c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022923093cf0, 0, 4;
    %jmp T_62.7;
T_62.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000022923092c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022923093cf0, 0, 4;
T_62.7 ;
T_62.5 ;
    %load/vec4 v0000022923092c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022923092c10_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v00000229230939d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %load/vec4 v0000022923093b10_0;
    %load/vec4 v0000022923091f90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022923093cf0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022923092210_0, 0;
    %jmp T_62.9;
T_62.8 ;
    %load/vec4 v00000229230927b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.12, 9;
    %load/vec4 v00000229230939d0_0;
    %nor/r;
    %and;
T_62.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0000022923091f90_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000022923093cf0, 4;
    %assign/vec4 v0000022923093890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022923092210_0, 0;
T_62.10 ;
T_62.9 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000022923045010;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a9920_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a9920_0, 0, 1;
    %delay 10000, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0000022923045010;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000229230a9380_0, 0, 1;
    %delay 135500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000229230a9380_0, 0, 1;
    %delay 135500, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0000022923045010;
T_65 ;
    %vpi_call 2 51 "$dumpfile", "SYS_TOP.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %fork TD_SYS_TOP_tb.reset, S_0000022922ef8330;
    %join;
    %load/vec4 v00000229230a9880_0;
    %muli 10, 0, 32;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v00000229230a8ca0_0;
    %pad/u 32;
    %muli 271, 0, 32;
    %store/vec4 v00000229230a9880_0, 0, 32;
    %vpi_call 2 60 "$display", "Test case 1: Write data then read it" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %load/vec4 v00000229230a9880_0;
    %muli 10, 0, 32;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 67 "$display", "Test case 2: ALU addition ( 10 + 25 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 35, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 72 "$display", "Test case 3: ALU subtraction ( 50 - 20 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 77 "$display", "Test case 4: ALU multiplication ( 6 * 7 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 82 "$display", "Test case 5: ALU division ( 12 / 4 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 88 "$display", "Test case 6: ALU 12 AND 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 94 "$display", "Test case 7: ALU  12 OR 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 99 "$display", "Test case 8: ALU  12 NAND 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 104 "$display", "Test case 9: ALU  12 NOR 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %vpi_call 2 109 "$display", "Test case 10: ALU checking whether 12 > 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000022923022000_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_0000022922ef84c0;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000022923021420_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_0000022922f011e0;
    %join;
    %load/vec4 v00000229230a9880_0;
    %muli 100, 0, 32;
    %pad/u 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_65;
# The file index is used to find the file name in the following table.
:file_names 38;
    "N/A";
    "<interactive>";
    "SYS_TOP_tb.v";
    "./SYS_TOP.v";
    "./../ALU/ALU.v";
    "./../ALU/ALU_MUX.v";
    "./../ALU/ARITHMATIC_UNIT.v";
    "./../ALU/CMP_UNIT.v";
    "./../ALU/Decoder.v";
    "./../ALU/LOGIC_UNIT.v";
    "./../ALU/SHIFT_UNIT.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../Asyncrhonous_FIFO/ASYNC_FIFO.v";
    "./../Asyncrhonous_FIFO/BIT_SYNC.v";
    "./../Asyncrhonous_FIFO/Comb_logic.v";
    "./../Asyncrhonous_FIFO/FIFO_MEMORY.v";
    "./../Asyncrhonous_FIFO/FIFO_rptr_rempty.v";
    "./../Asyncrhonous_FIFO/FIFO_wprt_wfull.v";
    "./../MUX/MUX_prescale.v";
    "./../Pulse_generator/PULSE_GEN.v";
    "./../Register_file/Register_file.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/UART_RX.v";
    "./../UART_RX/UART_RX_FSM.v";
    "./../UART_RX/deserializer.v";
    "./../UART_RX/data_sampling.v";
    "./../UART_RX/edge_bit_counter.v";
    "./../UART_RX/parity_checker.v";
    "./../UART_RX/start_checker.v";
    "./../UART_RX/stop_checker.v";
    "./../UART_TX/UART_TX.v";
    "./../UART_TX/Serializer.v";
    "./../UART_TX/uart_tx_fsm.v";
    "./../UART_TX/mux.v";
    "./../UART_TX/parity_calc.v";
    "./../Clock_divider/ClkDiv.v";
    "./../Clock_gating/CLK_gate.v";
