Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Tue Sep 10 22:06:16 2024
| Host             : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.655        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.508        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.9         |
| Junction Temperature (C) | 44.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.087 |        3 |       --- |             --- |
| Slice Logic             |     0.055 |   109388 |       --- |             --- |
|   LUT as Logic          |     0.048 |    43834 |     53200 |           82.39 |
|   CARRY4                |     0.003 |     1986 |     13300 |           14.93 |
|   Register              |     0.002 |    44049 |    106400 |           41.40 |
|   LUT as Shift Register |    <0.001 |     2478 |     17400 |           14.24 |
|   F7/F8 Muxes           |    <0.001 |     4665 |     53200 |            8.77 |
|   Others                |     0.000 |     1065 |       --- |             --- |
| Signals                 |     0.083 |    78931 |       --- |             --- |
| Block RAM               |     0.027 |       72 |       140 |           51.43 |
| PS7                     |     1.256 |        1 |       --- |             --- |
| Static Power            |     0.148 |          |           |                 |
| Total                   |     1.655 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.267 |       0.250 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.002 |      0.005 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.677 |       0.647 |      0.030 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| design_1_wrapper          |     1.508 |
|   design_1_i              |     1.508 |
|     axi_interconnect_0    |     0.036 |
|       s00_couplers        |     0.002 |
|       s01_couplers        |     0.002 |
|       s02_couplers        |     0.002 |
|       s03_couplers        |     0.002 |
|       s04_couplers        |     0.002 |
|       s05_couplers        |     0.002 |
|       s06_couplers        |     0.003 |
|       s07_couplers        |     0.002 |
|       s08_couplers        |     0.003 |
|       xbar                |     0.014 |
|     blk_mem_gen_0         |     0.001 |
|       U0                  |     0.001 |
|     blk_mem_gen_1         |     0.001 |
|       U0                  |     0.001 |
|     blk_mem_gen_2         |     0.001 |
|       U0                  |     0.001 |
|     blk_mem_gen_3         |     0.001 |
|       U0                  |     0.001 |
|     blk_mem_gen_4         |     0.001 |
|       U0                  |     0.001 |
|     blk_mem_gen_5         |     0.001 |
|       U0                  |     0.001 |
|     blk_mem_gen_6         |     0.001 |
|       U0                  |     0.001 |
|     blk_mem_gen_7         |     0.001 |
|       U0                  |     0.001 |
|     multicycle_pipeline_0 |     0.026 |
|       inst                |     0.026 |
|     multicycle_pipeline_1 |     0.025 |
|       inst                |     0.025 |
|     multicycle_pipeline_2 |     0.026 |
|       inst                |     0.026 |
|     multicycle_pipeline_3 |     0.025 |
|       inst                |     0.025 |
|     multicycle_pipeline_4 |     0.025 |
|       inst                |     0.025 |
|     multicycle_pipeline_5 |     0.026 |
|       inst                |     0.026 |
|     multicycle_pipeline_6 |     0.026 |
|       inst                |     0.026 |
|     multicycle_pipeline_7 |     0.027 |
|       inst                |     0.027 |
|     processing_system7_0  |     1.256 |
|       inst                |     1.256 |
+---------------------------+-----------+


