
Hydra_Telemetry_System_2020_v1_CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f400  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000888  0800f5d0  0800f5d0  0001f5d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fe58  0800fe58  000200cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800fe58  0800fe58  0001fe58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fe60  0800fe60  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fe60  0800fe60  0001fe60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fe64  0800fe64  0001fe64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  0800fe68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000050bc  200000cc  0800ff34  000200cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005188  0800ff34  00025188  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fb76  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003b38  00000000  00000000  0003fc72  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001830  00000000  00000000  000437b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001658  00000000  00000000  00044fe0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000245cc  00000000  00000000  00046638  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014d7b  00000000  00000000  0006ac04  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d25f0  00000000  00000000  0007f97f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00151f6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c78  00000000  00000000  00151fec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000cc 	.word	0x200000cc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f5b8 	.word	0x0800f5b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000d0 	.word	0x200000d0
 800020c:	0800f5b8 	.word	0x0800f5b8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b972 	b.w	8000f74 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9e08      	ldr	r6, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	4688      	mov	r8, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14b      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4615      	mov	r5, r2
 8000cba:	d967      	bls.n	8000d8c <__udivmoddi4+0xe4>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0720 	rsb	r7, r2, #32
 8000cc6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cca:	fa20 f707 	lsr.w	r7, r0, r7
 8000cce:	4095      	lsls	r5, r2
 8000cd0:	ea47 0803 	orr.w	r8, r7, r3
 8000cd4:	4094      	lsls	r4, r2
 8000cd6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ce0:	fa1f fc85 	uxth.w	ip, r5
 8000ce4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ce8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cec:	fb07 f10c 	mul.w	r1, r7, ip
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x60>
 8000cf4:	18eb      	adds	r3, r5, r3
 8000cf6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cfa:	f080 811b 	bcs.w	8000f34 <__udivmoddi4+0x28c>
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	f240 8118 	bls.w	8000f34 <__udivmoddi4+0x28c>
 8000d04:	3f02      	subs	r7, #2
 8000d06:	442b      	add	r3, r5
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1c:	45a4      	cmp	ip, r4
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x8c>
 8000d20:	192c      	adds	r4, r5, r4
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	f080 8107 	bcs.w	8000f38 <__udivmoddi4+0x290>
 8000d2a:	45a4      	cmp	ip, r4
 8000d2c:	f240 8104 	bls.w	8000f38 <__udivmoddi4+0x290>
 8000d30:	3802      	subs	r0, #2
 8000d32:	442c      	add	r4, r5
 8000d34:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d38:	eba4 040c 	sub.w	r4, r4, ip
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	b11e      	cbz	r6, 8000d48 <__udivmoddi4+0xa0>
 8000d40:	40d4      	lsrs	r4, r2
 8000d42:	2300      	movs	r3, #0
 8000d44:	e9c6 4300 	strd	r4, r3, [r6]
 8000d48:	4639      	mov	r1, r7
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d909      	bls.n	8000d66 <__udivmoddi4+0xbe>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	f000 80eb 	beq.w	8000f2e <__udivmoddi4+0x286>
 8000d58:	2700      	movs	r7, #0
 8000d5a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d5e:	4638      	mov	r0, r7
 8000d60:	4639      	mov	r1, r7
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	fab3 f783 	clz	r7, r3
 8000d6a:	2f00      	cmp	r7, #0
 8000d6c:	d147      	bne.n	8000dfe <__udivmoddi4+0x156>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d302      	bcc.n	8000d78 <__udivmoddi4+0xd0>
 8000d72:	4282      	cmp	r2, r0
 8000d74:	f200 80fa 	bhi.w	8000f6c <__udivmoddi4+0x2c4>
 8000d78:	1a84      	subs	r4, r0, r2
 8000d7a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d7e:	2001      	movs	r0, #1
 8000d80:	4698      	mov	r8, r3
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	d0e0      	beq.n	8000d48 <__udivmoddi4+0xa0>
 8000d86:	e9c6 4800 	strd	r4, r8, [r6]
 8000d8a:	e7dd      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000d8c:	b902      	cbnz	r2, 8000d90 <__udivmoddi4+0xe8>
 8000d8e:	deff      	udf	#255	; 0xff
 8000d90:	fab2 f282 	clz	r2, r2
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f040 808f 	bne.w	8000eb8 <__udivmoddi4+0x210>
 8000d9a:	1b49      	subs	r1, r1, r5
 8000d9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000da0:	fa1f f885 	uxth.w	r8, r5
 8000da4:	2701      	movs	r7, #1
 8000da6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000daa:	0c23      	lsrs	r3, r4, #16
 8000dac:	fb0e 111c 	mls	r1, lr, ip, r1
 8000db0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db4:	fb08 f10c 	mul.w	r1, r8, ip
 8000db8:	4299      	cmp	r1, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dbc:	18eb      	adds	r3, r5, r3
 8000dbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x122>
 8000dc4:	4299      	cmp	r1, r3
 8000dc6:	f200 80cd 	bhi.w	8000f64 <__udivmoddi4+0x2bc>
 8000dca:	4684      	mov	ip, r0
 8000dcc:	1a59      	subs	r1, r3, r1
 8000dce:	b2a3      	uxth	r3, r4
 8000dd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dd4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dd8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ddc:	fb08 f800 	mul.w	r8, r8, r0
 8000de0:	45a0      	cmp	r8, r4
 8000de2:	d907      	bls.n	8000df4 <__udivmoddi4+0x14c>
 8000de4:	192c      	adds	r4, r5, r4
 8000de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x14a>
 8000dec:	45a0      	cmp	r8, r4
 8000dee:	f200 80b6 	bhi.w	8000f5e <__udivmoddi4+0x2b6>
 8000df2:	4618      	mov	r0, r3
 8000df4:	eba4 0408 	sub.w	r4, r4, r8
 8000df8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dfc:	e79f      	b.n	8000d3e <__udivmoddi4+0x96>
 8000dfe:	f1c7 0c20 	rsb	ip, r7, #32
 8000e02:	40bb      	lsls	r3, r7
 8000e04:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e08:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e0c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e10:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e14:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e18:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e1c:	4325      	orrs	r5, r4
 8000e1e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e22:	0c2c      	lsrs	r4, r5, #16
 8000e24:	fb08 3319 	mls	r3, r8, r9, r3
 8000e28:	fa1f fa8e 	uxth.w	sl, lr
 8000e2c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e30:	fb09 f40a 	mul.w	r4, r9, sl
 8000e34:	429c      	cmp	r4, r3
 8000e36:	fa02 f207 	lsl.w	r2, r2, r7
 8000e3a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b0>
 8000e40:	eb1e 0303 	adds.w	r3, lr, r3
 8000e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e48:	f080 8087 	bcs.w	8000f5a <__udivmoddi4+0x2b2>
 8000e4c:	429c      	cmp	r4, r3
 8000e4e:	f240 8084 	bls.w	8000f5a <__udivmoddi4+0x2b2>
 8000e52:	f1a9 0902 	sub.w	r9, r9, #2
 8000e56:	4473      	add	r3, lr
 8000e58:	1b1b      	subs	r3, r3, r4
 8000e5a:	b2ad      	uxth	r5, r5
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3310 	mls	r3, r8, r0, r3
 8000e64:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e68:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e6c:	45a2      	cmp	sl, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1da>
 8000e70:	eb1e 0404 	adds.w	r4, lr, r4
 8000e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e78:	d26b      	bcs.n	8000f52 <__udivmoddi4+0x2aa>
 8000e7a:	45a2      	cmp	sl, r4
 8000e7c:	d969      	bls.n	8000f52 <__udivmoddi4+0x2aa>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	4474      	add	r4, lr
 8000e82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e86:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8a:	eba4 040a 	sub.w	r4, r4, sl
 8000e8e:	454c      	cmp	r4, r9
 8000e90:	46c2      	mov	sl, r8
 8000e92:	464b      	mov	r3, r9
 8000e94:	d354      	bcc.n	8000f40 <__udivmoddi4+0x298>
 8000e96:	d051      	beq.n	8000f3c <__udivmoddi4+0x294>
 8000e98:	2e00      	cmp	r6, #0
 8000e9a:	d069      	beq.n	8000f70 <__udivmoddi4+0x2c8>
 8000e9c:	ebb1 050a 	subs.w	r5, r1, sl
 8000ea0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ea4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ea8:	40fd      	lsrs	r5, r7
 8000eaa:	40fc      	lsrs	r4, r7
 8000eac:	ea4c 0505 	orr.w	r5, ip, r5
 8000eb0:	e9c6 5400 	strd	r5, r4, [r6]
 8000eb4:	2700      	movs	r7, #0
 8000eb6:	e747      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ec0:	4095      	lsls	r5, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ece:	4338      	orrs	r0, r7
 8000ed0:	0c01      	lsrs	r1, r0, #16
 8000ed2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ed6:	fa1f f885 	uxth.w	r8, r5
 8000eda:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb07 f308 	mul.w	r3, r7, r8
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eec:	d907      	bls.n	8000efe <__udivmoddi4+0x256>
 8000eee:	1869      	adds	r1, r5, r1
 8000ef0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ef4:	d22f      	bcs.n	8000f56 <__udivmoddi4+0x2ae>
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d92d      	bls.n	8000f56 <__udivmoddi4+0x2ae>
 8000efa:	3f02      	subs	r7, #2
 8000efc:	4429      	add	r1, r5
 8000efe:	1acb      	subs	r3, r1, r3
 8000f00:	b281      	uxth	r1, r0
 8000f02:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f06:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f0e:	fb00 f308 	mul.w	r3, r0, r8
 8000f12:	428b      	cmp	r3, r1
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x27e>
 8000f16:	1869      	adds	r1, r5, r1
 8000f18:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1c:	d217      	bcs.n	8000f4e <__udivmoddi4+0x2a6>
 8000f1e:	428b      	cmp	r3, r1
 8000f20:	d915      	bls.n	8000f4e <__udivmoddi4+0x2a6>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4429      	add	r1, r5
 8000f26:	1ac9      	subs	r1, r1, r3
 8000f28:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f2c:	e73b      	b.n	8000da6 <__udivmoddi4+0xfe>
 8000f2e:	4637      	mov	r7, r6
 8000f30:	4630      	mov	r0, r6
 8000f32:	e709      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000f34:	4607      	mov	r7, r0
 8000f36:	e6e7      	b.n	8000d08 <__udivmoddi4+0x60>
 8000f38:	4618      	mov	r0, r3
 8000f3a:	e6fb      	b.n	8000d34 <__udivmoddi4+0x8c>
 8000f3c:	4541      	cmp	r1, r8
 8000f3e:	d2ab      	bcs.n	8000e98 <__udivmoddi4+0x1f0>
 8000f40:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f44:	eb69 020e 	sbc.w	r2, r9, lr
 8000f48:	3801      	subs	r0, #1
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	e7a4      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000f4e:	4660      	mov	r0, ip
 8000f50:	e7e9      	b.n	8000f26 <__udivmoddi4+0x27e>
 8000f52:	4618      	mov	r0, r3
 8000f54:	e795      	b.n	8000e82 <__udivmoddi4+0x1da>
 8000f56:	4667      	mov	r7, ip
 8000f58:	e7d1      	b.n	8000efe <__udivmoddi4+0x256>
 8000f5a:	4681      	mov	r9, r0
 8000f5c:	e77c      	b.n	8000e58 <__udivmoddi4+0x1b0>
 8000f5e:	3802      	subs	r0, #2
 8000f60:	442c      	add	r4, r5
 8000f62:	e747      	b.n	8000df4 <__udivmoddi4+0x14c>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	442b      	add	r3, r5
 8000f6a:	e72f      	b.n	8000dcc <__udivmoddi4+0x124>
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	e708      	b.n	8000d82 <__udivmoddi4+0xda>
 8000f70:	4637      	mov	r7, r6
 8000f72:	e6e9      	b.n	8000d48 <__udivmoddi4+0xa0>

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <AESK_CAN_Init>:
 */

#include <AESK_CAN_Library.h>

CAN_ErrorState AESK_CAN_Init(AESK_CAN_Struct *can_struct, uint32_t activateInterrupt)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]

	  if(HAL_CAN_ActivateNotification(&(can_struct->hcan), activateInterrupt) != HAL_OK)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6839      	ldr	r1, [r7, #0]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f004 ffb6 	bl	8005ef8 <HAL_CAN_ActivateNotification>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <AESK_CAN_Init+0x1e>
	  {
		  return CAN_Error;
 8000f92:	2300      	movs	r3, #0
 8000f94:	e009      	b.n	8000faa <AESK_CAN_Init+0x32>
	  }


	  if(HAL_CAN_Start(&(can_struct->hcan)) != HAL_OK)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f004 fe57 	bl	8005c4c <HAL_CAN_Start>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <AESK_CAN_Init+0x30>
	  {
		  return CAN_Error;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e000      	b.n	8000faa <AESK_CAN_Init+0x32>
	  }

	  return CAN_OK;
 8000fa8:	2301      	movs	r3, #1
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <AESK_CAN_ExtIDMaskFilterConfiguration>:
	return CAN_OK;
}

CAN_ErrorState AESK_CAN_ExtIDMaskFilterConfiguration(AESK_CAN_Struct *can_struct, uint32_t filterAddress,
									   uint32_t filterMaskAddress, uint32_t FIFOSelect, uint32_t filterBank)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b084      	sub	sp, #16
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	60f8      	str	r0, [r7, #12]
 8000fba:	60b9      	str	r1, [r7, #8]
 8000fbc:	607a      	str	r2, [r7, #4]
 8000fbe:	603b      	str	r3, [r7, #0]
	can_struct->sConfig.FilterActivation = CAN_FILTER_ENABLE;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	67da      	str	r2, [r3, #124]	; 0x7c
	can_struct->sConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	675a      	str	r2, [r3, #116]	; 0x74
	can_struct->sConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2201      	movs	r2, #1
 8000fd0:	679a      	str	r2, [r3, #120]	; 0x78
	can_struct->sConfig.FilterBank = filterBank;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	671a      	str	r2, [r3, #112]	; 0x70
	can_struct->sConfig.FilterIdHigh = (uint16_t)(filterAddress >> 13);
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	0b5b      	lsrs	r3, r3, #13
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	461a      	mov	r2, r3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	65da      	str	r2, [r3, #92]	; 0x5c
	can_struct->sConfig.FilterIdLow = (uint16_t)(filterAddress << 3) | CAN_IDE_32;
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	00db      	lsls	r3, r3, #3
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	f043 0304 	orr.w	r3, r3, #4
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	661a      	str	r2, [r3, #96]	; 0x60
	can_struct->sConfig.FilterMaskIdHigh = (uint16_t)(filterMaskAddress >> 13);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	0b5b      	lsrs	r3, r3, #13
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	461a      	mov	r2, r3
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	665a      	str	r2, [r3, #100]	; 0x64
	can_struct->sConfig.FilterMaskIdLow = (uint16_t)(filterMaskAddress << 3) | CAN_IDE_32;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	b29b      	uxth	r3, r3
 8001008:	00db      	lsls	r3, r3, #3
 800100a:	b29b      	uxth	r3, r3
 800100c:	f043 0304 	orr.w	r3, r3, #4
 8001010:	b29b      	uxth	r3, r3
 8001012:	461a      	mov	r2, r3
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	669a      	str	r2, [r3, #104]	; 0x68
	can_struct->sConfig.FilterFIFOAssignment = FIFOSelect;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	683a      	ldr	r2, [r7, #0]
 800101c:	66da      	str	r2, [r3, #108]	; 0x6c

	if(HAL_CAN_ConfigFilter(&(can_struct->hcan), &(can_struct->sConfig)) != HAL_OK)
 800101e:	68fa      	ldr	r2, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	335c      	adds	r3, #92	; 0x5c
 8001024:	4619      	mov	r1, r3
 8001026:	4610      	mov	r0, r2
 8001028:	f004 fd30 	bl	8005a8c <HAL_CAN_ConfigFilter>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <AESK_CAN_ExtIDMaskFilterConfiguration+0x84>
	{
		return CAN_Error;
 8001032:	2300      	movs	r3, #0
 8001034:	e000      	b.n	8001038 <AESK_CAN_ExtIDMaskFilterConfiguration+0x86>
	}

	return CAN_OK;
 8001036:	2301      	movs	r3, #1
}
 8001038:	4618      	mov	r0, r3
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <AESK_CAN_ReadExtIDMessage>:

	return CAN_OK;
}

CAN_ErrorState AESK_CAN_ReadExtIDMessage(AESK_CAN_Struct *can_struct, uint32_t FIFOSelect)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
	if(HAL_CAN_GetRxMessage(&(can_struct->hcan), FIFOSelect, &(can_struct->rxMsg), can_struct->receivedData) != HAL_OK)
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	3388      	adds	r3, #136	; 0x88
 8001056:	6839      	ldr	r1, [r7, #0]
 8001058:	f004 fe3c 	bl	8005cd4 <HAL_CAN_GetRxMessage>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <AESK_CAN_ReadExtIDMessage+0x26>
	{
		return CAN_ReceiveError;
 8001062:	2303      	movs	r3, #3
 8001064:	e000      	b.n	8001068 <AESK_CAN_ReadExtIDMessage+0x28>
	}

		return CAN_OK;
 8001066:	2301      	movs	r3, #1

}
 8001068:	4618      	mov	r0, r3
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <AESK_UINT16toUINT8_LE>:
 *  		dizi[0] = 0x55;
 *  		dizi[1] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_UINT16toUINT8_LE(uint16_t *packData, uint8_t *packBuf, uint16_t *index)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	461a      	mov	r2, r3
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	4413      	add	r3, r2
 8001086:	68fa      	ldr	r2, [r7, #12]
 8001088:	7812      	ldrb	r2, [r2, #0]
 800108a:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	881b      	ldrh	r3, [r3, #0]
 8001090:	3301      	adds	r3, #1
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	4413      	add	r3, r2
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	7852      	ldrb	r2, [r2, #1]
 800109a:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint16_t);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	3302      	adds	r3, #2
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	801a      	strh	r2, [r3, #0]
}
 80010a8:	bf00      	nop
 80010aa:	3714      	adds	r7, #20
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <AESK_INT16toUINT8_LE>:
 *  		dizi[0] = 0x55;
 *  		dizi[1] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_INT16toUINT8_LE(int16_t *packData, uint8_t *packBuf, uint16_t *index)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	461a      	mov	r2, r3
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	4413      	add	r3, r2
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	7812      	ldrb	r2, [r2, #0]
 80010ce:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	881b      	ldrh	r3, [r3, #0]
 80010d4:	3301      	adds	r3, #1
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	4413      	add	r3, r2
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	7852      	ldrb	r2, [r2, #1]
 80010de:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(int16_t);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	881b      	ldrh	r3, [r3, #0]
 80010e4:	3302      	adds	r3, #2
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	801a      	strh	r2, [r3, #0]
}
 80010ec:	bf00      	nop
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <AESK_UINT32toUINT8_LE>:
 *  		dizi[2] = 0x55;
 *  		dizi[3] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_UINT32toUINT8_LE(uint32_t *packData, uint8_t *packBuf, uint16_t *index)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	461a      	mov	r2, r3
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	4413      	add	r3, r2
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	7812      	ldrb	r2, [r2, #0]
 8001112:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	881b      	ldrh	r3, [r3, #0]
 8001118:	3301      	adds	r3, #1
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	4413      	add	r3, r2
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	7852      	ldrb	r2, [r2, #1]
 8001122:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 2] = ((uint8_t*)packData)[2];
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	3302      	adds	r3, #2
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	4413      	add	r3, r2
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	7892      	ldrb	r2, [r2, #2]
 8001132:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 3] = ((uint8_t*)packData)[3];
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	881b      	ldrh	r3, [r3, #0]
 8001138:	3303      	adds	r3, #3
 800113a:	68ba      	ldr	r2, [r7, #8]
 800113c:	4413      	add	r3, r2
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	78d2      	ldrb	r2, [r2, #3]
 8001142:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint32_t);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	881b      	ldrh	r3, [r3, #0]
 8001148:	3304      	adds	r3, #4
 800114a:	b29a      	uxth	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	801a      	strh	r2, [r3, #0]
}
 8001150:	bf00      	nop
 8001152:	3714      	adds	r7, #20
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr

0800115c <AESK_UINT8toUINT8CODE>:

/***************************************  FLOAT64(DOUBLE) PACKAGE END *********************************************************/
/***************************************  UINT8 PACKAGE START *********************************************************/

void AESK_UINT8toUINT8CODE(uint8_t *packData, uint8_t *packBuf, uint16_t *index)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	881b      	ldrh	r3, [r3, #0]
 800116c:	461a      	mov	r2, r3
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	4413      	add	r3, r2
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	7812      	ldrb	r2, [r2, #0]
 8001176:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint8_t);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	881b      	ldrh	r3, [r3, #0]
 800117c:	3301      	adds	r3, #1
 800117e:	b29a      	uxth	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	801a      	strh	r2, [r3, #0]
}
 8001184:	bf00      	nop
 8001186:	3714      	adds	r7, #20
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <AESK_INT8toUINT8CODE>:

void AESK_INT8toUINT8CODE(int8_t *packData, uint8_t *packBuf, uint16_t *index)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	60f8      	str	r0, [r7, #12]
 8001198:	60b9      	str	r1, [r7, #8]
 800119a:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	461a      	mov	r2, r3
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	4413      	add	r3, r2
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	7812      	ldrb	r2, [r2, #0]
 80011aa:	701a      	strb	r2, [r3, #0]

		*index = *index + sizeof(int8_t);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	801a      	strh	r2, [r3, #0]
}
 80011b8:	bf00      	nop
 80011ba:	3714      	adds	r7, #20
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <AESK_UINT8toUINT32_LE>:

	*index = *index + sizeof(uint32_t);
}

void AESK_UINT8toUINT32_LE(uint32_t *packData, uint8_t *packBuf, uint16_t *index)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
	((uint8_t*) packData)[0] = packBuf[(*index)];
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	461a      	mov	r2, r3
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	4413      	add	r3, r2
 80011da:	781a      	ldrb	r2, [r3, #0]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	701a      	strb	r2, [r3, #0]
	((uint8_t*) packData)[1] = packBuf[(*index) + 1];
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	3301      	adds	r3, #1
 80011e6:	68ba      	ldr	r2, [r7, #8]
 80011e8:	441a      	add	r2, r3
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	3301      	adds	r3, #1
 80011ee:	7812      	ldrb	r2, [r2, #0]
 80011f0:	701a      	strb	r2, [r3, #0]
	((uint8_t*) packData)[2] = packBuf[(*index) + 2];
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	3302      	adds	r3, #2
 80011f8:	68ba      	ldr	r2, [r7, #8]
 80011fa:	441a      	add	r2, r3
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	3302      	adds	r3, #2
 8001200:	7812      	ldrb	r2, [r2, #0]
 8001202:	701a      	strb	r2, [r3, #0]
	((uint8_t*) packData)[3] = packBuf[(*index) + 3];
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	3303      	adds	r3, #3
 800120a:	68ba      	ldr	r2, [r7, #8]
 800120c:	441a      	add	r2, r3
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	3303      	adds	r3, #3
 8001212:	7812      	ldrb	r2, [r2, #0]
 8001214:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint32_t);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	881b      	ldrh	r3, [r3, #0]
 800121a:	3304      	adds	r3, #4
 800121c:	b29a      	uxth	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	801a      	strh	r2, [r3, #0]
}
 8001222:	bf00      	nop
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <AESK_UINT8toUINT8ENCODE>:
/***************************************  UINT32_T ENCODE END  *********************************************************/


/***************************************  UINT8_T - INT8_T ENCODE START  *********************************************************/
void AESK_UINT8toUINT8ENCODE(uint8_t *packData, uint8_t *packBuf, uint16_t *index)
{
 800122e:	b480      	push	{r7}
 8001230:	b085      	sub	sp, #20
 8001232:	af00      	add	r7, sp, #0
 8001234:	60f8      	str	r0, [r7, #12]
 8001236:	60b9      	str	r1, [r7, #8]
 8001238:	607a      	str	r2, [r7, #4]
	((uint8_t*) packData)[0] = packBuf[(*index)];
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	461a      	mov	r2, r3
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	4413      	add	r3, r2
 8001244:	781a      	ldrb	r2, [r3, #0]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint8_t);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	3301      	adds	r3, #1
 8001250:	b29a      	uxth	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	801a      	strh	r2, [r3, #0]
}
 8001256:	bf00      	nop
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <AESK_UINT8toINT8ENCODE>:

void AESK_UINT8toINT8ENCODE(int8_t *packData, uint8_t *packBuf, uint16_t *index)
{
 8001262:	b480      	push	{r7}
 8001264:	b085      	sub	sp, #20
 8001266:	af00      	add	r7, sp, #0
 8001268:	60f8      	str	r0, [r7, #12]
 800126a:	60b9      	str	r1, [r7, #8]
 800126c:	607a      	str	r2, [r7, #4]
	((uint8_t*) packData)[0] = packBuf[(*index)];
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	461a      	mov	r2, r3
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	4413      	add	r3, r2
 8001278:	781a      	ldrb	r2, [r3, #0]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint8_t);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	3301      	adds	r3, #1
 8001284:	b29a      	uxth	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	801a      	strh	r2, [r3, #0]
}
 800128a:	bf00      	nop
 800128c:	3714      	adds	r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <AESK_UINT16toFLOAT_LE>:
 *
 *	 OLARAK KAYITLIDIR.
 *
 */
void AESK_UINT16toFLOAT_LE(float *packData, uint8_t *packBuf, uint16_t CONVERTER, uint16_t *index)
{
 8001296:	b480      	push	{r7}
 8001298:	b087      	sub	sp, #28
 800129a:	af00      	add	r7, sp, #0
 800129c:	60f8      	str	r0, [r7, #12]
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	603b      	str	r3, [r7, #0]
 80012a2:	4613      	mov	r3, r2
 80012a4:	80fb      	strh	r3, [r7, #6]
	 uint16_t data;
	((uint8_t *)&data)[0] = packBuf[*index];
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	461a      	mov	r2, r3
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	441a      	add	r2, r3
 80012b0:	f107 0316 	add.w	r3, r7, #22
 80012b4:	7812      	ldrb	r2, [r2, #0]
 80012b6:	701a      	strb	r2, [r3, #0]
	((uint8_t *)&data)[1] = packBuf[(*index) + 1];
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	881b      	ldrh	r3, [r3, #0]
 80012bc:	3301      	adds	r3, #1
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	441a      	add	r2, r3
 80012c2:	f107 0316 	add.w	r3, r7, #22
 80012c6:	3301      	adds	r3, #1
 80012c8:	7812      	ldrb	r2, [r2, #0]
 80012ca:	701a      	strb	r2, [r3, #0]

	*packData = (float)data / CONVERTER;
 80012cc:	8afb      	ldrh	r3, [r7, #22]
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80012d6:	88fb      	ldrh	r3, [r7, #6]
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	edc3 7a00 	vstr	s15, [r3]
	*index = *index + sizeof(uint16_t);
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	881b      	ldrh	r3, [r3, #0]
 80012ee:	3302      	adds	r3, #2
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	801a      	strh	r2, [r3, #0]
}
 80012f6:	bf00      	nop
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <AESK_INT16toFLOAT_LE>:
 *
 *	 OLARAK KAYITLIDIR.
 *
 */
void AESK_INT16toFLOAT_LE(float *packData, uint8_t *packBuf, uint16_t CONVERTER, uint16_t *index)
{
 8001302:	b480      	push	{r7}
 8001304:	b087      	sub	sp, #28
 8001306:	af00      	add	r7, sp, #0
 8001308:	60f8      	str	r0, [r7, #12]
 800130a:	60b9      	str	r1, [r7, #8]
 800130c:	603b      	str	r3, [r7, #0]
 800130e:	4613      	mov	r3, r2
 8001310:	80fb      	strh	r3, [r7, #6]
	 int16_t data;
	((uint8_t *)&data)[0] = packBuf[*index];
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	881b      	ldrh	r3, [r3, #0]
 8001316:	461a      	mov	r2, r3
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	441a      	add	r2, r3
 800131c:	f107 0316 	add.w	r3, r7, #22
 8001320:	7812      	ldrb	r2, [r2, #0]
 8001322:	701a      	strb	r2, [r3, #0]
	((uint8_t *)&data)[1] = packBuf[(*index) + 1];
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	881b      	ldrh	r3, [r3, #0]
 8001328:	3301      	adds	r3, #1
 800132a:	68ba      	ldr	r2, [r7, #8]
 800132c:	441a      	add	r2, r3
 800132e:	f107 0316 	add.w	r3, r7, #22
 8001332:	3301      	adds	r3, #1
 8001334:	7812      	ldrb	r2, [r2, #0]
 8001336:	701a      	strb	r2, [r3, #0]

	*packData = (float)data / CONVERTER;
 8001338:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800133c:	ee07 3a90 	vmov	s15, r3
 8001340:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001344:	88fb      	ldrh	r3, [r7, #6]
 8001346:	ee07 3a90 	vmov	s15, r3
 800134a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	edc3 7a00 	vstr	s15, [r3]

	*index = *index + sizeof(int16_t);
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	881b      	ldrh	r3, [r3, #0]
 800135c:	3302      	adds	r3, #2
 800135e:	b29a      	uxth	r2, r3
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	801a      	strh	r2, [r3, #0]
}
 8001364:	bf00      	nop
 8001366:	371c      	adds	r7, #28
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <CHECKSUM_Find>:
void AESK_Receive_Interrupt_Control(UART_HandleTypeDef *huart, GPS_Handle *gpsDatas)
{
	HAL_UART_Receive_IT(huart, &gpsDatas->uartReceiveData_u8, SIZE_OF_INTERRUPT);
}
uint16_t CHECKSUM_Find(const char *data)
{
 8001370:	b590      	push	{r4, r7, lr}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	uint16_t CHK;
	CHK = Hex2Int(*(strchr(data, '*') + 1)) * 16 + Hex2Int(*(strchr(data, '*') + 2));
 8001378:	212a      	movs	r1, #42	; 0x2a
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f00d fb81 	bl	800ea82 <strchr>
 8001380:	4603      	mov	r3, r0
 8001382:	3301      	adds	r3, #1
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	4618      	mov	r0, r3
 8001388:	f000 f836 	bl	80013f8 <Hex2Int>
 800138c:	4603      	mov	r3, r0
 800138e:	b29b      	uxth	r3, r3
 8001390:	011b      	lsls	r3, r3, #4
 8001392:	b29c      	uxth	r4, r3
 8001394:	212a      	movs	r1, #42	; 0x2a
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f00d fb73 	bl	800ea82 <strchr>
 800139c:	4603      	mov	r3, r0
 800139e:	3302      	adds	r3, #2
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f000 f828 	bl	80013f8 <Hex2Int>
 80013a8:	4603      	mov	r3, r0
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	4423      	add	r3, r4
 80013ae:	81fb      	strh	r3, [r7, #14]
	return CHK;
 80013b0:	89fb      	ldrh	r3, [r7, #14]
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd90      	pop	{r4, r7, pc}

080013ba <NMEA_CheckSum>:


uint16_t NMEA_CheckSum(const char * data, char* startSearch)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b084      	sub	sp, #16
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
 80013c2:	6039      	str	r1, [r7, #0]
	uint16_t CHK = 0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	81fb      	strh	r3, [r7, #14]
	char *finishSearch = strchr(data, '*');
 80013c8:	212a      	movs	r1, #42	; 0x2a
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f00d fb59 	bl	800ea82 <strchr>
 80013d0:	60b8      	str	r0, [r7, #8]

	while(startSearch != finishSearch)
 80013d2:	e008      	b.n	80013e6 <NMEA_CheckSum+0x2c>
	{
		CHK ^= *startSearch;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	b29a      	uxth	r2, r3
 80013da:	89fb      	ldrh	r3, [r7, #14]
 80013dc:	4053      	eors	r3, r2
 80013de:	81fb      	strh	r3, [r7, #14]
		startSearch++;
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	3301      	adds	r3, #1
 80013e4:	603b      	str	r3, [r7, #0]
	while(startSearch != finishSearch)
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d1f2      	bne.n	80013d4 <NMEA_CheckSum+0x1a>
	}
	return CHK;
 80013ee:	89fb      	ldrh	r3, [r7, #14]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <Hex2Int>:



uint8_t Hex2Int(char c)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	73fb      	strb	r3, [r7, #15]
	if (c >= '0' && c <= '9')
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	2b2f      	cmp	r3, #47	; 0x2f
 800140a:	d905      	bls.n	8001418 <Hex2Int+0x20>
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	2b39      	cmp	r3, #57	; 0x39
 8001410:	d802      	bhi.n	8001418 <Hex2Int+0x20>
	{
	result = c - '0';
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	3b30      	subs	r3, #48	; 0x30
 8001416:	73fb      	strb	r3, [r7, #15]
	}
	if (c >= 'A' && c <= 'F')
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	2b40      	cmp	r3, #64	; 0x40
 800141c:	d905      	bls.n	800142a <Hex2Int+0x32>
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2b46      	cmp	r3, #70	; 0x46
 8001422:	d802      	bhi.n	800142a <Hex2Int+0x32>
	{
	result = c - 'A' + 10;
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	3b37      	subs	r3, #55	; 0x37
 8001428:	73fb      	strb	r3, [r7, #15]
	}
	if (c >= 'a' && c <= 'f')
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	2b60      	cmp	r3, #96	; 0x60
 800142e:	d905      	bls.n	800143c <Hex2Int+0x44>
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	2b66      	cmp	r3, #102	; 0x66
 8001434:	d802      	bhi.n	800143c <Hex2Int+0x44>
	{
	result = c - 'a' + 10;
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	3b57      	subs	r3, #87	; 0x57
 800143a:	73fb      	strb	r3, [r7, #15]
	}
	return result;
 800143c:	7bfb      	ldrb	r3, [r7, #15]
}
 800143e:	4618      	mov	r0, r3
 8001440:	3714      	adds	r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <Find_Comma_Address>:



char* Find_Comma_Address(const char * data, uint8_t commaNumber)
{
 800144a:	b480      	push	{r7}
 800144c:	b085      	sub	sp, #20
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	460b      	mov	r3, r1
 8001454:	70fb      	strb	r3, [r7, #3]
	char* startAddress = (char *)data;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	60fb      	str	r3, [r7, #12]

	while (commaNumber)
 800145a:	e00d      	b.n	8001478 <Find_Comma_Address+0x2e>
	{
		if (*(startAddress) == ',')
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b2c      	cmp	r3, #44	; 0x2c
 8001462:	d106      	bne.n	8001472 <Find_Comma_Address+0x28>
		{
			commaNumber--;
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	3b01      	subs	r3, #1
 8001468:	70fb      	strb	r3, [r7, #3]
			startAddress++;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	3301      	adds	r3, #1
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	e002      	b.n	8001478 <Find_Comma_Address+0x2e>
		}
		else
		{
			startAddress++;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3301      	adds	r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
	while (commaNumber)
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1ee      	bne.n	800145c <Find_Comma_Address+0x12>
		}
	}
	return startAddress;
 800147e:	68fb      	ldr	r3, [r7, #12]
}
 8001480:	4618      	mov	r0, r3
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	0000      	movs	r0, r0
	...

08001490 <convertDegMinToDecDeg>:


double convertDegMinToDecDeg(float degMin)
{
 8001490:	b5b0      	push	{r4, r5, r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	ed87 0a01 	vstr	s0, [r7, #4]
	double min = 0.0;
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	f04f 0400 	mov.w	r4, #0
 80014a2:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double decDeg = 0.0;
 80014a6:	f04f 0300 	mov.w	r3, #0
 80014aa:	f04f 0400 	mov.w	r4, #0
 80014ae:	e9c7 3402 	strd	r3, r4, [r7, #8]

	//get the minutes, fmod() requires double
	min = fmod((double)degMin, 100.0);
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff f868 	bl	8000588 <__aeabi_f2d>
 80014b8:	4603      	mov	r3, r0
 80014ba:	460c      	mov	r4, r1
 80014bc:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8001528 <convertDegMinToDecDeg+0x98>
 80014c0:	ec44 3b10 	vmov	d0, r3, r4
 80014c4:	f00d ff00 	bl	800f2c8 <fmod>
 80014c8:	ed87 0b04 	vstr	d0, [r7, #16]

	//rebuild coordinates in decimal degrees
	degMin = (int)(degMin / 100);
 80014cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80014d0:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001530 <convertDegMinToDecDeg+0xa0>
 80014d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014e0:	edc7 7a01 	vstr	s15, [r7, #4]
	decDeg = degMin + (min / 60);
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff f84f 	bl	8000588 <__aeabi_f2d>
 80014ea:	4604      	mov	r4, r0
 80014ec:	460d      	mov	r5, r1
 80014ee:	f04f 0200 	mov.w	r2, #0
 80014f2:	4b10      	ldr	r3, [pc, #64]	; (8001534 <convertDegMinToDecDeg+0xa4>)
 80014f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80014f8:	f7ff f9c8 	bl	800088c <__aeabi_ddiv>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4620      	mov	r0, r4
 8001502:	4629      	mov	r1, r5
 8001504:	f7fe fee2 	bl	80002cc <__adddf3>
 8001508:	4603      	mov	r3, r0
 800150a:	460c      	mov	r4, r1
 800150c:	e9c7 3402 	strd	r3, r4, [r7, #8]

	return decDeg;
 8001510:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001514:	ec44 3b17 	vmov	d7, r3, r4
}
 8001518:	eeb0 0a47 	vmov.f32	s0, s14
 800151c:	eef0 0a67 	vmov.f32	s1, s15
 8001520:	3718      	adds	r7, #24
 8001522:	46bd      	mov	sp, r7
 8001524:	bdb0      	pop	{r4, r5, r7, pc}
 8001526:	bf00      	nop
 8001528:	00000000 	.word	0x00000000
 800152c:	40590000 	.word	0x40590000
 8001530:	42c80000 	.word	0x42c80000
 8001534:	404e0000 	.word	0x404e0000

08001538 <GPS_Control>:


void GPS_Control(GPS_Handle *gpsDatas)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
	if(gpsDatas->uartReceiveData_u8 != FINAL_CHARACTER)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	789b      	ldrb	r3, [r3, #2]
 8001544:	2b0a      	cmp	r3, #10
 8001546:	d01a      	beq.n	800157e <GPS_Control+0x46>
	{
		gpsDatas->gpsDatasArray[gpsDatas->indeks_u16++] = gpsDatas->uartReceiveData_u8;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	881b      	ldrh	r3, [r3, #0]
 800154c:	1c5a      	adds	r2, r3, #1
 800154e:	b291      	uxth	r1, r2
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	8011      	strh	r1, [r2, #0]
 8001554:	4619      	mov	r1, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	789a      	ldrb	r2, [r3, #2]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	440b      	add	r3, r1
 800155e:	70da      	strb	r2, [r3, #3]
		if(gpsDatas->indeks_u16 == BUFFER_SIZE)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	881b      	ldrh	r3, [r3, #0]
 8001564:	2bff      	cmp	r3, #255	; 0xff
 8001566:	d117      	bne.n	8001598 <GPS_Control+0x60>
		{
			gpsDatas->indeks_u16 = 0;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	801a      	strh	r2, [r3, #0]
			memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3303      	adds	r3, #3
 8001572:	22ff      	movs	r2, #255	; 0xff
 8001574:	2100      	movs	r1, #0
 8001576:	4618      	mov	r0, r3
 8001578:	f00d fa4b 	bl	800ea12 <memset>
	{
		GPRMC_Parser(gpsDatas);
		gpsDatas->indeks_u16 = 0;
		memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
	}
}
 800157c:	e00c      	b.n	8001598 <GPS_Control+0x60>
		GPRMC_Parser(gpsDatas);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f000 f80e 	bl	80015a0 <GPRMC_Parser>
		gpsDatas->indeks_u16 = 0;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	801a      	strh	r2, [r3, #0]
		memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	3303      	adds	r3, #3
 800158e:	22ff      	movs	r2, #255	; 0xff
 8001590:	2100      	movs	r1, #0
 8001592:	4618      	mov	r0, r3
 8001594:	f00d fa3d 	bl	800ea12 <memset>
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <GPRMC_Parser>:
 *  11   = E or W
 *  12   = Checksum
*/

void GPRMC_Parser(GPS_Handle *gpsDatas)
{
 80015a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	char* startAddressGPRMC = strstr((const char*)gpsDatas->gpsDatasArray, "$GNRMC");
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3303      	adds	r3, #3
 80015ac:	49d8      	ldr	r1, [pc, #864]	; (8001910 <GPRMC_Parser+0x370>)
 80015ae:	4618      	mov	r0, r3
 80015b0:	f00d fa74 	bl	800ea9c <strstr>
 80015b4:	60f8      	str	r0, [r7, #12]
	char* startAddressGPGGA = strstr((const char*)gpsDatas->gpsDatasArray, "$GNGGA");
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	3303      	adds	r3, #3
 80015ba:	49d6      	ldr	r1, [pc, #856]	; (8001914 <GPRMC_Parser+0x374>)
 80015bc:	4618      	mov	r0, r3
 80015be:	f00d fa6d 	bl	800ea9c <strstr>
 80015c2:	60b8      	str	r0, [r7, #8]
	if(startAddressGPRMC != NULL)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f000 80dc 	beq.w	8001784 <GPRMC_Parser+0x1e4>
	{
		if (NMEA_CheckSum((const char *)gpsDatas->gpsDatasArray, startAddressGPRMC + 1) == CHECKSUM_Find((const char *)gpsDatas->gpsDatasArray))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	1cda      	adds	r2, r3, #3
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	3301      	adds	r3, #1
 80015d4:	4619      	mov	r1, r3
 80015d6:	4610      	mov	r0, r2
 80015d8:	f7ff feef 	bl	80013ba <NMEA_CheckSum>
 80015dc:	4603      	mov	r3, r0
 80015de:	461c      	mov	r4, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3303      	adds	r3, #3
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fec3 	bl	8001370 <CHECKSUM_Find>
 80015ea:	4603      	mov	r3, r0
 80015ec:	429c      	cmp	r4, r3
 80015ee:	f040 80c1 	bne.w	8001774 <GPRMC_Parser+0x1d4>
		{
			if (*Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, VALID_CONTROL_COMMA) == 'A')
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	3303      	adds	r3, #3
 80015f6:	2102      	movs	r1, #2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff ff26 	bl	800144a <Find_Comma_Address>
 80015fe:	4603      	mov	r3, r0
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	2b41      	cmp	r3, #65	; 0x41
 8001604:	f040 80ae 	bne.w	8001764 <GPRMC_Parser+0x1c4>
			{
				memcpy(gpsDatas->gpsLatitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_START_COMMA) - 1);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f503 7481 	add.w	r4, r3, #258	; 0x102
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	3303      	adds	r3, #3
 8001612:	2103      	movs	r1, #3
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ff18 	bl	800144a <Find_Comma_Address>
 800161a:	4606      	mov	r6, r0
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3303      	adds	r3, #3
 8001620:	2104      	movs	r1, #4
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff ff11 	bl	800144a <Find_Comma_Address>
 8001628:	4603      	mov	r3, r0
 800162a:	461d      	mov	r5, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3303      	adds	r3, #3
 8001630:	2103      	movs	r1, #3
 8001632:	4618      	mov	r0, r3
 8001634:	f7ff ff09 	bl	800144a <Find_Comma_Address>
 8001638:	4603      	mov	r3, r0
 800163a:	1aeb      	subs	r3, r5, r3
 800163c:	3b01      	subs	r3, #1
 800163e:	461a      	mov	r2, r3
 8001640:	4631      	mov	r1, r6
 8001642:	4620      	mov	r0, r4
 8001644:	f00d f9da 	bl	800e9fc <memcpy>
				memcpy(gpsDatas->gpsLongtitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_START_COMMA) - 1);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f503 748b 	add.w	r4, r3, #278	; 0x116
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	3303      	adds	r3, #3
 8001652:	2105      	movs	r1, #5
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fef8 	bl	800144a <Find_Comma_Address>
 800165a:	4606      	mov	r6, r0
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	3303      	adds	r3, #3
 8001660:	2106      	movs	r1, #6
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff fef1 	bl	800144a <Find_Comma_Address>
 8001668:	4603      	mov	r3, r0
 800166a:	461d      	mov	r5, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	3303      	adds	r3, #3
 8001670:	2105      	movs	r1, #5
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff fee9 	bl	800144a <Find_Comma_Address>
 8001678:	4603      	mov	r3, r0
 800167a:	1aeb      	subs	r3, r5, r3
 800167c:	3b01      	subs	r3, #1
 800167e:	461a      	mov	r2, r3
 8001680:	4631      	mov	r1, r6
 8001682:	4620      	mov	r0, r4
 8001684:	f00d f9ba 	bl	800e9fc <memcpy>
				memcpy(gpsDatas->gpsSpeedKnotArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA) - 1);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f503 7495 	add.w	r4, r3, #298	; 0x12a
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	3303      	adds	r3, #3
 8001692:	2107      	movs	r1, #7
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fed8 	bl	800144a <Find_Comma_Address>
 800169a:	4606      	mov	r6, r0
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3303      	adds	r3, #3
 80016a0:	2108      	movs	r1, #8
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fed1 	bl	800144a <Find_Comma_Address>
 80016a8:	4603      	mov	r3, r0
 80016aa:	461d      	mov	r5, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	3303      	adds	r3, #3
 80016b0:	2107      	movs	r1, #7
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fec9 	bl	800144a <Find_Comma_Address>
 80016b8:	4603      	mov	r3, r0
 80016ba:	1aeb      	subs	r3, r5, r3
 80016bc:	3b01      	subs	r3, #1
 80016be:	461a      	mov	r2, r3
 80016c0:	4631      	mov	r1, r6
 80016c2:	4620      	mov	r0, r4
 80016c4:	f00d f99a 	bl	800e9fc <memcpy>
				gpsDatas->speed_u8 = my_getnbr((gpsDatas->gpsSpeedKnotArray)) * KNOT_TO_KMH_CONVERTER;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f95c 	bl	800198c <my_getnbr>
 80016d4:	4603      	mov	r3, r0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe ff44 	bl	8000564 <__aeabi_i2d>
 80016dc:	a38a      	add	r3, pc, #552	; (adr r3, 8001908 <GPRMC_Parser+0x368>)
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f7fe ffa9 	bl	8000638 <__aeabi_dmul>
 80016e6:	4603      	mov	r3, r0
 80016e8:	460c      	mov	r4, r1
 80016ea:	4618      	mov	r0, r3
 80016ec:	4621      	mov	r1, r4
 80016ee:	f7ff fa53 	bl	8000b98 <__aeabi_d2uiz>
 80016f2:	4603      	mov	r3, r0
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
			  gpsDatas->latitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLatitudeArray));
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f503 7381 	add.w	r3, r3, #258	; 0x102
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f97e 	bl	8001a04 <stof>
 8001708:	eef0 7a40 	vmov.f32	s15, s0
 800170c:	eeb0 0a67 	vmov.f32	s0, s15
 8001710:	f7ff febe 	bl	8001490 <convertDegMinToDecDeg>
 8001714:	ec54 3b10 	vmov	r3, r4, d0
 8001718:	4618      	mov	r0, r3
 800171a:	4621      	mov	r1, r4
 800171c:	f7ff fa5c 	bl	8000bd8 <__aeabi_d2f>
 8001720:	4602      	mov	r2, r0
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			  gpsDatas->longtitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLongtitudeArray));
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f503 738b 	add.w	r3, r3, #278	; 0x116
 800172e:	4618      	mov	r0, r3
 8001730:	f000 f968 	bl	8001a04 <stof>
 8001734:	eef0 7a40 	vmov.f32	s15, s0
 8001738:	eeb0 0a67 	vmov.f32	s0, s15
 800173c:	f7ff fea8 	bl	8001490 <convertDegMinToDecDeg>
 8001740:	ec54 3b10 	vmov	r3, r4, d0
 8001744:	4618      	mov	r0, r3
 8001746:	4621      	mov	r1, r4
 8001748:	f7ff fa46 	bl	8000bd8 <__aeabi_d2f>
 800174c:	4602      	mov	r2, r0
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			  gpsDatas->gps_errorhandler.trueData_u32++;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 8001762:	e0ea      	b.n	800193a <GPRMC_Parser+0x39a>
			}

			else
			{
				gpsDatas->gps_errorhandler.validDataError_u32++;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800176a:	1c5a      	adds	r2, r3, #1
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 8001772:	e0e2      	b.n	800193a <GPRMC_Parser+0x39a>
			}
		}
		else
		{
		gpsDatas->gps_errorhandler.checksumError_u32++;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 8001782:	e0da      	b.n	800193a <GPRMC_Parser+0x39a>
		}

	}

	else if(startAddressGPGGA != NULL)
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	f000 80d7 	beq.w	800193a <GPRMC_Parser+0x39a>
	{
		if (NMEA_CheckSum((const char *)gpsDatas->gpsDatasArray, startAddressGPGGA + 1) == CHECKSUM_Find((const char *)gpsDatas->gpsDatasArray))
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	1cda      	adds	r2, r3, #3
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	3301      	adds	r3, #1
 8001794:	4619      	mov	r1, r3
 8001796:	4610      	mov	r0, r2
 8001798:	f7ff fe0f 	bl	80013ba <NMEA_CheckSum>
 800179c:	4603      	mov	r3, r0
 800179e:	461c      	mov	r4, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3303      	adds	r3, #3
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff fde3 	bl	8001370 <CHECKSUM_Find>
 80017aa:	4603      	mov	r3, r0
 80017ac:	429c      	cmp	r4, r3
 80017ae:	f040 80bd 	bne.w	800192c <GPRMC_Parser+0x38c>
		{
			if (*Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 6) == '1')
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	3303      	adds	r3, #3
 80017b6:	2106      	movs	r1, #6
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff fe46 	bl	800144a <Find_Comma_Address>
 80017be:	4603      	mov	r3, r0
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b31      	cmp	r3, #49	; 0x31
 80017c4:	f040 80aa 	bne.w	800191c <GPRMC_Parser+0x37c>
			{
				memcpy(gpsDatas->gpsLatitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 2), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 3) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 2) - 1);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f503 7481 	add.w	r4, r3, #258	; 0x102
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3303      	adds	r3, #3
 80017d2:	2102      	movs	r1, #2
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fe38 	bl	800144a <Find_Comma_Address>
 80017da:	4606      	mov	r6, r0
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3303      	adds	r3, #3
 80017e0:	2103      	movs	r1, #3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fe31 	bl	800144a <Find_Comma_Address>
 80017e8:	4603      	mov	r3, r0
 80017ea:	461d      	mov	r5, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3303      	adds	r3, #3
 80017f0:	2102      	movs	r1, #2
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff fe29 	bl	800144a <Find_Comma_Address>
 80017f8:	4603      	mov	r3, r0
 80017fa:	1aeb      	subs	r3, r5, r3
 80017fc:	3b01      	subs	r3, #1
 80017fe:	461a      	mov	r2, r3
 8001800:	4631      	mov	r1, r6
 8001802:	4620      	mov	r0, r4
 8001804:	f00d f8fa 	bl	800e9fc <memcpy>
				memcpy(gpsDatas->gpsLongtitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 4), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 5) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 4) - 1);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f503 748b 	add.w	r4, r3, #278	; 0x116
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	3303      	adds	r3, #3
 8001812:	2104      	movs	r1, #4
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fe18 	bl	800144a <Find_Comma_Address>
 800181a:	4606      	mov	r6, r0
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3303      	adds	r3, #3
 8001820:	2105      	movs	r1, #5
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fe11 	bl	800144a <Find_Comma_Address>
 8001828:	4603      	mov	r3, r0
 800182a:	461d      	mov	r5, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3303      	adds	r3, #3
 8001830:	2104      	movs	r1, #4
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff fe09 	bl	800144a <Find_Comma_Address>
 8001838:	4603      	mov	r3, r0
 800183a:	1aeb      	subs	r3, r5, r3
 800183c:	3b01      	subs	r3, #1
 800183e:	461a      	mov	r2, r3
 8001840:	4631      	mov	r1, r6
 8001842:	4620      	mov	r0, r4
 8001844:	f00d f8da 	bl	800e9fc <memcpy>
				memcpy(gpsDatas->gpsSatelliteNumberArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA) - 1);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f503 749f 	add.w	r4, r3, #318	; 0x13e
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3303      	adds	r3, #3
 8001852:	2107      	movs	r1, #7
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fdf8 	bl	800144a <Find_Comma_Address>
 800185a:	4606      	mov	r6, r0
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3303      	adds	r3, #3
 8001860:	2108      	movs	r1, #8
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fdf1 	bl	800144a <Find_Comma_Address>
 8001868:	4603      	mov	r3, r0
 800186a:	461d      	mov	r5, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3303      	adds	r3, #3
 8001870:	2107      	movs	r1, #7
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff fde9 	bl	800144a <Find_Comma_Address>
 8001878:	4603      	mov	r3, r0
 800187a:	1aeb      	subs	r3, r5, r3
 800187c:	3b01      	subs	r3, #1
 800187e:	461a      	mov	r2, r3
 8001880:	4631      	mov	r1, r6
 8001882:	4620      	mov	r0, r4
 8001884:	f00d f8ba 	bl	800e9fc <memcpy>
			  gpsDatas->latitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLatitudeArray));
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f503 7381 	add.w	r3, r3, #258	; 0x102
 800188e:	4618      	mov	r0, r3
 8001890:	f000 f8b8 	bl	8001a04 <stof>
 8001894:	eef0 7a40 	vmov.f32	s15, s0
 8001898:	eeb0 0a67 	vmov.f32	s0, s15
 800189c:	f7ff fdf8 	bl	8001490 <convertDegMinToDecDeg>
 80018a0:	ec54 3b10 	vmov	r3, r4, d0
 80018a4:	4618      	mov	r0, r3
 80018a6:	4621      	mov	r1, r4
 80018a8:	f7ff f996 	bl	8000bd8 <__aeabi_d2f>
 80018ac:	4602      	mov	r2, r0
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			  gpsDatas->longtitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLongtitudeArray));
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f503 738b 	add.w	r3, r3, #278	; 0x116
 80018ba:	4618      	mov	r0, r3
 80018bc:	f000 f8a2 	bl	8001a04 <stof>
 80018c0:	eef0 7a40 	vmov.f32	s15, s0
 80018c4:	eeb0 0a67 	vmov.f32	s0, s15
 80018c8:	f7ff fde2 	bl	8001490 <convertDegMinToDecDeg>
 80018cc:	ec54 3b10 	vmov	r3, r4, d0
 80018d0:	4618      	mov	r0, r3
 80018d2:	4621      	mov	r1, r4
 80018d4:	f7ff f980 	bl	8000bd8 <__aeabi_d2f>
 80018d8:	4602      	mov	r2, r0
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			  gpsDatas->satellite_number_u8 = my_getnbr(gpsDatas->gpsSatelliteNumberArray);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f503 739f 	add.w	r3, r3, #318	; 0x13e
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 f850 	bl	800198c <my_getnbr>
 80018ec:	4603      	mov	r3, r0
 80018ee:	b2da      	uxtb	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
			  gpsDatas->gps_errorhandler.trueData_u32++;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80018fc:	1c5a      	adds	r2, r3, #1
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 8001904:	e019      	b.n	800193a <GPRMC_Parser+0x39a>
 8001906:	bf00      	nop
 8001908:	c083126f 	.word	0xc083126f
 800190c:	3ffda1ca 	.word	0x3ffda1ca
 8001910:	0800f5d0 	.word	0x0800f5d0
 8001914:	0800f5d8 	.word	0x0800f5d8
 8001918:	42c80000 	.word	0x42c80000
			}

			else
			{
				gpsDatas->gps_errorhandler.validDataError_u32++;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8001922:	1c5a      	adds	r2, r3, #1
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 800192a:	e006      	b.n	800193a <GPRMC_Parser+0x39a>
			}
		}
		else
		{
		gpsDatas->gps_errorhandler.checksumError_u32++;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8001932:	1c5a      	adds	r2, r3, #1
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
		}
	}

	gpsDatas->gpsEfficiency_u8 = ((float)gpsDatas->gps_errorhandler.trueData_u32 /(gpsDatas->gps_errorhandler.checksumError_u32 + gpsDatas->gps_errorhandler.validDataError_u32 + gpsDatas->gps_errorhandler.trueData_u32) * PERCENTAGE_CONVERTER);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8001940:	ee07 3a90 	vmov	s15, r3
 8001944:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8001954:	441a      	add	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800195c:	4413      	add	r3, r2
 800195e:	ee07 3a90 	vmov	s15, r3
 8001962:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001966:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800196a:	ed1f 7a15 	vldr	s14, [pc, #-84]	; 8001918 <GPRMC_Parser+0x378>
 800196e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001972:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001976:	edc7 7a00 	vstr	s15, [r7]
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	b2da      	uxtb	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d
}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800198c <my_getnbr>:

int my_getnbr(char *str)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  int result;
  int puiss;

  result = 0;
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
  puiss = 1;
 8001998:	2301      	movs	r3, #1
 800199a:	60bb      	str	r3, [r7, #8]
  while (('-' == (*str)) || ((*str) == '+'))
 800199c:	e009      	b.n	80019b2 <my_getnbr+0x26>
  {
      if (*str == '-')
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	2b2d      	cmp	r3, #45	; 0x2d
 80019a4:	d102      	bne.n	80019ac <my_getnbr+0x20>
        puiss = puiss * -1;
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	425b      	negs	r3, r3
 80019aa:	60bb      	str	r3, [r7, #8]
      str++;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3301      	adds	r3, #1
 80019b0:	607b      	str	r3, [r7, #4]
  while (('-' == (*str)) || ((*str) == '+'))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	2b2d      	cmp	r3, #45	; 0x2d
 80019b8:	d0f1      	beq.n	800199e <my_getnbr+0x12>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b2b      	cmp	r3, #43	; 0x2b
 80019c0:	d0ed      	beq.n	800199e <my_getnbr+0x12>
  }
  while ((*str >= '0') && (*str <= '9'))
 80019c2:	e00d      	b.n	80019e0 <my_getnbr+0x54>
  {
      result = (result * 10) + ((*str) - '0');
 80019c4:	68fa      	ldr	r2, [r7, #12]
 80019c6:	4613      	mov	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	4413      	add	r3, r2
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	461a      	mov	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	3b30      	subs	r3, #48	; 0x30
 80019d6:	4413      	add	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]
      str++;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3301      	adds	r3, #1
 80019de:	607b      	str	r3, [r7, #4]
  while ((*str >= '0') && (*str <= '9'))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b2f      	cmp	r3, #47	; 0x2f
 80019e6:	d903      	bls.n	80019f0 <my_getnbr+0x64>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b39      	cmp	r3, #57	; 0x39
 80019ee:	d9e9      	bls.n	80019c4 <my_getnbr+0x38>
  }
  return (result * puiss);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	68ba      	ldr	r2, [r7, #8]
 80019f4:	fb02 f303 	mul.w	r3, r2, r3
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <stof>:

float stof(const char* s)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b087      	sub	sp, #28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  float rez = 0, fact = 1;
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	617b      	str	r3, [r7, #20]
 8001a12:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001a16:	613b      	str	r3, [r7, #16]
  if (*s == '-')
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b2d      	cmp	r3, #45	; 0x2d
 8001a1e:	d104      	bne.n	8001a2a <stof+0x26>
	{
    s++;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3301      	adds	r3, #1
 8001a24:	607b      	str	r3, [r7, #4]
    fact = -1;
 8001a26:	4b22      	ldr	r3, [pc, #136]	; (8001ab0 <stof+0xac>)
 8001a28:	613b      	str	r3, [r7, #16]
  };
  for (int point_seen = 0; *s; s++)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	e02d      	b.n	8001a8c <stof+0x88>
	{
    if (*s == '.')
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	2b2e      	cmp	r3, #46	; 0x2e
 8001a36:	d102      	bne.n	8001a3e <stof+0x3a>
		{
      point_seen = 1; 
 8001a38:	2301      	movs	r3, #1
 8001a3a:	60fb      	str	r3, [r7, #12]
      continue;
 8001a3c:	e023      	b.n	8001a86 <stof+0x82>
    };
    int d = *s - '0';
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	3b30      	subs	r3, #48	; 0x30
 8001a44:	60bb      	str	r3, [r7, #8]
    if (d >= 0 && d <= 9)
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	db1c      	blt.n	8001a86 <stof+0x82>
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	2b09      	cmp	r3, #9
 8001a50:	dc19      	bgt.n	8001a86 <stof+0x82>
		{
      if (point_seen) fact /= 10.0f;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d007      	beq.n	8001a68 <stof+0x64>
 8001a58:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a5c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001a60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a64:	edc7 7a04 	vstr	s15, [r7, #16]
      rez = rez * 10.0f + (float)d;
 8001a68:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a6c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001a70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	ee07 3a90 	vmov	s15, r3
 8001a7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a82:	edc7 7a05 	vstr	s15, [r7, #20]
  for (int point_seen = 0; *s; s++)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1cd      	bne.n	8001a30 <stof+0x2c>
    };
  };
  return rez * fact;
 8001a94:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a98:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a9c:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa4:	371c      	adds	r7, #28
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	bf800000 	.word	0xbf800000

08001ab4 <SendATCommand>:
#include "string.h"



void SendATCommand(Gsm_Datas* gsm_data, char * command, char* response)
{
 8001ab4:	b590      	push	{r4, r7, lr}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
	gsm_data->at_response = response;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)command, strlen(command), HAL_DELAY);
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f8d3 423c 	ldr.w	r4, [r3, #572]	; 0x23c
 8001acc:	68b8      	ldr	r0, [r7, #8]
 8001ace:	f7fe fb9f 	bl	8000210 <strlen>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	f241 7370 	movw	r3, #6000	; 0x1770
 8001ada:	68b9      	ldr	r1, [r7, #8]
 8001adc:	4620      	mov	r0, r4
 8001ade:	f008 f8c2 	bl	8009c66 <HAL_UART_Transmit>
}
 8001ae2:	bf00      	nop
 8001ae4:	3714      	adds	r7, #20
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd90      	pop	{r4, r7, pc}

08001aea <writeChar>:

void writeChar(unsigned char** pptr, char c)
{
 8001aea:	b480      	push	{r7}
 8001aec:	b083      	sub	sp, #12
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
 8001af2:	460b      	mov	r3, r1
 8001af4:	70fb      	strb	r3, [r7, #3]
	**pptr = c;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	78fa      	ldrb	r2, [r7, #3]
 8001afc:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	1c5a      	adds	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	601a      	str	r2, [r3, #0]
}
 8001b08:	bf00      	nop
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
	**pptr = (unsigned char)(anInt / 256);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	da00      	bge.n	8001b26 <writeInt+0x12>
 8001b24:	33ff      	adds	r3, #255	; 0xff
 8001b26:	121b      	asrs	r3, r3, #8
 8001b28:	461a      	mov	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	b2d2      	uxtb	r2, r2
 8001b30:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	1c5a      	adds	r2, r3, #1
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	601a      	str	r2, [r3, #0]
	**pptr = (unsigned char)(anInt % 256);
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	425a      	negs	r2, r3
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	bf58      	it	pl
 8001b46:	4253      	negpl	r3, r2
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	6812      	ldr	r2, [r2, #0]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	7013      	strb	r3, [r2, #0]
	(*pptr)++;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	601a      	str	r2, [r3, #0]
}
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b084      	sub	sp, #16
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
 8001b6e:	6039      	str	r1, [r7, #0]
	int len = strlen(string);
 8001b70:	6838      	ldr	r0, [r7, #0]
 8001b72:	f7fe fb4d 	bl	8000210 <strlen>
 8001b76:	4603      	mov	r3, r0
 8001b78:	60fb      	str	r3, [r7, #12]
	writeInt(pptr, len);
 8001b7a:	68f9      	ldr	r1, [r7, #12]
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f7ff ffc9 	bl	8001b14 <writeInt>
	memcpy(*pptr, string, len);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	68fa      	ldr	r2, [r7, #12]
 8001b88:	6839      	ldr	r1, [r7, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f00c ff36 	bl	800e9fc <memcpy>
	*pptr += len;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	441a      	add	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	601a      	str	r2, [r3, #0]
}
 8001b9c:	bf00      	nop
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <MQTTPacket_encode>:

int MQTTPacket_encode(unsigned char* buf, int length)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]

	//FUNC_ENTRY;
	do
	{
		char d = length % 128;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	425a      	negs	r2, r3
 8001bb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001bba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bbe:	bf58      	it	pl
 8001bc0:	4253      	negpl	r3, r2
 8001bc2:	72fb      	strb	r3, [r7, #11]
		length /= 128;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	da00      	bge.n	8001bcc <MQTTPacket_encode+0x28>
 8001bca:	337f      	adds	r3, #127	; 0x7f
 8001bcc:	11db      	asrs	r3, r3, #7
 8001bce:	603b      	str	r3, [r7, #0]
		/* if there are more digits to encode, set the top bit of this digit */
		if (length > 0)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	dd03      	ble.n	8001bde <MQTTPacket_encode+0x3a>
			d |= 0x80;
 8001bd6:	7afb      	ldrb	r3, [r7, #11]
 8001bd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bdc:	72fb      	strb	r3, [r7, #11]
		buf[rc++] = d;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	1c5a      	adds	r2, r3, #1
 8001be2:	60fa      	str	r2, [r7, #12]
 8001be4:	461a      	mov	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4413      	add	r3, r2
 8001bea:	7afa      	ldrb	r2, [r7, #11]
 8001bec:	701a      	strb	r2, [r3, #0]
	} while (length > 0);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	dcde      	bgt.n	8001bb2 <MQTTPacket_encode+0xe>
	FUNC_EXIT_RC(rc);
	return rc;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <MQTTstrlen>:

int MQTTstrlen(MQTTString mqttstring)
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b086      	sub	sp, #24
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	1d3b      	adds	r3, r7, #4
 8001c0a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int rc = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]

	if (mqttstring.cstring)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d006      	beq.n	8001c26 <MQTTstrlen+0x24>
		rc = strlen(mqttstring.cstring);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7fe faf8 	bl	8000210 <strlen>
 8001c20:	4603      	mov	r3, r0
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	e001      	b.n	8001c2a <MQTTstrlen+0x28>
	else
		rc = mqttstring.lenstring.len;
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	617b      	str	r3, [r7, #20]
	return rc;
 8001c2a:	697b      	ldr	r3, [r7, #20]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3718      	adds	r7, #24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <MQTTSerialize_connectLength>:

int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
{
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	int len = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]

	//FUNC_ENTRY;

	if (options->MQTTVersion == 3)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	7a1b      	ldrb	r3, [r3, #8]
 8001c44:	2b03      	cmp	r3, #3
 8001c46:	d102      	bne.n	8001c4e <MQTTSerialize_connectLength+0x1a>
		len = 12; /* variable depending on MQTT or MQIsdp */
 8001c48:	230c      	movs	r3, #12
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	e005      	b.n	8001c5a <MQTTSerialize_connectLength+0x26>
	else if (options->MQTTVersion == 4)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	7a1b      	ldrb	r3, [r3, #8]
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	d101      	bne.n	8001c5a <MQTTSerialize_connectLength+0x26>
		len = 10;
 8001c56:	230a      	movs	r3, #10
 8001c58:	60fb      	str	r3, [r7, #12]

	len += MQTTstrlen(options->clientID)+2;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	330c      	adds	r3, #12
 8001c5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001c62:	f7ff ffce 	bl	8001c02 <MQTTstrlen>
 8001c66:	4603      	mov	r3, r0
 8001c68:	3302      	adds	r3, #2
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	60fb      	str	r3, [r7, #12]
	if (options->willFlag)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	7edb      	ldrb	r3, [r3, #27]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d013      	beq.n	8001ca0 <MQTTSerialize_connectLength+0x6c>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3324      	adds	r3, #36	; 0x24
 8001c7c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001c80:	f7ff ffbf 	bl	8001c02 <MQTTstrlen>
 8001c84:	4603      	mov	r3, r0
 8001c86:	1c9c      	adds	r4, r3, #2
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3330      	adds	r3, #48	; 0x30
 8001c8c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001c90:	f7ff ffb7 	bl	8001c02 <MQTTstrlen>
 8001c94:	4603      	mov	r3, r0
 8001c96:	4423      	add	r3, r4
 8001c98:	3302      	adds	r3, #2
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	4413      	add	r3, r2
 8001c9e:	60fb      	str	r3, [r7, #12]
	if (options->username.cstring || options->username.lenstring.data)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d103      	bne.n	8001cb0 <MQTTSerialize_connectLength+0x7c>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d00a      	beq.n	8001cc6 <MQTTSerialize_connectLength+0x92>
		len += MQTTstrlen(options->username)+2;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3340      	adds	r3, #64	; 0x40
 8001cb4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001cb8:	f7ff ffa3 	bl	8001c02 <MQTTstrlen>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	3302      	adds	r3, #2
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]
	if (options->password.cstring || options->password.lenstring.data)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d103      	bne.n	8001cd6 <MQTTSerialize_connectLength+0xa2>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00a      	beq.n	8001cec <MQTTSerialize_connectLength+0xb8>
		len += MQTTstrlen(options->password)+2;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	334c      	adds	r3, #76	; 0x4c
 8001cda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001cde:	f7ff ff90 	bl	8001c02 <MQTTstrlen>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	3302      	adds	r3, #2
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	4413      	add	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]

	FUNC_EXIT_RC(len);
	return len;
 8001cec:	68fb      	ldr	r3, [r7, #12]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd90      	pop	{r4, r7, pc}
	...

08001cf8 <MQTTPacket_len>:

int MQTTPacket_len(int rem_len)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	rem_len += 1; /* header byte */
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	3301      	adds	r3, #1
 8001d04:	607b      	str	r3, [r7, #4]

	/* now remaining_length field */
	if (rem_len < 128)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b7f      	cmp	r3, #127	; 0x7f
 8001d0a:	dc03      	bgt.n	8001d14 <MQTTPacket_len+0x1c>
		rem_len += 1;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	607b      	str	r3, [r7, #4]
 8001d12:	e012      	b.n	8001d3a <MQTTPacket_len+0x42>
	else if (rem_len < 16384)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d1a:	da03      	bge.n	8001d24 <MQTTPacket_len+0x2c>
		rem_len += 2;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3302      	adds	r3, #2
 8001d20:	607b      	str	r3, [r7, #4]
 8001d22:	e00a      	b.n	8001d3a <MQTTPacket_len+0x42>
	else if (rem_len < 2097151)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a08      	ldr	r2, [pc, #32]	; (8001d48 <MQTTPacket_len+0x50>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	dc03      	bgt.n	8001d34 <MQTTPacket_len+0x3c>
		rem_len += 3;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	3303      	adds	r3, #3
 8001d30:	607b      	str	r3, [r7, #4]
 8001d32:	e002      	b.n	8001d3a <MQTTPacket_len+0x42>
	else
		rem_len += 4;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3304      	adds	r3, #4
 8001d38:	607b      	str	r3, [r7, #4]
	return rem_len;
 8001d3a:	687b      	ldr	r3, [r7, #4]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	001ffffe 	.word	0x001ffffe

08001d4c <writeMQTTString>:

void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	4638      	mov	r0, r7
 8001d56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (mqttstring.lenstring.len > 0)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	dd12      	ble.n	8001d86 <writeMQTTString+0x3a>
	{
		writeInt(pptr, mqttstring.lenstring.len);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4619      	mov	r1, r3
 8001d64:	68f8      	ldr	r0, [r7, #12]
 8001d66:	f7ff fed5 	bl	8001b14 <writeInt>
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68b9      	ldr	r1, [r7, #8]
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f00c fe42 	bl	800e9fc <memcpy>
		*pptr += mqttstring.lenstring.len;
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	441a      	add	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	601a      	str	r2, [r3, #0]
	}
	else if (mqttstring.cstring)
		writeCString(pptr, mqttstring.cstring);
	else
		writeInt(pptr, 0);
}
 8001d84:	e00c      	b.n	8001da0 <writeMQTTString+0x54>
	else if (mqttstring.cstring)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d005      	beq.n	8001d98 <writeMQTTString+0x4c>
		writeCString(pptr, mqttstring.cstring);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	4619      	mov	r1, r3
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	f7ff fee8 	bl	8001b66 <writeCString>
}
 8001d96:	e003      	b.n	8001da0 <writeMQTTString+0x54>
		writeInt(pptr, 0);
 8001d98:	2100      	movs	r1, #0
 8001d9a:	68f8      	ldr	r0, [r7, #12]
 8001d9c:	f7ff feba 	bl	8001b14 <writeInt>
}
 8001da0:	bf00      	nop
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <MQTTSerialize_connect>:

int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
	unsigned char *ptr = buf;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 8001db8:	2300      	movs	r3, #0
 8001dba:	61bb      	str	r3, [r7, #24]
	MQTTConnectFlags flags = {0};
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
	int len = 0;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	623b      	str	r3, [r7, #32]
	int rc = -1;
 8001dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc8:	627b      	str	r3, [r7, #36]	; 0x24

	//FUNC_ENTRY;
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f7ff ff32 	bl	8001c34 <MQTTSerialize_connectLength>
 8001dd0:	6238      	str	r0, [r7, #32]
 8001dd2:	6a38      	ldr	r0, [r7, #32]
 8001dd4:	f7ff ff90 	bl	8001cf8 <MQTTPacket_len>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	da03      	bge.n	8001de8 <MQTTSerialize_connect+0x40>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8001de0:	f06f 0301 	mvn.w	r3, #1
 8001de4:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 8001de6:	e0c3      	b.n	8001f70 <MQTTSerialize_connect+0x1c8>
	}

	header.byte = 0;
 8001de8:	2300      	movs	r3, #0
 8001dea:	763b      	strb	r3, [r7, #24]
	header.bits.type = CONNECT;
 8001dec:	7e3b      	ldrb	r3, [r7, #24]
 8001dee:	2201      	movs	r2, #1
 8001df0:	f362 1307 	bfi	r3, r2, #4, #4
 8001df4:	763b      	strb	r3, [r7, #24]
	writeChar(&ptr, header.byte); /* write header */
 8001df6:	7e3a      	ldrb	r2, [r7, #24]
 8001df8:	f107 031c 	add.w	r3, r7, #28
 8001dfc:	4611      	mov	r1, r2
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff fe73 	bl	8001aea <writeChar>

	ptr += MQTTPacket_encode(ptr, len); /* write remaining length */
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	6a39      	ldr	r1, [r7, #32]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fecb 	bl	8001ba4 <MQTTPacket_encode>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	4413      	add	r3, r2
 8001e14:	61fb      	str	r3, [r7, #28]

	if (options->MQTTVersion == 4)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	7a1b      	ldrb	r3, [r3, #8]
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d10c      	bne.n	8001e38 <MQTTSerialize_connect+0x90>
	{
		writeCString(&ptr, "MQTT");
 8001e1e:	f107 031c 	add.w	r3, r7, #28
 8001e22:	4956      	ldr	r1, [pc, #344]	; (8001f7c <MQTTSerialize_connect+0x1d4>)
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fe9e 	bl	8001b66 <writeCString>
		writeChar(&ptr, (char) 4);
 8001e2a:	f107 031c 	add.w	r3, r7, #28
 8001e2e:	2104      	movs	r1, #4
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fe5a 	bl	8001aea <writeChar>
 8001e36:	e00b      	b.n	8001e50 <MQTTSerialize_connect+0xa8>
	}
	else
	{
		writeCString(&ptr, "MQIsdp");
 8001e38:	f107 031c 	add.w	r3, r7, #28
 8001e3c:	4950      	ldr	r1, [pc, #320]	; (8001f80 <MQTTSerialize_connect+0x1d8>)
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff fe91 	bl	8001b66 <writeCString>
		writeChar(&ptr, (char) 3);
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	2103      	movs	r1, #3
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff fe4d 	bl	8001aea <writeChar>
	}

	flags.all = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	753b      	strb	r3, [r7, #20]
	flags.bits.cleansession = options->cleansession;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	7e9b      	ldrb	r3, [r3, #26]
 8001e58:	f003 0301 	and.w	r3, r3, #1
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	7d3b      	ldrb	r3, [r7, #20]
 8001e60:	f362 0341 	bfi	r3, r2, #1, #1
 8001e64:	753b      	strb	r3, [r7, #20]
	flags.bits.will = (options->willFlag) ? 1 : 0;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	7edb      	ldrb	r3, [r3, #27]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	bf14      	ite	ne
 8001e6e:	2301      	movne	r3, #1
 8001e70:	2300      	moveq	r3, #0
 8001e72:	b2da      	uxtb	r2, r3
 8001e74:	7d3b      	ldrb	r3, [r7, #20]
 8001e76:	f362 0382 	bfi	r3, r2, #2, #1
 8001e7a:	753b      	strb	r3, [r7, #20]
	if (flags.bits.will)
 8001e7c:	7d3b      	ldrb	r3, [r7, #20]
 8001e7e:	f003 0304 	and.w	r3, r3, #4
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d013      	beq.n	8001eb0 <MQTTSerialize_connect+0x108>
	{
		flags.bits.willQoS = options->will.qos;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	7d3b      	ldrb	r3, [r7, #20]
 8001e96:	f362 03c4 	bfi	r3, r2, #3, #2
 8001e9a:	753b      	strb	r3, [r7, #20]
		flags.bits.willRetain = options->will.retained;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	7d3b      	ldrb	r3, [r7, #20]
 8001eaa:	f362 1345 	bfi	r3, r2, #5, #1
 8001eae:	753b      	strb	r3, [r7, #20]
	}

	if (options->username.cstring || options->username.lenstring.data)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d103      	bne.n	8001ec0 <MQTTSerialize_connect+0x118>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <MQTTSerialize_connect+0x120>
		flags.bits.username = 1;
 8001ec0:	7d3b      	ldrb	r3, [r7, #20]
 8001ec2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ec6:	753b      	strb	r3, [r7, #20]
	if (options->password.cstring || options->password.lenstring.data)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d103      	bne.n	8001ed8 <MQTTSerialize_connect+0x130>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d003      	beq.n	8001ee0 <MQTTSerialize_connect+0x138>
		flags.bits.password = 1;
 8001ed8:	7d3b      	ldrb	r3, [r7, #20]
 8001eda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ede:	753b      	strb	r3, [r7, #20]

	writeChar(&ptr, flags.all);
 8001ee0:	7d3a      	ldrb	r2, [r7, #20]
 8001ee2:	f107 031c 	add.w	r3, r7, #28
 8001ee6:	4611      	mov	r1, r2
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff fdfe 	bl	8001aea <writeChar>
	writeInt(&ptr, options->keepAliveInterval);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	8b1b      	ldrh	r3, [r3, #24]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	f107 031c 	add.w	r3, r7, #28
 8001ef8:	4611      	mov	r1, r2
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fe0a 	bl	8001b14 <writeInt>
	writeMQTTString(&ptr, options->clientID);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	f107 001c 	add.w	r0, r7, #28
 8001f06:	330c      	adds	r3, #12
 8001f08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f0a:	f7ff ff1f 	bl	8001d4c <writeMQTTString>
	if (options->willFlag)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	7edb      	ldrb	r3, [r3, #27]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00d      	beq.n	8001f32 <MQTTSerialize_connect+0x18a>
	{
		writeMQTTString(&ptr, options->will.topicName);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f107 001c 	add.w	r0, r7, #28
 8001f1c:	3324      	adds	r3, #36	; 0x24
 8001f1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f20:	f7ff ff14 	bl	8001d4c <writeMQTTString>
		writeMQTTString(&ptr, options->will.message);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f107 001c 	add.w	r0, r7, #28
 8001f2a:	3330      	adds	r3, #48	; 0x30
 8001f2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f2e:	f7ff ff0d 	bl	8001d4c <writeMQTTString>
	}
	if (flags.bits.username)
 8001f32:	7d3b      	ldrb	r3, [r7, #20]
 8001f34:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d006      	beq.n	8001f4c <MQTTSerialize_connect+0x1a4>
		writeMQTTString(&ptr, options->username);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f107 001c 	add.w	r0, r7, #28
 8001f44:	3340      	adds	r3, #64	; 0x40
 8001f46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f48:	f7ff ff00 	bl	8001d4c <writeMQTTString>
	if (flags.bits.password)
 8001f4c:	7d3b      	ldrb	r3, [r7, #20]
 8001f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d006      	beq.n	8001f66 <MQTTSerialize_connect+0x1be>
		writeMQTTString(&ptr, options->password);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f107 001c 	add.w	r0, r7, #28
 8001f5e:	334c      	adds	r3, #76	; 0x4c
 8001f60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f62:	f7ff fef3 	bl	8001d4c <writeMQTTString>

	rc = ptr - buf;
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	461a      	mov	r2, r3
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	627b      	str	r3, [r7, #36]	; 0x24

	exit: FUNC_EXIT_RC(rc);
	return rc;
 8001f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3728      	adds	r7, #40	; 0x28
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	0800f5e0 	.word	0x0800f5e0
 8001f80:	0800f5e8 	.word	0x0800f5e8

08001f84 <MQTTSerialize_publishLength>:

int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	4638      	mov	r0, r7
 8001f8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int len = 0;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]

	len += 2 + MQTTstrlen(topicName) + payloadlen;
 8001f96:	463b      	mov	r3, r7
 8001f98:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f9c:	f7ff fe31 	bl	8001c02 <MQTTstrlen>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	1c9a      	adds	r2, r3, #2
 8001fa4:	6a3b      	ldr	r3, [r7, #32]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	697a      	ldr	r2, [r7, #20]
 8001faa:	4413      	add	r3, r2
 8001fac:	617b      	str	r3, [r7, #20]
	if (qos > 0)
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	dd02      	ble.n	8001fba <MQTTSerialize_publishLength+0x36>
		len += 2; /* packetid */
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	3302      	adds	r3, #2
 8001fb8:	617b      	str	r3, [r7, #20]
	return len;
 8001fba:	697b      	ldr	r3, [r7, #20]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3718      	adds	r7, #24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <MQTTSerialize_publish>:


int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08a      	sub	sp, #40	; 0x28
 8001fc8:	af02      	add	r7, sp, #8
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	603b      	str	r3, [r7, #0]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	71fb      	strb	r3, [r7, #7]
	unsigned char *ptr = buf;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 8001fd8:	2300      	movs	r3, #0
 8001fda:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61bb      	str	r3, [r7, #24]
	int rc = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61fb      	str	r3, [r7, #28]

	//FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
 8001fe4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fee:	6838      	ldr	r0, [r7, #0]
 8001ff0:	f7ff ffc8 	bl	8001f84 <MQTTSerialize_publishLength>
 8001ff4:	61b8      	str	r0, [r7, #24]
 8001ff6:	69b8      	ldr	r0, [r7, #24]
 8001ff8:	f7ff fe7e 	bl	8001cf8 <MQTTPacket_len>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	4293      	cmp	r3, r2
 8002002:	da03      	bge.n	800200c <MQTTSerialize_publish+0x48>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8002004:	f06f 0301 	mvn.w	r3, #1
 8002008:	61fb      	str	r3, [r7, #28]
		goto exit;
 800200a:	e04d      	b.n	80020a8 <MQTTSerialize_publish+0xe4>
	}

	header.bits.type = PUBLISH;
 800200c:	7c3b      	ldrb	r3, [r7, #16]
 800200e:	2203      	movs	r2, #3
 8002010:	f362 1307 	bfi	r3, r2, #4, #4
 8002014:	743b      	strb	r3, [r7, #16]
	header.bits.dup = dup;
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	b2da      	uxtb	r2, r3
 800201e:	7c3b      	ldrb	r3, [r7, #16]
 8002020:	f362 03c3 	bfi	r3, r2, #3, #1
 8002024:	743b      	strb	r3, [r7, #16]
	header.bits.qos = qos;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	b2da      	uxtb	r2, r3
 800202e:	7c3b      	ldrb	r3, [r7, #16]
 8002030:	f362 0342 	bfi	r3, r2, #1, #2
 8002034:	743b      	strb	r3, [r7, #16]
	header.bits.retain = retained;
 8002036:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	b2da      	uxtb	r2, r3
 8002040:	7c3b      	ldrb	r3, [r7, #16]
 8002042:	f362 0300 	bfi	r3, r2, #0, #1
 8002046:	743b      	strb	r3, [r7, #16]
	writeChar(&ptr, header.byte); /* write header */
 8002048:	7c3a      	ldrb	r2, [r7, #16]
 800204a:	f107 0314 	add.w	r3, r7, #20
 800204e:	4611      	mov	r1, r2
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff fd4a 	bl	8001aea <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	69b9      	ldr	r1, [r7, #24]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fda2 	bl	8001ba4 <MQTTPacket_encode>
 8002060:	4602      	mov	r2, r0
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	4413      	add	r3, r2
 8002066:	617b      	str	r3, [r7, #20]

	writeMQTTString(&ptr, topicName);
 8002068:	f107 0014 	add.w	r0, r7, #20
 800206c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002070:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002072:	f7ff fe6b 	bl	8001d4c <writeMQTTString>

	if (qos > 0)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	dd06      	ble.n	800208a <MQTTSerialize_publish+0xc6>
		writeInt(&ptr, packetid);
 800207c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800207e:	f107 0314 	add.w	r3, r7, #20
 8002082:	4611      	mov	r1, r2
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fd45 	bl	8001b14 <writeInt>

	memcpy(ptr, payload, payloadlen);
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800208e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002090:	4618      	mov	r0, r3
 8002092:	f00c fcb3 	bl	800e9fc <memcpy>
	ptr += payloadlen;
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800209a:	4413      	add	r3, r2
 800209c:	617b      	str	r3, [r7, #20]

	rc = ptr - buf;
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	461a      	mov	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	61fb      	str	r3, [r7, #28]

exit:
	FUNC_EXIT_RC(rc);
	return rc;
 80020a8:	69fb      	ldr	r3, [r7, #28]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3720      	adds	r7, #32
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020b8:	b0ef      	sub	sp, #444	; 0x1bc
 80020ba:	af3a      	add	r7, sp, #232	; 0xe8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020bc:	f003 fb56 	bl	800576c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020c0:	f000 fb12 	bl	80026e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020c4:	f000 fd3e 	bl	8002b44 <MX_GPIO_Init>
  MX_DMA_Init();
 80020c8:	f000 fcfe 	bl	8002ac8 <MX_DMA_Init>
  MX_CAN1_Init();
 80020cc:	f000 fb96 	bl	80027fc <MX_CAN1_Init>
  MX_CAN2_Init();
 80020d0:	f000 fbca 	bl	8002868 <MX_CAN2_Init>
  MX_RTC_Init();
 80020d4:	f000 fbfe 	bl	80028d4 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 80020d8:	f000 fc22 	bl	8002920 <MX_SDIO_SD_Init>
  MX_TIM6_Init();
 80020dc:	f000 fc40 	bl	8002960 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80020e0:	f000 fc74 	bl	80029cc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80020e4:	f000 fc9c 	bl	8002a20 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80020e8:	f000 fcc4 	bl	8002a74 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 80020ec:	f009 fb6a 	bl	800b7c4 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
   gsm_data.gsm_uart = &huart1;
 80020f0:	4b38      	ldr	r3, [pc, #224]	; (80021d4 <main+0x120>)
 80020f2:	4a39      	ldr	r2, [pc, #228]	; (80021d8 <main+0x124>)
 80020f4:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
	 aesk_can.hcan = hcan1;
 80020f8:	4a38      	ldr	r2, [pc, #224]	; (80021dc <main+0x128>)
 80020fa:	4b39      	ldr	r3, [pc, #228]	; (80021e0 <main+0x12c>)
 80020fc:	4614      	mov	r4, r2
 80020fe:	461d      	mov	r5, r3
 8002100:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002102:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002104:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002106:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002108:	e895 0003 	ldmia.w	r5, {r0, r1}
 800210c:	e884 0003 	stmia.w	r4, {r0, r1}
   MX_RTC_Init();
 8002110:	f000 fbe0 	bl	80028d4 <MX_RTC_Init>
   RTC_Set_Time_Date();
 8002114:	f002 fa8a 	bl	800462c <RTC_Set_Time_Date>
	   vars_to_str(sd_card_data.path, "%d_%d_%d_%d_%d_%d_(%d).txt", sDate.Date, sDate.Month, sDate.Year, sTime.Hours, sTime.Minutes, sTime.Seconds, sd_card_data.logger_u32);
	   sd_card_data.state = SD_Card_Detect;
   }*/
	 
	 
	 char * SDHeader = "Time\twake_up\tset_velocity\tPhase_A_Current\tPhase_B_Current\tId\tIq\tIArms\tTorque\tdrive_status\tdriver_error\tOdometer\tactual_velocity\tBat_Voltage\tBat_Current\tBat_Cons\tSoc\tbms_error\tdc_bus_state\tlatitude\tlongtitude\tems_bat_cons\tems_bat_cur\tems_bat_soc\tems_fc_cons\tems_fc_cons_lt\tems_fc_cur\tems_fc_volt\tems_error\tems_out_cons\tems_out_cur\tems_out_volt\tems_penalty\tems_fc_i_share\tems_fc_i_sp\n";
 8002118:	4b32      	ldr	r3, [pc, #200]	; (80021e4 <main+0x130>)
 800211a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	 
   if(f_mount(&sd_card_data.myFATAFS,(TCHAR const *)SDPath, 1) == FR_OK)
 800211e:	2201      	movs	r2, #1
 8002120:	4931      	ldr	r1, [pc, #196]	; (80021e8 <main+0x134>)
 8002122:	4832      	ldr	r0, [pc, #200]	; (80021ec <main+0x138>)
 8002124:	f00b fed0 	bl	800dec8 <f_mount>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d140      	bne.n	80021b0 <main+0xfc>
   {
	   HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800212e:	2200      	movs	r2, #0
 8002130:	492f      	ldr	r1, [pc, #188]	; (80021f0 <main+0x13c>)
 8002132:	4830      	ldr	r0, [pc, #192]	; (80021f4 <main+0x140>)
 8002134:	f005 fe86 	bl	8007e44 <HAL_RTC_GetTime>
	   HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002138:	2200      	movs	r2, #0
 800213a:	492f      	ldr	r1, [pc, #188]	; (80021f8 <main+0x144>)
 800213c:	482d      	ldr	r0, [pc, #180]	; (80021f4 <main+0x140>)
 800213e:	f005 ff86 	bl	800804e <HAL_RTC_GetDate>
	   vars_to_str(sd_card_data.path, "%d_%d_%d_%d_%d_%d_(%d).txt", sDate.Date, sDate.Month, sDate.Year, sTime.Hours, sTime.Minutes, sTime.Seconds, sd_card_data.logger_u32);
 8002142:	4b2d      	ldr	r3, [pc, #180]	; (80021f8 <main+0x144>)
 8002144:	789b      	ldrb	r3, [r3, #2]
 8002146:	461d      	mov	r5, r3
 8002148:	4b2b      	ldr	r3, [pc, #172]	; (80021f8 <main+0x144>)
 800214a:	785b      	ldrb	r3, [r3, #1]
 800214c:	461e      	mov	r6, r3
 800214e:	4b2a      	ldr	r3, [pc, #168]	; (80021f8 <main+0x144>)
 8002150:	78db      	ldrb	r3, [r3, #3]
 8002152:	461a      	mov	r2, r3
 8002154:	4b26      	ldr	r3, [pc, #152]	; (80021f0 <main+0x13c>)
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	4619      	mov	r1, r3
 800215a:	4b25      	ldr	r3, [pc, #148]	; (80021f0 <main+0x13c>)
 800215c:	785b      	ldrb	r3, [r3, #1]
 800215e:	4618      	mov	r0, r3
 8002160:	4b23      	ldr	r3, [pc, #140]	; (80021f0 <main+0x13c>)
 8002162:	789b      	ldrb	r3, [r3, #2]
 8002164:	461c      	mov	r4, r3
 8002166:	4b25      	ldr	r3, [pc, #148]	; (80021fc <main+0x148>)
 8002168:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800216c:	9304      	str	r3, [sp, #16]
 800216e:	9403      	str	r4, [sp, #12]
 8002170:	9002      	str	r0, [sp, #8]
 8002172:	9101      	str	r1, [sp, #4]
 8002174:	9200      	str	r2, [sp, #0]
 8002176:	4633      	mov	r3, r6
 8002178:	462a      	mov	r2, r5
 800217a:	4921      	ldr	r1, [pc, #132]	; (8002200 <main+0x14c>)
 800217c:	4821      	ldr	r0, [pc, #132]	; (8002204 <main+0x150>)
 800217e:	f002 fa7b 	bl	8004678 <vars_to_str>
		 
		 f_open(&sd_card_data.myFile, sd_card_data.path, FA_WRITE | FA_OPEN_APPEND | FA_OPEN_EXISTING | FA_OPEN_ALWAYS);
 8002182:	2232      	movs	r2, #50	; 0x32
 8002184:	491f      	ldr	r1, [pc, #124]	; (8002204 <main+0x150>)
 8002186:	4820      	ldr	r0, [pc, #128]	; (8002208 <main+0x154>)
 8002188:	f00b fee4 	bl	800df54 <f_open>
		 f_write(&sd_card_data.myFile, SDHeader, strlen(SDHeader), (void*)&sd_card_data.writtenbyte);
 800218c:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8002190:	f7fe f83e 	bl	8000210 <strlen>
 8002194:	4602      	mov	r2, r0
 8002196:	4b1d      	ldr	r3, [pc, #116]	; (800220c <main+0x158>)
 8002198:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 800219c:	481a      	ldr	r0, [pc, #104]	; (8002208 <main+0x154>)
 800219e:	f00c f8a5 	bl	800e2ec <f_write>
	   f_close(&sd_card_data.myFile);
 80021a2:	4819      	ldr	r0, [pc, #100]	; (8002208 <main+0x154>)
 80021a4:	f00c fab4 	bl	800e710 <f_close>
		 
		 sd_card_data.state = SD_Card_Detect;
 80021a8:	4b14      	ldr	r3, [pc, #80]	; (80021fc <main+0x148>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
   }
	 

   if((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 80021b0:	4b17      	ldr	r3, [pc, #92]	; (8002210 <main+0x15c>)
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d12d      	bne.n	8002218 <main+0x164>
   {
			GSM_ON_OFF_GPIO_Port->BSRR = GSM_ON_OFF_Pin;
 80021bc:	4b15      	ldr	r3, [pc, #84]	; (8002214 <main+0x160>)
 80021be:	2204      	movs	r2, #4
 80021c0:	619a      	str	r2, [r3, #24]
	    HAL_Delay(1500);
 80021c2:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80021c6:	f003 fb43 	bl	8005850 <HAL_Delay>
	    GSM_ON_OFF_GPIO_Port->BSRR = GSM_ON_OFF_Pin << 16U;
 80021ca:	4b12      	ldr	r3, [pc, #72]	; (8002214 <main+0x160>)
 80021cc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80021d0:	619a      	str	r2, [r3, #24]
 80021d2:	e02a      	b.n	800222a <main+0x176>
 80021d4:	20002994 	.word	0x20002994
 80021d8:	20002cd0 	.word	0x20002cd0
 80021dc:	20002904 	.word	0x20002904
 80021e0:	20003018 	.word	0x20003018
 80021e4:	0800f5f0 	.word	0x0800f5f0
 80021e8:	20003118 	.word	0x20003118
 80021ec:	2000089c 	.word	0x2000089c
 80021f0:	2000048c 	.word	0x2000048c
 80021f4:	20002d14 	.word	0x20002d14
 80021f8:	20002d10 	.word	0x20002d10
 80021fc:	200004a4 	.word	0x200004a4
 8002200:	0800f770 	.word	0x0800f770
 8002204:	20000634 	.word	0x20000634
 8002208:	200018d4 	.word	0x200018d4
 800220c:	20000898 	.word	0x20000898
 8002210:	40020400 	.word	0x40020400
 8002214:	40020c00 	.word	0x40020c00
   }

   else
   {
			HAL_UART_Transmit(gsm_data.gsm_uart, (uint8_t*)RESET_AT_COMMAND, (uint16_t)strlen(RESET_AT_COMMAND), HAL_DELAY);
 8002218:	4baa      	ldr	r3, [pc, #680]	; (80024c4 <main+0x410>)
 800221a:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 800221e:	f241 7370 	movw	r3, #6000	; 0x1770
 8002222:	220d      	movs	r2, #13
 8002224:	49a8      	ldr	r1, [pc, #672]	; (80024c8 <main+0x414>)
 8002226:	f007 fd1e 	bl	8009c66 <HAL_UART_Transmit>
   }

   while((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 800222a:	bf00      	nop
 800222c:	4ba7      	ldr	r3, [pc, #668]	; (80024cc <main+0x418>)
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002234:	2b00      	cmp	r3, #0
 8002236:	d0f9      	beq.n	800222c <main+0x178>
	   ;
   }
	

	 
		AESK_CAN_ExtIDMaskFilterConfiguration(&aesk_can, 0, 0, CAN_RX_FIFO0, 0);
 8002238:	2300      	movs	r3, #0
 800223a:	9300      	str	r3, [sp, #0]
 800223c:	2300      	movs	r3, #0
 800223e:	2200      	movs	r2, #0
 8002240:	2100      	movs	r1, #0
 8002242:	48a3      	ldr	r0, [pc, #652]	; (80024d0 <main+0x41c>)
 8002244:	f7fe feb5 	bl	8000fb2 <AESK_CAN_ExtIDMaskFilterConfiguration>
	 	AESK_CAN_ExtIDMaskFilterConfiguration(&aesk_can, 0, 0, CAN_RX_FIFO1, 0);
 8002248:	2300      	movs	r3, #0
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2301      	movs	r3, #1
 800224e:	2200      	movs	r2, #0
 8002250:	2100      	movs	r1, #0
 8002252:	489f      	ldr	r0, [pc, #636]	; (80024d0 <main+0x41c>)
 8002254:	f7fe fead 	bl	8000fb2 <AESK_CAN_ExtIDMaskFilterConfiguration>
	  AESK_CAN_Init(&aesk_can, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING);
 8002258:	2112      	movs	r1, #18
 800225a:	489d      	ldr	r0, [pc, #628]	; (80024d0 <main+0x41c>)
 800225c:	f7fe fe8c 	bl	8000f78 <AESK_CAN_Init>
	 
  /* CAN1 WAKE - CAN2 SLEEP*/
		CAN2_STDBY_GPIO_Port->BSRR = CAN2_STDBY_Pin;
 8002260:	4b9a      	ldr	r3, [pc, #616]	; (80024cc <main+0x418>)
 8002262:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002266:	619a      	str	r2, [r3, #24]
		CAN1_STDBY_GPIO_Port->BSRR = (uint32_t)CAN1_STDBY_Pin << 16U;
 8002268:	4b9a      	ldr	r3, [pc, #616]	; (80024d4 <main+0x420>)
 800226a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800226e:	619a      	str	r2, [r3, #24]
  //////////////////////////
    HAL_UART_Receive_IT(gsm_data.gsm_uart, &gsm_data.receivegsmdata, 1);
 8002270:	4b94      	ldr	r3, [pc, #592]	; (80024c4 <main+0x410>)
 8002272:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 8002276:	2201      	movs	r2, #1
 8002278:	4992      	ldr	r1, [pc, #584]	; (80024c4 <main+0x410>)
 800227a:	4618      	mov	r0, r3
 800227c:	f007 fd8c 	bl	8009d98 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart3, &xbee_data.receiveData, 1);
 8002280:	2201      	movs	r2, #1
 8002282:	4995      	ldr	r1, [pc, #596]	; (80024d8 <main+0x424>)
 8002284:	4895      	ldr	r0, [pc, #596]	; (80024dc <main+0x428>)
 8002286:	f007 fd87 	bl	8009d98 <HAL_UART_Receive_IT>
    HAL_UART_Receive_DMA(&huart2, &gps_data.uartReceiveData_u8, 1);
 800228a:	2201      	movs	r2, #1
 800228c:	4994      	ldr	r1, [pc, #592]	; (80024e0 <main+0x42c>)
 800228e:	4895      	ldr	r0, [pc, #596]	; (80024e4 <main+0x430>)
 8002290:	f007 fdd8 	bl	8009e44 <HAL_UART_Receive_DMA>
    HAL_TIM_Base_Start_IT(&htim6); 
 8002294:	4894      	ldr	r0, [pc, #592]	; (80024e8 <main+0x434>)
 8002296:	f007 fa14 	bl	80096c2 <HAL_TIM_Base_Start_IT>
	  hydradata.can_error.can_error_u8 = 7; // every can control bit initialize 1
 800229a:	4b94      	ldr	r3, [pc, #592]	; (80024ec <main+0x438>)
 800229c:	2207      	movs	r2, #7
 800229e:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(time_task.Time_Task.Task_5000_ms == TRUE)
 80022a2:	4b93      	ldr	r3, [pc, #588]	; (80024f0 <main+0x43c>)
 80022a4:	785b      	ldrb	r3, [r3, #1]
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d006      	beq.n	80022be <main+0x20a>
		{			
			Can_Error_Control();
 80022b0:	f002 fcf4 	bl	8004c9c <Can_Error_Control>
			time_task.Time_Task.Task_5000_ms = FALSE;			
 80022b4:	4a8e      	ldr	r2, [pc, #568]	; (80024f0 <main+0x43c>)
 80022b6:	7853      	ldrb	r3, [r2, #1]
 80022b8:	f36f 03c3 	bfc	r3, #3, #1
 80022bc:	7053      	strb	r3, [r2, #1]
		}
	  if(time_task.Time_Task.Task_80_ms == TRUE)
 80022be:	4b8c      	ldr	r3, [pc, #560]	; (80024f0 <main+0x43c>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	f003 0304 	and.w	r3, r3, #4
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d007      	beq.n	80022dc <main+0x228>
	  {
		  Gsm_Calibration(&gsm_data);
 80022cc:	487d      	ldr	r0, [pc, #500]	; (80024c4 <main+0x410>)
 80022ce:	f000 fe55 	bl	8002f7c <Gsm_Calibration>
		  time_task.Time_Task.Task_80_ms = FALSE;
 80022d2:	4a87      	ldr	r2, [pc, #540]	; (80024f0 <main+0x43c>)
 80022d4:	7813      	ldrb	r3, [r2, #0]
 80022d6:	f36f 0382 	bfc	r3, #2, #1
 80022da:	7013      	strb	r3, [r2, #0]
	  }
		
		if(time_task.Time_Task.Task_500_ms == TRUE)
 80022dc:	4b84      	ldr	r3, [pc, #528]	; (80024f0 <main+0x43c>)
 80022de:	785b      	ldrb	r3, [r3, #1]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d017      	beq.n	800231a <main+0x266>
		{
			xbee_data.xbee_index = 0;
 80022ea:	4b82      	ldr	r3, [pc, #520]	; (80024f4 <main+0x440>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
			createXBEEPackage(&hydradata, &gps_data, xbee_data.transmitBuf, &(xbee_data.xbee_index));
 80022f2:	4b81      	ldr	r3, [pc, #516]	; (80024f8 <main+0x444>)
 80022f4:	4a81      	ldr	r2, [pc, #516]	; (80024fc <main+0x448>)
 80022f6:	4982      	ldr	r1, [pc, #520]	; (8002500 <main+0x44c>)
 80022f8:	487c      	ldr	r0, [pc, #496]	; (80024ec <main+0x438>)
 80022fa:	f002 f9d1 	bl	80046a0 <createXBEEPackage>
			HAL_UART_Transmit(&huart3, xbee_data.transmitBuf, xbee_data.xbee_index, HAL_MAX_DELAY);
 80022fe:	4b7d      	ldr	r3, [pc, #500]	; (80024f4 <main+0x440>)
 8002300:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
 8002304:	f04f 33ff 	mov.w	r3, #4294967295
 8002308:	497c      	ldr	r1, [pc, #496]	; (80024fc <main+0x448>)
 800230a:	4874      	ldr	r0, [pc, #464]	; (80024dc <main+0x428>)
 800230c:	f007 fcab 	bl	8009c66 <HAL_UART_Transmit>
			time_task.Time_Task.Task_500_ms = FALSE;
 8002310:	4a77      	ldr	r2, [pc, #476]	; (80024f0 <main+0x43c>)
 8002312:	7853      	ldrb	r3, [r2, #1]
 8002314:	f36f 0341 	bfc	r3, #1, #1
 8002318:	7053      	strb	r3, [r2, #1]
		}

	  if(time_task.Time_Task.Task_50_ms == TRUE)
 800231a:	4b75      	ldr	r3, [pc, #468]	; (80024f0 <main+0x43c>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0bc      	beq.n	80022a2 <main+0x1ee>
	  {
		  if(sd_card_data.state == SD_Card_Detect)
 8002328:	4b76      	ldr	r3, [pc, #472]	; (8002504 <main+0x450>)
 800232a:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 800232e:	2b01      	cmp	r3, #1
 8002330:	f040 81bb 	bne.w	80026aa <main+0x5f6>
		  {

			  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002334:	2200      	movs	r2, #0
 8002336:	4974      	ldr	r1, [pc, #464]	; (8002508 <main+0x454>)
 8002338:	4874      	ldr	r0, [pc, #464]	; (800250c <main+0x458>)
 800233a:	f005 fd83 	bl	8007e44 <HAL_RTC_GetTime>
			  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800233e:	2200      	movs	r2, #0
 8002340:	4973      	ldr	r1, [pc, #460]	; (8002510 <main+0x45c>)
 8002342:	4872      	ldr	r0, [pc, #456]	; (800250c <main+0x458>)
 8002344:	f005 fe83 	bl	800804e <HAL_RTC_GetDate>
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
				 					 	 	 	 	 	 	 	 	 	 	 hydradata.vcu_data.wake_up_union.wake_up_u8, hydradata.vcu_data.set_velocity_u8,
 8002348:	4b68      	ldr	r3, [pc, #416]	; (80024ec <main+0x438>)
 800234a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800234e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
				 					 	 	 	 	 	 	 	 	 	 	 hydradata.vcu_data.wake_up_union.wake_up_u8, hydradata.vcu_data.set_velocity_u8,
 8002352:	4b66      	ldr	r3, [pc, #408]	; (80024ec <main+0x438>)
 8002354:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002358:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
																			 hydradata.driver_data.Phase_A_Current_f32, hydradata.driver_data.Phase_B_Current_f32,
 800235c:	4b63      	ldr	r3, [pc, #396]	; (80024ec <main+0x438>)
 800235e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002360:	4618      	mov	r0, r3
 8002362:	f7fe f911 	bl	8000588 <__aeabi_f2d>
 8002366:	e9c7 012e 	strd	r0, r1, [r7, #184]	; 0xb8
																			 hydradata.driver_data.Phase_A_Current_f32, hydradata.driver_data.Phase_B_Current_f32,
 800236a:	4b60      	ldr	r3, [pc, #384]	; (80024ec <main+0x438>)
 800236c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe f90a 	bl	8000588 <__aeabi_f2d>
 8002374:	e9c7 012c 	strd	r0, r1, [r7, #176]	; 0xb0
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 8002378:	4b5c      	ldr	r3, [pc, #368]	; (80024ec <main+0x438>)
 800237a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe f903 	bl	8000588 <__aeabi_f2d>
 8002382:	e9c7 012a 	strd	r0, r1, [r7, #168]	; 0xa8
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 8002386:	4b59      	ldr	r3, [pc, #356]	; (80024ec <main+0x438>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe f8fc 	bl	8000588 <__aeabi_f2d>
 8002390:	e9c7 0128 	strd	r0, r1, [r7, #160]	; 0xa0
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 8002394:	4b55      	ldr	r3, [pc, #340]	; (80024ec <main+0x438>)
 8002396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002398:	4618      	mov	r0, r3
 800239a:	f7fe f8f5 	bl	8000588 <__aeabi_f2d>
 800239e:	e9c7 0126 	strd	r0, r1, [r7, #152]	; 0x98
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 80023a2:	4b52      	ldr	r3, [pc, #328]	; (80024ec <main+0x438>)
 80023a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7fe f8ee 	bl	8000588 <__aeabi_f2d>
 80023ac:	e9c7 0124 	strd	r0, r1, [r7, #144]	; 0x90
																			 hydradata.driver_data.drive_status_union.drive_status_u8, hydradata.driver_data.driver_error_union.driver_error_u8, hydradata.driver_data.Odometer_u32,
 80023b0:	4b4e      	ldr	r3, [pc, #312]	; (80024ec <main+0x438>)
 80023b2:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80023b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
																			 hydradata.driver_data.drive_status_union.drive_status_u8, hydradata.driver_data.driver_error_union.driver_error_u8, hydradata.driver_data.Odometer_u32,
 80023ba:	4b4c      	ldr	r3, [pc, #304]	; (80024ec <main+0x438>)
 80023bc:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80023c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80023c4:	4b49      	ldr	r3, [pc, #292]	; (80024ec <main+0x438>)
 80023c6:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80023c8:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
																			 hydradata.driver_data.actual_velocity_u8, hydradata.bms_data.Bat_Voltage_f32,
 80023cc:	4b47      	ldr	r3, [pc, #284]	; (80024ec <main+0x438>)
 80023ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80023d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
																			 hydradata.driver_data.actual_velocity_u8, hydradata.bms_data.Bat_Voltage_f32,
 80023d6:	4b45      	ldr	r3, [pc, #276]	; (80024ec <main+0x438>)
 80023d8:	681b      	ldr	r3, [r3, #0]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe f8d4 	bl	8000588 <__aeabi_f2d>
 80023e0:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 80023e4:	4b41      	ldr	r3, [pc, #260]	; (80024ec <main+0x438>)
 80023e6:	685b      	ldr	r3, [r3, #4]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe f8cd 	bl	8000588 <__aeabi_f2d>
 80023ee:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 80023f2:	4b3e      	ldr	r3, [pc, #248]	; (80024ec <main+0x438>)
 80023f4:	689b      	ldr	r3, [r3, #8]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe f8c6 	bl	8000588 <__aeabi_f2d>
 80023fc:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 8002400:	4b3a      	ldr	r3, [pc, #232]	; (80024ec <main+0x438>)
 8002402:	68db      	ldr	r3, [r3, #12]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002404:	4618      	mov	r0, r3
 8002406:	f7fe f8bf 	bl	8000588 <__aeabi_f2d>
 800240a:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 800240e:	4b37      	ldr	r3, [pc, #220]	; (80024ec <main+0x438>)
 8002410:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002414:	65fb      	str	r3, [r7, #92]	; 0x5c
																			 hydradata.bms_data.dc_bus_state.dc_bus_state_u8,
 8002416:	4b35      	ldr	r3, [pc, #212]	; (80024ec <main+0x438>)
 8002418:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800241c:	65bb      	str	r3, [r7, #88]	; 0x58
																			 gps_data.latitude_f32, gps_data.longtitude_f32,
 800241e:	4b38      	ldr	r3, [pc, #224]	; (8002500 <main+0x44c>)
 8002420:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002424:	4618      	mov	r0, r3
 8002426:	f7fe f8af 	bl	8000588 <__aeabi_f2d>
 800242a:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
																			 gps_data.latitude_f32, gps_data.longtitude_f32,
 800242e:	4b34      	ldr	r3, [pc, #208]	; (8002500 <main+0x44c>)
 8002430:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002434:	4618      	mov	r0, r3
 8002436:	f7fe f8a7 	bl	8000588 <__aeabi_f2d>
 800243a:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 800243e:	4b2b      	ldr	r3, [pc, #172]	; (80024ec <main+0x438>)
 8002440:	6f9b      	ldr	r3, [r3, #120]	; 0x78
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe f8a0 	bl	8000588 <__aeabi_f2d>
 8002448:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 800244c:	4b27      	ldr	r3, [pc, #156]	; (80024ec <main+0x438>)
 800244e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe f899 	bl	8000588 <__aeabi_f2d>
 8002456:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 800245a:	4b24      	ldr	r3, [pc, #144]	; (80024ec <main+0x438>)
 800245c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002460:	4618      	mov	r0, r3
 8002462:	f7fe f891 	bl	8000588 <__aeabi_f2d>
 8002466:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 800246a:	4b20      	ldr	r3, [pc, #128]	; (80024ec <main+0x438>)
 800246c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe f88a 	bl	8000588 <__aeabi_f2d>
 8002474:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 8002478:	4b1c      	ldr	r3, [pc, #112]	; (80024ec <main+0x438>)
 800247a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800247e:	4618      	mov	r0, r3
 8002480:	f7fe f882 	bl	8000588 <__aeabi_f2d>
 8002484:	e9c7 0108 	strd	r0, r1, [r7, #32]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 8002488:	4b18      	ldr	r3, [pc, #96]	; (80024ec <main+0x438>)
 800248a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800248c:	4618      	mov	r0, r3
 800248e:	f7fe f87b 	bl	8000588 <__aeabi_f2d>
 8002492:	e9c7 0106 	strd	r0, r1, [r7, #24]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <main+0x438>)
 8002498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe f874 	bl	8000588 <__aeabi_f2d>
 80024a0:	e9c7 0104 	strd	r0, r1, [r7, #16]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 80024a4:	4b11      	ldr	r3, [pc, #68]	; (80024ec <main+0x438>)
 80024a6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80024aa:	60fb      	str	r3, [r7, #12]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 80024ac:	4b0f      	ldr	r3, [pc, #60]	; (80024ec <main+0x438>)
 80024ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7fe f868 	bl	8000588 <__aeabi_f2d>
 80024b8:	e9c7 0100 	strd	r0, r1, [r7]
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 80024bc:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <main+0x438>)
 80024be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80024c0:	4618      	mov	r0, r3
 80024c2:	e027      	b.n	8002514 <main+0x460>
 80024c4:	20002994 	.word	0x20002994
 80024c8:	0800f78c 	.word	0x0800f78c
 80024cc:	40020400 	.word	0x40020400
 80024d0:	20002904 	.word	0x20002904
 80024d4:	40020800 	.word	0x40020800
 80024d8:	20002bd9 	.word	0x20002bd9
 80024dc:	20000448 	.word	0x20000448
 80024e0:	20002dd6 	.word	0x20002dd6
 80024e4:	20002fd8 	.word	0x20002fd8
 80024e8:	20002d94 	.word	0x20002d94
 80024ec:	20003040 	.word	0x20003040
 80024f0:	20000444 	.word	0x20000444
 80024f4:	20002bd8 	.word	0x20002bd8
 80024f8:	20002ca2 	.word	0x20002ca2
 80024fc:	20002bda 	.word	0x20002bda
 8002500:	20002dd4 	.word	0x20002dd4
 8002504:	200004a4 	.word	0x200004a4
 8002508:	2000048c 	.word	0x2000048c
 800250c:	20002d14 	.word	0x20002d14
 8002510:	20002d10 	.word	0x20002d10
 8002514:	f7fe f838 	bl	8000588 <__aeabi_f2d>
 8002518:	4682      	mov	sl, r0
 800251a:	468b      	mov	fp, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 800251c:	4b66      	ldr	r3, [pc, #408]	; (80026b8 <main+0x604>)
 800251e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002520:	4618      	mov	r0, r3
 8002522:	f7fe f831 	bl	8000588 <__aeabi_f2d>
 8002526:	4680      	mov	r8, r0
 8002528:	4689      	mov	r9, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 800252a:	4b63      	ldr	r3, [pc, #396]	; (80026b8 <main+0x604>)
 800252c:	f993 3090 	ldrsb.w	r3, [r3, #144]	; 0x90
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002530:	60bb      	str	r3, [r7, #8]
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 8002532:	4b61      	ldr	r3, [pc, #388]	; (80026b8 <main+0x604>)
 8002534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002538:	4618      	mov	r0, r3
 800253a:	f7fe f825 	bl	8000588 <__aeabi_f2d>
 800253e:	4605      	mov	r5, r0
 8002540:	460e      	mov	r6, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 8002542:	4b5d      	ldr	r3, [pc, #372]	; (80026b8 <main+0x604>)
 8002544:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002548:	4618      	mov	r0, r3
 800254a:	f7fe f81d 	bl	8000588 <__aeabi_f2d>
 800254e:	4603      	mov	r3, r0
 8002550:	460c      	mov	r4, r1
 8002552:	e9cd 3438 	strd	r3, r4, [sp, #224]	; 0xe0
 8002556:	e9cd 5636 	strd	r5, r6, [sp, #216]	; 0xd8
 800255a:	68bc      	ldr	r4, [r7, #8]
 800255c:	9434      	str	r4, [sp, #208]	; 0xd0
 800255e:	e9cd 8932 	strd	r8, r9, [sp, #200]	; 0xc8
 8002562:	e9cd ab30 	strd	sl, fp, [sp, #192]	; 0xc0
 8002566:	ed97 7b00 	vldr	d7, [r7]
 800256a:	ed8d 7b2e 	vstr	d7, [sp, #184]	; 0xb8
 800256e:	68fc      	ldr	r4, [r7, #12]
 8002570:	942c      	str	r4, [sp, #176]	; 0xb0
 8002572:	ed97 7b04 	vldr	d7, [r7, #16]
 8002576:	ed8d 7b2a 	vstr	d7, [sp, #168]	; 0xa8
 800257a:	ed97 7b06 	vldr	d7, [r7, #24]
 800257e:	ed8d 7b28 	vstr	d7, [sp, #160]	; 0xa0
 8002582:	ed97 7b08 	vldr	d7, [r7, #32]
 8002586:	ed8d 7b26 	vstr	d7, [sp, #152]	; 0x98
 800258a:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800258e:	ed8d 7b24 	vstr	d7, [sp, #144]	; 0x90
 8002592:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002596:	ed8d 7b22 	vstr	d7, [sp, #136]	; 0x88
 800259a:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 800259e:	ed8d 7b20 	vstr	d7, [sp, #128]	; 0x80
 80025a2:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80025a6:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 80025aa:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 80025ae:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 80025b2:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 80025b6:	ed8d 7b1a 	vstr	d7, [sp, #104]	; 0x68
 80025ba:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80025bc:	9419      	str	r4, [sp, #100]	; 0x64
 80025be:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 80025c0:	9418      	str	r4, [sp, #96]	; 0x60
 80025c2:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 80025c6:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 80025ca:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 80025ce:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80025d2:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 80025d6:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 80025da:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 80025de:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80025e2:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 80025e6:	940f      	str	r4, [sp, #60]	; 0x3c
 80025e8:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80025ec:	910e      	str	r1, [sp, #56]	; 0x38
 80025ee:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80025f2:	910d      	str	r1, [sp, #52]	; 0x34
 80025f4:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80025f8:	910c      	str	r1, [sp, #48]	; 0x30
 80025fa:	ed97 7b24 	vldr	d7, [r7, #144]	; 0x90
 80025fe:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8002602:	ed97 7b26 	vldr	d7, [r7, #152]	; 0x98
 8002606:	ed8d 7b08 	vstr	d7, [sp, #32]
 800260a:	ed97 7b28 	vldr	d7, [r7, #160]	; 0xa0
 800260e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002612:	ed97 7b2a 	vldr	d7, [r7, #168]	; 0xa8
 8002616:	ed8d 7b04 	vstr	d7, [sp, #16]
 800261a:	ed97 7b2c 	vldr	d7, [r7, #176]	; 0xb0
 800261e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002622:	ed97 7b2e 	vldr	d7, [r7, #184]	; 0xb8
 8002626:	ed8d 7b00 	vstr	d7, [sp]
 800262a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800262e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002632:	4922      	ldr	r1, [pc, #136]	; (80026bc <main+0x608>)
 8002634:	4822      	ldr	r0, [pc, #136]	; (80026c0 <main+0x60c>)
 8002636:	f002 f81f 	bl	8004678 <vars_to_str>
				
			  vars_to_str((char *)sd_card_data.total_log, "%d:%d:%d\t", sTime.Hours, sTime.Minutes, sTime.Seconds);
 800263a:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <main+0x610>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	461a      	mov	r2, r3
 8002640:	4b20      	ldr	r3, [pc, #128]	; (80026c4 <main+0x610>)
 8002642:	785b      	ldrb	r3, [r3, #1]
 8002644:	4619      	mov	r1, r3
 8002646:	4b1f      	ldr	r3, [pc, #124]	; (80026c4 <main+0x610>)
 8002648:	789b      	ldrb	r3, [r3, #2]
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	460b      	mov	r3, r1
 800264e:	491e      	ldr	r1, [pc, #120]	; (80026c8 <main+0x614>)
 8002650:	481e      	ldr	r0, [pc, #120]	; (80026cc <main+0x618>)
 8002652:	f002 f811 	bl	8004678 <vars_to_str>
			  strcat(sd_card_data.total_log, (const char*)sd_card_data.transmitBuf);
 8002656:	491a      	ldr	r1, [pc, #104]	; (80026c0 <main+0x60c>)
 8002658:	481c      	ldr	r0, [pc, #112]	; (80026cc <main+0x618>)
 800265a:	f00c fa03 	bl	800ea64 <strcat>
			  sd_card_data.result = f_open(&sd_card_data.myFile, sd_card_data.path, FA_WRITE | FA_OPEN_APPEND | FA_OPEN_EXISTING | FA_OPEN_ALWAYS);
 800265e:	2232      	movs	r2, #50	; 0x32
 8002660:	491b      	ldr	r1, [pc, #108]	; (80026d0 <main+0x61c>)
 8002662:	481c      	ldr	r0, [pc, #112]	; (80026d4 <main+0x620>)
 8002664:	f00b fc76 	bl	800df54 <f_open>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	4b14      	ldr	r3, [pc, #80]	; (80026c0 <main+0x60c>)
 800266e:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
			  f_write(&sd_card_data.myFile, sd_card_data.total_log, strlen(sd_card_data.total_log), (void*)&sd_card_data.writtenbyte);
 8002672:	4816      	ldr	r0, [pc, #88]	; (80026cc <main+0x618>)
 8002674:	f7fd fdcc 	bl	8000210 <strlen>
 8002678:	4602      	mov	r2, r0
 800267a:	4b17      	ldr	r3, [pc, #92]	; (80026d8 <main+0x624>)
 800267c:	4913      	ldr	r1, [pc, #76]	; (80026cc <main+0x618>)
 800267e:	4815      	ldr	r0, [pc, #84]	; (80026d4 <main+0x620>)
 8002680:	f00b fe34 	bl	800e2ec <f_write>
			  if((sd_card_data.writtenbyte != 0) && (sd_card_data.result == FR_OK))
 8002684:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <main+0x60c>)
 8002686:	f8d3 33f4 	ldr.w	r3, [r3, #1012]	; 0x3f4
 800268a:	2b00      	cmp	r3, #0
 800268c:	d008      	beq.n	80026a0 <main+0x5ec>
 800268e:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <main+0x60c>)
 8002690:	f893 33f0 	ldrb.w	r3, [r3, #1008]	; 0x3f0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d103      	bne.n	80026a0 <main+0x5ec>
			  {
				  f_close(&sd_card_data.myFile);
 8002698:	480e      	ldr	r0, [pc, #56]	; (80026d4 <main+0x620>)
 800269a:	f00c f839 	bl	800e710 <f_close>
 800269e:	e004      	b.n	80026aa <main+0x5f6>
			  }

			  else
			  {
				  f_mount(&sd_card_data.myFATAFS,(TCHAR const *)SDPath, 1);
 80026a0:	2201      	movs	r2, #1
 80026a2:	490e      	ldr	r1, [pc, #56]	; (80026dc <main+0x628>)
 80026a4:	480e      	ldr	r0, [pc, #56]	; (80026e0 <main+0x62c>)
 80026a6:	f00b fc0f 	bl	800dec8 <f_mount>
			  }
			}
	 		time_task.Time_Task.Task_50_ms = FALSE;
 80026aa:	4a0e      	ldr	r2, [pc, #56]	; (80026e4 <main+0x630>)
 80026ac:	7813      	ldrb	r3, [r2, #0]
 80026ae:	f36f 0341 	bfc	r3, #1, #1
 80026b2:	7013      	strb	r3, [r2, #0]
		if(time_task.Time_Task.Task_5000_ms == TRUE)
 80026b4:	e5f5      	b.n	80022a2 <main+0x1ee>
 80026b6:	bf00      	nop
 80026b8:	20003040 	.word	0x20003040
 80026bc:	0800f79c 	.word	0x0800f79c
 80026c0:	200004a4 	.word	0x200004a4
 80026c4:	2000048c 	.word	0x2000048c
 80026c8:	0800f834 	.word	0x0800f834
 80026cc:	200006fd 	.word	0x200006fd
 80026d0:	20000634 	.word	0x20000634
 80026d4:	200018d4 	.word	0x200018d4
 80026d8:	20000898 	.word	0x20000898
 80026dc:	20003118 	.word	0x20003118
 80026e0:	2000089c 	.word	0x2000089c
 80026e4:	20000444 	.word	0x20000444

080026e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b0a4      	sub	sp, #144	; 0x90
 80026ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ee:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80026f2:	2234      	movs	r2, #52	; 0x34
 80026f4:	2100      	movs	r1, #0
 80026f6:	4618      	mov	r0, r3
 80026f8:	f00c f98b 	bl	800ea12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026fc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	60da      	str	r2, [r3, #12]
 800270a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800270c:	f107 030c 	add.w	r3, r7, #12
 8002710:	223c      	movs	r2, #60	; 0x3c
 8002712:	2100      	movs	r1, #0
 8002714:	4618      	mov	r0, r3
 8002716:	f00c f97c 	bl	800ea12 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
 800271e:	4b35      	ldr	r3, [pc, #212]	; (80027f4 <SystemClock_Config+0x10c>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	4a34      	ldr	r2, [pc, #208]	; (80027f4 <SystemClock_Config+0x10c>)
 8002724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002728:	6413      	str	r3, [r2, #64]	; 0x40
 800272a:	4b32      	ldr	r3, [pc, #200]	; (80027f4 <SystemClock_Config+0x10c>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002732:	60bb      	str	r3, [r7, #8]
 8002734:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002736:	2300      	movs	r3, #0
 8002738:	607b      	str	r3, [r7, #4]
 800273a:	4b2f      	ldr	r3, [pc, #188]	; (80027f8 <SystemClock_Config+0x110>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a2e      	ldr	r2, [pc, #184]	; (80027f8 <SystemClock_Config+0x110>)
 8002740:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	4b2c      	ldr	r3, [pc, #176]	; (80027f8 <SystemClock_Config+0x110>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800274e:	607b      	str	r3, [r7, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002752:	2305      	movs	r3, #5
 8002754:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002756:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800275a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800275c:	2301      	movs	r3, #1
 800275e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002760:	2302      	movs	r3, #2
 8002762:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002764:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002768:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 12;
 800276a:	230c      	movs	r3, #12
 800276c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800276e:	2360      	movs	r3, #96	; 0x60
 8002770:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002774:	2302      	movs	r3, #2
 8002776:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800277a:	2304      	movs	r3, #4
 800277c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002780:	2302      	movs	r3, #2
 8002782:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002786:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800278a:	4618      	mov	r0, r3
 800278c:	f004 ffca 	bl	8007724 <HAL_RCC_OscConfig>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002796:	f002 fb6f 	bl	8004e78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800279a:	230f      	movs	r3, #15
 800279c:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800279e:	2302      	movs	r3, #2
 80027a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027a2:	2300      	movs	r3, #0
 80027a4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80027a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027aa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027ac:	2300      	movs	r3, #0
 80027ae:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80027b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027b4:	2103      	movs	r1, #3
 80027b6:	4618      	mov	r0, r3
 80027b8:	f004 fc1a 	bl	8006ff0 <HAL_RCC_ClockConfig>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <SystemClock_Config+0xde>
  {
    Error_Handler();
 80027c2:	f002 fb59 	bl	8004e78 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 80027c6:	2368      	movs	r3, #104	; 0x68
 80027c8:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80027ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027ce:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80027d0:	2300      	movs	r3, #0
 80027d2:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80027d4:	2300      	movs	r3, #0
 80027d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027d8:	f107 030c 	add.w	r3, r7, #12
 80027dc:	4618      	mov	r0, r3
 80027de:	f004 fdd3 	bl	8007388 <HAL_RCCEx_PeriphCLKConfig>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <SystemClock_Config+0x104>
  {
    Error_Handler();
 80027e8:	f002 fb46 	bl	8004e78 <Error_Handler>
  }
}
 80027ec:	bf00      	nop
 80027ee:	3790      	adds	r7, #144	; 0x90
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40007000 	.word	0x40007000

080027fc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002800:	4b17      	ldr	r3, [pc, #92]	; (8002860 <MX_CAN1_Init+0x64>)
 8002802:	4a18      	ldr	r2, [pc, #96]	; (8002864 <MX_CAN1_Init+0x68>)
 8002804:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 20;
 8002806:	4b16      	ldr	r3, [pc, #88]	; (8002860 <MX_CAN1_Init+0x64>)
 8002808:	2214      	movs	r2, #20
 800280a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800280c:	4b14      	ldr	r3, [pc, #80]	; (8002860 <MX_CAN1_Init+0x64>)
 800280e:	2200      	movs	r2, #0
 8002810:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002812:	4b13      	ldr	r3, [pc, #76]	; (8002860 <MX_CAN1_Init+0x64>)
 8002814:	2200      	movs	r2, #0
 8002816:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8002818:	4b11      	ldr	r3, [pc, #68]	; (8002860 <MX_CAN1_Init+0x64>)
 800281a:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800281e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002820:	4b0f      	ldr	r3, [pc, #60]	; (8002860 <MX_CAN1_Init+0x64>)
 8002822:	2200      	movs	r2, #0
 8002824:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002826:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <MX_CAN1_Init+0x64>)
 8002828:	2200      	movs	r2, #0
 800282a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800282c:	4b0c      	ldr	r3, [pc, #48]	; (8002860 <MX_CAN1_Init+0x64>)
 800282e:	2201      	movs	r2, #1
 8002830:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002832:	4b0b      	ldr	r3, [pc, #44]	; (8002860 <MX_CAN1_Init+0x64>)
 8002834:	2200      	movs	r2, #0
 8002836:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002838:	4b09      	ldr	r3, [pc, #36]	; (8002860 <MX_CAN1_Init+0x64>)
 800283a:	2200      	movs	r2, #0
 800283c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800283e:	4b08      	ldr	r3, [pc, #32]	; (8002860 <MX_CAN1_Init+0x64>)
 8002840:	2200      	movs	r2, #0
 8002842:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <MX_CAN1_Init+0x64>)
 8002846:	2200      	movs	r2, #0
 8002848:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800284a:	4805      	ldr	r0, [pc, #20]	; (8002860 <MX_CAN1_Init+0x64>)
 800284c:	f003 f822 	bl	8005894 <HAL_CAN_Init>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8002856:	f002 fb0f 	bl	8004e78 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20003018 	.word	0x20003018
 8002864:	40006400 	.word	0x40006400

08002868 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800286c:	4b17      	ldr	r3, [pc, #92]	; (80028cc <MX_CAN2_Init+0x64>)
 800286e:	4a18      	ldr	r2, [pc, #96]	; (80028d0 <MX_CAN2_Init+0x68>)
 8002870:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 20;
 8002872:	4b16      	ldr	r3, [pc, #88]	; (80028cc <MX_CAN2_Init+0x64>)
 8002874:	2214      	movs	r2, #20
 8002876:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002878:	4b14      	ldr	r3, [pc, #80]	; (80028cc <MX_CAN2_Init+0x64>)
 800287a:	2200      	movs	r2, #0
 800287c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800287e:	4b13      	ldr	r3, [pc, #76]	; (80028cc <MX_CAN2_Init+0x64>)
 8002880:	2200      	movs	r2, #0
 8002882:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_8TQ;
 8002884:	4b11      	ldr	r3, [pc, #68]	; (80028cc <MX_CAN2_Init+0x64>)
 8002886:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800288a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 800288c:	4b0f      	ldr	r3, [pc, #60]	; (80028cc <MX_CAN2_Init+0x64>)
 800288e:	2200      	movs	r2, #0
 8002890:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002892:	4b0e      	ldr	r3, [pc, #56]	; (80028cc <MX_CAN2_Init+0x64>)
 8002894:	2200      	movs	r2, #0
 8002896:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8002898:	4b0c      	ldr	r3, [pc, #48]	; (80028cc <MX_CAN2_Init+0x64>)
 800289a:	2201      	movs	r2, #1
 800289c:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800289e:	4b0b      	ldr	r3, [pc, #44]	; (80028cc <MX_CAN2_Init+0x64>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80028a4:	4b09      	ldr	r3, [pc, #36]	; (80028cc <MX_CAN2_Init+0x64>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80028aa:	4b08      	ldr	r3, [pc, #32]	; (80028cc <MX_CAN2_Init+0x64>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80028b0:	4b06      	ldr	r3, [pc, #24]	; (80028cc <MX_CAN2_Init+0x64>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80028b6:	4805      	ldr	r0, [pc, #20]	; (80028cc <MX_CAN2_Init+0x64>)
 80028b8:	f002 ffec 	bl	8005894 <HAL_CAN_Init>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 80028c2:	f002 fad9 	bl	8004e78 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20002ca8 	.word	0x20002ca8
 80028d0:	40006800 	.word	0x40006800

080028d4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80028d8:	4b0f      	ldr	r3, [pc, #60]	; (8002918 <MX_RTC_Init+0x44>)
 80028da:	4a10      	ldr	r2, [pc, #64]	; (800291c <MX_RTC_Init+0x48>)
 80028dc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80028de:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <MX_RTC_Init+0x44>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80028e4:	4b0c      	ldr	r3, [pc, #48]	; (8002918 <MX_RTC_Init+0x44>)
 80028e6:	227f      	movs	r2, #127	; 0x7f
 80028e8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80028ea:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <MX_RTC_Init+0x44>)
 80028ec:	22ff      	movs	r2, #255	; 0xff
 80028ee:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80028f0:	4b09      	ldr	r3, [pc, #36]	; (8002918 <MX_RTC_Init+0x44>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80028f6:	4b08      	ldr	r3, [pc, #32]	; (8002918 <MX_RTC_Init+0x44>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80028fc:	4b06      	ldr	r3, [pc, #24]	; (8002918 <MX_RTC_Init+0x44>)
 80028fe:	2200      	movs	r2, #0
 8002900:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002902:	4805      	ldr	r0, [pc, #20]	; (8002918 <MX_RTC_Init+0x44>)
 8002904:	f005 f950 	bl	8007ba8 <HAL_RTC_Init>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800290e:	f002 fab3 	bl	8004e78 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20002d14 	.word	0x20002d14
 800291c:	40002800 	.word	0x40002800

08002920 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002920:	b480      	push	{r7}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002924:	4b0c      	ldr	r3, [pc, #48]	; (8002958 <MX_SDIO_SD_Init+0x38>)
 8002926:	4a0d      	ldr	r2, [pc, #52]	; (800295c <MX_SDIO_SD_Init+0x3c>)
 8002928:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800292a:	4b0b      	ldr	r3, [pc, #44]	; (8002958 <MX_SDIO_SD_Init+0x38>)
 800292c:	2200      	movs	r2, #0
 800292e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002930:	4b09      	ldr	r3, [pc, #36]	; (8002958 <MX_SDIO_SD_Init+0x38>)
 8002932:	2200      	movs	r2, #0
 8002934:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002936:	4b08      	ldr	r3, [pc, #32]	; (8002958 <MX_SDIO_SD_Init+0x38>)
 8002938:	2200      	movs	r2, #0
 800293a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800293c:	4b06      	ldr	r3, [pc, #24]	; (8002958 <MX_SDIO_SD_Init+0x38>)
 800293e:	2200      	movs	r2, #0
 8002940:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002942:	4b05      	ldr	r3, [pc, #20]	; (8002958 <MX_SDIO_SD_Init+0x38>)
 8002944:	2200      	movs	r2, #0
 8002946:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002948:	4b03      	ldr	r3, [pc, #12]	; (8002958 <MX_SDIO_SD_Init+0x38>)
 800294a:	2200      	movs	r2, #0
 800294c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800294e:	bf00      	nop
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr
 8002958:	20002f40 	.word	0x20002f40
 800295c:	40012c00 	.word	0x40012c00

08002960 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002966:	463b      	mov	r3, r7
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800296e:	4b15      	ldr	r3, [pc, #84]	; (80029c4 <MX_TIM6_Init+0x64>)
 8002970:	4a15      	ldr	r2, [pc, #84]	; (80029c8 <MX_TIM6_Init+0x68>)
 8002972:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 999;
 8002974:	4b13      	ldr	r3, [pc, #76]	; (80029c4 <MX_TIM6_Init+0x64>)
 8002976:	f240 32e7 	movw	r2, #999	; 0x3e7
 800297a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800297c:	4b11      	ldr	r3, [pc, #68]	; (80029c4 <MX_TIM6_Init+0x64>)
 800297e:	2200      	movs	r2, #0
 8002980:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8002982:	4b10      	ldr	r3, [pc, #64]	; (80029c4 <MX_TIM6_Init+0x64>)
 8002984:	2263      	movs	r2, #99	; 0x63
 8002986:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002988:	4b0e      	ldr	r3, [pc, #56]	; (80029c4 <MX_TIM6_Init+0x64>)
 800298a:	2200      	movs	r2, #0
 800298c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800298e:	480d      	ldr	r0, [pc, #52]	; (80029c4 <MX_TIM6_Init+0x64>)
 8002990:	f006 fe6c 	bl	800966c <HAL_TIM_Base_Init>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800299a:	f002 fa6d 	bl	8004e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800299e:	2300      	movs	r3, #0
 80029a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a2:	2300      	movs	r3, #0
 80029a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029a6:	463b      	mov	r3, r7
 80029a8:	4619      	mov	r1, r3
 80029aa:	4806      	ldr	r0, [pc, #24]	; (80029c4 <MX_TIM6_Init+0x64>)
 80029ac:	f007 f87e 	bl	8009aac <HAL_TIMEx_MasterConfigSynchronization>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80029b6:	f002 fa5f 	bl	8004e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80029ba:	bf00      	nop
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20002d94 	.word	0x20002d94
 80029c8:	40001000 	.word	0x40001000

080029cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029d0:	4b11      	ldr	r3, [pc, #68]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 80029d2:	4a12      	ldr	r2, [pc, #72]	; (8002a1c <MX_USART1_UART_Init+0x50>)
 80029d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029d6:	4b10      	ldr	r3, [pc, #64]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 80029d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029de:	4b0e      	ldr	r3, [pc, #56]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029e4:	4b0c      	ldr	r3, [pc, #48]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029ea:	4b0b      	ldr	r3, [pc, #44]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029f0:	4b09      	ldr	r3, [pc, #36]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 80029f2:	220c      	movs	r2, #12
 80029f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029f6:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80029fc:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a02:	4805      	ldr	r0, [pc, #20]	; (8002a18 <MX_USART1_UART_Init+0x4c>)
 8002a04:	f007 f8e2 	bl	8009bcc <HAL_UART_Init>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a0e:	f002 fa33 	bl	8004e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	20002cd0 	.word	0x20002cd0
 8002a1c:	40011000 	.word	0x40011000

08002a20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a24:	4b11      	ldr	r3, [pc, #68]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a26:	4a12      	ldr	r2, [pc, #72]	; (8002a70 <MX_USART2_UART_Init+0x50>)
 8002a28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002a2a:	4b10      	ldr	r3, [pc, #64]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a2c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002a30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a32:	4b0e      	ldr	r3, [pc, #56]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a38:	4b0c      	ldr	r3, [pc, #48]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a3e:	4b0b      	ldr	r3, [pc, #44]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a44:	4b09      	ldr	r3, [pc, #36]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a46:	220c      	movs	r2, #12
 8002a48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a4a:	4b08      	ldr	r3, [pc, #32]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a50:	4b06      	ldr	r3, [pc, #24]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a56:	4805      	ldr	r0, [pc, #20]	; (8002a6c <MX_USART2_UART_Init+0x4c>)
 8002a58:	f007 f8b8 	bl	8009bcc <HAL_UART_Init>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a62:	f002 fa09 	bl	8004e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20002fd8 	.word	0x20002fd8
 8002a70:	40004400 	.word	0x40004400

08002a74 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002a78:	4b11      	ldr	r3, [pc, #68]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002a7a:	4a12      	ldr	r2, [pc, #72]	; (8002ac4 <MX_USART3_UART_Init+0x50>)
 8002a7c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002a7e:	4b10      	ldr	r3, [pc, #64]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002a80:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002a84:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002a86:	4b0e      	ldr	r3, [pc, #56]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002a92:	4b0b      	ldr	r3, [pc, #44]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002a98:	4b09      	ldr	r3, [pc, #36]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002a9a:	220c      	movs	r2, #12
 8002a9c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a9e:	4b08      	ldr	r3, [pc, #32]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002aa4:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002aaa:	4805      	ldr	r0, [pc, #20]	; (8002ac0 <MX_USART3_UART_Init+0x4c>)
 8002aac:	f007 f88e 	bl	8009bcc <HAL_UART_Init>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002ab6:	f002 f9df 	bl	8004e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002aba:	bf00      	nop
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	20000448 	.word	0x20000448
 8002ac4:	40004800 	.word	0x40004800

08002ac8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	607b      	str	r3, [r7, #4]
 8002ad2:	4b1b      	ldr	r3, [pc, #108]	; (8002b40 <MX_DMA_Init+0x78>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	4a1a      	ldr	r2, [pc, #104]	; (8002b40 <MX_DMA_Init+0x78>)
 8002ad8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002adc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ade:	4b18      	ldr	r3, [pc, #96]	; (8002b40 <MX_DMA_Init+0x78>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ae6:	607b      	str	r3, [r7, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002aea:	2300      	movs	r3, #0
 8002aec:	603b      	str	r3, [r7, #0]
 8002aee:	4b14      	ldr	r3, [pc, #80]	; (8002b40 <MX_DMA_Init+0x78>)
 8002af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af2:	4a13      	ldr	r2, [pc, #76]	; (8002b40 <MX_DMA_Init+0x78>)
 8002af4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002af8:	6313      	str	r3, [r2, #48]	; 0x30
 8002afa:	4b11      	ldr	r3, [pc, #68]	; (8002b40 <MX_DMA_Init+0x78>)
 8002afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b02:	603b      	str	r3, [r7, #0]
 8002b04:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2100      	movs	r1, #0
 8002b0a:	2010      	movs	r0, #16
 8002b0c:	f003 fd15 	bl	800653a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002b10:	2010      	movs	r0, #16
 8002b12:	f003 fd2e 	bl	8006572 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002b16:	2200      	movs	r2, #0
 8002b18:	2100      	movs	r1, #0
 8002b1a:	203b      	movs	r0, #59	; 0x3b
 8002b1c:	f003 fd0d 	bl	800653a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002b20:	203b      	movs	r0, #59	; 0x3b
 8002b22:	f003 fd26 	bl	8006572 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8002b26:	2200      	movs	r2, #0
 8002b28:	2100      	movs	r1, #0
 8002b2a:	2045      	movs	r0, #69	; 0x45
 8002b2c:	f003 fd05 	bl	800653a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002b30:	2045      	movs	r0, #69	; 0x45
 8002b32:	f003 fd1e 	bl	8006572 <HAL_NVIC_EnableIRQ>

}
 8002b36:	bf00      	nop
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800

08002b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b08a      	sub	sp, #40	; 0x28
 8002b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4a:	f107 0314 	add.w	r3, r7, #20
 8002b4e:	2200      	movs	r2, #0
 8002b50:	601a      	str	r2, [r3, #0]
 8002b52:	605a      	str	r2, [r3, #4]
 8002b54:	609a      	str	r2, [r3, #8]
 8002b56:	60da      	str	r2, [r3, #12]
 8002b58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	613b      	str	r3, [r7, #16]
 8002b5e:	4b4f      	ldr	r3, [pc, #316]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	4a4e      	ldr	r2, [pc, #312]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002b64:	f043 0304 	orr.w	r3, r3, #4
 8002b68:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6a:	4b4c      	ldr	r3, [pc, #304]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	f003 0304 	and.w	r3, r3, #4
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	4b48      	ldr	r3, [pc, #288]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a47      	ldr	r2, [pc, #284]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002b80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b45      	ldr	r3, [pc, #276]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	60bb      	str	r3, [r7, #8]
 8002b96:	4b41      	ldr	r3, [pc, #260]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a40      	ldr	r2, [pc, #256]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b3e      	ldr	r3, [pc, #248]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	60bb      	str	r3, [r7, #8]
 8002bac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bae:	2300      	movs	r3, #0
 8002bb0:	607b      	str	r3, [r7, #4]
 8002bb2:	4b3a      	ldr	r3, [pc, #232]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb6:	4a39      	ldr	r2, [pc, #228]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002bb8:	f043 0302 	orr.w	r3, r3, #2
 8002bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bbe:	4b37      	ldr	r3, [pc, #220]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	607b      	str	r3, [r7, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bca:	2300      	movs	r3, #0
 8002bcc:	603b      	str	r3, [r7, #0]
 8002bce:	4b33      	ldr	r3, [pc, #204]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd2:	4a32      	ldr	r2, [pc, #200]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002bd4:	f043 0308 	orr.w	r3, r3, #8
 8002bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bda:	4b30      	ldr	r3, [pc, #192]	; (8002c9c <MX_GPIO_Init+0x158>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN2_STDBY_GPIO_Port, CAN2_STDBY_Pin, GPIO_PIN_RESET);
 8002be6:	2200      	movs	r2, #0
 8002be8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002bec:	482c      	ldr	r0, [pc, #176]	; (8002ca0 <MX_GPIO_Init+0x15c>)
 8002bee:	f004 f9e5 	bl	8006fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN1_STDBY_GPIO_Port, CAN1_STDBY_Pin, GPIO_PIN_RESET);
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002bf8:	482a      	ldr	r0, [pc, #168]	; (8002ca4 <MX_GPIO_Init+0x160>)
 8002bfa:	f004 f9df 	bl	8006fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_ON_OFF_GPIO_Port, GSM_ON_OFF_Pin, GPIO_PIN_RESET);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2104      	movs	r1, #4
 8002c02:	4829      	ldr	r0, [pc, #164]	; (8002ca8 <MX_GPIO_Init+0x164>)
 8002c04:	f004 f9da 	bl	8006fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN2_STDBY_Pin */
  GPIO_InitStruct.Pin = CAN2_STDBY_Pin;
 8002c08:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c12:	2300      	movs	r3, #0
 8002c14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c16:	2300      	movs	r3, #0
 8002c18:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN2_STDBY_GPIO_Port, &GPIO_InitStruct);
 8002c1a:	f107 0314 	add.w	r3, r7, #20
 8002c1e:	4619      	mov	r1, r3
 8002c20:	481f      	ldr	r0, [pc, #124]	; (8002ca0 <MX_GPIO_Init+0x15c>)
 8002c22:	f004 f851 	bl	8006cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN1_STDBY_Pin */
  GPIO_InitStruct.Pin = CAN1_STDBY_Pin;
 8002c26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c30:	2300      	movs	r3, #0
 8002c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c34:	2300      	movs	r3, #0
 8002c36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN1_STDBY_GPIO_Port, &GPIO_InitStruct);
 8002c38:	f107 0314 	add.w	r3, r7, #20
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4819      	ldr	r0, [pc, #100]	; (8002ca4 <MX_GPIO_Init+0x160>)
 8002c40:	f004 f842 	bl	8006cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c52:	f107 0314 	add.w	r3, r7, #20
 8002c56:	4619      	mov	r1, r3
 8002c58:	4814      	ldr	r0, [pc, #80]	; (8002cac <MX_GPIO_Init+0x168>)
 8002c5a:	f004 f835 	bl	8006cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_ON_OFF_Pin */
  GPIO_InitStruct.Pin = GSM_ON_OFF_Pin;
 8002c5e:	2304      	movs	r3, #4
 8002c60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c62:	2301      	movs	r3, #1
 8002c64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GSM_ON_OFF_GPIO_Port, &GPIO_InitStruct);
 8002c6e:	f107 0314 	add.w	r3, r7, #20
 8002c72:	4619      	mov	r1, r3
 8002c74:	480c      	ldr	r0, [pc, #48]	; (8002ca8 <MX_GPIO_Init+0x164>)
 8002c76:	f004 f827 	bl	8006cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_STATUS_Pin */
  GPIO_InitStruct.Pin = GSM_STATUS_Pin;
 8002c7a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c80:	2300      	movs	r3, #0
 8002c82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c84:	2302      	movs	r3, #2
 8002c86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GSM_STATUS_GPIO_Port, &GPIO_InitStruct);
 8002c88:	f107 0314 	add.w	r3, r7, #20
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4804      	ldr	r0, [pc, #16]	; (8002ca0 <MX_GPIO_Init+0x15c>)
 8002c90:	f004 f81a 	bl	8006cc8 <HAL_GPIO_Init>

}
 8002c94:	bf00      	nop
 8002c96:	3728      	adds	r7, #40	; 0x28
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	40020400 	.word	0x40020400
 8002ca4:	40020800 	.word	0x40020800
 8002ca8:	40020c00 	.word	0x40020c00
 8002cac:	40020000 	.word	0x40020000

08002cb0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
	static uint32_t  task_counter_50_ms = 0;
	static uint32_t task_counter_80_ms = 0;
	static uint32_t task_counter_500_ms = 0;
	static uint32_t task_counter_5_sn = 0;
	task_counter_80_ms++;
 8002cb8:	4b26      	ldr	r3, [pc, #152]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	4a25      	ldr	r2, [pc, #148]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002cc0:	6013      	str	r3, [r2, #0]
	task_counter_50_ms++;
 8002cc2:	4b25      	ldr	r3, [pc, #148]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	4a23      	ldr	r2, [pc, #140]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cca:	6013      	str	r3, [r2, #0]
	task_counter_500_ms++;
 8002ccc:	4b23      	ldr	r3, [pc, #140]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	4a22      	ldr	r2, [pc, #136]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002cd4:	6013      	str	r3, [r2, #0]
	task_counter_5_sn++;
 8002cd6:	4b22      	ldr	r3, [pc, #136]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	4a20      	ldr	r2, [pc, #128]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002cde:	6013      	str	r3, [r2, #0]
	if(task_counter_50_ms == 50)
 8002ce0:	4b1d      	ldr	r3, [pc, #116]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2b32      	cmp	r3, #50	; 0x32
 8002ce6:	d107      	bne.n	8002cf8 <HAL_TIM_PeriodElapsedCallback+0x48>
	{
		time_task.Time_Task.Task_50_ms = TRUE;
 8002ce8:	4a1e      	ldr	r2, [pc, #120]	; (8002d64 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002cea:	7813      	ldrb	r3, [r2, #0]
 8002cec:	f043 0302 	orr.w	r3, r3, #2
 8002cf0:	7013      	strb	r3, [r2, #0]
		task_counter_50_ms = 0;
 8002cf2:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]
	}

	if(task_counter_80_ms == 80)
 8002cf8:	4b16      	ldr	r3, [pc, #88]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b50      	cmp	r3, #80	; 0x50
 8002cfe:	d107      	bne.n	8002d10 <HAL_TIM_PeriodElapsedCallback+0x60>
	{
		time_task.Time_Task.Task_80_ms = TRUE;
 8002d00:	4a18      	ldr	r2, [pc, #96]	; (8002d64 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002d02:	7813      	ldrb	r3, [r2, #0]
 8002d04:	f043 0304 	orr.w	r3, r3, #4
 8002d08:	7013      	strb	r3, [r2, #0]
		task_counter_80_ms = 0;
 8002d0a:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
	}
	
	if(task_counter_500_ms == 500)
 8002d10:	4b12      	ldr	r3, [pc, #72]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d18:	d107      	bne.n	8002d2a <HAL_TIM_PeriodElapsedCallback+0x7a>
	{
		time_task.Time_Task.Task_500_ms = TRUE;
 8002d1a:	4a12      	ldr	r2, [pc, #72]	; (8002d64 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002d1c:	7853      	ldrb	r3, [r2, #1]
 8002d1e:	f043 0302 	orr.w	r3, r3, #2
 8002d22:	7053      	strb	r3, [r2, #1]
		task_counter_500_ms = 0;
 8002d24:	4b0d      	ldr	r3, [pc, #52]	; (8002d5c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	601a      	str	r2, [r3, #0]
	}
	
	if(task_counter_5_sn == 5000)
 8002d2a:	4b0d      	ldr	r3, [pc, #52]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d107      	bne.n	8002d46 <HAL_TIM_PeriodElapsedCallback+0x96>
	{
		time_task.Time_Task.Task_5000_ms = TRUE;
 8002d36:	4a0b      	ldr	r2, [pc, #44]	; (8002d64 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002d38:	7853      	ldrb	r3, [r2, #1]
 8002d3a:	f043 0308 	orr.w	r3, r3, #8
 8002d3e:	7053      	strb	r3, [r2, #1]
		task_counter_5_sn = 0;
 8002d40:	4b07      	ldr	r3, [pc, #28]	; (8002d60 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]
	}
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	200000fc 	.word	0x200000fc
 8002d58:	20000100 	.word	0x20000100
 8002d5c:	20000104 	.word	0x20000104
 8002d60:	20000108 	.word	0x20000108
 8002d64:	20000444 	.word	0x20000444

08002d68 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]

		if(huart == &huart1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4a77      	ldr	r2, [pc, #476]	; (8002f50 <HAL_UART_RxCpltCallback+0x1e8>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	f040 8091 	bne.w	8002e9c <HAL_UART_RxCpltCallback+0x134>
		{
			static uint8_t cifsr_control = 0;

			gsm_data.gsmreceivebuffer[gsm_data.gsmreceivebuffer_index++] = gsm_data.receivegsmdata;
 8002d7a:	4b76      	ldr	r3, [pc, #472]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002d7c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002d80:	1c5a      	adds	r2, r3, #1
 8002d82:	b2d1      	uxtb	r1, r2
 8002d84:	4a73      	ldr	r2, [pc, #460]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002d86:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4b71      	ldr	r3, [pc, #452]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002d8e:	781a      	ldrb	r2, [r3, #0]
 8002d90:	4b70      	ldr	r3, [pc, #448]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002d92:	440b      	add	r3, r1
 8002d94:	705a      	strb	r2, [r3, #1]
			if((strstr((const char *)gsm_data.gsmreceivebuffer, gsm_data.at_response) != NULL))
 8002d96:	4b6f      	ldr	r3, [pc, #444]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	486e      	ldr	r0, [pc, #440]	; (8002f58 <HAL_UART_RxCpltCallback+0x1f0>)
 8002d9e:	f00b fe7d 	bl	800ea9c <strstr>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00f      	beq.n	8002dc8 <HAL_UART_RxCpltCallback+0x60>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 8002da8:	4b6a      	ldr	r3, [pc, #424]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002daa:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8002dae:	4b69      	ldr	r3, [pc, #420]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002db0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8002db4:	2220      	movs	r2, #32
 8002db6:	2100      	movs	r1, #0
 8002db8:	4867      	ldr	r0, [pc, #412]	; (8002f58 <HAL_UART_RxCpltCallback+0x1f0>)
 8002dba:	f00b fe2a 	bl	800ea12 <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 8002dbe:	4b65      	ldr	r3, [pc, #404]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8002dc6:	e017      	b.n	8002df8 <HAL_UART_RxCpltCallback+0x90>
			}
			
			else if(strstr((const char *)gsm_data.gsmreceivebuffer, (const char *)"ERROR") != NULL)
 8002dc8:	4964      	ldr	r1, [pc, #400]	; (8002f5c <HAL_UART_RxCpltCallback+0x1f4>)
 8002dca:	4863      	ldr	r0, [pc, #396]	; (8002f58 <HAL_UART_RxCpltCallback+0x1f0>)
 8002dcc:	f00b fe66 	bl	800ea9c <strstr>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d010      	beq.n	8002df8 <HAL_UART_RxCpltCallback+0x90>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index - 1;
 8002dd6:	4b5f      	ldr	r3, [pc, #380]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002dd8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	b2da      	uxtb	r2, r3
 8002de0:	4b5c      	ldr	r3, [pc, #368]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002de2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8002de6:	2220      	movs	r2, #32
 8002de8:	2100      	movs	r1, #0
 8002dea:	485b      	ldr	r0, [pc, #364]	; (8002f58 <HAL_UART_RxCpltCallback+0x1f0>)
 8002dec:	f00b fe11 	bl	800ea12 <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 8002df0:	4b58      	ldr	r3, [pc, #352]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}

			if(gsm_data.receivegsmdata =='.')
 8002df8:	4b56      	ldr	r3, [pc, #344]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	2b2e      	cmp	r3, #46	; 0x2e
 8002dfe:	d105      	bne.n	8002e0c <HAL_UART_RxCpltCallback+0xa4>
			{
				cifsr_control++;
 8002e00:	4b57      	ldr	r3, [pc, #348]	; (8002f60 <HAL_UART_RxCpltCallback+0x1f8>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	3301      	adds	r3, #1
 8002e06:	b2da      	uxtb	r2, r3
 8002e08:	4b55      	ldr	r3, [pc, #340]	; (8002f60 <HAL_UART_RxCpltCallback+0x1f8>)
 8002e0a:	701a      	strb	r2, [r3, #0]
			}

			if(cifsr_control == 3 && gsm_data.receivegsmdata == '\n')
 8002e0c:	4b54      	ldr	r3, [pc, #336]	; (8002f60 <HAL_UART_RxCpltCallback+0x1f8>)
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	2b03      	cmp	r3, #3
 8002e12:	d115      	bne.n	8002e40 <HAL_UART_RxCpltCallback+0xd8>
 8002e14:	4b4f      	ldr	r3, [pc, #316]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	2b0a      	cmp	r3, #10
 8002e1a:	d111      	bne.n	8002e40 <HAL_UART_RxCpltCallback+0xd8>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 8002e1c:	4b4d      	ldr	r3, [pc, #308]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e1e:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8002e22:	4b4c      	ldr	r3, [pc, #304]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e24:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8002e28:	2220      	movs	r2, #32
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	484a      	ldr	r0, [pc, #296]	; (8002f58 <HAL_UART_RxCpltCallback+0x1f0>)
 8002e2e:	f00b fdf0 	bl	800ea12 <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 8002e32:	4b48      	ldr	r3, [pc, #288]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				cifsr_control = 0;
 8002e3a:	4b49      	ldr	r3, [pc, #292]	; (8002f60 <HAL_UART_RxCpltCallback+0x1f8>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	701a      	strb	r2, [r3, #0]
			}

			if(gsm_data.gsm_state_next_index == SendMQTTPublishPack && gsm_data.receivegsmdata == '>')
 8002e40:	4b44      	ldr	r3, [pc, #272]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e42:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002e46:	2b0d      	cmp	r3, #13
 8002e48:	d112      	bne.n	8002e70 <HAL_UART_RxCpltCallback+0x108>
 8002e4a:	4b42      	ldr	r3, [pc, #264]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	2b3e      	cmp	r3, #62	; 0x3e
 8002e50:	d10e      	bne.n	8002e70 <HAL_UART_RxCpltCallback+0x108>
			{

				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 8002e52:	4b40      	ldr	r3, [pc, #256]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e54:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8002e58:	4b3e      	ldr	r3, [pc, #248]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e5a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8002e5e:	2220      	movs	r2, #32
 8002e60:	2100      	movs	r1, #0
 8002e62:	483d      	ldr	r0, [pc, #244]	; (8002f58 <HAL_UART_RxCpltCallback+0x1f0>)
 8002e64:	f00b fdd5 	bl	800ea12 <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 8002e68:	4b3a      	ldr	r3, [pc, #232]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}

			if(gsm_data.gsmreceivebuffer_index == 31)
 8002e70:	4b38      	ldr	r3, [pc, #224]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e72:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002e76:	2b1f      	cmp	r3, #31
 8002e78:	d108      	bne.n	8002e8c <HAL_UART_RxCpltCallback+0x124>
			{
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	2100      	movs	r1, #0
 8002e7e:	4836      	ldr	r0, [pc, #216]	; (8002f58 <HAL_UART_RxCpltCallback+0x1f0>)
 8002e80:	f00b fdc7 	bl	800ea12 <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 8002e84:	4b33      	ldr	r3, [pc, #204]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}
			HAL_UART_Receive_IT(gsm_data.gsm_uart, &gsm_data.receivegsmdata, 1);
 8002e8c:	4b31      	ldr	r3, [pc, #196]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e8e:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 8002e92:	2201      	movs	r2, #1
 8002e94:	492f      	ldr	r1, [pc, #188]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002e96:	4618      	mov	r0, r3
 8002e98:	f006 ff7e 	bl	8009d98 <HAL_UART_Receive_IT>
		}

		if(huart == &huart2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a31      	ldr	r2, [pc, #196]	; (8002f64 <HAL_UART_RxCpltCallback+0x1fc>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d107      	bne.n	8002eb4 <HAL_UART_RxCpltCallback+0x14c>
		{
			GPS_Control(&gps_data);
 8002ea4:	4830      	ldr	r0, [pc, #192]	; (8002f68 <HAL_UART_RxCpltCallback+0x200>)
 8002ea6:	f7fe fb47 	bl	8001538 <GPS_Control>
			HAL_UART_Receive_DMA(&huart2, &gps_data.uartReceiveData_u8, 1);
 8002eaa:	2201      	movs	r2, #1
 8002eac:	492f      	ldr	r1, [pc, #188]	; (8002f6c <HAL_UART_RxCpltCallback+0x204>)
 8002eae:	482d      	ldr	r0, [pc, #180]	; (8002f64 <HAL_UART_RxCpltCallback+0x1fc>)
 8002eb0:	f006 ffc8 	bl	8009e44 <HAL_UART_Receive_DMA>
		}

		if(huart == &huart3)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	4a2e      	ldr	r2, [pc, #184]	; (8002f70 <HAL_UART_RxCpltCallback+0x208>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d145      	bne.n	8002f48 <HAL_UART_RxCpltCallback+0x1e0>
		{
			switch(xbee_data.states)
 8002ebc:	4b2d      	ldr	r3, [pc, #180]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d83c      	bhi.n	8002f3e <HAL_UART_RxCpltCallback+0x1d6>
 8002ec4:	a201      	add	r2, pc, #4	; (adr r2, 8002ecc <HAL_UART_RxCpltCallback+0x164>)
 8002ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eca:	bf00      	nop
 8002ecc:	08002edd 	.word	0x08002edd
 8002ed0:	08002eed 	.word	0x08002eed
 8002ed4:	08002f05 	.word	0x08002f05
 8002ed8:	08002f1d 	.word	0x08002f1d
			{
				case ID_Control :
				{
					if(xbee_data.receiveData == FIRST_CONTROL_BYTE)
 8002edc:	4b25      	ldr	r3, [pc, #148]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002ede:	785b      	ldrb	r3, [r3, #1]
 8002ee0:	2b34      	cmp	r3, #52	; 0x34
 8002ee2:	d12b      	bne.n	8002f3c <HAL_UART_RxCpltCallback+0x1d4>
					{
						xbee_data.states = Reset_Data_Control;
 8002ee4:	4b23      	ldr	r3, [pc, #140]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	701a      	strb	r2, [r3, #0]
					}
				break;
 8002eea:	e027      	b.n	8002f3c <HAL_UART_RxCpltCallback+0x1d4>
				}
				case Reset_Data_Control:
				{
					if(xbee_data.receiveData == SECOND_CONTROL_BYTE)
 8002eec:	4b21      	ldr	r3, [pc, #132]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002eee:	785b      	ldrb	r3, [r3, #1]
 8002ef0:	2bff      	cmp	r3, #255	; 0xff
 8002ef2:	d103      	bne.n	8002efc <HAL_UART_RxCpltCallback+0x194>
					{
						xbee_data.states = End_Communication_Control_1;
 8002ef4:	4b1f      	ldr	r3, [pc, #124]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002ef6:	2202      	movs	r2, #2
 8002ef8:	701a      	strb	r2, [r3, #0]
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 8002efa:	e020      	b.n	8002f3e <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 8002efc:	4b1d      	ldr	r3, [pc, #116]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002efe:	2201      	movs	r2, #1
 8002f00:	701a      	strb	r2, [r3, #0]
					break;
 8002f02:	e01c      	b.n	8002f3e <HAL_UART_RxCpltCallback+0x1d6>
				}
				case End_Communication_Control_1:
				{
					if(xbee_data.receiveData == FIRST_COMMAND)
 8002f04:	4b1b      	ldr	r3, [pc, #108]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002f06:	785b      	ldrb	r3, [r3, #1]
 8002f08:	2baf      	cmp	r3, #175	; 0xaf
 8002f0a:	d103      	bne.n	8002f14 <HAL_UART_RxCpltCallback+0x1ac>
					{
						xbee_data.states = End_Communication_Control_2;
 8002f0c:	4b19      	ldr	r3, [pc, #100]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002f0e:	2203      	movs	r2, #3
 8002f10:	701a      	strb	r2, [r3, #0]
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 8002f12:	e014      	b.n	8002f3e <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 8002f14:	4b17      	ldr	r3, [pc, #92]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002f16:	2201      	movs	r2, #1
 8002f18:	701a      	strb	r2, [r3, #0]
					break;
 8002f1a:	e010      	b.n	8002f3e <HAL_UART_RxCpltCallback+0x1d6>
				}

				case End_Communication_Control_2:
				{
					if(xbee_data.receiveData == SECOND_COMMAND)
 8002f1c:	4b15      	ldr	r3, [pc, #84]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002f1e:	785b      	ldrb	r3, [r3, #1]
 8002f20:	2bbf      	cmp	r3, #191	; 0xbf
 8002f22:	d107      	bne.n	8002f34 <HAL_UART_RxCpltCallback+0x1cc>
					{
						gsm_data.gsm_state_current_index = GsmOnOffSet;
 8002f24:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <HAL_UART_RxCpltCallback+0x1ec>)
 8002f26:	220f      	movs	r2, #15
 8002f28:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						HAL_UART_AbortReceive_IT(&huart1);
 8002f2c:	4808      	ldr	r0, [pc, #32]	; (8002f50 <HAL_UART_RxCpltCallback+0x1e8>)
 8002f2e:	f007 f809 	bl	8009f44 <HAL_UART_AbortReceive_IT>
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 8002f32:	e004      	b.n	8002f3e <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 8002f34:	4b0f      	ldr	r3, [pc, #60]	; (8002f74 <HAL_UART_RxCpltCallback+0x20c>)
 8002f36:	2201      	movs	r2, #1
 8002f38:	701a      	strb	r2, [r3, #0]
					break;
 8002f3a:	e000      	b.n	8002f3e <HAL_UART_RxCpltCallback+0x1d6>
				break;
 8002f3c:	bf00      	nop
				}
			}
			HAL_UART_Receive_IT(&huart3, &xbee_data.receiveData, 1);
 8002f3e:	2201      	movs	r2, #1
 8002f40:	490d      	ldr	r1, [pc, #52]	; (8002f78 <HAL_UART_RxCpltCallback+0x210>)
 8002f42:	480b      	ldr	r0, [pc, #44]	; (8002f70 <HAL_UART_RxCpltCallback+0x208>)
 8002f44:	f006 ff28 	bl	8009d98 <HAL_UART_Receive_IT>
		}
	}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20002cd0 	.word	0x20002cd0
 8002f54:	20002994 	.word	0x20002994
 8002f58:	20002995 	.word	0x20002995
 8002f5c:	0800f840 	.word	0x0800f840
 8002f60:	2000010c 	.word	0x2000010c
 8002f64:	20002fd8 	.word	0x20002fd8
 8002f68:	20002dd4 	.word	0x20002dd4
 8002f6c:	20002dd6 	.word	0x20002dd6
 8002f70:	20000448 	.word	0x20000448
 8002f74:	20002bd8 	.word	0x20002bd8
 8002f78:	20002bd9 	.word	0x20002bd9

08002f7c <Gsm_Calibration>:

void Gsm_Calibration(Gsm_Datas* gsm_data)
{
 8002f7c:	b590      	push	{r4, r7, lr}
 8002f7e:	b0cd      	sub	sp, #308	; 0x134
 8002f80:	af08      	add	r7, sp, #32
 8002f82:	1d3b      	adds	r3, r7, #4
 8002f84:	6018      	str	r0, [r3, #0]
	switch(gsm_data->gsm_state_current_index)
 8002f86:	1d3b      	adds	r3, r7, #4
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002f8e:	2b10      	cmp	r3, #16
 8002f90:	f200 81db 	bhi.w	800334a <Gsm_Calibration+0x3ce>
 8002f94:	a201      	add	r2, pc, #4	; (adr r2, 8002f9c <Gsm_Calibration+0x20>)
 8002f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9a:	bf00      	nop
 8002f9c:	08002fe1 	.word	0x08002fe1
 8002fa0:	08003003 	.word	0x08003003
 8002fa4:	0800334b 	.word	0x0800334b
 8002fa8:	0800334b 	.word	0x0800334b
 8002fac:	08003025 	.word	0x08003025
 8002fb0:	08003047 	.word	0x08003047
 8002fb4:	08003069 	.word	0x08003069
 8002fb8:	0800308b 	.word	0x0800308b
 8002fbc:	080030ad 	.word	0x080030ad
 8002fc0:	080030cf 	.word	0x080030cf
 8002fc4:	080030f1 	.word	0x080030f1
 8002fc8:	08003163 	.word	0x08003163
 8002fcc:	080031a3 	.word	0x080031a3
 8002fd0:	0800323d 	.word	0x0800323d
 8002fd4:	08003275 	.word	0x08003275
 8002fd8:	0800328d 	.word	0x0800328d
 8002fdc:	080032ad 	.word	0x080032ad
	{
		case SerialCommunicationControl :
		{
			SendATCommand(gsm_data, "AT\r\n", "OK\r\n");
 8002fe0:	1d3b      	adds	r3, r7, #4
 8002fe2:	4ab8      	ldr	r2, [pc, #736]	; (80032c4 <Gsm_Calibration+0x348>)
 8002fe4:	49b8      	ldr	r1, [pc, #736]	; (80032c8 <Gsm_Calibration+0x34c>)
 8002fe6:	6818      	ldr	r0, [r3, #0]
 8002fe8:	f7fe fd64 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = SerialEchoOff;
 8002fec:	1d3b      	adds	r3, r7, #4
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = SerialCommunicationControl;
 8002ff6:	1d3b      	adds	r3, r7, #4
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003000:	e1a3      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case SerialEchoOff :
		{
			SendATCommand(gsm_data, "ATE0\r\n", "OK\r\n");
 8003002:	1d3b      	adds	r3, r7, #4
 8003004:	4aaf      	ldr	r2, [pc, #700]	; (80032c4 <Gsm_Calibration+0x348>)
 8003006:	49b1      	ldr	r1, [pc, #708]	; (80032cc <Gsm_Calibration+0x350>)
 8003008:	6818      	ldr	r0, [r3, #0]
 800300a:	f7fe fd53 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = DeactiveGPRS;
 800300e:	1d3b      	adds	r3, r7, #4
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2204      	movs	r2, #4
 8003014:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003018:	1d3b      	adds	r3, r7, #4
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	220e      	movs	r2, #14
 800301e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003022:	e192      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case DeactiveGPRS :
		{
			SendATCommand(gsm_data, "AT+CIPSHUT\r\n", "SHUT OK\r\n");
 8003024:	1d3b      	adds	r3, r7, #4
 8003026:	4aaa      	ldr	r2, [pc, #680]	; (80032d0 <Gsm_Calibration+0x354>)
 8003028:	49aa      	ldr	r1, [pc, #680]	; (80032d4 <Gsm_Calibration+0x358>)
 800302a:	6818      	ldr	r0, [r3, #0]
 800302c:	f7fe fd42 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = ConnectGPRS;
 8003030:	1d3b      	adds	r3, r7, #4
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2205      	movs	r2, #5
 8003036:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800303a:	1d3b      	adds	r3, r7, #4
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	220e      	movs	r2, #14
 8003040:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003044:	e181      	b.n	800334a <Gsm_Calibration+0x3ce>
		}


		case ConnectGPRS :
		{
			SendATCommand(gsm_data, "AT+CGATT=1\r\n", "OK\r\n");
 8003046:	1d3b      	adds	r3, r7, #4
 8003048:	4a9e      	ldr	r2, [pc, #632]	; (80032c4 <Gsm_Calibration+0x348>)
 800304a:	49a3      	ldr	r1, [pc, #652]	; (80032d8 <Gsm_Calibration+0x35c>)
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	f7fe fd31 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = SetGPRSProfile;
 8003052:	1d3b      	adds	r3, r7, #4
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2206      	movs	r2, #6
 8003058:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800305c:	1d3b      	adds	r3, r7, #4
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	220e      	movs	r2, #14
 8003062:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003066:	e170      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case SetGPRSProfile :
		{
			SendATCommand(gsm_data, "AT+CSTT=\"internet\",\"\",\"\"\r\n", "OK\r\n");
 8003068:	1d3b      	adds	r3, r7, #4
 800306a:	4a96      	ldr	r2, [pc, #600]	; (80032c4 <Gsm_Calibration+0x348>)
 800306c:	499b      	ldr	r1, [pc, #620]	; (80032dc <Gsm_Calibration+0x360>)
 800306e:	6818      	ldr	r0, [r3, #0]
 8003070:	f7fe fd20 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = BringUPGPRS;
 8003074:	1d3b      	adds	r3, r7, #4
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2207      	movs	r2, #7
 800307a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800307e:	1d3b      	adds	r3, r7, #4
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	220e      	movs	r2, #14
 8003084:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003088:	e15f      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case BringUPGPRS :
		{
			SendATCommand(gsm_data, "AT+CIICR\r\n", "OK\r\n");
 800308a:	1d3b      	adds	r3, r7, #4
 800308c:	4a8d      	ldr	r2, [pc, #564]	; (80032c4 <Gsm_Calibration+0x348>)
 800308e:	4994      	ldr	r1, [pc, #592]	; (80032e0 <Gsm_Calibration+0x364>)
 8003090:	6818      	ldr	r0, [r3, #0]
 8003092:	f7fe fd0f 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = LearnSIM800IP;
 8003096:	1d3b      	adds	r3, r7, #4
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2208      	movs	r2, #8
 800309c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80030a0:	1d3b      	adds	r3, r7, #4
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	220e      	movs	r2, #14
 80030a6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80030aa:	e14e      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case LearnSIM800IP :
		{
			SendATCommand(gsm_data, "AT+CIFSR\r\n", "OK\r\n");
 80030ac:	1d3b      	adds	r3, r7, #4
 80030ae:	4a85      	ldr	r2, [pc, #532]	; (80032c4 <Gsm_Calibration+0x348>)
 80030b0:	498c      	ldr	r1, [pc, #560]	; (80032e4 <Gsm_Calibration+0x368>)
 80030b2:	6818      	ldr	r0, [r3, #0]
 80030b4:	f7fe fcfe 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = StartTCPConnect;
 80030b8:	1d3b      	adds	r3, r7, #4
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2209      	movs	r2, #9
 80030be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80030c2:	1d3b      	adds	r3, r7, #4
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	220e      	movs	r2, #14
 80030c8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80030cc:	e13d      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case StartTCPConnect :
		{
			SendATCommand(gsm_data, "AT+CIPSTART=\"TCP\",\"broker.mqttdashboard.com\",\"1883\"\r\n", "CONNECT OK\r\n");
 80030ce:	1d3b      	adds	r3, r7, #4
 80030d0:	4a85      	ldr	r2, [pc, #532]	; (80032e8 <Gsm_Calibration+0x36c>)
 80030d2:	4986      	ldr	r1, [pc, #536]	; (80032ec <Gsm_Calibration+0x370>)
 80030d4:	6818      	ldr	r0, [r3, #0]
 80030d6:	f7fe fced 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = CreateMQTTConnectPack;
 80030da:	1d3b      	adds	r3, r7, #4
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	220a      	movs	r2, #10
 80030e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80030e4:	1d3b      	adds	r3, r7, #4
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	220e      	movs	r2, #14
 80030ea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80030ee:	e12c      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case CreateMQTTConnectPack :
		{
			char atcommand[255];
			connectData.username.cstring = MQTT_USERNAME;
 80030f0:	4b7f      	ldr	r3, [pc, #508]	; (80032f0 <Gsm_Calibration+0x374>)
 80030f2:	4a80      	ldr	r2, [pc, #512]	; (80032f4 <Gsm_Calibration+0x378>)
 80030f4:	641a      	str	r2, [r3, #64]	; 0x40
			connectData.password.cstring = MQTT_PASSWORd;
 80030f6:	4b7e      	ldr	r3, [pc, #504]	; (80032f0 <Gsm_Calibration+0x374>)
 80030f8:	4a7f      	ldr	r2, [pc, #508]	; (80032f8 <Gsm_Calibration+0x37c>)
 80030fa:	64da      	str	r2, [r3, #76]	; 0x4c
			connectData.clientID.cstring = MQTT_CLIENT_ID;
 80030fc:	4b7c      	ldr	r3, [pc, #496]	; (80032f0 <Gsm_Calibration+0x374>)
 80030fe:	4a7f      	ldr	r2, [pc, #508]	; (80032fc <Gsm_Calibration+0x380>)
 8003100:	60da      	str	r2, [r3, #12]
			connectData.keepAliveInterval = 60;
 8003102:	4b7b      	ldr	r3, [pc, #492]	; (80032f0 <Gsm_Calibration+0x374>)
 8003104:	223c      	movs	r2, #60	; 0x3c
 8003106:	831a      	strh	r2, [r3, #24]
			connectData.cleansession = SendMQTTConnectPack;
 8003108:	4b79      	ldr	r3, [pc, #484]	; (80032f0 <Gsm_Calibration+0x374>)
 800310a:	220b      	movs	r2, #11
 800310c:	769a      	strb	r2, [r3, #26]
			gsm_data->len =  MQTTSerialize_connect((unsigned char *)gsm_data->gsmconnectpackage, (int)sizeof(gsm_data->gsmconnectpackage),&connectData);
 800310e:	1d3b      	adds	r3, r7, #4
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	332c      	adds	r3, #44	; 0x2c
 8003114:	4a76      	ldr	r2, [pc, #472]	; (80032f0 <Gsm_Calibration+0x374>)
 8003116:	2140      	movs	r1, #64	; 0x40
 8003118:	4618      	mov	r0, r3
 800311a:	f7fe fe45 	bl	8001da8 <MQTTSerialize_connect>
 800311e:	4602      	mov	r2, r0
 8003120:	1d3b      	adds	r3, r7, #4
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
			sprintf(atcommand,(const char*)"AT+CIPSEND=%d\r\n", gsm_data->len);
 8003128:	1d3b      	adds	r3, r7, #4
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8003130:	f107 030c 	add.w	r3, r7, #12
 8003134:	4972      	ldr	r1, [pc, #456]	; (8003300 <Gsm_Calibration+0x384>)
 8003136:	4618      	mov	r0, r3
 8003138:	f00b fc74 	bl	800ea24 <siprintf>
			SendATCommand(gsm_data, atcommand, ">");
 800313c:	f107 010c 	add.w	r1, r7, #12
 8003140:	1d3b      	adds	r3, r7, #4
 8003142:	4a70      	ldr	r2, [pc, #448]	; (8003304 <Gsm_Calibration+0x388>)
 8003144:	6818      	ldr	r0, [r3, #0]
 8003146:	f7fe fcb5 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = SendMQTTConnectPack;
 800314a:	1d3b      	adds	r3, r7, #4
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	220b      	movs	r2, #11
 8003150:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003154:	1d3b      	adds	r3, r7, #4
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	220e      	movs	r2, #14
 800315a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 800315e:	bf00      	nop
 8003160:	e0f3      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case SendMQTTConnectPack :
		{
			gsm_data->at_response = "SEND OK\r\n";
 8003162:	1d3b      	adds	r3, r7, #4
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a68      	ldr	r2, [pc, #416]	; (8003308 <Gsm_Calibration+0x38c>)
 8003168:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)gsm_data->gsmconnectpackage, gsm_data->len, HAL_DELAY);
 800316a:	1d3b      	adds	r3, r7, #4
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 8003172:	1d3b      	adds	r3, r7, #4
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 8003182:	b29a      	uxth	r2, r3
 8003184:	f241 7370 	movw	r3, #6000	; 0x1770
 8003188:	f006 fd6d 	bl	8009c66 <HAL_UART_Transmit>
			gsm_data->gsm_state_next_index = CreateMQTTPublishPack;
 800318c:	1d3b      	adds	r3, r7, #4
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	220c      	movs	r2, #12
 8003192:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003196:	1d3b      	adds	r3, r7, #4
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	220e      	movs	r2, #14
 800319c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80031a0:	e0d3      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case CreateMQTTPublishPack :
		{

		  topicString.cstring = MQTT_TOPIC;
 80031a2:	4b5a      	ldr	r3, [pc, #360]	; (800330c <Gsm_Calibration+0x390>)
 80031a4:	4a5a      	ldr	r2, [pc, #360]	; (8003310 <Gsm_Calibration+0x394>)
 80031a6:	601a      	str	r2, [r3, #0]
		  char atcommand[255];
		  uint16_t index = 0;
 80031a8:	2300      	movs	r3, #0
 80031aa:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
		  createMQTTPackage(&hydradata, &gps_data, gsm_data->MQTTPackage, &index);
 80031ae:	1d3b      	adds	r3, r7, #4
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f203 126b 	addw	r2, r3, #363	; 0x16b
 80031b6:	f507 7387 	add.w	r3, r7, #270	; 0x10e
 80031ba:	4956      	ldr	r1, [pc, #344]	; (8003314 <Gsm_Calibration+0x398>)
 80031bc:	4856      	ldr	r0, [pc, #344]	; (8003318 <Gsm_Calibration+0x39c>)
 80031be:	f000 f8c9 	bl	8003354 <createMQTTPackage>
		  gsm_data->mqtt_len = MQTTSerialize_publish(gsm_data->gsmpublishpackage, (int)sizeof(gsm_data->gsmpublishpackage), 0, 0, 0, 0, topicString, gsm_data->MQTTPackage, index);
 80031c2:	1d3b      	adds	r3, r7, #4
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 80031ca:	1d3b      	adds	r3, r7, #4
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80031d2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 80031d6:	9206      	str	r2, [sp, #24]
 80031d8:	9305      	str	r3, [sp, #20]
 80031da:	4a4c      	ldr	r2, [pc, #304]	; (800330c <Gsm_Calibration+0x390>)
 80031dc:	ab02      	add	r3, sp, #8
 80031de:	ca07      	ldmia	r2, {r0, r1, r2}
 80031e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80031e4:	2300      	movs	r3, #0
 80031e6:	9301      	str	r3, [sp, #4]
 80031e8:	2300      	movs	r3, #0
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	2300      	movs	r3, #0
 80031ee:	2200      	movs	r2, #0
 80031f0:	21ff      	movs	r1, #255	; 0xff
 80031f2:	4620      	mov	r0, r4
 80031f4:	f7fe fee6 	bl	8001fc4 <MQTTSerialize_publish>
 80031f8:	4602      	mov	r2, r0
 80031fa:	1d3b      	adds	r3, r7, #4
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
			sprintf(atcommand,(const char*)"AT+CIPSEND=%d\r\n", gsm_data->mqtt_len);
 8003202:	1d3b      	adds	r3, r7, #4
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800320a:	f107 030c 	add.w	r3, r7, #12
 800320e:	493c      	ldr	r1, [pc, #240]	; (8003300 <Gsm_Calibration+0x384>)
 8003210:	4618      	mov	r0, r3
 8003212:	f00b fc07 	bl	800ea24 <siprintf>
			SendATCommand(gsm_data, atcommand, "\r\n");
 8003216:	f107 010c 	add.w	r1, r7, #12
 800321a:	1d3b      	adds	r3, r7, #4
 800321c:	4a3f      	ldr	r2, [pc, #252]	; (800331c <Gsm_Calibration+0x3a0>)
 800321e:	6818      	ldr	r0, [r3, #0]
 8003220:	f7fe fc48 	bl	8001ab4 <SendATCommand>
			gsm_data->gsm_state_next_index = SendMQTTPublishPack;
 8003224:	1d3b      	adds	r3, r7, #4
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	220d      	movs	r2, #13
 800322a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800322e:	1d3b      	adds	r3, r7, #4
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	220e      	movs	r2, #14
 8003234:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003238:	bf00      	nop
 800323a:	e086      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case SendMQTTPublishPack :
		{

			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)gsm_data->gsmpublishpackage, gsm_data->mqtt_len, HAL_DELAY);
 800323c:	1d3b      	adds	r3, r7, #4
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 8003244:	1d3b      	adds	r3, r7, #4
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 800324c:	1d3b      	adds	r3, r7, #4
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8003254:	b29a      	uxth	r2, r3
 8003256:	f241 7370 	movw	r3, #6000	; 0x1770
 800325a:	f006 fd04 	bl	8009c66 <HAL_UART_Transmit>
			gsm_data->gsm_state_current_index = CreateMQTTPublishPack;
 800325e:	1d3b      	adds	r3, r7, #4
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	220c      	movs	r2, #12
 8003264:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			gsm_data->gsm_state_next_index = CreateMQTTPublishPack;
 8003268:	1d3b      	adds	r3, r7, #4
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	220c      	movs	r2, #12
 800326e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			break;
 8003272:	e06a      	b.n	800334a <Gsm_Calibration+0x3ce>
		}
		
		case EmptyState :
		{
			
			if(gsm_data->gsm_state_next_index == SendMQTTPublishPack)
 8003274:	1d3b      	adds	r3, r7, #4
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800327c:	2b0d      	cmp	r3, #13
 800327e:	d163      	bne.n	8003348 <Gsm_Calibration+0x3cc>
			{
				gsm_data->gsm_state_current_index = CreateMQTTPublishPack;
 8003280:	1d3b      	adds	r3, r7, #4
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	220c      	movs	r2, #12
 8003286:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			}
			break;
 800328a:	e05d      	b.n	8003348 <Gsm_Calibration+0x3cc>
		}

		case GsmOnOffSet :
		{
			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t*)RESET_AT_COMMAND, (uint16_t)strlen(RESET_AT_COMMAND), HAL_DELAY);
 800328c:	1d3b      	adds	r3, r7, #4
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 8003294:	f241 7370 	movw	r3, #6000	; 0x1770
 8003298:	220d      	movs	r2, #13
 800329a:	4921      	ldr	r1, [pc, #132]	; (8003320 <Gsm_Calibration+0x3a4>)
 800329c:	f006 fce3 	bl	8009c66 <HAL_UART_Transmit>
			gsm_data->gsm_state_current_index = Gsm1500msWait;
 80032a0:	1d3b      	adds	r3, r7, #4
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2210      	movs	r2, #16
 80032a6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80032aa:	e04e      	b.n	800334a <Gsm_Calibration+0x3ce>
		}

		case Gsm1500msWait :
		{
			if((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 80032ac:	4b1d      	ldr	r3, [pc, #116]	; (8003324 <Gsm_Calibration+0x3a8>)
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d137      	bne.n	8003328 <Gsm_Calibration+0x3ac>
			{
				gsm_data->gsm_state_current_index = Gsm1500msWait;
 80032b8:	1d3b      	adds	r3, r7, #4
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2210      	movs	r2, #16
 80032be:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			else
			{
				gsm_data->gsm_state_current_index = SerialCommunicationControl;
				HAL_UART_Receive_IT(gsm_data-> gsm_uart, &gsm_data-> receivegsmdata, 1);
			}
			break;
 80032c2:	e042      	b.n	800334a <Gsm_Calibration+0x3ce>
 80032c4:	0800f848 	.word	0x0800f848
 80032c8:	0800f850 	.word	0x0800f850
 80032cc:	0800f858 	.word	0x0800f858
 80032d0:	0800f860 	.word	0x0800f860
 80032d4:	0800f86c 	.word	0x0800f86c
 80032d8:	0800f87c 	.word	0x0800f87c
 80032dc:	0800f88c 	.word	0x0800f88c
 80032e0:	0800f8a8 	.word	0x0800f8a8
 80032e4:	0800f8b4 	.word	0x0800f8b4
 80032e8:	0800f8c0 	.word	0x0800f8c0
 80032ec:	0800f8d0 	.word	0x0800f8d0
 80032f0:	20000000 	.word	0x20000000
 80032f4:	0800f908 	.word	0x0800f908
 80032f8:	0800f910 	.word	0x0800f910
 80032fc:	0800f918 	.word	0x0800f918
 8003300:	0800f920 	.word	0x0800f920
 8003304:	0800f930 	.word	0x0800f930
 8003308:	0800f934 	.word	0x0800f934
 800330c:	200000f0 	.word	0x200000f0
 8003310:	0800f940 	.word	0x0800f940
 8003314:	20002dd4 	.word	0x20002dd4
 8003318:	20003040 	.word	0x20003040
 800331c:	0800f94c 	.word	0x0800f94c
 8003320:	0800f78c 	.word	0x0800f78c
 8003324:	40020400 	.word	0x40020400
				gsm_data->gsm_state_current_index = SerialCommunicationControl;
 8003328:	1d3b      	adds	r3, r7, #4
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				HAL_UART_Receive_IT(gsm_data-> gsm_uart, &gsm_data-> receivegsmdata, 1);
 8003332:	1d3b      	adds	r3, r7, #4
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 800333a:	1d3b      	adds	r3, r7, #4
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2201      	movs	r2, #1
 8003340:	4619      	mov	r1, r3
 8003342:	f006 fd29 	bl	8009d98 <HAL_UART_Receive_IT>
			break;
 8003346:	e000      	b.n	800334a <Gsm_Calibration+0x3ce>
			break;
 8003348:	bf00      	nop
		}
	}
}
 800334a:	bf00      	nop
 800334c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8003350:	46bd      	mov	sp, r7
 8003352:	bd90      	pop	{r4, r7, pc}

08003354 <createMQTTPackage>:


void createMQTTPackage(HydraDatas *hydradata, GPS_Handle*gps_data, uint8_t* packBuf, uint16_t *index)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b094      	sub	sp, #80	; 0x50
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	603b      	str	r3, [r7, #0]
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.wake_up_union.wake_up_u8, packBuf, index);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	3334      	adds	r3, #52	; 0x34
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	6879      	ldr	r1, [r7, #4]
 800336a:	4618      	mov	r0, r3
 800336c:	f7fd fef6 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.set_velocity_u8, packBuf, index);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	3336      	adds	r3, #54	; 0x36
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	6879      	ldr	r1, [r7, #4]
 8003378:	4618      	mov	r0, r3
 800337a:	f7fd feef 	bl	800115c <AESK_UINT8toUINT8CODE>
	int16_t phase_a_current_s16 = (int16_t)(hydradata->driver_data.Phase_A_Current_f32 * FLOAT_CONVERTER_2);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003384:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 80036ac <createMQTTPackage+0x358>
 8003388:	ee67 7a87 	vmul.f32	s15, s15, s14
 800338c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003390:	ee17 3a90 	vmov	r3, s15
 8003394:	b21b      	sxth	r3, r3
 8003396:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t phase_b_current_s16 = (int16_t)(hydradata->driver_data.Phase_B_Current_f32 * FLOAT_CONVERTER_2);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80033a0:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 80036ac <createMQTTPackage+0x358>
 80033a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033ac:	ee17 3a90 	vmov	r3, s15
 80033b0:	b21b      	sxth	r3, r3
 80033b2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint16_t dc_bus_voltage_u16 = (uint16_t)(hydradata->driver_data.Dc_Bus_voltage_f32 * FLOAT_CONVERTER_1);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80033bc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80033c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033c8:	ee17 3a90 	vmov	r3, s15
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t dc_bus_current_s16 = (int16_t)(hydradata->driver_data.Dc_Bus_Current_f32 * FLOAT_CONVERTER_2);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80033d8:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 80036ac <createMQTTPackage+0x358>
 80033dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033e4:	ee17 3a90 	vmov	r3, s15
 80033e8:	b21b      	sxth	r3, r3
 80033ea:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t id_f32 = (int16_t)(hydradata->driver_data.Id_f32 * FLOAT_CONVERTER_2);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80033f4:	ed9f 7aad 	vldr	s14, [pc, #692]	; 80036ac <createMQTTPackage+0x358>
 80033f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003400:	ee17 3a90 	vmov	r3, s15
 8003404:	b21b      	sxth	r3, r3
 8003406:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t iq_f32 = (int16_t)(hydradata->driver_data.Iq_f32 * FLOAT_CONVERTER_2);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003410:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80036ac <createMQTTPackage+0x358>
 8003414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003418:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800341c:	ee17 3a90 	vmov	r3, s15
 8003420:	b21b      	sxth	r3, r3
 8003422:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t IArms_f32 = (int16_t)(hydradata->driver_data.IArms_f32 * FLOAT_CONVERTER_2);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800342c:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 80036ac <createMQTTPackage+0x358>
 8003430:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003434:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003438:	ee17 3a90 	vmov	r3, s15
 800343c:	b21b      	sxth	r3, r3
 800343e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t torque_f32 = (int16_t)(hydradata->driver_data.Torque_f32 * FLOAT_CONVERTER_2);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003448:	ed9f 7a98 	vldr	s14, [pc, #608]	; 80036ac <createMQTTPackage+0x358>
 800344c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003454:	ee17 3a90 	vmov	r3, s15
 8003458:	b21b      	sxth	r3, r3
 800345a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	AESK_INT16toUINT8_LE(&phase_a_current_s16, packBuf, index);
 800345e:	f107 034e 	add.w	r3, r7, #78	; 0x4e
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4618      	mov	r0, r3
 8003468:	f7fd fe24 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&phase_b_current_s16, packBuf, index);
 800346c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003470:	683a      	ldr	r2, [r7, #0]
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	4618      	mov	r0, r3
 8003476:	f7fd fe1d 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&dc_bus_current_s16, packBuf, index);
 800347a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800347e:	683a      	ldr	r2, [r7, #0]
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	4618      	mov	r0, r3
 8003484:	f7fd fe16 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&dc_bus_voltage_u16, packBuf, index);
 8003488:	f107 034a 	add.w	r3, r7, #74	; 0x4a
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	4618      	mov	r0, r3
 8003492:	f7fd fded 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&id_f32, packBuf, index);
 8003496:	f107 0346 	add.w	r3, r7, #70	; 0x46
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	6879      	ldr	r1, [r7, #4]
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fd fe08 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&iq_f32, packBuf, index);
 80034a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	6879      	ldr	r1, [r7, #4]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fd fe01 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&IArms_f32, packBuf, index);
 80034b2:	f107 0342 	add.w	r3, r7, #66	; 0x42
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f7fd fdfa 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&torque_f32, packBuf, index);
 80034c0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fd fdf3 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.drive_status_union.drive_status_u8), packBuf, index);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	335f      	adds	r3, #95	; 0x5f
 80034d2:	683a      	ldr	r2, [r7, #0]
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7fd fe40 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.driver_error_union.driver_error_u8), packBuf, index);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	335e      	adds	r3, #94	; 0x5e
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fd fe39 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT32toUINT8_LE(&(hydradata->driver_data.Odometer_u32), packBuf, index);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	3358      	adds	r3, #88	; 0x58
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fd fe00 	bl	80010f8 <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.Motor_Temperature_u8), packBuf, index);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	335c      	adds	r3, #92	; 0x5c
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	4618      	mov	r0, r3
 8003502:	f7fd fe2b 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.actual_velocity_u8), packBuf, index);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	335d      	adds	r3, #93	; 0x5d
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4618      	mov	r0, r3
 8003510:	f7fd fe24 	bl	800115c <AESK_UINT8toUINT8CODE>
	uint16_t bat_volt_u16 = (uint16_t)(hydradata->bms_data.Bat_Voltage_f32 * FLOAT_CONVERTER_2);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	edd3 7a00 	vldr	s15, [r3]
 800351a:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80036ac <createMQTTPackage+0x358>
 800351e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003526:	ee17 3a90 	vmov	r3, s15
 800352a:	b29b      	uxth	r3, r3
 800352c:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t  bat_cur_s16 = (int16_t)(hydradata->bms_data.Bat_Current_f32 * FLOAT_CONVERTER_2);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	edd3 7a01 	vldr	s15, [r3, #4]
 8003534:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80036ac <createMQTTPackage+0x358>
 8003538:	ee67 7a87 	vmul.f32	s15, s15, s14
 800353c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003540:	ee17 3a90 	vmov	r3, s15
 8003544:	b21b      	sxth	r3, r3
 8003546:	87bb      	strh	r3, [r7, #60]	; 0x3c
	uint16_t bat_cons_u16 = (uint16_t)(hydradata->bms_data.Bat_Cons_f32 * FLOAT_CONVERTER_1);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	edd3 7a02 	vldr	s15, [r3, #8]
 800354e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003552:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800355a:	ee17 3a90 	vmov	r3, s15
 800355e:	b29b      	uxth	r3, r3
 8003560:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t soc_u16 = (uint16_t)(hydradata->bms_data.Soc_f32 * FLOAT_CONVERTER_2);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	edd3 7a03 	vldr	s15, [r3, #12]
 8003568:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80036ac <createMQTTPackage+0x358>
 800356c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003570:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003574:	ee17 3a90 	vmov	r3, s15
 8003578:	b29b      	uxth	r3, r3
 800357a:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t worst_cell_voltage_u16 = (uint16_t)(hydradata->bms_data.Worst_Cell_Voltage_f32 * FLOAT_CONVERTER_1);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003582:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003586:	ee67 7a87 	vmul.f32	s15, s15, s14
 800358a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800358e:	ee17 3a90 	vmov	r3, s15
 8003592:	b29b      	uxth	r3, r3
 8003594:	86fb      	strh	r3, [r7, #54]	; 0x36
	AESK_UINT16toUINT8_LE(&bat_volt_u16, packBuf, index);
 8003596:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7fd fd66 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&bat_cur_s16, packBuf, index);
 80035a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fd fd81 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&bat_cons_u16, packBuf, index);
 80035b2:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	6879      	ldr	r1, [r7, #4]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7fd fd58 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&soc_u16, packBuf, index);
 80035c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	6879      	ldr	r1, [r7, #4]
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7fd fd51 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_error.bms_error_u8), packBuf, index);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	3326      	adds	r3, #38	; 0x26
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7fd fdc0 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.dc_bus_state.dc_bus_state_u8), packBuf, index);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	3327      	adds	r3, #39	; 0x27
 80035e0:	683a      	ldr	r2, [r7, #0]
 80035e2:	6879      	ldr	r1, [r7, #4]
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7fd fdb9 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&worst_cell_voltage_u16, packBuf, index);
 80035ea:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80035ee:	683a      	ldr	r2, [r7, #0]
 80035f0:	6879      	ldr	r1, [r7, #4]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fd fd3c 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Worst_Cell_Address_u8), packBuf, index);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	3314      	adds	r3, #20
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	6879      	ldr	r1, [r7, #4]
 8003600:	4618      	mov	r0, r3
 8003602:	f7fd fdab 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Temperature_u8), packBuf, index);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	3315      	adds	r3, #21
 800360a:	683a      	ldr	r2, [r7, #0]
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	4618      	mov	r0, r3
 8003610:	f7fd fda4 	bl	800115c <AESK_UINT8toUINT8CODE>
	
	uint32_t latitude_u32 = gps_data->latitude_f32 * GPS_CONVERTER;
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	edd3 7a55 	vldr	s15, [r3, #340]	; 0x154
 800361a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80036b0 <createMQTTPackage+0x35c>
 800361e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003622:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003626:	ee17 3a90 	vmov	r3, s15
 800362a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t longtitude_u32 = gps_data->longtitude_f32 * GPS_CONVERTER;
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	edd3 7a56 	vldr	s15, [r3, #344]	; 0x158
 8003632:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80036b0 <createMQTTPackage+0x35c>
 8003636:	ee67 7a87 	vmul.f32	s15, s15, s14
 800363a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800363e:	ee17 3a90 	vmov	r3, s15
 8003642:	62fb      	str	r3, [r7, #44]	; 0x2c
	AESK_UINT32toUINT8_LE(&(latitude_u32), packBuf, index);
 8003644:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	6879      	ldr	r1, [r7, #4]
 800364c:	4618      	mov	r0, r3
 800364e:	f7fd fd53 	bl	80010f8 <AESK_UINT32toUINT8_LE>
	AESK_UINT32toUINT8_LE(&(longtitude_u32), packBuf, index);
 8003652:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	6879      	ldr	r1, [r7, #4]
 800365a:	4618      	mov	r0, r3
 800365c:	f7fd fd4c 	bl	80010f8 <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(gps_data->speed_u8), packBuf, index);
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f503 73ae 	add.w	r3, r3, #348	; 0x15c
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4618      	mov	r0, r3
 800366c:	f7fd fd76 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->satellite_number_u8), packBuf, index);
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	6879      	ldr	r1, [r7, #4]
 800367a:	4618      	mov	r0, r3
 800367c:	f7fd fd6e 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->gpsEfficiency_u8), packBuf, index);
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	f203 135d 	addw	r3, r3, #349	; 0x15d
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	4618      	mov	r0, r3
 800368c:	f7fd fd66 	bl	800115c <AESK_UINT8toUINT8CODE>
	
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_1_u8), packBuf, index);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	3316      	adds	r3, #22
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	6879      	ldr	r1, [r7, #4]
 8003698:	4618      	mov	r0, r3
 800369a:	f7fd fd5f 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_2_u8), packBuf, index);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	3317      	adds	r3, #23
 80036a2:	683a      	ldr	r2, [r7, #0]
 80036a4:	6879      	ldr	r1, [r7, #4]
 80036a6:	4618      	mov	r0, r3
 80036a8:	e006      	b.n	80036b8 <createMQTTPackage+0x364>
 80036aa:	bf00      	nop
 80036ac:	42c80000 	.word	0x42c80000
 80036b0:	49742400 	.word	0x49742400
 80036b4:	42c80000 	.word	0x42c80000
 80036b8:	f7fd fd50 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_3_u8), packBuf, index);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	3318      	adds	r3, #24
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	6879      	ldr	r1, [r7, #4]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fd fd49 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_4_u8), packBuf, index);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	3319      	adds	r3, #25
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	6879      	ldr	r1, [r7, #4]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fd fd42 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_5_u8), packBuf, index);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	331a      	adds	r3, #26
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7fd fd3b 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_6_u8), packBuf, index);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	331b      	adds	r3, #27
 80036ea:	683a      	ldr	r2, [r7, #0]
 80036ec:	6879      	ldr	r1, [r7, #4]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fd fd34 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_7_u8), packBuf, index);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	331c      	adds	r3, #28
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7fd fd2d 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_8_u8), packBuf, index);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	331d      	adds	r3, #29
 8003706:	683a      	ldr	r2, [r7, #0]
 8003708:	6879      	ldr	r1, [r7, #4]
 800370a:	4618      	mov	r0, r3
 800370c:	f7fd fd26 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_9_u8), packBuf, index);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	331e      	adds	r3, #30
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	4618      	mov	r0, r3
 800371a:	f7fd fd1f 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_10_u8), packBuf, index);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	331f      	adds	r3, #31
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	4618      	mov	r0, r3
 8003728:	f7fd fd18 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_11_u8), packBuf, index);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	3320      	adds	r3, #32
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	6879      	ldr	r1, [r7, #4]
 8003734:	4618      	mov	r0, r3
 8003736:	f7fd fd11 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_12_u8), packBuf, index);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	3321      	adds	r3, #33	; 0x21
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	6879      	ldr	r1, [r7, #4]
 8003742:	4618      	mov	r0, r3
 8003744:	f7fd fd0a 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_13_u8), packBuf, index);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	3322      	adds	r3, #34	; 0x22
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	4618      	mov	r0, r3
 8003752:	f7fd fd03 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_14_u8), packBuf, index);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	3323      	adds	r3, #35	; 0x23
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	4618      	mov	r0, r3
 8003760:	f7fd fcfc 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_15_u8), packBuf, index);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	3324      	adds	r3, #36	; 0x24
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	4618      	mov	r0, r3
 800376e:	f7fd fcf5 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_16_u8), packBuf, index);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	3325      	adds	r3, #37	; 0x25
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	6879      	ldr	r1, [r7, #4]
 800377a:	4618      	mov	r0, r3
 800377c:	f7fd fcee 	bl	800115c <AESK_UINT8toUINT8CODE>
	
	uint16_t ems_bat_cons_u16 = (uint16_t)(hydradata->ems_data.bat_cons_f32 * FLOAT_CONVERTER_1);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003786:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800378a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800378e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003792:	ee17 3a90 	vmov	r3, s15
 8003796:	b29b      	uxth	r3, r3
 8003798:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t ems_fc_cons_u16 = (uint16_t)(hydradata->ems_data.fc_cons_f32 * FLOAT_CONVERTER_1);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80037a0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80037a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037ac:	ee17 3a90 	vmov	r3, s15
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	853b      	strh	r3, [r7, #40]	; 0x28
	uint16_t ems_fc_cons_lt_u16 = (uint16_t)(hydradata->ems_data.fc_cons_lt_f32 * FLOAT_CONVERTER_1);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80037ba:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80037be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037c6:	ee17 3a90 	vmov	r3, s15
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t ems_out_cons_u16 = (uint16_t)(hydradata->ems_data.out_cons_f32 * FLOAT_CONVERTER_1);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80037d4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80037d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037e0:	ee17 3a90 	vmov	r3, s15
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	84bb      	strh	r3, [r7, #36]	; 0x24
	
	AESK_UINT16toUINT8_LE(&ems_bat_cons_u16, packBuf, index);
 80037e8:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fd fc3d 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_u16, packBuf, index);
 80037f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037fa:	683a      	ldr	r2, [r7, #0]
 80037fc:	6879      	ldr	r1, [r7, #4]
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fd fc36 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_lt_u16, packBuf, index);
 8003804:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8003808:	683a      	ldr	r2, [r7, #0]
 800380a:	6879      	ldr	r1, [r7, #4]
 800380c:	4618      	mov	r0, r3
 800380e:	f7fd fc2f 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_out_cons_u16, packBuf, index);
 8003812:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	6879      	ldr	r1, [r7, #4]
 800381a:	4618      	mov	r0, r3
 800381c:	f7fd fc28 	bl	8001070 <AESK_UINT16toUINT8_LE>

	int16_t ems_bat_current_s16 = (int16_t)(hydradata->ems_data.bat_current_f32 * FLOAT_CONVERTER_1);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003826:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800382a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800382e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003832:	ee17 3a90 	vmov	r3, s15
 8003836:	b21b      	sxth	r3, r3
 8003838:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t ems_fc_current_s16 = (int16_t)(hydradata->ems_data.fc_current_f32 * FLOAT_CONVERTER_1);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003840:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003844:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003848:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800384c:	ee17 3a90 	vmov	r3, s15
 8003850:	b21b      	sxth	r3, r3
 8003852:	843b      	strh	r3, [r7, #32]
	int16_t ems_out_current_s16 =(int16_t)(hydradata->ems_data.out_current_f32 * FLOAT_CONVERTER_1);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800385a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800385e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003862:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003866:	ee17 3a90 	vmov	r3, s15
 800386a:	b21b      	sxth	r3, r3
 800386c:	83fb      	strh	r3, [r7, #30]
	
	AESK_INT16toUINT8_LE(&ems_bat_current_s16, packBuf, index);
 800386e:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	6879      	ldr	r1, [r7, #4]
 8003876:	4618      	mov	r0, r3
 8003878:	f7fd fc1c 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_current_s16, packBuf, index);
 800387c:	f107 0320 	add.w	r3, r7, #32
 8003880:	683a      	ldr	r2, [r7, #0]
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	4618      	mov	r0, r3
 8003886:	f7fd fc15 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_current_s16, packBuf, index);
 800388a:	f107 031e 	add.w	r3, r7, #30
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4618      	mov	r0, r3
 8003894:	f7fd fc0e 	bl	80010b4 <AESK_INT16toUINT8_LE>
	
	int16_t ems_bat_voltage_s16 = (int16_t)(hydradata->ems_data.bat_voltage_f32 * FLOAT_CONVERTER_1);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800389e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80038a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038aa:	ee17 3a90 	vmov	r3, s15
 80038ae:	b21b      	sxth	r3, r3
 80038b0:	83bb      	strh	r3, [r7, #28]
	int16_t ems_fc_voltage_s16 = (int16_t)(hydradata->ems_data.fc_voltage_f32 * FLOAT_CONVERTER_1);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80038b8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80038bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038c4:	ee17 3a90 	vmov	r3, s15
 80038c8:	b21b      	sxth	r3, r3
 80038ca:	837b      	strh	r3, [r7, #26]
	int16_t ems_out_voltage_s16 = (int16_t)(hydradata->ems_data.out_voltage_f32 * FLOAT_CONVERTER_1);	
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80038d2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80038d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038de:	ee17 3a90 	vmov	r3, s15
 80038e2:	b21b      	sxth	r3, r3
 80038e4:	833b      	strh	r3, [r7, #24]
	
	AESK_INT16toUINT8_LE(&ems_bat_voltage_s16, packBuf, index);
 80038e6:	f107 031c 	add.w	r3, r7, #28
 80038ea:	683a      	ldr	r2, [r7, #0]
 80038ec:	6879      	ldr	r1, [r7, #4]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7fd fbe0 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_voltage_s16, packBuf, index);
 80038f4:	f107 031a 	add.w	r3, r7, #26
 80038f8:	683a      	ldr	r2, [r7, #0]
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7fd fbd9 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_voltage_s16, packBuf, index);
 8003902:	f107 0318 	add.w	r3, r7, #24
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	6879      	ldr	r1, [r7, #4]
 800390a:	4618      	mov	r0, r3
 800390c:	f7fd fbd2 	bl	80010b4 <AESK_INT16toUINT8_LE>
	
	uint16_t bat_soc_u16 = (uint16_t)(hydradata->ems_data.bat_soc__f32 * FLOAT_CONVERTER_2);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003916:	ed1f 7a99 	vldr	s14, [pc, #-612]	; 80036b4 <createMQTTPackage+0x360>
 800391a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800391e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003922:	ee17 3a90 	vmov	r3, s15
 8003926:	b29b      	uxth	r3, r3
 8003928:	82fb      	strh	r3, [r7, #22]
	AESK_INT8toUINT8CODE(&(hydradata->ems_data.penalty_s8), packBuf, index);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	3390      	adds	r3, #144	; 0x90
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	4618      	mov	r0, r3
 8003934:	f7fd fc2c 	bl	8001190 <AESK_INT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&bat_soc_u16, packBuf, index);
 8003938:	f107 0316 	add.w	r3, r7, #22
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	4618      	mov	r0, r3
 8003942:	f7fd fb95 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.temperature_u8), packBuf, index);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	3398      	adds	r3, #152	; 0x98
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	4618      	mov	r0, r3
 8003950:	f7fd fc04 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.general_error_handler_u8), packBuf, index);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	3399      	adds	r3, #153	; 0x99
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	4618      	mov	r0, r3
 800395e:	f7fd fbfd 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->can_error.can_error_u8), packBuf, index);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	33cc      	adds	r3, #204	; 0xcc
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	6879      	ldr	r1, [r7, #4]
 800396a:	4618      	mov	r0, r3
 800396c:	f7fd fbf6 	bl	800115c <AESK_UINT8toUINT8CODE>
	gsm_data.MQTT_Counter++;
 8003970:	4b20      	ldr	r3, [pc, #128]	; (80039f4 <createMQTTPackage+0x6a0>)
 8003972:	f8d3 3240 	ldr.w	r3, [r3, #576]	; 0x240
 8003976:	3301      	adds	r3, #1
 8003978:	4a1e      	ldr	r2, [pc, #120]	; (80039f4 <createMQTTPackage+0x6a0>)
 800397a:	f8c2 3240 	str.w	r3, [r2, #576]	; 0x240
	AESK_UINT32toUINT8_LE(&gsm_data.MQTT_Counter, packBuf, index);
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	6879      	ldr	r1, [r7, #4]
 8003982:	481d      	ldr	r0, [pc, #116]	; (80039f8 <createMQTTPackage+0x6a4>)
 8003984:	f7fd fbb8 	bl	80010f8 <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_1_u8), packBuf, index);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	3328      	adds	r3, #40	; 0x28
 800398c:	683a      	ldr	r2, [r7, #0]
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	4618      	mov	r0, r3
 8003992:	f7fd fbe3 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_2_u8), packBuf, index);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	3329      	adds	r3, #41	; 0x29
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fd fbdc 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_3_u8), packBuf, index);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	332a      	adds	r3, #42	; 0x2a
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fd fbd5 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_4_u8), packBuf, index);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	332b      	adds	r3, #43	; 0x2b
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	6879      	ldr	r1, [r7, #4]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fd fbce 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_5_u8), packBuf, index);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	332c      	adds	r3, #44	; 0x2c
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	6879      	ldr	r1, [r7, #4]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7fd fbc7 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_6_u8), packBuf, index);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	332d      	adds	r3, #45	; 0x2d
 80039d2:	683a      	ldr	r2, [r7, #0]
 80039d4:	6879      	ldr	r1, [r7, #4]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fd fbc0 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_7_u8), packBuf, index);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	332e      	adds	r3, #46	; 0x2e
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	6879      	ldr	r1, [r7, #4]
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7fd fbb9 	bl	800115c <AESK_UINT8toUINT8CODE>
}
 80039ea:	bf00      	nop
 80039ec:	3750      	adds	r7, #80	; 0x50
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	20002994 	.word	0x20002994
 80039f8:	20002bd4 	.word	0x20002bd4

080039fc <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b08a      	sub	sp, #40	; 0x28
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
		AESK_CAN_ReadExtIDMessage(&aesk_can, CAN_RX_FIFO1);
 8003a04:	2101      	movs	r1, #1
 8003a06:	48a2      	ldr	r0, [pc, #648]	; (8003c90 <HAL_CAN_RxFifo0MsgPendingCallback+0x294>)
 8003a08:	f7fd fb1a 	bl	8001040 <AESK_CAN_ReadExtIDMessage>
		switch(aesk_can.rxMsg.ExtId)
 8003a0c:	4ba0      	ldr	r3, [pc, #640]	; (8003c90 <HAL_CAN_RxFifo0MsgPendingCallback+0x294>)
 8003a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a10:	4aa0      	ldr	r2, [pc, #640]	; (8003c94 <HAL_CAN_RxFifo0MsgPendingCallback+0x298>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d072      	beq.n	8003afc <HAL_CAN_RxFifo0MsgPendingCallback+0x100>
 8003a16:	4a9f      	ldr	r2, [pc, #636]	; (8003c94 <HAL_CAN_RxFifo0MsgPendingCallback+0x298>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d81b      	bhi.n	8003a54 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
 8003a1c:	4a9e      	ldr	r2, [pc, #632]	; (8003c98 <HAL_CAN_RxFifo0MsgPendingCallback+0x29c>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	f000 80d3 	beq.w	8003bca <HAL_CAN_RxFifo0MsgPendingCallback+0x1ce>
 8003a24:	4a9c      	ldr	r2, [pc, #624]	; (8003c98 <HAL_CAN_RxFifo0MsgPendingCallback+0x29c>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d807      	bhi.n	8003a3a <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
 8003a2a:	4a9c      	ldr	r2, [pc, #624]	; (8003c9c <HAL_CAN_RxFifo0MsgPendingCallback+0x2a0>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d02c      	beq.n	8003a8a <HAL_CAN_RxFifo0MsgPendingCallback+0x8e>
 8003a30:	4a9b      	ldr	r2, [pc, #620]	; (8003ca0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a4>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	f000 80a9 	beq.w	8003b8a <HAL_CAN_RxFifo0MsgPendingCallback+0x18e>
				AESK_UINT8toUINT8ENCODE(&hydradata.ems_data.general_error_handler_u8, aesk_can.receivedData, &ems_state_index);
				hydradata.ems_can_ID_4_counter++;
				break;
			}
		}
}
 8003a38:	e284      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
		switch(aesk_can.rxMsg.ExtId)
 8003a3a:	4a9a      	ldr	r2, [pc, #616]	; (8003ca4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	f000 8183 	beq.w	8003d48 <HAL_CAN_RxFifo0MsgPendingCallback+0x34c>
 8003a42:	4a98      	ldr	r2, [pc, #608]	; (8003ca4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	f0c0 80e7 	bcc.w	8003c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x21c>
 8003a4a:	4a97      	ldr	r2, [pc, #604]	; (8003ca8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2ac>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	f000 81b7 	beq.w	8003dc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c4>
}
 8003a52:	e277      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
		switch(aesk_can.rxMsg.ExtId)
 8003a54:	4a95      	ldr	r2, [pc, #596]	; (8003cac <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	f000 81e7 	beq.w	8003e2a <HAL_CAN_RxFifo0MsgPendingCallback+0x42e>
 8003a5c:	4a93      	ldr	r2, [pc, #588]	; (8003cac <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d806      	bhi.n	8003a70 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
 8003a62:	4a93      	ldr	r2, [pc, #588]	; (8003cb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b4>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d029      	beq.n	8003abc <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>
 8003a68:	4a92      	ldr	r2, [pc, #584]	; (8003cb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b8>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d066      	beq.n	8003b3c <HAL_CAN_RxFifo0MsgPendingCallback+0x140>
}
 8003a6e:	e269      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
		switch(aesk_can.rxMsg.ExtId)
 8003a70:	4a91      	ldr	r2, [pc, #580]	; (8003cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2bc>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	f000 8219 	beq.w	8003eaa <HAL_CAN_RxFifo0MsgPendingCallback+0x4ae>
 8003a78:	4a8f      	ldr	r2, [pc, #572]	; (8003cb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2bc>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	f0c0 81f5 	bcc.w	8003e6a <HAL_CAN_RxFifo0MsgPendingCallback+0x46e>
 8003a80:	4a8e      	ldr	r2, [pc, #568]	; (8003cbc <HAL_CAN_RxFifo0MsgPendingCallback+0x2c0>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	f000 8238 	beq.w	8003ef8 <HAL_CAN_RxFifo0MsgPendingCallback+0x4fc>
}
 8003a88:	e25c      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t vcu_wake_up_index = 0;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	84fb      	strh	r3, [r7, #38]	; 0x26
				AESK_UINT8toUINT8ENCODE(&hydradata.vcu_data.wake_up_union.wake_up_u8, aesk_can.receivedData, &vcu_wake_up_index);
 8003a8e:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8003a92:	461a      	mov	r2, r3
 8003a94:	498a      	ldr	r1, [pc, #552]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003a96:	488b      	ldr	r0, [pc, #556]	; (8003cc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>)
 8003a98:	f7fd fbc9 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.vcu_data.drive_command_union.drive_command_u8, aesk_can.receivedData, &vcu_wake_up_index);
 8003a9c:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	4987      	ldr	r1, [pc, #540]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003aa4:	4888      	ldr	r0, [pc, #544]	; (8003cc8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2cc>)
 8003aa6:	f7fd fbc2 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.vcu_data.set_velocity_u8, aesk_can.receivedData, &vcu_wake_up_index);
 8003aaa:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8003aae:	461a      	mov	r2, r3
 8003ab0:	4983      	ldr	r1, [pc, #524]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003ab2:	4886      	ldr	r0, [pc, #536]	; (8003ccc <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>)
 8003ab4:	f7fd fbbb 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				break;
 8003ab8:	bf00      	nop
 8003aba:	e243      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t id_iq_index = 0;
 8003abc:	2300      	movs	r3, #0
 8003abe:	84bb      	strh	r3, [r7, #36]	; 0x24
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Id_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &id_iq_index);
 8003ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ac4:	2264      	movs	r2, #100	; 0x64
 8003ac6:	497e      	ldr	r1, [pc, #504]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003ac8:	4881      	ldr	r0, [pc, #516]	; (8003cd0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d4>)
 8003aca:	f7fd fc1a 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Iq_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &id_iq_index);
 8003ace:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ad2:	2264      	movs	r2, #100	; 0x64
 8003ad4:	497a      	ldr	r1, [pc, #488]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003ad6:	487f      	ldr	r0, [pc, #508]	; (8003cd4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d8>)
 8003ad8:	f7fd fc13 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.IArms_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &id_iq_index);
 8003adc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ae0:	2264      	movs	r2, #100	; 0x64
 8003ae2:	4977      	ldr	r1, [pc, #476]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003ae4:	487c      	ldr	r0, [pc, #496]	; (8003cd8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2dc>)
 8003ae6:	f7fd fc0c 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Torque_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &id_iq_index);
 8003aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003aee:	2264      	movs	r2, #100	; 0x64
 8003af0:	4973      	ldr	r1, [pc, #460]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003af2:	487a      	ldr	r0, [pc, #488]	; (8003cdc <HAL_CAN_RxFifo0MsgPendingCallback+0x2e0>)
 8003af4:	f7fd fc05 	bl	8001302 <AESK_INT16toFLOAT_LE>
				break;
 8003af8:	bf00      	nop
 8003afa:	e223      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t driver_current_voltage_index = 0;
 8003afc:	2300      	movs	r3, #0
 8003afe:	847b      	strh	r3, [r7, #34]	; 0x22
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Phase_A_Current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &driver_current_voltage_index);
 8003b00:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8003b04:	2264      	movs	r2, #100	; 0x64
 8003b06:	496e      	ldr	r1, [pc, #440]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b08:	4875      	ldr	r0, [pc, #468]	; (8003ce0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e4>)
 8003b0a:	f7fd fbfa 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Phase_B_Current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &driver_current_voltage_index);
 8003b0e:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8003b12:	2264      	movs	r2, #100	; 0x64
 8003b14:	496a      	ldr	r1, [pc, #424]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b16:	4873      	ldr	r0, [pc, #460]	; (8003ce4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e8>)
 8003b18:	f7fd fbf3 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Dc_Bus_Current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &driver_current_voltage_index);
 8003b1c:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8003b20:	2264      	movs	r2, #100	; 0x64
 8003b22:	4967      	ldr	r1, [pc, #412]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b24:	4870      	ldr	r0, [pc, #448]	; (8003ce8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>)
 8003b26:	f7fd fbec 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Dc_Bus_voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &driver_current_voltage_index);
 8003b2a:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8003b2e:	2264      	movs	r2, #100	; 0x64
 8003b30:	4963      	ldr	r1, [pc, #396]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b32:	486e      	ldr	r0, [pc, #440]	; (8003cec <HAL_CAN_RxFifo0MsgPendingCallback+0x2f0>)
 8003b34:	f7fd fbe5 	bl	8001302 <AESK_INT16toFLOAT_LE>
				break;
 8003b38:	bf00      	nop
 8003b3a:	e203      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t driver_state_area_index = 0;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	843b      	strh	r3, [r7, #32]
				AESK_UINT8toUINT8ENCODE((uint8_t *)&hydradata.driver_data.drive_status_union.drive_status_u8,aesk_can.receivedData, &driver_state_area_index);
 8003b40:	f107 0320 	add.w	r3, r7, #32
 8003b44:	461a      	mov	r2, r3
 8003b46:	495e      	ldr	r1, [pc, #376]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b48:	4869      	ldr	r0, [pc, #420]	; (8003cf0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f4>)
 8003b4a:	f7fd fb70 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE((uint8_t *)&hydradata.driver_data.driver_error_union.driver_error_u8, aesk_can.receivedData, &driver_state_area_index);
 8003b4e:	f107 0320 	add.w	r3, r7, #32
 8003b52:	461a      	mov	r2, r3
 8003b54:	495a      	ldr	r1, [pc, #360]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b56:	4867      	ldr	r0, [pc, #412]	; (8003cf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2f8>)
 8003b58:	f7fd fb69 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT32_LE(&hydradata.driver_data.Odometer_u32, aesk_can.receivedData, &driver_state_area_index);
 8003b5c:	f107 0320 	add.w	r3, r7, #32
 8003b60:	461a      	mov	r2, r3
 8003b62:	4957      	ldr	r1, [pc, #348]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b64:	4864      	ldr	r0, [pc, #400]	; (8003cf8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2fc>)
 8003b66:	f7fd fb2d 	bl	80011c4 <AESK_UINT8toUINT32_LE>
				AESK_UINT8toUINT8ENCODE(&hydradata.driver_data.Motor_Temperature_u8, aesk_can.receivedData, &driver_state_area_index);
 8003b6a:	f107 0320 	add.w	r3, r7, #32
 8003b6e:	461a      	mov	r2, r3
 8003b70:	4953      	ldr	r1, [pc, #332]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b72:	4862      	ldr	r0, [pc, #392]	; (8003cfc <HAL_CAN_RxFifo0MsgPendingCallback+0x300>)
 8003b74:	f7fd fb5b 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.driver_data.actual_velocity_u8, aesk_can.receivedData, &driver_state_area_index);
 8003b78:	f107 0320 	add.w	r3, r7, #32
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	4950      	ldr	r1, [pc, #320]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b80:	485f      	ldr	r0, [pc, #380]	; (8003d00 <HAL_CAN_RxFifo0MsgPendingCallback+0x304>)
 8003b82:	f7fd fb54 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				break;
 8003b86:	bf00      	nop
 8003b88:	e1dc      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t bms_measurement_index = 0;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	83fb      	strh	r3, [r7, #30]
				AESK_UINT16toFLOAT_LE(&hydradata.bms_data.Bat_Voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &bms_measurement_index);
 8003b8e:	f107 031e 	add.w	r3, r7, #30
 8003b92:	2264      	movs	r2, #100	; 0x64
 8003b94:	494a      	ldr	r1, [pc, #296]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003b96:	485b      	ldr	r0, [pc, #364]	; (8003d04 <HAL_CAN_RxFifo0MsgPendingCallback+0x308>)
 8003b98:	f7fd fb7d 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.bms_data.Bat_Current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &bms_measurement_index);
 8003b9c:	f107 031e 	add.w	r3, r7, #30
 8003ba0:	2264      	movs	r2, #100	; 0x64
 8003ba2:	4947      	ldr	r1, [pc, #284]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003ba4:	4858      	ldr	r0, [pc, #352]	; (8003d08 <HAL_CAN_RxFifo0MsgPendingCallback+0x30c>)
 8003ba6:	f7fd fbac 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.bms_data.Bat_Cons_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &bms_measurement_index);
 8003baa:	f107 031e 	add.w	r3, r7, #30
 8003bae:	2264      	movs	r2, #100	; 0x64
 8003bb0:	4943      	ldr	r1, [pc, #268]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003bb2:	4856      	ldr	r0, [pc, #344]	; (8003d0c <HAL_CAN_RxFifo0MsgPendingCallback+0x310>)
 8003bb4:	f7fd fb6f 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.bms_data.Soc_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &bms_measurement_index);
 8003bb8:	f107 031e 	add.w	r3, r7, #30
 8003bbc:	2264      	movs	r2, #100	; 0x64
 8003bbe:	4940      	ldr	r1, [pc, #256]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003bc0:	4853      	ldr	r0, [pc, #332]	; (8003d10 <HAL_CAN_RxFifo0MsgPendingCallback+0x314>)
 8003bc2:	f7fd fb68 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				break;
 8003bc6:	bf00      	nop
 8003bc8:	e1bc      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t bms_state_data_index = 0;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	83bb      	strh	r3, [r7, #28]
					AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_error.bms_error_u8, aesk_can.receivedData, &bms_state_data_index);
 8003bce:	f107 031c 	add.w	r3, r7, #28
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	493a      	ldr	r1, [pc, #232]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003bd6:	484f      	ldr	r0, [pc, #316]	; (8003d14 <HAL_CAN_RxFifo0MsgPendingCallback+0x318>)
 8003bd8:	f7fd fb29 	bl	800122e <AESK_UINT8toUINT8ENCODE>
					AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.dc_bus_state.dc_bus_state_u8, aesk_can.receivedData, &bms_state_data_index);
 8003bdc:	f107 031c 	add.w	r3, r7, #28
 8003be0:	461a      	mov	r2, r3
 8003be2:	4937      	ldr	r1, [pc, #220]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003be4:	484c      	ldr	r0, [pc, #304]	; (8003d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x31c>)
 8003be6:	f7fd fb22 	bl	800122e <AESK_UINT8toUINT8ENCODE>
					AESK_UINT16toFLOAT_LE(&hydradata.bms_data.Worst_Cell_Voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &bms_state_data_index);
 8003bea:	f107 031c 	add.w	r3, r7, #28
 8003bee:	220a      	movs	r2, #10
 8003bf0:	4933      	ldr	r1, [pc, #204]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003bf2:	484a      	ldr	r0, [pc, #296]	; (8003d1c <HAL_CAN_RxFifo0MsgPendingCallback+0x320>)
 8003bf4:	f7fd fb4f 	bl	8001296 <AESK_UINT16toFLOAT_LE>
					AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.Worst_Cell_Address_u8, aesk_can.receivedData, &bms_state_data_index);
 8003bf8:	f107 031c 	add.w	r3, r7, #28
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	4930      	ldr	r1, [pc, #192]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c00:	4847      	ldr	r0, [pc, #284]	; (8003d20 <HAL_CAN_RxFifo0MsgPendingCallback+0x324>)
 8003c02:	f7fd fb14 	bl	800122e <AESK_UINT8toUINT8ENCODE>
					AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.Temperature_u8, aesk_can.receivedData, &bms_state_data_index);
 8003c06:	f107 031c 	add.w	r3, r7, #28
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	492c      	ldr	r1, [pc, #176]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c0e:	4845      	ldr	r0, [pc, #276]	; (8003d24 <HAL_CAN_RxFifo0MsgPendingCallback+0x328>)
 8003c10:	f7fd fb0d 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				break;
 8003c14:	bf00      	nop
 8003c16:	e195      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t bms_cells_1_index = 0;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	837b      	strh	r3, [r7, #26]
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_1_u8, aesk_can.receivedData, &bms_cells_1_index);
 8003c1c:	f107 031a 	add.w	r3, r7, #26
 8003c20:	461a      	mov	r2, r3
 8003c22:	4927      	ldr	r1, [pc, #156]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c24:	4840      	ldr	r0, [pc, #256]	; (8003d28 <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 8003c26:	f7fd fb02 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_2_u8, aesk_can.receivedData, &bms_cells_1_index);
 8003c2a:	f107 031a 	add.w	r3, r7, #26
 8003c2e:	461a      	mov	r2, r3
 8003c30:	4923      	ldr	r1, [pc, #140]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c32:	483e      	ldr	r0, [pc, #248]	; (8003d2c <HAL_CAN_RxFifo0MsgPendingCallback+0x330>)
 8003c34:	f7fd fafb 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_3_u8, aesk_can.receivedData, &bms_cells_1_index);
 8003c38:	f107 031a 	add.w	r3, r7, #26
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4920      	ldr	r1, [pc, #128]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c40:	483b      	ldr	r0, [pc, #236]	; (8003d30 <HAL_CAN_RxFifo0MsgPendingCallback+0x334>)
 8003c42:	f7fd faf4 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_4_u8, aesk_can.receivedData, &bms_cells_1_index);
 8003c46:	f107 031a 	add.w	r3, r7, #26
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	491c      	ldr	r1, [pc, #112]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c4e:	4839      	ldr	r0, [pc, #228]	; (8003d34 <HAL_CAN_RxFifo0MsgPendingCallback+0x338>)
 8003c50:	f7fd faed 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_5_u8, aesk_can.receivedData, &bms_cells_1_index);
 8003c54:	f107 031a 	add.w	r3, r7, #26
 8003c58:	461a      	mov	r2, r3
 8003c5a:	4919      	ldr	r1, [pc, #100]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c5c:	4836      	ldr	r0, [pc, #216]	; (8003d38 <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>)
 8003c5e:	f7fd fae6 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_6_u8, aesk_can.receivedData, &bms_cells_1_index);
 8003c62:	f107 031a 	add.w	r3, r7, #26
 8003c66:	461a      	mov	r2, r3
 8003c68:	4915      	ldr	r1, [pc, #84]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c6a:	4834      	ldr	r0, [pc, #208]	; (8003d3c <HAL_CAN_RxFifo0MsgPendingCallback+0x340>)
 8003c6c:	f7fd fadf 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_7_u8, aesk_can.receivedData, &bms_cells_1_index);
 8003c70:	f107 031a 	add.w	r3, r7, #26
 8003c74:	461a      	mov	r2, r3
 8003c76:	4912      	ldr	r1, [pc, #72]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c78:	4831      	ldr	r0, [pc, #196]	; (8003d40 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 8003c7a:	f7fd fad8 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_8_u8, aesk_can.receivedData, &bms_cells_1_index);
 8003c7e:	f107 031a 	add.w	r3, r7, #26
 8003c82:	461a      	mov	r2, r3
 8003c84:	490e      	ldr	r1, [pc, #56]	; (8003cc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c4>)
 8003c86:	482f      	ldr	r0, [pc, #188]	; (8003d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x348>)
 8003c88:	f7fd fad1 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				break;
 8003c8c:	bf00      	nop
 8003c8e:	e159      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
 8003c90:	20002904 	.word	0x20002904
 8003c94:	1555ddd0 	.word	0x1555ddd0
 8003c98:	1555bbb1 	.word	0x1555bbb1
 8003c9c:	15550000 	.word	0x15550000
 8003ca0:	1555bbb0 	.word	0x1555bbb0
 8003ca4:	1555bbb3 	.word	0x1555bbb3
 8003ca8:	1555bbb4 	.word	0x1555bbb4
 8003cac:	1555eee0 	.word	0x1555eee0
 8003cb0:	1555ddd1 	.word	0x1555ddd1
 8003cb4:	1555ddd2 	.word	0x1555ddd2
 8003cb8:	1555eee2 	.word	0x1555eee2
 8003cbc:	1555eee3 	.word	0x1555eee3
 8003cc0:	2000298c 	.word	0x2000298c
 8003cc4:	20003074 	.word	0x20003074
 8003cc8:	20003075 	.word	0x20003075
 8003ccc:	20003076 	.word	0x20003076
 8003cd0:	20003088 	.word	0x20003088
 8003cd4:	2000308c 	.word	0x2000308c
 8003cd8:	20003090 	.word	0x20003090
 8003cdc:	20003094 	.word	0x20003094
 8003ce0:	20003078 	.word	0x20003078
 8003ce4:	2000307c 	.word	0x2000307c
 8003ce8:	20003080 	.word	0x20003080
 8003cec:	20003084 	.word	0x20003084
 8003cf0:	2000309f 	.word	0x2000309f
 8003cf4:	2000309e 	.word	0x2000309e
 8003cf8:	20003098 	.word	0x20003098
 8003cfc:	2000309c 	.word	0x2000309c
 8003d00:	2000309d 	.word	0x2000309d
 8003d04:	20003040 	.word	0x20003040
 8003d08:	20003044 	.word	0x20003044
 8003d0c:	20003048 	.word	0x20003048
 8003d10:	2000304c 	.word	0x2000304c
 8003d14:	20003066 	.word	0x20003066
 8003d18:	20003067 	.word	0x20003067
 8003d1c:	20003050 	.word	0x20003050
 8003d20:	20003054 	.word	0x20003054
 8003d24:	20003055 	.word	0x20003055
 8003d28:	20003056 	.word	0x20003056
 8003d2c:	20003057 	.word	0x20003057
 8003d30:	20003058 	.word	0x20003058
 8003d34:	20003059 	.word	0x20003059
 8003d38:	2000305a 	.word	0x2000305a
 8003d3c:	2000305b 	.word	0x2000305b
 8003d40:	2000305c 	.word	0x2000305c
 8003d44:	2000305d 	.word	0x2000305d
				uint16_t bms_cells_2_index = 0;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	833b      	strh	r3, [r7, #24]
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_9_u8,  aesk_can.receivedData, &bms_cells_2_index);
 8003d4c:	f107 0318 	add.w	r3, r7, #24
 8003d50:	461a      	mov	r2, r3
 8003d52:	497e      	ldr	r1, [pc, #504]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003d54:	487e      	ldr	r0, [pc, #504]	; (8003f50 <HAL_CAN_RxFifo0MsgPendingCallback+0x554>)
 8003d56:	f7fd fa6a 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_10_u8, aesk_can.receivedData, &bms_cells_2_index);
 8003d5a:	f107 0318 	add.w	r3, r7, #24
 8003d5e:	461a      	mov	r2, r3
 8003d60:	497a      	ldr	r1, [pc, #488]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003d62:	487c      	ldr	r0, [pc, #496]	; (8003f54 <HAL_CAN_RxFifo0MsgPendingCallback+0x558>)
 8003d64:	f7fd fa63 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_11_u8, aesk_can.receivedData, &bms_cells_2_index);
 8003d68:	f107 0318 	add.w	r3, r7, #24
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	4977      	ldr	r1, [pc, #476]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003d70:	4879      	ldr	r0, [pc, #484]	; (8003f58 <HAL_CAN_RxFifo0MsgPendingCallback+0x55c>)
 8003d72:	f7fd fa5c 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_12_u8, aesk_can.receivedData, &bms_cells_2_index);
 8003d76:	f107 0318 	add.w	r3, r7, #24
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	4973      	ldr	r1, [pc, #460]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003d7e:	4877      	ldr	r0, [pc, #476]	; (8003f5c <HAL_CAN_RxFifo0MsgPendingCallback+0x560>)
 8003d80:	f7fd fa55 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_13_u8, aesk_can.receivedData, &bms_cells_2_index);
 8003d84:	f107 0318 	add.w	r3, r7, #24
 8003d88:	461a      	mov	r2, r3
 8003d8a:	4970      	ldr	r1, [pc, #448]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003d8c:	4874      	ldr	r0, [pc, #464]	; (8003f60 <HAL_CAN_RxFifo0MsgPendingCallback+0x564>)
 8003d8e:	f7fd fa4e 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_14_u8, aesk_can.receivedData, &bms_cells_2_index);
 8003d92:	f107 0318 	add.w	r3, r7, #24
 8003d96:	461a      	mov	r2, r3
 8003d98:	496c      	ldr	r1, [pc, #432]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003d9a:	4872      	ldr	r0, [pc, #456]	; (8003f64 <HAL_CAN_RxFifo0MsgPendingCallback+0x568>)
 8003d9c:	f7fd fa47 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_15_u8, aesk_can.receivedData, &bms_cells_2_index);
 8003da0:	f107 0318 	add.w	r3, r7, #24
 8003da4:	461a      	mov	r2, r3
 8003da6:	4969      	ldr	r1, [pc, #420]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003da8:	486f      	ldr	r0, [pc, #444]	; (8003f68 <HAL_CAN_RxFifo0MsgPendingCallback+0x56c>)
 8003daa:	f7fd fa40 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_16_u8, aesk_can.receivedData, &bms_cells_2_index);
 8003dae:	f107 0318 	add.w	r3, r7, #24
 8003db2:	461a      	mov	r2, r3
 8003db4:	4965      	ldr	r1, [pc, #404]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003db6:	486d      	ldr	r0, [pc, #436]	; (8003f6c <HAL_CAN_RxFifo0MsgPendingCallback+0x570>)
 8003db8:	f7fd fa39 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				break;
 8003dbc:	bf00      	nop
 8003dbe:	e0c1      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t bms_temps_index = 0;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	82fb      	strh	r3, [r7, #22]
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_1_u8,  aesk_can.receivedData, &bms_temps_index);
 8003dc4:	f107 0316 	add.w	r3, r7, #22
 8003dc8:	461a      	mov	r2, r3
 8003dca:	4960      	ldr	r1, [pc, #384]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003dcc:	4868      	ldr	r0, [pc, #416]	; (8003f70 <HAL_CAN_RxFifo0MsgPendingCallback+0x574>)
 8003dce:	f7fd fa2e 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_2_u8, aesk_can.receivedData, &bms_temps_index);
 8003dd2:	f107 0316 	add.w	r3, r7, #22
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	495c      	ldr	r1, [pc, #368]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003dda:	4866      	ldr	r0, [pc, #408]	; (8003f74 <HAL_CAN_RxFifo0MsgPendingCallback+0x578>)
 8003ddc:	f7fd fa27 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_3_u8, aesk_can.receivedData, &bms_temps_index);
 8003de0:	f107 0316 	add.w	r3, r7, #22
 8003de4:	461a      	mov	r2, r3
 8003de6:	4959      	ldr	r1, [pc, #356]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003de8:	4863      	ldr	r0, [pc, #396]	; (8003f78 <HAL_CAN_RxFifo0MsgPendingCallback+0x57c>)
 8003dea:	f7fd fa20 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_4_u8, aesk_can.receivedData, &bms_temps_index);
 8003dee:	f107 0316 	add.w	r3, r7, #22
 8003df2:	461a      	mov	r2, r3
 8003df4:	4955      	ldr	r1, [pc, #340]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003df6:	4861      	ldr	r0, [pc, #388]	; (8003f7c <HAL_CAN_RxFifo0MsgPendingCallback+0x580>)
 8003df8:	f7fd fa19 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_5_u8, aesk_can.receivedData, &bms_temps_index);
 8003dfc:	f107 0316 	add.w	r3, r7, #22
 8003e00:	461a      	mov	r2, r3
 8003e02:	4952      	ldr	r1, [pc, #328]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e04:	485e      	ldr	r0, [pc, #376]	; (8003f80 <HAL_CAN_RxFifo0MsgPendingCallback+0x584>)
 8003e06:	f7fd fa12 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_6_u8, aesk_can.receivedData, &bms_temps_index);
 8003e0a:	f107 0316 	add.w	r3, r7, #22
 8003e0e:	461a      	mov	r2, r3
 8003e10:	494e      	ldr	r1, [pc, #312]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e12:	485c      	ldr	r0, [pc, #368]	; (8003f84 <HAL_CAN_RxFifo0MsgPendingCallback+0x588>)
 8003e14:	f7fd fa0b 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_7_u8, aesk_can.receivedData, &bms_temps_index);				
 8003e18:	f107 0316 	add.w	r3, r7, #22
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	494b      	ldr	r1, [pc, #300]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e20:	4859      	ldr	r0, [pc, #356]	; (8003f88 <HAL_CAN_RxFifo0MsgPendingCallback+0x58c>)
 8003e22:	f7fd fa04 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				break;
 8003e26:	bf00      	nop
 8003e28:	e08c      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t ems_current_index = 0;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	82bb      	strh	r3, [r7, #20]
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.bat_current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_current_index);
 8003e2e:	f107 0314 	add.w	r3, r7, #20
 8003e32:	2264      	movs	r2, #100	; 0x64
 8003e34:	4945      	ldr	r1, [pc, #276]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e36:	4855      	ldr	r0, [pc, #340]	; (8003f8c <HAL_CAN_RxFifo0MsgPendingCallback+0x590>)
 8003e38:	f7fd fa63 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.fc_current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_current_index);
 8003e3c:	f107 0314 	add.w	r3, r7, #20
 8003e40:	2264      	movs	r2, #100	; 0x64
 8003e42:	4942      	ldr	r1, [pc, #264]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e44:	4852      	ldr	r0, [pc, #328]	; (8003f90 <HAL_CAN_RxFifo0MsgPendingCallback+0x594>)
 8003e46:	f7fd fa5c 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.out_current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_current_index);
 8003e4a:	f107 0314 	add.w	r3, r7, #20
 8003e4e:	2264      	movs	r2, #100	; 0x64
 8003e50:	493e      	ldr	r1, [pc, #248]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e52:	4850      	ldr	r0, [pc, #320]	; (8003f94 <HAL_CAN_RxFifo0MsgPendingCallback+0x598>)
 8003e54:	f7fd fa55 	bl	8001302 <AESK_INT16toFLOAT_LE>
				hydradata.ems_can_ID_1_counter++;
 8003e58:	4b4f      	ldr	r3, [pc, #316]	; (8003f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x59c>)
 8003e5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003e5e:	3301      	adds	r3, #1
 8003e60:	4a4d      	ldr	r2, [pc, #308]	; (8003f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x59c>)
 8003e62:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
				break;
 8003e66:	bf00      	nop
 8003e68:	e06c      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t ems_voltage_index = 0;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	827b      	strh	r3, [r7, #18]
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.bat_voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_voltage_index);
 8003e6e:	f107 0312 	add.w	r3, r7, #18
 8003e72:	2264      	movs	r2, #100	; 0x64
 8003e74:	4935      	ldr	r1, [pc, #212]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e76:	4849      	ldr	r0, [pc, #292]	; (8003f9c <HAL_CAN_RxFifo0MsgPendingCallback+0x5a0>)
 8003e78:	f7fd fa43 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.fc_voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_voltage_index);
 8003e7c:	f107 0312 	add.w	r3, r7, #18
 8003e80:	2264      	movs	r2, #100	; 0x64
 8003e82:	4932      	ldr	r1, [pc, #200]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e84:	4846      	ldr	r0, [pc, #280]	; (8003fa0 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a4>)
 8003e86:	f7fd fa3c 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.out_voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_voltage_index);
 8003e8a:	f107 0312 	add.w	r3, r7, #18
 8003e8e:	2264      	movs	r2, #100	; 0x64
 8003e90:	492e      	ldr	r1, [pc, #184]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003e92:	4844      	ldr	r0, [pc, #272]	; (8003fa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a8>)
 8003e94:	f7fd fa35 	bl	8001302 <AESK_INT16toFLOAT_LE>
				hydradata.ems_can_ID_2_counter++;
 8003e98:	4b3f      	ldr	r3, [pc, #252]	; (8003f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x59c>)
 8003e9a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	4a3d      	ldr	r2, [pc, #244]	; (8003f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x59c>)
 8003ea2:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
				break;
 8003ea6:	bf00      	nop
 8003ea8:	e04c      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t ems_consumption_index = 0;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	823b      	strh	r3, [r7, #16]
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.bat_cons_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &ems_consumption_index);
 8003eae:	f107 0310 	add.w	r3, r7, #16
 8003eb2:	220a      	movs	r2, #10
 8003eb4:	4925      	ldr	r1, [pc, #148]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003eb6:	483c      	ldr	r0, [pc, #240]	; (8003fa8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5ac>)
 8003eb8:	f7fd f9ed 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.fc_cons_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &ems_consumption_index);
 8003ebc:	f107 0310 	add.w	r3, r7, #16
 8003ec0:	220a      	movs	r2, #10
 8003ec2:	4922      	ldr	r1, [pc, #136]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003ec4:	4839      	ldr	r0, [pc, #228]	; (8003fac <HAL_CAN_RxFifo0MsgPendingCallback+0x5b0>)
 8003ec6:	f7fd f9e6 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.fc_cons_lt_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &ems_consumption_index);
 8003eca:	f107 0310 	add.w	r3, r7, #16
 8003ece:	220a      	movs	r2, #10
 8003ed0:	491e      	ldr	r1, [pc, #120]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003ed2:	4837      	ldr	r0, [pc, #220]	; (8003fb0 <HAL_CAN_RxFifo0MsgPendingCallback+0x5b4>)
 8003ed4:	f7fd f9df 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.out_cons_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &ems_consumption_index);	
 8003ed8:	f107 0310 	add.w	r3, r7, #16
 8003edc:	220a      	movs	r2, #10
 8003ede:	491b      	ldr	r1, [pc, #108]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003ee0:	4834      	ldr	r0, [pc, #208]	; (8003fb4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5b8>)
 8003ee2:	f7fd f9d8 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				hydradata.ems_can_ID_3_counter++;
 8003ee6:	4b2c      	ldr	r3, [pc, #176]	; (8003f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x59c>)
 8003ee8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003eec:	3301      	adds	r3, #1
 8003eee:	4a2a      	ldr	r2, [pc, #168]	; (8003f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x59c>)
 8003ef0:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
				break;
 8003ef4:	bf00      	nop
 8003ef6:	e025      	b.n	8003f44 <HAL_CAN_RxFifo0MsgPendingCallback+0x548>
				uint16_t ems_state_index = 0;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	81fb      	strh	r3, [r7, #14]
				AESK_UINT8toINT8ENCODE(&hydradata.ems_data.penalty_s8, aesk_can.receivedData, &ems_state_index);
 8003efc:	f107 030e 	add.w	r3, r7, #14
 8003f00:	461a      	mov	r2, r3
 8003f02:	4912      	ldr	r1, [pc, #72]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003f04:	482c      	ldr	r0, [pc, #176]	; (8003fb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5bc>)
 8003f06:	f7fd f9ac 	bl	8001262 <AESK_UINT8toINT8ENCODE>
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.bat_soc__f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_state_index);
 8003f0a:	f107 030e 	add.w	r3, r7, #14
 8003f0e:	2264      	movs	r2, #100	; 0x64
 8003f10:	490e      	ldr	r1, [pc, #56]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003f12:	482a      	ldr	r0, [pc, #168]	; (8003fbc <HAL_CAN_RxFifo0MsgPendingCallback+0x5c0>)
 8003f14:	f7fd f9bf 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT8toUINT8ENCODE(&hydradata.ems_data.temperature_u8, aesk_can.receivedData, &ems_state_index);
 8003f18:	f107 030e 	add.w	r3, r7, #14
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	490b      	ldr	r1, [pc, #44]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003f20:	4827      	ldr	r0, [pc, #156]	; (8003fc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c4>)
 8003f22:	f7fd f984 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.ems_data.general_error_handler_u8, aesk_can.receivedData, &ems_state_index);
 8003f26:	f107 030e 	add.w	r3, r7, #14
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	4907      	ldr	r1, [pc, #28]	; (8003f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x550>)
 8003f2e:	4825      	ldr	r0, [pc, #148]	; (8003fc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c8>)
 8003f30:	f7fd f97d 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				hydradata.ems_can_ID_4_counter++;
 8003f34:	4b18      	ldr	r3, [pc, #96]	; (8003f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x59c>)
 8003f36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	4a16      	ldr	r2, [pc, #88]	; (8003f98 <HAL_CAN_RxFifo0MsgPendingCallback+0x59c>)
 8003f3e:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
				break;
 8003f42:	bf00      	nop
}
 8003f44:	bf00      	nop
 8003f46:	3728      	adds	r7, #40	; 0x28
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	2000298c 	.word	0x2000298c
 8003f50:	2000305e 	.word	0x2000305e
 8003f54:	2000305f 	.word	0x2000305f
 8003f58:	20003060 	.word	0x20003060
 8003f5c:	20003061 	.word	0x20003061
 8003f60:	20003062 	.word	0x20003062
 8003f64:	20003063 	.word	0x20003063
 8003f68:	20003064 	.word	0x20003064
 8003f6c:	20003065 	.word	0x20003065
 8003f70:	20003068 	.word	0x20003068
 8003f74:	20003069 	.word	0x20003069
 8003f78:	2000306a 	.word	0x2000306a
 8003f7c:	2000306b 	.word	0x2000306b
 8003f80:	2000306c 	.word	0x2000306c
 8003f84:	2000306d 	.word	0x2000306d
 8003f88:	2000306e 	.word	0x2000306e
 8003f8c:	200030a0 	.word	0x200030a0
 8003f90:	200030a4 	.word	0x200030a4
 8003f94:	200030a8 	.word	0x200030a8
 8003f98:	20003040 	.word	0x20003040
 8003f9c:	200030ac 	.word	0x200030ac
 8003fa0:	200030b0 	.word	0x200030b0
 8003fa4:	200030b4 	.word	0x200030b4
 8003fa8:	200030b8 	.word	0x200030b8
 8003fac:	200030bc 	.word	0x200030bc
 8003fb0:	200030c0 	.word	0x200030c0
 8003fb4:	200030c4 	.word	0x200030c4
 8003fb8:	200030d0 	.word	0x200030d0
 8003fbc:	200030d4 	.word	0x200030d4
 8003fc0:	200030d8 	.word	0x200030d8
 8003fc4:	200030d9 	.word	0x200030d9

08003fc8 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b08a      	sub	sp, #40	; 0x28
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
		AESK_CAN_ReadExtIDMessage(&aesk_can, CAN_RX_FIFO1);
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	48bb      	ldr	r0, [pc, #748]	; (80042c0 <HAL_CAN_RxFifo1MsgPendingCallback+0x2f8>)
 8003fd4:	f7fd f834 	bl	8001040 <AESK_CAN_ReadExtIDMessage>
		switch(aesk_can.rxMsg.ExtId)
 8003fd8:	4bb9      	ldr	r3, [pc, #740]	; (80042c0 <HAL_CAN_RxFifo1MsgPendingCallback+0x2f8>)
 8003fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fdc:	4ab9      	ldr	r2, [pc, #740]	; (80042c4 <HAL_CAN_RxFifo1MsgPendingCallback+0x2fc>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	f000 8081 	beq.w	80040e6 <HAL_CAN_RxFifo1MsgPendingCallback+0x11e>
 8003fe4:	4ab7      	ldr	r2, [pc, #732]	; (80042c4 <HAL_CAN_RxFifo1MsgPendingCallback+0x2fc>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d81b      	bhi.n	8004022 <HAL_CAN_RxFifo1MsgPendingCallback+0x5a>
 8003fea:	4ab7      	ldr	r2, [pc, #732]	; (80042c8 <HAL_CAN_RxFifo1MsgPendingCallback+0x300>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	f000 80f6 	beq.w	80041de <HAL_CAN_RxFifo1MsgPendingCallback+0x216>
 8003ff2:	4ab5      	ldr	r2, [pc, #724]	; (80042c8 <HAL_CAN_RxFifo1MsgPendingCallback+0x300>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d807      	bhi.n	8004008 <HAL_CAN_RxFifo1MsgPendingCallback+0x40>
 8003ff8:	4ab4      	ldr	r2, [pc, #720]	; (80042cc <HAL_CAN_RxFifo1MsgPendingCallback+0x304>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d02c      	beq.n	8004058 <HAL_CAN_RxFifo1MsgPendingCallback+0x90>
 8003ffe:	4ab4      	ldr	r2, [pc, #720]	; (80042d0 <HAL_CAN_RxFifo1MsgPendingCallback+0x308>)
 8004000:	4293      	cmp	r3, r2
 8004002:	f000 80c5 	beq.w	8004190 <HAL_CAN_RxFifo1MsgPendingCallback+0x1c8>
				AESK_UINT8toUINT8ENCODE(&hydradata.ems_data.general_error_handler_u8, aesk_can.receivedData, &ems_state_index);
				hydradata.ems_can_ID_4_counter++;
				break;
			}
		}
}
 8004006:	e2ca      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
		switch(aesk_can.rxMsg.ExtId)
 8004008:	4ab2      	ldr	r2, [pc, #712]	; (80042d4 <HAL_CAN_RxFifo1MsgPendingCallback+0x30c>)
 800400a:	4293      	cmp	r3, r2
 800400c:	f000 81b4 	beq.w	8004378 <HAL_CAN_RxFifo1MsgPendingCallback+0x3b0>
 8004010:	4ab0      	ldr	r2, [pc, #704]	; (80042d4 <HAL_CAN_RxFifo1MsgPendingCallback+0x30c>)
 8004012:	4293      	cmp	r3, r2
 8004014:	f0c0 8111 	bcc.w	800423a <HAL_CAN_RxFifo1MsgPendingCallback+0x272>
 8004018:	4aaf      	ldr	r2, [pc, #700]	; (80042d8 <HAL_CAN_RxFifo1MsgPendingCallback+0x310>)
 800401a:	4293      	cmp	r3, r2
 800401c:	f000 81ef 	beq.w	80043fe <HAL_CAN_RxFifo1MsgPendingCallback+0x436>
}
 8004020:	e2bd      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
		switch(aesk_can.rxMsg.ExtId)
 8004022:	4aae      	ldr	r2, [pc, #696]	; (80042dc <HAL_CAN_RxFifo1MsgPendingCallback+0x314>)
 8004024:	4293      	cmp	r3, r2
 8004026:	f000 821f 	beq.w	8004468 <HAL_CAN_RxFifo1MsgPendingCallback+0x4a0>
 800402a:	4aac      	ldr	r2, [pc, #688]	; (80042dc <HAL_CAN_RxFifo1MsgPendingCallback+0x314>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d806      	bhi.n	800403e <HAL_CAN_RxFifo1MsgPendingCallback+0x76>
 8004030:	4aab      	ldr	r2, [pc, #684]	; (80042e0 <HAL_CAN_RxFifo1MsgPendingCallback+0x318>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d030      	beq.n	8004098 <HAL_CAN_RxFifo1MsgPendingCallback+0xd0>
 8004036:	4aab      	ldr	r2, [pc, #684]	; (80042e4 <HAL_CAN_RxFifo1MsgPendingCallback+0x31c>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d07b      	beq.n	8004134 <HAL_CAN_RxFifo1MsgPendingCallback+0x16c>
}
 800403c:	e2af      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
		switch(aesk_can.rxMsg.ExtId)
 800403e:	4aaa      	ldr	r2, [pc, #680]	; (80042e8 <HAL_CAN_RxFifo1MsgPendingCallback+0x320>)
 8004040:	4293      	cmp	r3, r2
 8004042:	f000 825f 	beq.w	8004504 <HAL_CAN_RxFifo1MsgPendingCallback+0x53c>
 8004046:	4aa8      	ldr	r2, [pc, #672]	; (80042e8 <HAL_CAN_RxFifo1MsgPendingCallback+0x320>)
 8004048:	4293      	cmp	r3, r2
 800404a:	f0c0 8234 	bcc.w	80044b6 <HAL_CAN_RxFifo1MsgPendingCallback+0x4ee>
 800404e:	4aa7      	ldr	r2, [pc, #668]	; (80042ec <HAL_CAN_RxFifo1MsgPendingCallback+0x324>)
 8004050:	4293      	cmp	r3, r2
 8004052:	f000 827e 	beq.w	8004552 <HAL_CAN_RxFifo1MsgPendingCallback+0x58a>
}
 8004056:	e2a2      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t vcu_wake_up_index = 0;
 8004058:	2300      	movs	r3, #0
 800405a:	84fb      	strh	r3, [r7, #38]	; 0x26
				AESK_UINT8toUINT8ENCODE(&hydradata.vcu_data.wake_up_union.wake_up_u8, aesk_can.receivedData, &vcu_wake_up_index);
 800405c:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8004060:	461a      	mov	r2, r3
 8004062:	49a3      	ldr	r1, [pc, #652]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004064:	48a3      	ldr	r0, [pc, #652]	; (80042f4 <HAL_CAN_RxFifo1MsgPendingCallback+0x32c>)
 8004066:	f7fd f8e2 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.vcu_data.drive_command_union.drive_command_u8, aesk_can.receivedData, &vcu_wake_up_index);
 800406a:	f107 0326 	add.w	r3, r7, #38	; 0x26
 800406e:	461a      	mov	r2, r3
 8004070:	499f      	ldr	r1, [pc, #636]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004072:	48a1      	ldr	r0, [pc, #644]	; (80042f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x330>)
 8004074:	f7fd f8db 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.vcu_data.set_velocity_u8, aesk_can.receivedData, &vcu_wake_up_index);
 8004078:	f107 0326 	add.w	r3, r7, #38	; 0x26
 800407c:	461a      	mov	r2, r3
 800407e:	499c      	ldr	r1, [pc, #624]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004080:	489e      	ldr	r0, [pc, #632]	; (80042fc <HAL_CAN_RxFifo1MsgPendingCallback+0x334>)
 8004082:	f7fd f8d4 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				hydradata.vcu_can_ID_1_counter++;
 8004086:	4b9e      	ldr	r3, [pc, #632]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 8004088:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800408c:	3301      	adds	r3, #1
 800408e:	4a9c      	ldr	r2, [pc, #624]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 8004090:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
				break;
 8004094:	bf00      	nop
 8004096:	e282      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t id_iq_index = 0;
 8004098:	2300      	movs	r3, #0
 800409a:	84bb      	strh	r3, [r7, #36]	; 0x24
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Id_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &id_iq_index);
 800409c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040a0:	2264      	movs	r2, #100	; 0x64
 80040a2:	4993      	ldr	r1, [pc, #588]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80040a4:	4897      	ldr	r0, [pc, #604]	; (8004304 <HAL_CAN_RxFifo1MsgPendingCallback+0x33c>)
 80040a6:	f7fd f92c 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Iq_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &id_iq_index);
 80040aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040ae:	2264      	movs	r2, #100	; 0x64
 80040b0:	498f      	ldr	r1, [pc, #572]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80040b2:	4895      	ldr	r0, [pc, #596]	; (8004308 <HAL_CAN_RxFifo1MsgPendingCallback+0x340>)
 80040b4:	f7fd f925 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.IArms_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &id_iq_index);
 80040b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040bc:	2264      	movs	r2, #100	; 0x64
 80040be:	498c      	ldr	r1, [pc, #560]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80040c0:	4892      	ldr	r0, [pc, #584]	; (800430c <HAL_CAN_RxFifo1MsgPendingCallback+0x344>)
 80040c2:	f7fd f91e 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Torque_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &id_iq_index);
 80040c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040ca:	2264      	movs	r2, #100	; 0x64
 80040cc:	4988      	ldr	r1, [pc, #544]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80040ce:	4890      	ldr	r0, [pc, #576]	; (8004310 <HAL_CAN_RxFifo1MsgPendingCallback+0x348>)
 80040d0:	f7fd f917 	bl	8001302 <AESK_INT16toFLOAT_LE>
				hydradata.driver_can_ID_1_counter++;
 80040d4:	4b8a      	ldr	r3, [pc, #552]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 80040d6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80040da:	3301      	adds	r3, #1
 80040dc:	4a88      	ldr	r2, [pc, #544]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 80040de:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
				break;
 80040e2:	bf00      	nop
 80040e4:	e25b      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t driver_current_voltage_index = 0;
 80040e6:	2300      	movs	r3, #0
 80040e8:	847b      	strh	r3, [r7, #34]	; 0x22
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Phase_A_Current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &driver_current_voltage_index);
 80040ea:	f107 0322 	add.w	r3, r7, #34	; 0x22
 80040ee:	2264      	movs	r2, #100	; 0x64
 80040f0:	497f      	ldr	r1, [pc, #508]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80040f2:	4888      	ldr	r0, [pc, #544]	; (8004314 <HAL_CAN_RxFifo1MsgPendingCallback+0x34c>)
 80040f4:	f7fd f905 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Phase_B_Current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &driver_current_voltage_index);
 80040f8:	f107 0322 	add.w	r3, r7, #34	; 0x22
 80040fc:	2264      	movs	r2, #100	; 0x64
 80040fe:	497c      	ldr	r1, [pc, #496]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004100:	4885      	ldr	r0, [pc, #532]	; (8004318 <HAL_CAN_RxFifo1MsgPendingCallback+0x350>)
 8004102:	f7fd f8fe 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Dc_Bus_Current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &driver_current_voltage_index);
 8004106:	f107 0322 	add.w	r3, r7, #34	; 0x22
 800410a:	2264      	movs	r2, #100	; 0x64
 800410c:	4978      	ldr	r1, [pc, #480]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800410e:	4883      	ldr	r0, [pc, #524]	; (800431c <HAL_CAN_RxFifo1MsgPendingCallback+0x354>)
 8004110:	f7fd f8f7 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.driver_data.Dc_Bus_voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &driver_current_voltage_index);
 8004114:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8004118:	2264      	movs	r2, #100	; 0x64
 800411a:	4975      	ldr	r1, [pc, #468]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800411c:	4880      	ldr	r0, [pc, #512]	; (8004320 <HAL_CAN_RxFifo1MsgPendingCallback+0x358>)
 800411e:	f7fd f8f0 	bl	8001302 <AESK_INT16toFLOAT_LE>
				hydradata.driver_can_ID_2_counter++;
 8004122:	4b77      	ldr	r3, [pc, #476]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 8004124:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004128:	3301      	adds	r3, #1
 800412a:	4a75      	ldr	r2, [pc, #468]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 800412c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
				break;
 8004130:	bf00      	nop
 8004132:	e234      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t driver_state_area_index = 0;
 8004134:	2300      	movs	r3, #0
 8004136:	843b      	strh	r3, [r7, #32]
				AESK_UINT8toUINT8ENCODE((uint8_t *)&hydradata.driver_data.drive_status_union.drive_status_u8,aesk_can.receivedData, &driver_state_area_index);
 8004138:	f107 0320 	add.w	r3, r7, #32
 800413c:	461a      	mov	r2, r3
 800413e:	496c      	ldr	r1, [pc, #432]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004140:	4878      	ldr	r0, [pc, #480]	; (8004324 <HAL_CAN_RxFifo1MsgPendingCallback+0x35c>)
 8004142:	f7fd f874 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE((uint8_t *)&hydradata.driver_data.driver_error_union.driver_error_u8, aesk_can.receivedData, &driver_state_area_index);
 8004146:	f107 0320 	add.w	r3, r7, #32
 800414a:	461a      	mov	r2, r3
 800414c:	4968      	ldr	r1, [pc, #416]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800414e:	4876      	ldr	r0, [pc, #472]	; (8004328 <HAL_CAN_RxFifo1MsgPendingCallback+0x360>)
 8004150:	f7fd f86d 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT32_LE(&hydradata.driver_data.Odometer_u32, aesk_can.receivedData, &driver_state_area_index);
 8004154:	f107 0320 	add.w	r3, r7, #32
 8004158:	461a      	mov	r2, r3
 800415a:	4965      	ldr	r1, [pc, #404]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800415c:	4873      	ldr	r0, [pc, #460]	; (800432c <HAL_CAN_RxFifo1MsgPendingCallback+0x364>)
 800415e:	f7fd f831 	bl	80011c4 <AESK_UINT8toUINT32_LE>
				AESK_UINT8toUINT8ENCODE(&hydradata.driver_data.Motor_Temperature_u8, aesk_can.receivedData, &driver_state_area_index);
 8004162:	f107 0320 	add.w	r3, r7, #32
 8004166:	461a      	mov	r2, r3
 8004168:	4961      	ldr	r1, [pc, #388]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800416a:	4871      	ldr	r0, [pc, #452]	; (8004330 <HAL_CAN_RxFifo1MsgPendingCallback+0x368>)
 800416c:	f7fd f85f 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.driver_data.actual_velocity_u8, aesk_can.receivedData, &driver_state_area_index);
 8004170:	f107 0320 	add.w	r3, r7, #32
 8004174:	461a      	mov	r2, r3
 8004176:	495e      	ldr	r1, [pc, #376]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004178:	486e      	ldr	r0, [pc, #440]	; (8004334 <HAL_CAN_RxFifo1MsgPendingCallback+0x36c>)
 800417a:	f7fd f858 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				hydradata.driver_can_ID_3_counter++;
 800417e:	4b60      	ldr	r3, [pc, #384]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 8004180:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8004184:	3301      	adds	r3, #1
 8004186:	4a5e      	ldr	r2, [pc, #376]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 8004188:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
				break;
 800418c:	bf00      	nop
 800418e:	e206      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t bms_measurement_index = 0;
 8004190:	2300      	movs	r3, #0
 8004192:	83fb      	strh	r3, [r7, #30]
				AESK_UINT16toFLOAT_LE(&hydradata.bms_data.Bat_Voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &bms_measurement_index);
 8004194:	f107 031e 	add.w	r3, r7, #30
 8004198:	2264      	movs	r2, #100	; 0x64
 800419a:	4955      	ldr	r1, [pc, #340]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800419c:	4858      	ldr	r0, [pc, #352]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 800419e:	f7fd f87a 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.bms_data.Bat_Current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &bms_measurement_index);
 80041a2:	f107 031e 	add.w	r3, r7, #30
 80041a6:	2264      	movs	r2, #100	; 0x64
 80041a8:	4951      	ldr	r1, [pc, #324]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80041aa:	4863      	ldr	r0, [pc, #396]	; (8004338 <HAL_CAN_RxFifo1MsgPendingCallback+0x370>)
 80041ac:	f7fd f8a9 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.bms_data.Bat_Cons_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &bms_measurement_index);
 80041b0:	f107 031e 	add.w	r3, r7, #30
 80041b4:	2264      	movs	r2, #100	; 0x64
 80041b6:	494e      	ldr	r1, [pc, #312]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80041b8:	4860      	ldr	r0, [pc, #384]	; (800433c <HAL_CAN_RxFifo1MsgPendingCallback+0x374>)
 80041ba:	f7fd f86c 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.bms_data.Soc_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &bms_measurement_index);
 80041be:	f107 031e 	add.w	r3, r7, #30
 80041c2:	2264      	movs	r2, #100	; 0x64
 80041c4:	494a      	ldr	r1, [pc, #296]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80041c6:	485e      	ldr	r0, [pc, #376]	; (8004340 <HAL_CAN_RxFifo1MsgPendingCallback+0x378>)
 80041c8:	f7fd f865 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				hydradata.bms_can_ID_1_counter++;
 80041cc:	4b4c      	ldr	r3, [pc, #304]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 80041ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80041d2:	3301      	adds	r3, #1
 80041d4:	4a4a      	ldr	r2, [pc, #296]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 80041d6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
				break;
 80041da:	bf00      	nop
 80041dc:	e1df      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t bms_state_data_index = 0;
 80041de:	2300      	movs	r3, #0
 80041e0:	83bb      	strh	r3, [r7, #28]
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_error.bms_error_u8, aesk_can.receivedData, &bms_state_data_index);
 80041e2:	f107 031c 	add.w	r3, r7, #28
 80041e6:	461a      	mov	r2, r3
 80041e8:	4941      	ldr	r1, [pc, #260]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80041ea:	4856      	ldr	r0, [pc, #344]	; (8004344 <HAL_CAN_RxFifo1MsgPendingCallback+0x37c>)
 80041ec:	f7fd f81f 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.dc_bus_state.dc_bus_state_u8, aesk_can.receivedData, &bms_state_data_index);
 80041f0:	f107 031c 	add.w	r3, r7, #28
 80041f4:	461a      	mov	r2, r3
 80041f6:	493e      	ldr	r1, [pc, #248]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80041f8:	4853      	ldr	r0, [pc, #332]	; (8004348 <HAL_CAN_RxFifo1MsgPendingCallback+0x380>)
 80041fa:	f7fd f818 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT16toFLOAT_LE(&hydradata.bms_data.Worst_Cell_Voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &bms_state_data_index);
 80041fe:	f107 031c 	add.w	r3, r7, #28
 8004202:	220a      	movs	r2, #10
 8004204:	493a      	ldr	r1, [pc, #232]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004206:	4851      	ldr	r0, [pc, #324]	; (800434c <HAL_CAN_RxFifo1MsgPendingCallback+0x384>)
 8004208:	f7fd f845 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.Worst_Cell_Address_u8, aesk_can.receivedData, &bms_state_data_index);
 800420c:	f107 031c 	add.w	r3, r7, #28
 8004210:	461a      	mov	r2, r3
 8004212:	4937      	ldr	r1, [pc, #220]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004214:	484e      	ldr	r0, [pc, #312]	; (8004350 <HAL_CAN_RxFifo1MsgPendingCallback+0x388>)
 8004216:	f7fd f80a 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.Temperature_u8, aesk_can.receivedData, &bms_state_data_index);
 800421a:	f107 031c 	add.w	r3, r7, #28
 800421e:	461a      	mov	r2, r3
 8004220:	4933      	ldr	r1, [pc, #204]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004222:	484c      	ldr	r0, [pc, #304]	; (8004354 <HAL_CAN_RxFifo1MsgPendingCallback+0x38c>)
 8004224:	f7fd f803 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				hydradata.bms_can_ID_2_counter++;
 8004228:	4b35      	ldr	r3, [pc, #212]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 800422a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800422e:	3301      	adds	r3, #1
 8004230:	4a33      	ldr	r2, [pc, #204]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 8004232:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
				break;
 8004236:	bf00      	nop
 8004238:	e1b1      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t bms_cells_1_index = 0;
 800423a:	2300      	movs	r3, #0
 800423c:	837b      	strh	r3, [r7, #26]
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_1_u8, aesk_can.receivedData, &bms_cells_1_index);
 800423e:	f107 031a 	add.w	r3, r7, #26
 8004242:	461a      	mov	r2, r3
 8004244:	492a      	ldr	r1, [pc, #168]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004246:	4844      	ldr	r0, [pc, #272]	; (8004358 <HAL_CAN_RxFifo1MsgPendingCallback+0x390>)
 8004248:	f7fc fff1 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_2_u8, aesk_can.receivedData, &bms_cells_1_index);
 800424c:	f107 031a 	add.w	r3, r7, #26
 8004250:	461a      	mov	r2, r3
 8004252:	4927      	ldr	r1, [pc, #156]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004254:	4841      	ldr	r0, [pc, #260]	; (800435c <HAL_CAN_RxFifo1MsgPendingCallback+0x394>)
 8004256:	f7fc ffea 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_3_u8, aesk_can.receivedData, &bms_cells_1_index);
 800425a:	f107 031a 	add.w	r3, r7, #26
 800425e:	461a      	mov	r2, r3
 8004260:	4923      	ldr	r1, [pc, #140]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004262:	483f      	ldr	r0, [pc, #252]	; (8004360 <HAL_CAN_RxFifo1MsgPendingCallback+0x398>)
 8004264:	f7fc ffe3 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_4_u8, aesk_can.receivedData, &bms_cells_1_index);
 8004268:	f107 031a 	add.w	r3, r7, #26
 800426c:	461a      	mov	r2, r3
 800426e:	4920      	ldr	r1, [pc, #128]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 8004270:	483c      	ldr	r0, [pc, #240]	; (8004364 <HAL_CAN_RxFifo1MsgPendingCallback+0x39c>)
 8004272:	f7fc ffdc 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_5_u8, aesk_can.receivedData, &bms_cells_1_index);
 8004276:	f107 031a 	add.w	r3, r7, #26
 800427a:	461a      	mov	r2, r3
 800427c:	491c      	ldr	r1, [pc, #112]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800427e:	483a      	ldr	r0, [pc, #232]	; (8004368 <HAL_CAN_RxFifo1MsgPendingCallback+0x3a0>)
 8004280:	f7fc ffd5 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_6_u8, aesk_can.receivedData, &bms_cells_1_index);
 8004284:	f107 031a 	add.w	r3, r7, #26
 8004288:	461a      	mov	r2, r3
 800428a:	4919      	ldr	r1, [pc, #100]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800428c:	4837      	ldr	r0, [pc, #220]	; (800436c <HAL_CAN_RxFifo1MsgPendingCallback+0x3a4>)
 800428e:	f7fc ffce 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_7_u8, aesk_can.receivedData, &bms_cells_1_index);
 8004292:	f107 031a 	add.w	r3, r7, #26
 8004296:	461a      	mov	r2, r3
 8004298:	4915      	ldr	r1, [pc, #84]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 800429a:	4835      	ldr	r0, [pc, #212]	; (8004370 <HAL_CAN_RxFifo1MsgPendingCallback+0x3a8>)
 800429c:	f7fc ffc7 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_8_u8, aesk_can.receivedData, &bms_cells_1_index);
 80042a0:	f107 031a 	add.w	r3, r7, #26
 80042a4:	461a      	mov	r2, r3
 80042a6:	4912      	ldr	r1, [pc, #72]	; (80042f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x328>)
 80042a8:	4832      	ldr	r0, [pc, #200]	; (8004374 <HAL_CAN_RxFifo1MsgPendingCallback+0x3ac>)
 80042aa:	f7fc ffc0 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				hydradata.bms_can_ID_3_counter++;
 80042ae:	4b14      	ldr	r3, [pc, #80]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 80042b0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80042b4:	3301      	adds	r3, #1
 80042b6:	4a12      	ldr	r2, [pc, #72]	; (8004300 <HAL_CAN_RxFifo1MsgPendingCallback+0x338>)
 80042b8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
				break;
 80042bc:	bf00      	nop
 80042be:	e16e      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
 80042c0:	20002904 	.word	0x20002904
 80042c4:	1555ddd0 	.word	0x1555ddd0
 80042c8:	1555bbb1 	.word	0x1555bbb1
 80042cc:	15550000 	.word	0x15550000
 80042d0:	1555bbb0 	.word	0x1555bbb0
 80042d4:	1555bbb3 	.word	0x1555bbb3
 80042d8:	1555bbb4 	.word	0x1555bbb4
 80042dc:	1555eee0 	.word	0x1555eee0
 80042e0:	1555ddd1 	.word	0x1555ddd1
 80042e4:	1555ddd2 	.word	0x1555ddd2
 80042e8:	1555eee2 	.word	0x1555eee2
 80042ec:	1555eee3 	.word	0x1555eee3
 80042f0:	2000298c 	.word	0x2000298c
 80042f4:	20003074 	.word	0x20003074
 80042f8:	20003075 	.word	0x20003075
 80042fc:	20003076 	.word	0x20003076
 8004300:	20003040 	.word	0x20003040
 8004304:	20003088 	.word	0x20003088
 8004308:	2000308c 	.word	0x2000308c
 800430c:	20003090 	.word	0x20003090
 8004310:	20003094 	.word	0x20003094
 8004314:	20003078 	.word	0x20003078
 8004318:	2000307c 	.word	0x2000307c
 800431c:	20003080 	.word	0x20003080
 8004320:	20003084 	.word	0x20003084
 8004324:	2000309f 	.word	0x2000309f
 8004328:	2000309e 	.word	0x2000309e
 800432c:	20003098 	.word	0x20003098
 8004330:	2000309c 	.word	0x2000309c
 8004334:	2000309d 	.word	0x2000309d
 8004338:	20003044 	.word	0x20003044
 800433c:	20003048 	.word	0x20003048
 8004340:	2000304c 	.word	0x2000304c
 8004344:	20003066 	.word	0x20003066
 8004348:	20003067 	.word	0x20003067
 800434c:	20003050 	.word	0x20003050
 8004350:	20003054 	.word	0x20003054
 8004354:	20003055 	.word	0x20003055
 8004358:	20003056 	.word	0x20003056
 800435c:	20003057 	.word	0x20003057
 8004360:	20003058 	.word	0x20003058
 8004364:	20003059 	.word	0x20003059
 8004368:	2000305a 	.word	0x2000305a
 800436c:	2000305b 	.word	0x2000305b
 8004370:	2000305c 	.word	0x2000305c
 8004374:	2000305d 	.word	0x2000305d
				uint16_t bms_cells_2_index = 0;
 8004378:	2300      	movs	r3, #0
 800437a:	833b      	strh	r3, [r7, #24]
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_9_u8,  aesk_can.receivedData, &bms_cells_2_index);
 800437c:	f107 0318 	add.w	r3, r7, #24
 8004380:	461a      	mov	r2, r3
 8004382:	4989      	ldr	r1, [pc, #548]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004384:	4889      	ldr	r0, [pc, #548]	; (80045ac <HAL_CAN_RxFifo1MsgPendingCallback+0x5e4>)
 8004386:	f7fc ff52 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_10_u8, aesk_can.receivedData, &bms_cells_2_index);
 800438a:	f107 0318 	add.w	r3, r7, #24
 800438e:	461a      	mov	r2, r3
 8004390:	4985      	ldr	r1, [pc, #532]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004392:	4887      	ldr	r0, [pc, #540]	; (80045b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e8>)
 8004394:	f7fc ff4b 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_11_u8, aesk_can.receivedData, &bms_cells_2_index);
 8004398:	f107 0318 	add.w	r3, r7, #24
 800439c:	461a      	mov	r2, r3
 800439e:	4982      	ldr	r1, [pc, #520]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80043a0:	4884      	ldr	r0, [pc, #528]	; (80045b4 <HAL_CAN_RxFifo1MsgPendingCallback+0x5ec>)
 80043a2:	f7fc ff44 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_12_u8, aesk_can.receivedData, &bms_cells_2_index);
 80043a6:	f107 0318 	add.w	r3, r7, #24
 80043aa:	461a      	mov	r2, r3
 80043ac:	497e      	ldr	r1, [pc, #504]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80043ae:	4882      	ldr	r0, [pc, #520]	; (80045b8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5f0>)
 80043b0:	f7fc ff3d 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_13_u8, aesk_can.receivedData, &bms_cells_2_index);
 80043b4:	f107 0318 	add.w	r3, r7, #24
 80043b8:	461a      	mov	r2, r3
 80043ba:	497b      	ldr	r1, [pc, #492]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80043bc:	487f      	ldr	r0, [pc, #508]	; (80045bc <HAL_CAN_RxFifo1MsgPendingCallback+0x5f4>)
 80043be:	f7fc ff36 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_14_u8, aesk_can.receivedData, &bms_cells_2_index);
 80043c2:	f107 0318 	add.w	r3, r7, #24
 80043c6:	461a      	mov	r2, r3
 80043c8:	4977      	ldr	r1, [pc, #476]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80043ca:	487d      	ldr	r0, [pc, #500]	; (80045c0 <HAL_CAN_RxFifo1MsgPendingCallback+0x5f8>)
 80043cc:	f7fc ff2f 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_15_u8, aesk_can.receivedData, &bms_cells_2_index);
 80043d0:	f107 0318 	add.w	r3, r7, #24
 80043d4:	461a      	mov	r2, r3
 80043d6:	4974      	ldr	r1, [pc, #464]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80043d8:	487a      	ldr	r0, [pc, #488]	; (80045c4 <HAL_CAN_RxFifo1MsgPendingCallback+0x5fc>)
 80043da:	f7fc ff28 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_cells.Cell_16_u8, aesk_can.receivedData, &bms_cells_2_index);
 80043de:	f107 0318 	add.w	r3, r7, #24
 80043e2:	461a      	mov	r2, r3
 80043e4:	4970      	ldr	r1, [pc, #448]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80043e6:	4878      	ldr	r0, [pc, #480]	; (80045c8 <HAL_CAN_RxFifo1MsgPendingCallback+0x600>)
 80043e8:	f7fc ff21 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				hydradata.bms_can_ID_4_counter++;
 80043ec:	4b77      	ldr	r3, [pc, #476]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 80043ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80043f2:	3301      	adds	r3, #1
 80043f4:	4a75      	ldr	r2, [pc, #468]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 80043f6:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
				break;
 80043fa:	bf00      	nop
 80043fc:	e0cf      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t bms_temps_index = 0;
 80043fe:	2300      	movs	r3, #0
 8004400:	82fb      	strh	r3, [r7, #22]
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_1_u8,  aesk_can.receivedData, &bms_temps_index);
 8004402:	f107 0316 	add.w	r3, r7, #22
 8004406:	461a      	mov	r2, r3
 8004408:	4967      	ldr	r1, [pc, #412]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800440a:	4871      	ldr	r0, [pc, #452]	; (80045d0 <HAL_CAN_RxFifo1MsgPendingCallback+0x608>)
 800440c:	f7fc ff0f 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_2_u8, aesk_can.receivedData, &bms_temps_index);
 8004410:	f107 0316 	add.w	r3, r7, #22
 8004414:	461a      	mov	r2, r3
 8004416:	4964      	ldr	r1, [pc, #400]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004418:	486e      	ldr	r0, [pc, #440]	; (80045d4 <HAL_CAN_RxFifo1MsgPendingCallback+0x60c>)
 800441a:	f7fc ff08 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_3_u8, aesk_can.receivedData, &bms_temps_index);
 800441e:	f107 0316 	add.w	r3, r7, #22
 8004422:	461a      	mov	r2, r3
 8004424:	4960      	ldr	r1, [pc, #384]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004426:	486c      	ldr	r0, [pc, #432]	; (80045d8 <HAL_CAN_RxFifo1MsgPendingCallback+0x610>)
 8004428:	f7fc ff01 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_4_u8, aesk_can.receivedData, &bms_temps_index);
 800442c:	f107 0316 	add.w	r3, r7, #22
 8004430:	461a      	mov	r2, r3
 8004432:	495d      	ldr	r1, [pc, #372]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004434:	4869      	ldr	r0, [pc, #420]	; (80045dc <HAL_CAN_RxFifo1MsgPendingCallback+0x614>)
 8004436:	f7fc fefa 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_5_u8, aesk_can.receivedData, &bms_temps_index);
 800443a:	f107 0316 	add.w	r3, r7, #22
 800443e:	461a      	mov	r2, r3
 8004440:	4959      	ldr	r1, [pc, #356]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004442:	4867      	ldr	r0, [pc, #412]	; (80045e0 <HAL_CAN_RxFifo1MsgPendingCallback+0x618>)
 8004444:	f7fc fef3 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_6_u8, aesk_can.receivedData, &bms_temps_index);
 8004448:	f107 0316 	add.w	r3, r7, #22
 800444c:	461a      	mov	r2, r3
 800444e:	4956      	ldr	r1, [pc, #344]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004450:	4864      	ldr	r0, [pc, #400]	; (80045e4 <HAL_CAN_RxFifo1MsgPendingCallback+0x61c>)
 8004452:	f7fc feec 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.bms_data.bms_temp.temp_7_u8, aesk_can.receivedData, &bms_temps_index);				
 8004456:	f107 0316 	add.w	r3, r7, #22
 800445a:	461a      	mov	r2, r3
 800445c:	4952      	ldr	r1, [pc, #328]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800445e:	4862      	ldr	r0, [pc, #392]	; (80045e8 <HAL_CAN_RxFifo1MsgPendingCallback+0x620>)
 8004460:	f7fc fee5 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				break;
 8004464:	bf00      	nop
 8004466:	e09a      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t ems_current_index = 0;
 8004468:	2300      	movs	r3, #0
 800446a:	82bb      	strh	r3, [r7, #20]
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.bat_current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_current_index);
 800446c:	f107 0314 	add.w	r3, r7, #20
 8004470:	2264      	movs	r2, #100	; 0x64
 8004472:	494d      	ldr	r1, [pc, #308]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004474:	485d      	ldr	r0, [pc, #372]	; (80045ec <HAL_CAN_RxFifo1MsgPendingCallback+0x624>)
 8004476:	f7fc ff44 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.fc_current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_current_index);
 800447a:	f107 0314 	add.w	r3, r7, #20
 800447e:	2264      	movs	r2, #100	; 0x64
 8004480:	4949      	ldr	r1, [pc, #292]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004482:	485b      	ldr	r0, [pc, #364]	; (80045f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x628>)
 8004484:	f7fc ff3d 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.out_current_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_current_index);
 8004488:	f107 0314 	add.w	r3, r7, #20
 800448c:	2264      	movs	r2, #100	; 0x64
 800448e:	4946      	ldr	r1, [pc, #280]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004490:	4858      	ldr	r0, [pc, #352]	; (80045f4 <HAL_CAN_RxFifo1MsgPendingCallback+0x62c>)
 8004492:	f7fc ff36 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.FC_I_Sp, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_current_index);
 8004496:	f107 0314 	add.w	r3, r7, #20
 800449a:	2264      	movs	r2, #100	; 0x64
 800449c:	4942      	ldr	r1, [pc, #264]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800449e:	4856      	ldr	r0, [pc, #344]	; (80045f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x630>)
 80044a0:	f7fc ff2f 	bl	8001302 <AESK_INT16toFLOAT_LE>
				hydradata.ems_can_ID_1_counter++;
 80044a4:	4b49      	ldr	r3, [pc, #292]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 80044a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80044aa:	3301      	adds	r3, #1
 80044ac:	4a47      	ldr	r2, [pc, #284]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 80044ae:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
				break;
 80044b2:	bf00      	nop
 80044b4:	e073      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t ems_voltage_index = 0;
 80044b6:	2300      	movs	r3, #0
 80044b8:	827b      	strh	r3, [r7, #18]
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.bat_voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_voltage_index);
 80044ba:	f107 0312 	add.w	r3, r7, #18
 80044be:	2264      	movs	r2, #100	; 0x64
 80044c0:	4939      	ldr	r1, [pc, #228]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80044c2:	484e      	ldr	r0, [pc, #312]	; (80045fc <HAL_CAN_RxFifo1MsgPendingCallback+0x634>)
 80044c4:	f7fc ff1d 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.fc_voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_voltage_index);
 80044c8:	f107 0312 	add.w	r3, r7, #18
 80044cc:	2264      	movs	r2, #100	; 0x64
 80044ce:	4936      	ldr	r1, [pc, #216]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80044d0:	484b      	ldr	r0, [pc, #300]	; (8004600 <HAL_CAN_RxFifo1MsgPendingCallback+0x638>)
 80044d2:	f7fc ff16 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.out_voltage_f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_voltage_index);
 80044d6:	f107 0312 	add.w	r3, r7, #18
 80044da:	2264      	movs	r2, #100	; 0x64
 80044dc:	4932      	ldr	r1, [pc, #200]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80044de:	4849      	ldr	r0, [pc, #292]	; (8004604 <HAL_CAN_RxFifo1MsgPendingCallback+0x63c>)
 80044e0:	f7fc ff0f 	bl	8001302 <AESK_INT16toFLOAT_LE>
				AESK_INT16toFLOAT_LE(&hydradata.ems_data.FC_I_share, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_voltage_index);
 80044e4:	f107 0312 	add.w	r3, r7, #18
 80044e8:	2264      	movs	r2, #100	; 0x64
 80044ea:	492f      	ldr	r1, [pc, #188]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 80044ec:	4846      	ldr	r0, [pc, #280]	; (8004608 <HAL_CAN_RxFifo1MsgPendingCallback+0x640>)
 80044ee:	f7fc ff08 	bl	8001302 <AESK_INT16toFLOAT_LE>
				hydradata.ems_can_ID_2_counter++;
 80044f2:	4b36      	ldr	r3, [pc, #216]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 80044f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80044f8:	3301      	adds	r3, #1
 80044fa:	4a34      	ldr	r2, [pc, #208]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 80044fc:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
				break;
 8004500:	bf00      	nop
 8004502:	e04c      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t ems_consumption_index = 0;
 8004504:	2300      	movs	r3, #0
 8004506:	823b      	strh	r3, [r7, #16]
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.bat_cons_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &ems_consumption_index);
 8004508:	f107 0310 	add.w	r3, r7, #16
 800450c:	220a      	movs	r2, #10
 800450e:	4926      	ldr	r1, [pc, #152]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004510:	483e      	ldr	r0, [pc, #248]	; (800460c <HAL_CAN_RxFifo1MsgPendingCallback+0x644>)
 8004512:	f7fc fec0 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.fc_cons_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &ems_consumption_index);
 8004516:	f107 0310 	add.w	r3, r7, #16
 800451a:	220a      	movs	r2, #10
 800451c:	4922      	ldr	r1, [pc, #136]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800451e:	483c      	ldr	r0, [pc, #240]	; (8004610 <HAL_CAN_RxFifo1MsgPendingCallback+0x648>)
 8004520:	f7fc feb9 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.fc_cons_lt_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &ems_consumption_index);
 8004524:	f107 0310 	add.w	r3, r7, #16
 8004528:	220a      	movs	r2, #10
 800452a:	491f      	ldr	r1, [pc, #124]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800452c:	4839      	ldr	r0, [pc, #228]	; (8004614 <HAL_CAN_RxFifo1MsgPendingCallback+0x64c>)
 800452e:	f7fc feb2 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.out_cons_f32, aesk_can.receivedData, FLOAT_CONVERTER_1, &ems_consumption_index);	
 8004532:	f107 0310 	add.w	r3, r7, #16
 8004536:	220a      	movs	r2, #10
 8004538:	491b      	ldr	r1, [pc, #108]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800453a:	4837      	ldr	r0, [pc, #220]	; (8004618 <HAL_CAN_RxFifo1MsgPendingCallback+0x650>)
 800453c:	f7fc feab 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				hydradata.ems_can_ID_3_counter++;
 8004540:	4b22      	ldr	r3, [pc, #136]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 8004542:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004546:	3301      	adds	r3, #1
 8004548:	4a20      	ldr	r2, [pc, #128]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 800454a:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
				break;
 800454e:	bf00      	nop
 8004550:	e025      	b.n	800459e <HAL_CAN_RxFifo1MsgPendingCallback+0x5d6>
				uint16_t ems_state_index = 0;
 8004552:	2300      	movs	r3, #0
 8004554:	81fb      	strh	r3, [r7, #14]
				AESK_UINT8toINT8ENCODE(&hydradata.ems_data.penalty_s8, aesk_can.receivedData, &ems_state_index);
 8004556:	f107 030e 	add.w	r3, r7, #14
 800455a:	461a      	mov	r2, r3
 800455c:	4912      	ldr	r1, [pc, #72]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800455e:	482f      	ldr	r0, [pc, #188]	; (800461c <HAL_CAN_RxFifo1MsgPendingCallback+0x654>)
 8004560:	f7fc fe7f 	bl	8001262 <AESK_UINT8toINT8ENCODE>
				AESK_UINT16toFLOAT_LE(&hydradata.ems_data.bat_soc__f32, aesk_can.receivedData, FLOAT_CONVERTER_2, &ems_state_index);
 8004564:	f107 030e 	add.w	r3, r7, #14
 8004568:	2264      	movs	r2, #100	; 0x64
 800456a:	490f      	ldr	r1, [pc, #60]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800456c:	482c      	ldr	r0, [pc, #176]	; (8004620 <HAL_CAN_RxFifo1MsgPendingCallback+0x658>)
 800456e:	f7fc fe92 	bl	8001296 <AESK_UINT16toFLOAT_LE>
				AESK_UINT8toUINT8ENCODE(&hydradata.ems_data.temperature_u8, aesk_can.receivedData, &ems_state_index);
 8004572:	f107 030e 	add.w	r3, r7, #14
 8004576:	461a      	mov	r2, r3
 8004578:	490b      	ldr	r1, [pc, #44]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 800457a:	482a      	ldr	r0, [pc, #168]	; (8004624 <HAL_CAN_RxFifo1MsgPendingCallback+0x65c>)
 800457c:	f7fc fe57 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				AESK_UINT8toUINT8ENCODE(&hydradata.ems_data.general_error_handler_u8, aesk_can.receivedData, &ems_state_index);
 8004580:	f107 030e 	add.w	r3, r7, #14
 8004584:	461a      	mov	r2, r3
 8004586:	4908      	ldr	r1, [pc, #32]	; (80045a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x5e0>)
 8004588:	4827      	ldr	r0, [pc, #156]	; (8004628 <HAL_CAN_RxFifo1MsgPendingCallback+0x660>)
 800458a:	f7fc fe50 	bl	800122e <AESK_UINT8toUINT8ENCODE>
				hydradata.ems_can_ID_4_counter++;
 800458e:	4b0f      	ldr	r3, [pc, #60]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 8004590:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004594:	3301      	adds	r3, #1
 8004596:	4a0d      	ldr	r2, [pc, #52]	; (80045cc <HAL_CAN_RxFifo1MsgPendingCallback+0x604>)
 8004598:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
				break;
 800459c:	bf00      	nop
}
 800459e:	bf00      	nop
 80045a0:	3728      	adds	r7, #40	; 0x28
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	2000298c 	.word	0x2000298c
 80045ac:	2000305e 	.word	0x2000305e
 80045b0:	2000305f 	.word	0x2000305f
 80045b4:	20003060 	.word	0x20003060
 80045b8:	20003061 	.word	0x20003061
 80045bc:	20003062 	.word	0x20003062
 80045c0:	20003063 	.word	0x20003063
 80045c4:	20003064 	.word	0x20003064
 80045c8:	20003065 	.word	0x20003065
 80045cc:	20003040 	.word	0x20003040
 80045d0:	20003068 	.word	0x20003068
 80045d4:	20003069 	.word	0x20003069
 80045d8:	2000306a 	.word	0x2000306a
 80045dc:	2000306b 	.word	0x2000306b
 80045e0:	2000306c 	.word	0x2000306c
 80045e4:	2000306d 	.word	0x2000306d
 80045e8:	2000306e 	.word	0x2000306e
 80045ec:	200030a0 	.word	0x200030a0
 80045f0:	200030a4 	.word	0x200030a4
 80045f4:	200030a8 	.word	0x200030a8
 80045f8:	200030cc 	.word	0x200030cc
 80045fc:	200030ac 	.word	0x200030ac
 8004600:	200030b0 	.word	0x200030b0
 8004604:	200030b4 	.word	0x200030b4
 8004608:	200030c8 	.word	0x200030c8
 800460c:	200030b8 	.word	0x200030b8
 8004610:	200030bc 	.word	0x200030bc
 8004614:	200030c0 	.word	0x200030c0
 8004618:	200030c4 	.word	0x200030c4
 800461c:	200030d0 	.word	0x200030d0
 8004620:	200030d4 	.word	0x200030d4
 8004624:	200030d8 	.word	0x200030d8
 8004628:	200030d9 	.word	0x200030d9

0800462c <RTC_Set_Time_Date>:


void RTC_Set_Time_Date()
{
 800462c:	b580      	push	{r7, lr}
 800462e:	af00      	add	r7, sp, #0
	if(SetTime == 1)
 8004630:	4b0c      	ldr	r3, [pc, #48]	; (8004664 <RTC_Set_Time_Date+0x38>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d107      	bne.n	8004648 <RTC_Set_Time_Date+0x1c>
	{
	HAL_RTC_SetTime(&hrtc, &rtctime, RTC_FORMAT_BIN);
 8004638:	2200      	movs	r2, #0
 800463a:	490b      	ldr	r1, [pc, #44]	; (8004668 <RTC_Set_Time_Date+0x3c>)
 800463c:	480b      	ldr	r0, [pc, #44]	; (800466c <RTC_Set_Time_Date+0x40>)
 800463e:	f003 fb44 	bl	8007cca <HAL_RTC_SetTime>
	SetTime = 0;
 8004642:	4b08      	ldr	r3, [pc, #32]	; (8004664 <RTC_Set_Time_Date+0x38>)
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]
	}
	if(SetDate == 1)
 8004648:	4b09      	ldr	r3, [pc, #36]	; (8004670 <RTC_Set_Time_Date+0x44>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d107      	bne.n	8004660 <RTC_Set_Time_Date+0x34>
	{
	HAL_RTC_SetDate(&hrtc, &rtcdate, RTC_FORMAT_BIN);
 8004650:	2200      	movs	r2, #0
 8004652:	4908      	ldr	r1, [pc, #32]	; (8004674 <RTC_Set_Time_Date+0x48>)
 8004654:	4805      	ldr	r0, [pc, #20]	; (800466c <RTC_Set_Time_Date+0x40>)
 8004656:	f003 fc53 	bl	8007f00 <HAL_RTC_SetDate>
	SetDate = 0;
 800465a:	4b05      	ldr	r3, [pc, #20]	; (8004670 <RTC_Set_Time_Date+0x44>)
 800465c:	2200      	movs	r2, #0
 800465e:	601a      	str	r2, [r3, #0]
	}
}
 8004660:	bf00      	nop
 8004662:	bd80      	pop	{r7, pc}
 8004664:	200000e8 	.word	0x200000e8
 8004668:	20002fc4 	.word	0x20002fc4
 800466c:	20002d14 	.word	0x20002d14
 8004670:	200000ec 	.word	0x200000ec
 8004674:	200004a0 	.word	0x200004a0

08004678 <vars_to_str>:

void vars_to_str(char *buffer, const char *format, ...)
{
 8004678:	b40e      	push	{r1, r2, r3}
 800467a:	b580      	push	{r7, lr}
 800467c:	b085      	sub	sp, #20
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start (args, format);
 8004682:	f107 0320 	add.w	r3, r7, #32
 8004686:	60fb      	str	r3, [r7, #12]
	vsprintf (buffer, format, args);
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	69f9      	ldr	r1, [r7, #28]
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f00a fa35 	bl	800eafc <vsiprintf>
	va_end (args);
}
 8004692:	bf00      	nop
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800469c:	b003      	add	sp, #12
 800469e:	4770      	bx	lr

080046a0 <createXBEEPackage>:

void createXBEEPackage(HydraDatas *hydradata, GPS_Handle*gps_data, uint8_t* packBuf, uint16_t *index)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b094      	sub	sp, #80	; 0x50
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	607a      	str	r2, [r7, #4]
 80046ac:	603b      	str	r3, [r7, #0]
	uint8_t header = HYDRAHEADER;
 80046ae:	2331      	movs	r3, #49	; 0x31
 80046b0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	AESK_UINT8toUINT8CODE(&header, packBuf, index);
 80046b4:	f107 034f 	add.w	r3, r7, #79	; 0x4f
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	6879      	ldr	r1, [r7, #4]
 80046bc:	4618      	mov	r0, r3
 80046be:	f7fc fd4d 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.wake_up_union.wake_up_u8, packBuf, index);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	3334      	adds	r3, #52	; 0x34
 80046c6:	683a      	ldr	r2, [r7, #0]
 80046c8:	6879      	ldr	r1, [r7, #4]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f7fc fd46 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.set_velocity_u8, packBuf, index);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	3336      	adds	r3, #54	; 0x36
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	6879      	ldr	r1, [r7, #4]
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fc fd3f 	bl	800115c <AESK_UINT8toUINT8CODE>
	int16_t phase_a_current_s16 = (int16_t)(hydradata->driver_data.Phase_A_Current_f32 * FLOAT_CONVERTER_2);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80046e4:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 8004a0c <createXBEEPackage+0x36c>
 80046e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80046f0:	ee17 3a90 	vmov	r3, s15
 80046f4:	b21b      	sxth	r3, r3
 80046f6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t phase_b_current_s16 = (int16_t)(hydradata->driver_data.Phase_B_Current_f32 * FLOAT_CONVERTER_2);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8004700:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8004a0c <createXBEEPackage+0x36c>
 8004704:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004708:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800470c:	ee17 3a90 	vmov	r3, s15
 8004710:	b21b      	sxth	r3, r3
 8004712:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	uint16_t dc_bus_voltage_u16 = (uint16_t)(hydradata->driver_data.Dc_Bus_voltage_f32 * FLOAT_CONVERTER_1);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800471c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004720:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004724:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004728:	ee17 3a90 	vmov	r3, s15
 800472c:	b29b      	uxth	r3, r3
 800472e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t dc_bus_current_s16 = (int16_t)(hydradata->driver_data.Dc_Bus_Current_f32 * FLOAT_CONVERTER_2);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004738:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8004a0c <createXBEEPackage+0x36c>
 800473c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004740:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004744:	ee17 3a90 	vmov	r3, s15
 8004748:	b21b      	sxth	r3, r3
 800474a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t id_f32 = (int16_t)(hydradata->driver_data.Id_f32 * FLOAT_CONVERTER_2);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004754:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8004a0c <createXBEEPackage+0x36c>
 8004758:	ee67 7a87 	vmul.f32	s15, s15, s14
 800475c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004760:	ee17 3a90 	vmov	r3, s15
 8004764:	b21b      	sxth	r3, r3
 8004766:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t iq_f32 = (int16_t)(hydradata->driver_data.Iq_f32 * FLOAT_CONVERTER_2);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004770:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8004a0c <createXBEEPackage+0x36c>
 8004774:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800477c:	ee17 3a90 	vmov	r3, s15
 8004780:	b21b      	sxth	r3, r3
 8004782:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t IArms_f32 = (int16_t)(hydradata->driver_data.IArms_f32 * FLOAT_CONVERTER_2);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800478c:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8004a0c <createXBEEPackage+0x36c>
 8004790:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004794:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004798:	ee17 3a90 	vmov	r3, s15
 800479c:	b21b      	sxth	r3, r3
 800479e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	int16_t torque_f32 = (int16_t)(hydradata->driver_data.Torque_f32 * FLOAT_CONVERTER_2);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80047a8:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8004a0c <createXBEEPackage+0x36c>
 80047ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047b4:	ee17 3a90 	vmov	r3, s15
 80047b8:	b21b      	sxth	r3, r3
 80047ba:	87fb      	strh	r3, [r7, #62]	; 0x3e
	AESK_INT16toUINT8_LE(&phase_a_current_s16, packBuf, index);
 80047bc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	6879      	ldr	r1, [r7, #4]
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7fc fc75 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&phase_b_current_s16, packBuf, index);
 80047ca:	f107 034a 	add.w	r3, r7, #74	; 0x4a
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	6879      	ldr	r1, [r7, #4]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7fc fc6e 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&dc_bus_current_s16, packBuf, index);
 80047d8:	f107 0346 	add.w	r3, r7, #70	; 0x46
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	6879      	ldr	r1, [r7, #4]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fc fc67 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&dc_bus_voltage_u16, packBuf, index);
 80047e6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80047ea:	683a      	ldr	r2, [r7, #0]
 80047ec:	6879      	ldr	r1, [r7, #4]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7fc fc3e 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&id_f32, packBuf, index);
 80047f4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7fc fc59 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&iq_f32, packBuf, index);
 8004802:	f107 0342 	add.w	r3, r7, #66	; 0x42
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	6879      	ldr	r1, [r7, #4]
 800480a:	4618      	mov	r0, r3
 800480c:	f7fc fc52 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&IArms_f32, packBuf, index);
 8004810:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	6879      	ldr	r1, [r7, #4]
 8004818:	4618      	mov	r0, r3
 800481a:	f7fc fc4b 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&torque_f32, packBuf, index);
 800481e:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	6879      	ldr	r1, [r7, #4]
 8004826:	4618      	mov	r0, r3
 8004828:	f7fc fc44 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.drive_status_union.drive_status_u8), packBuf, index);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	335f      	adds	r3, #95	; 0x5f
 8004830:	683a      	ldr	r2, [r7, #0]
 8004832:	6879      	ldr	r1, [r7, #4]
 8004834:	4618      	mov	r0, r3
 8004836:	f7fc fc91 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.driver_error_union.driver_error_u8), packBuf, index);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	335e      	adds	r3, #94	; 0x5e
 800483e:	683a      	ldr	r2, [r7, #0]
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	4618      	mov	r0, r3
 8004844:	f7fc fc8a 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT32toUINT8_LE(&(hydradata->driver_data.Odometer_u32), packBuf, index);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	3358      	adds	r3, #88	; 0x58
 800484c:	683a      	ldr	r2, [r7, #0]
 800484e:	6879      	ldr	r1, [r7, #4]
 8004850:	4618      	mov	r0, r3
 8004852:	f7fc fc51 	bl	80010f8 <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.Motor_Temperature_u8), packBuf, index);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	335c      	adds	r3, #92	; 0x5c
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	6879      	ldr	r1, [r7, #4]
 800485e:	4618      	mov	r0, r3
 8004860:	f7fc fc7c 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.actual_velocity_u8), packBuf, index);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	335d      	adds	r3, #93	; 0x5d
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	6879      	ldr	r1, [r7, #4]
 800486c:	4618      	mov	r0, r3
 800486e:	f7fc fc75 	bl	800115c <AESK_UINT8toUINT8CODE>
	uint16_t bat_volt_u16 = (uint16_t)(hydradata->bms_data.Bat_Voltage_f32 * FLOAT_CONVERTER_2);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	edd3 7a00 	vldr	s15, [r3]
 8004878:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8004a0c <createXBEEPackage+0x36c>
 800487c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004880:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004884:	ee17 3a90 	vmov	r3, s15
 8004888:	b29b      	uxth	r3, r3
 800488a:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t  bat_cur_s16 = (int16_t)(hydradata->bms_data.Bat_Current_f32 * FLOAT_CONVERTER_2);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004892:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8004a0c <createXBEEPackage+0x36c>
 8004896:	ee67 7a87 	vmul.f32	s15, s15, s14
 800489a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800489e:	ee17 3a90 	vmov	r3, s15
 80048a2:	b21b      	sxth	r3, r3
 80048a4:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t bat_cons_u16 = (uint16_t)(hydradata->bms_data.Bat_Cons_f32 * FLOAT_CONVERTER_1);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	edd3 7a02 	vldr	s15, [r3, #8]
 80048ac:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80048b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048b8:	ee17 3a90 	vmov	r3, s15
 80048bc:	b29b      	uxth	r3, r3
 80048be:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t soc_u16 = (uint16_t)(hydradata->bms_data.Soc_f32 * FLOAT_CONVERTER_2);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80048c6:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8004a0c <createXBEEPackage+0x36c>
 80048ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048d2:	ee17 3a90 	vmov	r3, s15
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t worst_cell_voltage_u16 = (uint16_t)(hydradata->bms_data.Worst_Cell_Voltage_f32 * FLOAT_CONVERTER_1);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	edd3 7a04 	vldr	s15, [r3, #16]
 80048e0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80048e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048ec:	ee17 3a90 	vmov	r3, s15
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	86bb      	strh	r3, [r7, #52]	; 0x34
	AESK_UINT16toUINT8_LE(&bat_volt_u16, packBuf, index);
 80048f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80048f8:	683a      	ldr	r2, [r7, #0]
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7fc fbb7 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&bat_cur_s16, packBuf, index);
 8004902:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	6879      	ldr	r1, [r7, #4]
 800490a:	4618      	mov	r0, r3
 800490c:	f7fc fbd2 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&bat_cons_u16, packBuf, index);
 8004910:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	6879      	ldr	r1, [r7, #4]
 8004918:	4618      	mov	r0, r3
 800491a:	f7fc fba9 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&soc_u16, packBuf, index);
 800491e:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8004922:	683a      	ldr	r2, [r7, #0]
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	4618      	mov	r0, r3
 8004928:	f7fc fba2 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_error.bms_error_u8), packBuf, index);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	3326      	adds	r3, #38	; 0x26
 8004930:	683a      	ldr	r2, [r7, #0]
 8004932:	6879      	ldr	r1, [r7, #4]
 8004934:	4618      	mov	r0, r3
 8004936:	f7fc fc11 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.dc_bus_state.dc_bus_state_u8), packBuf, index);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	3327      	adds	r3, #39	; 0x27
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	6879      	ldr	r1, [r7, #4]
 8004942:	4618      	mov	r0, r3
 8004944:	f7fc fc0a 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&worst_cell_voltage_u16, packBuf, index);
 8004948:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	4618      	mov	r0, r3
 8004952:	f7fc fb8d 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Worst_Cell_Address_u8), packBuf, index);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	3314      	adds	r3, #20
 800495a:	683a      	ldr	r2, [r7, #0]
 800495c:	6879      	ldr	r1, [r7, #4]
 800495e:	4618      	mov	r0, r3
 8004960:	f7fc fbfc 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Temperature_u8), packBuf, index);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	3315      	adds	r3, #21
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	6879      	ldr	r1, [r7, #4]
 800496c:	4618      	mov	r0, r3
 800496e:	f7fc fbf5 	bl	800115c <AESK_UINT8toUINT8CODE>
	
	uint32_t latitude_u32 = gps_data->latitude_f32 * GPS_CONVERTER;
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	edd3 7a55 	vldr	s15, [r3, #340]	; 0x154
 8004978:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8004a10 <createXBEEPackage+0x370>
 800497c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004980:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004984:	ee17 3a90 	vmov	r3, s15
 8004988:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t longtitude_u32 = gps_data->longtitude_f32 * GPS_CONVERTER;
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	edd3 7a56 	vldr	s15, [r3, #344]	; 0x158
 8004990:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004a10 <createXBEEPackage+0x370>
 8004994:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800499c:	ee17 3a90 	vmov	r3, s15
 80049a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	AESK_UINT32toUINT8_LE(&(latitude_u32), packBuf, index);
 80049a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80049a6:	683a      	ldr	r2, [r7, #0]
 80049a8:	6879      	ldr	r1, [r7, #4]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7fc fba4 	bl	80010f8 <AESK_UINT32toUINT8_LE>
	AESK_UINT32toUINT8_LE(&(longtitude_u32), packBuf, index);
 80049b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	6879      	ldr	r1, [r7, #4]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7fc fb9d 	bl	80010f8 <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(gps_data->speed_u8), packBuf, index);
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	f503 73ae 	add.w	r3, r3, #348	; 0x15c
 80049c4:	683a      	ldr	r2, [r7, #0]
 80049c6:	6879      	ldr	r1, [r7, #4]
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7fc fbc7 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->satellite_number_u8), packBuf, index);
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7fc fbbf 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->gpsEfficiency_u8), packBuf, index);
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	f203 135d 	addw	r3, r3, #349	; 0x15d
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	6879      	ldr	r1, [r7, #4]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fc fbb7 	bl	800115c <AESK_UINT8toUINT8CODE>
	

	uint16_t ems_bat_cons_u16 = (uint16_t)(hydradata->ems_data.bat_cons_f32 * FLOAT_CONVERTER_1);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80049f4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80049f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80049fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a00:	ee17 3a90 	vmov	r3, s15
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t ems_fc_cons_u16 = (uint16_t)(hydradata->ems_data.fc_cons_f32 * FLOAT_CONVERTER_1);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	e005      	b.n	8004a18 <createXBEEPackage+0x378>
 8004a0c:	42c80000 	.word	0x42c80000
 8004a10:	49742400 	.word	0x49742400
 8004a14:	42c80000 	.word	0x42c80000
 8004a18:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8004a1c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a28:	ee17 3a90 	vmov	r3, s15
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	853b      	strh	r3, [r7, #40]	; 0x28
	uint16_t ems_fc_cons_lt_u16 = (uint16_t)(hydradata->ems_data.fc_cons_lt_f32 * FLOAT_CONVERTER_1);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8004a36:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004a3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a42:	ee17 3a90 	vmov	r3, s15
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t ems_out_cons_u16 = (uint16_t)(hydradata->ems_data.out_cons_f32 * FLOAT_CONVERTER_1);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8004a50:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004a54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a5c:	ee17 3a90 	vmov	r3, s15
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	84bb      	strh	r3, [r7, #36]	; 0x24
	
	AESK_UINT16toUINT8_LE(&ems_bat_cons_u16, packBuf, index);
 8004a64:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	6879      	ldr	r1, [r7, #4]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7fc faff 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_u16, packBuf, index);
 8004a72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004a76:	683a      	ldr	r2, [r7, #0]
 8004a78:	6879      	ldr	r1, [r7, #4]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fc faf8 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_lt_u16, packBuf, index);
 8004a80:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7fc faf1 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_out_cons_u16, packBuf, index);
 8004a8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	6879      	ldr	r1, [r7, #4]
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7fc faea 	bl	8001070 <AESK_UINT16toUINT8_LE>

	int16_t ems_bat_current_s16 = (int16_t)(hydradata->ems_data.bat_current_f32 * FLOAT_CONVERTER_1);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004aa2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004aa6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004aaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004aae:	ee17 3a90 	vmov	r3, s15
 8004ab2:	b21b      	sxth	r3, r3
 8004ab4:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t ems_fc_current_s16 = (int16_t)(hydradata->ems_data.fc_current_f32 * FLOAT_CONVERTER_1);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004abc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ac4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ac8:	ee17 3a90 	vmov	r3, s15
 8004acc:	b21b      	sxth	r3, r3
 8004ace:	843b      	strh	r3, [r7, #32]
	int16_t ems_out_current_s16 =(int16_t)(hydradata->ems_data.out_current_f32 * FLOAT_CONVERTER_1);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8004ad6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ade:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ae2:	ee17 3a90 	vmov	r3, s15
 8004ae6:	b21b      	sxth	r3, r3
 8004ae8:	83fb      	strh	r3, [r7, #30]
	
	AESK_INT16toUINT8_LE(&ems_bat_current_s16, packBuf, index);
 8004aea:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	6879      	ldr	r1, [r7, #4]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7fc fade 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_current_s16, packBuf, index);
 8004af8:	f107 0320 	add.w	r3, r7, #32
 8004afc:	683a      	ldr	r2, [r7, #0]
 8004afe:	6879      	ldr	r1, [r7, #4]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f7fc fad7 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_current_s16, packBuf, index);
 8004b06:	f107 031e 	add.w	r3, r7, #30
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	6879      	ldr	r1, [r7, #4]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fc fad0 	bl	80010b4 <AESK_INT16toUINT8_LE>
	
	int16_t ems_bat_voltage_s16 = (int16_t)(hydradata->ems_data.bat_voltage_f32 * FLOAT_CONVERTER_1);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004b1a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b26:	ee17 3a90 	vmov	r3, s15
 8004b2a:	b21b      	sxth	r3, r3
 8004b2c:	83bb      	strh	r3, [r7, #28]
	int16_t ems_fc_voltage_s16 = (int16_t)(hydradata->ems_data.fc_voltage_f32 * FLOAT_CONVERTER_1);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8004b34:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004b38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b40:	ee17 3a90 	vmov	r3, s15
 8004b44:	b21b      	sxth	r3, r3
 8004b46:	837b      	strh	r3, [r7, #26]
	int16_t ems_out_voltage_s16 = (int16_t)(hydradata->ems_data.out_voltage_f32 * FLOAT_CONVERTER_1);	
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8004b4e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004b52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b5a:	ee17 3a90 	vmov	r3, s15
 8004b5e:	b21b      	sxth	r3, r3
 8004b60:	833b      	strh	r3, [r7, #24]
	
	AESK_INT16toUINT8_LE(&ems_bat_voltage_s16, packBuf, index);
 8004b62:	f107 031c 	add.w	r3, r7, #28
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	6879      	ldr	r1, [r7, #4]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fc faa2 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_voltage_s16, packBuf, index);
 8004b70:	f107 031a 	add.w	r3, r7, #26
 8004b74:	683a      	ldr	r2, [r7, #0]
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f7fc fa9b 	bl	80010b4 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_voltage_s16, packBuf, index);
 8004b7e:	f107 0318 	add.w	r3, r7, #24
 8004b82:	683a      	ldr	r2, [r7, #0]
 8004b84:	6879      	ldr	r1, [r7, #4]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fc fa94 	bl	80010b4 <AESK_INT16toUINT8_LE>
	
	uint16_t bat_soc_u16 = (uint16_t)(hydradata->ems_data.bat_soc__f32 * FLOAT_CONVERTER_2);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8004b92:	ed1f 7a60 	vldr	s14, [pc, #-384]	; 8004a14 <createXBEEPackage+0x374>
 8004b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b9e:	ee17 3a90 	vmov	r3, s15
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	82fb      	strh	r3, [r7, #22]
	AESK_INT8toUINT8CODE(&(hydradata->ems_data.penalty_s8), packBuf, index);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3390      	adds	r3, #144	; 0x90
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	6879      	ldr	r1, [r7, #4]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7fc faee 	bl	8001190 <AESK_INT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&bat_soc_u16, packBuf, index);
 8004bb4:	f107 0316 	add.w	r3, r7, #22
 8004bb8:	683a      	ldr	r2, [r7, #0]
 8004bba:	6879      	ldr	r1, [r7, #4]
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7fc fa57 	bl	8001070 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.temperature_u8), packBuf, index);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3398      	adds	r3, #152	; 0x98
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	6879      	ldr	r1, [r7, #4]
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7fc fac6 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.general_error_handler_u8), packBuf, index);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	3399      	adds	r3, #153	; 0x99
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	6879      	ldr	r1, [r7, #4]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fc fabf 	bl	800115c <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->can_error.can_error_u8), packBuf, index);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	33cc      	adds	r3, #204	; 0xcc
 8004be2:	683a      	ldr	r2, [r7, #0]
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7fc fab8 	bl	800115c <AESK_UINT8toUINT8CODE>
	xbee_data.crc = aeskCRCCalculator(packBuf, *(index));
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	881b      	ldrh	r3, [r3, #0]
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f812 	bl	8004c1c <aeskCRCCalculator>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	4b05      	ldr	r3, [pc, #20]	; (8004c14 <createXBEEPackage+0x574>)
 8004bfe:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
	AESK_UINT16toUINT8_LE(&(xbee_data.crc), packBuf, index); 	
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	6879      	ldr	r1, [r7, #4]
 8004c06:	4804      	ldr	r0, [pc, #16]	; (8004c18 <createXBEEPackage+0x578>)
 8004c08:	f7fc fa32 	bl	8001070 <AESK_UINT16toUINT8_LE>
}
 8004c0c:	bf00      	nop
 8004c0e:	3750      	adds	r7, #80	; 0x50
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	20002bd8 	.word	0x20002bd8
 8004c18:	20002ca4 	.word	0x20002ca4

08004c1c <aeskCRCCalculator>:

uint16_t aeskCRCCalculator(uint8_t * frame, size_t framesize) 
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint16_t crc16_data = 0;
 8004c26:	2300      	movs	r3, #0
 8004c28:	81fb      	strh	r3, [r7, #14]
  uint8_t data = 0;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	733b      	strb	r3, [r7, #12]
  for (uint8_t mlen = 0; mlen < framesize; mlen++) {
 8004c2e:	2300      	movs	r3, #0
 8004c30:	737b      	strb	r3, [r7, #13]
 8004c32:	e027      	b.n	8004c84 <aeskCRCCalculator+0x68>
    data = frame[mlen] ^ ((uint8_t)(crc16_data) & (uint8_t)(0xFF));
 8004c34:	7b7b      	ldrb	r3, [r7, #13]
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	4413      	add	r3, r2
 8004c3a:	781a      	ldrb	r2, [r3, #0]
 8004c3c:	89fb      	ldrh	r3, [r7, #14]
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	4053      	eors	r3, r2
 8004c42:	733b      	strb	r3, [r7, #12]
    data ^= data << 4;
 8004c44:	7b3b      	ldrb	r3, [r7, #12]
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	b25a      	sxtb	r2, r3
 8004c4a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8004c4e:	4053      	eors	r3, r2
 8004c50:	b25b      	sxtb	r3, r3
 8004c52:	733b      	strb	r3, [r7, #12]
    crc16_data = ((((uint16_t)data << 8) | ((crc16_data & 0xFF00) >> 8)) ^ (uint8_t)(data >> 4) ^ ((uint16_t)data << 3));
 8004c54:	7b3b      	ldrb	r3, [r7, #12]
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	b21a      	sxth	r2, r3
 8004c5a:	89fb      	ldrh	r3, [r7, #14]
 8004c5c:	0a1b      	lsrs	r3, r3, #8
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	b21b      	sxth	r3, r3
 8004c62:	4313      	orrs	r3, r2
 8004c64:	b21a      	sxth	r2, r3
 8004c66:	7b3b      	ldrb	r3, [r7, #12]
 8004c68:	091b      	lsrs	r3, r3, #4
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	b21b      	sxth	r3, r3
 8004c6e:	4053      	eors	r3, r2
 8004c70:	b21a      	sxth	r2, r3
 8004c72:	7b3b      	ldrb	r3, [r7, #12]
 8004c74:	00db      	lsls	r3, r3, #3
 8004c76:	b21b      	sxth	r3, r3
 8004c78:	4053      	eors	r3, r2
 8004c7a:	b21b      	sxth	r3, r3
 8004c7c:	81fb      	strh	r3, [r7, #14]
  for (uint8_t mlen = 0; mlen < framesize; mlen++) {
 8004c7e:	7b7b      	ldrb	r3, [r7, #13]
 8004c80:	3301      	adds	r3, #1
 8004c82:	737b      	strb	r3, [r7, #13]
 8004c84:	7b7b      	ldrb	r3, [r7, #13]
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d8d3      	bhi.n	8004c34 <aeskCRCCalculator+0x18>
  }
  return (crc16_data);
 8004c8c:	89fb      	ldrh	r3, [r7, #14]
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
	...

08004c9c <Can_Error_Control>:

void Can_Error_Control(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
	static uint32_t ems_can_ID_3_counter = 0;
	static uint32_t ems_can_ID_4_counter = 0;	
	

	
	if(hydradata.driver_can_ID_1_counter > driver_can_ID_1_counter || hydradata.driver_can_ID_2_counter > driver_can_ID_2_counter ||
 8004ca0:	4b68      	ldr	r3, [pc, #416]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004ca2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004ca6:	4b68      	ldr	r3, [pc, #416]	; (8004e48 <Can_Error_Control+0x1ac>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d80d      	bhi.n	8004cca <Can_Error_Control+0x2e>
 8004cae:	4b65      	ldr	r3, [pc, #404]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004cb0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8004cb4:	4b65      	ldr	r3, [pc, #404]	; (8004e4c <Can_Error_Control+0x1b0>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d806      	bhi.n	8004cca <Can_Error_Control+0x2e>
		 hydradata.driver_can_ID_3_counter > driver_can_ID_3_counter)
 8004cbc:	4b61      	ldr	r3, [pc, #388]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004cbe:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004cc2:	4b63      	ldr	r3, [pc, #396]	; (8004e50 <Can_Error_Control+0x1b4>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
	if(hydradata.driver_can_ID_1_counter > driver_can_ID_1_counter || hydradata.driver_can_ID_2_counter > driver_can_ID_2_counter ||
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d907      	bls.n	8004cda <Can_Error_Control+0x3e>
	{
		hydradata.can_error.can_error_state.driver_can_error = 0;
 8004cca:	4a5e      	ldr	r2, [pc, #376]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004ccc:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004cd0:	f36f 0382 	bfc	r3, #2, #1
 8004cd4:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 8004cd8:	e006      	b.n	8004ce8 <Can_Error_Control+0x4c>
	}
	
	else
	{
		hydradata.can_error.can_error_state.driver_can_error = 1;
 8004cda:	4a5a      	ldr	r2, [pc, #360]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004cdc:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004ce0:	f043 0304 	orr.w	r3, r3, #4
 8004ce4:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.bms_can_ID_1_counter > bms_can_ID_1_counter || hydradata.bms_can_ID_2_counter > bms_can_ID_2_counter ||
 8004ce8:	4b56      	ldr	r3, [pc, #344]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004cea:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004cee:	4b59      	ldr	r3, [pc, #356]	; (8004e54 <Can_Error_Control+0x1b8>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d814      	bhi.n	8004d20 <Can_Error_Control+0x84>
 8004cf6:	4b53      	ldr	r3, [pc, #332]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004cf8:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004cfc:	4b56      	ldr	r3, [pc, #344]	; (8004e58 <Can_Error_Control+0x1bc>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d80d      	bhi.n	8004d20 <Can_Error_Control+0x84>
		 hydradata.bms_can_ID_3_counter > bms_can_ID_3_counter || hydradata.bms_can_ID_4_counter > bms_can_ID_4_counter)
 8004d04:	4b4f      	ldr	r3, [pc, #316]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d06:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8004d0a:	4b54      	ldr	r3, [pc, #336]	; (8004e5c <Can_Error_Control+0x1c0>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
	if(hydradata.bms_can_ID_1_counter > bms_can_ID_1_counter || hydradata.bms_can_ID_2_counter > bms_can_ID_2_counter ||
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d806      	bhi.n	8004d20 <Can_Error_Control+0x84>
		 hydradata.bms_can_ID_3_counter > bms_can_ID_3_counter || hydradata.bms_can_ID_4_counter > bms_can_ID_4_counter)
 8004d12:	4b4c      	ldr	r3, [pc, #304]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d14:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004d18:	4b51      	ldr	r3, [pc, #324]	; (8004e60 <Can_Error_Control+0x1c4>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d907      	bls.n	8004d30 <Can_Error_Control+0x94>
	{
		hydradata.can_error.can_error_state.bms_can_error = 0;
 8004d20:	4a48      	ldr	r2, [pc, #288]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d22:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004d26:	f36f 0341 	bfc	r3, #1, #1
 8004d2a:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 8004d2e:	e006      	b.n	8004d3e <Can_Error_Control+0xa2>
	}
	
	else
	{
		hydradata.can_error.can_error_state.bms_can_error = 1;
 8004d30:	4a44      	ldr	r2, [pc, #272]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d32:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004d36:	f043 0302 	orr.w	r3, r3, #2
 8004d3a:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.vcu_can_ID_1_counter > vcu_can_ID_1_counter)
 8004d3e:	4b41      	ldr	r3, [pc, #260]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d40:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8004d44:	4b47      	ldr	r3, [pc, #284]	; (8004e64 <Can_Error_Control+0x1c8>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d907      	bls.n	8004d5c <Can_Error_Control+0xc0>
	{
		hydradata.can_error.can_error_state.vcu_can_error = 0;
 8004d4c:	4a3d      	ldr	r2, [pc, #244]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d4e:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004d52:	f36f 0300 	bfc	r3, #0, #1
 8004d56:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 8004d5a:	e006      	b.n	8004d6a <Can_Error_Control+0xce>
	}
	
	else
	{
		hydradata.can_error.can_error_state.vcu_can_error = 1;
 8004d5c:	4a39      	ldr	r2, [pc, #228]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d5e:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004d62:	f043 0301 	orr.w	r3, r3, #1
 8004d66:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.ems_can_ID_1_counter > ems_can_ID_1_counter || hydradata.ems_can_ID_2_counter > ems_can_ID_2_counter ||
 8004d6a:	4b36      	ldr	r3, [pc, #216]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d6c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004d70:	4b3d      	ldr	r3, [pc, #244]	; (8004e68 <Can_Error_Control+0x1cc>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d814      	bhi.n	8004da2 <Can_Error_Control+0x106>
 8004d78:	4b32      	ldr	r3, [pc, #200]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d7a:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8004d7e:	4b3b      	ldr	r3, [pc, #236]	; (8004e6c <Can_Error_Control+0x1d0>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d80d      	bhi.n	8004da2 <Can_Error_Control+0x106>
		 hydradata.ems_can_ID_3_counter > ems_can_ID_3_counter || hydradata.ems_can_ID_4_counter > ems_can_ID_4_counter)
 8004d86:	4b2f      	ldr	r3, [pc, #188]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d88:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8004d8c:	4b38      	ldr	r3, [pc, #224]	; (8004e70 <Can_Error_Control+0x1d4>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
	if(hydradata.ems_can_ID_1_counter > ems_can_ID_1_counter || hydradata.ems_can_ID_2_counter > ems_can_ID_2_counter ||
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d806      	bhi.n	8004da2 <Can_Error_Control+0x106>
		 hydradata.ems_can_ID_3_counter > ems_can_ID_3_counter || hydradata.ems_can_ID_4_counter > ems_can_ID_4_counter)
 8004d94:	4b2b      	ldr	r3, [pc, #172]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004d96:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8004d9a:	4b36      	ldr	r3, [pc, #216]	; (8004e74 <Can_Error_Control+0x1d8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d907      	bls.n	8004db2 <Can_Error_Control+0x116>
	{
		hydradata.can_error.can_error_state.ems_can_error = 0;
 8004da2:	4a28      	ldr	r2, [pc, #160]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004da4:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004da8:	f36f 03c3 	bfc	r3, #3, #1
 8004dac:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 8004db0:	e006      	b.n	8004dc0 <Can_Error_Control+0x124>
	}
	
	else
	{
		hydradata.can_error.can_error_state.ems_can_error = 1;
 8004db2:	4a24      	ldr	r2, [pc, #144]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004db4:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004db8:	f043 0308 	orr.w	r3, r3, #8
 8004dbc:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	
	
	vcu_can_ID_1_counter = hydradata.vcu_can_ID_1_counter;	
 8004dc0:	4b20      	ldr	r3, [pc, #128]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004dc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004dc6:	4a27      	ldr	r2, [pc, #156]	; (8004e64 <Can_Error_Control+0x1c8>)
 8004dc8:	6013      	str	r3, [r2, #0]
	
	bms_can_ID_1_counter = hydradata.bms_can_ID_1_counter;
 8004dca:	4b1e      	ldr	r3, [pc, #120]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004dcc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004dd0:	4a20      	ldr	r2, [pc, #128]	; (8004e54 <Can_Error_Control+0x1b8>)
 8004dd2:	6013      	str	r3, [r2, #0]
	bms_can_ID_2_counter = hydradata.bms_can_ID_2_counter;
 8004dd4:	4b1b      	ldr	r3, [pc, #108]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004dd6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004dda:	4a1f      	ldr	r2, [pc, #124]	; (8004e58 <Can_Error_Control+0x1bc>)
 8004ddc:	6013      	str	r3, [r2, #0]
	bms_can_ID_3_counter = hydradata.bms_can_ID_3_counter;
 8004dde:	4b19      	ldr	r3, [pc, #100]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004de0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004de4:	4a1d      	ldr	r2, [pc, #116]	; (8004e5c <Can_Error_Control+0x1c0>)
 8004de6:	6013      	str	r3, [r2, #0]
	bms_can_ID_4_counter = hydradata.bms_can_ID_4_counter;
 8004de8:	4b16      	ldr	r3, [pc, #88]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004dea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004dee:	4a1c      	ldr	r2, [pc, #112]	; (8004e60 <Can_Error_Control+0x1c4>)
 8004df0:	6013      	str	r3, [r2, #0]
	
	driver_can_ID_1_counter = hydradata.driver_can_ID_1_counter;
 8004df2:	4b14      	ldr	r3, [pc, #80]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004df4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004df8:	4a13      	ldr	r2, [pc, #76]	; (8004e48 <Can_Error_Control+0x1ac>)
 8004dfa:	6013      	str	r3, [r2, #0]
	driver_can_ID_2_counter = hydradata.driver_can_ID_2_counter;
 8004dfc:	4b11      	ldr	r3, [pc, #68]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004dfe:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004e02:	4a12      	ldr	r2, [pc, #72]	; (8004e4c <Can_Error_Control+0x1b0>)
 8004e04:	6013      	str	r3, [r2, #0]
	driver_can_ID_3_counter = hydradata.driver_can_ID_3_counter;
 8004e06:	4b0f      	ldr	r3, [pc, #60]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004e08:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8004e0c:	4a10      	ldr	r2, [pc, #64]	; (8004e50 <Can_Error_Control+0x1b4>)
 8004e0e:	6013      	str	r3, [r2, #0]

	ems_can_ID_1_counter = hydradata.ems_can_ID_1_counter;
 8004e10:	4b0c      	ldr	r3, [pc, #48]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004e12:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004e16:	4a14      	ldr	r2, [pc, #80]	; (8004e68 <Can_Error_Control+0x1cc>)
 8004e18:	6013      	str	r3, [r2, #0]
	ems_can_ID_2_counter = hydradata.ems_can_ID_2_counter;
 8004e1a:	4b0a      	ldr	r3, [pc, #40]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004e1c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004e20:	4a12      	ldr	r2, [pc, #72]	; (8004e6c <Can_Error_Control+0x1d0>)
 8004e22:	6013      	str	r3, [r2, #0]
	ems_can_ID_3_counter = hydradata.ems_can_ID_3_counter;
 8004e24:	4b07      	ldr	r3, [pc, #28]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004e26:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004e2a:	4a11      	ldr	r2, [pc, #68]	; (8004e70 <Can_Error_Control+0x1d4>)
 8004e2c:	6013      	str	r3, [r2, #0]
	ems_can_ID_4_counter = hydradata.ems_can_ID_4_counter;
 8004e2e:	4b05      	ldr	r3, [pc, #20]	; (8004e44 <Can_Error_Control+0x1a8>)
 8004e30:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004e34:	4a0f      	ldr	r2, [pc, #60]	; (8004e74 <Can_Error_Control+0x1d8>)
 8004e36:	6013      	str	r3, [r2, #0]
	
}
 8004e38:	bf00      	nop
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	20003040 	.word	0x20003040
 8004e48:	20000110 	.word	0x20000110
 8004e4c:	20000114 	.word	0x20000114
 8004e50:	20000118 	.word	0x20000118
 8004e54:	2000011c 	.word	0x2000011c
 8004e58:	20000120 	.word	0x20000120
 8004e5c:	20000124 	.word	0x20000124
 8004e60:	20000128 	.word	0x20000128
 8004e64:	2000012c 	.word	0x2000012c
 8004e68:	20000130 	.word	0x20000130
 8004e6c:	20000134 	.word	0x20000134
 8004e70:	20000138 	.word	0x20000138
 8004e74:	2000013c 	.word	0x2000013c

08004e78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004e7c:	bf00      	nop
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
	...

08004e88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e8e:	2300      	movs	r3, #0
 8004e90:	607b      	str	r3, [r7, #4]
 8004e92:	4b10      	ldr	r3, [pc, #64]	; (8004ed4 <HAL_MspInit+0x4c>)
 8004e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e96:	4a0f      	ldr	r2, [pc, #60]	; (8004ed4 <HAL_MspInit+0x4c>)
 8004e98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8004e9e:	4b0d      	ldr	r3, [pc, #52]	; (8004ed4 <HAL_MspInit+0x4c>)
 8004ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ea6:	607b      	str	r3, [r7, #4]
 8004ea8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004eaa:	2300      	movs	r3, #0
 8004eac:	603b      	str	r3, [r7, #0]
 8004eae:	4b09      	ldr	r3, [pc, #36]	; (8004ed4 <HAL_MspInit+0x4c>)
 8004eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb2:	4a08      	ldr	r2, [pc, #32]	; (8004ed4 <HAL_MspInit+0x4c>)
 8004eb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8004eba:	4b06      	ldr	r3, [pc, #24]	; (8004ed4 <HAL_MspInit+0x4c>)
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ec2:	603b      	str	r3, [r7, #0]
 8004ec4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004ec6:	bf00      	nop
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	40023800 	.word	0x40023800

08004ed8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08c      	sub	sp, #48	; 0x30
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ee0:	f107 031c 	add.w	r3, r7, #28
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	601a      	str	r2, [r3, #0]
 8004ee8:	605a      	str	r2, [r3, #4]
 8004eea:	609a      	str	r2, [r3, #8]
 8004eec:	60da      	str	r2, [r3, #12]
 8004eee:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a53      	ldr	r2, [pc, #332]	; (8005044 <HAL_CAN_MspInit+0x16c>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d146      	bne.n	8004f88 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004efa:	4b53      	ldr	r3, [pc, #332]	; (8005048 <HAL_CAN_MspInit+0x170>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	3301      	adds	r3, #1
 8004f00:	4a51      	ldr	r2, [pc, #324]	; (8005048 <HAL_CAN_MspInit+0x170>)
 8004f02:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004f04:	4b50      	ldr	r3, [pc, #320]	; (8005048 <HAL_CAN_MspInit+0x170>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d10d      	bne.n	8004f28 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	61bb      	str	r3, [r7, #24]
 8004f10:	4b4e      	ldr	r3, [pc, #312]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	4a4d      	ldr	r2, [pc, #308]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004f16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004f1a:	6413      	str	r3, [r2, #64]	; 0x40
 8004f1c:	4b4b      	ldr	r3, [pc, #300]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f24:	61bb      	str	r3, [r7, #24]
 8004f26:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]
 8004f2c:	4b47      	ldr	r3, [pc, #284]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004f2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f30:	4a46      	ldr	r2, [pc, #280]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004f32:	f043 0301 	orr.w	r3, r3, #1
 8004f36:	6313      	str	r3, [r2, #48]	; 0x30
 8004f38:	4b44      	ldr	r3, [pc, #272]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3c:	f003 0301 	and.w	r3, r3, #1
 8004f40:	617b      	str	r3, [r7, #20]
 8004f42:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004f44:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f4a:	2302      	movs	r3, #2
 8004f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f52:	2303      	movs	r3, #3
 8004f54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004f56:	2309      	movs	r3, #9
 8004f58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f5a:	f107 031c 	add.w	r3, r7, #28
 8004f5e:	4619      	mov	r1, r3
 8004f60:	483b      	ldr	r0, [pc, #236]	; (8005050 <HAL_CAN_MspInit+0x178>)
 8004f62:	f001 feb1 	bl	8006cc8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 3, 0);
 8004f66:	2200      	movs	r2, #0
 8004f68:	2103      	movs	r1, #3
 8004f6a:	2014      	movs	r0, #20
 8004f6c:	f001 fae5 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004f70:	2014      	movs	r0, #20
 8004f72:	f001 fafe 	bl	8006572 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 3, 0);
 8004f76:	2200      	movs	r2, #0
 8004f78:	2103      	movs	r1, #3
 8004f7a:	2015      	movs	r0, #21
 8004f7c:	f001 fadd 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8004f80:	2015      	movs	r0, #21
 8004f82:	f001 faf6 	bl	8006572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8004f86:	e058      	b.n	800503a <HAL_CAN_MspInit+0x162>
  else if(hcan->Instance==CAN2)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a31      	ldr	r2, [pc, #196]	; (8005054 <HAL_CAN_MspInit+0x17c>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d153      	bne.n	800503a <HAL_CAN_MspInit+0x162>
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004f92:	4b2d      	ldr	r3, [pc, #180]	; (8005048 <HAL_CAN_MspInit+0x170>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	3301      	adds	r3, #1
 8004f98:	4a2b      	ldr	r2, [pc, #172]	; (8005048 <HAL_CAN_MspInit+0x170>)
 8004f9a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004f9c:	4b2a      	ldr	r3, [pc, #168]	; (8005048 <HAL_CAN_MspInit+0x170>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d10d      	bne.n	8004fc0 <HAL_CAN_MspInit+0xe8>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	613b      	str	r3, [r7, #16]
 8004fa8:	4b28      	ldr	r3, [pc, #160]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fac:	4a27      	ldr	r2, [pc, #156]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004fae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004fb2:	6413      	str	r3, [r2, #64]	; 0x40
 8004fb4:	4b25      	ldr	r3, [pc, #148]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fbc:	613b      	str	r3, [r7, #16]
 8004fbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	60fb      	str	r3, [r7, #12]
 8004fc4:	4b21      	ldr	r3, [pc, #132]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc8:	4a20      	ldr	r2, [pc, #128]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004fca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fce:	6413      	str	r3, [r2, #64]	; 0x40
 8004fd0:	4b1e      	ldr	r3, [pc, #120]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004fd8:	60fb      	str	r3, [r7, #12]
 8004fda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fdc:	2300      	movs	r3, #0
 8004fde:	60bb      	str	r3, [r7, #8]
 8004fe0:	4b1a      	ldr	r3, [pc, #104]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe4:	4a19      	ldr	r2, [pc, #100]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004fe6:	f043 0302 	orr.w	r3, r3, #2
 8004fea:	6313      	str	r3, [r2, #48]	; 0x30
 8004fec:	4b17      	ldr	r3, [pc, #92]	; (800504c <HAL_CAN_MspInit+0x174>)
 8004fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff0:	f003 0302 	and.w	r3, r3, #2
 8004ff4:	60bb      	str	r3, [r7, #8]
 8004ff6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004ff8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004ffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ffe:	2302      	movs	r3, #2
 8005000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005002:	2300      	movs	r3, #0
 8005004:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005006:	2303      	movs	r3, #3
 8005008:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800500a:	2309      	movs	r3, #9
 800500c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800500e:	f107 031c 	add.w	r3, r7, #28
 8005012:	4619      	mov	r1, r3
 8005014:	4810      	ldr	r0, [pc, #64]	; (8005058 <HAL_CAN_MspInit+0x180>)
 8005016:	f001 fe57 	bl	8006cc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800501a:	2200      	movs	r2, #0
 800501c:	2100      	movs	r1, #0
 800501e:	2040      	movs	r0, #64	; 0x40
 8005020:	f001 fa8b 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8005024:	2040      	movs	r0, #64	; 0x40
 8005026:	f001 faa4 	bl	8006572 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 800502a:	2200      	movs	r2, #0
 800502c:	2100      	movs	r1, #0
 800502e:	2041      	movs	r0, #65	; 0x41
 8005030:	f001 fa83 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8005034:	2041      	movs	r0, #65	; 0x41
 8005036:	f001 fa9c 	bl	8006572 <HAL_NVIC_EnableIRQ>
}
 800503a:	bf00      	nop
 800503c:	3730      	adds	r7, #48	; 0x30
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	40006400 	.word	0x40006400
 8005048:	20000140 	.word	0x20000140
 800504c:	40023800 	.word	0x40023800
 8005050:	40020000 	.word	0x40020000
 8005054:	40006800 	.word	0x40006800
 8005058:	40020400 	.word	0x40020400

0800505c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a05      	ldr	r2, [pc, #20]	; (8005080 <HAL_RTC_MspInit+0x24>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d102      	bne.n	8005074 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800506e:	4b05      	ldr	r3, [pc, #20]	; (8005084 <HAL_RTC_MspInit+0x28>)
 8005070:	2201      	movs	r2, #1
 8005072:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr
 8005080:	40002800 	.word	0x40002800
 8005084:	42470e3c 	.word	0x42470e3c

08005088 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b08c      	sub	sp, #48	; 0x30
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005090:	f107 031c 	add.w	r3, r7, #28
 8005094:	2200      	movs	r2, #0
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	605a      	str	r2, [r3, #4]
 800509a:	609a      	str	r2, [r3, #8]
 800509c:	60da      	str	r2, [r3, #12]
 800509e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a77      	ldr	r2, [pc, #476]	; (8005284 <HAL_SD_MspInit+0x1fc>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	f040 80e8 	bne.w	800527c <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80050ac:	2300      	movs	r3, #0
 80050ae:	61bb      	str	r3, [r7, #24]
 80050b0:	4b75      	ldr	r3, [pc, #468]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050b4:	4a74      	ldr	r2, [pc, #464]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050ba:	6453      	str	r3, [r2, #68]	; 0x44
 80050bc:	4b72      	ldr	r3, [pc, #456]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050c8:	2300      	movs	r3, #0
 80050ca:	617b      	str	r3, [r7, #20]
 80050cc:	4b6e      	ldr	r3, [pc, #440]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d0:	4a6d      	ldr	r2, [pc, #436]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050d2:	f043 0301 	orr.w	r3, r3, #1
 80050d6:	6313      	str	r3, [r2, #48]	; 0x30
 80050d8:	4b6b      	ldr	r3, [pc, #428]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050dc:	f003 0301 	and.w	r3, r3, #1
 80050e0:	617b      	str	r3, [r7, #20]
 80050e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050e4:	2300      	movs	r3, #0
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	4b67      	ldr	r3, [pc, #412]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ec:	4a66      	ldr	r2, [pc, #408]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050ee:	f043 0302 	orr.w	r3, r3, #2
 80050f2:	6313      	str	r3, [r2, #48]	; 0x30
 80050f4:	4b64      	ldr	r3, [pc, #400]	; (8005288 <HAL_SD_MspInit+0x200>)
 80050f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	613b      	str	r3, [r7, #16]
 80050fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005100:	2300      	movs	r3, #0
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	4b60      	ldr	r3, [pc, #384]	; (8005288 <HAL_SD_MspInit+0x200>)
 8005106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005108:	4a5f      	ldr	r2, [pc, #380]	; (8005288 <HAL_SD_MspInit+0x200>)
 800510a:	f043 0304 	orr.w	r3, r3, #4
 800510e:	6313      	str	r3, [r2, #48]	; 0x30
 8005110:	4b5d      	ldr	r3, [pc, #372]	; (8005288 <HAL_SD_MspInit+0x200>)
 8005112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005114:	f003 0304 	and.w	r3, r3, #4
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PA6     ------> SDIO_CMD
    PB15     ------> SDIO_CK
    PC8     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800511c:	2340      	movs	r3, #64	; 0x40
 800511e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005120:	2302      	movs	r3, #2
 8005122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005124:	2300      	movs	r3, #0
 8005126:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005128:	2303      	movs	r3, #3
 800512a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800512c:	230c      	movs	r3, #12
 800512e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005130:	f107 031c 	add.w	r3, r7, #28
 8005134:	4619      	mov	r1, r3
 8005136:	4855      	ldr	r0, [pc, #340]	; (800528c <HAL_SD_MspInit+0x204>)
 8005138:	f001 fdc6 	bl	8006cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800513c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005142:	2302      	movs	r3, #2
 8005144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005146:	2300      	movs	r3, #0
 8005148:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800514a:	2303      	movs	r3, #3
 800514c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800514e:	230c      	movs	r3, #12
 8005150:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005152:	f107 031c 	add.w	r3, r7, #28
 8005156:	4619      	mov	r1, r3
 8005158:	484d      	ldr	r0, [pc, #308]	; (8005290 <HAL_SD_MspInit+0x208>)
 800515a:	f001 fdb5 	bl	8006cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800515e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005162:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005164:	2302      	movs	r3, #2
 8005166:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005168:	2300      	movs	r3, #0
 800516a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800516c:	2303      	movs	r3, #3
 800516e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005170:	230c      	movs	r3, #12
 8005172:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005174:	f107 031c 	add.w	r3, r7, #28
 8005178:	4619      	mov	r1, r3
 800517a:	4846      	ldr	r0, [pc, #280]	; (8005294 <HAL_SD_MspInit+0x20c>)
 800517c:	f001 fda4 	bl	8006cc8 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8005180:	4b45      	ldr	r3, [pc, #276]	; (8005298 <HAL_SD_MspInit+0x210>)
 8005182:	4a46      	ldr	r2, [pc, #280]	; (800529c <HAL_SD_MspInit+0x214>)
 8005184:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8005186:	4b44      	ldr	r3, [pc, #272]	; (8005298 <HAL_SD_MspInit+0x210>)
 8005188:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800518c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800518e:	4b42      	ldr	r3, [pc, #264]	; (8005298 <HAL_SD_MspInit+0x210>)
 8005190:	2200      	movs	r2, #0
 8005192:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005194:	4b40      	ldr	r3, [pc, #256]	; (8005298 <HAL_SD_MspInit+0x210>)
 8005196:	2200      	movs	r2, #0
 8005198:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800519a:	4b3f      	ldr	r3, [pc, #252]	; (8005298 <HAL_SD_MspInit+0x210>)
 800519c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80051a0:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80051a2:	4b3d      	ldr	r3, [pc, #244]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80051a8:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80051aa:	4b3b      	ldr	r3, [pc, #236]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80051b0:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80051b2:	4b39      	ldr	r3, [pc, #228]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051b4:	2220      	movs	r2, #32
 80051b6:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80051b8:	4b37      	ldr	r3, [pc, #220]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80051be:	4b36      	ldr	r3, [pc, #216]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051c0:	2204      	movs	r2, #4
 80051c2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80051c4:	4b34      	ldr	r3, [pc, #208]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051c6:	2203      	movs	r2, #3
 80051c8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80051ca:	4b33      	ldr	r3, [pc, #204]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051cc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80051d0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80051d2:	4b31      	ldr	r3, [pc, #196]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051d4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80051d8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80051da:	482f      	ldr	r0, [pc, #188]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051dc:	f001 f9e4 	bl	80065a8 <HAL_DMA_Init>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <HAL_SD_MspInit+0x162>
    {
      Error_Handler();
 80051e6:	f7ff fe47 	bl	8004e78 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	4a2a      	ldr	r2, [pc, #168]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051ee:	641a      	str	r2, [r3, #64]	; 0x40
 80051f0:	4a29      	ldr	r2, [pc, #164]	; (8005298 <HAL_SD_MspInit+0x210>)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 80051f6:	4b2a      	ldr	r3, [pc, #168]	; (80052a0 <HAL_SD_MspInit+0x218>)
 80051f8:	4a2a      	ldr	r2, [pc, #168]	; (80052a4 <HAL_SD_MspInit+0x21c>)
 80051fa:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80051fc:	4b28      	ldr	r3, [pc, #160]	; (80052a0 <HAL_SD_MspInit+0x218>)
 80051fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005202:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005204:	4b26      	ldr	r3, [pc, #152]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005206:	2240      	movs	r2, #64	; 0x40
 8005208:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800520a:	4b25      	ldr	r3, [pc, #148]	; (80052a0 <HAL_SD_MspInit+0x218>)
 800520c:	2200      	movs	r2, #0
 800520e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005210:	4b23      	ldr	r3, [pc, #140]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005212:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005216:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005218:	4b21      	ldr	r3, [pc, #132]	; (80052a0 <HAL_SD_MspInit+0x218>)
 800521a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800521e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005220:	4b1f      	ldr	r3, [pc, #124]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005222:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005226:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8005228:	4b1d      	ldr	r3, [pc, #116]	; (80052a0 <HAL_SD_MspInit+0x218>)
 800522a:	2220      	movs	r2, #32
 800522c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800522e:	4b1c      	ldr	r3, [pc, #112]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005230:	2200      	movs	r2, #0
 8005232:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005234:	4b1a      	ldr	r3, [pc, #104]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005236:	2204      	movs	r2, #4
 8005238:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800523a:	4b19      	ldr	r3, [pc, #100]	; (80052a0 <HAL_SD_MspInit+0x218>)
 800523c:	2203      	movs	r2, #3
 800523e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8005240:	4b17      	ldr	r3, [pc, #92]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005242:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005246:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8005248:	4b15      	ldr	r3, [pc, #84]	; (80052a0 <HAL_SD_MspInit+0x218>)
 800524a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800524e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8005250:	4813      	ldr	r0, [pc, #76]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005252:	f001 f9a9 	bl	80065a8 <HAL_DMA_Init>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d001      	beq.n	8005260 <HAL_SD_MspInit+0x1d8>
    {
      Error_Handler();
 800525c:	f7ff fe0c 	bl	8004e78 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a0f      	ldr	r2, [pc, #60]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005264:	63da      	str	r2, [r3, #60]	; 0x3c
 8005266:	4a0e      	ldr	r2, [pc, #56]	; (80052a0 <HAL_SD_MspInit+0x218>)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800526c:	2200      	movs	r2, #0
 800526e:	2100      	movs	r1, #0
 8005270:	2031      	movs	r0, #49	; 0x31
 8005272:	f001 f962 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8005276:	2031      	movs	r0, #49	; 0x31
 8005278:	f001 f97b 	bl	8006572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800527c:	bf00      	nop
 800527e:	3730      	adds	r7, #48	; 0x30
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40012c00 	.word	0x40012c00
 8005288:	40023800 	.word	0x40023800
 800528c:	40020000 	.word	0x40020000
 8005290:	40020400 	.word	0x40020400
 8005294:	40020800 	.word	0x40020800
 8005298:	20000384 	.word	0x20000384
 800529c:	400264a0 	.word	0x400264a0
 80052a0:	20002d34 	.word	0x20002d34
 80052a4:	40026458 	.word	0x40026458

080052a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a0e      	ldr	r2, [pc, #56]	; (80052f0 <HAL_TIM_Base_MspInit+0x48>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d115      	bne.n	80052e6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80052ba:	2300      	movs	r3, #0
 80052bc:	60fb      	str	r3, [r7, #12]
 80052be:	4b0d      	ldr	r3, [pc, #52]	; (80052f4 <HAL_TIM_Base_MspInit+0x4c>)
 80052c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c2:	4a0c      	ldr	r2, [pc, #48]	; (80052f4 <HAL_TIM_Base_MspInit+0x4c>)
 80052c4:	f043 0310 	orr.w	r3, r3, #16
 80052c8:	6413      	str	r3, [r2, #64]	; 0x40
 80052ca:	4b0a      	ldr	r3, [pc, #40]	; (80052f4 <HAL_TIM_Base_MspInit+0x4c>)
 80052cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ce:	f003 0310 	and.w	r3, r3, #16
 80052d2:	60fb      	str	r3, [r7, #12]
 80052d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 2, 0);
 80052d6:	2200      	movs	r2, #0
 80052d8:	2102      	movs	r1, #2
 80052da:	2036      	movs	r0, #54	; 0x36
 80052dc:	f001 f92d 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80052e0:	2036      	movs	r0, #54	; 0x36
 80052e2:	f001 f946 	bl	8006572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80052e6:	bf00      	nop
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	40001000 	.word	0x40001000
 80052f4:	40023800 	.word	0x40023800

080052f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08e      	sub	sp, #56	; 0x38
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005300:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005304:	2200      	movs	r2, #0
 8005306:	601a      	str	r2, [r3, #0]
 8005308:	605a      	str	r2, [r3, #4]
 800530a:	609a      	str	r2, [r3, #8]
 800530c:	60da      	str	r2, [r3, #12]
 800530e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a7e      	ldr	r2, [pc, #504]	; (8005510 <HAL_UART_MspInit+0x218>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d135      	bne.n	8005386 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800531a:	2300      	movs	r3, #0
 800531c:	623b      	str	r3, [r7, #32]
 800531e:	4b7d      	ldr	r3, [pc, #500]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005322:	4a7c      	ldr	r2, [pc, #496]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005324:	f043 0310 	orr.w	r3, r3, #16
 8005328:	6453      	str	r3, [r2, #68]	; 0x44
 800532a:	4b7a      	ldr	r3, [pc, #488]	; (8005514 <HAL_UART_MspInit+0x21c>)
 800532c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532e:	f003 0310 	and.w	r3, r3, #16
 8005332:	623b      	str	r3, [r7, #32]
 8005334:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005336:	2300      	movs	r3, #0
 8005338:	61fb      	str	r3, [r7, #28]
 800533a:	4b76      	ldr	r3, [pc, #472]	; (8005514 <HAL_UART_MspInit+0x21c>)
 800533c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533e:	4a75      	ldr	r2, [pc, #468]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005340:	f043 0301 	orr.w	r3, r3, #1
 8005344:	6313      	str	r3, [r2, #48]	; 0x30
 8005346:	4b73      	ldr	r3, [pc, #460]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	61fb      	str	r3, [r7, #28]
 8005350:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005352:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005356:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005358:	2302      	movs	r3, #2
 800535a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800535c:	2300      	movs	r3, #0
 800535e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005360:	2303      	movs	r3, #3
 8005362:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005364:	2307      	movs	r3, #7
 8005366:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800536c:	4619      	mov	r1, r3
 800536e:	486a      	ldr	r0, [pc, #424]	; (8005518 <HAL_UART_MspInit+0x220>)
 8005370:	f001 fcaa 	bl	8006cc8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8005374:	2200      	movs	r2, #0
 8005376:	2101      	movs	r1, #1
 8005378:	2025      	movs	r0, #37	; 0x25
 800537a:	f001 f8de 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800537e:	2025      	movs	r0, #37	; 0x25
 8005380:	f001 f8f7 	bl	8006572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005384:	e0bf      	b.n	8005506 <HAL_UART_MspInit+0x20e>
  else if(huart->Instance==USART2)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a64      	ldr	r2, [pc, #400]	; (800551c <HAL_UART_MspInit+0x224>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d162      	bne.n	8005456 <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005390:	2300      	movs	r3, #0
 8005392:	61bb      	str	r3, [r7, #24]
 8005394:	4b5f      	ldr	r3, [pc, #380]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005398:	4a5e      	ldr	r2, [pc, #376]	; (8005514 <HAL_UART_MspInit+0x21c>)
 800539a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800539e:	6413      	str	r3, [r2, #64]	; 0x40
 80053a0:	4b5c      	ldr	r3, [pc, #368]	; (8005514 <HAL_UART_MspInit+0x21c>)
 80053a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053a8:	61bb      	str	r3, [r7, #24]
 80053aa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053ac:	2300      	movs	r3, #0
 80053ae:	617b      	str	r3, [r7, #20]
 80053b0:	4b58      	ldr	r3, [pc, #352]	; (8005514 <HAL_UART_MspInit+0x21c>)
 80053b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b4:	4a57      	ldr	r2, [pc, #348]	; (8005514 <HAL_UART_MspInit+0x21c>)
 80053b6:	f043 0301 	orr.w	r3, r3, #1
 80053ba:	6313      	str	r3, [r2, #48]	; 0x30
 80053bc:	4b55      	ldr	r3, [pc, #340]	; (8005514 <HAL_UART_MspInit+0x21c>)
 80053be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	617b      	str	r3, [r7, #20]
 80053c6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80053c8:	230c      	movs	r3, #12
 80053ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053cc:	2302      	movs	r3, #2
 80053ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d0:	2300      	movs	r3, #0
 80053d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053d4:	2303      	movs	r3, #3
 80053d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80053d8:	2307      	movs	r3, #7
 80053da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053e0:	4619      	mov	r1, r3
 80053e2:	484d      	ldr	r0, [pc, #308]	; (8005518 <HAL_UART_MspInit+0x220>)
 80053e4:	f001 fc70 	bl	8006cc8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80053e8:	4b4d      	ldr	r3, [pc, #308]	; (8005520 <HAL_UART_MspInit+0x228>)
 80053ea:	4a4e      	ldr	r2, [pc, #312]	; (8005524 <HAL_UART_MspInit+0x22c>)
 80053ec:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80053ee:	4b4c      	ldr	r3, [pc, #304]	; (8005520 <HAL_UART_MspInit+0x228>)
 80053f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80053f4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80053f6:	4b4a      	ldr	r3, [pc, #296]	; (8005520 <HAL_UART_MspInit+0x228>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053fc:	4b48      	ldr	r3, [pc, #288]	; (8005520 <HAL_UART_MspInit+0x228>)
 80053fe:	2200      	movs	r2, #0
 8005400:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005402:	4b47      	ldr	r3, [pc, #284]	; (8005520 <HAL_UART_MspInit+0x228>)
 8005404:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005408:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800540a:	4b45      	ldr	r3, [pc, #276]	; (8005520 <HAL_UART_MspInit+0x228>)
 800540c:	2200      	movs	r2, #0
 800540e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005410:	4b43      	ldr	r3, [pc, #268]	; (8005520 <HAL_UART_MspInit+0x228>)
 8005412:	2200      	movs	r2, #0
 8005414:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8005416:	4b42      	ldr	r3, [pc, #264]	; (8005520 <HAL_UART_MspInit+0x228>)
 8005418:	2200      	movs	r2, #0
 800541a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800541c:	4b40      	ldr	r3, [pc, #256]	; (8005520 <HAL_UART_MspInit+0x228>)
 800541e:	2200      	movs	r2, #0
 8005420:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005422:	4b3f      	ldr	r3, [pc, #252]	; (8005520 <HAL_UART_MspInit+0x228>)
 8005424:	2200      	movs	r2, #0
 8005426:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005428:	483d      	ldr	r0, [pc, #244]	; (8005520 <HAL_UART_MspInit+0x228>)
 800542a:	f001 f8bd 	bl	80065a8 <HAL_DMA_Init>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <HAL_UART_MspInit+0x140>
      Error_Handler();
 8005434:	f7ff fd20 	bl	8004e78 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a39      	ldr	r2, [pc, #228]	; (8005520 <HAL_UART_MspInit+0x228>)
 800543c:	635a      	str	r2, [r3, #52]	; 0x34
 800543e:	4a38      	ldr	r2, [pc, #224]	; (8005520 <HAL_UART_MspInit+0x228>)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8005444:	2200      	movs	r2, #0
 8005446:	2101      	movs	r1, #1
 8005448:	2026      	movs	r0, #38	; 0x26
 800544a:	f001 f876 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800544e:	2026      	movs	r0, #38	; 0x26
 8005450:	f001 f88f 	bl	8006572 <HAL_NVIC_EnableIRQ>
}
 8005454:	e057      	b.n	8005506 <HAL_UART_MspInit+0x20e>
  else if(huart->Instance==USART3)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a33      	ldr	r2, [pc, #204]	; (8005528 <HAL_UART_MspInit+0x230>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d152      	bne.n	8005506 <HAL_UART_MspInit+0x20e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005460:	2300      	movs	r3, #0
 8005462:	613b      	str	r3, [r7, #16]
 8005464:	4b2b      	ldr	r3, [pc, #172]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005468:	4a2a      	ldr	r2, [pc, #168]	; (8005514 <HAL_UART_MspInit+0x21c>)
 800546a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800546e:	6413      	str	r3, [r2, #64]	; 0x40
 8005470:	4b28      	ldr	r3, [pc, #160]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005474:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005478:	613b      	str	r3, [r7, #16]
 800547a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800547c:	2300      	movs	r3, #0
 800547e:	60fb      	str	r3, [r7, #12]
 8005480:	4b24      	ldr	r3, [pc, #144]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005484:	4a23      	ldr	r2, [pc, #140]	; (8005514 <HAL_UART_MspInit+0x21c>)
 8005486:	f043 0304 	orr.w	r3, r3, #4
 800548a:	6313      	str	r3, [r2, #48]	; 0x30
 800548c:	4b21      	ldr	r3, [pc, #132]	; (8005514 <HAL_UART_MspInit+0x21c>)
 800548e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005490:	f003 0304 	and.w	r3, r3, #4
 8005494:	60fb      	str	r3, [r7, #12]
 8005496:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005498:	2300      	movs	r3, #0
 800549a:	60bb      	str	r3, [r7, #8]
 800549c:	4b1d      	ldr	r3, [pc, #116]	; (8005514 <HAL_UART_MspInit+0x21c>)
 800549e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054a0:	4a1c      	ldr	r2, [pc, #112]	; (8005514 <HAL_UART_MspInit+0x21c>)
 80054a2:	f043 0302 	orr.w	r3, r3, #2
 80054a6:	6313      	str	r3, [r2, #48]	; 0x30
 80054a8:	4b1a      	ldr	r3, [pc, #104]	; (8005514 <HAL_UART_MspInit+0x21c>)
 80054aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ac:	f003 0302 	and.w	r3, r3, #2
 80054b0:	60bb      	str	r3, [r7, #8]
 80054b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80054b4:	2320      	movs	r3, #32
 80054b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054b8:	2302      	movs	r3, #2
 80054ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054bc:	2300      	movs	r3, #0
 80054be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054c0:	2303      	movs	r3, #3
 80054c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80054c4:	2307      	movs	r3, #7
 80054c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80054c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054cc:	4619      	mov	r1, r3
 80054ce:	4817      	ldr	r0, [pc, #92]	; (800552c <HAL_UART_MspInit+0x234>)
 80054d0:	f001 fbfa 	bl	8006cc8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80054d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054da:	2302      	movs	r3, #2
 80054dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054de:	2300      	movs	r3, #0
 80054e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054e2:	2303      	movs	r3, #3
 80054e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80054e6:	2307      	movs	r3, #7
 80054e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054ee:	4619      	mov	r1, r3
 80054f0:	480f      	ldr	r0, [pc, #60]	; (8005530 <HAL_UART_MspInit+0x238>)
 80054f2:	f001 fbe9 	bl	8006cc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 80054f6:	2200      	movs	r2, #0
 80054f8:	2103      	movs	r1, #3
 80054fa:	2027      	movs	r0, #39	; 0x27
 80054fc:	f001 f81d 	bl	800653a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005500:	2027      	movs	r0, #39	; 0x27
 8005502:	f001 f836 	bl	8006572 <HAL_NVIC_EnableIRQ>
}
 8005506:	bf00      	nop
 8005508:	3738      	adds	r7, #56	; 0x38
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	40011000 	.word	0x40011000
 8005514:	40023800 	.word	0x40023800
 8005518:	40020000 	.word	0x40020000
 800551c:	40004400 	.word	0x40004400
 8005520:	200003e4 	.word	0x200003e4
 8005524:	40026088 	.word	0x40026088
 8005528:	40004800 	.word	0x40004800
 800552c:	40020800 	.word	0x40020800
 8005530:	40020400 	.word	0x40020400

08005534 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005534:	b480      	push	{r7}
 8005536:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005538:	bf00      	nop
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005542:	b480      	push	{r7}
 8005544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005546:	e7fe      	b.n	8005546 <HardFault_Handler+0x4>

08005548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005548:	b480      	push	{r7}
 800554a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800554c:	e7fe      	b.n	800554c <MemManage_Handler+0x4>

0800554e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800554e:	b480      	push	{r7}
 8005550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005552:	e7fe      	b.n	8005552 <BusFault_Handler+0x4>

08005554 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005558:	e7fe      	b.n	8005558 <UsageFault_Handler+0x4>

0800555a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800555a:	b480      	push	{r7}
 800555c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800555e:	bf00      	nop
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800556c:	bf00      	nop
 800556e:	46bd      	mov	sp, r7
 8005570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005574:	4770      	bx	lr

08005576 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005576:	b480      	push	{r7}
 8005578:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800557a:	bf00      	nop
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005588:	f000 f942 	bl	8005810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800558c:	bf00      	nop
 800558e:	bd80      	pop	{r7, pc}

08005590 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005594:	4802      	ldr	r0, [pc, #8]	; (80055a0 <DMA1_Stream5_IRQHandler+0x10>)
 8005596:	f001 f92f 	bl	80067f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800559a:	bf00      	nop
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	200003e4 	.word	0x200003e4

080055a4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80055a8:	4802      	ldr	r0, [pc, #8]	; (80055b4 <CAN1_RX0_IRQHandler+0x10>)
 80055aa:	f000 fccb 	bl	8005f44 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80055ae:	bf00      	nop
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	20003018 	.word	0x20003018

080055b8 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80055bc:	4802      	ldr	r0, [pc, #8]	; (80055c8 <CAN1_RX1_IRQHandler+0x10>)
 80055be:	f000 fcc1 	bl	8005f44 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80055c2:	bf00      	nop
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	20003018 	.word	0x20003018

080055cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80055d0:	4802      	ldr	r0, [pc, #8]	; (80055dc <USART1_IRQHandler+0x10>)
 80055d2:	f004 fd0f 	bl	8009ff4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80055d6:	bf00      	nop
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	20002cd0 	.word	0x20002cd0

080055e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80055e4:	4802      	ldr	r0, [pc, #8]	; (80055f0 <USART2_IRQHandler+0x10>)
 80055e6:	f004 fd05 	bl	8009ff4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80055ea:	bf00      	nop
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	20002fd8 	.word	0x20002fd8

080055f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80055f8:	4802      	ldr	r0, [pc, #8]	; (8005604 <USART3_IRQHandler+0x10>)
 80055fa:	f004 fcfb 	bl	8009ff4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80055fe:	bf00      	nop
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	20000448 	.word	0x20000448

08005608 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800560c:	4802      	ldr	r0, [pc, #8]	; (8005618 <SDIO_IRQHandler+0x10>)
 800560e:	f003 fa25 	bl	8008a5c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8005612:	bf00      	nop
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	20002f40 	.word	0x20002f40

0800561c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005620:	4802      	ldr	r0, [pc, #8]	; (800562c <TIM6_IRQHandler+0x10>)
 8005622:	f004 f872 	bl	800970a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8005626:	bf00      	nop
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	20002d94 	.word	0x20002d94

08005630 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8005634:	4802      	ldr	r0, [pc, #8]	; (8005640 <DMA2_Stream3_IRQHandler+0x10>)
 8005636:	f001 f8df 	bl	80067f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800563a:	bf00      	nop
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	20002d34 	.word	0x20002d34

08005644 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8005648:	4802      	ldr	r0, [pc, #8]	; (8005654 <CAN2_RX0_IRQHandler+0x10>)
 800564a:	f000 fc7b 	bl	8005f44 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800564e:	bf00      	nop
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	20002ca8 	.word	0x20002ca8

08005658 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800565c:	4802      	ldr	r0, [pc, #8]	; (8005668 <CAN2_RX1_IRQHandler+0x10>)
 800565e:	f000 fc71 	bl	8005f44 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8005662:	bf00      	nop
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	20002ca8 	.word	0x20002ca8

0800566c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8005670:	4802      	ldr	r0, [pc, #8]	; (800567c <DMA2_Stream6_IRQHandler+0x10>)
 8005672:	f001 f8c1 	bl	80067f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005676:	bf00      	nop
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	20000384 	.word	0x20000384

08005680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005688:	4a14      	ldr	r2, [pc, #80]	; (80056dc <_sbrk+0x5c>)
 800568a:	4b15      	ldr	r3, [pc, #84]	; (80056e0 <_sbrk+0x60>)
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005694:	4b13      	ldr	r3, [pc, #76]	; (80056e4 <_sbrk+0x64>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d102      	bne.n	80056a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800569c:	4b11      	ldr	r3, [pc, #68]	; (80056e4 <_sbrk+0x64>)
 800569e:	4a12      	ldr	r2, [pc, #72]	; (80056e8 <_sbrk+0x68>)
 80056a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80056a2:	4b10      	ldr	r3, [pc, #64]	; (80056e4 <_sbrk+0x64>)
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4413      	add	r3, r2
 80056aa:	693a      	ldr	r2, [r7, #16]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d207      	bcs.n	80056c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80056b0:	f009 f97a 	bl	800e9a8 <__errno>
 80056b4:	4602      	mov	r2, r0
 80056b6:	230c      	movs	r3, #12
 80056b8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80056ba:	f04f 33ff 	mov.w	r3, #4294967295
 80056be:	e009      	b.n	80056d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80056c0:	4b08      	ldr	r3, [pc, #32]	; (80056e4 <_sbrk+0x64>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80056c6:	4b07      	ldr	r3, [pc, #28]	; (80056e4 <_sbrk+0x64>)
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4413      	add	r3, r2
 80056ce:	4a05      	ldr	r2, [pc, #20]	; (80056e4 <_sbrk+0x64>)
 80056d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80056d2:	68fb      	ldr	r3, [r7, #12]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3718      	adds	r7, #24
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	20040000 	.word	0x20040000
 80056e0:	00000400 	.word	0x00000400
 80056e4:	20000144 	.word	0x20000144
 80056e8:	20005188 	.word	0x20005188

080056ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80056ec:	b480      	push	{r7}
 80056ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80056f0:	4b08      	ldr	r3, [pc, #32]	; (8005714 <SystemInit+0x28>)
 80056f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056f6:	4a07      	ldr	r2, [pc, #28]	; (8005714 <SystemInit+0x28>)
 80056f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80056fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005700:	4b04      	ldr	r3, [pc, #16]	; (8005714 <SystemInit+0x28>)
 8005702:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005706:	609a      	str	r2, [r3, #8]
#endif
}
 8005708:	bf00      	nop
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	e000ed00 	.word	0xe000ed00

08005718 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8005718:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005750 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800571c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800571e:	e003      	b.n	8005728 <LoopCopyDataInit>

08005720 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005720:	4b0c      	ldr	r3, [pc, #48]	; (8005754 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005722:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005724:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005726:	3104      	adds	r1, #4

08005728 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005728:	480b      	ldr	r0, [pc, #44]	; (8005758 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800572a:	4b0c      	ldr	r3, [pc, #48]	; (800575c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800572c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800572e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005730:	d3f6      	bcc.n	8005720 <CopyDataInit>
  ldr  r2, =_sbss
 8005732:	4a0b      	ldr	r2, [pc, #44]	; (8005760 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005734:	e002      	b.n	800573c <LoopFillZerobss>

08005736 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8005736:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005738:	f842 3b04 	str.w	r3, [r2], #4

0800573c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800573c:	4b09      	ldr	r3, [pc, #36]	; (8005764 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800573e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005740:	d3f9      	bcc.n	8005736 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005742:	f7ff ffd3 	bl	80056ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005746:	f009 f935 	bl	800e9b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800574a:	f7fc fcb3 	bl	80020b4 <main>
  bx  lr    
 800574e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8005750:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8005754:	0800fe68 	.word	0x0800fe68
  ldr  r0, =_sdata
 8005758:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800575c:	200000cc 	.word	0x200000cc
  ldr  r2, =_sbss
 8005760:	200000cc 	.word	0x200000cc
  ldr  r3, = _ebss
 8005764:	20005188 	.word	0x20005188

08005768 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005768:	e7fe      	b.n	8005768 <ADC_IRQHandler>
	...

0800576c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005770:	4b0e      	ldr	r3, [pc, #56]	; (80057ac <HAL_Init+0x40>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a0d      	ldr	r2, [pc, #52]	; (80057ac <HAL_Init+0x40>)
 8005776:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800577a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800577c:	4b0b      	ldr	r3, [pc, #44]	; (80057ac <HAL_Init+0x40>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a0a      	ldr	r2, [pc, #40]	; (80057ac <HAL_Init+0x40>)
 8005782:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005786:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005788:	4b08      	ldr	r3, [pc, #32]	; (80057ac <HAL_Init+0x40>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a07      	ldr	r2, [pc, #28]	; (80057ac <HAL_Init+0x40>)
 800578e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005792:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005794:	2003      	movs	r0, #3
 8005796:	f000 fec5 	bl	8006524 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800579a:	2000      	movs	r0, #0
 800579c:	f000 f808 	bl	80057b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80057a0:	f7ff fb72 	bl	8004e88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	40023c00 	.word	0x40023c00

080057b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80057b8:	4b12      	ldr	r3, [pc, #72]	; (8005804 <HAL_InitTick+0x54>)
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	4b12      	ldr	r3, [pc, #72]	; (8005808 <HAL_InitTick+0x58>)
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	4619      	mov	r1, r3
 80057c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80057c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80057ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ce:	4618      	mov	r0, r3
 80057d0:	f000 fedd 	bl	800658e <HAL_SYSTICK_Config>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e00e      	b.n	80057fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2b0f      	cmp	r3, #15
 80057e2:	d80a      	bhi.n	80057fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80057e4:	2200      	movs	r2, #0
 80057e6:	6879      	ldr	r1, [r7, #4]
 80057e8:	f04f 30ff 	mov.w	r0, #4294967295
 80057ec:	f000 fea5 	bl	800653a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80057f0:	4a06      	ldr	r2, [pc, #24]	; (800580c <HAL_InitTick+0x5c>)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
 80057f8:	e000      	b.n	80057fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	20000058 	.word	0x20000058
 8005808:	20000060 	.word	0x20000060
 800580c:	2000005c 	.word	0x2000005c

08005810 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005810:	b480      	push	{r7}
 8005812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005814:	4b06      	ldr	r3, [pc, #24]	; (8005830 <HAL_IncTick+0x20>)
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	461a      	mov	r2, r3
 800581a:	4b06      	ldr	r3, [pc, #24]	; (8005834 <HAL_IncTick+0x24>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4413      	add	r3, r2
 8005820:	4a04      	ldr	r2, [pc, #16]	; (8005834 <HAL_IncTick+0x24>)
 8005822:	6013      	str	r3, [r2, #0]
}
 8005824:	bf00      	nop
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	20000060 	.word	0x20000060
 8005834:	20003110 	.word	0x20003110

08005838 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005838:	b480      	push	{r7}
 800583a:	af00      	add	r7, sp, #0
  return uwTick;
 800583c:	4b03      	ldr	r3, [pc, #12]	; (800584c <HAL_GetTick+0x14>)
 800583e:	681b      	ldr	r3, [r3, #0]
}
 8005840:	4618      	mov	r0, r3
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	20003110 	.word	0x20003110

08005850 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005858:	f7ff ffee 	bl	8005838 <HAL_GetTick>
 800585c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005868:	d005      	beq.n	8005876 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800586a:	4b09      	ldr	r3, [pc, #36]	; (8005890 <HAL_Delay+0x40>)
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	461a      	mov	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	4413      	add	r3, r2
 8005874:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005876:	bf00      	nop
 8005878:	f7ff ffde 	bl	8005838 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	429a      	cmp	r2, r3
 8005886:	d8f7      	bhi.n	8005878 <HAL_Delay+0x28>
  {
  }
}
 8005888:	bf00      	nop
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	20000060 	.word	0x20000060

08005894 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d101      	bne.n	80058a6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e0ed      	b.n	8005a82 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d102      	bne.n	80058b8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7ff fb10 	bl	8004ed8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f022 0202 	bic.w	r2, r2, #2
 80058c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058c8:	f7ff ffb6 	bl	8005838 <HAL_GetTick>
 80058cc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80058ce:	e012      	b.n	80058f6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80058d0:	f7ff ffb2 	bl	8005838 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b0a      	cmp	r3, #10
 80058dc:	d90b      	bls.n	80058f6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2205      	movs	r2, #5
 80058ee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e0c5      	b.n	8005a82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e5      	bne.n	80058d0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0201 	orr.w	r2, r2, #1
 8005912:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005914:	f7ff ff90 	bl	8005838 <HAL_GetTick>
 8005918:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800591a:	e012      	b.n	8005942 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800591c:	f7ff ff8c 	bl	8005838 <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	2b0a      	cmp	r3, #10
 8005928:	d90b      	bls.n	8005942 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2205      	movs	r2, #5
 800593a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e09f      	b.n	8005a82 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b00      	cmp	r3, #0
 800594e:	d0e5      	beq.n	800591c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	7e1b      	ldrb	r3, [r3, #24]
 8005954:	2b01      	cmp	r3, #1
 8005956:	d108      	bne.n	800596a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	e007      	b.n	800597a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005978:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	7e5b      	ldrb	r3, [r3, #25]
 800597e:	2b01      	cmp	r3, #1
 8005980:	d108      	bne.n	8005994 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005990:	601a      	str	r2, [r3, #0]
 8005992:	e007      	b.n	80059a4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	7e9b      	ldrb	r3, [r3, #26]
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d108      	bne.n	80059be <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f042 0220 	orr.w	r2, r2, #32
 80059ba:	601a      	str	r2, [r3, #0]
 80059bc:	e007      	b.n	80059ce <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0220 	bic.w	r2, r2, #32
 80059cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	7edb      	ldrb	r3, [r3, #27]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d108      	bne.n	80059e8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f022 0210 	bic.w	r2, r2, #16
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	e007      	b.n	80059f8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0210 	orr.w	r2, r2, #16
 80059f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	7f1b      	ldrb	r3, [r3, #28]
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	d108      	bne.n	8005a12 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0208 	orr.w	r2, r2, #8
 8005a0e:	601a      	str	r2, [r3, #0]
 8005a10:	e007      	b.n	8005a22 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f022 0208 	bic.w	r2, r2, #8
 8005a20:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	7f5b      	ldrb	r3, [r3, #29]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d108      	bne.n	8005a3c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f042 0204 	orr.w	r2, r2, #4
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	e007      	b.n	8005a4c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0204 	bic.w	r2, r2, #4
 8005a4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	431a      	orrs	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	ea42 0103 	orr.w	r1, r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	1e5a      	subs	r2, r3, #1
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
	...

08005a8c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b087      	sub	sp, #28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005aa2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005aa4:	7cfb      	ldrb	r3, [r7, #19]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d003      	beq.n	8005ab2 <HAL_CAN_ConfigFilter+0x26>
 8005aaa:	7cfb      	ldrb	r3, [r7, #19]
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	f040 80be 	bne.w	8005c2e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005ab2:	4b65      	ldr	r3, [pc, #404]	; (8005c48 <HAL_CAN_ConfigFilter+0x1bc>)
 8005ab4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005abc:	f043 0201 	orr.w	r2, r3, #1
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005acc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae0:	021b      	lsls	r3, r3, #8
 8005ae2:	431a      	orrs	r2, r3
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	f003 031f 	and.w	r3, r3, #31
 8005af2:	2201      	movs	r2, #1
 8005af4:	fa02 f303 	lsl.w	r3, r2, r3
 8005af8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	43db      	mvns	r3, r3
 8005b04:	401a      	ands	r2, r3
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	69db      	ldr	r3, [r3, #28]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d123      	bne.n	8005b5c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	43db      	mvns	r3, r3
 8005b1e:	401a      	ands	r2, r3
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005b36:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	3248      	adds	r2, #72	; 0x48
 8005b3c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b50:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b52:	6979      	ldr	r1, [r7, #20]
 8005b54:	3348      	adds	r3, #72	; 0x48
 8005b56:	00db      	lsls	r3, r3, #3
 8005b58:	440b      	add	r3, r1
 8005b5a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	69db      	ldr	r3, [r3, #28]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d122      	bne.n	8005baa <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	431a      	orrs	r2, r3
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b84:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	3248      	adds	r2, #72	; 0x48
 8005b8a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b9e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ba0:	6979      	ldr	r1, [r7, #20]
 8005ba2:	3348      	adds	r3, #72	; 0x48
 8005ba4:	00db      	lsls	r3, r3, #3
 8005ba6:	440b      	add	r3, r1
 8005ba8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d109      	bne.n	8005bc6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	43db      	mvns	r3, r3
 8005bbc:	401a      	ands	r2, r3
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005bc4:	e007      	b.n	8005bd6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d109      	bne.n	8005bf2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	43db      	mvns	r3, r3
 8005be8:	401a      	ands	r2, r3
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005bf0:	e007      	b.n	8005c02 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	431a      	orrs	r2, r3
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d107      	bne.n	8005c1a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	431a      	orrs	r2, r3
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005c20:	f023 0201 	bic.w	r2, r3, #1
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	e006      	b.n	8005c3c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c32:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
  }
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	371c      	adds	r7, #28
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr
 8005c48:	40006400 	.word	0x40006400

08005c4c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d12e      	bne.n	8005cbe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2202      	movs	r2, #2
 8005c64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f022 0201 	bic.w	r2, r2, #1
 8005c76:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c78:	f7ff fdde 	bl	8005838 <HAL_GetTick>
 8005c7c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005c7e:	e012      	b.n	8005ca6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005c80:	f7ff fdda 	bl	8005838 <HAL_GetTick>
 8005c84:	4602      	mov	r2, r0
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	2b0a      	cmp	r3, #10
 8005c8c:	d90b      	bls.n	8005ca6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c92:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2205      	movs	r2, #5
 8005c9e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e012      	b.n	8005ccc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1e5      	bne.n	8005c80 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	e006      	b.n	8005ccc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
  }
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b087      	sub	sp, #28
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
 8005ce0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ce8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005cea:	7dfb      	ldrb	r3, [r7, #23]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d003      	beq.n	8005cf8 <HAL_CAN_GetRxMessage+0x24>
 8005cf0:	7dfb      	ldrb	r3, [r7, #23]
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	f040 80f3 	bne.w	8005ede <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10e      	bne.n	8005d1c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f003 0303 	and.w	r3, r3, #3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d116      	bne.n	8005d3a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d10:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e0e7      	b.n	8005eec <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	f003 0303 	and.w	r3, r3, #3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d107      	bne.n	8005d3a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e0d8      	b.n	8005eec <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	331b      	adds	r3, #27
 8005d42:	011b      	lsls	r3, r3, #4
 8005d44:	4413      	add	r3, r2
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0204 	and.w	r2, r3, #4
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10c      	bne.n	8005d72 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	331b      	adds	r3, #27
 8005d60:	011b      	lsls	r3, r3, #4
 8005d62:	4413      	add	r3, r2
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	0d5b      	lsrs	r3, r3, #21
 8005d68:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	e00b      	b.n	8005d8a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	331b      	adds	r3, #27
 8005d7a:	011b      	lsls	r3, r3, #4
 8005d7c:	4413      	add	r3, r2
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	08db      	lsrs	r3, r3, #3
 8005d82:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	331b      	adds	r3, #27
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	4413      	add	r3, r2
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0202 	and.w	r2, r3, #2
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	331b      	adds	r3, #27
 8005da8:	011b      	lsls	r3, r3, #4
 8005daa:	4413      	add	r3, r2
 8005dac:	3304      	adds	r3, #4
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f003 020f 	and.w	r2, r3, #15
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	331b      	adds	r3, #27
 8005dc0:	011b      	lsls	r3, r3, #4
 8005dc2:	4413      	add	r3, r2
 8005dc4:	3304      	adds	r3, #4
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	0a1b      	lsrs	r3, r3, #8
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	331b      	adds	r3, #27
 8005dd8:	011b      	lsls	r3, r3, #4
 8005dda:	4413      	add	r3, r2
 8005ddc:	3304      	adds	r3, #4
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	0c1b      	lsrs	r3, r3, #16
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	011b      	lsls	r3, r3, #4
 8005df0:	4413      	add	r3, r2
 8005df2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	b2da      	uxtb	r2, r3
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	011b      	lsls	r3, r3, #4
 8005e06:	4413      	add	r3, r2
 8005e08:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	0a1a      	lsrs	r2, r3, #8
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	3301      	adds	r3, #1
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	011b      	lsls	r3, r3, #4
 8005e20:	4413      	add	r3, r2
 8005e22:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	0c1a      	lsrs	r2, r3, #16
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	3302      	adds	r3, #2
 8005e2e:	b2d2      	uxtb	r2, r2
 8005e30:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	011b      	lsls	r3, r3, #4
 8005e3a:	4413      	add	r3, r2
 8005e3c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	0e1a      	lsrs	r2, r3, #24
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	3303      	adds	r3, #3
 8005e48:	b2d2      	uxtb	r2, r2
 8005e4a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	011b      	lsls	r3, r3, #4
 8005e54:	4413      	add	r3, r2
 8005e56:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	3304      	adds	r3, #4
 8005e60:	b2d2      	uxtb	r2, r2
 8005e62:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	011b      	lsls	r3, r3, #4
 8005e6c:	4413      	add	r3, r2
 8005e6e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	0a1a      	lsrs	r2, r3, #8
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	3305      	adds	r3, #5
 8005e7a:	b2d2      	uxtb	r2, r2
 8005e7c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	011b      	lsls	r3, r3, #4
 8005e86:	4413      	add	r3, r2
 8005e88:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	0c1a      	lsrs	r2, r3, #16
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	3306      	adds	r3, #6
 8005e94:	b2d2      	uxtb	r2, r2
 8005e96:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	011b      	lsls	r3, r3, #4
 8005ea0:	4413      	add	r3, r2
 8005ea2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	0e1a      	lsrs	r2, r3, #24
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	3307      	adds	r3, #7
 8005eae:	b2d2      	uxtb	r2, r2
 8005eb0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d108      	bne.n	8005eca <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	68da      	ldr	r2, [r3, #12]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f042 0220 	orr.w	r2, r2, #32
 8005ec6:	60da      	str	r2, [r3, #12]
 8005ec8:	e007      	b.n	8005eda <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	691a      	ldr	r2, [r3, #16]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f042 0220 	orr.w	r2, r2, #32
 8005ed8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005eda:	2300      	movs	r3, #0
 8005edc:	e006      	b.n	8005eec <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
  }
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	371c      	adds	r7, #28
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b085      	sub	sp, #20
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005f08:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d002      	beq.n	8005f16 <HAL_CAN_ActivateNotification+0x1e>
 8005f10:	7bfb      	ldrb	r3, [r7, #15]
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d109      	bne.n	8005f2a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	6959      	ldr	r1, [r3, #20]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	683a      	ldr	r2, [r7, #0]
 8005f22:	430a      	orrs	r2, r1
 8005f24:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005f26:	2300      	movs	r3, #0
 8005f28:	e006      	b.n	8005f38 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
  }
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3714      	adds	r7, #20
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08a      	sub	sp, #40	; 0x28
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005f80:	6a3b      	ldr	r3, [r7, #32]
 8005f82:	f003 0301 	and.w	r3, r3, #1
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d07c      	beq.n	8006084 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d023      	beq.n	8005fdc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 f97d 	bl	80062a6 <HAL_CAN_TxMailbox0CompleteCallback>
 8005fac:	e016      	b.n	8005fdc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	f003 0304 	and.w	r3, r3, #4
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d004      	beq.n	8005fc2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005fbe:	627b      	str	r3, [r7, #36]	; 0x24
 8005fc0:	e00c      	b.n	8005fdc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d004      	beq.n	8005fd6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005fd2:	627b      	str	r3, [r7, #36]	; 0x24
 8005fd4:	e002      	b.n	8005fdc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f983 	bl	80062e2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d024      	beq.n	8006030 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fee:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005ff0:	69bb      	ldr	r3, [r7, #24]
 8005ff2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f95d 	bl	80062ba <HAL_CAN_TxMailbox1CompleteCallback>
 8006000:	e016      	b.n	8006030 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006008:	2b00      	cmp	r3, #0
 800600a:	d004      	beq.n	8006016 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800600c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006012:	627b      	str	r3, [r7, #36]	; 0x24
 8006014:	e00c      	b.n	8006030 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006016:	69bb      	ldr	r3, [r7, #24]
 8006018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800601c:	2b00      	cmp	r3, #0
 800601e:	d004      	beq.n	800602a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006022:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006026:	627b      	str	r3, [r7, #36]	; 0x24
 8006028:	e002      	b.n	8006030 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 f963 	bl	80062f6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d024      	beq.n	8006084 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006042:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d003      	beq.n	8006056 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 f93d 	bl	80062ce <HAL_CAN_TxMailbox2CompleteCallback>
 8006054:	e016      	b.n	8006084 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d004      	beq.n	800606a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006062:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006066:	627b      	str	r3, [r7, #36]	; 0x24
 8006068:	e00c      	b.n	8006084 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d004      	beq.n	800607e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8006074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006076:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800607a:	627b      	str	r3, [r7, #36]	; 0x24
 800607c:	e002      	b.n	8006084 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f943 	bl	800630a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8006084:	6a3b      	ldr	r3, [r7, #32]
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00c      	beq.n	80060a8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f003 0310 	and.w	r3, r3, #16
 8006094:	2b00      	cmp	r3, #0
 8006096:	d007      	beq.n	80060a8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800609e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2210      	movs	r2, #16
 80060a6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80060a8:	6a3b      	ldr	r3, [r7, #32]
 80060aa:	f003 0304 	and.w	r3, r3, #4
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00b      	beq.n	80060ca <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f003 0308 	and.w	r3, r3, #8
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d006      	beq.n	80060ca <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2208      	movs	r2, #8
 80060c2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f000 f92a 	bl	800631e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d009      	beq.n	80060e8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	f003 0303 	and.w	r3, r3, #3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7fd fc8a 	bl	80039fc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80060e8:	6a3b      	ldr	r3, [r7, #32]
 80060ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00c      	beq.n	800610c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	f003 0310 	and.w	r3, r3, #16
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d007      	beq.n	800610c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80060fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006102:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2210      	movs	r2, #16
 800610a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800610c:	6a3b      	ldr	r3, [r7, #32]
 800610e:	f003 0320 	and.w	r3, r3, #32
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00b      	beq.n	800612e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	f003 0308 	and.w	r3, r3, #8
 800611c:	2b00      	cmp	r3, #0
 800611e:	d006      	beq.n	800612e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2208      	movs	r2, #8
 8006126:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	f000 f902 	bl	8006332 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800612e:	6a3b      	ldr	r3, [r7, #32]
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	2b00      	cmp	r3, #0
 8006136:	d009      	beq.n	800614c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	f003 0303 	and.w	r3, r3, #3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d002      	beq.n	800614c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7fd ff3e 	bl	8003fc8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800614c:	6a3b      	ldr	r3, [r7, #32]
 800614e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00b      	beq.n	800616e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006156:	69fb      	ldr	r3, [r7, #28]
 8006158:	f003 0310 	and.w	r3, r3, #16
 800615c:	2b00      	cmp	r3, #0
 800615e:	d006      	beq.n	800616e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2210      	movs	r2, #16
 8006166:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f000 f8ec 	bl	8006346 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800616e:	6a3b      	ldr	r3, [r7, #32]
 8006170:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00b      	beq.n	8006190 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	f003 0308 	and.w	r3, r3, #8
 800617e:	2b00      	cmp	r3, #0
 8006180:	d006      	beq.n	8006190 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2208      	movs	r2, #8
 8006188:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 f8e5 	bl	800635a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006190:	6a3b      	ldr	r3, [r7, #32]
 8006192:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d075      	beq.n	8006286 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	f003 0304 	and.w	r3, r3, #4
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d06c      	beq.n	800627e <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80061a4:	6a3b      	ldr	r3, [r7, #32]
 80061a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d008      	beq.n	80061c0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d003      	beq.n	80061c0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80061b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ba:	f043 0301 	orr.w	r3, r3, #1
 80061be:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80061c0:	6a3b      	ldr	r3, [r7, #32]
 80061c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d008      	beq.n	80061dc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d003      	beq.n	80061dc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	f043 0302 	orr.w	r3, r3, #2
 80061da:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061dc:	6a3b      	ldr	r3, [r7, #32]
 80061de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d008      	beq.n	80061f8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80061f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f2:	f043 0304 	orr.w	r3, r3, #4
 80061f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d03d      	beq.n	800627e <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006208:	2b00      	cmp	r3, #0
 800620a:	d038      	beq.n	800627e <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006212:	2b30      	cmp	r3, #48	; 0x30
 8006214:	d017      	beq.n	8006246 <HAL_CAN_IRQHandler+0x302>
 8006216:	2b30      	cmp	r3, #48	; 0x30
 8006218:	d804      	bhi.n	8006224 <HAL_CAN_IRQHandler+0x2e0>
 800621a:	2b10      	cmp	r3, #16
 800621c:	d009      	beq.n	8006232 <HAL_CAN_IRQHandler+0x2ee>
 800621e:	2b20      	cmp	r3, #32
 8006220:	d00c      	beq.n	800623c <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006222:	e024      	b.n	800626e <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8006224:	2b50      	cmp	r3, #80	; 0x50
 8006226:	d018      	beq.n	800625a <HAL_CAN_IRQHandler+0x316>
 8006228:	2b60      	cmp	r3, #96	; 0x60
 800622a:	d01b      	beq.n	8006264 <HAL_CAN_IRQHandler+0x320>
 800622c:	2b40      	cmp	r3, #64	; 0x40
 800622e:	d00f      	beq.n	8006250 <HAL_CAN_IRQHandler+0x30c>
            break;
 8006230:	e01d      	b.n	800626e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8006232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006234:	f043 0308 	orr.w	r3, r3, #8
 8006238:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800623a:	e018      	b.n	800626e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 800623c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623e:	f043 0310 	orr.w	r3, r3, #16
 8006242:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006244:	e013      	b.n	800626e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006248:	f043 0320 	orr.w	r3, r3, #32
 800624c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800624e:	e00e      	b.n	800626e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006256:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006258:	e009      	b.n	800626e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 800625a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800625c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006260:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006262:	e004      	b.n	800626e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006266:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800626a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800626c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	699a      	ldr	r2, [r3, #24]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800627c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2204      	movs	r2, #4
 8006284:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006288:	2b00      	cmp	r3, #0
 800628a:	d008      	beq.n	800629e <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006292:	431a      	orrs	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 f868 	bl	800636e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800629e:	bf00      	nop
 80062a0:	3728      	adds	r7, #40	; 0x28
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b083      	sub	sp, #12
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80062ae:	bf00      	nop
 80062b0:	370c      	adds	r7, #12
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b083      	sub	sp, #12
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80062c2:	bf00      	nop
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr

080062ce <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80062d6:	bf00      	nop
 80062d8:	370c      	adds	r7, #12
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr

080062e2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062e2:	b480      	push	{r7}
 80062e4:	b083      	sub	sp, #12
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80062ea:	bf00      	nop
 80062ec:	370c      	adds	r7, #12
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b083      	sub	sp, #12
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80062fe:	bf00      	nop
 8006300:	370c      	adds	r7, #12
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr

0800630a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006312:	bf00      	nop
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800631e:	b480      	push	{r7}
 8006320:	b083      	sub	sp, #12
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006326:	bf00      	nop
 8006328:	370c      	adds	r7, #12
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006332:	b480      	push	{r7}
 8006334:	b083      	sub	sp, #12
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800633a:	bf00      	nop
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr

08006346 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800634e:	bf00      	nop
 8006350:	370c      	adds	r7, #12
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr

0800635a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800635a:	b480      	push	{r7}
 800635c:	b083      	sub	sp, #12
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800636e:	b480      	push	{r7}
 8006370:	b083      	sub	sp, #12
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006376:	bf00      	nop
 8006378:	370c      	adds	r7, #12
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
	...

08006384 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f003 0307 	and.w	r3, r3, #7
 8006392:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006394:	4b0c      	ldr	r3, [pc, #48]	; (80063c8 <__NVIC_SetPriorityGrouping+0x44>)
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80063a0:	4013      	ands	r3, r2
 80063a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80063b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063b6:	4a04      	ldr	r2, [pc, #16]	; (80063c8 <__NVIC_SetPriorityGrouping+0x44>)
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	60d3      	str	r3, [r2, #12]
}
 80063bc:	bf00      	nop
 80063be:	3714      	adds	r7, #20
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr
 80063c8:	e000ed00 	.word	0xe000ed00

080063cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80063cc:	b480      	push	{r7}
 80063ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80063d0:	4b04      	ldr	r3, [pc, #16]	; (80063e4 <__NVIC_GetPriorityGrouping+0x18>)
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	0a1b      	lsrs	r3, r3, #8
 80063d6:	f003 0307 	and.w	r3, r3, #7
}
 80063da:	4618      	mov	r0, r3
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr
 80063e4:	e000ed00 	.word	0xe000ed00

080063e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	4603      	mov	r3, r0
 80063f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	db0b      	blt.n	8006412 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063fa:	79fb      	ldrb	r3, [r7, #7]
 80063fc:	f003 021f 	and.w	r2, r3, #31
 8006400:	4907      	ldr	r1, [pc, #28]	; (8006420 <__NVIC_EnableIRQ+0x38>)
 8006402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006406:	095b      	lsrs	r3, r3, #5
 8006408:	2001      	movs	r0, #1
 800640a:	fa00 f202 	lsl.w	r2, r0, r2
 800640e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006412:	bf00      	nop
 8006414:	370c      	adds	r7, #12
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	e000e100 	.word	0xe000e100

08006424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006424:	b480      	push	{r7}
 8006426:	b083      	sub	sp, #12
 8006428:	af00      	add	r7, sp, #0
 800642a:	4603      	mov	r3, r0
 800642c:	6039      	str	r1, [r7, #0]
 800642e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006434:	2b00      	cmp	r3, #0
 8006436:	db0a      	blt.n	800644e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	b2da      	uxtb	r2, r3
 800643c:	490c      	ldr	r1, [pc, #48]	; (8006470 <__NVIC_SetPriority+0x4c>)
 800643e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006442:	0112      	lsls	r2, r2, #4
 8006444:	b2d2      	uxtb	r2, r2
 8006446:	440b      	add	r3, r1
 8006448:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800644c:	e00a      	b.n	8006464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	b2da      	uxtb	r2, r3
 8006452:	4908      	ldr	r1, [pc, #32]	; (8006474 <__NVIC_SetPriority+0x50>)
 8006454:	79fb      	ldrb	r3, [r7, #7]
 8006456:	f003 030f 	and.w	r3, r3, #15
 800645a:	3b04      	subs	r3, #4
 800645c:	0112      	lsls	r2, r2, #4
 800645e:	b2d2      	uxtb	r2, r2
 8006460:	440b      	add	r3, r1
 8006462:	761a      	strb	r2, [r3, #24]
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr
 8006470:	e000e100 	.word	0xe000e100
 8006474:	e000ed00 	.word	0xe000ed00

08006478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006478:	b480      	push	{r7}
 800647a:	b089      	sub	sp, #36	; 0x24
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f003 0307 	and.w	r3, r3, #7
 800648a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	f1c3 0307 	rsb	r3, r3, #7
 8006492:	2b04      	cmp	r3, #4
 8006494:	bf28      	it	cs
 8006496:	2304      	movcs	r3, #4
 8006498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	3304      	adds	r3, #4
 800649e:	2b06      	cmp	r3, #6
 80064a0:	d902      	bls.n	80064a8 <NVIC_EncodePriority+0x30>
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	3b03      	subs	r3, #3
 80064a6:	e000      	b.n	80064aa <NVIC_EncodePriority+0x32>
 80064a8:	2300      	movs	r3, #0
 80064aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064ac:	f04f 32ff 	mov.w	r2, #4294967295
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	fa02 f303 	lsl.w	r3, r2, r3
 80064b6:	43da      	mvns	r2, r3
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	401a      	ands	r2, r3
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80064c0:	f04f 31ff 	mov.w	r1, #4294967295
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	fa01 f303 	lsl.w	r3, r1, r3
 80064ca:	43d9      	mvns	r1, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064d0:	4313      	orrs	r3, r2
         );
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3724      	adds	r7, #36	; 0x24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
	...

080064e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b082      	sub	sp, #8
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3b01      	subs	r3, #1
 80064ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80064f0:	d301      	bcc.n	80064f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80064f2:	2301      	movs	r3, #1
 80064f4:	e00f      	b.n	8006516 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064f6:	4a0a      	ldr	r2, [pc, #40]	; (8006520 <SysTick_Config+0x40>)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	3b01      	subs	r3, #1
 80064fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80064fe:	210f      	movs	r1, #15
 8006500:	f04f 30ff 	mov.w	r0, #4294967295
 8006504:	f7ff ff8e 	bl	8006424 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006508:	4b05      	ldr	r3, [pc, #20]	; (8006520 <SysTick_Config+0x40>)
 800650a:	2200      	movs	r2, #0
 800650c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800650e:	4b04      	ldr	r3, [pc, #16]	; (8006520 <SysTick_Config+0x40>)
 8006510:	2207      	movs	r2, #7
 8006512:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3708      	adds	r7, #8
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	e000e010 	.word	0xe000e010

08006524 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f7ff ff29 	bl	8006384 <__NVIC_SetPriorityGrouping>
}
 8006532:	bf00      	nop
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800653a:	b580      	push	{r7, lr}
 800653c:	b086      	sub	sp, #24
 800653e:	af00      	add	r7, sp, #0
 8006540:	4603      	mov	r3, r0
 8006542:	60b9      	str	r1, [r7, #8]
 8006544:	607a      	str	r2, [r7, #4]
 8006546:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006548:	2300      	movs	r3, #0
 800654a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800654c:	f7ff ff3e 	bl	80063cc <__NVIC_GetPriorityGrouping>
 8006550:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	68b9      	ldr	r1, [r7, #8]
 8006556:	6978      	ldr	r0, [r7, #20]
 8006558:	f7ff ff8e 	bl	8006478 <NVIC_EncodePriority>
 800655c:	4602      	mov	r2, r0
 800655e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006562:	4611      	mov	r1, r2
 8006564:	4618      	mov	r0, r3
 8006566:	f7ff ff5d 	bl	8006424 <__NVIC_SetPriority>
}
 800656a:	bf00      	nop
 800656c:	3718      	adds	r7, #24
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b082      	sub	sp, #8
 8006576:	af00      	add	r7, sp, #0
 8006578:	4603      	mov	r3, r0
 800657a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800657c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006580:	4618      	mov	r0, r3
 8006582:	f7ff ff31 	bl	80063e8 <__NVIC_EnableIRQ>
}
 8006586:	bf00      	nop
 8006588:	3708      	adds	r7, #8
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}

0800658e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b082      	sub	sp, #8
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f7ff ffa2 	bl	80064e0 <SysTick_Config>
 800659c:	4603      	mov	r3, r0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3708      	adds	r7, #8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
	...

080065a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80065b0:	2300      	movs	r3, #0
 80065b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80065b4:	f7ff f940 	bl	8005838 <HAL_GetTick>
 80065b8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d101      	bne.n	80065c4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80065c0:	2301      	movs	r3, #1
 80065c2:	e099      	b.n	80066f8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 0201 	bic.w	r2, r2, #1
 80065e2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80065e4:	e00f      	b.n	8006606 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80065e6:	f7ff f927 	bl	8005838 <HAL_GetTick>
 80065ea:	4602      	mov	r2, r0
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	2b05      	cmp	r3, #5
 80065f2:	d908      	bls.n	8006606 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2220      	movs	r2, #32
 80065f8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2203      	movs	r2, #3
 80065fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e078      	b.n	80066f8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f003 0301 	and.w	r3, r3, #1
 8006610:	2b00      	cmp	r3, #0
 8006612:	d1e8      	bne.n	80065e6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800661c:	697a      	ldr	r2, [r7, #20]
 800661e:	4b38      	ldr	r3, [pc, #224]	; (8006700 <HAL_DMA_Init+0x158>)
 8006620:	4013      	ands	r3, r2
 8006622:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006632:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800663e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800664a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006652:	697a      	ldr	r2, [r7, #20]
 8006654:	4313      	orrs	r3, r2
 8006656:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665c:	2b04      	cmp	r3, #4
 800665e:	d107      	bne.n	8006670 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006668:	4313      	orrs	r3, r2
 800666a:	697a      	ldr	r2, [r7, #20]
 800666c:	4313      	orrs	r3, r2
 800666e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	f023 0307 	bic.w	r3, r3, #7
 8006686:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668c:	697a      	ldr	r2, [r7, #20]
 800668e:	4313      	orrs	r3, r2
 8006690:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006696:	2b04      	cmp	r3, #4
 8006698:	d117      	bne.n	80066ca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00e      	beq.n	80066ca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f000 fa91 	bl	8006bd4 <DMA_CheckFifoParam>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d008      	beq.n	80066ca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2240      	movs	r2, #64	; 0x40
 80066bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80066c6:	2301      	movs	r3, #1
 80066c8:	e016      	b.n	80066f8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 fa48 	bl	8006b68 <DMA_CalcBaseAndBitshift>
 80066d8:	4603      	mov	r3, r0
 80066da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066e0:	223f      	movs	r2, #63	; 0x3f
 80066e2:	409a      	lsls	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80066f6:	2300      	movs	r3, #0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3718      	adds	r7, #24
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	f010803f 	.word	0xf010803f

08006704 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
 8006710:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006712:	2300      	movs	r3, #0
 8006714:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800671a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006722:	2b01      	cmp	r3, #1
 8006724:	d101      	bne.n	800672a <HAL_DMA_Start_IT+0x26>
 8006726:	2302      	movs	r3, #2
 8006728:	e040      	b.n	80067ac <HAL_DMA_Start_IT+0xa8>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006738:	b2db      	uxtb	r3, r3
 800673a:	2b01      	cmp	r3, #1
 800673c:	d12f      	bne.n	800679e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2202      	movs	r2, #2
 8006742:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	68b9      	ldr	r1, [r7, #8]
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f000 f9da 	bl	8006b0c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800675c:	223f      	movs	r2, #63	; 0x3f
 800675e:	409a      	lsls	r2, r3
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f042 0216 	orr.w	r2, r2, #22
 8006772:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006778:	2b00      	cmp	r3, #0
 800677a:	d007      	beq.n	800678c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f042 0208 	orr.w	r2, r2, #8
 800678a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	681a      	ldr	r2, [r3, #0]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f042 0201 	orr.w	r2, r2, #1
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	e005      	b.n	80067aa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80067a6:	2302      	movs	r3, #2
 80067a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80067aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3718      	adds	r7, #24
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d004      	beq.n	80067d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2280      	movs	r2, #128	; 0x80
 80067cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e00c      	b.n	80067ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2205      	movs	r2, #5
 80067d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f022 0201 	bic.w	r2, r2, #1
 80067e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b086      	sub	sp, #24
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006800:	2300      	movs	r3, #0
 8006802:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006804:	4b92      	ldr	r3, [pc, #584]	; (8006a50 <HAL_DMA_IRQHandler+0x258>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a92      	ldr	r2, [pc, #584]	; (8006a54 <HAL_DMA_IRQHandler+0x25c>)
 800680a:	fba2 2303 	umull	r2, r3, r2, r3
 800680e:	0a9b      	lsrs	r3, r3, #10
 8006810:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006816:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006822:	2208      	movs	r2, #8
 8006824:	409a      	lsls	r2, r3
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	4013      	ands	r3, r2
 800682a:	2b00      	cmp	r3, #0
 800682c:	d01a      	beq.n	8006864 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f003 0304 	and.w	r3, r3, #4
 8006838:	2b00      	cmp	r3, #0
 800683a:	d013      	beq.n	8006864 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f022 0204 	bic.w	r2, r2, #4
 800684a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006850:	2208      	movs	r2, #8
 8006852:	409a      	lsls	r2, r3
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800685c:	f043 0201 	orr.w	r2, r3, #1
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006868:	2201      	movs	r2, #1
 800686a:	409a      	lsls	r2, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	4013      	ands	r3, r2
 8006870:	2b00      	cmp	r3, #0
 8006872:	d012      	beq.n	800689a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	695b      	ldr	r3, [r3, #20]
 800687a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00b      	beq.n	800689a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006886:	2201      	movs	r2, #1
 8006888:	409a      	lsls	r2, r3
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006892:	f043 0202 	orr.w	r2, r3, #2
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800689e:	2204      	movs	r2, #4
 80068a0:	409a      	lsls	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4013      	ands	r3, r2
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d012      	beq.n	80068d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00b      	beq.n	80068d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068bc:	2204      	movs	r2, #4
 80068be:	409a      	lsls	r2, r3
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068c8:	f043 0204 	orr.w	r2, r3, #4
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068d4:	2210      	movs	r2, #16
 80068d6:	409a      	lsls	r2, r3
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	4013      	ands	r3, r2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d043      	beq.n	8006968 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0308 	and.w	r3, r3, #8
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d03c      	beq.n	8006968 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068f2:	2210      	movs	r2, #16
 80068f4:	409a      	lsls	r2, r3
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d018      	beq.n	800693a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d108      	bne.n	8006928 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800691a:	2b00      	cmp	r3, #0
 800691c:	d024      	beq.n	8006968 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	4798      	blx	r3
 8006926:	e01f      	b.n	8006968 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800692c:	2b00      	cmp	r3, #0
 800692e:	d01b      	beq.n	8006968 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	4798      	blx	r3
 8006938:	e016      	b.n	8006968 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006944:	2b00      	cmp	r3, #0
 8006946:	d107      	bne.n	8006958 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f022 0208 	bic.w	r2, r2, #8
 8006956:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695c:	2b00      	cmp	r3, #0
 800695e:	d003      	beq.n	8006968 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800696c:	2220      	movs	r2, #32
 800696e:	409a      	lsls	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	4013      	ands	r3, r2
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 808e 	beq.w	8006a96 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0310 	and.w	r3, r3, #16
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 8086 	beq.w	8006a96 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800698e:	2220      	movs	r2, #32
 8006990:	409a      	lsls	r2, r3
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800699c:	b2db      	uxtb	r3, r3
 800699e:	2b05      	cmp	r3, #5
 80069a0:	d136      	bne.n	8006a10 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f022 0216 	bic.w	r2, r2, #22
 80069b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	695a      	ldr	r2, [r3, #20]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d103      	bne.n	80069d2 <HAL_DMA_IRQHandler+0x1da>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d007      	beq.n	80069e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f022 0208 	bic.w	r2, r2, #8
 80069e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069e6:	223f      	movs	r2, #63	; 0x3f
 80069e8:	409a      	lsls	r2, r3
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2201      	movs	r2, #1
 80069fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d07d      	beq.n	8006b02 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	4798      	blx	r3
        }
        return;
 8006a0e:	e078      	b.n	8006b02 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d01c      	beq.n	8006a58 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d108      	bne.n	8006a3e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d030      	beq.n	8006a96 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	4798      	blx	r3
 8006a3c:	e02b      	b.n	8006a96 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d027      	beq.n	8006a96 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	4798      	blx	r3
 8006a4e:	e022      	b.n	8006a96 <HAL_DMA_IRQHandler+0x29e>
 8006a50:	20000058 	.word	0x20000058
 8006a54:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d10f      	bne.n	8006a86 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f022 0210 	bic.w	r2, r2, #16
 8006a74:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2201      	movs	r2, #1
 8006a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d003      	beq.n	8006a96 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d032      	beq.n	8006b04 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d022      	beq.n	8006af0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2205      	movs	r2, #5
 8006aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 0201 	bic.w	r2, r2, #1
 8006ac0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	3301      	adds	r3, #1
 8006ac6:	60bb      	str	r3, [r7, #8]
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d307      	bcc.n	8006ade <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0301 	and.w	r3, r3, #1
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1f2      	bne.n	8006ac2 <HAL_DMA_IRQHandler+0x2ca>
 8006adc:	e000      	b.n	8006ae0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006ade:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d005      	beq.n	8006b04 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	4798      	blx	r3
 8006b00:	e000      	b.n	8006b04 <HAL_DMA_IRQHandler+0x30c>
        return;
 8006b02:	bf00      	nop
    }
  }
}
 8006b04:	3718      	adds	r7, #24
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
 8006b0a:	bf00      	nop

08006b0c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]
 8006b18:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006b28:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	683a      	ldr	r2, [r7, #0]
 8006b30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	2b40      	cmp	r3, #64	; 0x40
 8006b38:	d108      	bne.n	8006b4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	68ba      	ldr	r2, [r7, #8]
 8006b48:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006b4a:	e007      	b.n	8006b5c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	60da      	str	r2, [r3, #12]
}
 8006b5c:	bf00      	nop
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	3b10      	subs	r3, #16
 8006b78:	4a14      	ldr	r2, [pc, #80]	; (8006bcc <DMA_CalcBaseAndBitshift+0x64>)
 8006b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b7e:	091b      	lsrs	r3, r3, #4
 8006b80:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006b82:	4a13      	ldr	r2, [pc, #76]	; (8006bd0 <DMA_CalcBaseAndBitshift+0x68>)
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	4413      	add	r3, r2
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2b03      	cmp	r3, #3
 8006b94:	d909      	bls.n	8006baa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b9e:	f023 0303 	bic.w	r3, r3, #3
 8006ba2:	1d1a      	adds	r2, r3, #4
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	659a      	str	r2, [r3, #88]	; 0x58
 8006ba8:	e007      	b.n	8006bba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006bb2:	f023 0303 	bic.w	r3, r3, #3
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3714      	adds	r7, #20
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr
 8006bca:	bf00      	nop
 8006bcc:	aaaaaaab 	.word	0xaaaaaaab
 8006bd0:	0800f9b0 	.word	0x0800f9b0

08006bd4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bdc:	2300      	movs	r3, #0
 8006bde:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006be4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	699b      	ldr	r3, [r3, #24]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d11f      	bne.n	8006c2e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	2b03      	cmp	r3, #3
 8006bf2:	d855      	bhi.n	8006ca0 <DMA_CheckFifoParam+0xcc>
 8006bf4:	a201      	add	r2, pc, #4	; (adr r2, 8006bfc <DMA_CheckFifoParam+0x28>)
 8006bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bfa:	bf00      	nop
 8006bfc:	08006c0d 	.word	0x08006c0d
 8006c00:	08006c1f 	.word	0x08006c1f
 8006c04:	08006c0d 	.word	0x08006c0d
 8006c08:	08006ca1 	.word	0x08006ca1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d045      	beq.n	8006ca4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c1c:	e042      	b.n	8006ca4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c22:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006c26:	d13f      	bne.n	8006ca8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c2c:	e03c      	b.n	8006ca8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c36:	d121      	bne.n	8006c7c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	2b03      	cmp	r3, #3
 8006c3c:	d836      	bhi.n	8006cac <DMA_CheckFifoParam+0xd8>
 8006c3e:	a201      	add	r2, pc, #4	; (adr r2, 8006c44 <DMA_CheckFifoParam+0x70>)
 8006c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c44:	08006c55 	.word	0x08006c55
 8006c48:	08006c5b 	.word	0x08006c5b
 8006c4c:	08006c55 	.word	0x08006c55
 8006c50:	08006c6d 	.word	0x08006c6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006c54:	2301      	movs	r3, #1
 8006c56:	73fb      	strb	r3, [r7, #15]
      break;
 8006c58:	e02f      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d024      	beq.n	8006cb0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c6a:	e021      	b.n	8006cb0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c70:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006c74:	d11e      	bne.n	8006cb4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006c7a:	e01b      	b.n	8006cb4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	2b02      	cmp	r3, #2
 8006c80:	d902      	bls.n	8006c88 <DMA_CheckFifoParam+0xb4>
 8006c82:	2b03      	cmp	r3, #3
 8006c84:	d003      	beq.n	8006c8e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006c86:	e018      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8006c8c:	e015      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00e      	beq.n	8006cb8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8006c9e:	e00b      	b.n	8006cb8 <DMA_CheckFifoParam+0xe4>
      break;
 8006ca0:	bf00      	nop
 8006ca2:	e00a      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
      break;
 8006ca4:	bf00      	nop
 8006ca6:	e008      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
      break;
 8006ca8:	bf00      	nop
 8006caa:	e006      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
      break;
 8006cac:	bf00      	nop
 8006cae:	e004      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
      break;
 8006cb0:	bf00      	nop
 8006cb2:	e002      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
      break;   
 8006cb4:	bf00      	nop
 8006cb6:	e000      	b.n	8006cba <DMA_CheckFifoParam+0xe6>
      break;
 8006cb8:	bf00      	nop
    }
  } 
  
  return status; 
 8006cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3714      	adds	r7, #20
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b089      	sub	sp, #36	; 0x24
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006cde:	2300      	movs	r3, #0
 8006ce0:	61fb      	str	r3, [r7, #28]
 8006ce2:	e153      	b.n	8006f8c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8006cec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	697a      	ldr	r2, [r7, #20]
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006cf8:	693a      	ldr	r2, [r7, #16]
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	f040 8142 	bne.w	8006f86 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d00b      	beq.n	8006d22 <HAL_GPIO_Init+0x5a>
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d007      	beq.n	8006d22 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006d16:	2b11      	cmp	r3, #17
 8006d18:	d003      	beq.n	8006d22 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	2b12      	cmp	r3, #18
 8006d20:	d130      	bne.n	8006d84 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	005b      	lsls	r3, r3, #1
 8006d2c:	2203      	movs	r2, #3
 8006d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d32:	43db      	mvns	r3, r3
 8006d34:	69ba      	ldr	r2, [r7, #24]
 8006d36:	4013      	ands	r3, r2
 8006d38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	68da      	ldr	r2, [r3, #12]
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	005b      	lsls	r3, r3, #1
 8006d42:	fa02 f303 	lsl.w	r3, r2, r3
 8006d46:	69ba      	ldr	r2, [r7, #24]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	69ba      	ldr	r2, [r7, #24]
 8006d50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006d58:	2201      	movs	r2, #1
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d60:	43db      	mvns	r3, r3
 8006d62:	69ba      	ldr	r2, [r7, #24]
 8006d64:	4013      	ands	r3, r2
 8006d66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	091b      	lsrs	r3, r3, #4
 8006d6e:	f003 0201 	and.w	r2, r3, #1
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	fa02 f303 	lsl.w	r3, r2, r3
 8006d78:	69ba      	ldr	r2, [r7, #24]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	69ba      	ldr	r2, [r7, #24]
 8006d82:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	68db      	ldr	r3, [r3, #12]
 8006d88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006d8a:	69fb      	ldr	r3, [r7, #28]
 8006d8c:	005b      	lsls	r3, r3, #1
 8006d8e:	2203      	movs	r2, #3
 8006d90:	fa02 f303 	lsl.w	r3, r2, r3
 8006d94:	43db      	mvns	r3, r3
 8006d96:	69ba      	ldr	r2, [r7, #24]
 8006d98:	4013      	ands	r3, r2
 8006d9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	689a      	ldr	r2, [r3, #8]
 8006da0:	69fb      	ldr	r3, [r7, #28]
 8006da2:	005b      	lsls	r3, r3, #1
 8006da4:	fa02 f303 	lsl.w	r3, r2, r3
 8006da8:	69ba      	ldr	r2, [r7, #24]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	69ba      	ldr	r2, [r7, #24]
 8006db2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d003      	beq.n	8006dc4 <HAL_GPIO_Init+0xfc>
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	2b12      	cmp	r3, #18
 8006dc2:	d123      	bne.n	8006e0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006dc4:	69fb      	ldr	r3, [r7, #28]
 8006dc6:	08da      	lsrs	r2, r3, #3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	3208      	adds	r2, #8
 8006dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	f003 0307 	and.w	r3, r3, #7
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	220f      	movs	r2, #15
 8006ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8006de0:	43db      	mvns	r3, r3
 8006de2:	69ba      	ldr	r2, [r7, #24]
 8006de4:	4013      	ands	r3, r2
 8006de6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	691a      	ldr	r2, [r3, #16]
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	f003 0307 	and.w	r3, r3, #7
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	fa02 f303 	lsl.w	r3, r2, r3
 8006df8:	69ba      	ldr	r2, [r7, #24]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	08da      	lsrs	r2, r3, #3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	3208      	adds	r2, #8
 8006e06:	69b9      	ldr	r1, [r7, #24]
 8006e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	005b      	lsls	r3, r3, #1
 8006e16:	2203      	movs	r2, #3
 8006e18:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1c:	43db      	mvns	r3, r3
 8006e1e:	69ba      	ldr	r2, [r7, #24]
 8006e20:	4013      	ands	r3, r2
 8006e22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	f003 0203 	and.w	r2, r3, #3
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	005b      	lsls	r3, r3, #1
 8006e30:	fa02 f303 	lsl.w	r3, r2, r3
 8006e34:	69ba      	ldr	r2, [r7, #24]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	69ba      	ldr	r2, [r7, #24]
 8006e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	f000 809c 	beq.w	8006f86 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e4e:	2300      	movs	r3, #0
 8006e50:	60fb      	str	r3, [r7, #12]
 8006e52:	4b53      	ldr	r3, [pc, #332]	; (8006fa0 <HAL_GPIO_Init+0x2d8>)
 8006e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e56:	4a52      	ldr	r2, [pc, #328]	; (8006fa0 <HAL_GPIO_Init+0x2d8>)
 8006e58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8006e5e:	4b50      	ldr	r3, [pc, #320]	; (8006fa0 <HAL_GPIO_Init+0x2d8>)
 8006e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e66:	60fb      	str	r3, [r7, #12]
 8006e68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006e6a:	4a4e      	ldr	r2, [pc, #312]	; (8006fa4 <HAL_GPIO_Init+0x2dc>)
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	089b      	lsrs	r3, r3, #2
 8006e70:	3302      	adds	r3, #2
 8006e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	f003 0303 	and.w	r3, r3, #3
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	220f      	movs	r2, #15
 8006e82:	fa02 f303 	lsl.w	r3, r2, r3
 8006e86:	43db      	mvns	r3, r3
 8006e88:	69ba      	ldr	r2, [r7, #24]
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a45      	ldr	r2, [pc, #276]	; (8006fa8 <HAL_GPIO_Init+0x2e0>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d013      	beq.n	8006ebe <HAL_GPIO_Init+0x1f6>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a44      	ldr	r2, [pc, #272]	; (8006fac <HAL_GPIO_Init+0x2e4>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d00d      	beq.n	8006eba <HAL_GPIO_Init+0x1f2>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a43      	ldr	r2, [pc, #268]	; (8006fb0 <HAL_GPIO_Init+0x2e8>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d007      	beq.n	8006eb6 <HAL_GPIO_Init+0x1ee>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a42      	ldr	r2, [pc, #264]	; (8006fb4 <HAL_GPIO_Init+0x2ec>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d101      	bne.n	8006eb2 <HAL_GPIO_Init+0x1ea>
 8006eae:	2303      	movs	r3, #3
 8006eb0:	e006      	b.n	8006ec0 <HAL_GPIO_Init+0x1f8>
 8006eb2:	2307      	movs	r3, #7
 8006eb4:	e004      	b.n	8006ec0 <HAL_GPIO_Init+0x1f8>
 8006eb6:	2302      	movs	r3, #2
 8006eb8:	e002      	b.n	8006ec0 <HAL_GPIO_Init+0x1f8>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e000      	b.n	8006ec0 <HAL_GPIO_Init+0x1f8>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	69fa      	ldr	r2, [r7, #28]
 8006ec2:	f002 0203 	and.w	r2, r2, #3
 8006ec6:	0092      	lsls	r2, r2, #2
 8006ec8:	4093      	lsls	r3, r2
 8006eca:	69ba      	ldr	r2, [r7, #24]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006ed0:	4934      	ldr	r1, [pc, #208]	; (8006fa4 <HAL_GPIO_Init+0x2dc>)
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	089b      	lsrs	r3, r3, #2
 8006ed6:	3302      	adds	r3, #2
 8006ed8:	69ba      	ldr	r2, [r7, #24]
 8006eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006ede:	4b36      	ldr	r3, [pc, #216]	; (8006fb8 <HAL_GPIO_Init+0x2f0>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	43db      	mvns	r3, r3
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	4013      	ands	r3, r2
 8006eec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d003      	beq.n	8006f02 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8006efa:	69ba      	ldr	r2, [r7, #24]
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006f02:	4a2d      	ldr	r2, [pc, #180]	; (8006fb8 <HAL_GPIO_Init+0x2f0>)
 8006f04:	69bb      	ldr	r3, [r7, #24]
 8006f06:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006f08:	4b2b      	ldr	r3, [pc, #172]	; (8006fb8 <HAL_GPIO_Init+0x2f0>)
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	43db      	mvns	r3, r3
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	4013      	ands	r3, r2
 8006f16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d003      	beq.n	8006f2c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8006f24:	69ba      	ldr	r2, [r7, #24]
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006f2c:	4a22      	ldr	r2, [pc, #136]	; (8006fb8 <HAL_GPIO_Init+0x2f0>)
 8006f2e:	69bb      	ldr	r3, [r7, #24]
 8006f30:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006f32:	4b21      	ldr	r3, [pc, #132]	; (8006fb8 <HAL_GPIO_Init+0x2f0>)
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	43db      	mvns	r3, r3
 8006f3c:	69ba      	ldr	r2, [r7, #24]
 8006f3e:	4013      	ands	r3, r2
 8006f40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d003      	beq.n	8006f56 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8006f4e:	69ba      	ldr	r2, [r7, #24]
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006f56:	4a18      	ldr	r2, [pc, #96]	; (8006fb8 <HAL_GPIO_Init+0x2f0>)
 8006f58:	69bb      	ldr	r3, [r7, #24]
 8006f5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006f5c:	4b16      	ldr	r3, [pc, #88]	; (8006fb8 <HAL_GPIO_Init+0x2f0>)
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	43db      	mvns	r3, r3
 8006f66:	69ba      	ldr	r2, [r7, #24]
 8006f68:	4013      	ands	r3, r2
 8006f6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d003      	beq.n	8006f80 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8006f78:	69ba      	ldr	r2, [r7, #24]
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006f80:	4a0d      	ldr	r2, [pc, #52]	; (8006fb8 <HAL_GPIO_Init+0x2f0>)
 8006f82:	69bb      	ldr	r3, [r7, #24]
 8006f84:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	61fb      	str	r3, [r7, #28]
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	2b0f      	cmp	r3, #15
 8006f90:	f67f aea8 	bls.w	8006ce4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006f94:	bf00      	nop
 8006f96:	3724      	adds	r7, #36	; 0x24
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr
 8006fa0:	40023800 	.word	0x40023800
 8006fa4:	40013800 	.word	0x40013800
 8006fa8:	40020000 	.word	0x40020000
 8006fac:	40020400 	.word	0x40020400
 8006fb0:	40020800 	.word	0x40020800
 8006fb4:	40020c00 	.word	0x40020c00
 8006fb8:	40013c00 	.word	0x40013c00

08006fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	807b      	strh	r3, [r7, #2]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006fcc:	787b      	ldrb	r3, [r7, #1]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006fd2:	887a      	ldrh	r2, [r7, #2]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006fd8:	e003      	b.n	8006fe2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006fda:	887b      	ldrh	r3, [r7, #2]
 8006fdc:	041a      	lsls	r2, r3, #16
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	619a      	str	r2, [r3, #24]
}
 8006fe2:	bf00      	nop
 8006fe4:	370c      	adds	r7, #12
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
	...

08006ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
 8006ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d101      	bne.n	8007004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e0cc      	b.n	800719e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007004:	4b68      	ldr	r3, [pc, #416]	; (80071a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 030f 	and.w	r3, r3, #15
 800700c:	683a      	ldr	r2, [r7, #0]
 800700e:	429a      	cmp	r2, r3
 8007010:	d90c      	bls.n	800702c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007012:	4b65      	ldr	r3, [pc, #404]	; (80071a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007014:	683a      	ldr	r2, [r7, #0]
 8007016:	b2d2      	uxtb	r2, r2
 8007018:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800701a:	4b63      	ldr	r3, [pc, #396]	; (80071a8 <HAL_RCC_ClockConfig+0x1b8>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 030f 	and.w	r3, r3, #15
 8007022:	683a      	ldr	r2, [r7, #0]
 8007024:	429a      	cmp	r2, r3
 8007026:	d001      	beq.n	800702c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e0b8      	b.n	800719e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 0302 	and.w	r3, r3, #2
 8007034:	2b00      	cmp	r3, #0
 8007036:	d020      	beq.n	800707a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 0304 	and.w	r3, r3, #4
 8007040:	2b00      	cmp	r3, #0
 8007042:	d005      	beq.n	8007050 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007044:	4b59      	ldr	r3, [pc, #356]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	4a58      	ldr	r2, [pc, #352]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 800704a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800704e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0308 	and.w	r3, r3, #8
 8007058:	2b00      	cmp	r3, #0
 800705a:	d005      	beq.n	8007068 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800705c:	4b53      	ldr	r3, [pc, #332]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	4a52      	ldr	r2, [pc, #328]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007062:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007066:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007068:	4b50      	ldr	r3, [pc, #320]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	494d      	ldr	r1, [pc, #308]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007076:	4313      	orrs	r3, r2
 8007078:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	2b00      	cmp	r3, #0
 8007084:	d044      	beq.n	8007110 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	2b01      	cmp	r3, #1
 800708c:	d107      	bne.n	800709e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800708e:	4b47      	ldr	r3, [pc, #284]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007096:	2b00      	cmp	r3, #0
 8007098:	d119      	bne.n	80070ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e07f      	b.n	800719e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d003      	beq.n	80070ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80070aa:	2b03      	cmp	r3, #3
 80070ac:	d107      	bne.n	80070be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070ae:	4b3f      	ldr	r3, [pc, #252]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d109      	bne.n	80070ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e06f      	b.n	800719e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070be:	4b3b      	ldr	r3, [pc, #236]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 0302 	and.w	r3, r3, #2
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d101      	bne.n	80070ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e067      	b.n	800719e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070ce:	4b37      	ldr	r3, [pc, #220]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	f023 0203 	bic.w	r2, r3, #3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	4934      	ldr	r1, [pc, #208]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 80070dc:	4313      	orrs	r3, r2
 80070de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80070e0:	f7fe fbaa 	bl	8005838 <HAL_GetTick>
 80070e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070e6:	e00a      	b.n	80070fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070e8:	f7fe fba6 	bl	8005838 <HAL_GetTick>
 80070ec:	4602      	mov	r2, r0
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d901      	bls.n	80070fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80070fa:	2303      	movs	r3, #3
 80070fc:	e04f      	b.n	800719e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070fe:	4b2b      	ldr	r3, [pc, #172]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007100:	689b      	ldr	r3, [r3, #8]
 8007102:	f003 020c 	and.w	r2, r3, #12
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	429a      	cmp	r2, r3
 800710e:	d1eb      	bne.n	80070e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007110:	4b25      	ldr	r3, [pc, #148]	; (80071a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 030f 	and.w	r3, r3, #15
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	429a      	cmp	r2, r3
 800711c:	d20c      	bcs.n	8007138 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800711e:	4b22      	ldr	r3, [pc, #136]	; (80071a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007120:	683a      	ldr	r2, [r7, #0]
 8007122:	b2d2      	uxtb	r2, r2
 8007124:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007126:	4b20      	ldr	r3, [pc, #128]	; (80071a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 030f 	and.w	r3, r3, #15
 800712e:	683a      	ldr	r2, [r7, #0]
 8007130:	429a      	cmp	r2, r3
 8007132:	d001      	beq.n	8007138 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	e032      	b.n	800719e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f003 0304 	and.w	r3, r3, #4
 8007140:	2b00      	cmp	r3, #0
 8007142:	d008      	beq.n	8007156 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007144:	4b19      	ldr	r3, [pc, #100]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	4916      	ldr	r1, [pc, #88]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007152:	4313      	orrs	r3, r2
 8007154:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f003 0308 	and.w	r3, r3, #8
 800715e:	2b00      	cmp	r3, #0
 8007160:	d009      	beq.n	8007176 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007162:	4b12      	ldr	r3, [pc, #72]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	691b      	ldr	r3, [r3, #16]
 800716e:	00db      	lsls	r3, r3, #3
 8007170:	490e      	ldr	r1, [pc, #56]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 8007172:	4313      	orrs	r3, r2
 8007174:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007176:	f000 f821 	bl	80071bc <HAL_RCC_GetSysClockFreq>
 800717a:	4601      	mov	r1, r0
 800717c:	4b0b      	ldr	r3, [pc, #44]	; (80071ac <HAL_RCC_ClockConfig+0x1bc>)
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	091b      	lsrs	r3, r3, #4
 8007182:	f003 030f 	and.w	r3, r3, #15
 8007186:	4a0a      	ldr	r2, [pc, #40]	; (80071b0 <HAL_RCC_ClockConfig+0x1c0>)
 8007188:	5cd3      	ldrb	r3, [r2, r3]
 800718a:	fa21 f303 	lsr.w	r3, r1, r3
 800718e:	4a09      	ldr	r2, [pc, #36]	; (80071b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007190:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007192:	4b09      	ldr	r3, [pc, #36]	; (80071b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4618      	mov	r0, r3
 8007198:	f7fe fb0a 	bl	80057b0 <HAL_InitTick>

  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3710      	adds	r7, #16
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	40023c00 	.word	0x40023c00
 80071ac:	40023800 	.word	0x40023800
 80071b0:	0800f998 	.word	0x0800f998
 80071b4:	20000058 	.word	0x20000058
 80071b8:	2000005c 	.word	0x2000005c

080071bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80071c2:	2300      	movs	r3, #0
 80071c4:	607b      	str	r3, [r7, #4]
 80071c6:	2300      	movs	r3, #0
 80071c8:	60fb      	str	r3, [r7, #12]
 80071ca:	2300      	movs	r3, #0
 80071cc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80071ce:	2300      	movs	r3, #0
 80071d0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071d2:	4b50      	ldr	r3, [pc, #320]	; (8007314 <HAL_RCC_GetSysClockFreq+0x158>)
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	f003 030c 	and.w	r3, r3, #12
 80071da:	2b04      	cmp	r3, #4
 80071dc:	d007      	beq.n	80071ee <HAL_RCC_GetSysClockFreq+0x32>
 80071de:	2b08      	cmp	r3, #8
 80071e0:	d008      	beq.n	80071f4 <HAL_RCC_GetSysClockFreq+0x38>
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f040 808d 	bne.w	8007302 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80071e8:	4b4b      	ldr	r3, [pc, #300]	; (8007318 <HAL_RCC_GetSysClockFreq+0x15c>)
 80071ea:	60bb      	str	r3, [r7, #8]
       break;
 80071ec:	e08c      	b.n	8007308 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80071ee:	4b4b      	ldr	r3, [pc, #300]	; (800731c <HAL_RCC_GetSysClockFreq+0x160>)
 80071f0:	60bb      	str	r3, [r7, #8]
      break;
 80071f2:	e089      	b.n	8007308 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071f4:	4b47      	ldr	r3, [pc, #284]	; (8007314 <HAL_RCC_GetSysClockFreq+0x158>)
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071fc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80071fe:	4b45      	ldr	r3, [pc, #276]	; (8007314 <HAL_RCC_GetSysClockFreq+0x158>)
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007206:	2b00      	cmp	r3, #0
 8007208:	d023      	beq.n	8007252 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800720a:	4b42      	ldr	r3, [pc, #264]	; (8007314 <HAL_RCC_GetSysClockFreq+0x158>)
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	099b      	lsrs	r3, r3, #6
 8007210:	f04f 0400 	mov.w	r4, #0
 8007214:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007218:	f04f 0200 	mov.w	r2, #0
 800721c:	ea03 0501 	and.w	r5, r3, r1
 8007220:	ea04 0602 	and.w	r6, r4, r2
 8007224:	4a3d      	ldr	r2, [pc, #244]	; (800731c <HAL_RCC_GetSysClockFreq+0x160>)
 8007226:	fb02 f106 	mul.w	r1, r2, r6
 800722a:	2200      	movs	r2, #0
 800722c:	fb02 f205 	mul.w	r2, r2, r5
 8007230:	440a      	add	r2, r1
 8007232:	493a      	ldr	r1, [pc, #232]	; (800731c <HAL_RCC_GetSysClockFreq+0x160>)
 8007234:	fba5 0101 	umull	r0, r1, r5, r1
 8007238:	1853      	adds	r3, r2, r1
 800723a:	4619      	mov	r1, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f04f 0400 	mov.w	r4, #0
 8007242:	461a      	mov	r2, r3
 8007244:	4623      	mov	r3, r4
 8007246:	f7f9 fd17 	bl	8000c78 <__aeabi_uldivmod>
 800724a:	4603      	mov	r3, r0
 800724c:	460c      	mov	r4, r1
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	e049      	b.n	80072e6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007252:	4b30      	ldr	r3, [pc, #192]	; (8007314 <HAL_RCC_GetSysClockFreq+0x158>)
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	099b      	lsrs	r3, r3, #6
 8007258:	f04f 0400 	mov.w	r4, #0
 800725c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007260:	f04f 0200 	mov.w	r2, #0
 8007264:	ea03 0501 	and.w	r5, r3, r1
 8007268:	ea04 0602 	and.w	r6, r4, r2
 800726c:	4629      	mov	r1, r5
 800726e:	4632      	mov	r2, r6
 8007270:	f04f 0300 	mov.w	r3, #0
 8007274:	f04f 0400 	mov.w	r4, #0
 8007278:	0154      	lsls	r4, r2, #5
 800727a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800727e:	014b      	lsls	r3, r1, #5
 8007280:	4619      	mov	r1, r3
 8007282:	4622      	mov	r2, r4
 8007284:	1b49      	subs	r1, r1, r5
 8007286:	eb62 0206 	sbc.w	r2, r2, r6
 800728a:	f04f 0300 	mov.w	r3, #0
 800728e:	f04f 0400 	mov.w	r4, #0
 8007292:	0194      	lsls	r4, r2, #6
 8007294:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007298:	018b      	lsls	r3, r1, #6
 800729a:	1a5b      	subs	r3, r3, r1
 800729c:	eb64 0402 	sbc.w	r4, r4, r2
 80072a0:	f04f 0100 	mov.w	r1, #0
 80072a4:	f04f 0200 	mov.w	r2, #0
 80072a8:	00e2      	lsls	r2, r4, #3
 80072aa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80072ae:	00d9      	lsls	r1, r3, #3
 80072b0:	460b      	mov	r3, r1
 80072b2:	4614      	mov	r4, r2
 80072b4:	195b      	adds	r3, r3, r5
 80072b6:	eb44 0406 	adc.w	r4, r4, r6
 80072ba:	f04f 0100 	mov.w	r1, #0
 80072be:	f04f 0200 	mov.w	r2, #0
 80072c2:	02a2      	lsls	r2, r4, #10
 80072c4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80072c8:	0299      	lsls	r1, r3, #10
 80072ca:	460b      	mov	r3, r1
 80072cc:	4614      	mov	r4, r2
 80072ce:	4618      	mov	r0, r3
 80072d0:	4621      	mov	r1, r4
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f04f 0400 	mov.w	r4, #0
 80072d8:	461a      	mov	r2, r3
 80072da:	4623      	mov	r3, r4
 80072dc:	f7f9 fccc 	bl	8000c78 <__aeabi_uldivmod>
 80072e0:	4603      	mov	r3, r0
 80072e2:	460c      	mov	r4, r1
 80072e4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80072e6:	4b0b      	ldr	r3, [pc, #44]	; (8007314 <HAL_RCC_GetSysClockFreq+0x158>)
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	0c1b      	lsrs	r3, r3, #16
 80072ec:	f003 0303 	and.w	r3, r3, #3
 80072f0:	3301      	adds	r3, #1
 80072f2:	005b      	lsls	r3, r3, #1
 80072f4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80072fe:	60bb      	str	r3, [r7, #8]
      break;
 8007300:	e002      	b.n	8007308 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007302:	4b05      	ldr	r3, [pc, #20]	; (8007318 <HAL_RCC_GetSysClockFreq+0x15c>)
 8007304:	60bb      	str	r3, [r7, #8]
      break;
 8007306:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007308:	68bb      	ldr	r3, [r7, #8]
}
 800730a:	4618      	mov	r0, r3
 800730c:	3714      	adds	r7, #20
 800730e:	46bd      	mov	sp, r7
 8007310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007312:	bf00      	nop
 8007314:	40023800 	.word	0x40023800
 8007318:	00f42400 	.word	0x00f42400
 800731c:	017d7840 	.word	0x017d7840

08007320 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007320:	b480      	push	{r7}
 8007322:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007324:	4b03      	ldr	r3, [pc, #12]	; (8007334 <HAL_RCC_GetHCLKFreq+0x14>)
 8007326:	681b      	ldr	r3, [r3, #0]
}
 8007328:	4618      	mov	r0, r3
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop
 8007334:	20000058 	.word	0x20000058

08007338 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800733c:	f7ff fff0 	bl	8007320 <HAL_RCC_GetHCLKFreq>
 8007340:	4601      	mov	r1, r0
 8007342:	4b05      	ldr	r3, [pc, #20]	; (8007358 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	0a9b      	lsrs	r3, r3, #10
 8007348:	f003 0307 	and.w	r3, r3, #7
 800734c:	4a03      	ldr	r2, [pc, #12]	; (800735c <HAL_RCC_GetPCLK1Freq+0x24>)
 800734e:	5cd3      	ldrb	r3, [r2, r3]
 8007350:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007354:	4618      	mov	r0, r3
 8007356:	bd80      	pop	{r7, pc}
 8007358:	40023800 	.word	0x40023800
 800735c:	0800f9a8 	.word	0x0800f9a8

08007360 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007364:	f7ff ffdc 	bl	8007320 <HAL_RCC_GetHCLKFreq>
 8007368:	4601      	mov	r1, r0
 800736a:	4b05      	ldr	r3, [pc, #20]	; (8007380 <HAL_RCC_GetPCLK2Freq+0x20>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	0b5b      	lsrs	r3, r3, #13
 8007370:	f003 0307 	and.w	r3, r3, #7
 8007374:	4a03      	ldr	r2, [pc, #12]	; (8007384 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007376:	5cd3      	ldrb	r3, [r2, r3]
 8007378:	fa21 f303 	lsr.w	r3, r1, r3
}
 800737c:	4618      	mov	r0, r3
 800737e:	bd80      	pop	{r7, pc}
 8007380:	40023800 	.word	0x40023800
 8007384:	0800f9a8 	.word	0x0800f9a8

08007388 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b086      	sub	sp, #24
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007390:	2300      	movs	r3, #0
 8007392:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8007394:	2300      	movs	r3, #0
 8007396:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8007398:	2300      	movs	r3, #0
 800739a:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0301 	and.w	r3, r3, #1
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d010      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80073a8:	4b87      	ldr	r3, [pc, #540]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80073aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073ae:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	695b      	ldr	r3, [r3, #20]
 80073b6:	4984      	ldr	r1, [pc, #528]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80073b8:	4313      	orrs	r3, r2
 80073ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	695b      	ldr	r3, [r3, #20]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 80073c6:	2301      	movs	r3, #1
 80073c8:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f003 0302 	and.w	r3, r3, #2
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d010      	beq.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80073d6:	4b7c      	ldr	r3, [pc, #496]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80073d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073dc:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	4978      	ldr	r1, [pc, #480]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80073e6:	4313      	orrs	r3, r2
 80073e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d101      	bne.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 80073f4:	2301      	movs	r3, #1
 80073f6:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0308 	and.w	r3, r3, #8
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 8083 	beq.w	800750c <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007406:	2300      	movs	r3, #0
 8007408:	60bb      	str	r3, [r7, #8]
 800740a:	4b6f      	ldr	r3, [pc, #444]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800740c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800740e:	4a6e      	ldr	r2, [pc, #440]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007414:	6413      	str	r3, [r2, #64]	; 0x40
 8007416:	4b6c      	ldr	r3, [pc, #432]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800741a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800741e:	60bb      	str	r3, [r7, #8]
 8007420:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007422:	4b6a      	ldr	r3, [pc, #424]	; (80075cc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a69      	ldr	r2, [pc, #420]	; (80075cc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8007428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800742c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800742e:	f7fe fa03 	bl	8005838 <HAL_GetTick>
 8007432:	6138      	str	r0, [r7, #16]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007434:	e008      	b.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007436:	f7fe f9ff 	bl	8005838 <HAL_GetTick>
 800743a:	4602      	mov	r2, r0
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	1ad3      	subs	r3, r2, r3
 8007440:	2b02      	cmp	r3, #2
 8007442:	d901      	bls.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8007444:	2303      	movs	r3, #3
 8007446:	e162      	b.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x386>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007448:	4b60      	ldr	r3, [pc, #384]	; (80075cc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007450:	2b00      	cmp	r3, #0
 8007452:	d0f0      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007454:	4b5c      	ldr	r3, [pc, #368]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007458:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800745c:	60fb      	str	r3, [r7, #12]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d02f      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	69db      	ldr	r3, [r3, #28]
 8007468:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800746c:	68fa      	ldr	r2, [r7, #12]
 800746e:	429a      	cmp	r2, r3
 8007470:	d028      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007472:	4b55      	ldr	r3, [pc, #340]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800747a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800747c:	4b54      	ldr	r3, [pc, #336]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800747e:	2201      	movs	r2, #1
 8007480:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007482:	4b53      	ldr	r3, [pc, #332]	; (80075d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8007484:	2200      	movs	r2, #0
 8007486:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007488:	4a4f      	ldr	r2, [pc, #316]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800748e:	4b4e      	ldr	r3, [pc, #312]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007492:	f003 0301 	and.w	r3, r3, #1
 8007496:	2b01      	cmp	r3, #1
 8007498:	d114      	bne.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800749a:	f7fe f9cd 	bl	8005838 <HAL_GetTick>
 800749e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074a0:	e00a      	b.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074a2:	f7fe f9c9 	bl	8005838 <HAL_GetTick>
 80074a6:	4602      	mov	r2, r0
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	1ad3      	subs	r3, r2, r3
 80074ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d901      	bls.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 80074b4:	2303      	movs	r3, #3
 80074b6:	e12a      	b.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x386>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074b8:	4b43      	ldr	r3, [pc, #268]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80074ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074bc:	f003 0302 	and.w	r3, r3, #2
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d0ee      	beq.n	80074a2 <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	69db      	ldr	r3, [r3, #28]
 80074c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074d0:	d10d      	bne.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x166>
 80074d2:	4b3d      	ldr	r3, [pc, #244]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	69db      	ldr	r3, [r3, #28]
 80074de:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80074e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074e6:	4938      	ldr	r1, [pc, #224]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80074e8:	4313      	orrs	r3, r2
 80074ea:	608b      	str	r3, [r1, #8]
 80074ec:	e005      	b.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x172>
 80074ee:	4b36      	ldr	r3, [pc, #216]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	4a35      	ldr	r2, [pc, #212]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80074f4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80074f8:	6093      	str	r3, [r2, #8]
 80074fa:	4b33      	ldr	r3, [pc, #204]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80074fc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	69db      	ldr	r3, [r3, #28]
 8007502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007506:	4930      	ldr	r1, [pc, #192]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007508:	4313      	orrs	r3, r2
 800750a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f003 0304 	and.w	r3, r3, #4
 8007514:	2b00      	cmp	r3, #0
 8007516:	d004      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800751e:	4b2d      	ldr	r3, [pc, #180]	; (80075d4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007520:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0310 	and.w	r3, r3, #16
 800752a:	2b00      	cmp	r3, #0
 800752c:	d00a      	beq.n	8007544 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 800752e:	4b26      	ldr	r3, [pc, #152]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007530:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007534:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753c:	4922      	ldr	r1, [pc, #136]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800753e:	4313      	orrs	r3, r2
 8007540:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 0320 	and.w	r3, r3, #32
 800754c:	2b00      	cmp	r3, #0
 800754e:	d011      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007550:	4b1d      	ldr	r3, [pc, #116]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007552:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007556:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800755e:	491a      	ldr	r1, [pc, #104]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007560:	4313      	orrs	r3, r2
 8007562:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800756e:	d101      	bne.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8007570:	2301      	movs	r3, #1
 8007572:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00a      	beq.n	8007596 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007580:	4b11      	ldr	r3, [pc, #68]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007582:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007586:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	490e      	ldr	r1, [pc, #56]	; (80075c8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8007590:	4313      	orrs	r3, r2
 8007592:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	2b01      	cmp	r3, #1
 800759a:	d004      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	2b80      	cmp	r3, #128	; 0x80
 80075a2:	f040 8091 	bne.w	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80075a6:	4b0c      	ldr	r3, [pc, #48]	; (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80075a8:	2200      	movs	r2, #0
 80075aa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80075ac:	f7fe f944 	bl	8005838 <HAL_GetTick>
 80075b0:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075b2:	e013      	b.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80075b4:	f7fe f940 	bl	8005838 <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	2b02      	cmp	r3, #2
 80075c0:	d90c      	bls.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e0a3      	b.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x386>
 80075c6:	bf00      	nop
 80075c8:	40023800 	.word	0x40023800
 80075cc:	40007000 	.word	0x40007000
 80075d0:	42470e40 	.word	0x42470e40
 80075d4:	424711e0 	.word	0x424711e0
 80075d8:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075dc:	4b4e      	ldr	r3, [pc, #312]	; (8007718 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1e5      	bne.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 80075e8:	4a4c      	ldr	r2, [pc, #304]	; (800771c <HAL_RCCEx_PeriphCLKConfig+0x394>)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ee:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 0301 	and.w	r3, r3, #1
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d003      	beq.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	695b      	ldr	r3, [r3, #20]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d023      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800760c:	2b00      	cmp	r3, #0
 800760e:	d003      	beq.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x290>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	699b      	ldr	r3, [r3, #24]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d019      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8007620:	2b00      	cmp	r3, #0
 8007622:	d004      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007628:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800762c:	d00e      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007636:	2b00      	cmp	r3, #0
 8007638:	d019      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d115      	bne.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007646:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800764a:	d110      	bne.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685a      	ldr	r2, [r3, #4]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	019b      	lsls	r3, r3, #6
 8007656:	431a      	orrs	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	68db      	ldr	r3, [r3, #12]
 800765c:	061b      	lsls	r3, r3, #24
 800765e:	431a      	orrs	r2, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	691b      	ldr	r3, [r3, #16]
 8007664:	071b      	lsls	r3, r3, #28
 8007666:	492c      	ldr	r1, [pc, #176]	; (8007718 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007668:	4313      	orrs	r3, r2
 800766a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007676:	2b00      	cmp	r3, #0
 8007678:	d010      	beq.n	800769c <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	685a      	ldr	r2, [r3, #4]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	019b      	lsls	r3, r3, #6
 8007684:	431a      	orrs	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	061b      	lsls	r3, r3, #24
 800768c:	431a      	orrs	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	071b      	lsls	r3, r3, #28
 8007694:	4920      	ldr	r1, [pc, #128]	; (8007718 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007696:	4313      	orrs	r3, r2
 8007698:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800769c:	4b20      	ldr	r3, [pc, #128]	; (8007720 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800769e:	2201      	movs	r2, #1
 80076a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80076a2:	f7fe f8c9 	bl	8005838 <HAL_GetTick>
 80076a6:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80076a8:	e008      	b.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80076aa:	f7fe f8c5 	bl	8005838 <HAL_GetTick>
 80076ae:	4602      	mov	r2, r0
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	1ad3      	subs	r3, r2, r3
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d901      	bls.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80076b8:	2303      	movs	r3, #3
 80076ba:	e028      	b.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x386>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80076bc:	4b16      	ldr	r3, [pc, #88]	; (8007718 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d0f0      	beq.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d00a      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80076d4:	4b10      	ldr	r3, [pc, #64]	; (8007718 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80076d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076da:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076e2:	490d      	ldr	r1, [pc, #52]	; (8007718 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80076e4:	4313      	orrs	r3, r2
 80076e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00a      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80076f6:	4b08      	ldr	r3, [pc, #32]	; (8007718 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80076f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076fc:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007704:	4904      	ldr	r1, [pc, #16]	; (8007718 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007706:	4313      	orrs	r3, r2
 8007708:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	40023800 	.word	0x40023800
 800771c:	424710d8 	.word	0x424710d8
 8007720:	42470068 	.word	0x42470068

08007724 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b086      	sub	sp, #24
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800772c:	2300      	movs	r3, #0
 800772e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0301 	and.w	r3, r3, #1
 8007738:	2b00      	cmp	r3, #0
 800773a:	d075      	beq.n	8007828 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800773c:	4ba2      	ldr	r3, [pc, #648]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	f003 030c 	and.w	r3, r3, #12
 8007744:	2b04      	cmp	r3, #4
 8007746:	d00c      	beq.n	8007762 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007748:	4b9f      	ldr	r3, [pc, #636]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007750:	2b08      	cmp	r3, #8
 8007752:	d112      	bne.n	800777a <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007754:	4b9c      	ldr	r3, [pc, #624]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800775c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007760:	d10b      	bne.n	800777a <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007762:	4b99      	ldr	r3, [pc, #612]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d05b      	beq.n	8007826 <HAL_RCC_OscConfig+0x102>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d157      	bne.n	8007826 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e20b      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007782:	d106      	bne.n	8007792 <HAL_RCC_OscConfig+0x6e>
 8007784:	4b90      	ldr	r3, [pc, #576]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a8f      	ldr	r2, [pc, #572]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800778a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800778e:	6013      	str	r3, [r2, #0]
 8007790:	e01d      	b.n	80077ce <HAL_RCC_OscConfig+0xaa>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800779a:	d10c      	bne.n	80077b6 <HAL_RCC_OscConfig+0x92>
 800779c:	4b8a      	ldr	r3, [pc, #552]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a89      	ldr	r2, [pc, #548]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80077a2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80077a6:	6013      	str	r3, [r2, #0]
 80077a8:	4b87      	ldr	r3, [pc, #540]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a86      	ldr	r2, [pc, #536]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80077ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077b2:	6013      	str	r3, [r2, #0]
 80077b4:	e00b      	b.n	80077ce <HAL_RCC_OscConfig+0xaa>
 80077b6:	4b84      	ldr	r3, [pc, #528]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a83      	ldr	r2, [pc, #524]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80077bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077c0:	6013      	str	r3, [r2, #0]
 80077c2:	4b81      	ldr	r3, [pc, #516]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a80      	ldr	r2, [pc, #512]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80077c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077cc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d013      	beq.n	80077fe <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077d6:	f7fe f82f 	bl	8005838 <HAL_GetTick>
 80077da:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077dc:	e008      	b.n	80077f0 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80077de:	f7fe f82b 	bl	8005838 <HAL_GetTick>
 80077e2:	4602      	mov	r2, r0
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	1ad3      	subs	r3, r2, r3
 80077e8:	2b64      	cmp	r3, #100	; 0x64
 80077ea:	d901      	bls.n	80077f0 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 80077ec:	2303      	movs	r3, #3
 80077ee:	e1d0      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077f0:	4b75      	ldr	r3, [pc, #468]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d0f0      	beq.n	80077de <HAL_RCC_OscConfig+0xba>
 80077fc:	e014      	b.n	8007828 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077fe:	f7fe f81b 	bl	8005838 <HAL_GetTick>
 8007802:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007804:	e008      	b.n	8007818 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007806:	f7fe f817 	bl	8005838 <HAL_GetTick>
 800780a:	4602      	mov	r2, r0
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	1ad3      	subs	r3, r2, r3
 8007810:	2b64      	cmp	r3, #100	; 0x64
 8007812:	d901      	bls.n	8007818 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8007814:	2303      	movs	r3, #3
 8007816:	e1bc      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007818:	4b6b      	ldr	r3, [pc, #428]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007820:	2b00      	cmp	r3, #0
 8007822:	d1f0      	bne.n	8007806 <HAL_RCC_OscConfig+0xe2>
 8007824:	e000      	b.n	8007828 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007826:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0302 	and.w	r3, r3, #2
 8007830:	2b00      	cmp	r3, #0
 8007832:	d063      	beq.n	80078fc <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007834:	4b64      	ldr	r3, [pc, #400]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f003 030c 	and.w	r3, r3, #12
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00b      	beq.n	8007858 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007840:	4b61      	ldr	r3, [pc, #388]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007848:	2b08      	cmp	r3, #8
 800784a:	d11c      	bne.n	8007886 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800784c:	4b5e      	ldr	r3, [pc, #376]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007854:	2b00      	cmp	r3, #0
 8007856:	d116      	bne.n	8007886 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007858:	4b5b      	ldr	r3, [pc, #364]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0302 	and.w	r3, r3, #2
 8007860:	2b00      	cmp	r3, #0
 8007862:	d005      	beq.n	8007870 <HAL_RCC_OscConfig+0x14c>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	2b01      	cmp	r3, #1
 800786a:	d001      	beq.n	8007870 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	e190      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007870:	4b55      	ldr	r3, [pc, #340]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	00db      	lsls	r3, r3, #3
 800787e:	4952      	ldr	r1, [pc, #328]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007880:	4313      	orrs	r3, r2
 8007882:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007884:	e03a      	b.n	80078fc <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d020      	beq.n	80078d0 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800788e:	4b4f      	ldr	r3, [pc, #316]	; (80079cc <HAL_RCC_OscConfig+0x2a8>)
 8007890:	2201      	movs	r2, #1
 8007892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007894:	f7fd ffd0 	bl	8005838 <HAL_GetTick>
 8007898:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800789a:	e008      	b.n	80078ae <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800789c:	f7fd ffcc 	bl	8005838 <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e171      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078ae:	4b46      	ldr	r3, [pc, #280]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 0302 	and.w	r3, r3, #2
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d0f0      	beq.n	800789c <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078ba:	4b43      	ldr	r3, [pc, #268]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	691b      	ldr	r3, [r3, #16]
 80078c6:	00db      	lsls	r3, r3, #3
 80078c8:	493f      	ldr	r1, [pc, #252]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80078ca:	4313      	orrs	r3, r2
 80078cc:	600b      	str	r3, [r1, #0]
 80078ce:	e015      	b.n	80078fc <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078d0:	4b3e      	ldr	r3, [pc, #248]	; (80079cc <HAL_RCC_OscConfig+0x2a8>)
 80078d2:	2200      	movs	r2, #0
 80078d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d6:	f7fd ffaf 	bl	8005838 <HAL_GetTick>
 80078da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078dc:	e008      	b.n	80078f0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80078de:	f7fd ffab 	bl	8005838 <HAL_GetTick>
 80078e2:	4602      	mov	r2, r0
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	1ad3      	subs	r3, r2, r3
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d901      	bls.n	80078f0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e150      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078f0:	4b35      	ldr	r3, [pc, #212]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 0302 	and.w	r3, r3, #2
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d1f0      	bne.n	80078de <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f003 0308 	and.w	r3, r3, #8
 8007904:	2b00      	cmp	r3, #0
 8007906:	d030      	beq.n	800796a <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	695b      	ldr	r3, [r3, #20]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d016      	beq.n	800793e <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007910:	4b2f      	ldr	r3, [pc, #188]	; (80079d0 <HAL_RCC_OscConfig+0x2ac>)
 8007912:	2201      	movs	r2, #1
 8007914:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007916:	f7fd ff8f 	bl	8005838 <HAL_GetTick>
 800791a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800791c:	e008      	b.n	8007930 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800791e:	f7fd ff8b 	bl	8005838 <HAL_GetTick>
 8007922:	4602      	mov	r2, r0
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	1ad3      	subs	r3, r2, r3
 8007928:	2b02      	cmp	r3, #2
 800792a:	d901      	bls.n	8007930 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800792c:	2303      	movs	r3, #3
 800792e:	e130      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007930:	4b25      	ldr	r3, [pc, #148]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007932:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007934:	f003 0302 	and.w	r3, r3, #2
 8007938:	2b00      	cmp	r3, #0
 800793a:	d0f0      	beq.n	800791e <HAL_RCC_OscConfig+0x1fa>
 800793c:	e015      	b.n	800796a <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800793e:	4b24      	ldr	r3, [pc, #144]	; (80079d0 <HAL_RCC_OscConfig+0x2ac>)
 8007940:	2200      	movs	r2, #0
 8007942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007944:	f7fd ff78 	bl	8005838 <HAL_GetTick>
 8007948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800794a:	e008      	b.n	800795e <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800794c:	f7fd ff74 	bl	8005838 <HAL_GetTick>
 8007950:	4602      	mov	r2, r0
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	1ad3      	subs	r3, r2, r3
 8007956:	2b02      	cmp	r3, #2
 8007958:	d901      	bls.n	800795e <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800795a:	2303      	movs	r3, #3
 800795c:	e119      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800795e:	4b1a      	ldr	r3, [pc, #104]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007960:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007962:	f003 0302 	and.w	r3, r3, #2
 8007966:	2b00      	cmp	r3, #0
 8007968:	d1f0      	bne.n	800794c <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 0304 	and.w	r3, r3, #4
 8007972:	2b00      	cmp	r3, #0
 8007974:	f000 809f 	beq.w	8007ab6 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007978:	2300      	movs	r3, #0
 800797a:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800797c:	4b12      	ldr	r3, [pc, #72]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800797e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007980:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007984:	2b00      	cmp	r3, #0
 8007986:	d10f      	bne.n	80079a8 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007988:	2300      	movs	r3, #0
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	4b0e      	ldr	r3, [pc, #56]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800798e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007990:	4a0d      	ldr	r2, [pc, #52]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 8007992:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007996:	6413      	str	r3, [r2, #64]	; 0x40
 8007998:	4b0b      	ldr	r3, [pc, #44]	; (80079c8 <HAL_RCC_OscConfig+0x2a4>)
 800799a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079a0:	60fb      	str	r3, [r7, #12]
 80079a2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80079a4:	2301      	movs	r3, #1
 80079a6:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079a8:	4b0a      	ldr	r3, [pc, #40]	; (80079d4 <HAL_RCC_OscConfig+0x2b0>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d120      	bne.n	80079f6 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80079b4:	4b07      	ldr	r3, [pc, #28]	; (80079d4 <HAL_RCC_OscConfig+0x2b0>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a06      	ldr	r2, [pc, #24]	; (80079d4 <HAL_RCC_OscConfig+0x2b0>)
 80079ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079c0:	f7fd ff3a 	bl	8005838 <HAL_GetTick>
 80079c4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079c6:	e010      	b.n	80079ea <HAL_RCC_OscConfig+0x2c6>
 80079c8:	40023800 	.word	0x40023800
 80079cc:	42470000 	.word	0x42470000
 80079d0:	42470e80 	.word	0x42470e80
 80079d4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079d8:	f7fd ff2e 	bl	8005838 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d901      	bls.n	80079ea <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e0d3      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079ea:	4b6c      	ldr	r3, [pc, #432]	; (8007b9c <HAL_RCC_OscConfig+0x478>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d0f0      	beq.n	80079d8 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d106      	bne.n	8007a0c <HAL_RCC_OscConfig+0x2e8>
 80079fe:	4b68      	ldr	r3, [pc, #416]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a02:	4a67      	ldr	r2, [pc, #412]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a04:	f043 0301 	orr.w	r3, r3, #1
 8007a08:	6713      	str	r3, [r2, #112]	; 0x70
 8007a0a:	e01c      	b.n	8007a46 <HAL_RCC_OscConfig+0x322>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	2b05      	cmp	r3, #5
 8007a12:	d10c      	bne.n	8007a2e <HAL_RCC_OscConfig+0x30a>
 8007a14:	4b62      	ldr	r3, [pc, #392]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a18:	4a61      	ldr	r2, [pc, #388]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a1a:	f043 0304 	orr.w	r3, r3, #4
 8007a1e:	6713      	str	r3, [r2, #112]	; 0x70
 8007a20:	4b5f      	ldr	r3, [pc, #380]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a24:	4a5e      	ldr	r2, [pc, #376]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a26:	f043 0301 	orr.w	r3, r3, #1
 8007a2a:	6713      	str	r3, [r2, #112]	; 0x70
 8007a2c:	e00b      	b.n	8007a46 <HAL_RCC_OscConfig+0x322>
 8007a2e:	4b5c      	ldr	r3, [pc, #368]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a32:	4a5b      	ldr	r2, [pc, #364]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a34:	f023 0301 	bic.w	r3, r3, #1
 8007a38:	6713      	str	r3, [r2, #112]	; 0x70
 8007a3a:	4b59      	ldr	r3, [pc, #356]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a3e:	4a58      	ldr	r2, [pc, #352]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a40:	f023 0304 	bic.w	r3, r3, #4
 8007a44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d015      	beq.n	8007a7a <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a4e:	f7fd fef3 	bl	8005838 <HAL_GetTick>
 8007a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a54:	e00a      	b.n	8007a6c <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a56:	f7fd feef 	bl	8005838 <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d901      	bls.n	8007a6c <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8007a68:	2303      	movs	r3, #3
 8007a6a:	e092      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a6c:	4b4c      	ldr	r3, [pc, #304]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a70:	f003 0302 	and.w	r3, r3, #2
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d0ee      	beq.n	8007a56 <HAL_RCC_OscConfig+0x332>
 8007a78:	e014      	b.n	8007aa4 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a7a:	f7fd fedd 	bl	8005838 <HAL_GetTick>
 8007a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a80:	e00a      	b.n	8007a98 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a82:	f7fd fed9 	bl	8005838 <HAL_GetTick>
 8007a86:	4602      	mov	r2, r0
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d901      	bls.n	8007a98 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e07c      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a98:	4b41      	ldr	r3, [pc, #260]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007a9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1ee      	bne.n	8007a82 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007aa4:	7dfb      	ldrb	r3, [r7, #23]
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d105      	bne.n	8007ab6 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007aaa:	4b3d      	ldr	r3, [pc, #244]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aae:	4a3c      	ldr	r2, [pc, #240]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007ab0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ab4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d068      	beq.n	8007b90 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007abe:	4b38      	ldr	r3, [pc, #224]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 030c 	and.w	r3, r3, #12
 8007ac6:	2b08      	cmp	r3, #8
 8007ac8:	d060      	beq.n	8007b8c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	699b      	ldr	r3, [r3, #24]
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	d145      	bne.n	8007b5e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ad2:	4b34      	ldr	r3, [pc, #208]	; (8007ba4 <HAL_RCC_OscConfig+0x480>)
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ad8:	f7fd feae 	bl	8005838 <HAL_GetTick>
 8007adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ade:	e008      	b.n	8007af2 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007ae0:	f7fd feaa 	bl	8005838 <HAL_GetTick>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	1ad3      	subs	r3, r2, r3
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d901      	bls.n	8007af2 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	e04f      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007af2:	4b2b      	ldr	r3, [pc, #172]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1f0      	bne.n	8007ae0 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	69da      	ldr	r2, [r3, #28]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a1b      	ldr	r3, [r3, #32]
 8007b06:	431a      	orrs	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0c:	019b      	lsls	r3, r3, #6
 8007b0e:	431a      	orrs	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b14:	085b      	lsrs	r3, r3, #1
 8007b16:	3b01      	subs	r3, #1
 8007b18:	041b      	lsls	r3, r3, #16
 8007b1a:	431a      	orrs	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b20:	061b      	lsls	r3, r3, #24
 8007b22:	431a      	orrs	r2, r3
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b28:	071b      	lsls	r3, r3, #28
 8007b2a:	491d      	ldr	r1, [pc, #116]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b30:	4b1c      	ldr	r3, [pc, #112]	; (8007ba4 <HAL_RCC_OscConfig+0x480>)
 8007b32:	2201      	movs	r2, #1
 8007b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b36:	f7fd fe7f 	bl	8005838 <HAL_GetTick>
 8007b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b3c:	e008      	b.n	8007b50 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b3e:	f7fd fe7b 	bl	8005838 <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d901      	bls.n	8007b50 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e020      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b50:	4b13      	ldr	r3, [pc, #76]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d0f0      	beq.n	8007b3e <HAL_RCC_OscConfig+0x41a>
 8007b5c:	e018      	b.n	8007b90 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b5e:	4b11      	ldr	r3, [pc, #68]	; (8007ba4 <HAL_RCC_OscConfig+0x480>)
 8007b60:	2200      	movs	r2, #0
 8007b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b64:	f7fd fe68 	bl	8005838 <HAL_GetTick>
 8007b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b6a:	e008      	b.n	8007b7e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b6c:	f7fd fe64 	bl	8005838 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d901      	bls.n	8007b7e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8007b7a:	2303      	movs	r3, #3
 8007b7c:	e009      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b7e:	4b08      	ldr	r3, [pc, #32]	; (8007ba0 <HAL_RCC_OscConfig+0x47c>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d1f0      	bne.n	8007b6c <HAL_RCC_OscConfig+0x448>
 8007b8a:	e001      	b.n	8007b90 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e000      	b.n	8007b92 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3718      	adds	r7, #24
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	40007000 	.word	0x40007000
 8007ba0:	40023800 	.word	0x40023800
 8007ba4:	42470060 	.word	0x42470060

08007ba8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d101      	bne.n	8007bba <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e083      	b.n	8007cc2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	7f5b      	ldrb	r3, [r3, #29]
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d105      	bne.n	8007bd0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f7fd fa46 	bl	800505c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	22ca      	movs	r2, #202	; 0xca
 8007bdc:	625a      	str	r2, [r3, #36]	; 0x24
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2253      	movs	r2, #83	; 0x53
 8007be4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 faa8 	bl	800813c <RTC_EnterInitMode>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d008      	beq.n	8007c04 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	22ff      	movs	r2, #255	; 0xff
 8007bf8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2204      	movs	r2, #4
 8007bfe:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8007c00:	2301      	movs	r3, #1
 8007c02:	e05e      	b.n	8007cc2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	6812      	ldr	r2, [r2, #0]
 8007c0e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007c12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c16:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6899      	ldr	r1, [r3, #8]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	685a      	ldr	r2, [r3, #4]
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	431a      	orrs	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	695b      	ldr	r3, [r3, #20]
 8007c2c:	431a      	orrs	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	430a      	orrs	r2, r1
 8007c34:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	68d2      	ldr	r2, [r2, #12]
 8007c3e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	6919      	ldr	r1, [r3, #16]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	041a      	lsls	r2, r3, #16
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	430a      	orrs	r2, r1
 8007c52:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	68da      	ldr	r2, [r3, #12]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c62:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	f003 0320 	and.w	r3, r3, #32
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d10e      	bne.n	8007c90 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 fa3a 	bl	80080ec <HAL_RTC_WaitForSynchro>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d008      	beq.n	8007c90 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	22ff      	movs	r2, #255	; 0xff
 8007c84:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2204      	movs	r2, #4
 8007c8a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8007c8c:	2301      	movs	r3, #1
 8007c8e:	e018      	b.n	8007cc2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007c9e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	699a      	ldr	r2, [r3, #24]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	22ff      	movs	r2, #255	; 0xff
 8007cb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
  }
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007cca:	b590      	push	{r4, r7, lr}
 8007ccc:	b087      	sub	sp, #28
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	60f8      	str	r0, [r7, #12]
 8007cd2:	60b9      	str	r1, [r7, #8]
 8007cd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	7f1b      	ldrb	r3, [r3, #28]
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d101      	bne.n	8007ce6 <HAL_RTC_SetTime+0x1c>
 8007ce2:	2302      	movs	r3, #2
 8007ce4:	e0aa      	b.n	8007e3c <HAL_RTC_SetTime+0x172>
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	2202      	movs	r2, #2
 8007cf0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d126      	bne.n	8007d46 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d102      	bne.n	8007d0c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	4618      	mov	r0, r3
 8007d12:	f000 fa3f 	bl	8008194 <RTC_ByteToBcd2>
 8007d16:	4603      	mov	r3, r0
 8007d18:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	785b      	ldrb	r3, [r3, #1]
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f000 fa38 	bl	8008194 <RTC_ByteToBcd2>
 8007d24:	4603      	mov	r3, r0
 8007d26:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007d28:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	789b      	ldrb	r3, [r3, #2]
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f000 fa30 	bl	8008194 <RTC_ByteToBcd2>
 8007d34:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007d36:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	78db      	ldrb	r3, [r3, #3]
 8007d3e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007d40:	4313      	orrs	r3, r2
 8007d42:	617b      	str	r3, [r7, #20]
 8007d44:	e018      	b.n	8007d78 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d102      	bne.n	8007d5a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	2200      	movs	r2, #0
 8007d58:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	785b      	ldrb	r3, [r3, #1]
 8007d64:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007d66:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007d6c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	78db      	ldrb	r3, [r3, #3]
 8007d72:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007d74:	4313      	orrs	r3, r2
 8007d76:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	22ca      	movs	r2, #202	; 0xca
 8007d7e:	625a      	str	r2, [r3, #36]	; 0x24
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2253      	movs	r2, #83	; 0x53
 8007d86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007d88:	68f8      	ldr	r0, [r7, #12]
 8007d8a:	f000 f9d7 	bl	800813c <RTC_EnterInitMode>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d00b      	beq.n	8007dac <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	22ff      	movs	r2, #255	; 0xff
 8007d9a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2204      	movs	r2, #4
 8007da0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2200      	movs	r2, #0
 8007da6:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e047      	b.n	8007e3c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007db6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007dba:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	689a      	ldr	r2, [r3, #8]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007dca:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	6899      	ldr	r1, [r3, #8]
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	68da      	ldr	r2, [r3, #12]
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	691b      	ldr	r3, [r3, #16]
 8007dda:	431a      	orrs	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	430a      	orrs	r2, r1
 8007de2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68da      	ldr	r2, [r3, #12]
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007df2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	f003 0320 	and.w	r3, r3, #32
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d111      	bne.n	8007e26 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f000 f972 	bl	80080ec <HAL_RTC_WaitForSynchro>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00b      	beq.n	8007e26 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	22ff      	movs	r2, #255	; 0xff
 8007e14:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2204      	movs	r2, #4
 8007e1a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	e00a      	b.n	8007e3c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	22ff      	movs	r2, #255	; 0xff
 8007e2c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2201      	movs	r2, #1
 8007e32:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2200      	movs	r2, #0
 8007e38:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8007e3a:	2300      	movs	r3, #0
  }
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	371c      	adds	r7, #28
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd90      	pop	{r4, r7, pc}

08007e44 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b086      	sub	sp, #24
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007e50:	2300      	movs	r3, #0
 8007e52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007e76:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007e7a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	0c1b      	lsrs	r3, r3, #16
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e86:	b2da      	uxtb	r2, r3
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8007e8c:	697b      	ldr	r3, [r7, #20]
 8007e8e:	0a1b      	lsrs	r3, r3, #8
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e96:	b2da      	uxtb	r2, r3
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	b2db      	uxtb	r3, r3
 8007ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ea4:	b2da      	uxtb	r2, r3
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	0c1b      	lsrs	r3, r3, #16
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eb4:	b2da      	uxtb	r2, r3
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d11a      	bne.n	8007ef6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f000 f983 	bl	80081d0 <RTC_Bcd2ToByte>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	461a      	mov	r2, r3
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	785b      	ldrb	r3, [r3, #1]
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f000 f97a 	bl	80081d0 <RTC_Bcd2ToByte>
 8007edc:	4603      	mov	r3, r0
 8007ede:	461a      	mov	r2, r3
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	789b      	ldrb	r3, [r3, #2]
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f000 f971 	bl	80081d0 <RTC_Bcd2ToByte>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3718      	adds	r7, #24
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007f00:	b590      	push	{r4, r7, lr}
 8007f02:	b087      	sub	sp, #28
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	7f1b      	ldrb	r3, [r3, #28]
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d101      	bne.n	8007f1c <HAL_RTC_SetDate+0x1c>
 8007f18:	2302      	movs	r3, #2
 8007f1a:	e094      	b.n	8008046 <HAL_RTC_SetDate+0x146>
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2202      	movs	r2, #2
 8007f26:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d10e      	bne.n	8007f4c <HAL_RTC_SetDate+0x4c>
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	785b      	ldrb	r3, [r3, #1]
 8007f32:	f003 0310 	and.w	r3, r3, #16
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d008      	beq.n	8007f4c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	785b      	ldrb	r3, [r3, #1]
 8007f3e:	f023 0310 	bic.w	r3, r3, #16
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	330a      	adds	r3, #10
 8007f46:	b2da      	uxtb	r2, r3
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d11c      	bne.n	8007f8c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	78db      	ldrb	r3, [r3, #3]
 8007f56:	4618      	mov	r0, r3
 8007f58:	f000 f91c 	bl	8008194 <RTC_ByteToBcd2>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	785b      	ldrb	r3, [r3, #1]
 8007f64:	4618      	mov	r0, r3
 8007f66:	f000 f915 	bl	8008194 <RTC_ByteToBcd2>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007f6e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	789b      	ldrb	r3, [r3, #2]
 8007f74:	4618      	mov	r0, r3
 8007f76:	f000 f90d 	bl	8008194 <RTC_ByteToBcd2>
 8007f7a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007f7c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	781b      	ldrb	r3, [r3, #0]
 8007f84:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007f86:	4313      	orrs	r3, r2
 8007f88:	617b      	str	r3, [r7, #20]
 8007f8a:	e00e      	b.n	8007faa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	78db      	ldrb	r3, [r3, #3]
 8007f90:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	785b      	ldrb	r3, [r3, #1]
 8007f96:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007f98:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8007f9a:	68ba      	ldr	r2, [r7, #8]
 8007f9c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8007f9e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	22ca      	movs	r2, #202	; 0xca
 8007fb0:	625a      	str	r2, [r3, #36]	; 0x24
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2253      	movs	r2, #83	; 0x53
 8007fb8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007fba:	68f8      	ldr	r0, [r7, #12]
 8007fbc:	f000 f8be 	bl	800813c <RTC_EnterInitMode>
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d00b      	beq.n	8007fde <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	22ff      	movs	r2, #255	; 0xff
 8007fcc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2204      	movs	r2, #4
 8007fd2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007fda:	2301      	movs	r3, #1
 8007fdc:	e033      	b.n	8008046 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681a      	ldr	r2, [r3, #0]
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007fe8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007fec:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68da      	ldr	r2, [r3, #12]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ffc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	f003 0320 	and.w	r3, r3, #32
 8008008:	2b00      	cmp	r3, #0
 800800a:	d111      	bne.n	8008030 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800800c:	68f8      	ldr	r0, [r7, #12]
 800800e:	f000 f86d 	bl	80080ec <HAL_RTC_WaitForSynchro>
 8008012:	4603      	mov	r3, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00b      	beq.n	8008030 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	22ff      	movs	r2, #255	; 0xff
 800801e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2204      	movs	r2, #4
 8008024:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2200      	movs	r2, #0
 800802a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800802c:	2301      	movs	r3, #1
 800802e:	e00a      	b.n	8008046 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	22ff      	movs	r2, #255	; 0xff
 8008036:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2201      	movs	r2, #1
 800803c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2200      	movs	r2, #0
 8008042:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008044:	2300      	movs	r3, #0
  }
}
 8008046:	4618      	mov	r0, r3
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	bd90      	pop	{r4, r7, pc}

0800804e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b086      	sub	sp, #24
 8008052:	af00      	add	r7, sp, #0
 8008054:	60f8      	str	r0, [r7, #12]
 8008056:	60b9      	str	r1, [r7, #8]
 8008058:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800805a:	2300      	movs	r3, #0
 800805c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008068:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800806c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	0c1b      	lsrs	r3, r3, #16
 8008072:	b2da      	uxtb	r2, r3
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	0a1b      	lsrs	r3, r3, #8
 800807c:	b2db      	uxtb	r3, r3
 800807e:	f003 031f 	and.w	r3, r3, #31
 8008082:	b2da      	uxtb	r2, r3
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	b2db      	uxtb	r3, r3
 800808c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008090:	b2da      	uxtb	r2, r3
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	0b5b      	lsrs	r3, r3, #13
 800809a:	b2db      	uxtb	r3, r3
 800809c:	f003 0307 	and.w	r3, r3, #7
 80080a0:	b2da      	uxtb	r2, r3
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d11a      	bne.n	80080e2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	78db      	ldrb	r3, [r3, #3]
 80080b0:	4618      	mov	r0, r3
 80080b2:	f000 f88d 	bl	80081d0 <RTC_Bcd2ToByte>
 80080b6:	4603      	mov	r3, r0
 80080b8:	461a      	mov	r2, r3
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	785b      	ldrb	r3, [r3, #1]
 80080c2:	4618      	mov	r0, r3
 80080c4:	f000 f884 	bl	80081d0 <RTC_Bcd2ToByte>
 80080c8:	4603      	mov	r3, r0
 80080ca:	461a      	mov	r2, r3
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	789b      	ldrb	r3, [r3, #2]
 80080d4:	4618      	mov	r0, r3
 80080d6:	f000 f87b 	bl	80081d0 <RTC_Bcd2ToByte>
 80080da:	4603      	mov	r3, r0
 80080dc:	461a      	mov	r2, r3
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3718      	adds	r7, #24
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	68da      	ldr	r2, [r3, #12]
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008106:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008108:	f7fd fb96 	bl	8005838 <HAL_GetTick>
 800810c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800810e:	e009      	b.n	8008124 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008110:	f7fd fb92 	bl	8005838 <HAL_GetTick>
 8008114:	4602      	mov	r2, r0
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800811e:	d901      	bls.n	8008124 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008120:	2303      	movs	r3, #3
 8008122:	e007      	b.n	8008134 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	f003 0320 	and.w	r3, r3, #32
 800812e:	2b00      	cmp	r3, #0
 8008130:	d0ee      	beq.n	8008110 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008132:	2300      	movs	r3, #0
}
 8008134:	4618      	mov	r0, r3
 8008136:	3710      	adds	r7, #16
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008144:	2300      	movs	r3, #0
 8008146:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008152:	2b00      	cmp	r3, #0
 8008154:	d119      	bne.n	800818a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f04f 32ff 	mov.w	r2, #4294967295
 800815e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008160:	f7fd fb6a 	bl	8005838 <HAL_GetTick>
 8008164:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008166:	e009      	b.n	800817c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008168:	f7fd fb66 	bl	8005838 <HAL_GetTick>
 800816c:	4602      	mov	r2, r0
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008176:	d901      	bls.n	800817c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008178:	2303      	movs	r3, #3
 800817a:	e007      	b.n	800818c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008186:	2b00      	cmp	r3, #0
 8008188:	d0ee      	beq.n	8008168 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800818a:	2300      	movs	r3, #0
}
 800818c:	4618      	mov	r0, r3
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
 800819a:	4603      	mov	r3, r0
 800819c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800819e:	2300      	movs	r3, #0
 80081a0:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80081a2:	e005      	b.n	80081b0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	3301      	adds	r3, #1
 80081a8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80081aa:	79fb      	ldrb	r3, [r7, #7]
 80081ac:	3b0a      	subs	r3, #10
 80081ae:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80081b0:	79fb      	ldrb	r3, [r7, #7]
 80081b2:	2b09      	cmp	r3, #9
 80081b4:	d8f6      	bhi.n	80081a4 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	011b      	lsls	r3, r3, #4
 80081bc:	b2da      	uxtb	r2, r3
 80081be:	79fb      	ldrb	r3, [r7, #7]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	b2db      	uxtb	r3, r3
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3714      	adds	r7, #20
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr

080081d0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b085      	sub	sp, #20
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	4603      	mov	r3, r0
 80081d8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80081da:	2300      	movs	r3, #0
 80081dc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80081de:	79fb      	ldrb	r3, [r7, #7]
 80081e0:	091b      	lsrs	r3, r3, #4
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	461a      	mov	r2, r3
 80081e6:	4613      	mov	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	005b      	lsls	r3, r3, #1
 80081ee:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80081f0:	79fb      	ldrb	r3, [r7, #7]
 80081f2:	f003 030f 	and.w	r3, r3, #15
 80081f6:	b2da      	uxtb	r2, r3
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	4413      	add	r3, r2
 80081fe:	b2db      	uxtb	r3, r3
}
 8008200:	4618      	mov	r0, r3
 8008202:	3714      	adds	r7, #20
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d101      	bne.n	800821e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	e022      	b.n	8008264 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b00      	cmp	r3, #0
 8008228:	d105      	bne.n	8008236 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f7fc ff29 	bl	8005088 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2203      	movs	r2, #3
 800823a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 f814 	bl	800826c <HAL_SD_InitCard>
 8008244:	4603      	mov	r3, r0
 8008246:	2b00      	cmp	r3, #0
 8008248:	d001      	beq.n	800824e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	e00a      	b.n	8008264 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2201      	movs	r2, #1
 800825e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008262:	2300      	movs	r3, #0
}
 8008264:	4618      	mov	r0, r3
 8008266:	3708      	adds	r7, #8
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800826c:	b5b0      	push	{r4, r5, r7, lr}
 800826e:	b08e      	sub	sp, #56	; 0x38
 8008270:	af04      	add	r7, sp, #16
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008274:	2300      	movs	r3, #0
 8008276:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008278:	2300      	movs	r3, #0
 800827a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800827c:	2300      	movs	r3, #0
 800827e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008280:	2300      	movs	r3, #0
 8008282:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008284:	2300      	movs	r3, #0
 8008286:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008288:	2376      	movs	r3, #118	; 0x76
 800828a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681d      	ldr	r5, [r3, #0]
 8008290:	466c      	mov	r4, sp
 8008292:	f107 0314 	add.w	r3, r7, #20
 8008296:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800829a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800829e:	f107 0308 	add.w	r3, r7, #8
 80082a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80082a4:	4628      	mov	r0, r5
 80082a6:	f002 fd6b 	bl	800ad80 <SDIO_Init>
 80082aa:	4603      	mov	r3, r0
 80082ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80082b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d001      	beq.n	80082bc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	e031      	b.n	8008320 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80082bc:	4b1a      	ldr	r3, [pc, #104]	; (8008328 <HAL_SD_InitCard+0xbc>)
 80082be:	2200      	movs	r2, #0
 80082c0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4618      	mov	r0, r3
 80082c8:	f002 fda3 	bl	800ae12 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80082cc:	4b16      	ldr	r3, [pc, #88]	; (8008328 <HAL_SD_InitCard+0xbc>)
 80082ce:	2201      	movs	r2, #1
 80082d0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f001 f86e 	bl	80093b4 <SD_PowerON>
 80082d8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082da:	6a3b      	ldr	r3, [r7, #32]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d00b      	beq.n	80082f8 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082ec:	6a3b      	ldr	r3, [r7, #32]
 80082ee:	431a      	orrs	r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	e013      	b.n	8008320 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f000 ff8d 	bl	8009218 <SD_InitCard>
 80082fe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008300:	6a3b      	ldr	r3, [r7, #32]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d00b      	beq.n	800831e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2201      	movs	r2, #1
 800830a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008312:	6a3b      	ldr	r3, [r7, #32]
 8008314:	431a      	orrs	r2, r3
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e000      	b.n	8008320 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3728      	adds	r7, #40	; 0x28
 8008324:	46bd      	mov	sp, r7
 8008326:	bdb0      	pop	{r4, r5, r7, pc}
 8008328:	422580a0 	.word	0x422580a0

0800832c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b092      	sub	sp, #72	; 0x48
 8008330:	af00      	add	r7, sp, #0
 8008332:	60f8      	str	r0, [r7, #12]
 8008334:	60b9      	str	r1, [r7, #8]
 8008336:	607a      	str	r2, [r7, #4]
 8008338:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800833a:	f7fd fa7d 	bl	8005838 <HAL_GetTick>
 800833e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d107      	bne.n	800835e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008352:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e1d7      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008364:	b2db      	uxtb	r3, r3
 8008366:	2b01      	cmp	r3, #1
 8008368:	f040 81ca 	bne.w	8008700 <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2200      	movs	r2, #0
 8008370:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008372:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	441a      	add	r2, r3
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800837c:	429a      	cmp	r2, r3
 800837e:	d907      	bls.n	8008390 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008384:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800838c:	2301      	movs	r3, #1
 800838e:	e1be      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2203      	movs	r2, #3
 8008394:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2200      	movs	r2, #0
 800839e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d002      	beq.n	80083ae <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80083a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083aa:	025b      	lsls	r3, r3, #9
 80083ac:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80083b6:	4618      	mov	r0, r3
 80083b8:	f002 fdbe 	bl	800af38 <SDMMC_CmdBlockLength>
 80083bc:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80083be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00f      	beq.n	80083e4 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a9a      	ldr	r2, [pc, #616]	; (8008634 <HAL_SD_ReadBlocks+0x308>)
 80083ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083d2:	431a      	orrs	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80083e0:	2301      	movs	r3, #1
 80083e2:	e194      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80083e4:	f04f 33ff 	mov.w	r3, #4294967295
 80083e8:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	025b      	lsls	r3, r3, #9
 80083ee:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80083f0:	2390      	movs	r3, #144	; 0x90
 80083f2:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80083f4:	2302      	movs	r3, #2
 80083f6:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80083f8:	2300      	movs	r3, #0
 80083fa:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80083fc:	2301      	movs	r3, #1
 80083fe:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f107 0214 	add.w	r2, r7, #20
 8008408:	4611      	mov	r1, r2
 800840a:	4618      	mov	r0, r3
 800840c:	f002 fd68 	bl	800aee0 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	2b01      	cmp	r3, #1
 8008414:	d90a      	bls.n	800842c <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2202      	movs	r2, #2
 800841a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008422:	4618      	mov	r0, r3
 8008424:	f002 fdcc 	bl	800afc0 <SDMMC_CmdReadMultiBlock>
 8008428:	6478      	str	r0, [r7, #68]	; 0x44
 800842a:	e009      	b.n	8008440 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2201      	movs	r2, #1
 8008430:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008438:	4618      	mov	r0, r3
 800843a:	f002 fd9f 	bl	800af7c <SDMMC_CmdReadSingleBlock>
 800843e:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008440:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008442:	2b00      	cmp	r3, #0
 8008444:	d012      	beq.n	800846c <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a7a      	ldr	r2, [pc, #488]	; (8008634 <HAL_SD_ReadBlocks+0x308>)
 800844c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008452:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008454:	431a      	orrs	r2, r3
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2201      	movs	r2, #1
 800845e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008468:	2301      	movs	r3, #1
 800846a:	e150      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800846c:	69bb      	ldr	r3, [r7, #24]
 800846e:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008470:	e061      	b.n	8008536 <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008478:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800847c:	2b00      	cmp	r3, #0
 800847e:	d03c      	beq.n	80084fa <HAL_SD_ReadBlocks+0x1ce>
 8008480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008482:	2b00      	cmp	r3, #0
 8008484:	d039      	beq.n	80084fa <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8008486:	2300      	movs	r3, #0
 8008488:	643b      	str	r3, [r7, #64]	; 0x40
 800848a:	e033      	b.n	80084f4 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4618      	mov	r0, r3
 8008492:	f002 fca0 	bl	800add6 <SDIO_ReadFIFO>
 8008496:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8008498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800849a:	b2da      	uxtb	r2, r3
 800849c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800849e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084a2:	3301      	adds	r3, #1
 80084a4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084a8:	3b01      	subs	r3, #1
 80084aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80084ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ae:	0a1b      	lsrs	r3, r3, #8
 80084b0:	b2da      	uxtb	r2, r3
 80084b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b8:	3301      	adds	r3, #1
 80084ba:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084be:	3b01      	subs	r3, #1
 80084c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80084c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084c4:	0c1b      	lsrs	r3, r3, #16
 80084c6:	b2da      	uxtb	r2, r3
 80084c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ca:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ce:	3301      	adds	r3, #1
 80084d0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084d4:	3b01      	subs	r3, #1
 80084d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80084d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084da:	0e1b      	lsrs	r3, r3, #24
 80084dc:	b2da      	uxtb	r2, r3
 80084de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084e0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084e4:	3301      	adds	r3, #1
 80084e6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084ea:	3b01      	subs	r3, #1
 80084ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80084ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084f0:	3301      	adds	r3, #1
 80084f2:	643b      	str	r3, [r7, #64]	; 0x40
 80084f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084f6:	2b07      	cmp	r3, #7
 80084f8:	d9c8      	bls.n	800848c <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80084fa:	f7fd f99d 	bl	8005838 <HAL_GetTick>
 80084fe:	4602      	mov	r2, r0
 8008500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008502:	1ad3      	subs	r3, r2, r3
 8008504:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008506:	429a      	cmp	r2, r3
 8008508:	d902      	bls.n	8008510 <HAL_SD_ReadBlocks+0x1e4>
 800850a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800850c:	2b00      	cmp	r3, #0
 800850e:	d112      	bne.n	8008536 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a47      	ldr	r2, [pc, #284]	; (8008634 <HAL_SD_ReadBlocks+0x308>)
 8008516:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800851c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2200      	movs	r2, #0
 8008530:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008532:	2303      	movs	r3, #3
 8008534:	e0eb      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800853c:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8008540:	2b00      	cmp	r3, #0
 8008542:	d096      	beq.n	8008472 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800854a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800854e:	2b00      	cmp	r3, #0
 8008550:	d022      	beq.n	8008598 <HAL_SD_ReadBlocks+0x26c>
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d91f      	bls.n	8008598 <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800855c:	2b03      	cmp	r3, #3
 800855e:	d01b      	beq.n	8008598 <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4618      	mov	r0, r3
 8008566:	f002 fd91 	bl	800b08c <SDMMC_CmdStopTransfer>
 800856a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800856c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800856e:	2b00      	cmp	r3, #0
 8008570:	d012      	beq.n	8008598 <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a2f      	ldr	r2, [pc, #188]	; (8008634 <HAL_SD_ReadBlocks+0x308>)
 8008578:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800857e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008580:	431a      	orrs	r2, r3
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2201      	movs	r2, #1
 800858a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008594:	2301      	movs	r3, #1
 8008596:	e0ba      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800859e:	f003 0308 	and.w	r3, r3, #8
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d012      	beq.n	80085cc <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a22      	ldr	r2, [pc, #136]	; (8008634 <HAL_SD_ReadBlocks+0x308>)
 80085ac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b2:	f043 0208 	orr.w	r2, r3, #8
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2201      	movs	r2, #1
 80085be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2200      	movs	r2, #0
 80085c6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e0a0      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085d2:	f003 0302 	and.w	r3, r3, #2
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d012      	beq.n	8008600 <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a15      	ldr	r2, [pc, #84]	; (8008634 <HAL_SD_ReadBlocks+0x308>)
 80085e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e6:	f043 0202 	orr.w	r2, r3, #2
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2201      	movs	r2, #1
 80085f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2200      	movs	r2, #0
 80085fa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085fc:	2301      	movs	r3, #1
 80085fe:	e086      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008606:	f003 0320 	and.w	r3, r3, #32
 800860a:	2b00      	cmp	r3, #0
 800860c:	d063      	beq.n	80086d6 <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a08      	ldr	r2, [pc, #32]	; (8008634 <HAL_SD_ReadBlocks+0x308>)
 8008614:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861a:	f043 0220 	orr.w	r2, r3, #32
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2201      	movs	r2, #1
 8008626:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e06c      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
 8008634:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4618      	mov	r0, r3
 800863e:	f002 fbca 	bl	800add6 <SDIO_ReadFIFO>
 8008642:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008646:	b2da      	uxtb	r2, r3
 8008648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800864a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800864c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800864e:	3301      	adds	r3, #1
 8008650:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008652:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008654:	3b01      	subs	r3, #1
 8008656:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800865a:	0a1b      	lsrs	r3, r3, #8
 800865c:	b2da      	uxtb	r2, r3
 800865e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008660:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008664:	3301      	adds	r3, #1
 8008666:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008668:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800866a:	3b01      	subs	r3, #1
 800866c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800866e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008670:	0c1b      	lsrs	r3, r3, #16
 8008672:	b2da      	uxtb	r2, r3
 8008674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008676:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800867a:	3301      	adds	r3, #1
 800867c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800867e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008680:	3b01      	subs	r3, #1
 8008682:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008686:	0e1b      	lsrs	r3, r3, #24
 8008688:	b2da      	uxtb	r2, r3
 800868a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800868c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800868e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008690:	3301      	adds	r3, #1
 8008692:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008694:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008696:	3b01      	subs	r3, #1
 8008698:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800869a:	f7fd f8cd 	bl	8005838 <HAL_GetTick>
 800869e:	4602      	mov	r2, r0
 80086a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a2:	1ad3      	subs	r3, r2, r3
 80086a4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80086a6:	429a      	cmp	r2, r3
 80086a8:	d902      	bls.n	80086b0 <HAL_SD_ReadBlocks+0x384>
 80086aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d112      	bne.n	80086d6 <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a18      	ldr	r2, [pc, #96]	; (8008718 <HAL_SD_ReadBlocks+0x3ec>)
 80086b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086bc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	e01b      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d002      	beq.n	80086ea <HAL_SD_ReadBlocks+0x3be>
 80086e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d1a6      	bne.n	8008638 <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f240 523a 	movw	r2, #1338	; 0x53a
 80086f2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80086fc:	2300      	movs	r3, #0
 80086fe:	e006      	b.n	800870e <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008704:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800870c:	2301      	movs	r3, #1
  }
}
 800870e:	4618      	mov	r0, r3
 8008710:	3748      	adds	r7, #72	; 0x48
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	004005ff 	.word	0x004005ff

0800871c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b092      	sub	sp, #72	; 0x48
 8008720:	af00      	add	r7, sp, #0
 8008722:	60f8      	str	r0, [r7, #12]
 8008724:	60b9      	str	r1, [r7, #8]
 8008726:	607a      	str	r2, [r7, #4]
 8008728:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800872a:	f7fd f885 	bl	8005838 <HAL_GetTick>
 800872e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d107      	bne.n	800874e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008742:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	e182      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008754:	b2db      	uxtb	r3, r3
 8008756:	2b01      	cmp	r3, #1
 8008758:	f040 8175 	bne.w	8008a46 <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2200      	movs	r2, #0
 8008760:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008762:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	441a      	add	r2, r3
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800876c:	429a      	cmp	r2, r3
 800876e:	d907      	bls.n	8008780 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008774:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	e169      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2203      	movs	r2, #3
 8008784:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	2200      	movs	r2, #0
 800878e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008794:	2b01      	cmp	r3, #1
 8008796:	d002      	beq.n	800879e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800879a:	025b      	lsls	r3, r3, #9
 800879c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80087a6:	4618      	mov	r0, r3
 80087a8:	f002 fbc6 	bl	800af38 <SDMMC_CmdBlockLength>
 80087ac:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80087ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d00f      	beq.n	80087d4 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a9c      	ldr	r2, [pc, #624]	; (8008a2c <HAL_SD_WriteBlocks+0x310>)
 80087ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087c2:	431a      	orrs	r2, r3
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2201      	movs	r2, #1
 80087cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80087d0:	2301      	movs	r3, #1
 80087d2:	e13f      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80087d4:	f04f 33ff 	mov.w	r3, #4294967295
 80087d8:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	025b      	lsls	r3, r3, #9
 80087de:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80087e0:	2390      	movs	r3, #144	; 0x90
 80087e2:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80087e4:	2300      	movs	r3, #0
 80087e6:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80087e8:	2300      	movs	r3, #0
 80087ea:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80087ec:	2301      	movs	r3, #1
 80087ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f107 0218 	add.w	r2, r7, #24
 80087f8:	4611      	mov	r1, r2
 80087fa:	4618      	mov	r0, r3
 80087fc:	f002 fb70 	bl	800aee0 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	2b01      	cmp	r3, #1
 8008804:	d90a      	bls.n	800881c <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2220      	movs	r2, #32
 800880a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008812:	4618      	mov	r0, r3
 8008814:	f002 fc18 	bl	800b048 <SDMMC_CmdWriteMultiBlock>
 8008818:	6478      	str	r0, [r7, #68]	; 0x44
 800881a:	e009      	b.n	8008830 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2210      	movs	r2, #16
 8008820:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008828:	4618      	mov	r0, r3
 800882a:	f002 fbeb 	bl	800b004 <SDMMC_CmdWriteSingleBlock>
 800882e:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008830:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008832:	2b00      	cmp	r3, #0
 8008834:	d012      	beq.n	800885c <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a7c      	ldr	r2, [pc, #496]	; (8008a2c <HAL_SD_WriteBlocks+0x310>)
 800883c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008842:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008844:	431a      	orrs	r2, r3
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2201      	movs	r2, #1
 800884e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2200      	movs	r2, #0
 8008856:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008858:	2301      	movs	r3, #1
 800885a:	e0fb      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8008860:	e065      	b.n	800892e <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008868:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800886c:	2b00      	cmp	r3, #0
 800886e:	d040      	beq.n	80088f2 <HAL_SD_WriteBlocks+0x1d6>
 8008870:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008872:	2b00      	cmp	r3, #0
 8008874:	d03d      	beq.n	80088f2 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008876:	2300      	movs	r3, #0
 8008878:	643b      	str	r3, [r7, #64]	; 0x40
 800887a:	e037      	b.n	80088ec <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 800887c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800887e:	781b      	ldrb	r3, [r3, #0]
 8008880:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008884:	3301      	adds	r3, #1
 8008886:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800888a:	3b01      	subs	r3, #1
 800888c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800888e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	021a      	lsls	r2, r3, #8
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	4313      	orrs	r3, r2
 8008898:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800889a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800889c:	3301      	adds	r3, #1
 800889e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80088a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088a2:	3b01      	subs	r3, #1
 80088a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80088a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	041a      	lsls	r2, r3, #16
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80088b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088b4:	3301      	adds	r3, #1
 80088b6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80088b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088ba:	3b01      	subs	r3, #1
 80088bc:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80088be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	061a      	lsls	r2, r3, #24
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	4313      	orrs	r3, r2
 80088c8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80088ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088cc:	3301      	adds	r3, #1
 80088ce:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80088d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088d2:	3b01      	subs	r3, #1
 80088d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f107 0214 	add.w	r2, r7, #20
 80088de:	4611      	mov	r1, r2
 80088e0:	4618      	mov	r0, r3
 80088e2:	f002 fa85 	bl	800adf0 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80088e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088e8:	3301      	adds	r3, #1
 80088ea:	643b      	str	r3, [r7, #64]	; 0x40
 80088ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088ee:	2b07      	cmp	r3, #7
 80088f0:	d9c4      	bls.n	800887c <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80088f2:	f7fc ffa1 	bl	8005838 <HAL_GetTick>
 80088f6:	4602      	mov	r2, r0
 80088f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088fa:	1ad3      	subs	r3, r2, r3
 80088fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80088fe:	429a      	cmp	r2, r3
 8008900:	d902      	bls.n	8008908 <HAL_SD_WriteBlocks+0x1ec>
 8008902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008904:	2b00      	cmp	r3, #0
 8008906:	d112      	bne.n	800892e <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a47      	ldr	r2, [pc, #284]	; (8008a2c <HAL_SD_WriteBlocks+0x310>)
 800890e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008916:	431a      	orrs	r2, r3
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2201      	movs	r2, #1
 8008920:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800892a:	2303      	movs	r3, #3
 800892c:	e092      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008934:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8008938:	2b00      	cmp	r3, #0
 800893a:	d092      	beq.n	8008862 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008946:	2b00      	cmp	r3, #0
 8008948:	d022      	beq.n	8008990 <HAL_SD_WriteBlocks+0x274>
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	2b01      	cmp	r3, #1
 800894e:	d91f      	bls.n	8008990 <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008954:	2b03      	cmp	r3, #3
 8008956:	d01b      	beq.n	8008990 <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4618      	mov	r0, r3
 800895e:	f002 fb95 	bl	800b08c <SDMMC_CmdStopTransfer>
 8008962:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008966:	2b00      	cmp	r3, #0
 8008968:	d012      	beq.n	8008990 <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a2f      	ldr	r2, [pc, #188]	; (8008a2c <HAL_SD_WriteBlocks+0x310>)
 8008970:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008976:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008978:	431a      	orrs	r2, r3
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2201      	movs	r2, #1
 8008982:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2200      	movs	r2, #0
 800898a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800898c:	2301      	movs	r3, #1
 800898e:	e061      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008996:	f003 0308 	and.w	r3, r3, #8
 800899a:	2b00      	cmp	r3, #0
 800899c:	d012      	beq.n	80089c4 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a22      	ldr	r2, [pc, #136]	; (8008a2c <HAL_SD_WriteBlocks+0x310>)
 80089a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089aa:	f043 0208 	orr.w	r2, r3, #8
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2201      	movs	r2, #1
 80089b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2200      	movs	r2, #0
 80089be:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089c0:	2301      	movs	r3, #1
 80089c2:	e047      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089ca:	f003 0302 	and.w	r3, r3, #2
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d012      	beq.n	80089f8 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a15      	ldr	r2, [pc, #84]	; (8008a2c <HAL_SD_WriteBlocks+0x310>)
 80089d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089de:	f043 0202 	orr.w	r2, r3, #2
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2201      	movs	r2, #1
 80089ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2200      	movs	r2, #0
 80089f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089f4:	2301      	movs	r3, #1
 80089f6:	e02d      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089fe:	f003 0310 	and.w	r3, r3, #16
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d014      	beq.n	8008a30 <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a08      	ldr	r2, [pc, #32]	; (8008a2c <HAL_SD_WriteBlocks+0x310>)
 8008a0c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a12:	f043 0210 	orr.w	r2, r3, #16
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	2200      	movs	r2, #0
 8008a26:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e013      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
 8008a2c:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f240 523a 	movw	r2, #1338	; 0x53a
 8008a38:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008a42:	2300      	movs	r3, #0
 8008a44:	e006      	b.n	8008a54 <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a4a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
  }
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3748      	adds	r7, #72	; 0x48
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b084      	sub	sp, #16
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a68:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d008      	beq.n	8008a8a <HAL_SD_IRQHandler+0x2e>
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f003 0308 	and.w	r3, r3, #8
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d003      	beq.n	8008a8a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 fd4c 	bl	8009520 <SD_Read_IT>
 8008a88:	e155      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f000 808f 	beq.w	8008bb8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008aa2:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	6812      	ldr	r2, [r2, #0]
 8008aae:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8008ab2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008ab6:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f022 0201 	bic.w	r2, r2, #1
 8008ac6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f003 0308 	and.w	r3, r3, #8
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d039      	beq.n	8008b46 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f003 0302 	and.w	r3, r3, #2
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d104      	bne.n	8008ae6 <HAL_SD_IRQHandler+0x8a>
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f003 0320 	and.w	r3, r3, #32
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d011      	beq.n	8008b0a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4618      	mov	r0, r3
 8008aec:	f002 face 	bl	800b08c <SDMMC_CmdStopTransfer>
 8008af0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d008      	beq.n	8008b0a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	431a      	orrs	r2, r3
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 f91f 	bl	8008d48 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f240 523a 	movw	r2, #1338	; 0x53a
 8008b12:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f003 0301 	and.w	r3, r3, #1
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d104      	bne.n	8008b36 <HAL_SD_IRQHandler+0xda>
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f003 0302 	and.w	r3, r3, #2
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d003      	beq.n	8008b3e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f002 fee4 	bl	800b904 <HAL_SD_RxCpltCallback>
 8008b3c:	e0fb      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f002 fed6 	bl	800b8f0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008b44:	e0f7      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	f000 80f2 	beq.w	8008d36 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f003 0320 	and.w	r3, r3, #32
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d011      	beq.n	8008b80 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4618      	mov	r0, r3
 8008b62:	f002 fa93 	bl	800b08c <SDMMC_CmdStopTransfer>
 8008b66:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d008      	beq.n	8008b80 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	431a      	orrs	r2, r3
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 f8e4 	bl	8008d48 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	f040 80d5 	bne.w	8008d36 <HAL_SD_IRQHandler+0x2da>
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f003 0302 	and.w	r3, r3, #2
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f040 80cf 	bne.w	8008d36 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f022 0208 	bic.w	r2, r2, #8
 8008ba6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f002 fe9d 	bl	800b8f0 <HAL_SD_TxCpltCallback>
}
 8008bb6:	e0be      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d008      	beq.n	8008bd8 <HAL_SD_IRQHandler+0x17c>
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f003 0308 	and.w	r3, r3, #8
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d003      	beq.n	8008bd8 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 fcf6 	bl	80095c2 <SD_Write_IT>
 8008bd6:	e0ae      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bde:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 80a7 	beq.w	8008d36 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bee:	f003 0302 	and.w	r3, r3, #2
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d005      	beq.n	8008c02 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bfa:	f043 0202 	orr.w	r2, r3, #2
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c08:	f003 0308 	and.w	r3, r3, #8
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d005      	beq.n	8008c1c <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c14:	f043 0208 	orr.w	r2, r3, #8
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c22:	f003 0320 	and.w	r3, r3, #32
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d005      	beq.n	8008c36 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2e:	f043 0220 	orr.w	r2, r3, #32
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c3c:	f003 0310 	and.w	r3, r3, #16
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d005      	beq.n	8008c50 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c48:	f043 0210 	orr.w	r2, r3, #16
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f240 523a 	movw	r2, #1338	; 0x53a
 8008c58:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8008c68:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f002 fa0c 	bl	800b08c <SDMMC_CmdStopTransfer>
 8008c74:	4602      	mov	r2, r0
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c7a:	431a      	orrs	r2, r3
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f003 0308 	and.w	r3, r3, #8
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00a      	beq.n	8008ca0 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2201      	movs	r2, #1
 8008c8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 f855 	bl	8008d48 <HAL_SD_ErrorCallback>
}
 8008c9e:	e04a      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d045      	beq.n	8008d36 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f003 0310 	and.w	r3, r3, #16
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d104      	bne.n	8008cbe <HAL_SD_IRQHandler+0x262>
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f003 0320 	and.w	r3, r3, #32
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d011      	beq.n	8008ce2 <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cc2:	4a1f      	ldr	r2, [pc, #124]	; (8008d40 <HAL_SD_IRQHandler+0x2e4>)
 8008cc4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f7fd fd72 	bl	80067b4 <HAL_DMA_Abort_IT>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d02f      	beq.n	8008d36 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f000 fa2e 	bl	800913c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008ce0:	e029      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f003 0301 	and.w	r3, r3, #1
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d104      	bne.n	8008cf6 <HAL_SD_IRQHandler+0x29a>
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f003 0302 	and.w	r3, r3, #2
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d011      	beq.n	8008d1a <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cfa:	4a12      	ldr	r2, [pc, #72]	; (8008d44 <HAL_SD_IRQHandler+0x2e8>)
 8008cfc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7fd fd56 	bl	80067b4 <HAL_DMA_Abort_IT>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d013      	beq.n	8008d36 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 fa49 	bl	80091aa <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008d18:	e00d      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f002 fdd4 	bl	800b8dc <HAL_SD_AbortCallback>
}
 8008d34:	e7ff      	b.n	8008d36 <HAL_SD_IRQHandler+0x2da>
 8008d36:	bf00      	nop
 8008d38:	3710      	adds	r7, #16
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}
 8008d3e:	bf00      	nop
 8008d40:	0800913d 	.word	0x0800913d
 8008d44:	080091ab 	.word	0x080091ab

08008d48 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008d50:	bf00      	nop
 8008d52:	370c      	adds	r7, #12
 8008d54:	46bd      	mov	sp, r7
 8008d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5a:	4770      	bx	lr

08008d5c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d6a:	0f9b      	lsrs	r3, r3, #30
 8008d6c:	b2da      	uxtb	r2, r3
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d76:	0e9b      	lsrs	r3, r3, #26
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	f003 030f 	and.w	r3, r3, #15
 8008d7e:	b2da      	uxtb	r2, r3
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d88:	0e1b      	lsrs	r3, r3, #24
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	f003 0303 	and.w	r3, r3, #3
 8008d90:	b2da      	uxtb	r2, r3
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d9a:	0c1b      	lsrs	r3, r3, #16
 8008d9c:	b2da      	uxtb	r2, r3
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008da6:	0a1b      	lsrs	r3, r3, #8
 8008da8:	b2da      	uxtb	r2, r3
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008db2:	b2da      	uxtb	r2, r3
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dbc:	0d1b      	lsrs	r3, r3, #20
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dc8:	0c1b      	lsrs	r3, r3, #16
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	f003 030f 	and.w	r3, r3, #15
 8008dd0:	b2da      	uxtb	r2, r3
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dda:	0bdb      	lsrs	r3, r3, #15
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	f003 0301 	and.w	r3, r3, #1
 8008de2:	b2da      	uxtb	r2, r3
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dec:	0b9b      	lsrs	r3, r3, #14
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	f003 0301 	and.w	r3, r3, #1
 8008df4:	b2da      	uxtb	r2, r3
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dfe:	0b5b      	lsrs	r3, r3, #13
 8008e00:	b2db      	uxtb	r3, r3
 8008e02:	f003 0301 	and.w	r3, r3, #1
 8008e06:	b2da      	uxtb	r2, r3
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e10:	0b1b      	lsrs	r3, r3, #12
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	f003 0301 	and.w	r3, r3, #1
 8008e18:	b2da      	uxtb	r2, r3
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	2200      	movs	r2, #0
 8008e22:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d163      	bne.n	8008ef4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e30:	009a      	lsls	r2, r3, #2
 8008e32:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008e36:	4013      	ands	r3, r2
 8008e38:	687a      	ldr	r2, [r7, #4]
 8008e3a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008e3c:	0f92      	lsrs	r2, r2, #30
 8008e3e:	431a      	orrs	r2, r3
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e48:	0edb      	lsrs	r3, r3, #27
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	f003 0307 	and.w	r3, r3, #7
 8008e50:	b2da      	uxtb	r2, r3
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e5a:	0e1b      	lsrs	r3, r3, #24
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	f003 0307 	and.w	r3, r3, #7
 8008e62:	b2da      	uxtb	r2, r3
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e6c:	0d5b      	lsrs	r3, r3, #21
 8008e6e:	b2db      	uxtb	r3, r3
 8008e70:	f003 0307 	and.w	r3, r3, #7
 8008e74:	b2da      	uxtb	r2, r3
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e7e:	0c9b      	lsrs	r3, r3, #18
 8008e80:	b2db      	uxtb	r3, r3
 8008e82:	f003 0307 	and.w	r3, r3, #7
 8008e86:	b2da      	uxtb	r2, r3
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e90:	0bdb      	lsrs	r3, r3, #15
 8008e92:	b2db      	uxtb	r3, r3
 8008e94:	f003 0307 	and.w	r3, r3, #7
 8008e98:	b2da      	uxtb	r2, r3
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	691b      	ldr	r3, [r3, #16]
 8008ea2:	1c5a      	adds	r2, r3, #1
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	7e1b      	ldrb	r3, [r3, #24]
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	f003 0307 	and.w	r3, r3, #7
 8008eb2:	3302      	adds	r3, #2
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008ebe:	fb02 f203 	mul.w	r2, r2, r3
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008ec6:	683b      	ldr	r3, [r7, #0]
 8008ec8:	7a1b      	ldrb	r3, [r3, #8]
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	f003 030f 	and.w	r3, r3, #15
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	409a      	lsls	r2, r3
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008ee0:	0a52      	lsrs	r2, r2, #9
 8008ee2:	fb02 f203 	mul.w	r2, r2, r3
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ef0:	661a      	str	r2, [r3, #96]	; 0x60
 8008ef2:	e031      	b.n	8008f58 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d11d      	bne.n	8008f38 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f00:	041b      	lsls	r3, r3, #16
 8008f02:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f0a:	0c1b      	lsrs	r3, r3, #16
 8008f0c:	431a      	orrs	r2, r3
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	691b      	ldr	r3, [r3, #16]
 8008f16:	3301      	adds	r3, #1
 8008f18:	029a      	lsls	r2, r3, #10
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f2c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	661a      	str	r2, [r3, #96]	; 0x60
 8008f36:	e00f      	b.n	8008f58 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a58      	ldr	r2, [pc, #352]	; (80090a0 <HAL_SD_GetCardCSD+0x344>)
 8008f3e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f44:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008f54:	2301      	movs	r3, #1
 8008f56:	e09d      	b.n	8009094 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f5c:	0b9b      	lsrs	r3, r3, #14
 8008f5e:	b2db      	uxtb	r3, r3
 8008f60:	f003 0301 	and.w	r3, r3, #1
 8008f64:	b2da      	uxtb	r2, r3
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f6e:	09db      	lsrs	r3, r3, #7
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f76:	b2da      	uxtb	r2, r3
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f86:	b2da      	uxtb	r2, r3
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f90:	0fdb      	lsrs	r3, r3, #31
 8008f92:	b2da      	uxtb	r2, r3
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f9c:	0f5b      	lsrs	r3, r3, #29
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	f003 0303 	and.w	r3, r3, #3
 8008fa4:	b2da      	uxtb	r2, r3
 8008fa6:	683b      	ldr	r3, [r7, #0]
 8008fa8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fae:	0e9b      	lsrs	r3, r3, #26
 8008fb0:	b2db      	uxtb	r3, r3
 8008fb2:	f003 0307 	and.w	r3, r3, #7
 8008fb6:	b2da      	uxtb	r2, r3
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fc0:	0d9b      	lsrs	r3, r3, #22
 8008fc2:	b2db      	uxtb	r3, r3
 8008fc4:	f003 030f 	and.w	r3, r3, #15
 8008fc8:	b2da      	uxtb	r2, r3
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fd2:	0d5b      	lsrs	r3, r3, #21
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	f003 0301 	and.w	r3, r3, #1
 8008fda:	b2da      	uxtb	r2, r3
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fee:	0c1b      	lsrs	r3, r3, #16
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	f003 0301 	and.w	r3, r3, #1
 8008ff6:	b2da      	uxtb	r2, r3
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009002:	0bdb      	lsrs	r3, r3, #15
 8009004:	b2db      	uxtb	r3, r3
 8009006:	f003 0301 	and.w	r3, r3, #1
 800900a:	b2da      	uxtb	r2, r3
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009016:	0b9b      	lsrs	r3, r3, #14
 8009018:	b2db      	uxtb	r3, r3
 800901a:	f003 0301 	and.w	r3, r3, #1
 800901e:	b2da      	uxtb	r2, r3
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800902a:	0b5b      	lsrs	r3, r3, #13
 800902c:	b2db      	uxtb	r3, r3
 800902e:	f003 0301 	and.w	r3, r3, #1
 8009032:	b2da      	uxtb	r2, r3
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800903e:	0b1b      	lsrs	r3, r3, #12
 8009040:	b2db      	uxtb	r3, r3
 8009042:	f003 0301 	and.w	r3, r3, #1
 8009046:	b2da      	uxtb	r2, r3
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009052:	0a9b      	lsrs	r3, r3, #10
 8009054:	b2db      	uxtb	r3, r3
 8009056:	f003 0303 	and.w	r3, r3, #3
 800905a:	b2da      	uxtb	r2, r3
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009066:	0a1b      	lsrs	r3, r3, #8
 8009068:	b2db      	uxtb	r3, r3
 800906a:	f003 0303 	and.w	r3, r3, #3
 800906e:	b2da      	uxtb	r2, r3
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800907a:	085b      	lsrs	r3, r3, #1
 800907c:	b2db      	uxtb	r3, r3
 800907e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009082:	b2da      	uxtb	r2, r3
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	2201      	movs	r2, #1
 800908e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	004005ff 	.word	0x004005ff

080090a4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b083      	sub	sp, #12
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80090da:	683b      	ldr	r3, [r7, #0]
 80090dc:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80090ee:	2300      	movs	r3, #0
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b086      	sub	sp, #24
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009104:	2300      	movs	r3, #0
 8009106:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009108:	f107 030c 	add.w	r3, r7, #12
 800910c:	4619      	mov	r1, r3
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f000 f9de 	bl	80094d0 <SD_SendStatus>
 8009114:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d005      	beq.n	8009128 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	431a      	orrs	r2, r3
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	0a5b      	lsrs	r3, r3, #9
 800912c:	f003 030f 	and.w	r3, r3, #15
 8009130:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009132:	693b      	ldr	r3, [r7, #16]
}
 8009134:	4618      	mov	r0, r3
 8009136:	3718      	adds	r7, #24
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009148:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f240 523a 	movw	r2, #1338	; 0x53a
 8009152:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009154:	68f8      	ldr	r0, [r7, #12]
 8009156:	f7ff ffd1 	bl	80090fc <HAL_SD_GetCardState>
 800915a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2201      	movs	r2, #1
 8009160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2200      	movs	r2, #0
 8009168:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	2b06      	cmp	r3, #6
 800916e:	d002      	beq.n	8009176 <SD_DMATxAbort+0x3a>
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	2b05      	cmp	r3, #5
 8009174:	d10a      	bne.n	800918c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4618      	mov	r0, r3
 800917c:	f001 ff86 	bl	800b08c <SDMMC_CmdStopTransfer>
 8009180:	4602      	mov	r2, r0
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009186:	431a      	orrs	r2, r3
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009190:	2b00      	cmp	r3, #0
 8009192:	d103      	bne.n	800919c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009194:	68f8      	ldr	r0, [r7, #12]
 8009196:	f002 fba1 	bl	800b8dc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800919a:	e002      	b.n	80091a2 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800919c:	68f8      	ldr	r0, [r7, #12]
 800919e:	f7ff fdd3 	bl	8008d48 <HAL_SD_ErrorCallback>
}
 80091a2:	bf00      	nop
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80091aa:	b580      	push	{r7, lr}
 80091ac:	b084      	sub	sp, #16
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091b6:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f240 523a 	movw	r2, #1338	; 0x53a
 80091c0:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	f7ff ff9a 	bl	80090fc <HAL_SD_GetCardState>
 80091c8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2200      	movs	r2, #0
 80091d6:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	2b06      	cmp	r3, #6
 80091dc:	d002      	beq.n	80091e4 <SD_DMARxAbort+0x3a>
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	2b05      	cmp	r3, #5
 80091e2:	d10a      	bne.n	80091fa <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4618      	mov	r0, r3
 80091ea:	f001 ff4f 	bl	800b08c <SDMMC_CmdStopTransfer>
 80091ee:	4602      	mov	r2, r0
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091f4:	431a      	orrs	r2, r3
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d103      	bne.n	800920a <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009202:	68f8      	ldr	r0, [r7, #12]
 8009204:	f002 fb6a 	bl	800b8dc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8009208:	e002      	b.n	8009210 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800920a:	68f8      	ldr	r0, [r7, #12]
 800920c:	f7ff fd9c 	bl	8008d48 <HAL_SD_ErrorCallback>
}
 8009210:	bf00      	nop
 8009212:	3710      	adds	r7, #16
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}

08009218 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009218:	b5b0      	push	{r4, r5, r7, lr}
 800921a:	b094      	sub	sp, #80	; 0x50
 800921c:	af04      	add	r7, sp, #16
 800921e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009220:	2301      	movs	r3, #1
 8009222:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4618      	mov	r0, r3
 800922a:	f001 fe01 	bl	800ae30 <SDIO_GetPowerState>
 800922e:	4603      	mov	r3, r0
 8009230:	2b00      	cmp	r3, #0
 8009232:	d102      	bne.n	800923a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009234:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009238:	e0b7      	b.n	80093aa <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800923e:	2b03      	cmp	r3, #3
 8009240:	d02f      	beq.n	80092a2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4618      	mov	r0, r3
 8009248:	f001 ffe7 	bl	800b21a <SDMMC_CmdSendCID>
 800924c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800924e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009250:	2b00      	cmp	r3, #0
 8009252:	d001      	beq.n	8009258 <SD_InitCard+0x40>
    {
      return errorstate;
 8009254:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009256:	e0a8      	b.n	80093aa <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	2100      	movs	r1, #0
 800925e:	4618      	mov	r0, r3
 8009260:	f001 fe2b 	bl	800aeba <SDIO_GetResponse>
 8009264:	4602      	mov	r2, r0
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	2104      	movs	r1, #4
 8009270:	4618      	mov	r0, r3
 8009272:	f001 fe22 	bl	800aeba <SDIO_GetResponse>
 8009276:	4602      	mov	r2, r0
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	2108      	movs	r1, #8
 8009282:	4618      	mov	r0, r3
 8009284:	f001 fe19 	bl	800aeba <SDIO_GetResponse>
 8009288:	4602      	mov	r2, r0
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	210c      	movs	r1, #12
 8009294:	4618      	mov	r0, r3
 8009296:	f001 fe10 	bl	800aeba <SDIO_GetResponse>
 800929a:	4602      	mov	r2, r0
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092a6:	2b03      	cmp	r3, #3
 80092a8:	d00d      	beq.n	80092c6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f107 020e 	add.w	r2, r7, #14
 80092b2:	4611      	mov	r1, r2
 80092b4:	4618      	mov	r0, r3
 80092b6:	f001 ffed 	bl	800b294 <SDMMC_CmdSetRelAdd>
 80092ba:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80092bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d001      	beq.n	80092c6 <SD_InitCard+0xae>
    {
      return errorstate;
 80092c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092c4:	e071      	b.n	80093aa <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ca:	2b03      	cmp	r3, #3
 80092cc:	d036      	beq.n	800933c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80092ce:	89fb      	ldrh	r3, [r7, #14]
 80092d0:	461a      	mov	r2, r3
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092de:	041b      	lsls	r3, r3, #16
 80092e0:	4619      	mov	r1, r3
 80092e2:	4610      	mov	r0, r2
 80092e4:	f001 ffb7 	bl	800b256 <SDMMC_CmdSendCSD>
 80092e8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80092ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d001      	beq.n	80092f4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80092f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092f2:	e05a      	b.n	80093aa <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	2100      	movs	r1, #0
 80092fa:	4618      	mov	r0, r3
 80092fc:	f001 fddd 	bl	800aeba <SDIO_GetResponse>
 8009300:	4602      	mov	r2, r0
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	2104      	movs	r1, #4
 800930c:	4618      	mov	r0, r3
 800930e:	f001 fdd4 	bl	800aeba <SDIO_GetResponse>
 8009312:	4602      	mov	r2, r0
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2108      	movs	r1, #8
 800931e:	4618      	mov	r0, r3
 8009320:	f001 fdcb 	bl	800aeba <SDIO_GetResponse>
 8009324:	4602      	mov	r2, r0
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	210c      	movs	r1, #12
 8009330:	4618      	mov	r0, r3
 8009332:	f001 fdc2 	bl	800aeba <SDIO_GetResponse>
 8009336:	4602      	mov	r2, r0
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2104      	movs	r1, #4
 8009342:	4618      	mov	r0, r3
 8009344:	f001 fdb9 	bl	800aeba <SDIO_GetResponse>
 8009348:	4603      	mov	r3, r0
 800934a:	0d1a      	lsrs	r2, r3, #20
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009350:	f107 0310 	add.w	r3, r7, #16
 8009354:	4619      	mov	r1, r3
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f7ff fd00 	bl	8008d5c <HAL_SD_GetCardCSD>
 800935c:	4603      	mov	r3, r0
 800935e:	2b00      	cmp	r3, #0
 8009360:	d002      	beq.n	8009368 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009362:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009366:	e020      	b.n	80093aa <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6819      	ldr	r1, [r3, #0]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009370:	041b      	lsls	r3, r3, #16
 8009372:	f04f 0400 	mov.w	r4, #0
 8009376:	461a      	mov	r2, r3
 8009378:	4623      	mov	r3, r4
 800937a:	4608      	mov	r0, r1
 800937c:	f001 fea8 	bl	800b0d0 <SDMMC_CmdSelDesel>
 8009380:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009384:	2b00      	cmp	r3, #0
 8009386:	d001      	beq.n	800938c <SD_InitCard+0x174>
  {
    return errorstate;
 8009388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800938a:	e00e      	b.n	80093aa <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681d      	ldr	r5, [r3, #0]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	466c      	mov	r4, sp
 8009394:	f103 0210 	add.w	r2, r3, #16
 8009398:	ca07      	ldmia	r2, {r0, r1, r2}
 800939a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800939e:	3304      	adds	r3, #4
 80093a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80093a2:	4628      	mov	r0, r5
 80093a4:	f001 fcec 	bl	800ad80 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80093a8:	2300      	movs	r3, #0
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3740      	adds	r7, #64	; 0x40
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080093b4 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80093bc:	2300      	movs	r3, #0
 80093be:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	617b      	str	r3, [r7, #20]
 80093c4:	2300      	movs	r3, #0
 80093c6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4618      	mov	r0, r3
 80093ce:	f001 fea2 	bl	800b116 <SDMMC_CmdGoIdleState>
 80093d2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d001      	beq.n	80093de <SD_PowerON+0x2a>
  {
    return errorstate;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	e072      	b.n	80094c4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4618      	mov	r0, r3
 80093e4:	f001 feb5 	bl	800b152 <SDMMC_CmdOperCond>
 80093e8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00d      	beq.n	800940c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4618      	mov	r0, r3
 80093fc:	f001 fe8b 	bl	800b116 <SDMMC_CmdGoIdleState>
 8009400:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d004      	beq.n	8009412 <SD_PowerON+0x5e>
    {
      return errorstate;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	e05b      	b.n	80094c4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2201      	movs	r2, #1
 8009410:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009416:	2b01      	cmp	r3, #1
 8009418:	d137      	bne.n	800948a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	2100      	movs	r1, #0
 8009420:	4618      	mov	r0, r3
 8009422:	f001 feb5 	bl	800b190 <SDMMC_CmdAppCommand>
 8009426:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d02d      	beq.n	800948a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800942e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009432:	e047      	b.n	80094c4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	2100      	movs	r1, #0
 800943a:	4618      	mov	r0, r3
 800943c:	f001 fea8 	bl	800b190 <SDMMC_CmdAppCommand>
 8009440:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d001      	beq.n	800944c <SD_PowerON+0x98>
    {
      return errorstate;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	e03b      	b.n	80094c4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	491e      	ldr	r1, [pc, #120]	; (80094cc <SD_PowerON+0x118>)
 8009452:	4618      	mov	r0, r3
 8009454:	f001 febe 	bl	800b1d4 <SDMMC_CmdAppOperCommand>
 8009458:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d002      	beq.n	8009466 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009460:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009464:	e02e      	b.n	80094c4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	2100      	movs	r1, #0
 800946c:	4618      	mov	r0, r3
 800946e:	f001 fd24 	bl	800aeba <SDIO_GetResponse>
 8009472:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	0fdb      	lsrs	r3, r3, #31
 8009478:	2b01      	cmp	r3, #1
 800947a:	d101      	bne.n	8009480 <SD_PowerON+0xcc>
 800947c:	2301      	movs	r3, #1
 800947e:	e000      	b.n	8009482 <SD_PowerON+0xce>
 8009480:	2300      	movs	r3, #0
 8009482:	613b      	str	r3, [r7, #16]

    count++;
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	3301      	adds	r3, #1
 8009488:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009490:	4293      	cmp	r3, r2
 8009492:	d802      	bhi.n	800949a <SD_PowerON+0xe6>
 8009494:	693b      	ldr	r3, [r7, #16]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d0cc      	beq.n	8009434 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d902      	bls.n	80094aa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80094a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80094a8:	e00c      	b.n	80094c4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d003      	beq.n	80094bc <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	645a      	str	r2, [r3, #68]	; 0x44
 80094ba:	e002      	b.n	80094c2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2200      	movs	r2, #0
 80094c0:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80094c2:	2300      	movs	r3, #0
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3718      	adds	r7, #24
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}
 80094cc:	c1100000 	.word	0xc1100000

080094d0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d102      	bne.n	80094e6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80094e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80094e4:	e018      	b.n	8009518 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681a      	ldr	r2, [r3, #0]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094ee:	041b      	lsls	r3, r3, #16
 80094f0:	4619      	mov	r1, r3
 80094f2:	4610      	mov	r0, r2
 80094f4:	f001 feef 	bl	800b2d6 <SDMMC_CmdSendStatus>
 80094f8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d001      	beq.n	8009504 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	e009      	b.n	8009518 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	2100      	movs	r1, #0
 800950a:	4618      	mov	r0, r3
 800950c:	f001 fcd5 	bl	800aeba <SDIO_GetResponse>
 8009510:	4602      	mov	r2, r0
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009516:	2300      	movs	r3, #0
}
 8009518:	4618      	mov	r0, r3
 800951a:	3710      	adds	r7, #16
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b086      	sub	sp, #24
 8009524:	af00      	add	r7, sp, #0
 8009526:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800952c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009532:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d03f      	beq.n	80095ba <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800953a:	2300      	movs	r3, #0
 800953c:	617b      	str	r3, [r7, #20]
 800953e:	e033      	b.n	80095a8 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4618      	mov	r0, r3
 8009546:	f001 fc46 	bl	800add6 <SDIO_ReadFIFO>
 800954a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	b2da      	uxtb	r2, r3
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	3301      	adds	r3, #1
 8009558:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	3b01      	subs	r3, #1
 800955e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	0a1b      	lsrs	r3, r3, #8
 8009564:	b2da      	uxtb	r2, r3
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	701a      	strb	r2, [r3, #0]
      tmp++;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	3301      	adds	r3, #1
 800956e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009570:	693b      	ldr	r3, [r7, #16]
 8009572:	3b01      	subs	r3, #1
 8009574:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	0c1b      	lsrs	r3, r3, #16
 800957a:	b2da      	uxtb	r2, r3
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	3301      	adds	r3, #1
 8009584:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	3b01      	subs	r3, #1
 800958a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	0e1b      	lsrs	r3, r3, #24
 8009590:	b2da      	uxtb	r2, r3
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	3301      	adds	r3, #1
 800959a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	3b01      	subs	r3, #1
 80095a0:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	3301      	adds	r3, #1
 80095a6:	617b      	str	r3, [r7, #20]
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	2b07      	cmp	r3, #7
 80095ac:	d9c8      	bls.n	8009540 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	693a      	ldr	r2, [r7, #16]
 80095b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80095ba:	bf00      	nop
 80095bc:	3718      	adds	r7, #24
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}

080095c2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80095c2:	b580      	push	{r7, lr}
 80095c4:	b086      	sub	sp, #24
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6a1b      	ldr	r3, [r3, #32]
 80095ce:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d043      	beq.n	8009664 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80095dc:	2300      	movs	r3, #0
 80095de:	617b      	str	r3, [r7, #20]
 80095e0:	e037      	b.n	8009652 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	3301      	adds	r3, #1
 80095ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	3b01      	subs	r3, #1
 80095f2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	021a      	lsls	r2, r3, #8
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	4313      	orrs	r3, r2
 80095fe:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	3301      	adds	r3, #1
 8009604:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	3b01      	subs	r3, #1
 800960a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	781b      	ldrb	r3, [r3, #0]
 8009610:	041a      	lsls	r2, r3, #16
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	4313      	orrs	r3, r2
 8009616:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	3301      	adds	r3, #1
 800961c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	3b01      	subs	r3, #1
 8009622:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	781b      	ldrb	r3, [r3, #0]
 8009628:	061a      	lsls	r2, r3, #24
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	4313      	orrs	r3, r2
 800962e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	3301      	adds	r3, #1
 8009634:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	3b01      	subs	r3, #1
 800963a:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f107 0208 	add.w	r2, r7, #8
 8009644:	4611      	mov	r1, r2
 8009646:	4618      	mov	r0, r3
 8009648:	f001 fbd2 	bl	800adf0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	3301      	adds	r3, #1
 8009650:	617b      	str	r3, [r7, #20]
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	2b07      	cmp	r3, #7
 8009656:	d9c4      	bls.n	80095e2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	68fa      	ldr	r2, [r7, #12]
 800965c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	693a      	ldr	r2, [r7, #16]
 8009662:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009664:	bf00      	nop
 8009666:	3718      	adds	r7, #24
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}

0800966c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d101      	bne.n	800967e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800967a:	2301      	movs	r3, #1
 800967c:	e01d      	b.n	80096ba <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009684:	b2db      	uxtb	r3, r3
 8009686:	2b00      	cmp	r3, #0
 8009688:	d106      	bne.n	8009698 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f7fb fe08 	bl	80052a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2202      	movs	r2, #2
 800969c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	3304      	adds	r3, #4
 80096a8:	4619      	mov	r1, r3
 80096aa:	4610      	mov	r0, r2
 80096ac:	f000 f95e 	bl	800996c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2201      	movs	r2, #1
 80096b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096b8:	2300      	movs	r3, #0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3708      	adds	r7, #8
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80096c2:	b480      	push	{r7}
 80096c4:	b085      	sub	sp, #20
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	68da      	ldr	r2, [r3, #12]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f042 0201 	orr.w	r2, r2, #1
 80096d8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	689b      	ldr	r3, [r3, #8]
 80096e0:	f003 0307 	and.w	r3, r3, #7
 80096e4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2b06      	cmp	r3, #6
 80096ea:	d007      	beq.n	80096fc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f042 0201 	orr.w	r2, r2, #1
 80096fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80096fc:	2300      	movs	r3, #0
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3714      	adds	r7, #20
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr

0800970a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800970a:	b580      	push	{r7, lr}
 800970c:	b082      	sub	sp, #8
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	691b      	ldr	r3, [r3, #16]
 8009718:	f003 0302 	and.w	r3, r3, #2
 800971c:	2b02      	cmp	r3, #2
 800971e:	d122      	bne.n	8009766 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	68db      	ldr	r3, [r3, #12]
 8009726:	f003 0302 	and.w	r3, r3, #2
 800972a:	2b02      	cmp	r3, #2
 800972c:	d11b      	bne.n	8009766 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f06f 0202 	mvn.w	r2, #2
 8009736:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	699b      	ldr	r3, [r3, #24]
 8009744:	f003 0303 	and.w	r3, r3, #3
 8009748:	2b00      	cmp	r3, #0
 800974a:	d003      	beq.n	8009754 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 f8ee 	bl	800992e <HAL_TIM_IC_CaptureCallback>
 8009752:	e005      	b.n	8009760 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 f8e0 	bl	800991a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f000 f8f1 	bl	8009942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	f003 0304 	and.w	r3, r3, #4
 8009770:	2b04      	cmp	r3, #4
 8009772:	d122      	bne.n	80097ba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	68db      	ldr	r3, [r3, #12]
 800977a:	f003 0304 	and.w	r3, r3, #4
 800977e:	2b04      	cmp	r3, #4
 8009780:	d11b      	bne.n	80097ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f06f 0204 	mvn.w	r2, #4
 800978a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2202      	movs	r2, #2
 8009790:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	699b      	ldr	r3, [r3, #24]
 8009798:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800979c:	2b00      	cmp	r3, #0
 800979e:	d003      	beq.n	80097a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f000 f8c4 	bl	800992e <HAL_TIM_IC_CaptureCallback>
 80097a6:	e005      	b.n	80097b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 f8b6 	bl	800991a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f000 f8c7 	bl	8009942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2200      	movs	r2, #0
 80097b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	691b      	ldr	r3, [r3, #16]
 80097c0:	f003 0308 	and.w	r3, r3, #8
 80097c4:	2b08      	cmp	r3, #8
 80097c6:	d122      	bne.n	800980e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	68db      	ldr	r3, [r3, #12]
 80097ce:	f003 0308 	and.w	r3, r3, #8
 80097d2:	2b08      	cmp	r3, #8
 80097d4:	d11b      	bne.n	800980e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f06f 0208 	mvn.w	r2, #8
 80097de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2204      	movs	r2, #4
 80097e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	69db      	ldr	r3, [r3, #28]
 80097ec:	f003 0303 	and.w	r3, r3, #3
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d003      	beq.n	80097fc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f000 f89a 	bl	800992e <HAL_TIM_IC_CaptureCallback>
 80097fa:	e005      	b.n	8009808 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f000 f88c 	bl	800991a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009802:	6878      	ldr	r0, [r7, #4]
 8009804:	f000 f89d 	bl	8009942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	691b      	ldr	r3, [r3, #16]
 8009814:	f003 0310 	and.w	r3, r3, #16
 8009818:	2b10      	cmp	r3, #16
 800981a:	d122      	bne.n	8009862 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	68db      	ldr	r3, [r3, #12]
 8009822:	f003 0310 	and.w	r3, r3, #16
 8009826:	2b10      	cmp	r3, #16
 8009828:	d11b      	bne.n	8009862 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f06f 0210 	mvn.w	r2, #16
 8009832:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2208      	movs	r2, #8
 8009838:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	69db      	ldr	r3, [r3, #28]
 8009840:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009844:	2b00      	cmp	r3, #0
 8009846:	d003      	beq.n	8009850 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 f870 	bl	800992e <HAL_TIM_IC_CaptureCallback>
 800984e:	e005      	b.n	800985c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f862 	bl	800991a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f000 f873 	bl	8009942 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2200      	movs	r2, #0
 8009860:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	691b      	ldr	r3, [r3, #16]
 8009868:	f003 0301 	and.w	r3, r3, #1
 800986c:	2b01      	cmp	r3, #1
 800986e:	d10e      	bne.n	800988e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68db      	ldr	r3, [r3, #12]
 8009876:	f003 0301 	and.w	r3, r3, #1
 800987a:	2b01      	cmp	r3, #1
 800987c:	d107      	bne.n	800988e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f06f 0201 	mvn.w	r2, #1
 8009886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f7f9 fa11 	bl	8002cb0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	691b      	ldr	r3, [r3, #16]
 8009894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009898:	2b80      	cmp	r3, #128	; 0x80
 800989a:	d10e      	bne.n	80098ba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	68db      	ldr	r3, [r3, #12]
 80098a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098a6:	2b80      	cmp	r3, #128	; 0x80
 80098a8:	d107      	bne.n	80098ba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80098b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 f97f 	bl	8009bb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098c4:	2b40      	cmp	r3, #64	; 0x40
 80098c6:	d10e      	bne.n	80098e6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68db      	ldr	r3, [r3, #12]
 80098ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098d2:	2b40      	cmp	r3, #64	; 0x40
 80098d4:	d107      	bne.n	80098e6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80098de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 f838 	bl	8009956 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	691b      	ldr	r3, [r3, #16]
 80098ec:	f003 0320 	and.w	r3, r3, #32
 80098f0:	2b20      	cmp	r3, #32
 80098f2:	d10e      	bne.n	8009912 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	68db      	ldr	r3, [r3, #12]
 80098fa:	f003 0320 	and.w	r3, r3, #32
 80098fe:	2b20      	cmp	r3, #32
 8009900:	d107      	bne.n	8009912 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f06f 0220 	mvn.w	r2, #32
 800990a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 f949 	bl	8009ba4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009912:	bf00      	nop
 8009914:	3708      	adds	r7, #8
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}

0800991a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800991a:	b480      	push	{r7}
 800991c:	b083      	sub	sp, #12
 800991e:	af00      	add	r7, sp, #0
 8009920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009922:	bf00      	nop
 8009924:	370c      	adds	r7, #12
 8009926:	46bd      	mov	sp, r7
 8009928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992c:	4770      	bx	lr

0800992e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800992e:	b480      	push	{r7}
 8009930:	b083      	sub	sp, #12
 8009932:	af00      	add	r7, sp, #0
 8009934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009936:	bf00      	nop
 8009938:	370c      	adds	r7, #12
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr

08009942 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009942:	b480      	push	{r7}
 8009944:	b083      	sub	sp, #12
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800994a:	bf00      	nop
 800994c:	370c      	adds	r7, #12
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr

08009956 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009956:	b480      	push	{r7}
 8009958:	b083      	sub	sp, #12
 800995a:	af00      	add	r7, sp, #0
 800995c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800995e:	bf00      	nop
 8009960:	370c      	adds	r7, #12
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr
	...

0800996c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800996c:	b480      	push	{r7}
 800996e:	b085      	sub	sp, #20
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	4a40      	ldr	r2, [pc, #256]	; (8009a80 <TIM_Base_SetConfig+0x114>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d013      	beq.n	80099ac <TIM_Base_SetConfig+0x40>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800998a:	d00f      	beq.n	80099ac <TIM_Base_SetConfig+0x40>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4a3d      	ldr	r2, [pc, #244]	; (8009a84 <TIM_Base_SetConfig+0x118>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d00b      	beq.n	80099ac <TIM_Base_SetConfig+0x40>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	4a3c      	ldr	r2, [pc, #240]	; (8009a88 <TIM_Base_SetConfig+0x11c>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d007      	beq.n	80099ac <TIM_Base_SetConfig+0x40>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	4a3b      	ldr	r2, [pc, #236]	; (8009a8c <TIM_Base_SetConfig+0x120>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d003      	beq.n	80099ac <TIM_Base_SetConfig+0x40>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	4a3a      	ldr	r2, [pc, #232]	; (8009a90 <TIM_Base_SetConfig+0x124>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d108      	bne.n	80099be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	68fa      	ldr	r2, [r7, #12]
 80099ba:	4313      	orrs	r3, r2
 80099bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	4a2f      	ldr	r2, [pc, #188]	; (8009a80 <TIM_Base_SetConfig+0x114>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d02b      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099cc:	d027      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4a2c      	ldr	r2, [pc, #176]	; (8009a84 <TIM_Base_SetConfig+0x118>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d023      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a2b      	ldr	r2, [pc, #172]	; (8009a88 <TIM_Base_SetConfig+0x11c>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d01f      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a2a      	ldr	r2, [pc, #168]	; (8009a8c <TIM_Base_SetConfig+0x120>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d01b      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a29      	ldr	r2, [pc, #164]	; (8009a90 <TIM_Base_SetConfig+0x124>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d017      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a28      	ldr	r2, [pc, #160]	; (8009a94 <TIM_Base_SetConfig+0x128>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d013      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	4a27      	ldr	r2, [pc, #156]	; (8009a98 <TIM_Base_SetConfig+0x12c>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d00f      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a26      	ldr	r2, [pc, #152]	; (8009a9c <TIM_Base_SetConfig+0x130>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d00b      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	4a25      	ldr	r2, [pc, #148]	; (8009aa0 <TIM_Base_SetConfig+0x134>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d007      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	4a24      	ldr	r2, [pc, #144]	; (8009aa4 <TIM_Base_SetConfig+0x138>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d003      	beq.n	8009a1e <TIM_Base_SetConfig+0xb2>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	4a23      	ldr	r2, [pc, #140]	; (8009aa8 <TIM_Base_SetConfig+0x13c>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d108      	bne.n	8009a30 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	68fa      	ldr	r2, [r7, #12]
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	695b      	ldr	r3, [r3, #20]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	68fa      	ldr	r2, [r7, #12]
 8009a42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	689a      	ldr	r2, [r3, #8]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	4a0a      	ldr	r2, [pc, #40]	; (8009a80 <TIM_Base_SetConfig+0x114>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d003      	beq.n	8009a64 <TIM_Base_SetConfig+0xf8>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a0c      	ldr	r2, [pc, #48]	; (8009a90 <TIM_Base_SetConfig+0x124>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d103      	bne.n	8009a6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	691a      	ldr	r2, [r3, #16]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	615a      	str	r2, [r3, #20]
}
 8009a72:	bf00      	nop
 8009a74:	3714      	adds	r7, #20
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop
 8009a80:	40010000 	.word	0x40010000
 8009a84:	40000400 	.word	0x40000400
 8009a88:	40000800 	.word	0x40000800
 8009a8c:	40000c00 	.word	0x40000c00
 8009a90:	40010400 	.word	0x40010400
 8009a94:	40014000 	.word	0x40014000
 8009a98:	40014400 	.word	0x40014400
 8009a9c:	40014800 	.word	0x40014800
 8009aa0:	40001800 	.word	0x40001800
 8009aa4:	40001c00 	.word	0x40001c00
 8009aa8:	40002000 	.word	0x40002000

08009aac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b085      	sub	sp, #20
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	d101      	bne.n	8009ac4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009ac0:	2302      	movs	r3, #2
 8009ac2:	e05a      	b.n	8009b7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2202      	movs	r2, #2
 8009ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	689b      	ldr	r3, [r3, #8]
 8009ae2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	4313      	orrs	r3, r2
 8009af4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	68fa      	ldr	r2, [r7, #12]
 8009afc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	4a21      	ldr	r2, [pc, #132]	; (8009b88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d022      	beq.n	8009b4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b10:	d01d      	beq.n	8009b4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a1d      	ldr	r2, [pc, #116]	; (8009b8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d018      	beq.n	8009b4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a1b      	ldr	r2, [pc, #108]	; (8009b90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d013      	beq.n	8009b4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4a1a      	ldr	r2, [pc, #104]	; (8009b94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d00e      	beq.n	8009b4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a18      	ldr	r2, [pc, #96]	; (8009b98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d009      	beq.n	8009b4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a17      	ldr	r2, [pc, #92]	; (8009b9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d004      	beq.n	8009b4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a15      	ldr	r2, [pc, #84]	; (8009ba0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d10c      	bne.n	8009b68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	68ba      	ldr	r2, [r7, #8]
 8009b5c:	4313      	orrs	r3, r2
 8009b5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	68ba      	ldr	r2, [r7, #8]
 8009b66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3714      	adds	r7, #20
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr
 8009b86:	bf00      	nop
 8009b88:	40010000 	.word	0x40010000
 8009b8c:	40000400 	.word	0x40000400
 8009b90:	40000800 	.word	0x40000800
 8009b94:	40000c00 	.word	0x40000c00
 8009b98:	40010400 	.word	0x40010400
 8009b9c:	40014000 	.word	0x40014000
 8009ba0:	40001800 	.word	0x40001800

08009ba4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009bac:	bf00      	nop
 8009bae:	370c      	adds	r7, #12
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009bc0:	bf00      	nop
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr

08009bcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b082      	sub	sp, #8
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d101      	bne.n	8009bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e03f      	b.n	8009c5e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d106      	bne.n	8009bf8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f7fb fb80 	bl	80052f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2224      	movs	r2, #36	; 0x24
 8009bfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	68da      	ldr	r2, [r3, #12]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009c0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 fd39 	bl	800a688 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	691a      	ldr	r2, [r3, #16]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009c24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	695a      	ldr	r2, [r3, #20]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009c34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	68da      	ldr	r2, [r3, #12]
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009c44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2220      	movs	r2, #32
 8009c50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2220      	movs	r2, #32
 8009c58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009c5c:	2300      	movs	r3, #0
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	3708      	adds	r7, #8
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}

08009c66 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c66:	b580      	push	{r7, lr}
 8009c68:	b088      	sub	sp, #32
 8009c6a:	af02      	add	r7, sp, #8
 8009c6c:	60f8      	str	r0, [r7, #12]
 8009c6e:	60b9      	str	r1, [r7, #8]
 8009c70:	603b      	str	r3, [r7, #0]
 8009c72:	4613      	mov	r3, r2
 8009c74:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8009c76:	2300      	movs	r3, #0
 8009c78:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	2b20      	cmp	r3, #32
 8009c84:	f040 8083 	bne.w	8009d8e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d002      	beq.n	8009c94 <HAL_UART_Transmit+0x2e>
 8009c8e:	88fb      	ldrh	r3, [r7, #6]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d101      	bne.n	8009c98 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009c94:	2301      	movs	r3, #1
 8009c96:	e07b      	b.n	8009d90 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d101      	bne.n	8009ca6 <HAL_UART_Transmit+0x40>
 8009ca2:	2302      	movs	r3, #2
 8009ca4:	e074      	b.n	8009d90 <HAL_UART_Transmit+0x12a>
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2201      	movs	r2, #1
 8009caa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2221      	movs	r2, #33	; 0x21
 8009cb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009cbc:	f7fb fdbc 	bl	8005838 <HAL_GetTick>
 8009cc0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	88fa      	ldrh	r2, [r7, #6]
 8009cc6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	88fa      	ldrh	r2, [r7, #6]
 8009ccc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009cd6:	e042      	b.n	8009d5e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009cdc:	b29b      	uxth	r3, r3
 8009cde:	3b01      	subs	r3, #1
 8009ce0:	b29a      	uxth	r2, r3
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	689b      	ldr	r3, [r3, #8]
 8009cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cee:	d122      	bne.n	8009d36 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	9300      	str	r3, [sp, #0]
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	2180      	movs	r1, #128	; 0x80
 8009cfa:	68f8      	ldr	r0, [r7, #12]
 8009cfc:	f000 fb2e 	bl	800a35c <UART_WaitOnFlagUntilTimeout>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d001      	beq.n	8009d0a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009d06:	2303      	movs	r3, #3
 8009d08:	e042      	b.n	8009d90 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	881b      	ldrh	r3, [r3, #0]
 8009d12:	461a      	mov	r2, r3
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009d1c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d103      	bne.n	8009d2e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	3302      	adds	r3, #2
 8009d2a:	60bb      	str	r3, [r7, #8]
 8009d2c:	e017      	b.n	8009d5e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	3301      	adds	r3, #1
 8009d32:	60bb      	str	r3, [r7, #8]
 8009d34:	e013      	b.n	8009d5e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	9300      	str	r3, [sp, #0]
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	2180      	movs	r1, #128	; 0x80
 8009d40:	68f8      	ldr	r0, [r7, #12]
 8009d42:	f000 fb0b 	bl	800a35c <UART_WaitOnFlagUntilTimeout>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d001      	beq.n	8009d50 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8009d4c:	2303      	movs	r3, #3
 8009d4e:	e01f      	b.n	8009d90 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	1c5a      	adds	r2, r3, #1
 8009d54:	60ba      	str	r2, [r7, #8]
 8009d56:	781a      	ldrb	r2, [r3, #0]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d1b7      	bne.n	8009cd8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	9300      	str	r3, [sp, #0]
 8009d6c:	697b      	ldr	r3, [r7, #20]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	2140      	movs	r1, #64	; 0x40
 8009d72:	68f8      	ldr	r0, [r7, #12]
 8009d74:	f000 faf2 	bl	800a35c <UART_WaitOnFlagUntilTimeout>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d001      	beq.n	8009d82 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8009d7e:	2303      	movs	r3, #3
 8009d80:	e006      	b.n	8009d90 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	2220      	movs	r2, #32
 8009d86:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	e000      	b.n	8009d90 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8009d8e:	2302      	movs	r3, #2
  }
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3718      	adds	r7, #24
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b085      	sub	sp, #20
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	4613      	mov	r3, r2
 8009da4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009dac:	b2db      	uxtb	r3, r3
 8009dae:	2b20      	cmp	r3, #32
 8009db0:	d140      	bne.n	8009e34 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d002      	beq.n	8009dbe <HAL_UART_Receive_IT+0x26>
 8009db8:	88fb      	ldrh	r3, [r7, #6]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d101      	bne.n	8009dc2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	e039      	b.n	8009e36 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009dc8:	2b01      	cmp	r3, #1
 8009dca:	d101      	bne.n	8009dd0 <HAL_UART_Receive_IT+0x38>
 8009dcc:	2302      	movs	r3, #2
 8009dce:	e032      	b.n	8009e36 <HAL_UART_Receive_IT+0x9e>
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	68ba      	ldr	r2, [r7, #8]
 8009ddc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	88fa      	ldrh	r2, [r7, #6]
 8009de2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	88fa      	ldrh	r2, [r7, #6]
 8009de8:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2200      	movs	r2, #0
 8009dee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2222      	movs	r2, #34	; 0x22
 8009df4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	68da      	ldr	r2, [r3, #12]
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e0e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	695a      	ldr	r2, [r3, #20]
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f042 0201 	orr.w	r2, r2, #1
 8009e1e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	68da      	ldr	r2, [r3, #12]
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f042 0220 	orr.w	r2, r2, #32
 8009e2e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009e30:	2300      	movs	r3, #0
 8009e32:	e000      	b.n	8009e36 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8009e34:	2302      	movs	r3, #2
  }
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3714      	adds	r7, #20
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr
	...

08009e44 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b086      	sub	sp, #24
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	4613      	mov	r3, r2
 8009e50:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	2b20      	cmp	r3, #32
 8009e5c:	d166      	bne.n	8009f2c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d002      	beq.n	8009e6a <HAL_UART_Receive_DMA+0x26>
 8009e64:	88fb      	ldrh	r3, [r7, #6]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d101      	bne.n	8009e6e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	e05f      	b.n	8009f2e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d101      	bne.n	8009e7c <HAL_UART_Receive_DMA+0x38>
 8009e78:	2302      	movs	r3, #2
 8009e7a:	e058      	b.n	8009f2e <HAL_UART_Receive_DMA+0xea>
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009e84:	68ba      	ldr	r2, [r7, #8]
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	88fa      	ldrh	r2, [r7, #6]
 8009e8e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	2200      	movs	r2, #0
 8009e94:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2222      	movs	r2, #34	; 0x22
 8009e9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ea2:	4a25      	ldr	r2, [pc, #148]	; (8009f38 <HAL_UART_Receive_DMA+0xf4>)
 8009ea4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eaa:	4a24      	ldr	r2, [pc, #144]	; (8009f3c <HAL_UART_Receive_DMA+0xf8>)
 8009eac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eb2:	4a23      	ldr	r2, [pc, #140]	; (8009f40 <HAL_UART_Receive_DMA+0xfc>)
 8009eb4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eba:	2200      	movs	r2, #0
 8009ebc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8009ebe:	f107 0308 	add.w	r3, r7, #8
 8009ec2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	3304      	adds	r3, #4
 8009ece:	4619      	mov	r1, r3
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	681a      	ldr	r2, [r3, #0]
 8009ed4:	88fb      	ldrh	r3, [r7, #6]
 8009ed6:	f7fc fc15 	bl	8006704 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009eda:	2300      	movs	r3, #0
 8009edc:	613b      	str	r3, [r7, #16]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	613b      	str	r3, [r7, #16]
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	613b      	str	r3, [r7, #16]
 8009eee:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	68da      	ldr	r2, [r3, #12]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009f06:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	695a      	ldr	r2, [r3, #20]
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f042 0201 	orr.w	r2, r2, #1
 8009f16:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	695a      	ldr	r2, [r3, #20]
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f26:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8009f28:	2300      	movs	r3, #0
 8009f2a:	e000      	b.n	8009f2e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009f2c:	2302      	movs	r3, #2
  }
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3718      	adds	r7, #24
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	0800a245 	.word	0x0800a245
 8009f3c:	0800a2ad 	.word	0x0800a2ad
 8009f40:	0800a2c9 	.word	0x0800a2c9

08009f44 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b082      	sub	sp, #8
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	68da      	ldr	r2, [r3, #12]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009f5a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	695a      	ldr	r2, [r3, #20]
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f022 0201 	bic.w	r2, r2, #1
 8009f6a:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	695b      	ldr	r3, [r3, #20]
 8009f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f76:	2b40      	cmp	r3, #64	; 0x40
 8009f78:	d12a      	bne.n	8009fd0 <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	695a      	ldr	r2, [r3, #20]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f88:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d013      	beq.n	8009fba <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f96:	4a16      	ldr	r2, [pc, #88]	; (8009ff0 <HAL_UART_AbortReceive_IT+0xac>)
 8009f98:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f7fc fc08 	bl	80067b4 <HAL_DMA_Abort_IT>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d01c      	beq.n	8009fe4 <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009fb0:	687a      	ldr	r2, [r7, #4]
 8009fb2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009fb4:	4610      	mov	r0, r2
 8009fb6:	4798      	blx	r3
 8009fb8:	e014      	b.n	8009fe4 <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2220      	movs	r2, #32
 8009fc4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	f000 f931 	bl	800a230 <HAL_UART_AbortReceiveCpltCallback>
 8009fce:	e009      	b.n	8009fe4 <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2220      	movs	r2, #32
 8009fda:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 f926 	bl	800a230 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009fe4:	2300      	movs	r3, #0
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3708      	adds	r7, #8
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}
 8009fee:	bf00      	nop
 8009ff0:	0800a481 	.word	0x0800a481

08009ff4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b088      	sub	sp, #32
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	68db      	ldr	r3, [r3, #12]
 800a00a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	695b      	ldr	r3, [r3, #20]
 800a012:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a014:	2300      	movs	r3, #0
 800a016:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a018:	2300      	movs	r3, #0
 800a01a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	f003 030f 	and.w	r3, r3, #15
 800a022:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d10d      	bne.n	800a046 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a02a:	69fb      	ldr	r3, [r7, #28]
 800a02c:	f003 0320 	and.w	r3, r3, #32
 800a030:	2b00      	cmp	r3, #0
 800a032:	d008      	beq.n	800a046 <HAL_UART_IRQHandler+0x52>
 800a034:	69bb      	ldr	r3, [r7, #24]
 800a036:	f003 0320 	and.w	r3, r3, #32
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d003      	beq.n	800a046 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 faa1 	bl	800a586 <UART_Receive_IT>
      return;
 800a044:	e0d1      	b.n	800a1ea <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	f000 80b0 	beq.w	800a1ae <HAL_UART_IRQHandler+0x1ba>
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	f003 0301 	and.w	r3, r3, #1
 800a054:	2b00      	cmp	r3, #0
 800a056:	d105      	bne.n	800a064 <HAL_UART_IRQHandler+0x70>
 800a058:	69bb      	ldr	r3, [r7, #24]
 800a05a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a05e:	2b00      	cmp	r3, #0
 800a060:	f000 80a5 	beq.w	800a1ae <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a064:	69fb      	ldr	r3, [r7, #28]
 800a066:	f003 0301 	and.w	r3, r3, #1
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d00a      	beq.n	800a084 <HAL_UART_IRQHandler+0x90>
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a074:	2b00      	cmp	r3, #0
 800a076:	d005      	beq.n	800a084 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a07c:	f043 0201 	orr.w	r2, r3, #1
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a084:	69fb      	ldr	r3, [r7, #28]
 800a086:	f003 0304 	and.w	r3, r3, #4
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d00a      	beq.n	800a0a4 <HAL_UART_IRQHandler+0xb0>
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	f003 0301 	and.w	r3, r3, #1
 800a094:	2b00      	cmp	r3, #0
 800a096:	d005      	beq.n	800a0a4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a09c:	f043 0202 	orr.w	r2, r3, #2
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a0a4:	69fb      	ldr	r3, [r7, #28]
 800a0a6:	f003 0302 	and.w	r3, r3, #2
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00a      	beq.n	800a0c4 <HAL_UART_IRQHandler+0xd0>
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	f003 0301 	and.w	r3, r3, #1
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d005      	beq.n	800a0c4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0bc:	f043 0204 	orr.w	r2, r3, #4
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	f003 0308 	and.w	r3, r3, #8
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00f      	beq.n	800a0ee <HAL_UART_IRQHandler+0xfa>
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	f003 0320 	and.w	r3, r3, #32
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d104      	bne.n	800a0e2 <HAL_UART_IRQHandler+0xee>
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	f003 0301 	and.w	r3, r3, #1
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d005      	beq.n	800a0ee <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0e6:	f043 0208 	orr.w	r2, r3, #8
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d078      	beq.n	800a1e8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a0f6:	69fb      	ldr	r3, [r7, #28]
 800a0f8:	f003 0320 	and.w	r3, r3, #32
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d007      	beq.n	800a110 <HAL_UART_IRQHandler+0x11c>
 800a100:	69bb      	ldr	r3, [r7, #24]
 800a102:	f003 0320 	and.w	r3, r3, #32
 800a106:	2b00      	cmp	r3, #0
 800a108:	d002      	beq.n	800a110 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 fa3b 	bl	800a586 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	695b      	ldr	r3, [r3, #20]
 800a116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a11a:	2b40      	cmp	r3, #64	; 0x40
 800a11c:	bf0c      	ite	eq
 800a11e:	2301      	moveq	r3, #1
 800a120:	2300      	movne	r3, #0
 800a122:	b2db      	uxtb	r3, r3
 800a124:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a12a:	f003 0308 	and.w	r3, r3, #8
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d102      	bne.n	800a138 <HAL_UART_IRQHandler+0x144>
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d031      	beq.n	800a19c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f96f 	bl	800a41c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	695b      	ldr	r3, [r3, #20]
 800a144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a148:	2b40      	cmp	r3, #64	; 0x40
 800a14a:	d123      	bne.n	800a194 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	695a      	ldr	r2, [r3, #20]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a15a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a160:	2b00      	cmp	r3, #0
 800a162:	d013      	beq.n	800a18c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a168:	4a21      	ldr	r2, [pc, #132]	; (800a1f0 <HAL_UART_IRQHandler+0x1fc>)
 800a16a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a170:	4618      	mov	r0, r3
 800a172:	f7fc fb1f 	bl	80067b4 <HAL_DMA_Abort_IT>
 800a176:	4603      	mov	r3, r0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d016      	beq.n	800a1aa <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a180:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a182:	687a      	ldr	r2, [r7, #4]
 800a184:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a186:	4610      	mov	r0, r2
 800a188:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a18a:	e00e      	b.n	800a1aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 f845 	bl	800a21c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a192:	e00a      	b.n	800a1aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 f841 	bl	800a21c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a19a:	e006      	b.n	800a1aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 f83d 	bl	800a21c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a1a8:	e01e      	b.n	800a1e8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a1aa:	bf00      	nop
    return;
 800a1ac:	e01c      	b.n	800a1e8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a1ae:	69fb      	ldr	r3, [r7, #28]
 800a1b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d008      	beq.n	800a1ca <HAL_UART_IRQHandler+0x1d6>
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d003      	beq.n	800a1ca <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 f971 	bl	800a4aa <UART_Transmit_IT>
    return;
 800a1c8:	e00f      	b.n	800a1ea <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a1ca:	69fb      	ldr	r3, [r7, #28]
 800a1cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d00a      	beq.n	800a1ea <HAL_UART_IRQHandler+0x1f6>
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d005      	beq.n	800a1ea <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f000 f9b9 	bl	800a556 <UART_EndTransmit_IT>
    return;
 800a1e4:	bf00      	nop
 800a1e6:	e000      	b.n	800a1ea <HAL_UART_IRQHandler+0x1f6>
    return;
 800a1e8:	bf00      	nop
  }
}
 800a1ea:	3720      	adds	r7, #32
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	0800a459 	.word	0x0800a459

0800a1f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b083      	sub	sp, #12
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a1fc:	bf00      	nop
 800a1fe:	370c      	adds	r7, #12
 800a200:	46bd      	mov	sp, r7
 800a202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a206:	4770      	bx	lr

0800a208 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a208:	b480      	push	{r7}
 800a20a:	b083      	sub	sp, #12
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a210:	bf00      	nop
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr

0800a21c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a224:	bf00      	nop
 800a226:	370c      	adds	r7, #12
 800a228:	46bd      	mov	sp, r7
 800a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22e:	4770      	bx	lr

0800a230 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800a230:	b480      	push	{r7}
 800a232:	b083      	sub	sp, #12
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800a238:	bf00      	nop
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr

0800a244 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b084      	sub	sp, #16
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a250:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d11e      	bne.n	800a29e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2200      	movs	r2, #0
 800a264:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	68da      	ldr	r2, [r3, #12]
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a274:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	695a      	ldr	r2, [r3, #20]
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f022 0201 	bic.w	r2, r2, #1
 800a284:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	695a      	ldr	r2, [r3, #20]
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a294:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	2220      	movs	r2, #32
 800a29a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800a29e:	68f8      	ldr	r0, [r7, #12]
 800a2a0:	f7f8 fd62 	bl	8002d68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2a4:	bf00      	nop
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}

0800a2ac <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b084      	sub	sp, #16
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800a2ba:	68f8      	ldr	r0, [r7, #12]
 800a2bc:	f7ff ffa4 	bl	800a208 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2c0:	bf00      	nop
 800a2c2:	3710      	adds	r7, #16
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}

0800a2c8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b084      	sub	sp, #16
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2d8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	695b      	ldr	r3, [r3, #20]
 800a2e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2e4:	2b80      	cmp	r3, #128	; 0x80
 800a2e6:	bf0c      	ite	eq
 800a2e8:	2301      	moveq	r3, #1
 800a2ea:	2300      	movne	r3, #0
 800a2ec:	b2db      	uxtb	r3, r3
 800a2ee:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	2b21      	cmp	r3, #33	; 0x21
 800a2fa:	d108      	bne.n	800a30e <UART_DMAError+0x46>
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d005      	beq.n	800a30e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a302:	68bb      	ldr	r3, [r7, #8]
 800a304:	2200      	movs	r2, #0
 800a306:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a308:	68b8      	ldr	r0, [r7, #8]
 800a30a:	f000 f871 	bl	800a3f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	695b      	ldr	r3, [r3, #20]
 800a314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a318:	2b40      	cmp	r3, #64	; 0x40
 800a31a:	bf0c      	ite	eq
 800a31c:	2301      	moveq	r3, #1
 800a31e:	2300      	movne	r3, #0
 800a320:	b2db      	uxtb	r3, r3
 800a322:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a32a:	b2db      	uxtb	r3, r3
 800a32c:	2b22      	cmp	r3, #34	; 0x22
 800a32e:	d108      	bne.n	800a342 <UART_DMAError+0x7a>
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d005      	beq.n	800a342 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	2200      	movs	r2, #0
 800a33a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a33c:	68b8      	ldr	r0, [r7, #8]
 800a33e:	f000 f86d 	bl	800a41c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a346:	f043 0210 	orr.w	r2, r3, #16
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a34e:	68b8      	ldr	r0, [r7, #8]
 800a350:	f7ff ff64 	bl	800a21c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a354:	bf00      	nop
 800a356:	3710      	adds	r7, #16
 800a358:	46bd      	mov	sp, r7
 800a35a:	bd80      	pop	{r7, pc}

0800a35c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b084      	sub	sp, #16
 800a360:	af00      	add	r7, sp, #0
 800a362:	60f8      	str	r0, [r7, #12]
 800a364:	60b9      	str	r1, [r7, #8]
 800a366:	603b      	str	r3, [r7, #0]
 800a368:	4613      	mov	r3, r2
 800a36a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a36c:	e02c      	b.n	800a3c8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a36e:	69bb      	ldr	r3, [r7, #24]
 800a370:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a374:	d028      	beq.n	800a3c8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a376:	69bb      	ldr	r3, [r7, #24]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d007      	beq.n	800a38c <UART_WaitOnFlagUntilTimeout+0x30>
 800a37c:	f7fb fa5c 	bl	8005838 <HAL_GetTick>
 800a380:	4602      	mov	r2, r0
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	1ad3      	subs	r3, r2, r3
 800a386:	69ba      	ldr	r2, [r7, #24]
 800a388:	429a      	cmp	r2, r3
 800a38a:	d21d      	bcs.n	800a3c8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	68da      	ldr	r2, [r3, #12]
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a39a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	695a      	ldr	r2, [r3, #20]
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f022 0201 	bic.w	r2, r2, #1
 800a3aa:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	2220      	movs	r2, #32
 800a3b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2220      	movs	r2, #32
 800a3b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a3c4:	2303      	movs	r3, #3
 800a3c6:	e00f      	b.n	800a3e8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	681a      	ldr	r2, [r3, #0]
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	4013      	ands	r3, r2
 800a3d2:	68ba      	ldr	r2, [r7, #8]
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	bf0c      	ite	eq
 800a3d8:	2301      	moveq	r3, #1
 800a3da:	2300      	movne	r3, #0
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	461a      	mov	r2, r3
 800a3e0:	79fb      	ldrb	r3, [r7, #7]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d0c3      	beq.n	800a36e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a3e6:	2300      	movs	r3, #0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3710      	adds	r7, #16
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b083      	sub	sp, #12
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	68da      	ldr	r2, [r3, #12]
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a406:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2220      	movs	r2, #32
 800a40c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800a410:	bf00      	nop
 800a412:	370c      	adds	r7, #12
 800a414:	46bd      	mov	sp, r7
 800a416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41a:	4770      	bx	lr

0800a41c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a41c:	b480      	push	{r7}
 800a41e:	b083      	sub	sp, #12
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	68da      	ldr	r2, [r3, #12]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a432:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	695a      	ldr	r2, [r3, #20]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f022 0201 	bic.w	r2, r2, #1
 800a442:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2220      	movs	r2, #32
 800a448:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a44c:	bf00      	nop
 800a44e:	370c      	adds	r7, #12
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr

0800a458 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a464:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2200      	movs	r2, #0
 800a46a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2200      	movs	r2, #0
 800a470:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a472:	68f8      	ldr	r0, [r7, #12]
 800a474:	f7ff fed2 	bl	800a21c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a478:	bf00      	nop
 800a47a:	3710      	adds	r7, #16
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b084      	sub	sp, #16
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a48c:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	2200      	movs	r2, #0
 800a492:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2220      	movs	r2, #32
 800a498:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800a49c:	68f8      	ldr	r0, [r7, #12]
 800a49e:	f7ff fec7 	bl	800a230 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4a2:	bf00      	nop
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a4aa:	b480      	push	{r7}
 800a4ac:	b085      	sub	sp, #20
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a4b8:	b2db      	uxtb	r3, r3
 800a4ba:	2b21      	cmp	r3, #33	; 0x21
 800a4bc:	d144      	bne.n	800a548 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	689b      	ldr	r3, [r3, #8]
 800a4c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4c6:	d11a      	bne.n	800a4fe <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6a1b      	ldr	r3, [r3, #32]
 800a4cc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	881b      	ldrh	r3, [r3, #0]
 800a4d2:	461a      	mov	r2, r3
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a4dc:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	691b      	ldr	r3, [r3, #16]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d105      	bne.n	800a4f2 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6a1b      	ldr	r3, [r3, #32]
 800a4ea:	1c9a      	adds	r2, r3, #2
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	621a      	str	r2, [r3, #32]
 800a4f0:	e00e      	b.n	800a510 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6a1b      	ldr	r3, [r3, #32]
 800a4f6:	1c5a      	adds	r2, r3, #1
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	621a      	str	r2, [r3, #32]
 800a4fc:	e008      	b.n	800a510 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a1b      	ldr	r3, [r3, #32]
 800a502:	1c59      	adds	r1, r3, #1
 800a504:	687a      	ldr	r2, [r7, #4]
 800a506:	6211      	str	r1, [r2, #32]
 800a508:	781a      	ldrb	r2, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a514:	b29b      	uxth	r3, r3
 800a516:	3b01      	subs	r3, #1
 800a518:	b29b      	uxth	r3, r3
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	4619      	mov	r1, r3
 800a51e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a520:	2b00      	cmp	r3, #0
 800a522:	d10f      	bne.n	800a544 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	68da      	ldr	r2, [r3, #12]
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a532:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	68da      	ldr	r2, [r3, #12]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a542:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a544:	2300      	movs	r3, #0
 800a546:	e000      	b.n	800a54a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a548:	2302      	movs	r3, #2
  }
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3714      	adds	r7, #20
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr

0800a556 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a556:	b580      	push	{r7, lr}
 800a558:	b082      	sub	sp, #8
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	68da      	ldr	r2, [r3, #12]
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a56c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2220      	movs	r2, #32
 800a572:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f7ff fe3c 	bl	800a1f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a57c:	2300      	movs	r3, #0
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3708      	adds	r7, #8
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}

0800a586 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a586:	b580      	push	{r7, lr}
 800a588:	b084      	sub	sp, #16
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a594:	b2db      	uxtb	r3, r3
 800a596:	2b22      	cmp	r3, #34	; 0x22
 800a598:	d171      	bne.n	800a67e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	689b      	ldr	r3, [r3, #8]
 800a59e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5a2:	d123      	bne.n	800a5ec <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5a8:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d10e      	bne.n	800a5d0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	b29b      	uxth	r3, r3
 800a5ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5be:	b29a      	uxth	r2, r3
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5c8:	1c9a      	adds	r2, r3, #2
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	629a      	str	r2, [r3, #40]	; 0x28
 800a5ce:	e029      	b.n	800a624 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	685b      	ldr	r3, [r3, #4]
 800a5d6:	b29b      	uxth	r3, r3
 800a5d8:	b2db      	uxtb	r3, r3
 800a5da:	b29a      	uxth	r2, r3
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5e4:	1c5a      	adds	r2, r3, #1
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	629a      	str	r2, [r3, #40]	; 0x28
 800a5ea:	e01b      	b.n	800a624 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	691b      	ldr	r3, [r3, #16]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d10a      	bne.n	800a60a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	6858      	ldr	r0, [r3, #4]
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5fe:	1c59      	adds	r1, r3, #1
 800a600:	687a      	ldr	r2, [r7, #4]
 800a602:	6291      	str	r1, [r2, #40]	; 0x28
 800a604:	b2c2      	uxtb	r2, r0
 800a606:	701a      	strb	r2, [r3, #0]
 800a608:	e00c      	b.n	800a624 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	b2da      	uxtb	r2, r3
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a616:	1c58      	adds	r0, r3, #1
 800a618:	6879      	ldr	r1, [r7, #4]
 800a61a:	6288      	str	r0, [r1, #40]	; 0x28
 800a61c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a620:	b2d2      	uxtb	r2, r2
 800a622:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a628:	b29b      	uxth	r3, r3
 800a62a:	3b01      	subs	r3, #1
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	4619      	mov	r1, r3
 800a632:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a634:	2b00      	cmp	r3, #0
 800a636:	d120      	bne.n	800a67a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	68da      	ldr	r2, [r3, #12]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f022 0220 	bic.w	r2, r2, #32
 800a646:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	68da      	ldr	r2, [r3, #12]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a656:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	695a      	ldr	r2, [r3, #20]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f022 0201 	bic.w	r2, r2, #1
 800a666:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2220      	movs	r2, #32
 800a66c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f7f8 fb79 	bl	8002d68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a676:	2300      	movs	r3, #0
 800a678:	e002      	b.n	800a680 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a67a:	2300      	movs	r3, #0
 800a67c:	e000      	b.n	800a680 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a67e:	2302      	movs	r3, #2
  }
}
 800a680:	4618      	mov	r0, r3
 800a682:	3710      	adds	r7, #16
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a68c:	b085      	sub	sp, #20
 800a68e:	af00      	add	r7, sp, #0
 800a690:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	691b      	ldr	r3, [r3, #16]
 800a698:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	68da      	ldr	r2, [r3, #12]
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	430a      	orrs	r2, r1
 800a6a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	689a      	ldr	r2, [r3, #8]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	691b      	ldr	r3, [r3, #16]
 800a6b0:	431a      	orrs	r2, r3
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	695b      	ldr	r3, [r3, #20]
 800a6b6:	431a      	orrs	r2, r3
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	69db      	ldr	r3, [r3, #28]
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	68db      	ldr	r3, [r3, #12]
 800a6c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a6ca:	f023 030c 	bic.w	r3, r3, #12
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	6812      	ldr	r2, [r2, #0]
 800a6d2:	68f9      	ldr	r1, [r7, #12]
 800a6d4:	430b      	orrs	r3, r1
 800a6d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	695b      	ldr	r3, [r3, #20]
 800a6de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	699a      	ldr	r2, [r3, #24]
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	430a      	orrs	r2, r1
 800a6ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	69db      	ldr	r3, [r3, #28]
 800a6f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6f6:	f040 818b 	bne.w	800aa10 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	4ac1      	ldr	r2, [pc, #772]	; (800aa04 <UART_SetConfig+0x37c>)
 800a700:	4293      	cmp	r3, r2
 800a702:	d005      	beq.n	800a710 <UART_SetConfig+0x88>
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4abf      	ldr	r2, [pc, #764]	; (800aa08 <UART_SetConfig+0x380>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	f040 80bd 	bne.w	800a88a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a710:	f7fc fe26 	bl	8007360 <HAL_RCC_GetPCLK2Freq>
 800a714:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	461d      	mov	r5, r3
 800a71a:	f04f 0600 	mov.w	r6, #0
 800a71e:	46a8      	mov	r8, r5
 800a720:	46b1      	mov	r9, r6
 800a722:	eb18 0308 	adds.w	r3, r8, r8
 800a726:	eb49 0409 	adc.w	r4, r9, r9
 800a72a:	4698      	mov	r8, r3
 800a72c:	46a1      	mov	r9, r4
 800a72e:	eb18 0805 	adds.w	r8, r8, r5
 800a732:	eb49 0906 	adc.w	r9, r9, r6
 800a736:	f04f 0100 	mov.w	r1, #0
 800a73a:	f04f 0200 	mov.w	r2, #0
 800a73e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a742:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a746:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a74a:	4688      	mov	r8, r1
 800a74c:	4691      	mov	r9, r2
 800a74e:	eb18 0005 	adds.w	r0, r8, r5
 800a752:	eb49 0106 	adc.w	r1, r9, r6
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	685b      	ldr	r3, [r3, #4]
 800a75a:	461d      	mov	r5, r3
 800a75c:	f04f 0600 	mov.w	r6, #0
 800a760:	196b      	adds	r3, r5, r5
 800a762:	eb46 0406 	adc.w	r4, r6, r6
 800a766:	461a      	mov	r2, r3
 800a768:	4623      	mov	r3, r4
 800a76a:	f7f6 fa85 	bl	8000c78 <__aeabi_uldivmod>
 800a76e:	4603      	mov	r3, r0
 800a770:	460c      	mov	r4, r1
 800a772:	461a      	mov	r2, r3
 800a774:	4ba5      	ldr	r3, [pc, #660]	; (800aa0c <UART_SetConfig+0x384>)
 800a776:	fba3 2302 	umull	r2, r3, r3, r2
 800a77a:	095b      	lsrs	r3, r3, #5
 800a77c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	461d      	mov	r5, r3
 800a784:	f04f 0600 	mov.w	r6, #0
 800a788:	46a9      	mov	r9, r5
 800a78a:	46b2      	mov	sl, r6
 800a78c:	eb19 0309 	adds.w	r3, r9, r9
 800a790:	eb4a 040a 	adc.w	r4, sl, sl
 800a794:	4699      	mov	r9, r3
 800a796:	46a2      	mov	sl, r4
 800a798:	eb19 0905 	adds.w	r9, r9, r5
 800a79c:	eb4a 0a06 	adc.w	sl, sl, r6
 800a7a0:	f04f 0100 	mov.w	r1, #0
 800a7a4:	f04f 0200 	mov.w	r2, #0
 800a7a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a7ac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a7b0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a7b4:	4689      	mov	r9, r1
 800a7b6:	4692      	mov	sl, r2
 800a7b8:	eb19 0005 	adds.w	r0, r9, r5
 800a7bc:	eb4a 0106 	adc.w	r1, sl, r6
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	461d      	mov	r5, r3
 800a7c6:	f04f 0600 	mov.w	r6, #0
 800a7ca:	196b      	adds	r3, r5, r5
 800a7cc:	eb46 0406 	adc.w	r4, r6, r6
 800a7d0:	461a      	mov	r2, r3
 800a7d2:	4623      	mov	r3, r4
 800a7d4:	f7f6 fa50 	bl	8000c78 <__aeabi_uldivmod>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	460c      	mov	r4, r1
 800a7dc:	461a      	mov	r2, r3
 800a7de:	4b8b      	ldr	r3, [pc, #556]	; (800aa0c <UART_SetConfig+0x384>)
 800a7e0:	fba3 1302 	umull	r1, r3, r3, r2
 800a7e4:	095b      	lsrs	r3, r3, #5
 800a7e6:	2164      	movs	r1, #100	; 0x64
 800a7e8:	fb01 f303 	mul.w	r3, r1, r3
 800a7ec:	1ad3      	subs	r3, r2, r3
 800a7ee:	00db      	lsls	r3, r3, #3
 800a7f0:	3332      	adds	r3, #50	; 0x32
 800a7f2:	4a86      	ldr	r2, [pc, #536]	; (800aa0c <UART_SetConfig+0x384>)
 800a7f4:	fba2 2303 	umull	r2, r3, r2, r3
 800a7f8:	095b      	lsrs	r3, r3, #5
 800a7fa:	005b      	lsls	r3, r3, #1
 800a7fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a800:	4498      	add	r8, r3
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	461d      	mov	r5, r3
 800a806:	f04f 0600 	mov.w	r6, #0
 800a80a:	46a9      	mov	r9, r5
 800a80c:	46b2      	mov	sl, r6
 800a80e:	eb19 0309 	adds.w	r3, r9, r9
 800a812:	eb4a 040a 	adc.w	r4, sl, sl
 800a816:	4699      	mov	r9, r3
 800a818:	46a2      	mov	sl, r4
 800a81a:	eb19 0905 	adds.w	r9, r9, r5
 800a81e:	eb4a 0a06 	adc.w	sl, sl, r6
 800a822:	f04f 0100 	mov.w	r1, #0
 800a826:	f04f 0200 	mov.w	r2, #0
 800a82a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a82e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a832:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a836:	4689      	mov	r9, r1
 800a838:	4692      	mov	sl, r2
 800a83a:	eb19 0005 	adds.w	r0, r9, r5
 800a83e:	eb4a 0106 	adc.w	r1, sl, r6
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	461d      	mov	r5, r3
 800a848:	f04f 0600 	mov.w	r6, #0
 800a84c:	196b      	adds	r3, r5, r5
 800a84e:	eb46 0406 	adc.w	r4, r6, r6
 800a852:	461a      	mov	r2, r3
 800a854:	4623      	mov	r3, r4
 800a856:	f7f6 fa0f 	bl	8000c78 <__aeabi_uldivmod>
 800a85a:	4603      	mov	r3, r0
 800a85c:	460c      	mov	r4, r1
 800a85e:	461a      	mov	r2, r3
 800a860:	4b6a      	ldr	r3, [pc, #424]	; (800aa0c <UART_SetConfig+0x384>)
 800a862:	fba3 1302 	umull	r1, r3, r3, r2
 800a866:	095b      	lsrs	r3, r3, #5
 800a868:	2164      	movs	r1, #100	; 0x64
 800a86a:	fb01 f303 	mul.w	r3, r1, r3
 800a86e:	1ad3      	subs	r3, r2, r3
 800a870:	00db      	lsls	r3, r3, #3
 800a872:	3332      	adds	r3, #50	; 0x32
 800a874:	4a65      	ldr	r2, [pc, #404]	; (800aa0c <UART_SetConfig+0x384>)
 800a876:	fba2 2303 	umull	r2, r3, r2, r3
 800a87a:	095b      	lsrs	r3, r3, #5
 800a87c:	f003 0207 	and.w	r2, r3, #7
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4442      	add	r2, r8
 800a886:	609a      	str	r2, [r3, #8]
 800a888:	e26f      	b.n	800ad6a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a88a:	f7fc fd55 	bl	8007338 <HAL_RCC_GetPCLK1Freq>
 800a88e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	461d      	mov	r5, r3
 800a894:	f04f 0600 	mov.w	r6, #0
 800a898:	46a8      	mov	r8, r5
 800a89a:	46b1      	mov	r9, r6
 800a89c:	eb18 0308 	adds.w	r3, r8, r8
 800a8a0:	eb49 0409 	adc.w	r4, r9, r9
 800a8a4:	4698      	mov	r8, r3
 800a8a6:	46a1      	mov	r9, r4
 800a8a8:	eb18 0805 	adds.w	r8, r8, r5
 800a8ac:	eb49 0906 	adc.w	r9, r9, r6
 800a8b0:	f04f 0100 	mov.w	r1, #0
 800a8b4:	f04f 0200 	mov.w	r2, #0
 800a8b8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a8bc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a8c0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a8c4:	4688      	mov	r8, r1
 800a8c6:	4691      	mov	r9, r2
 800a8c8:	eb18 0005 	adds.w	r0, r8, r5
 800a8cc:	eb49 0106 	adc.w	r1, r9, r6
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	461d      	mov	r5, r3
 800a8d6:	f04f 0600 	mov.w	r6, #0
 800a8da:	196b      	adds	r3, r5, r5
 800a8dc:	eb46 0406 	adc.w	r4, r6, r6
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	4623      	mov	r3, r4
 800a8e4:	f7f6 f9c8 	bl	8000c78 <__aeabi_uldivmod>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	460c      	mov	r4, r1
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	4b47      	ldr	r3, [pc, #284]	; (800aa0c <UART_SetConfig+0x384>)
 800a8f0:	fba3 2302 	umull	r2, r3, r3, r2
 800a8f4:	095b      	lsrs	r3, r3, #5
 800a8f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	461d      	mov	r5, r3
 800a8fe:	f04f 0600 	mov.w	r6, #0
 800a902:	46a9      	mov	r9, r5
 800a904:	46b2      	mov	sl, r6
 800a906:	eb19 0309 	adds.w	r3, r9, r9
 800a90a:	eb4a 040a 	adc.w	r4, sl, sl
 800a90e:	4699      	mov	r9, r3
 800a910:	46a2      	mov	sl, r4
 800a912:	eb19 0905 	adds.w	r9, r9, r5
 800a916:	eb4a 0a06 	adc.w	sl, sl, r6
 800a91a:	f04f 0100 	mov.w	r1, #0
 800a91e:	f04f 0200 	mov.w	r2, #0
 800a922:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a926:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a92a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a92e:	4689      	mov	r9, r1
 800a930:	4692      	mov	sl, r2
 800a932:	eb19 0005 	adds.w	r0, r9, r5
 800a936:	eb4a 0106 	adc.w	r1, sl, r6
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	461d      	mov	r5, r3
 800a940:	f04f 0600 	mov.w	r6, #0
 800a944:	196b      	adds	r3, r5, r5
 800a946:	eb46 0406 	adc.w	r4, r6, r6
 800a94a:	461a      	mov	r2, r3
 800a94c:	4623      	mov	r3, r4
 800a94e:	f7f6 f993 	bl	8000c78 <__aeabi_uldivmod>
 800a952:	4603      	mov	r3, r0
 800a954:	460c      	mov	r4, r1
 800a956:	461a      	mov	r2, r3
 800a958:	4b2c      	ldr	r3, [pc, #176]	; (800aa0c <UART_SetConfig+0x384>)
 800a95a:	fba3 1302 	umull	r1, r3, r3, r2
 800a95e:	095b      	lsrs	r3, r3, #5
 800a960:	2164      	movs	r1, #100	; 0x64
 800a962:	fb01 f303 	mul.w	r3, r1, r3
 800a966:	1ad3      	subs	r3, r2, r3
 800a968:	00db      	lsls	r3, r3, #3
 800a96a:	3332      	adds	r3, #50	; 0x32
 800a96c:	4a27      	ldr	r2, [pc, #156]	; (800aa0c <UART_SetConfig+0x384>)
 800a96e:	fba2 2303 	umull	r2, r3, r2, r3
 800a972:	095b      	lsrs	r3, r3, #5
 800a974:	005b      	lsls	r3, r3, #1
 800a976:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a97a:	4498      	add	r8, r3
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	461d      	mov	r5, r3
 800a980:	f04f 0600 	mov.w	r6, #0
 800a984:	46a9      	mov	r9, r5
 800a986:	46b2      	mov	sl, r6
 800a988:	eb19 0309 	adds.w	r3, r9, r9
 800a98c:	eb4a 040a 	adc.w	r4, sl, sl
 800a990:	4699      	mov	r9, r3
 800a992:	46a2      	mov	sl, r4
 800a994:	eb19 0905 	adds.w	r9, r9, r5
 800a998:	eb4a 0a06 	adc.w	sl, sl, r6
 800a99c:	f04f 0100 	mov.w	r1, #0
 800a9a0:	f04f 0200 	mov.w	r2, #0
 800a9a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a9a8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a9ac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a9b0:	4689      	mov	r9, r1
 800a9b2:	4692      	mov	sl, r2
 800a9b4:	eb19 0005 	adds.w	r0, r9, r5
 800a9b8:	eb4a 0106 	adc.w	r1, sl, r6
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	685b      	ldr	r3, [r3, #4]
 800a9c0:	461d      	mov	r5, r3
 800a9c2:	f04f 0600 	mov.w	r6, #0
 800a9c6:	196b      	adds	r3, r5, r5
 800a9c8:	eb46 0406 	adc.w	r4, r6, r6
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	4623      	mov	r3, r4
 800a9d0:	f7f6 f952 	bl	8000c78 <__aeabi_uldivmod>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	460c      	mov	r4, r1
 800a9d8:	461a      	mov	r2, r3
 800a9da:	4b0c      	ldr	r3, [pc, #48]	; (800aa0c <UART_SetConfig+0x384>)
 800a9dc:	fba3 1302 	umull	r1, r3, r3, r2
 800a9e0:	095b      	lsrs	r3, r3, #5
 800a9e2:	2164      	movs	r1, #100	; 0x64
 800a9e4:	fb01 f303 	mul.w	r3, r1, r3
 800a9e8:	1ad3      	subs	r3, r2, r3
 800a9ea:	00db      	lsls	r3, r3, #3
 800a9ec:	3332      	adds	r3, #50	; 0x32
 800a9ee:	4a07      	ldr	r2, [pc, #28]	; (800aa0c <UART_SetConfig+0x384>)
 800a9f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a9f4:	095b      	lsrs	r3, r3, #5
 800a9f6:	f003 0207 	and.w	r2, r3, #7
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	4442      	add	r2, r8
 800aa00:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800aa02:	e1b2      	b.n	800ad6a <UART_SetConfig+0x6e2>
 800aa04:	40011000 	.word	0x40011000
 800aa08:	40011400 	.word	0x40011400
 800aa0c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4ad7      	ldr	r2, [pc, #860]	; (800ad74 <UART_SetConfig+0x6ec>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d005      	beq.n	800aa26 <UART_SetConfig+0x39e>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4ad6      	ldr	r2, [pc, #856]	; (800ad78 <UART_SetConfig+0x6f0>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	f040 80d1 	bne.w	800abc8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800aa26:	f7fc fc9b 	bl	8007360 <HAL_RCC_GetPCLK2Freq>
 800aa2a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	469a      	mov	sl, r3
 800aa30:	f04f 0b00 	mov.w	fp, #0
 800aa34:	46d0      	mov	r8, sl
 800aa36:	46d9      	mov	r9, fp
 800aa38:	eb18 0308 	adds.w	r3, r8, r8
 800aa3c:	eb49 0409 	adc.w	r4, r9, r9
 800aa40:	4698      	mov	r8, r3
 800aa42:	46a1      	mov	r9, r4
 800aa44:	eb18 080a 	adds.w	r8, r8, sl
 800aa48:	eb49 090b 	adc.w	r9, r9, fp
 800aa4c:	f04f 0100 	mov.w	r1, #0
 800aa50:	f04f 0200 	mov.w	r2, #0
 800aa54:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800aa58:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800aa5c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800aa60:	4688      	mov	r8, r1
 800aa62:	4691      	mov	r9, r2
 800aa64:	eb1a 0508 	adds.w	r5, sl, r8
 800aa68:	eb4b 0609 	adc.w	r6, fp, r9
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	685b      	ldr	r3, [r3, #4]
 800aa70:	4619      	mov	r1, r3
 800aa72:	f04f 0200 	mov.w	r2, #0
 800aa76:	f04f 0300 	mov.w	r3, #0
 800aa7a:	f04f 0400 	mov.w	r4, #0
 800aa7e:	0094      	lsls	r4, r2, #2
 800aa80:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aa84:	008b      	lsls	r3, r1, #2
 800aa86:	461a      	mov	r2, r3
 800aa88:	4623      	mov	r3, r4
 800aa8a:	4628      	mov	r0, r5
 800aa8c:	4631      	mov	r1, r6
 800aa8e:	f7f6 f8f3 	bl	8000c78 <__aeabi_uldivmod>
 800aa92:	4603      	mov	r3, r0
 800aa94:	460c      	mov	r4, r1
 800aa96:	461a      	mov	r2, r3
 800aa98:	4bb8      	ldr	r3, [pc, #736]	; (800ad7c <UART_SetConfig+0x6f4>)
 800aa9a:	fba3 2302 	umull	r2, r3, r3, r2
 800aa9e:	095b      	lsrs	r3, r3, #5
 800aaa0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	469b      	mov	fp, r3
 800aaa8:	f04f 0c00 	mov.w	ip, #0
 800aaac:	46d9      	mov	r9, fp
 800aaae:	46e2      	mov	sl, ip
 800aab0:	eb19 0309 	adds.w	r3, r9, r9
 800aab4:	eb4a 040a 	adc.w	r4, sl, sl
 800aab8:	4699      	mov	r9, r3
 800aaba:	46a2      	mov	sl, r4
 800aabc:	eb19 090b 	adds.w	r9, r9, fp
 800aac0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aac4:	f04f 0100 	mov.w	r1, #0
 800aac8:	f04f 0200 	mov.w	r2, #0
 800aacc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aad0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aad4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aad8:	4689      	mov	r9, r1
 800aada:	4692      	mov	sl, r2
 800aadc:	eb1b 0509 	adds.w	r5, fp, r9
 800aae0:	eb4c 060a 	adc.w	r6, ip, sl
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	685b      	ldr	r3, [r3, #4]
 800aae8:	4619      	mov	r1, r3
 800aaea:	f04f 0200 	mov.w	r2, #0
 800aaee:	f04f 0300 	mov.w	r3, #0
 800aaf2:	f04f 0400 	mov.w	r4, #0
 800aaf6:	0094      	lsls	r4, r2, #2
 800aaf8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aafc:	008b      	lsls	r3, r1, #2
 800aafe:	461a      	mov	r2, r3
 800ab00:	4623      	mov	r3, r4
 800ab02:	4628      	mov	r0, r5
 800ab04:	4631      	mov	r1, r6
 800ab06:	f7f6 f8b7 	bl	8000c78 <__aeabi_uldivmod>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	460c      	mov	r4, r1
 800ab0e:	461a      	mov	r2, r3
 800ab10:	4b9a      	ldr	r3, [pc, #616]	; (800ad7c <UART_SetConfig+0x6f4>)
 800ab12:	fba3 1302 	umull	r1, r3, r3, r2
 800ab16:	095b      	lsrs	r3, r3, #5
 800ab18:	2164      	movs	r1, #100	; 0x64
 800ab1a:	fb01 f303 	mul.w	r3, r1, r3
 800ab1e:	1ad3      	subs	r3, r2, r3
 800ab20:	011b      	lsls	r3, r3, #4
 800ab22:	3332      	adds	r3, #50	; 0x32
 800ab24:	4a95      	ldr	r2, [pc, #596]	; (800ad7c <UART_SetConfig+0x6f4>)
 800ab26:	fba2 2303 	umull	r2, r3, r2, r3
 800ab2a:	095b      	lsrs	r3, r3, #5
 800ab2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab30:	4498      	add	r8, r3
 800ab32:	68bb      	ldr	r3, [r7, #8]
 800ab34:	469b      	mov	fp, r3
 800ab36:	f04f 0c00 	mov.w	ip, #0
 800ab3a:	46d9      	mov	r9, fp
 800ab3c:	46e2      	mov	sl, ip
 800ab3e:	eb19 0309 	adds.w	r3, r9, r9
 800ab42:	eb4a 040a 	adc.w	r4, sl, sl
 800ab46:	4699      	mov	r9, r3
 800ab48:	46a2      	mov	sl, r4
 800ab4a:	eb19 090b 	adds.w	r9, r9, fp
 800ab4e:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ab52:	f04f 0100 	mov.w	r1, #0
 800ab56:	f04f 0200 	mov.w	r2, #0
 800ab5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ab5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ab62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ab66:	4689      	mov	r9, r1
 800ab68:	4692      	mov	sl, r2
 800ab6a:	eb1b 0509 	adds.w	r5, fp, r9
 800ab6e:	eb4c 060a 	adc.w	r6, ip, sl
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	685b      	ldr	r3, [r3, #4]
 800ab76:	4619      	mov	r1, r3
 800ab78:	f04f 0200 	mov.w	r2, #0
 800ab7c:	f04f 0300 	mov.w	r3, #0
 800ab80:	f04f 0400 	mov.w	r4, #0
 800ab84:	0094      	lsls	r4, r2, #2
 800ab86:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ab8a:	008b      	lsls	r3, r1, #2
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	4623      	mov	r3, r4
 800ab90:	4628      	mov	r0, r5
 800ab92:	4631      	mov	r1, r6
 800ab94:	f7f6 f870 	bl	8000c78 <__aeabi_uldivmod>
 800ab98:	4603      	mov	r3, r0
 800ab9a:	460c      	mov	r4, r1
 800ab9c:	461a      	mov	r2, r3
 800ab9e:	4b77      	ldr	r3, [pc, #476]	; (800ad7c <UART_SetConfig+0x6f4>)
 800aba0:	fba3 1302 	umull	r1, r3, r3, r2
 800aba4:	095b      	lsrs	r3, r3, #5
 800aba6:	2164      	movs	r1, #100	; 0x64
 800aba8:	fb01 f303 	mul.w	r3, r1, r3
 800abac:	1ad3      	subs	r3, r2, r3
 800abae:	011b      	lsls	r3, r3, #4
 800abb0:	3332      	adds	r3, #50	; 0x32
 800abb2:	4a72      	ldr	r2, [pc, #456]	; (800ad7c <UART_SetConfig+0x6f4>)
 800abb4:	fba2 2303 	umull	r2, r3, r2, r3
 800abb8:	095b      	lsrs	r3, r3, #5
 800abba:	f003 020f 	and.w	r2, r3, #15
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	4442      	add	r2, r8
 800abc4:	609a      	str	r2, [r3, #8]
 800abc6:	e0d0      	b.n	800ad6a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800abc8:	f7fc fbb6 	bl	8007338 <HAL_RCC_GetPCLK1Freq>
 800abcc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	469a      	mov	sl, r3
 800abd2:	f04f 0b00 	mov.w	fp, #0
 800abd6:	46d0      	mov	r8, sl
 800abd8:	46d9      	mov	r9, fp
 800abda:	eb18 0308 	adds.w	r3, r8, r8
 800abde:	eb49 0409 	adc.w	r4, r9, r9
 800abe2:	4698      	mov	r8, r3
 800abe4:	46a1      	mov	r9, r4
 800abe6:	eb18 080a 	adds.w	r8, r8, sl
 800abea:	eb49 090b 	adc.w	r9, r9, fp
 800abee:	f04f 0100 	mov.w	r1, #0
 800abf2:	f04f 0200 	mov.w	r2, #0
 800abf6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800abfa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800abfe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ac02:	4688      	mov	r8, r1
 800ac04:	4691      	mov	r9, r2
 800ac06:	eb1a 0508 	adds.w	r5, sl, r8
 800ac0a:	eb4b 0609 	adc.w	r6, fp, r9
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	685b      	ldr	r3, [r3, #4]
 800ac12:	4619      	mov	r1, r3
 800ac14:	f04f 0200 	mov.w	r2, #0
 800ac18:	f04f 0300 	mov.w	r3, #0
 800ac1c:	f04f 0400 	mov.w	r4, #0
 800ac20:	0094      	lsls	r4, r2, #2
 800ac22:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ac26:	008b      	lsls	r3, r1, #2
 800ac28:	461a      	mov	r2, r3
 800ac2a:	4623      	mov	r3, r4
 800ac2c:	4628      	mov	r0, r5
 800ac2e:	4631      	mov	r1, r6
 800ac30:	f7f6 f822 	bl	8000c78 <__aeabi_uldivmod>
 800ac34:	4603      	mov	r3, r0
 800ac36:	460c      	mov	r4, r1
 800ac38:	461a      	mov	r2, r3
 800ac3a:	4b50      	ldr	r3, [pc, #320]	; (800ad7c <UART_SetConfig+0x6f4>)
 800ac3c:	fba3 2302 	umull	r2, r3, r3, r2
 800ac40:	095b      	lsrs	r3, r3, #5
 800ac42:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	469b      	mov	fp, r3
 800ac4a:	f04f 0c00 	mov.w	ip, #0
 800ac4e:	46d9      	mov	r9, fp
 800ac50:	46e2      	mov	sl, ip
 800ac52:	eb19 0309 	adds.w	r3, r9, r9
 800ac56:	eb4a 040a 	adc.w	r4, sl, sl
 800ac5a:	4699      	mov	r9, r3
 800ac5c:	46a2      	mov	sl, r4
 800ac5e:	eb19 090b 	adds.w	r9, r9, fp
 800ac62:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ac66:	f04f 0100 	mov.w	r1, #0
 800ac6a:	f04f 0200 	mov.w	r2, #0
 800ac6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ac76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ac7a:	4689      	mov	r9, r1
 800ac7c:	4692      	mov	sl, r2
 800ac7e:	eb1b 0509 	adds.w	r5, fp, r9
 800ac82:	eb4c 060a 	adc.w	r6, ip, sl
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	685b      	ldr	r3, [r3, #4]
 800ac8a:	4619      	mov	r1, r3
 800ac8c:	f04f 0200 	mov.w	r2, #0
 800ac90:	f04f 0300 	mov.w	r3, #0
 800ac94:	f04f 0400 	mov.w	r4, #0
 800ac98:	0094      	lsls	r4, r2, #2
 800ac9a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ac9e:	008b      	lsls	r3, r1, #2
 800aca0:	461a      	mov	r2, r3
 800aca2:	4623      	mov	r3, r4
 800aca4:	4628      	mov	r0, r5
 800aca6:	4631      	mov	r1, r6
 800aca8:	f7f5 ffe6 	bl	8000c78 <__aeabi_uldivmod>
 800acac:	4603      	mov	r3, r0
 800acae:	460c      	mov	r4, r1
 800acb0:	461a      	mov	r2, r3
 800acb2:	4b32      	ldr	r3, [pc, #200]	; (800ad7c <UART_SetConfig+0x6f4>)
 800acb4:	fba3 1302 	umull	r1, r3, r3, r2
 800acb8:	095b      	lsrs	r3, r3, #5
 800acba:	2164      	movs	r1, #100	; 0x64
 800acbc:	fb01 f303 	mul.w	r3, r1, r3
 800acc0:	1ad3      	subs	r3, r2, r3
 800acc2:	011b      	lsls	r3, r3, #4
 800acc4:	3332      	adds	r3, #50	; 0x32
 800acc6:	4a2d      	ldr	r2, [pc, #180]	; (800ad7c <UART_SetConfig+0x6f4>)
 800acc8:	fba2 2303 	umull	r2, r3, r2, r3
 800accc:	095b      	lsrs	r3, r3, #5
 800acce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800acd2:	4498      	add	r8, r3
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	469b      	mov	fp, r3
 800acd8:	f04f 0c00 	mov.w	ip, #0
 800acdc:	46d9      	mov	r9, fp
 800acde:	46e2      	mov	sl, ip
 800ace0:	eb19 0309 	adds.w	r3, r9, r9
 800ace4:	eb4a 040a 	adc.w	r4, sl, sl
 800ace8:	4699      	mov	r9, r3
 800acea:	46a2      	mov	sl, r4
 800acec:	eb19 090b 	adds.w	r9, r9, fp
 800acf0:	eb4a 0a0c 	adc.w	sl, sl, ip
 800acf4:	f04f 0100 	mov.w	r1, #0
 800acf8:	f04f 0200 	mov.w	r2, #0
 800acfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ad00:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ad04:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ad08:	4689      	mov	r9, r1
 800ad0a:	4692      	mov	sl, r2
 800ad0c:	eb1b 0509 	adds.w	r5, fp, r9
 800ad10:	eb4c 060a 	adc.w	r6, ip, sl
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	4619      	mov	r1, r3
 800ad1a:	f04f 0200 	mov.w	r2, #0
 800ad1e:	f04f 0300 	mov.w	r3, #0
 800ad22:	f04f 0400 	mov.w	r4, #0
 800ad26:	0094      	lsls	r4, r2, #2
 800ad28:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ad2c:	008b      	lsls	r3, r1, #2
 800ad2e:	461a      	mov	r2, r3
 800ad30:	4623      	mov	r3, r4
 800ad32:	4628      	mov	r0, r5
 800ad34:	4631      	mov	r1, r6
 800ad36:	f7f5 ff9f 	bl	8000c78 <__aeabi_uldivmod>
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	460c      	mov	r4, r1
 800ad3e:	461a      	mov	r2, r3
 800ad40:	4b0e      	ldr	r3, [pc, #56]	; (800ad7c <UART_SetConfig+0x6f4>)
 800ad42:	fba3 1302 	umull	r1, r3, r3, r2
 800ad46:	095b      	lsrs	r3, r3, #5
 800ad48:	2164      	movs	r1, #100	; 0x64
 800ad4a:	fb01 f303 	mul.w	r3, r1, r3
 800ad4e:	1ad3      	subs	r3, r2, r3
 800ad50:	011b      	lsls	r3, r3, #4
 800ad52:	3332      	adds	r3, #50	; 0x32
 800ad54:	4a09      	ldr	r2, [pc, #36]	; (800ad7c <UART_SetConfig+0x6f4>)
 800ad56:	fba2 2303 	umull	r2, r3, r2, r3
 800ad5a:	095b      	lsrs	r3, r3, #5
 800ad5c:	f003 020f 	and.w	r2, r3, #15
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4442      	add	r2, r8
 800ad66:	609a      	str	r2, [r3, #8]
}
 800ad68:	e7ff      	b.n	800ad6a <UART_SetConfig+0x6e2>
 800ad6a:	bf00      	nop
 800ad6c:	3714      	adds	r7, #20
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad74:	40011000 	.word	0x40011000
 800ad78:	40011400 	.word	0x40011400
 800ad7c:	51eb851f 	.word	0x51eb851f

0800ad80 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800ad80:	b084      	sub	sp, #16
 800ad82:	b480      	push	{r7}
 800ad84:	b085      	sub	sp, #20
 800ad86:	af00      	add	r7, sp, #0
 800ad88:	6078      	str	r0, [r7, #4]
 800ad8a:	f107 001c 	add.w	r0, r7, #28
 800ad8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ad92:	2300      	movs	r3, #0
 800ad94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800ad96:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800ad98:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800ad9a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800ad9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800ad9e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800ada0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800ada2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800ada4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800ada6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ada8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800adaa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800adac:	68fa      	ldr	r2, [r7, #12]
 800adae:	4313      	orrs	r3, r2
 800adb0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	685b      	ldr	r3, [r3, #4]
 800adb6:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800adba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800adbe:	68fa      	ldr	r2, [r7, #12]
 800adc0:	431a      	orrs	r2, r3
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800adc6:	2300      	movs	r3, #0
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3714      	adds	r7, #20
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	b004      	add	sp, #16
 800add4:	4770      	bx	lr

0800add6 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800add6:	b480      	push	{r7}
 800add8:	b083      	sub	sp, #12
 800adda:	af00      	add	r7, sp, #0
 800addc:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	370c      	adds	r7, #12
 800ade8:	46bd      	mov	sp, r7
 800adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adee:	4770      	bx	lr

0800adf0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800adf0:	b480      	push	{r7}
 800adf2:	b083      	sub	sp, #12
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
 800adf8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	681a      	ldr	r2, [r3, #0]
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	370c      	adds	r7, #12
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae10:	4770      	bx	lr

0800ae12 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800ae12:	b580      	push	{r7, lr}
 800ae14:	b082      	sub	sp, #8
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2203      	movs	r2, #3
 800ae1e:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800ae20:	2002      	movs	r0, #2
 800ae22:	f7fa fd15 	bl	8005850 <HAL_Delay>
  
  return HAL_OK;
 800ae26:	2300      	movs	r3, #0
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3708      	adds	r7, #8
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}

0800ae30 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800ae30:	b480      	push	{r7}
 800ae32:	b083      	sub	sp, #12
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f003 0303 	and.w	r3, r3, #3
}
 800ae40:	4618      	mov	r0, r3
 800ae42:	370c      	adds	r7, #12
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr

0800ae4c <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b085      	sub	sp, #20
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800ae56:	2300      	movs	r3, #0
 800ae58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ae6a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800ae70:	431a      	orrs	r2, r3
                       Command->CPSM);
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800ae76:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800ae78:	68fa      	ldr	r2, [r7, #12]
 800ae7a:	4313      	orrs	r3, r2
 800ae7c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	68db      	ldr	r3, [r3, #12]
 800ae82:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800ae86:	f023 030f 	bic.w	r3, r3, #15
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	431a      	orrs	r2, r3
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3714      	adds	r7, #20
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	691b      	ldr	r3, [r3, #16]
 800aeac:	b2db      	uxtb	r3, r3
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	370c      	adds	r7, #12
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr

0800aeba <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800aeba:	b480      	push	{r7}
 800aebc:	b085      	sub	sp, #20
 800aebe:	af00      	add	r7, sp, #0
 800aec0:	6078      	str	r0, [r7, #4]
 800aec2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	3314      	adds	r3, #20
 800aec8:	461a      	mov	r2, r3
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	4413      	add	r3, r2
 800aece:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
}  
 800aed4:	4618      	mov	r0, r3
 800aed6:	3714      	adds	r7, #20
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr

0800aee0 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800aee0:	b480      	push	{r7}
 800aee2:	b085      	sub	sp, #20
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800aeea:	2300      	movs	r3, #0
 800aeec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	681a      	ldr	r2, [r3, #0]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	685a      	ldr	r2, [r3, #4]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800af06:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800af0c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800af12:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800af14:	68fa      	ldr	r2, [r7, #12]
 800af16:	4313      	orrs	r3, r2
 800af18:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af1e:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	431a      	orrs	r2, r3
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800af2a:	2300      	movs	r3, #0

}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3714      	adds	r7, #20
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr

0800af38 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b088      	sub	sp, #32
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800af42:	683b      	ldr	r3, [r7, #0]
 800af44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800af46:	2310      	movs	r3, #16
 800af48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af4a:	2340      	movs	r3, #64	; 0x40
 800af4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af4e:	2300      	movs	r3, #0
 800af50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af56:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af58:	f107 0308 	add.w	r3, r7, #8
 800af5c:	4619      	mov	r1, r3
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f7ff ff74 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800af64:	f241 3288 	movw	r2, #5000	; 0x1388
 800af68:	2110      	movs	r1, #16
 800af6a:	6878      	ldr	r0, [r7, #4]
 800af6c:	f000 f9fe 	bl	800b36c <SDMMC_GetCmdResp1>
 800af70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af72:	69fb      	ldr	r3, [r7, #28]
}
 800af74:	4618      	mov	r0, r3
 800af76:	3720      	adds	r7, #32
 800af78:	46bd      	mov	sp, r7
 800af7a:	bd80      	pop	{r7, pc}

0800af7c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b088      	sub	sp, #32
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
 800af84:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800af8a:	2311      	movs	r3, #17
 800af8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800af8e:	2340      	movs	r3, #64	; 0x40
 800af90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800af92:	2300      	movs	r3, #0
 800af94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800af96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800af9c:	f107 0308 	add.w	r3, r7, #8
 800afa0:	4619      	mov	r1, r3
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f7ff ff52 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800afa8:	f241 3288 	movw	r2, #5000	; 0x1388
 800afac:	2111      	movs	r1, #17
 800afae:	6878      	ldr	r0, [r7, #4]
 800afb0:	f000 f9dc 	bl	800b36c <SDMMC_GetCmdResp1>
 800afb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800afb6:	69fb      	ldr	r3, [r7, #28]
}
 800afb8:	4618      	mov	r0, r3
 800afba:	3720      	adds	r7, #32
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}

0800afc0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b088      	sub	sp, #32
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	6078      	str	r0, [r7, #4]
 800afc8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800afca:	683b      	ldr	r3, [r7, #0]
 800afcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800afce:	2312      	movs	r3, #18
 800afd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800afd2:	2340      	movs	r3, #64	; 0x40
 800afd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800afd6:	2300      	movs	r3, #0
 800afd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800afda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800afde:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800afe0:	f107 0308 	add.w	r3, r7, #8
 800afe4:	4619      	mov	r1, r3
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f7ff ff30 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800afec:	f241 3288 	movw	r2, #5000	; 0x1388
 800aff0:	2112      	movs	r1, #18
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 f9ba 	bl	800b36c <SDMMC_GetCmdResp1>
 800aff8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800affa:	69fb      	ldr	r3, [r7, #28]
}
 800affc:	4618      	mov	r0, r3
 800affe:	3720      	adds	r7, #32
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}

0800b004 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b088      	sub	sp, #32
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b012:	2318      	movs	r3, #24
 800b014:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b016:	2340      	movs	r3, #64	; 0x40
 800b018:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b01a:	2300      	movs	r3, #0
 800b01c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b01e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b022:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b024:	f107 0308 	add.w	r3, r7, #8
 800b028:	4619      	mov	r1, r3
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	f7ff ff0e 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800b030:	f241 3288 	movw	r2, #5000	; 0x1388
 800b034:	2118      	movs	r1, #24
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 f998 	bl	800b36c <SDMMC_GetCmdResp1>
 800b03c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b03e:	69fb      	ldr	r3, [r7, #28]
}
 800b040:	4618      	mov	r0, r3
 800b042:	3720      	adds	r7, #32
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}

0800b048 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b088      	sub	sp, #32
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
 800b050:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b056:	2319      	movs	r3, #25
 800b058:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b05a:	2340      	movs	r3, #64	; 0x40
 800b05c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b05e:	2300      	movs	r3, #0
 800b060:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b066:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b068:	f107 0308 	add.w	r3, r7, #8
 800b06c:	4619      	mov	r1, r3
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f7ff feec 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800b074:	f241 3288 	movw	r2, #5000	; 0x1388
 800b078:	2119      	movs	r1, #25
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	f000 f976 	bl	800b36c <SDMMC_GetCmdResp1>
 800b080:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b082:	69fb      	ldr	r3, [r7, #28]
}
 800b084:	4618      	mov	r0, r3
 800b086:	3720      	adds	r7, #32
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b088      	sub	sp, #32
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b094:	2300      	movs	r3, #0
 800b096:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b098:	230c      	movs	r3, #12
 800b09a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b09c:	2340      	movs	r3, #64	; 0x40
 800b09e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0aa:	f107 0308 	add.w	r3, r7, #8
 800b0ae:	4619      	mov	r1, r3
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f7ff fecb 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800b0b6:	4a05      	ldr	r2, [pc, #20]	; (800b0cc <SDMMC_CmdStopTransfer+0x40>)
 800b0b8:	210c      	movs	r1, #12
 800b0ba:	6878      	ldr	r0, [r7, #4]
 800b0bc:	f000 f956 	bl	800b36c <SDMMC_GetCmdResp1>
 800b0c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b0c2:	69fb      	ldr	r3, [r7, #28]
}
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	3720      	adds	r7, #32
 800b0c8:	46bd      	mov	sp, r7
 800b0ca:	bd80      	pop	{r7, pc}
 800b0cc:	05f5e100 	.word	0x05f5e100

0800b0d0 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b08a      	sub	sp, #40	; 0x28
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b0e0:	2307      	movs	r3, #7
 800b0e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b0e4:	2340      	movs	r3, #64	; 0x40
 800b0e6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b0ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b0f0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b0f2:	f107 0310 	add.w	r3, r7, #16
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	68f8      	ldr	r0, [r7, #12]
 800b0fa:	f7ff fea7 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800b0fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800b102:	2107      	movs	r1, #7
 800b104:	68f8      	ldr	r0, [r7, #12]
 800b106:	f000 f931 	bl	800b36c <SDMMC_GetCmdResp1>
 800b10a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3728      	adds	r7, #40	; 0x28
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}

0800b116 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800b116:	b580      	push	{r7, lr}
 800b118:	b088      	sub	sp, #32
 800b11a:	af00      	add	r7, sp, #0
 800b11c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b11e:	2300      	movs	r3, #0
 800b120:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b122:	2300      	movs	r3, #0
 800b124:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800b126:	2300      	movs	r3, #0
 800b128:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b12a:	2300      	movs	r3, #0
 800b12c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b12e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b132:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b134:	f107 0308 	add.w	r3, r7, #8
 800b138:	4619      	mov	r1, r3
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f7ff fe86 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f000 f8eb 	bl	800b31c <SDMMC_GetCmdError>
 800b146:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b148:	69fb      	ldr	r3, [r7, #28]
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3720      	adds	r7, #32
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}

0800b152 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800b152:	b580      	push	{r7, lr}
 800b154:	b088      	sub	sp, #32
 800b156:	af00      	add	r7, sp, #0
 800b158:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b15a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b15e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b160:	2308      	movs	r3, #8
 800b162:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b164:	2340      	movs	r3, #64	; 0x40
 800b166:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b168:	2300      	movs	r3, #0
 800b16a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b16c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b170:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b172:	f107 0308 	add.w	r3, r7, #8
 800b176:	4619      	mov	r1, r3
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f7ff fe67 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 fad4 	bl	800b72c <SDMMC_GetCmdResp7>
 800b184:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b186:	69fb      	ldr	r3, [r7, #28]
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3720      	adds	r7, #32
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}

0800b190 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b088      	sub	sp, #32
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
 800b198:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b19e:	2337      	movs	r3, #55	; 0x37
 800b1a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1a2:	2340      	movs	r3, #64	; 0x40
 800b1a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1b0:	f107 0308 	add.w	r3, r7, #8
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f7ff fe48 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800b1bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1c0:	2137      	movs	r1, #55	; 0x37
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 f8d2 	bl	800b36c <SDMMC_GetCmdResp1>
 800b1c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b1ca:	69fb      	ldr	r3, [r7, #28]
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	3720      	adds	r7, #32
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	bd80      	pop	{r7, pc}

0800b1d4 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b088      	sub	sp, #32
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
 800b1dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b1e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b1e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b1ea:	2329      	movs	r3, #41	; 0x29
 800b1ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b1ee:	2340      	movs	r3, #64	; 0x40
 800b1f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b1f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b1fc:	f107 0308 	add.w	r3, r7, #8
 800b200:	4619      	mov	r1, r3
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f7ff fe22 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800b208:	6878      	ldr	r0, [r7, #4]
 800b20a:	f000 f9e1 	bl	800b5d0 <SDMMC_GetCmdResp3>
 800b20e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b210:	69fb      	ldr	r3, [r7, #28]
}
 800b212:	4618      	mov	r0, r3
 800b214:	3720      	adds	r7, #32
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b088      	sub	sp, #32
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b222:	2300      	movs	r3, #0
 800b224:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b226:	2302      	movs	r3, #2
 800b228:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b22a:	23c0      	movs	r3, #192	; 0xc0
 800b22c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b22e:	2300      	movs	r3, #0
 800b230:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b236:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b238:	f107 0308 	add.w	r3, r7, #8
 800b23c:	4619      	mov	r1, r3
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f7ff fe04 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f000 f97d 	bl	800b544 <SDMMC_GetCmdResp2>
 800b24a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b24c:	69fb      	ldr	r3, [r7, #28]
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3720      	adds	r7, #32
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}

0800b256 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b256:	b580      	push	{r7, lr}
 800b258:	b088      	sub	sp, #32
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
 800b25e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800b264:	2309      	movs	r3, #9
 800b266:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800b268:	23c0      	movs	r3, #192	; 0xc0
 800b26a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b26c:	2300      	movs	r3, #0
 800b26e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b270:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b274:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b276:	f107 0308 	add.w	r3, r7, #8
 800b27a:	4619      	mov	r1, r3
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f7ff fde5 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f000 f95e 	bl	800b544 <SDMMC_GetCmdResp2>
 800b288:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b28a:	69fb      	ldr	r3, [r7, #28]
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3720      	adds	r7, #32
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b088      	sub	sp, #32
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
 800b29c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800b2a2:	2303      	movs	r3, #3
 800b2a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2a6:	2340      	movs	r3, #64	; 0x40
 800b2a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2b4:	f107 0308 	add.w	r3, r7, #8
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f7ff fdc6 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800b2c0:	683a      	ldr	r2, [r7, #0]
 800b2c2:	2103      	movs	r1, #3
 800b2c4:	6878      	ldr	r0, [r7, #4]
 800b2c6:	f000 f9bd 	bl	800b644 <SDMMC_GetCmdResp6>
 800b2ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b2cc:	69fb      	ldr	r3, [r7, #28]
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3720      	adds	r7, #32
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b088      	sub	sp, #32
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
 800b2de:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800b2e4:	230d      	movs	r3, #13
 800b2e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800b2e8:	2340      	movs	r3, #64	; 0x40
 800b2ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800b2f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800b2f6:	f107 0308 	add.w	r3, r7, #8
 800b2fa:	4619      	mov	r1, r3
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f7ff fda5 	bl	800ae4c <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800b302:	f241 3288 	movw	r2, #5000	; 0x1388
 800b306:	210d      	movs	r1, #13
 800b308:	6878      	ldr	r0, [r7, #4]
 800b30a:	f000 f82f 	bl	800b36c <SDMMC_GetCmdResp1>
 800b30e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b310:	69fb      	ldr	r3, [r7, #28]
}
 800b312:	4618      	mov	r0, r3
 800b314:	3720      	adds	r7, #32
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
	...

0800b31c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800b31c:	b490      	push	{r4, r7}
 800b31e:	b082      	sub	sp, #8
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b324:	4b0f      	ldr	r3, [pc, #60]	; (800b364 <SDMMC_GetCmdError+0x48>)
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	4a0f      	ldr	r2, [pc, #60]	; (800b368 <SDMMC_GetCmdError+0x4c>)
 800b32a:	fba2 2303 	umull	r2, r3, r2, r3
 800b32e:	0a5b      	lsrs	r3, r3, #9
 800b330:	f241 3288 	movw	r2, #5000	; 0x1388
 800b334:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b338:	4623      	mov	r3, r4
 800b33a:	1e5c      	subs	r4, r3, #1
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d102      	bne.n	800b346 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b340:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b344:	e009      	b.n	800b35a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b34a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d0f2      	beq.n	800b338 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	22c5      	movs	r2, #197	; 0xc5
 800b356:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800b358:	2300      	movs	r3, #0
}
 800b35a:	4618      	mov	r0, r3
 800b35c:	3708      	adds	r7, #8
 800b35e:	46bd      	mov	sp, r7
 800b360:	bc90      	pop	{r4, r7}
 800b362:	4770      	bx	lr
 800b364:	20000058 	.word	0x20000058
 800b368:	10624dd3 	.word	0x10624dd3

0800b36c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800b36c:	b590      	push	{r4, r7, lr}
 800b36e:	b087      	sub	sp, #28
 800b370:	af00      	add	r7, sp, #0
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	460b      	mov	r3, r1
 800b376:	607a      	str	r2, [r7, #4]
 800b378:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800b37a:	4b6f      	ldr	r3, [pc, #444]	; (800b538 <SDMMC_GetCmdResp1+0x1cc>)
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	4a6f      	ldr	r2, [pc, #444]	; (800b53c <SDMMC_GetCmdResp1+0x1d0>)
 800b380:	fba2 2303 	umull	r2, r3, r2, r3
 800b384:	0a5b      	lsrs	r3, r3, #9
 800b386:	687a      	ldr	r2, [r7, #4]
 800b388:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b38c:	4623      	mov	r3, r4
 800b38e:	1e5c      	subs	r4, r3, #1
 800b390:	2b00      	cmp	r3, #0
 800b392:	d102      	bne.n	800b39a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b394:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b398:	e0c9      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b39e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b3a0:	697b      	ldr	r3, [r7, #20]
 800b3a2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d0f0      	beq.n	800b38c <SDMMC_GetCmdResp1+0x20>
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d1eb      	bne.n	800b38c <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3b8:	f003 0304 	and.w	r3, r3, #4
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d004      	beq.n	800b3ca <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2204      	movs	r2, #4
 800b3c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b3c6:	2304      	movs	r3, #4
 800b3c8:	e0b1      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3ce:	f003 0301 	and.w	r3, r3, #1
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d004      	beq.n	800b3e0 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2201      	movs	r2, #1
 800b3da:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b3dc:	2301      	movs	r3, #1
 800b3de:	e0a6      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	22c5      	movs	r2, #197	; 0xc5
 800b3e4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b3e6:	68f8      	ldr	r0, [r7, #12]
 800b3e8:	f7ff fd5a 	bl	800aea0 <SDIO_GetCommandResponse>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	7afb      	ldrb	r3, [r7, #11]
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d001      	beq.n	800b3fa <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b3f6:	2301      	movs	r3, #1
 800b3f8:	e099      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b3fa:	2100      	movs	r1, #0
 800b3fc:	68f8      	ldr	r0, [r7, #12]
 800b3fe:	f7ff fd5c 	bl	800aeba <SDIO_GetResponse>
 800b402:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b404:	693a      	ldr	r2, [r7, #16]
 800b406:	4b4e      	ldr	r3, [pc, #312]	; (800b540 <SDMMC_GetCmdResp1+0x1d4>)
 800b408:	4013      	ands	r3, r2
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d101      	bne.n	800b412 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800b40e:	2300      	movs	r3, #0
 800b410:	e08d      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	2b00      	cmp	r3, #0
 800b416:	da02      	bge.n	800b41e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b418:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b41c:	e087      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b424:	2b00      	cmp	r3, #0
 800b426:	d001      	beq.n	800b42c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b428:	2340      	movs	r3, #64	; 0x40
 800b42a:	e080      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b42c:	693b      	ldr	r3, [r7, #16]
 800b42e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b432:	2b00      	cmp	r3, #0
 800b434:	d001      	beq.n	800b43a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b436:	2380      	movs	r3, #128	; 0x80
 800b438:	e079      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b43a:	693b      	ldr	r3, [r7, #16]
 800b43c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b440:	2b00      	cmp	r3, #0
 800b442:	d002      	beq.n	800b44a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b444:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b448:	e071      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b450:	2b00      	cmp	r3, #0
 800b452:	d002      	beq.n	800b45a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b454:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b458:	e069      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b45a:	693b      	ldr	r3, [r7, #16]
 800b45c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b460:	2b00      	cmp	r3, #0
 800b462:	d002      	beq.n	800b46a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b464:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b468:	e061      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b46a:	693b      	ldr	r3, [r7, #16]
 800b46c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b470:	2b00      	cmp	r3, #0
 800b472:	d002      	beq.n	800b47a <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b474:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b478:	e059      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b480:	2b00      	cmp	r3, #0
 800b482:	d002      	beq.n	800b48a <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b488:	e051      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b490:	2b00      	cmp	r3, #0
 800b492:	d002      	beq.n	800b49a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b494:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b498:	e049      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b49a:	693b      	ldr	r3, [r7, #16]
 800b49c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d002      	beq.n	800b4aa <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b4a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b4a8:	e041      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d002      	beq.n	800b4ba <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800b4b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b4b8:	e039      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d002      	beq.n	800b4ca <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b4c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b4c8:	e031      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b4ca:	693b      	ldr	r3, [r7, #16]
 800b4cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d002      	beq.n	800b4da <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b4d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b4d8:	e029      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d002      	beq.n	800b4ea <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b4e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b4e8:	e021      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d002      	beq.n	800b4fa <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b4f4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b4f8:	e019      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b500:	2b00      	cmp	r3, #0
 800b502:	d002      	beq.n	800b50a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b504:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b508:	e011      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b510:	2b00      	cmp	r3, #0
 800b512:	d002      	beq.n	800b51a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b514:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b518:	e009      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b51a:	693b      	ldr	r3, [r7, #16]
 800b51c:	f003 0308 	and.w	r3, r3, #8
 800b520:	2b00      	cmp	r3, #0
 800b522:	d002      	beq.n	800b52a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b524:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b528:	e001      	b.n	800b52e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b52a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b52e:	4618      	mov	r0, r3
 800b530:	371c      	adds	r7, #28
 800b532:	46bd      	mov	sp, r7
 800b534:	bd90      	pop	{r4, r7, pc}
 800b536:	bf00      	nop
 800b538:	20000058 	.word	0x20000058
 800b53c:	10624dd3 	.word	0x10624dd3
 800b540:	fdffe008 	.word	0xfdffe008

0800b544 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b544:	b490      	push	{r4, r7}
 800b546:	b084      	sub	sp, #16
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b54c:	4b1e      	ldr	r3, [pc, #120]	; (800b5c8 <SDMMC_GetCmdResp2+0x84>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	4a1e      	ldr	r2, [pc, #120]	; (800b5cc <SDMMC_GetCmdResp2+0x88>)
 800b552:	fba2 2303 	umull	r2, r3, r2, r3
 800b556:	0a5b      	lsrs	r3, r3, #9
 800b558:	f241 3288 	movw	r2, #5000	; 0x1388
 800b55c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b560:	4623      	mov	r3, r4
 800b562:	1e5c      	subs	r4, r3, #1
 800b564:	2b00      	cmp	r3, #0
 800b566:	d102      	bne.n	800b56e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b568:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b56c:	e026      	b.n	800b5bc <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b572:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d0f0      	beq.n	800b560 <SDMMC_GetCmdResp2+0x1c>
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b584:	2b00      	cmp	r3, #0
 800b586:	d1eb      	bne.n	800b560 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b58c:	f003 0304 	and.w	r3, r3, #4
 800b590:	2b00      	cmp	r3, #0
 800b592:	d004      	beq.n	800b59e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2204      	movs	r2, #4
 800b598:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b59a:	2304      	movs	r3, #4
 800b59c:	e00e      	b.n	800b5bc <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5a2:	f003 0301 	and.w	r3, r3, #1
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d004      	beq.n	800b5b4 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2201      	movs	r2, #1
 800b5ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	e003      	b.n	800b5bc <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	22c5      	movs	r2, #197	; 0xc5
 800b5b8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b5ba:	2300      	movs	r3, #0
}
 800b5bc:	4618      	mov	r0, r3
 800b5be:	3710      	adds	r7, #16
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bc90      	pop	{r4, r7}
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	20000058 	.word	0x20000058
 800b5cc:	10624dd3 	.word	0x10624dd3

0800b5d0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b5d0:	b490      	push	{r4, r7}
 800b5d2:	b084      	sub	sp, #16
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b5d8:	4b18      	ldr	r3, [pc, #96]	; (800b63c <SDMMC_GetCmdResp3+0x6c>)
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	4a18      	ldr	r2, [pc, #96]	; (800b640 <SDMMC_GetCmdResp3+0x70>)
 800b5de:	fba2 2303 	umull	r2, r3, r2, r3
 800b5e2:	0a5b      	lsrs	r3, r3, #9
 800b5e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5e8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b5ec:	4623      	mov	r3, r4
 800b5ee:	1e5c      	subs	r4, r3, #1
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d102      	bne.n	800b5fa <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b5f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b5f8:	e01b      	b.n	800b632 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5fe:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b606:	2b00      	cmp	r3, #0
 800b608:	d0f0      	beq.n	800b5ec <SDMMC_GetCmdResp3+0x1c>
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b610:	2b00      	cmp	r3, #0
 800b612:	d1eb      	bne.n	800b5ec <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b618:	f003 0304 	and.w	r3, r3, #4
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d004      	beq.n	800b62a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2204      	movs	r2, #4
 800b624:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b626:	2304      	movs	r3, #4
 800b628:	e003      	b.n	800b632 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	22c5      	movs	r2, #197	; 0xc5
 800b62e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b630:	2300      	movs	r3, #0
}
 800b632:	4618      	mov	r0, r3
 800b634:	3710      	adds	r7, #16
 800b636:	46bd      	mov	sp, r7
 800b638:	bc90      	pop	{r4, r7}
 800b63a:	4770      	bx	lr
 800b63c:	20000058 	.word	0x20000058
 800b640:	10624dd3 	.word	0x10624dd3

0800b644 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b644:	b590      	push	{r4, r7, lr}
 800b646:	b087      	sub	sp, #28
 800b648:	af00      	add	r7, sp, #0
 800b64a:	60f8      	str	r0, [r7, #12]
 800b64c:	460b      	mov	r3, r1
 800b64e:	607a      	str	r2, [r7, #4]
 800b650:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b652:	4b34      	ldr	r3, [pc, #208]	; (800b724 <SDMMC_GetCmdResp6+0xe0>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4a34      	ldr	r2, [pc, #208]	; (800b728 <SDMMC_GetCmdResp6+0xe4>)
 800b658:	fba2 2303 	umull	r2, r3, r2, r3
 800b65c:	0a5b      	lsrs	r3, r3, #9
 800b65e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b662:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b666:	4623      	mov	r3, r4
 800b668:	1e5c      	subs	r4, r3, #1
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d102      	bne.n	800b674 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b66e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b672:	e052      	b.n	800b71a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b678:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b67a:	697b      	ldr	r3, [r7, #20]
 800b67c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b680:	2b00      	cmp	r3, #0
 800b682:	d0f0      	beq.n	800b666 <SDMMC_GetCmdResp6+0x22>
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1eb      	bne.n	800b666 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b692:	f003 0304 	and.w	r3, r3, #4
 800b696:	2b00      	cmp	r3, #0
 800b698:	d004      	beq.n	800b6a4 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2204      	movs	r2, #4
 800b69e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b6a0:	2304      	movs	r3, #4
 800b6a2:	e03a      	b.n	800b71a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6a8:	f003 0301 	and.w	r3, r3, #1
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d004      	beq.n	800b6ba <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	e02f      	b.n	800b71a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b6ba:	68f8      	ldr	r0, [r7, #12]
 800b6bc:	f7ff fbf0 	bl	800aea0 <SDIO_GetCommandResponse>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	7afb      	ldrb	r3, [r7, #11]
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d001      	beq.n	800b6ce <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	e025      	b.n	800b71a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	22c5      	movs	r2, #197	; 0xc5
 800b6d2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b6d4:	2100      	movs	r1, #0
 800b6d6:	68f8      	ldr	r0, [r7, #12]
 800b6d8:	f7ff fbef 	bl	800aeba <SDIO_GetResponse>
 800b6dc:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d106      	bne.n	800b6f6 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b6e8:	693b      	ldr	r3, [r7, #16]
 800b6ea:	0c1b      	lsrs	r3, r3, #16
 800b6ec:	b29a      	uxth	r2, r3
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	e011      	b.n	800b71a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d002      	beq.n	800b706 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b700:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b704:	e009      	b.n	800b71a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d002      	beq.n	800b716 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b714:	e001      	b.n	800b71a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b716:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	371c      	adds	r7, #28
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd90      	pop	{r4, r7, pc}
 800b722:	bf00      	nop
 800b724:	20000058 	.word	0x20000058
 800b728:	10624dd3 	.word	0x10624dd3

0800b72c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b72c:	b490      	push	{r4, r7}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b734:	4b21      	ldr	r3, [pc, #132]	; (800b7bc <SDMMC_GetCmdResp7+0x90>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4a21      	ldr	r2, [pc, #132]	; (800b7c0 <SDMMC_GetCmdResp7+0x94>)
 800b73a:	fba2 2303 	umull	r2, r3, r2, r3
 800b73e:	0a5b      	lsrs	r3, r3, #9
 800b740:	f241 3288 	movw	r2, #5000	; 0x1388
 800b744:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b748:	4623      	mov	r3, r4
 800b74a:	1e5c      	subs	r4, r3, #1
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d102      	bne.n	800b756 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b750:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b754:	e02c      	b.n	800b7b0 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b75a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b762:	2b00      	cmp	r3, #0
 800b764:	d0f0      	beq.n	800b748 <SDMMC_GetCmdResp7+0x1c>
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d1eb      	bne.n	800b748 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b774:	f003 0304 	and.w	r3, r3, #4
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d004      	beq.n	800b786 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2204      	movs	r2, #4
 800b780:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b782:	2304      	movs	r3, #4
 800b784:	e014      	b.n	800b7b0 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b78a:	f003 0301 	and.w	r3, r3, #1
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d004      	beq.n	800b79c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2201      	movs	r2, #1
 800b796:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b798:	2301      	movs	r3, #1
 800b79a:	e009      	b.n	800b7b0 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d002      	beq.n	800b7ae <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2240      	movs	r2, #64	; 0x40
 800b7ac:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b7ae:	2300      	movs	r3, #0
  
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3710      	adds	r7, #16
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bc90      	pop	{r4, r7}
 800b7b8:	4770      	bx	lr
 800b7ba:	bf00      	nop
 800b7bc:	20000058 	.word	0x20000058
 800b7c0:	10624dd3 	.word	0x10624dd3

0800b7c4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b7c8:	4904      	ldr	r1, [pc, #16]	; (800b7dc <MX_FATFS_Init+0x18>)
 800b7ca:	4805      	ldr	r0, [pc, #20]	; (800b7e0 <MX_FATFS_Init+0x1c>)
 800b7cc:	f003 f816 	bl	800e7fc <FATFS_LinkDriver>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	461a      	mov	r2, r3
 800b7d4:	4b03      	ldr	r3, [pc, #12]	; (800b7e4 <MX_FATFS_Init+0x20>)
 800b7d6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b7d8:	bf00      	nop
 800b7da:	bd80      	pop	{r7, pc}
 800b7dc:	20003118 	.word	0x20003118
 800b7e0:	0800f9b8 	.word	0x0800f9b8
 800b7e4:	20003114 	.word	0x20003114

0800b7e8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b7ec:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f6:	4770      	bx	lr

0800b7f8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b082      	sub	sp, #8
 800b7fc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b7fe:	2300      	movs	r3, #0
 800b800:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b802:	f000 f89e 	bl	800b942 <BSP_SD_IsDetected>
 800b806:	4603      	mov	r3, r0
 800b808:	2b01      	cmp	r3, #1
 800b80a:	d001      	beq.n	800b810 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b80c:	2301      	movs	r3, #1
 800b80e:	e005      	b.n	800b81c <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b810:	4804      	ldr	r0, [pc, #16]	; (800b824 <BSP_SD_Init+0x2c>)
 800b812:	f7fc fcfb 	bl	800820c <HAL_SD_Init>
 800b816:	4603      	mov	r3, r0
 800b818:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800b81a:	79fb      	ldrb	r3, [r7, #7]
}
 800b81c:	4618      	mov	r0, r3
 800b81e:	3708      	adds	r7, #8
 800b820:	46bd      	mov	sp, r7
 800b822:	bd80      	pop	{r7, pc}
 800b824:	20002f40 	.word	0x20002f40

0800b828 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b088      	sub	sp, #32
 800b82c:	af02      	add	r7, sp, #8
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	607a      	str	r2, [r7, #4]
 800b834:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b836:	2300      	movs	r3, #0
 800b838:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	9300      	str	r3, [sp, #0]
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	68ba      	ldr	r2, [r7, #8]
 800b842:	68f9      	ldr	r1, [r7, #12]
 800b844:	4806      	ldr	r0, [pc, #24]	; (800b860 <BSP_SD_ReadBlocks+0x38>)
 800b846:	f7fc fd71 	bl	800832c <HAL_SD_ReadBlocks>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d001      	beq.n	800b854 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b850:	2301      	movs	r3, #1
 800b852:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b854:	7dfb      	ldrb	r3, [r7, #23]
}
 800b856:	4618      	mov	r0, r3
 800b858:	3718      	adds	r7, #24
 800b85a:	46bd      	mov	sp, r7
 800b85c:	bd80      	pop	{r7, pc}
 800b85e:	bf00      	nop
 800b860:	20002f40 	.word	0x20002f40

0800b864 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b088      	sub	sp, #32
 800b868:	af02      	add	r7, sp, #8
 800b86a:	60f8      	str	r0, [r7, #12]
 800b86c:	60b9      	str	r1, [r7, #8]
 800b86e:	607a      	str	r2, [r7, #4]
 800b870:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b872:	2300      	movs	r3, #0
 800b874:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	9300      	str	r3, [sp, #0]
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	68ba      	ldr	r2, [r7, #8]
 800b87e:	68f9      	ldr	r1, [r7, #12]
 800b880:	4806      	ldr	r0, [pc, #24]	; (800b89c <BSP_SD_WriteBlocks+0x38>)
 800b882:	f7fc ff4b 	bl	800871c <HAL_SD_WriteBlocks>
 800b886:	4603      	mov	r3, r0
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d001      	beq.n	800b890 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b88c:	2301      	movs	r3, #1
 800b88e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b890:	7dfb      	ldrb	r3, [r7, #23]
}
 800b892:	4618      	mov	r0, r3
 800b894:	3718      	adds	r7, #24
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}
 800b89a:	bf00      	nop
 800b89c:	20002f40 	.word	0x20002f40

0800b8a0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b8a4:	4805      	ldr	r0, [pc, #20]	; (800b8bc <BSP_SD_GetCardState+0x1c>)
 800b8a6:	f7fd fc29 	bl	80090fc <HAL_SD_GetCardState>
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	2b04      	cmp	r3, #4
 800b8ae:	bf14      	ite	ne
 800b8b0:	2301      	movne	r3, #1
 800b8b2:	2300      	moveq	r3, #0
 800b8b4:	b2db      	uxtb	r3, r3
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	bd80      	pop	{r7, pc}
 800b8ba:	bf00      	nop
 800b8bc:	20002f40 	.word	0x20002f40

0800b8c0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b8c8:	6879      	ldr	r1, [r7, #4]
 800b8ca:	4803      	ldr	r0, [pc, #12]	; (800b8d8 <BSP_SD_GetCardInfo+0x18>)
 800b8cc:	f7fd fbea 	bl	80090a4 <HAL_SD_GetCardInfo>
}
 800b8d0:	bf00      	nop
 800b8d2:	3708      	adds	r7, #8
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}
 800b8d8:	20002f40 	.word	0x20002f40

0800b8dc <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b8e4:	f000 f818 	bl	800b918 <BSP_SD_AbortCallback>
}
 800b8e8:	bf00      	nop
 800b8ea:	3708      	adds	r7, #8
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b082      	sub	sp, #8
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b8f8:	f000 f815 	bl	800b926 <BSP_SD_WriteCpltCallback>
}
 800b8fc:	bf00      	nop
 800b8fe:	3708      	adds	r7, #8
 800b900:	46bd      	mov	sp, r7
 800b902:	bd80      	pop	{r7, pc}

0800b904 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b082      	sub	sp, #8
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b90c:	f000 f812 	bl	800b934 <BSP_SD_ReadCpltCallback>
}
 800b910:	bf00      	nop
 800b912:	3708      	adds	r7, #8
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b918:	b480      	push	{r7}
 800b91a:	af00      	add	r7, sp, #0

}
 800b91c:	bf00      	nop
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr

0800b926 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800b926:	b480      	push	{r7}
 800b928:	af00      	add	r7, sp, #0

}
 800b92a:	bf00      	nop
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr

0800b934 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800b934:	b480      	push	{r7}
 800b936:	af00      	add	r7, sp, #0

}
 800b938:	bf00      	nop
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr

0800b942 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b942:	b480      	push	{r7}
 800b944:	b083      	sub	sp, #12
 800b946:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b948:	2301      	movs	r3, #1
 800b94a:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800b94c:	79fb      	ldrb	r3, [r7, #7]
 800b94e:	b2db      	uxtb	r3, r3
}
 800b950:	4618      	mov	r0, r3
 800b952:	370c      	adds	r7, #12
 800b954:	46bd      	mov	sp, r7
 800b956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95a:	4770      	bx	lr

0800b95c <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	4603      	mov	r3, r0
 800b964:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b966:	4b0b      	ldr	r3, [pc, #44]	; (800b994 <SD_CheckStatus+0x38>)
 800b968:	2201      	movs	r2, #1
 800b96a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b96c:	f7ff ff98 	bl	800b8a0 <BSP_SD_GetCardState>
 800b970:	4603      	mov	r3, r0
 800b972:	2b00      	cmp	r3, #0
 800b974:	d107      	bne.n	800b986 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b976:	4b07      	ldr	r3, [pc, #28]	; (800b994 <SD_CheckStatus+0x38>)
 800b978:	781b      	ldrb	r3, [r3, #0]
 800b97a:	b2db      	uxtb	r3, r3
 800b97c:	f023 0301 	bic.w	r3, r3, #1
 800b980:	b2da      	uxtb	r2, r3
 800b982:	4b04      	ldr	r3, [pc, #16]	; (800b994 <SD_CheckStatus+0x38>)
 800b984:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b986:	4b03      	ldr	r3, [pc, #12]	; (800b994 <SD_CheckStatus+0x38>)
 800b988:	781b      	ldrb	r3, [r3, #0]
 800b98a:	b2db      	uxtb	r3, r3
}
 800b98c:	4618      	mov	r0, r3
 800b98e:	3708      	adds	r7, #8
 800b990:	46bd      	mov	sp, r7
 800b992:	bd80      	pop	{r7, pc}
 800b994:	20000061 	.word	0x20000061

0800b998 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b082      	sub	sp, #8
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	4603      	mov	r3, r0
 800b9a0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b9a2:	4b0b      	ldr	r3, [pc, #44]	; (800b9d0 <SD_initialize+0x38>)
 800b9a4:	2201      	movs	r2, #1
 800b9a6:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b9a8:	f7ff ff26 	bl	800b7f8 <BSP_SD_Init>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d107      	bne.n	800b9c2 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800b9b2:	79fb      	ldrb	r3, [r7, #7]
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	f7ff ffd1 	bl	800b95c <SD_CheckStatus>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	461a      	mov	r2, r3
 800b9be:	4b04      	ldr	r3, [pc, #16]	; (800b9d0 <SD_initialize+0x38>)
 800b9c0:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b9c2:	4b03      	ldr	r3, [pc, #12]	; (800b9d0 <SD_initialize+0x38>)
 800b9c4:	781b      	ldrb	r3, [r3, #0]
 800b9c6:	b2db      	uxtb	r3, r3
}
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	3708      	adds	r7, #8
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}
 800b9d0:	20000061 	.word	0x20000061

0800b9d4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b082      	sub	sp, #8
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	4603      	mov	r3, r0
 800b9dc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b9de:	79fb      	ldrb	r3, [r7, #7]
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	f7ff ffbb 	bl	800b95c <SD_CheckStatus>
 800b9e6:	4603      	mov	r3, r0
}
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	3708      	adds	r7, #8
 800b9ec:	46bd      	mov	sp, r7
 800b9ee:	bd80      	pop	{r7, pc}

0800b9f0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b086      	sub	sp, #24
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	60b9      	str	r1, [r7, #8]
 800b9f8:	607a      	str	r2, [r7, #4]
 800b9fa:	603b      	str	r3, [r7, #0]
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ba00:	2301      	movs	r3, #1
 800ba02:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800ba04:	f04f 33ff 	mov.w	r3, #4294967295
 800ba08:	683a      	ldr	r2, [r7, #0]
 800ba0a:	6879      	ldr	r1, [r7, #4]
 800ba0c:	68b8      	ldr	r0, [r7, #8]
 800ba0e:	f7ff ff0b 	bl	800b828 <BSP_SD_ReadBlocks>
 800ba12:	4603      	mov	r3, r0
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d107      	bne.n	800ba28 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ba18:	bf00      	nop
 800ba1a:	f7ff ff41 	bl	800b8a0 <BSP_SD_GetCardState>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d1fa      	bne.n	800ba1a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800ba24:	2300      	movs	r3, #0
 800ba26:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800ba28:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3718      	adds	r7, #24
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}

0800ba32 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ba32:	b580      	push	{r7, lr}
 800ba34:	b086      	sub	sp, #24
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	607a      	str	r2, [r7, #4]
 800ba3c:	603b      	str	r3, [r7, #0]
 800ba3e:	4603      	mov	r3, r0
 800ba40:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ba42:	2301      	movs	r3, #1
 800ba44:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800ba46:	f04f 33ff 	mov.w	r3, #4294967295
 800ba4a:	683a      	ldr	r2, [r7, #0]
 800ba4c:	6879      	ldr	r1, [r7, #4]
 800ba4e:	68b8      	ldr	r0, [r7, #8]
 800ba50:	f7ff ff08 	bl	800b864 <BSP_SD_WriteBlocks>
 800ba54:	4603      	mov	r3, r0
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d107      	bne.n	800ba6a <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800ba5a:	bf00      	nop
 800ba5c:	f7ff ff20 	bl	800b8a0 <BSP_SD_GetCardState>
 800ba60:	4603      	mov	r3, r0
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d1fa      	bne.n	800ba5c <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800ba66:	2300      	movs	r3, #0
 800ba68:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800ba6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3718      	adds	r7, #24
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b08c      	sub	sp, #48	; 0x30
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	603a      	str	r2, [r7, #0]
 800ba7e:	71fb      	strb	r3, [r7, #7]
 800ba80:	460b      	mov	r3, r1
 800ba82:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ba84:	2301      	movs	r3, #1
 800ba86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ba8a:	4b25      	ldr	r3, [pc, #148]	; (800bb20 <SD_ioctl+0xac>)
 800ba8c:	781b      	ldrb	r3, [r3, #0]
 800ba8e:	b2db      	uxtb	r3, r3
 800ba90:	f003 0301 	and.w	r3, r3, #1
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d001      	beq.n	800ba9c <SD_ioctl+0x28>
 800ba98:	2303      	movs	r3, #3
 800ba9a:	e03c      	b.n	800bb16 <SD_ioctl+0xa2>

  switch (cmd)
 800ba9c:	79bb      	ldrb	r3, [r7, #6]
 800ba9e:	2b03      	cmp	r3, #3
 800baa0:	d834      	bhi.n	800bb0c <SD_ioctl+0x98>
 800baa2:	a201      	add	r2, pc, #4	; (adr r2, 800baa8 <SD_ioctl+0x34>)
 800baa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baa8:	0800bab9 	.word	0x0800bab9
 800baac:	0800bac1 	.word	0x0800bac1
 800bab0:	0800bad9 	.word	0x0800bad9
 800bab4:	0800baf3 	.word	0x0800baf3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bab8:	2300      	movs	r3, #0
 800baba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800babe:	e028      	b.n	800bb12 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bac0:	f107 030c 	add.w	r3, r7, #12
 800bac4:	4618      	mov	r0, r3
 800bac6:	f7ff fefb 	bl	800b8c0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800baca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bacc:	683b      	ldr	r3, [r7, #0]
 800bace:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bad0:	2300      	movs	r3, #0
 800bad2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bad6:	e01c      	b.n	800bb12 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bad8:	f107 030c 	add.w	r3, r7, #12
 800badc:	4618      	mov	r0, r3
 800bade:	f7ff feef 	bl	800b8c0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bae4:	b29a      	uxth	r2, r3
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800baea:	2300      	movs	r3, #0
 800baec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800baf0:	e00f      	b.n	800bb12 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800baf2:	f107 030c 	add.w	r3, r7, #12
 800baf6:	4618      	mov	r0, r3
 800baf8:	f7ff fee2 	bl	800b8c0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bafc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bafe:	0a5a      	lsrs	r2, r3, #9
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bb04:	2300      	movs	r3, #0
 800bb06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb0a:	e002      	b.n	800bb12 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bb0c:	2304      	movs	r3, #4
 800bb0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bb12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	3730      	adds	r7, #48	; 0x30
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	bd80      	pop	{r7, pc}
 800bb1e:	bf00      	nop
 800bb20:	20000061 	.word	0x20000061

0800bb24 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b084      	sub	sp, #16
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bb2e:	79fb      	ldrb	r3, [r7, #7]
 800bb30:	4a08      	ldr	r2, [pc, #32]	; (800bb54 <disk_status+0x30>)
 800bb32:	009b      	lsls	r3, r3, #2
 800bb34:	4413      	add	r3, r2
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	79fa      	ldrb	r2, [r7, #7]
 800bb3c:	4905      	ldr	r1, [pc, #20]	; (800bb54 <disk_status+0x30>)
 800bb3e:	440a      	add	r2, r1
 800bb40:	7a12      	ldrb	r2, [r2, #8]
 800bb42:	4610      	mov	r0, r2
 800bb44:	4798      	blx	r3
 800bb46:	4603      	mov	r3, r0
 800bb48:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bb4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	3710      	adds	r7, #16
 800bb50:	46bd      	mov	sp, r7
 800bb52:	bd80      	pop	{r7, pc}
 800bb54:	20000370 	.word	0x20000370

0800bb58 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b084      	sub	sp, #16
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	4603      	mov	r3, r0
 800bb60:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bb62:	2300      	movs	r3, #0
 800bb64:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bb66:	79fb      	ldrb	r3, [r7, #7]
 800bb68:	4a0d      	ldr	r2, [pc, #52]	; (800bba0 <disk_initialize+0x48>)
 800bb6a:	5cd3      	ldrb	r3, [r2, r3]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d111      	bne.n	800bb94 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bb70:	79fb      	ldrb	r3, [r7, #7]
 800bb72:	4a0b      	ldr	r2, [pc, #44]	; (800bba0 <disk_initialize+0x48>)
 800bb74:	2101      	movs	r1, #1
 800bb76:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bb78:	79fb      	ldrb	r3, [r7, #7]
 800bb7a:	4a09      	ldr	r2, [pc, #36]	; (800bba0 <disk_initialize+0x48>)
 800bb7c:	009b      	lsls	r3, r3, #2
 800bb7e:	4413      	add	r3, r2
 800bb80:	685b      	ldr	r3, [r3, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	79fa      	ldrb	r2, [r7, #7]
 800bb86:	4906      	ldr	r1, [pc, #24]	; (800bba0 <disk_initialize+0x48>)
 800bb88:	440a      	add	r2, r1
 800bb8a:	7a12      	ldrb	r2, [r2, #8]
 800bb8c:	4610      	mov	r0, r2
 800bb8e:	4798      	blx	r3
 800bb90:	4603      	mov	r3, r0
 800bb92:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bb94:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3710      	adds	r7, #16
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}
 800bb9e:	bf00      	nop
 800bba0:	20000370 	.word	0x20000370

0800bba4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bba4:	b590      	push	{r4, r7, lr}
 800bba6:	b087      	sub	sp, #28
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60b9      	str	r1, [r7, #8]
 800bbac:	607a      	str	r2, [r7, #4]
 800bbae:	603b      	str	r3, [r7, #0]
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bbb4:	7bfb      	ldrb	r3, [r7, #15]
 800bbb6:	4a0a      	ldr	r2, [pc, #40]	; (800bbe0 <disk_read+0x3c>)
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	4413      	add	r3, r2
 800bbbc:	685b      	ldr	r3, [r3, #4]
 800bbbe:	689c      	ldr	r4, [r3, #8]
 800bbc0:	7bfb      	ldrb	r3, [r7, #15]
 800bbc2:	4a07      	ldr	r2, [pc, #28]	; (800bbe0 <disk_read+0x3c>)
 800bbc4:	4413      	add	r3, r2
 800bbc6:	7a18      	ldrb	r0, [r3, #8]
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	687a      	ldr	r2, [r7, #4]
 800bbcc:	68b9      	ldr	r1, [r7, #8]
 800bbce:	47a0      	blx	r4
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	75fb      	strb	r3, [r7, #23]
  return res;
 800bbd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	371c      	adds	r7, #28
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd90      	pop	{r4, r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	20000370 	.word	0x20000370

0800bbe4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bbe4:	b590      	push	{r4, r7, lr}
 800bbe6:	b087      	sub	sp, #28
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	60b9      	str	r1, [r7, #8]
 800bbec:	607a      	str	r2, [r7, #4]
 800bbee:	603b      	str	r3, [r7, #0]
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bbf4:	7bfb      	ldrb	r3, [r7, #15]
 800bbf6:	4a0a      	ldr	r2, [pc, #40]	; (800bc20 <disk_write+0x3c>)
 800bbf8:	009b      	lsls	r3, r3, #2
 800bbfa:	4413      	add	r3, r2
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	68dc      	ldr	r4, [r3, #12]
 800bc00:	7bfb      	ldrb	r3, [r7, #15]
 800bc02:	4a07      	ldr	r2, [pc, #28]	; (800bc20 <disk_write+0x3c>)
 800bc04:	4413      	add	r3, r2
 800bc06:	7a18      	ldrb	r0, [r3, #8]
 800bc08:	683b      	ldr	r3, [r7, #0]
 800bc0a:	687a      	ldr	r2, [r7, #4]
 800bc0c:	68b9      	ldr	r1, [r7, #8]
 800bc0e:	47a0      	blx	r4
 800bc10:	4603      	mov	r3, r0
 800bc12:	75fb      	strb	r3, [r7, #23]
  return res;
 800bc14:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	371c      	adds	r7, #28
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd90      	pop	{r4, r7, pc}
 800bc1e:	bf00      	nop
 800bc20:	20000370 	.word	0x20000370

0800bc24 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b084      	sub	sp, #16
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	603a      	str	r2, [r7, #0]
 800bc2e:	71fb      	strb	r3, [r7, #7]
 800bc30:	460b      	mov	r3, r1
 800bc32:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bc34:	79fb      	ldrb	r3, [r7, #7]
 800bc36:	4a09      	ldr	r2, [pc, #36]	; (800bc5c <disk_ioctl+0x38>)
 800bc38:	009b      	lsls	r3, r3, #2
 800bc3a:	4413      	add	r3, r2
 800bc3c:	685b      	ldr	r3, [r3, #4]
 800bc3e:	691b      	ldr	r3, [r3, #16]
 800bc40:	79fa      	ldrb	r2, [r7, #7]
 800bc42:	4906      	ldr	r1, [pc, #24]	; (800bc5c <disk_ioctl+0x38>)
 800bc44:	440a      	add	r2, r1
 800bc46:	7a10      	ldrb	r0, [r2, #8]
 800bc48:	79b9      	ldrb	r1, [r7, #6]
 800bc4a:	683a      	ldr	r2, [r7, #0]
 800bc4c:	4798      	blx	r3
 800bc4e:	4603      	mov	r3, r0
 800bc50:	73fb      	strb	r3, [r7, #15]
  return res;
 800bc52:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3710      	adds	r7, #16
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}
 800bc5c:	20000370 	.word	0x20000370

0800bc60 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bc60:	b480      	push	{r7}
 800bc62:	b085      	sub	sp, #20
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	3301      	adds	r3, #1
 800bc6c:	781b      	ldrb	r3, [r3, #0]
 800bc6e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bc70:	89fb      	ldrh	r3, [r7, #14]
 800bc72:	021b      	lsls	r3, r3, #8
 800bc74:	b21a      	sxth	r2, r3
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	781b      	ldrb	r3, [r3, #0]
 800bc7a:	b21b      	sxth	r3, r3
 800bc7c:	4313      	orrs	r3, r2
 800bc7e:	b21b      	sxth	r3, r3
 800bc80:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bc82:	89fb      	ldrh	r3, [r7, #14]
}
 800bc84:	4618      	mov	r0, r3
 800bc86:	3714      	adds	r7, #20
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr

0800bc90 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bc90:	b480      	push	{r7}
 800bc92:	b085      	sub	sp, #20
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	3303      	adds	r3, #3
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	021b      	lsls	r3, r3, #8
 800bca4:	687a      	ldr	r2, [r7, #4]
 800bca6:	3202      	adds	r2, #2
 800bca8:	7812      	ldrb	r2, [r2, #0]
 800bcaa:	4313      	orrs	r3, r2
 800bcac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	021b      	lsls	r3, r3, #8
 800bcb2:	687a      	ldr	r2, [r7, #4]
 800bcb4:	3201      	adds	r2, #1
 800bcb6:	7812      	ldrb	r2, [r2, #0]
 800bcb8:	4313      	orrs	r3, r2
 800bcba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	021b      	lsls	r3, r3, #8
 800bcc0:	687a      	ldr	r2, [r7, #4]
 800bcc2:	7812      	ldrb	r2, [r2, #0]
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	60fb      	str	r3, [r7, #12]
	return rv;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	3714      	adds	r7, #20
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd4:	4770      	bx	lr

0800bcd6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bcd6:	b480      	push	{r7}
 800bcd8:	b083      	sub	sp, #12
 800bcda:	af00      	add	r7, sp, #0
 800bcdc:	6078      	str	r0, [r7, #4]
 800bcde:	460b      	mov	r3, r1
 800bce0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	1c5a      	adds	r2, r3, #1
 800bce6:	607a      	str	r2, [r7, #4]
 800bce8:	887a      	ldrh	r2, [r7, #2]
 800bcea:	b2d2      	uxtb	r2, r2
 800bcec:	701a      	strb	r2, [r3, #0]
 800bcee:	887b      	ldrh	r3, [r7, #2]
 800bcf0:	0a1b      	lsrs	r3, r3, #8
 800bcf2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	1c5a      	adds	r2, r3, #1
 800bcf8:	607a      	str	r2, [r7, #4]
 800bcfa:	887a      	ldrh	r2, [r7, #2]
 800bcfc:	b2d2      	uxtb	r2, r2
 800bcfe:	701a      	strb	r2, [r3, #0]
}
 800bd00:	bf00      	nop
 800bd02:	370c      	adds	r7, #12
 800bd04:	46bd      	mov	sp, r7
 800bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0a:	4770      	bx	lr

0800bd0c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b083      	sub	sp, #12
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
 800bd14:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	1c5a      	adds	r2, r3, #1
 800bd1a:	607a      	str	r2, [r7, #4]
 800bd1c:	683a      	ldr	r2, [r7, #0]
 800bd1e:	b2d2      	uxtb	r2, r2
 800bd20:	701a      	strb	r2, [r3, #0]
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	0a1b      	lsrs	r3, r3, #8
 800bd26:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	1c5a      	adds	r2, r3, #1
 800bd2c:	607a      	str	r2, [r7, #4]
 800bd2e:	683a      	ldr	r2, [r7, #0]
 800bd30:	b2d2      	uxtb	r2, r2
 800bd32:	701a      	strb	r2, [r3, #0]
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	0a1b      	lsrs	r3, r3, #8
 800bd38:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	1c5a      	adds	r2, r3, #1
 800bd3e:	607a      	str	r2, [r7, #4]
 800bd40:	683a      	ldr	r2, [r7, #0]
 800bd42:	b2d2      	uxtb	r2, r2
 800bd44:	701a      	strb	r2, [r3, #0]
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	0a1b      	lsrs	r3, r3, #8
 800bd4a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	1c5a      	adds	r2, r3, #1
 800bd50:	607a      	str	r2, [r7, #4]
 800bd52:	683a      	ldr	r2, [r7, #0]
 800bd54:	b2d2      	uxtb	r2, r2
 800bd56:	701a      	strb	r2, [r3, #0]
}
 800bd58:	bf00      	nop
 800bd5a:	370c      	adds	r7, #12
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd62:	4770      	bx	lr

0800bd64 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bd64:	b480      	push	{r7}
 800bd66:	b087      	sub	sp, #28
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	60f8      	str	r0, [r7, #12]
 800bd6c:	60b9      	str	r1, [r7, #8]
 800bd6e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d00d      	beq.n	800bd9a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bd7e:	693a      	ldr	r2, [r7, #16]
 800bd80:	1c53      	adds	r3, r2, #1
 800bd82:	613b      	str	r3, [r7, #16]
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	1c59      	adds	r1, r3, #1
 800bd88:	6179      	str	r1, [r7, #20]
 800bd8a:	7812      	ldrb	r2, [r2, #0]
 800bd8c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	3b01      	subs	r3, #1
 800bd92:	607b      	str	r3, [r7, #4]
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d1f1      	bne.n	800bd7e <mem_cpy+0x1a>
	}
}
 800bd9a:	bf00      	nop
 800bd9c:	371c      	adds	r7, #28
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda4:	4770      	bx	lr

0800bda6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bda6:	b480      	push	{r7}
 800bda8:	b087      	sub	sp, #28
 800bdaa:	af00      	add	r7, sp, #0
 800bdac:	60f8      	str	r0, [r7, #12]
 800bdae:	60b9      	str	r1, [r7, #8]
 800bdb0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bdb6:	697b      	ldr	r3, [r7, #20]
 800bdb8:	1c5a      	adds	r2, r3, #1
 800bdba:	617a      	str	r2, [r7, #20]
 800bdbc:	68ba      	ldr	r2, [r7, #8]
 800bdbe:	b2d2      	uxtb	r2, r2
 800bdc0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	3b01      	subs	r3, #1
 800bdc6:	607b      	str	r3, [r7, #4]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d1f3      	bne.n	800bdb6 <mem_set+0x10>
}
 800bdce:	bf00      	nop
 800bdd0:	371c      	adds	r7, #28
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr

0800bdda <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bdda:	b480      	push	{r7}
 800bddc:	b089      	sub	sp, #36	; 0x24
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	60f8      	str	r0, [r7, #12]
 800bde2:	60b9      	str	r1, [r7, #8]
 800bde4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	61fb      	str	r3, [r7, #28]
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bdee:	2300      	movs	r3, #0
 800bdf0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bdf2:	69fb      	ldr	r3, [r7, #28]
 800bdf4:	1c5a      	adds	r2, r3, #1
 800bdf6:	61fa      	str	r2, [r7, #28]
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	4619      	mov	r1, r3
 800bdfc:	69bb      	ldr	r3, [r7, #24]
 800bdfe:	1c5a      	adds	r2, r3, #1
 800be00:	61ba      	str	r2, [r7, #24]
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	1acb      	subs	r3, r1, r3
 800be06:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	3b01      	subs	r3, #1
 800be0c:	607b      	str	r3, [r7, #4]
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d002      	beq.n	800be1a <mem_cmp+0x40>
 800be14:	697b      	ldr	r3, [r7, #20]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d0eb      	beq.n	800bdf2 <mem_cmp+0x18>

	return r;
 800be1a:	697b      	ldr	r3, [r7, #20]
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	3724      	adds	r7, #36	; 0x24
 800be20:	46bd      	mov	sp, r7
 800be22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be26:	4770      	bx	lr

0800be28 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800be28:	b480      	push	{r7}
 800be2a:	b083      	sub	sp, #12
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
 800be30:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800be32:	e002      	b.n	800be3a <chk_chr+0x12>
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	3301      	adds	r3, #1
 800be38:	607b      	str	r3, [r7, #4]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	781b      	ldrb	r3, [r3, #0]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d005      	beq.n	800be4e <chk_chr+0x26>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	781b      	ldrb	r3, [r3, #0]
 800be46:	461a      	mov	r2, r3
 800be48:	683b      	ldr	r3, [r7, #0]
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d1f2      	bne.n	800be34 <chk_chr+0xc>
	return *str;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	781b      	ldrb	r3, [r3, #0]
}
 800be52:	4618      	mov	r0, r3
 800be54:	370c      	adds	r7, #12
 800be56:	46bd      	mov	sp, r7
 800be58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5c:	4770      	bx	lr
	...

0800be60 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800be60:	b480      	push	{r7}
 800be62:	b085      	sub	sp, #20
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
 800be68:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800be6a:	2300      	movs	r3, #0
 800be6c:	60bb      	str	r3, [r7, #8]
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	60fb      	str	r3, [r7, #12]
 800be72:	e029      	b.n	800bec8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800be74:	4a27      	ldr	r2, [pc, #156]	; (800bf14 <chk_lock+0xb4>)
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	011b      	lsls	r3, r3, #4
 800be7a:	4413      	add	r3, r2
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d01d      	beq.n	800bebe <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800be82:	4a24      	ldr	r2, [pc, #144]	; (800bf14 <chk_lock+0xb4>)
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	011b      	lsls	r3, r3, #4
 800be88:	4413      	add	r3, r2
 800be8a:	681a      	ldr	r2, [r3, #0]
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	429a      	cmp	r2, r3
 800be92:	d116      	bne.n	800bec2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800be94:	4a1f      	ldr	r2, [pc, #124]	; (800bf14 <chk_lock+0xb4>)
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	011b      	lsls	r3, r3, #4
 800be9a:	4413      	add	r3, r2
 800be9c:	3304      	adds	r3, #4
 800be9e:	681a      	ldr	r2, [r3, #0]
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bea4:	429a      	cmp	r2, r3
 800bea6:	d10c      	bne.n	800bec2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bea8:	4a1a      	ldr	r2, [pc, #104]	; (800bf14 <chk_lock+0xb4>)
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	011b      	lsls	r3, r3, #4
 800beae:	4413      	add	r3, r2
 800beb0:	3308      	adds	r3, #8
 800beb2:	681a      	ldr	r2, [r3, #0]
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800beb8:	429a      	cmp	r2, r3
 800beba:	d102      	bne.n	800bec2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bebc:	e007      	b.n	800bece <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bebe:	2301      	movs	r3, #1
 800bec0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	3301      	adds	r3, #1
 800bec6:	60fb      	str	r3, [r7, #12]
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	2b01      	cmp	r3, #1
 800becc:	d9d2      	bls.n	800be74 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	2b02      	cmp	r3, #2
 800bed2:	d109      	bne.n	800bee8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d102      	bne.n	800bee0 <chk_lock+0x80>
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	2b02      	cmp	r3, #2
 800bede:	d101      	bne.n	800bee4 <chk_lock+0x84>
 800bee0:	2300      	movs	r3, #0
 800bee2:	e010      	b.n	800bf06 <chk_lock+0xa6>
 800bee4:	2312      	movs	r3, #18
 800bee6:	e00e      	b.n	800bf06 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bee8:	683b      	ldr	r3, [r7, #0]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d108      	bne.n	800bf00 <chk_lock+0xa0>
 800beee:	4a09      	ldr	r2, [pc, #36]	; (800bf14 <chk_lock+0xb4>)
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	011b      	lsls	r3, r3, #4
 800bef4:	4413      	add	r3, r2
 800bef6:	330c      	adds	r3, #12
 800bef8:	881b      	ldrh	r3, [r3, #0]
 800befa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800befe:	d101      	bne.n	800bf04 <chk_lock+0xa4>
 800bf00:	2310      	movs	r3, #16
 800bf02:	e000      	b.n	800bf06 <chk_lock+0xa6>
 800bf04:	2300      	movs	r3, #0
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3714      	adds	r7, #20
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf10:	4770      	bx	lr
 800bf12:	bf00      	nop
 800bf14:	20000150 	.word	0x20000150

0800bf18 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b083      	sub	sp, #12
 800bf1c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	607b      	str	r3, [r7, #4]
 800bf22:	e002      	b.n	800bf2a <enq_lock+0x12>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	3301      	adds	r3, #1
 800bf28:	607b      	str	r3, [r7, #4]
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2b01      	cmp	r3, #1
 800bf2e:	d806      	bhi.n	800bf3e <enq_lock+0x26>
 800bf30:	4a09      	ldr	r2, [pc, #36]	; (800bf58 <enq_lock+0x40>)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	011b      	lsls	r3, r3, #4
 800bf36:	4413      	add	r3, r2
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d1f2      	bne.n	800bf24 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2b02      	cmp	r3, #2
 800bf42:	bf14      	ite	ne
 800bf44:	2301      	movne	r3, #1
 800bf46:	2300      	moveq	r3, #0
 800bf48:	b2db      	uxtb	r3, r3
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	370c      	adds	r7, #12
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf54:	4770      	bx	lr
 800bf56:	bf00      	nop
 800bf58:	20000150 	.word	0x20000150

0800bf5c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bf5c:	b480      	push	{r7}
 800bf5e:	b085      	sub	sp, #20
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
 800bf64:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bf66:	2300      	movs	r3, #0
 800bf68:	60fb      	str	r3, [r7, #12]
 800bf6a:	e01f      	b.n	800bfac <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bf6c:	4a41      	ldr	r2, [pc, #260]	; (800c074 <inc_lock+0x118>)
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	011b      	lsls	r3, r3, #4
 800bf72:	4413      	add	r3, r2
 800bf74:	681a      	ldr	r2, [r3, #0]
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	429a      	cmp	r2, r3
 800bf7c:	d113      	bne.n	800bfa6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800bf7e:	4a3d      	ldr	r2, [pc, #244]	; (800c074 <inc_lock+0x118>)
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	011b      	lsls	r3, r3, #4
 800bf84:	4413      	add	r3, r2
 800bf86:	3304      	adds	r3, #4
 800bf88:	681a      	ldr	r2, [r3, #0]
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800bf8e:	429a      	cmp	r2, r3
 800bf90:	d109      	bne.n	800bfa6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800bf92:	4a38      	ldr	r2, [pc, #224]	; (800c074 <inc_lock+0x118>)
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	011b      	lsls	r3, r3, #4
 800bf98:	4413      	add	r3, r2
 800bf9a:	3308      	adds	r3, #8
 800bf9c:	681a      	ldr	r2, [r3, #0]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800bfa2:	429a      	cmp	r2, r3
 800bfa4:	d006      	beq.n	800bfb4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	3301      	adds	r3, #1
 800bfaa:	60fb      	str	r3, [r7, #12]
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	2b01      	cmp	r3, #1
 800bfb0:	d9dc      	bls.n	800bf6c <inc_lock+0x10>
 800bfb2:	e000      	b.n	800bfb6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800bfb4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	2b02      	cmp	r3, #2
 800bfba:	d132      	bne.n	800c022 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	60fb      	str	r3, [r7, #12]
 800bfc0:	e002      	b.n	800bfc8 <inc_lock+0x6c>
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	60fb      	str	r3, [r7, #12]
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	2b01      	cmp	r3, #1
 800bfcc:	d806      	bhi.n	800bfdc <inc_lock+0x80>
 800bfce:	4a29      	ldr	r2, [pc, #164]	; (800c074 <inc_lock+0x118>)
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	011b      	lsls	r3, r3, #4
 800bfd4:	4413      	add	r3, r2
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d1f2      	bne.n	800bfc2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	2b02      	cmp	r3, #2
 800bfe0:	d101      	bne.n	800bfe6 <inc_lock+0x8a>
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	e040      	b.n	800c068 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681a      	ldr	r2, [r3, #0]
 800bfea:	4922      	ldr	r1, [pc, #136]	; (800c074 <inc_lock+0x118>)
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	011b      	lsls	r3, r3, #4
 800bff0:	440b      	add	r3, r1
 800bff2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	689a      	ldr	r2, [r3, #8]
 800bff8:	491e      	ldr	r1, [pc, #120]	; (800c074 <inc_lock+0x118>)
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	011b      	lsls	r3, r3, #4
 800bffe:	440b      	add	r3, r1
 800c000:	3304      	adds	r3, #4
 800c002:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	695a      	ldr	r2, [r3, #20]
 800c008:	491a      	ldr	r1, [pc, #104]	; (800c074 <inc_lock+0x118>)
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	011b      	lsls	r3, r3, #4
 800c00e:	440b      	add	r3, r1
 800c010:	3308      	adds	r3, #8
 800c012:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c014:	4a17      	ldr	r2, [pc, #92]	; (800c074 <inc_lock+0x118>)
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	011b      	lsls	r3, r3, #4
 800c01a:	4413      	add	r3, r2
 800c01c:	330c      	adds	r3, #12
 800c01e:	2200      	movs	r2, #0
 800c020:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d009      	beq.n	800c03c <inc_lock+0xe0>
 800c028:	4a12      	ldr	r2, [pc, #72]	; (800c074 <inc_lock+0x118>)
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	011b      	lsls	r3, r3, #4
 800c02e:	4413      	add	r3, r2
 800c030:	330c      	adds	r3, #12
 800c032:	881b      	ldrh	r3, [r3, #0]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d001      	beq.n	800c03c <inc_lock+0xe0>
 800c038:	2300      	movs	r3, #0
 800c03a:	e015      	b.n	800c068 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d108      	bne.n	800c054 <inc_lock+0xf8>
 800c042:	4a0c      	ldr	r2, [pc, #48]	; (800c074 <inc_lock+0x118>)
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	011b      	lsls	r3, r3, #4
 800c048:	4413      	add	r3, r2
 800c04a:	330c      	adds	r3, #12
 800c04c:	881b      	ldrh	r3, [r3, #0]
 800c04e:	3301      	adds	r3, #1
 800c050:	b29a      	uxth	r2, r3
 800c052:	e001      	b.n	800c058 <inc_lock+0xfc>
 800c054:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c058:	4906      	ldr	r1, [pc, #24]	; (800c074 <inc_lock+0x118>)
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	011b      	lsls	r3, r3, #4
 800c05e:	440b      	add	r3, r1
 800c060:	330c      	adds	r3, #12
 800c062:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	3301      	adds	r3, #1
}
 800c068:	4618      	mov	r0, r3
 800c06a:	3714      	adds	r7, #20
 800c06c:	46bd      	mov	sp, r7
 800c06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c072:	4770      	bx	lr
 800c074:	20000150 	.word	0x20000150

0800c078 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c078:	b480      	push	{r7}
 800c07a:	b085      	sub	sp, #20
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	3b01      	subs	r3, #1
 800c084:	607b      	str	r3, [r7, #4]
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2b01      	cmp	r3, #1
 800c08a:	d825      	bhi.n	800c0d8 <dec_lock+0x60>
		n = Files[i].ctr;
 800c08c:	4a17      	ldr	r2, [pc, #92]	; (800c0ec <dec_lock+0x74>)
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	011b      	lsls	r3, r3, #4
 800c092:	4413      	add	r3, r2
 800c094:	330c      	adds	r3, #12
 800c096:	881b      	ldrh	r3, [r3, #0]
 800c098:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c09a:	89fb      	ldrh	r3, [r7, #14]
 800c09c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c0a0:	d101      	bne.n	800c0a6 <dec_lock+0x2e>
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c0a6:	89fb      	ldrh	r3, [r7, #14]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d002      	beq.n	800c0b2 <dec_lock+0x3a>
 800c0ac:	89fb      	ldrh	r3, [r7, #14]
 800c0ae:	3b01      	subs	r3, #1
 800c0b0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c0b2:	4a0e      	ldr	r2, [pc, #56]	; (800c0ec <dec_lock+0x74>)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	011b      	lsls	r3, r3, #4
 800c0b8:	4413      	add	r3, r2
 800c0ba:	330c      	adds	r3, #12
 800c0bc:	89fa      	ldrh	r2, [r7, #14]
 800c0be:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c0c0:	89fb      	ldrh	r3, [r7, #14]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d105      	bne.n	800c0d2 <dec_lock+0x5a>
 800c0c6:	4a09      	ldr	r2, [pc, #36]	; (800c0ec <dec_lock+0x74>)
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	011b      	lsls	r3, r3, #4
 800c0cc:	4413      	add	r3, r2
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	737b      	strb	r3, [r7, #13]
 800c0d6:	e001      	b.n	800c0dc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c0d8:	2302      	movs	r3, #2
 800c0da:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c0dc:	7b7b      	ldrb	r3, [r7, #13]
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3714      	adds	r7, #20
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e8:	4770      	bx	lr
 800c0ea:	bf00      	nop
 800c0ec:	20000150 	.word	0x20000150

0800c0f0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b085      	sub	sp, #20
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	60fb      	str	r3, [r7, #12]
 800c0fc:	e010      	b.n	800c120 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c0fe:	4a0d      	ldr	r2, [pc, #52]	; (800c134 <clear_lock+0x44>)
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	011b      	lsls	r3, r3, #4
 800c104:	4413      	add	r3, r2
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	687a      	ldr	r2, [r7, #4]
 800c10a:	429a      	cmp	r2, r3
 800c10c:	d105      	bne.n	800c11a <clear_lock+0x2a>
 800c10e:	4a09      	ldr	r2, [pc, #36]	; (800c134 <clear_lock+0x44>)
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	011b      	lsls	r3, r3, #4
 800c114:	4413      	add	r3, r2
 800c116:	2200      	movs	r2, #0
 800c118:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	3301      	adds	r3, #1
 800c11e:	60fb      	str	r3, [r7, #12]
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	2b01      	cmp	r3, #1
 800c124:	d9eb      	bls.n	800c0fe <clear_lock+0xe>
	}
}
 800c126:	bf00      	nop
 800c128:	3714      	adds	r7, #20
 800c12a:	46bd      	mov	sp, r7
 800c12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c130:	4770      	bx	lr
 800c132:	bf00      	nop
 800c134:	20000150 	.word	0x20000150

0800c138 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b086      	sub	sp, #24
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c140:	2300      	movs	r3, #0
 800c142:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	78db      	ldrb	r3, [r3, #3]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d034      	beq.n	800c1b6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c150:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	7858      	ldrb	r0, [r3, #1]
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c15c:	2301      	movs	r3, #1
 800c15e:	697a      	ldr	r2, [r7, #20]
 800c160:	f7ff fd40 	bl	800bbe4 <disk_write>
 800c164:	4603      	mov	r3, r0
 800c166:	2b00      	cmp	r3, #0
 800c168:	d002      	beq.n	800c170 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c16a:	2301      	movs	r3, #1
 800c16c:	73fb      	strb	r3, [r7, #15]
 800c16e:	e022      	b.n	800c1b6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2200      	movs	r2, #0
 800c174:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c17a:	697a      	ldr	r2, [r7, #20]
 800c17c:	1ad2      	subs	r2, r2, r3
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	6a1b      	ldr	r3, [r3, #32]
 800c182:	429a      	cmp	r2, r3
 800c184:	d217      	bcs.n	800c1b6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	789b      	ldrb	r3, [r3, #2]
 800c18a:	613b      	str	r3, [r7, #16]
 800c18c:	e010      	b.n	800c1b0 <sync_window+0x78>
					wsect += fs->fsize;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6a1b      	ldr	r3, [r3, #32]
 800c192:	697a      	ldr	r2, [r7, #20]
 800c194:	4413      	add	r3, r2
 800c196:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	7858      	ldrb	r0, [r3, #1]
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c1a2:	2301      	movs	r3, #1
 800c1a4:	697a      	ldr	r2, [r7, #20]
 800c1a6:	f7ff fd1d 	bl	800bbe4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c1aa:	693b      	ldr	r3, [r7, #16]
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	613b      	str	r3, [r7, #16]
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d8eb      	bhi.n	800c18e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c1b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3718      	adds	r7, #24
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}

0800c1c0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b084      	sub	sp, #16
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
 800c1c8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c1d2:	683a      	ldr	r2, [r7, #0]
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d01b      	beq.n	800c210 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f7ff ffad 	bl	800c138 <sync_window>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c1e2:	7bfb      	ldrb	r3, [r7, #15]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d113      	bne.n	800c210 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	7858      	ldrb	r0, [r3, #1]
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c1f2:	2301      	movs	r3, #1
 800c1f4:	683a      	ldr	r2, [r7, #0]
 800c1f6:	f7ff fcd5 	bl	800bba4 <disk_read>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d004      	beq.n	800c20a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c200:	f04f 33ff 	mov.w	r3, #4294967295
 800c204:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c206:	2301      	movs	r3, #1
 800c208:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	683a      	ldr	r2, [r7, #0]
 800c20e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800c210:	7bfb      	ldrb	r3, [r7, #15]
}
 800c212:	4618      	mov	r0, r3
 800c214:	3710      	adds	r7, #16
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}
	...

0800c21c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	b084      	sub	sp, #16
 800c220:	af00      	add	r7, sp, #0
 800c222:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c224:	6878      	ldr	r0, [r7, #4]
 800c226:	f7ff ff87 	bl	800c138 <sync_window>
 800c22a:	4603      	mov	r3, r0
 800c22c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c22e:	7bfb      	ldrb	r3, [r7, #15]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d159      	bne.n	800c2e8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	781b      	ldrb	r3, [r3, #0]
 800c238:	2b03      	cmp	r3, #3
 800c23a:	d149      	bne.n	800c2d0 <sync_fs+0xb4>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	791b      	ldrb	r3, [r3, #4]
 800c240:	2b01      	cmp	r3, #1
 800c242:	d145      	bne.n	800c2d0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	899b      	ldrh	r3, [r3, #12]
 800c24e:	461a      	mov	r2, r3
 800c250:	2100      	movs	r1, #0
 800c252:	f7ff fda8 	bl	800bda6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	3338      	adds	r3, #56	; 0x38
 800c25a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c25e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c262:	4618      	mov	r0, r3
 800c264:	f7ff fd37 	bl	800bcd6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	3338      	adds	r3, #56	; 0x38
 800c26c:	4921      	ldr	r1, [pc, #132]	; (800c2f4 <sync_fs+0xd8>)
 800c26e:	4618      	mov	r0, r3
 800c270:	f7ff fd4c 	bl	800bd0c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	3338      	adds	r3, #56	; 0x38
 800c278:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c27c:	491e      	ldr	r1, [pc, #120]	; (800c2f8 <sync_fs+0xdc>)
 800c27e:	4618      	mov	r0, r3
 800c280:	f7ff fd44 	bl	800bd0c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	3338      	adds	r3, #56	; 0x38
 800c288:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	699b      	ldr	r3, [r3, #24]
 800c290:	4619      	mov	r1, r3
 800c292:	4610      	mov	r0, r2
 800c294:	f7ff fd3a 	bl	800bd0c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	3338      	adds	r3, #56	; 0x38
 800c29c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	695b      	ldr	r3, [r3, #20]
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	4610      	mov	r0, r2
 800c2a8:	f7ff fd30 	bl	800bd0c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2b0:	1c5a      	adds	r2, r3, #1
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	7858      	ldrb	r0, [r3, #1]
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	f7ff fc8d 	bl	800bbe4 <disk_write>
			fs->fsi_flag = 0;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	785b      	ldrb	r3, [r3, #1]
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	2100      	movs	r1, #0
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f7ff fca3 	bl	800bc24 <disk_ioctl>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d001      	beq.n	800c2e8 <sync_fs+0xcc>
 800c2e4:	2301      	movs	r3, #1
 800c2e6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c2e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3710      	adds	r7, #16
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}
 800c2f2:	bf00      	nop
 800c2f4:	41615252 	.word	0x41615252
 800c2f8:	61417272 	.word	0x61417272

0800c2fc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b083      	sub	sp, #12
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
 800c304:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	3b02      	subs	r3, #2
 800c30a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	69db      	ldr	r3, [r3, #28]
 800c310:	3b02      	subs	r3, #2
 800c312:	683a      	ldr	r2, [r7, #0]
 800c314:	429a      	cmp	r2, r3
 800c316:	d301      	bcc.n	800c31c <clust2sect+0x20>
 800c318:	2300      	movs	r3, #0
 800c31a:	e008      	b.n	800c32e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	895b      	ldrh	r3, [r3, #10]
 800c320:	461a      	mov	r2, r3
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	fb03 f202 	mul.w	r2, r3, r2
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c32c:	4413      	add	r3, r2
}
 800c32e:	4618      	mov	r0, r3
 800c330:	370c      	adds	r7, #12
 800c332:	46bd      	mov	sp, r7
 800c334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c338:	4770      	bx	lr

0800c33a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c33a:	b580      	push	{r7, lr}
 800c33c:	b086      	sub	sp, #24
 800c33e:	af00      	add	r7, sp, #0
 800c340:	6078      	str	r0, [r7, #4]
 800c342:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	2b01      	cmp	r3, #1
 800c34e:	d904      	bls.n	800c35a <get_fat+0x20>
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	69db      	ldr	r3, [r3, #28]
 800c354:	683a      	ldr	r2, [r7, #0]
 800c356:	429a      	cmp	r2, r3
 800c358:	d302      	bcc.n	800c360 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c35a:	2301      	movs	r3, #1
 800c35c:	617b      	str	r3, [r7, #20]
 800c35e:	e0b7      	b.n	800c4d0 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c360:	f04f 33ff 	mov.w	r3, #4294967295
 800c364:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c366:	693b      	ldr	r3, [r7, #16]
 800c368:	781b      	ldrb	r3, [r3, #0]
 800c36a:	2b02      	cmp	r3, #2
 800c36c:	d05a      	beq.n	800c424 <get_fat+0xea>
 800c36e:	2b03      	cmp	r3, #3
 800c370:	d07d      	beq.n	800c46e <get_fat+0x134>
 800c372:	2b01      	cmp	r3, #1
 800c374:	f040 80a2 	bne.w	800c4bc <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	60fb      	str	r3, [r7, #12]
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	085b      	lsrs	r3, r3, #1
 800c380:	68fa      	ldr	r2, [r7, #12]
 800c382:	4413      	add	r3, r2
 800c384:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	899b      	ldrh	r3, [r3, #12]
 800c38e:	4619      	mov	r1, r3
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	fbb3 f3f1 	udiv	r3, r3, r1
 800c396:	4413      	add	r3, r2
 800c398:	4619      	mov	r1, r3
 800c39a:	6938      	ldr	r0, [r7, #16]
 800c39c:	f7ff ff10 	bl	800c1c0 <move_window>
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	f040 808d 	bne.w	800c4c2 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	1c5a      	adds	r2, r3, #1
 800c3ac:	60fa      	str	r2, [r7, #12]
 800c3ae:	693a      	ldr	r2, [r7, #16]
 800c3b0:	8992      	ldrh	r2, [r2, #12]
 800c3b2:	fbb3 f1f2 	udiv	r1, r3, r2
 800c3b6:	fb02 f201 	mul.w	r2, r2, r1
 800c3ba:	1a9b      	subs	r3, r3, r2
 800c3bc:	693a      	ldr	r2, [r7, #16]
 800c3be:	4413      	add	r3, r2
 800c3c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c3c4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c3ca:	693b      	ldr	r3, [r7, #16]
 800c3cc:	899b      	ldrh	r3, [r3, #12]
 800c3ce:	4619      	mov	r1, r3
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	fbb3 f3f1 	udiv	r3, r3, r1
 800c3d6:	4413      	add	r3, r2
 800c3d8:	4619      	mov	r1, r3
 800c3da:	6938      	ldr	r0, [r7, #16]
 800c3dc:	f7ff fef0 	bl	800c1c0 <move_window>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d16f      	bne.n	800c4c6 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c3e6:	693b      	ldr	r3, [r7, #16]
 800c3e8:	899b      	ldrh	r3, [r3, #12]
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	fbb3 f1f2 	udiv	r1, r3, r2
 800c3f2:	fb02 f201 	mul.w	r2, r2, r1
 800c3f6:	1a9b      	subs	r3, r3, r2
 800c3f8:	693a      	ldr	r2, [r7, #16]
 800c3fa:	4413      	add	r3, r2
 800c3fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c400:	021b      	lsls	r3, r3, #8
 800c402:	461a      	mov	r2, r3
 800c404:	68bb      	ldr	r3, [r7, #8]
 800c406:	4313      	orrs	r3, r2
 800c408:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c40a:	683b      	ldr	r3, [r7, #0]
 800c40c:	f003 0301 	and.w	r3, r3, #1
 800c410:	2b00      	cmp	r3, #0
 800c412:	d002      	beq.n	800c41a <get_fat+0xe0>
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	091b      	lsrs	r3, r3, #4
 800c418:	e002      	b.n	800c420 <get_fat+0xe6>
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c420:	617b      	str	r3, [r7, #20]
			break;
 800c422:	e055      	b.n	800c4d0 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c424:	693b      	ldr	r3, [r7, #16]
 800c426:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	899b      	ldrh	r3, [r3, #12]
 800c42c:	085b      	lsrs	r3, r3, #1
 800c42e:	b29b      	uxth	r3, r3
 800c430:	4619      	mov	r1, r3
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	fbb3 f3f1 	udiv	r3, r3, r1
 800c438:	4413      	add	r3, r2
 800c43a:	4619      	mov	r1, r3
 800c43c:	6938      	ldr	r0, [r7, #16]
 800c43e:	f7ff febf 	bl	800c1c0 <move_window>
 800c442:	4603      	mov	r3, r0
 800c444:	2b00      	cmp	r3, #0
 800c446:	d140      	bne.n	800c4ca <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	005b      	lsls	r3, r3, #1
 800c452:	693a      	ldr	r2, [r7, #16]
 800c454:	8992      	ldrh	r2, [r2, #12]
 800c456:	fbb3 f0f2 	udiv	r0, r3, r2
 800c45a:	fb02 f200 	mul.w	r2, r2, r0
 800c45e:	1a9b      	subs	r3, r3, r2
 800c460:	440b      	add	r3, r1
 800c462:	4618      	mov	r0, r3
 800c464:	f7ff fbfc 	bl	800bc60 <ld_word>
 800c468:	4603      	mov	r3, r0
 800c46a:	617b      	str	r3, [r7, #20]
			break;
 800c46c:	e030      	b.n	800c4d0 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c46e:	693b      	ldr	r3, [r7, #16]
 800c470:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	899b      	ldrh	r3, [r3, #12]
 800c476:	089b      	lsrs	r3, r3, #2
 800c478:	b29b      	uxth	r3, r3
 800c47a:	4619      	mov	r1, r3
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	fbb3 f3f1 	udiv	r3, r3, r1
 800c482:	4413      	add	r3, r2
 800c484:	4619      	mov	r1, r3
 800c486:	6938      	ldr	r0, [r7, #16]
 800c488:	f7ff fe9a 	bl	800c1c0 <move_window>
 800c48c:	4603      	mov	r3, r0
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d11d      	bne.n	800c4ce <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	009b      	lsls	r3, r3, #2
 800c49c:	693a      	ldr	r2, [r7, #16]
 800c49e:	8992      	ldrh	r2, [r2, #12]
 800c4a0:	fbb3 f0f2 	udiv	r0, r3, r2
 800c4a4:	fb02 f200 	mul.w	r2, r2, r0
 800c4a8:	1a9b      	subs	r3, r3, r2
 800c4aa:	440b      	add	r3, r1
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f7ff fbef 	bl	800bc90 <ld_dword>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c4b8:	617b      	str	r3, [r7, #20]
			break;
 800c4ba:	e009      	b.n	800c4d0 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c4bc:	2301      	movs	r3, #1
 800c4be:	617b      	str	r3, [r7, #20]
 800c4c0:	e006      	b.n	800c4d0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4c2:	bf00      	nop
 800c4c4:	e004      	b.n	800c4d0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4c6:	bf00      	nop
 800c4c8:	e002      	b.n	800c4d0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c4ca:	bf00      	nop
 800c4cc:	e000      	b.n	800c4d0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c4ce:	bf00      	nop
		}
	}

	return val;
 800c4d0:	697b      	ldr	r3, [r7, #20]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3718      	adds	r7, #24
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}

0800c4da <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c4da:	b590      	push	{r4, r7, lr}
 800c4dc:	b089      	sub	sp, #36	; 0x24
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	60f8      	str	r0, [r7, #12]
 800c4e2:	60b9      	str	r1, [r7, #8]
 800c4e4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c4e6:	2302      	movs	r3, #2
 800c4e8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	2b01      	cmp	r3, #1
 800c4ee:	f240 8106 	bls.w	800c6fe <put_fat+0x224>
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	69db      	ldr	r3, [r3, #28]
 800c4f6:	68ba      	ldr	r2, [r7, #8]
 800c4f8:	429a      	cmp	r2, r3
 800c4fa:	f080 8100 	bcs.w	800c6fe <put_fat+0x224>
		switch (fs->fs_type) {
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	781b      	ldrb	r3, [r3, #0]
 800c502:	2b02      	cmp	r3, #2
 800c504:	f000 8088 	beq.w	800c618 <put_fat+0x13e>
 800c508:	2b03      	cmp	r3, #3
 800c50a:	f000 80b0 	beq.w	800c66e <put_fat+0x194>
 800c50e:	2b01      	cmp	r3, #1
 800c510:	f040 80f5 	bne.w	800c6fe <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c514:	68bb      	ldr	r3, [r7, #8]
 800c516:	61bb      	str	r3, [r7, #24]
 800c518:	69bb      	ldr	r3, [r7, #24]
 800c51a:	085b      	lsrs	r3, r3, #1
 800c51c:	69ba      	ldr	r2, [r7, #24]
 800c51e:	4413      	add	r3, r2
 800c520:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	899b      	ldrh	r3, [r3, #12]
 800c52a:	4619      	mov	r1, r3
 800c52c:	69bb      	ldr	r3, [r7, #24]
 800c52e:	fbb3 f3f1 	udiv	r3, r3, r1
 800c532:	4413      	add	r3, r2
 800c534:	4619      	mov	r1, r3
 800c536:	68f8      	ldr	r0, [r7, #12]
 800c538:	f7ff fe42 	bl	800c1c0 <move_window>
 800c53c:	4603      	mov	r3, r0
 800c53e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c540:	7ffb      	ldrb	r3, [r7, #31]
 800c542:	2b00      	cmp	r3, #0
 800c544:	f040 80d4 	bne.w	800c6f0 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c54e:	69bb      	ldr	r3, [r7, #24]
 800c550:	1c5a      	adds	r2, r3, #1
 800c552:	61ba      	str	r2, [r7, #24]
 800c554:	68fa      	ldr	r2, [r7, #12]
 800c556:	8992      	ldrh	r2, [r2, #12]
 800c558:	fbb3 f0f2 	udiv	r0, r3, r2
 800c55c:	fb02 f200 	mul.w	r2, r2, r0
 800c560:	1a9b      	subs	r3, r3, r2
 800c562:	440b      	add	r3, r1
 800c564:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	f003 0301 	and.w	r3, r3, #1
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d00d      	beq.n	800c58c <put_fat+0xb2>
 800c570:	697b      	ldr	r3, [r7, #20]
 800c572:	781b      	ldrb	r3, [r3, #0]
 800c574:	b25b      	sxtb	r3, r3
 800c576:	f003 030f 	and.w	r3, r3, #15
 800c57a:	b25a      	sxtb	r2, r3
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	b2db      	uxtb	r3, r3
 800c580:	011b      	lsls	r3, r3, #4
 800c582:	b25b      	sxtb	r3, r3
 800c584:	4313      	orrs	r3, r2
 800c586:	b25b      	sxtb	r3, r3
 800c588:	b2db      	uxtb	r3, r3
 800c58a:	e001      	b.n	800c590 <put_fat+0xb6>
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	b2db      	uxtb	r3, r3
 800c590:	697a      	ldr	r2, [r7, #20]
 800c592:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	2201      	movs	r2, #1
 800c598:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	899b      	ldrh	r3, [r3, #12]
 800c5a2:	4619      	mov	r1, r3
 800c5a4:	69bb      	ldr	r3, [r7, #24]
 800c5a6:	fbb3 f3f1 	udiv	r3, r3, r1
 800c5aa:	4413      	add	r3, r2
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	68f8      	ldr	r0, [r7, #12]
 800c5b0:	f7ff fe06 	bl	800c1c0 <move_window>
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c5b8:	7ffb      	ldrb	r3, [r7, #31]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	f040 809a 	bne.w	800c6f4 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	899b      	ldrh	r3, [r3, #12]
 800c5ca:	461a      	mov	r2, r3
 800c5cc:	69bb      	ldr	r3, [r7, #24]
 800c5ce:	fbb3 f0f2 	udiv	r0, r3, r2
 800c5d2:	fb02 f200 	mul.w	r2, r2, r0
 800c5d6:	1a9b      	subs	r3, r3, r2
 800c5d8:	440b      	add	r3, r1
 800c5da:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	f003 0301 	and.w	r3, r3, #1
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d003      	beq.n	800c5ee <put_fat+0x114>
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	091b      	lsrs	r3, r3, #4
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	e00e      	b.n	800c60c <put_fat+0x132>
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	781b      	ldrb	r3, [r3, #0]
 800c5f2:	b25b      	sxtb	r3, r3
 800c5f4:	f023 030f 	bic.w	r3, r3, #15
 800c5f8:	b25a      	sxtb	r2, r3
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	0a1b      	lsrs	r3, r3, #8
 800c5fe:	b25b      	sxtb	r3, r3
 800c600:	f003 030f 	and.w	r3, r3, #15
 800c604:	b25b      	sxtb	r3, r3
 800c606:	4313      	orrs	r3, r2
 800c608:	b25b      	sxtb	r3, r3
 800c60a:	b2db      	uxtb	r3, r3
 800c60c:	697a      	ldr	r2, [r7, #20]
 800c60e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	2201      	movs	r2, #1
 800c614:	70da      	strb	r2, [r3, #3]
			break;
 800c616:	e072      	b.n	800c6fe <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	899b      	ldrh	r3, [r3, #12]
 800c620:	085b      	lsrs	r3, r3, #1
 800c622:	b29b      	uxth	r3, r3
 800c624:	4619      	mov	r1, r3
 800c626:	68bb      	ldr	r3, [r7, #8]
 800c628:	fbb3 f3f1 	udiv	r3, r3, r1
 800c62c:	4413      	add	r3, r2
 800c62e:	4619      	mov	r1, r3
 800c630:	68f8      	ldr	r0, [r7, #12]
 800c632:	f7ff fdc5 	bl	800c1c0 <move_window>
 800c636:	4603      	mov	r3, r0
 800c638:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c63a:	7ffb      	ldrb	r3, [r7, #31]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d15b      	bne.n	800c6f8 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	005b      	lsls	r3, r3, #1
 800c64a:	68fa      	ldr	r2, [r7, #12]
 800c64c:	8992      	ldrh	r2, [r2, #12]
 800c64e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c652:	fb02 f200 	mul.w	r2, r2, r0
 800c656:	1a9b      	subs	r3, r3, r2
 800c658:	440b      	add	r3, r1
 800c65a:	687a      	ldr	r2, [r7, #4]
 800c65c:	b292      	uxth	r2, r2
 800c65e:	4611      	mov	r1, r2
 800c660:	4618      	mov	r0, r3
 800c662:	f7ff fb38 	bl	800bcd6 <st_word>
			fs->wflag = 1;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	2201      	movs	r2, #1
 800c66a:	70da      	strb	r2, [r3, #3]
			break;
 800c66c:	e047      	b.n	800c6fe <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	899b      	ldrh	r3, [r3, #12]
 800c676:	089b      	lsrs	r3, r3, #2
 800c678:	b29b      	uxth	r3, r3
 800c67a:	4619      	mov	r1, r3
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	fbb3 f3f1 	udiv	r3, r3, r1
 800c682:	4413      	add	r3, r2
 800c684:	4619      	mov	r1, r3
 800c686:	68f8      	ldr	r0, [r7, #12]
 800c688:	f7ff fd9a 	bl	800c1c0 <move_window>
 800c68c:	4603      	mov	r3, r0
 800c68e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c690:	7ffb      	ldrb	r3, [r7, #31]
 800c692:	2b00      	cmp	r3, #0
 800c694:	d132      	bne.n	800c6fc <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	009b      	lsls	r3, r3, #2
 800c6a6:	68fa      	ldr	r2, [r7, #12]
 800c6a8:	8992      	ldrh	r2, [r2, #12]
 800c6aa:	fbb3 f0f2 	udiv	r0, r3, r2
 800c6ae:	fb02 f200 	mul.w	r2, r2, r0
 800c6b2:	1a9b      	subs	r3, r3, r2
 800c6b4:	440b      	add	r3, r1
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7ff faea 	bl	800bc90 <ld_dword>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c6c2:	4323      	orrs	r3, r4
 800c6c4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c6cc:	68bb      	ldr	r3, [r7, #8]
 800c6ce:	009b      	lsls	r3, r3, #2
 800c6d0:	68fa      	ldr	r2, [r7, #12]
 800c6d2:	8992      	ldrh	r2, [r2, #12]
 800c6d4:	fbb3 f0f2 	udiv	r0, r3, r2
 800c6d8:	fb02 f200 	mul.w	r2, r2, r0
 800c6dc:	1a9b      	subs	r3, r3, r2
 800c6de:	440b      	add	r3, r1
 800c6e0:	6879      	ldr	r1, [r7, #4]
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	f7ff fb12 	bl	800bd0c <st_dword>
			fs->wflag = 1;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	70da      	strb	r2, [r3, #3]
			break;
 800c6ee:	e006      	b.n	800c6fe <put_fat+0x224>
			if (res != FR_OK) break;
 800c6f0:	bf00      	nop
 800c6f2:	e004      	b.n	800c6fe <put_fat+0x224>
			if (res != FR_OK) break;
 800c6f4:	bf00      	nop
 800c6f6:	e002      	b.n	800c6fe <put_fat+0x224>
			if (res != FR_OK) break;
 800c6f8:	bf00      	nop
 800c6fa:	e000      	b.n	800c6fe <put_fat+0x224>
			if (res != FR_OK) break;
 800c6fc:	bf00      	nop
		}
	}
	return res;
 800c6fe:	7ffb      	ldrb	r3, [r7, #31]
}
 800c700:	4618      	mov	r0, r3
 800c702:	3724      	adds	r7, #36	; 0x24
 800c704:	46bd      	mov	sp, r7
 800c706:	bd90      	pop	{r4, r7, pc}

0800c708 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b088      	sub	sp, #32
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	60f8      	str	r0, [r7, #12]
 800c710:	60b9      	str	r1, [r7, #8]
 800c712:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c714:	2300      	movs	r3, #0
 800c716:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	2b01      	cmp	r3, #1
 800c722:	d904      	bls.n	800c72e <remove_chain+0x26>
 800c724:	69bb      	ldr	r3, [r7, #24]
 800c726:	69db      	ldr	r3, [r3, #28]
 800c728:	68ba      	ldr	r2, [r7, #8]
 800c72a:	429a      	cmp	r2, r3
 800c72c:	d301      	bcc.n	800c732 <remove_chain+0x2a>
 800c72e:	2302      	movs	r3, #2
 800c730:	e04b      	b.n	800c7ca <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d00c      	beq.n	800c752 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c738:	f04f 32ff 	mov.w	r2, #4294967295
 800c73c:	6879      	ldr	r1, [r7, #4]
 800c73e:	69b8      	ldr	r0, [r7, #24]
 800c740:	f7ff fecb 	bl	800c4da <put_fat>
 800c744:	4603      	mov	r3, r0
 800c746:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c748:	7ffb      	ldrb	r3, [r7, #31]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d001      	beq.n	800c752 <remove_chain+0x4a>
 800c74e:	7ffb      	ldrb	r3, [r7, #31]
 800c750:	e03b      	b.n	800c7ca <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c752:	68b9      	ldr	r1, [r7, #8]
 800c754:	68f8      	ldr	r0, [r7, #12]
 800c756:	f7ff fdf0 	bl	800c33a <get_fat>
 800c75a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d031      	beq.n	800c7c6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	2b01      	cmp	r3, #1
 800c766:	d101      	bne.n	800c76c <remove_chain+0x64>
 800c768:	2302      	movs	r3, #2
 800c76a:	e02e      	b.n	800c7ca <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c76c:	697b      	ldr	r3, [r7, #20]
 800c76e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c772:	d101      	bne.n	800c778 <remove_chain+0x70>
 800c774:	2301      	movs	r3, #1
 800c776:	e028      	b.n	800c7ca <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c778:	2200      	movs	r2, #0
 800c77a:	68b9      	ldr	r1, [r7, #8]
 800c77c:	69b8      	ldr	r0, [r7, #24]
 800c77e:	f7ff feac 	bl	800c4da <put_fat>
 800c782:	4603      	mov	r3, r0
 800c784:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c786:	7ffb      	ldrb	r3, [r7, #31]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d001      	beq.n	800c790 <remove_chain+0x88>
 800c78c:	7ffb      	ldrb	r3, [r7, #31]
 800c78e:	e01c      	b.n	800c7ca <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c790:	69bb      	ldr	r3, [r7, #24]
 800c792:	699a      	ldr	r2, [r3, #24]
 800c794:	69bb      	ldr	r3, [r7, #24]
 800c796:	69db      	ldr	r3, [r3, #28]
 800c798:	3b02      	subs	r3, #2
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d20b      	bcs.n	800c7b6 <remove_chain+0xae>
			fs->free_clst++;
 800c79e:	69bb      	ldr	r3, [r7, #24]
 800c7a0:	699b      	ldr	r3, [r3, #24]
 800c7a2:	1c5a      	adds	r2, r3, #1
 800c7a4:	69bb      	ldr	r3, [r7, #24]
 800c7a6:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800c7a8:	69bb      	ldr	r3, [r7, #24]
 800c7aa:	791b      	ldrb	r3, [r3, #4]
 800c7ac:	f043 0301 	orr.w	r3, r3, #1
 800c7b0:	b2da      	uxtb	r2, r3
 800c7b2:	69bb      	ldr	r3, [r7, #24]
 800c7b4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c7b6:	697b      	ldr	r3, [r7, #20]
 800c7b8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c7ba:	69bb      	ldr	r3, [r7, #24]
 800c7bc:	69db      	ldr	r3, [r3, #28]
 800c7be:	68ba      	ldr	r2, [r7, #8]
 800c7c0:	429a      	cmp	r2, r3
 800c7c2:	d3c6      	bcc.n	800c752 <remove_chain+0x4a>
 800c7c4:	e000      	b.n	800c7c8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c7c6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c7c8:	2300      	movs	r3, #0
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3720      	adds	r7, #32
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}

0800c7d2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c7d2:	b580      	push	{r7, lr}
 800c7d4:	b088      	sub	sp, #32
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
 800c7da:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d10d      	bne.n	800c804 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	695b      	ldr	r3, [r3, #20]
 800c7ec:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c7ee:	69bb      	ldr	r3, [r7, #24]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d004      	beq.n	800c7fe <create_chain+0x2c>
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	69db      	ldr	r3, [r3, #28]
 800c7f8:	69ba      	ldr	r2, [r7, #24]
 800c7fa:	429a      	cmp	r2, r3
 800c7fc:	d31b      	bcc.n	800c836 <create_chain+0x64>
 800c7fe:	2301      	movs	r3, #1
 800c800:	61bb      	str	r3, [r7, #24]
 800c802:	e018      	b.n	800c836 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c804:	6839      	ldr	r1, [r7, #0]
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f7ff fd97 	bl	800c33a <get_fat>
 800c80c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2b01      	cmp	r3, #1
 800c812:	d801      	bhi.n	800c818 <create_chain+0x46>
 800c814:	2301      	movs	r3, #1
 800c816:	e070      	b.n	800c8fa <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c81e:	d101      	bne.n	800c824 <create_chain+0x52>
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	e06a      	b.n	800c8fa <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c824:	693b      	ldr	r3, [r7, #16]
 800c826:	69db      	ldr	r3, [r3, #28]
 800c828:	68fa      	ldr	r2, [r7, #12]
 800c82a:	429a      	cmp	r2, r3
 800c82c:	d201      	bcs.n	800c832 <create_chain+0x60>
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	e063      	b.n	800c8fa <create_chain+0x128>
		scl = clst;
 800c832:	683b      	ldr	r3, [r7, #0]
 800c834:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c836:	69bb      	ldr	r3, [r7, #24]
 800c838:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c83a:	69fb      	ldr	r3, [r7, #28]
 800c83c:	3301      	adds	r3, #1
 800c83e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c840:	693b      	ldr	r3, [r7, #16]
 800c842:	69db      	ldr	r3, [r3, #28]
 800c844:	69fa      	ldr	r2, [r7, #28]
 800c846:	429a      	cmp	r2, r3
 800c848:	d307      	bcc.n	800c85a <create_chain+0x88>
				ncl = 2;
 800c84a:	2302      	movs	r3, #2
 800c84c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c84e:	69fa      	ldr	r2, [r7, #28]
 800c850:	69bb      	ldr	r3, [r7, #24]
 800c852:	429a      	cmp	r2, r3
 800c854:	d901      	bls.n	800c85a <create_chain+0x88>
 800c856:	2300      	movs	r3, #0
 800c858:	e04f      	b.n	800c8fa <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c85a:	69f9      	ldr	r1, [r7, #28]
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f7ff fd6c 	bl	800c33a <get_fat>
 800c862:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c864:	68fb      	ldr	r3, [r7, #12]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d00e      	beq.n	800c888 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	d003      	beq.n	800c878 <create_chain+0xa6>
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c876:	d101      	bne.n	800c87c <create_chain+0xaa>
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	e03e      	b.n	800c8fa <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c87c:	69fa      	ldr	r2, [r7, #28]
 800c87e:	69bb      	ldr	r3, [r7, #24]
 800c880:	429a      	cmp	r2, r3
 800c882:	d1da      	bne.n	800c83a <create_chain+0x68>
 800c884:	2300      	movs	r3, #0
 800c886:	e038      	b.n	800c8fa <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c888:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c88a:	f04f 32ff 	mov.w	r2, #4294967295
 800c88e:	69f9      	ldr	r1, [r7, #28]
 800c890:	6938      	ldr	r0, [r7, #16]
 800c892:	f7ff fe22 	bl	800c4da <put_fat>
 800c896:	4603      	mov	r3, r0
 800c898:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c89a:	7dfb      	ldrb	r3, [r7, #23]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d109      	bne.n	800c8b4 <create_chain+0xe2>
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d006      	beq.n	800c8b4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c8a6:	69fa      	ldr	r2, [r7, #28]
 800c8a8:	6839      	ldr	r1, [r7, #0]
 800c8aa:	6938      	ldr	r0, [r7, #16]
 800c8ac:	f7ff fe15 	bl	800c4da <put_fat>
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c8b4:	7dfb      	ldrb	r3, [r7, #23]
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d116      	bne.n	800c8e8 <create_chain+0x116>
		fs->last_clst = ncl;
 800c8ba:	693b      	ldr	r3, [r7, #16]
 800c8bc:	69fa      	ldr	r2, [r7, #28]
 800c8be:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c8c0:	693b      	ldr	r3, [r7, #16]
 800c8c2:	699a      	ldr	r2, [r3, #24]
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	69db      	ldr	r3, [r3, #28]
 800c8c8:	3b02      	subs	r3, #2
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d804      	bhi.n	800c8d8 <create_chain+0x106>
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	699b      	ldr	r3, [r3, #24]
 800c8d2:	1e5a      	subs	r2, r3, #1
 800c8d4:	693b      	ldr	r3, [r7, #16]
 800c8d6:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800c8d8:	693b      	ldr	r3, [r7, #16]
 800c8da:	791b      	ldrb	r3, [r3, #4]
 800c8dc:	f043 0301 	orr.w	r3, r3, #1
 800c8e0:	b2da      	uxtb	r2, r3
 800c8e2:	693b      	ldr	r3, [r7, #16]
 800c8e4:	711a      	strb	r2, [r3, #4]
 800c8e6:	e007      	b.n	800c8f8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c8e8:	7dfb      	ldrb	r3, [r7, #23]
 800c8ea:	2b01      	cmp	r3, #1
 800c8ec:	d102      	bne.n	800c8f4 <create_chain+0x122>
 800c8ee:	f04f 33ff 	mov.w	r3, #4294967295
 800c8f2:	e000      	b.n	800c8f6 <create_chain+0x124>
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c8f8:	69fb      	ldr	r3, [r7, #28]
}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	3720      	adds	r7, #32
 800c8fe:	46bd      	mov	sp, r7
 800c900:	bd80      	pop	{r7, pc}

0800c902 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c902:	b480      	push	{r7}
 800c904:	b087      	sub	sp, #28
 800c906:	af00      	add	r7, sp, #0
 800c908:	6078      	str	r0, [r7, #4]
 800c90a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c916:	3304      	adds	r3, #4
 800c918:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	899b      	ldrh	r3, [r3, #12]
 800c91e:	461a      	mov	r2, r3
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	fbb3 f3f2 	udiv	r3, r3, r2
 800c926:	68fa      	ldr	r2, [r7, #12]
 800c928:	8952      	ldrh	r2, [r2, #10]
 800c92a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c92e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	1d1a      	adds	r2, r3, #4
 800c934:	613a      	str	r2, [r7, #16]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d101      	bne.n	800c944 <clmt_clust+0x42>
 800c940:	2300      	movs	r3, #0
 800c942:	e010      	b.n	800c966 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800c944:	697a      	ldr	r2, [r7, #20]
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	429a      	cmp	r2, r3
 800c94a:	d307      	bcc.n	800c95c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800c94c:	697a      	ldr	r2, [r7, #20]
 800c94e:	68bb      	ldr	r3, [r7, #8]
 800c950:	1ad3      	subs	r3, r2, r3
 800c952:	617b      	str	r3, [r7, #20]
 800c954:	693b      	ldr	r3, [r7, #16]
 800c956:	3304      	adds	r3, #4
 800c958:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c95a:	e7e9      	b.n	800c930 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800c95c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c95e:	693b      	ldr	r3, [r7, #16]
 800c960:	681a      	ldr	r2, [r3, #0]
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	4413      	add	r3, r2
}
 800c966:	4618      	mov	r0, r3
 800c968:	371c      	adds	r7, #28
 800c96a:	46bd      	mov	sp, r7
 800c96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c970:	4770      	bx	lr

0800c972 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c972:	b580      	push	{r7, lr}
 800c974:	b086      	sub	sp, #24
 800c976:	af00      	add	r7, sp, #0
 800c978:	6078      	str	r0, [r7, #4]
 800c97a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c988:	d204      	bcs.n	800c994 <dir_sdi+0x22>
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	f003 031f 	and.w	r3, r3, #31
 800c990:	2b00      	cmp	r3, #0
 800c992:	d001      	beq.n	800c998 <dir_sdi+0x26>
		return FR_INT_ERR;
 800c994:	2302      	movs	r3, #2
 800c996:	e071      	b.n	800ca7c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	683a      	ldr	r2, [r7, #0]
 800c99c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	689b      	ldr	r3, [r3, #8]
 800c9a2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d106      	bne.n	800c9b8 <dir_sdi+0x46>
 800c9aa:	693b      	ldr	r3, [r7, #16]
 800c9ac:	781b      	ldrb	r3, [r3, #0]
 800c9ae:	2b02      	cmp	r3, #2
 800c9b0:	d902      	bls.n	800c9b8 <dir_sdi+0x46>
		clst = fs->dirbase;
 800c9b2:	693b      	ldr	r3, [r7, #16]
 800c9b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9b6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d10c      	bne.n	800c9d8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c9be:	683b      	ldr	r3, [r7, #0]
 800c9c0:	095b      	lsrs	r3, r3, #5
 800c9c2:	693a      	ldr	r2, [r7, #16]
 800c9c4:	8912      	ldrh	r2, [r2, #8]
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d301      	bcc.n	800c9ce <dir_sdi+0x5c>
 800c9ca:	2302      	movs	r3, #2
 800c9cc:	e056      	b.n	800ca7c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800c9ce:	693b      	ldr	r3, [r7, #16]
 800c9d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	61da      	str	r2, [r3, #28]
 800c9d6:	e02d      	b.n	800ca34 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c9d8:	693b      	ldr	r3, [r7, #16]
 800c9da:	895b      	ldrh	r3, [r3, #10]
 800c9dc:	461a      	mov	r2, r3
 800c9de:	693b      	ldr	r3, [r7, #16]
 800c9e0:	899b      	ldrh	r3, [r3, #12]
 800c9e2:	fb03 f302 	mul.w	r3, r3, r2
 800c9e6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c9e8:	e019      	b.n	800ca1e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	6979      	ldr	r1, [r7, #20]
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	f7ff fca3 	bl	800c33a <get_fat>
 800c9f4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9fc:	d101      	bne.n	800ca02 <dir_sdi+0x90>
 800c9fe:	2301      	movs	r3, #1
 800ca00:	e03c      	b.n	800ca7c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	2b01      	cmp	r3, #1
 800ca06:	d904      	bls.n	800ca12 <dir_sdi+0xa0>
 800ca08:	693b      	ldr	r3, [r7, #16]
 800ca0a:	69db      	ldr	r3, [r3, #28]
 800ca0c:	697a      	ldr	r2, [r7, #20]
 800ca0e:	429a      	cmp	r2, r3
 800ca10:	d301      	bcc.n	800ca16 <dir_sdi+0xa4>
 800ca12:	2302      	movs	r3, #2
 800ca14:	e032      	b.n	800ca7c <dir_sdi+0x10a>
			ofs -= csz;
 800ca16:	683a      	ldr	r2, [r7, #0]
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	1ad3      	subs	r3, r2, r3
 800ca1c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ca1e:	683a      	ldr	r2, [r7, #0]
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	429a      	cmp	r2, r3
 800ca24:	d2e1      	bcs.n	800c9ea <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800ca26:	6979      	ldr	r1, [r7, #20]
 800ca28:	6938      	ldr	r0, [r7, #16]
 800ca2a:	f7ff fc67 	bl	800c2fc <clust2sect>
 800ca2e:	4602      	mov	r2, r0
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	697a      	ldr	r2, [r7, #20]
 800ca38:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	69db      	ldr	r3, [r3, #28]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d101      	bne.n	800ca46 <dir_sdi+0xd4>
 800ca42:	2302      	movs	r3, #2
 800ca44:	e01a      	b.n	800ca7c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	69da      	ldr	r2, [r3, #28]
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	899b      	ldrh	r3, [r3, #12]
 800ca4e:	4619      	mov	r1, r3
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	fbb3 f3f1 	udiv	r3, r3, r1
 800ca56:	441a      	add	r2, r3
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	899b      	ldrh	r3, [r3, #12]
 800ca66:	461a      	mov	r2, r3
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	fbb3 f0f2 	udiv	r0, r3, r2
 800ca6e:	fb02 f200 	mul.w	r2, r2, r0
 800ca72:	1a9b      	subs	r3, r3, r2
 800ca74:	18ca      	adds	r2, r1, r3
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ca7a:	2300      	movs	r3, #0
}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	3718      	adds	r7, #24
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}

0800ca84 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b086      	sub	sp, #24
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]
 800ca8c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	695b      	ldr	r3, [r3, #20]
 800ca98:	3320      	adds	r3, #32
 800ca9a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	69db      	ldr	r3, [r3, #28]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d003      	beq.n	800caac <dir_next+0x28>
 800caa4:	68bb      	ldr	r3, [r7, #8]
 800caa6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800caaa:	d301      	bcc.n	800cab0 <dir_next+0x2c>
 800caac:	2304      	movs	r3, #4
 800caae:	e0bb      	b.n	800cc28 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	899b      	ldrh	r3, [r3, #12]
 800cab4:	461a      	mov	r2, r3
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	fbb3 f1f2 	udiv	r1, r3, r2
 800cabc:	fb02 f201 	mul.w	r2, r2, r1
 800cac0:	1a9b      	subs	r3, r3, r2
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	f040 809d 	bne.w	800cc02 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	69db      	ldr	r3, [r3, #28]
 800cacc:	1c5a      	adds	r2, r3, #1
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	699b      	ldr	r3, [r3, #24]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d10b      	bne.n	800caf2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	095b      	lsrs	r3, r3, #5
 800cade:	68fa      	ldr	r2, [r7, #12]
 800cae0:	8912      	ldrh	r2, [r2, #8]
 800cae2:	4293      	cmp	r3, r2
 800cae4:	f0c0 808d 	bcc.w	800cc02 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2200      	movs	r2, #0
 800caec:	61da      	str	r2, [r3, #28]
 800caee:	2304      	movs	r3, #4
 800caf0:	e09a      	b.n	800cc28 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	899b      	ldrh	r3, [r3, #12]
 800caf6:	461a      	mov	r2, r3
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	fbb3 f3f2 	udiv	r3, r3, r2
 800cafe:	68fa      	ldr	r2, [r7, #12]
 800cb00:	8952      	ldrh	r2, [r2, #10]
 800cb02:	3a01      	subs	r2, #1
 800cb04:	4013      	ands	r3, r2
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d17b      	bne.n	800cc02 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cb0a:	687a      	ldr	r2, [r7, #4]
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	699b      	ldr	r3, [r3, #24]
 800cb10:	4619      	mov	r1, r3
 800cb12:	4610      	mov	r0, r2
 800cb14:	f7ff fc11 	bl	800c33a <get_fat>
 800cb18:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cb1a:	697b      	ldr	r3, [r7, #20]
 800cb1c:	2b01      	cmp	r3, #1
 800cb1e:	d801      	bhi.n	800cb24 <dir_next+0xa0>
 800cb20:	2302      	movs	r3, #2
 800cb22:	e081      	b.n	800cc28 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb2a:	d101      	bne.n	800cb30 <dir_next+0xac>
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	e07b      	b.n	800cc28 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	69db      	ldr	r3, [r3, #28]
 800cb34:	697a      	ldr	r2, [r7, #20]
 800cb36:	429a      	cmp	r2, r3
 800cb38:	d359      	bcc.n	800cbee <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d104      	bne.n	800cb4a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2200      	movs	r2, #0
 800cb44:	61da      	str	r2, [r3, #28]
 800cb46:	2304      	movs	r3, #4
 800cb48:	e06e      	b.n	800cc28 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	699b      	ldr	r3, [r3, #24]
 800cb50:	4619      	mov	r1, r3
 800cb52:	4610      	mov	r0, r2
 800cb54:	f7ff fe3d 	bl	800c7d2 <create_chain>
 800cb58:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cb5a:	697b      	ldr	r3, [r7, #20]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d101      	bne.n	800cb64 <dir_next+0xe0>
 800cb60:	2307      	movs	r3, #7
 800cb62:	e061      	b.n	800cc28 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cb64:	697b      	ldr	r3, [r7, #20]
 800cb66:	2b01      	cmp	r3, #1
 800cb68:	d101      	bne.n	800cb6e <dir_next+0xea>
 800cb6a:	2302      	movs	r3, #2
 800cb6c:	e05c      	b.n	800cc28 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cb6e:	697b      	ldr	r3, [r7, #20]
 800cb70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb74:	d101      	bne.n	800cb7a <dir_next+0xf6>
 800cb76:	2301      	movs	r3, #1
 800cb78:	e056      	b.n	800cc28 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cb7a:	68f8      	ldr	r0, [r7, #12]
 800cb7c:	f7ff fadc 	bl	800c138 <sync_window>
 800cb80:	4603      	mov	r3, r0
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d001      	beq.n	800cb8a <dir_next+0x106>
 800cb86:	2301      	movs	r3, #1
 800cb88:	e04e      	b.n	800cc28 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	899b      	ldrh	r3, [r3, #12]
 800cb94:	461a      	mov	r2, r3
 800cb96:	2100      	movs	r1, #0
 800cb98:	f7ff f905 	bl	800bda6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	613b      	str	r3, [r7, #16]
 800cba0:	6979      	ldr	r1, [r7, #20]
 800cba2:	68f8      	ldr	r0, [r7, #12]
 800cba4:	f7ff fbaa 	bl	800c2fc <clust2sect>
 800cba8:	4602      	mov	r2, r0
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	635a      	str	r2, [r3, #52]	; 0x34
 800cbae:	e012      	b.n	800cbd6 <dir_next+0x152>
						fs->wflag = 1;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	2201      	movs	r2, #1
 800cbb4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cbb6:	68f8      	ldr	r0, [r7, #12]
 800cbb8:	f7ff fabe 	bl	800c138 <sync_window>
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d001      	beq.n	800cbc6 <dir_next+0x142>
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	e030      	b.n	800cc28 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cbc6:	693b      	ldr	r3, [r7, #16]
 800cbc8:	3301      	adds	r3, #1
 800cbca:	613b      	str	r3, [r7, #16]
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cbd0:	1c5a      	adds	r2, r3, #1
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	635a      	str	r2, [r3, #52]	; 0x34
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	895b      	ldrh	r3, [r3, #10]
 800cbda:	461a      	mov	r2, r3
 800cbdc:	693b      	ldr	r3, [r7, #16]
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	d3e6      	bcc.n	800cbb0 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	1ad2      	subs	r2, r2, r3
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	697a      	ldr	r2, [r7, #20]
 800cbf2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cbf4:	6979      	ldr	r1, [r7, #20]
 800cbf6:	68f8      	ldr	r0, [r7, #12]
 800cbf8:	f7ff fb80 	bl	800c2fc <clust2sect>
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	68ba      	ldr	r2, [r7, #8]
 800cc06:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	899b      	ldrh	r3, [r3, #12]
 800cc12:	461a      	mov	r2, r3
 800cc14:	68bb      	ldr	r3, [r7, #8]
 800cc16:	fbb3 f0f2 	udiv	r0, r3, r2
 800cc1a:	fb02 f200 	mul.w	r2, r2, r0
 800cc1e:	1a9b      	subs	r3, r3, r2
 800cc20:	18ca      	adds	r2, r1, r3
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cc26:	2300      	movs	r3, #0
}
 800cc28:	4618      	mov	r0, r3
 800cc2a:	3718      	adds	r7, #24
 800cc2c:	46bd      	mov	sp, r7
 800cc2e:	bd80      	pop	{r7, pc}

0800cc30 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cc30:	b580      	push	{r7, lr}
 800cc32:	b086      	sub	sp, #24
 800cc34:	af00      	add	r7, sp, #0
 800cc36:	6078      	str	r0, [r7, #4]
 800cc38:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cc40:	2100      	movs	r1, #0
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f7ff fe95 	bl	800c972 <dir_sdi>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cc4c:	7dfb      	ldrb	r3, [r7, #23]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d12b      	bne.n	800ccaa <dir_alloc+0x7a>
		n = 0;
 800cc52:	2300      	movs	r3, #0
 800cc54:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	69db      	ldr	r3, [r3, #28]
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	68f8      	ldr	r0, [r7, #12]
 800cc5e:	f7ff faaf 	bl	800c1c0 <move_window>
 800cc62:	4603      	mov	r3, r0
 800cc64:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cc66:	7dfb      	ldrb	r3, [r7, #23]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d11d      	bne.n	800cca8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	6a1b      	ldr	r3, [r3, #32]
 800cc70:	781b      	ldrb	r3, [r3, #0]
 800cc72:	2be5      	cmp	r3, #229	; 0xe5
 800cc74:	d004      	beq.n	800cc80 <dir_alloc+0x50>
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6a1b      	ldr	r3, [r3, #32]
 800cc7a:	781b      	ldrb	r3, [r3, #0]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d107      	bne.n	800cc90 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	3301      	adds	r3, #1
 800cc84:	613b      	str	r3, [r7, #16]
 800cc86:	693a      	ldr	r2, [r7, #16]
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	429a      	cmp	r2, r3
 800cc8c:	d102      	bne.n	800cc94 <dir_alloc+0x64>
 800cc8e:	e00c      	b.n	800ccaa <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cc90:	2300      	movs	r3, #0
 800cc92:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cc94:	2101      	movs	r1, #1
 800cc96:	6878      	ldr	r0, [r7, #4]
 800cc98:	f7ff fef4 	bl	800ca84 <dir_next>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cca0:	7dfb      	ldrb	r3, [r7, #23]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d0d7      	beq.n	800cc56 <dir_alloc+0x26>
 800cca6:	e000      	b.n	800ccaa <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cca8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ccaa:	7dfb      	ldrb	r3, [r7, #23]
 800ccac:	2b04      	cmp	r3, #4
 800ccae:	d101      	bne.n	800ccb4 <dir_alloc+0x84>
 800ccb0:	2307      	movs	r3, #7
 800ccb2:	75fb      	strb	r3, [r7, #23]
	return res;
 800ccb4:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	3718      	adds	r7, #24
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	bd80      	pop	{r7, pc}

0800ccbe <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ccbe:	b580      	push	{r7, lr}
 800ccc0:	b084      	sub	sp, #16
 800ccc2:	af00      	add	r7, sp, #0
 800ccc4:	6078      	str	r0, [r7, #4]
 800ccc6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ccc8:	683b      	ldr	r3, [r7, #0]
 800ccca:	331a      	adds	r3, #26
 800cccc:	4618      	mov	r0, r3
 800ccce:	f7fe ffc7 	bl	800bc60 <ld_word>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	781b      	ldrb	r3, [r3, #0]
 800ccda:	2b03      	cmp	r3, #3
 800ccdc:	d109      	bne.n	800ccf2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	3314      	adds	r3, #20
 800cce2:	4618      	mov	r0, r3
 800cce4:	f7fe ffbc 	bl	800bc60 <ld_word>
 800cce8:	4603      	mov	r3, r0
 800ccea:	041b      	lsls	r3, r3, #16
 800ccec:	68fa      	ldr	r2, [r7, #12]
 800ccee:	4313      	orrs	r3, r2
 800ccf0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	3710      	adds	r7, #16
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	bd80      	pop	{r7, pc}

0800ccfc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b084      	sub	sp, #16
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	60f8      	str	r0, [r7, #12]
 800cd04:	60b9      	str	r1, [r7, #8]
 800cd06:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cd08:	68bb      	ldr	r3, [r7, #8]
 800cd0a:	331a      	adds	r3, #26
 800cd0c:	687a      	ldr	r2, [r7, #4]
 800cd0e:	b292      	uxth	r2, r2
 800cd10:	4611      	mov	r1, r2
 800cd12:	4618      	mov	r0, r3
 800cd14:	f7fe ffdf 	bl	800bcd6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	2b03      	cmp	r3, #3
 800cd1e:	d109      	bne.n	800cd34 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	f103 0214 	add.w	r2, r3, #20
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	0c1b      	lsrs	r3, r3, #16
 800cd2a:	b29b      	uxth	r3, r3
 800cd2c:	4619      	mov	r1, r3
 800cd2e:	4610      	mov	r0, r2
 800cd30:	f7fe ffd1 	bl	800bcd6 <st_word>
	}
}
 800cd34:	bf00      	nop
 800cd36:	3710      	adds	r7, #16
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800cd3c:	b590      	push	{r4, r7, lr}
 800cd3e:	b087      	sub	sp, #28
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
 800cd44:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	331a      	adds	r3, #26
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	f7fe ff88 	bl	800bc60 <ld_word>
 800cd50:	4603      	mov	r3, r0
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d001      	beq.n	800cd5a <cmp_lfn+0x1e>
 800cd56:	2300      	movs	r3, #0
 800cd58:	e059      	b.n	800ce0e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	781b      	ldrb	r3, [r3, #0]
 800cd5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cd62:	1e5a      	subs	r2, r3, #1
 800cd64:	4613      	mov	r3, r2
 800cd66:	005b      	lsls	r3, r3, #1
 800cd68:	4413      	add	r3, r2
 800cd6a:	009b      	lsls	r3, r3, #2
 800cd6c:	4413      	add	r3, r2
 800cd6e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cd70:	2301      	movs	r3, #1
 800cd72:	81fb      	strh	r3, [r7, #14]
 800cd74:	2300      	movs	r3, #0
 800cd76:	613b      	str	r3, [r7, #16]
 800cd78:	e033      	b.n	800cde2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800cd7a:	4a27      	ldr	r2, [pc, #156]	; (800ce18 <cmp_lfn+0xdc>)
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	4413      	add	r3, r2
 800cd80:	781b      	ldrb	r3, [r3, #0]
 800cd82:	461a      	mov	r2, r3
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	4413      	add	r3, r2
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7fe ff69 	bl	800bc60 <ld_word>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800cd92:	89fb      	ldrh	r3, [r7, #14]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d01a      	beq.n	800cdce <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800cd98:	697b      	ldr	r3, [r7, #20]
 800cd9a:	2bfe      	cmp	r3, #254	; 0xfe
 800cd9c:	d812      	bhi.n	800cdc4 <cmp_lfn+0x88>
 800cd9e:	89bb      	ldrh	r3, [r7, #12]
 800cda0:	4618      	mov	r0, r3
 800cda2:	f001 fd77 	bl	800e894 <ff_wtoupper>
 800cda6:	4603      	mov	r3, r0
 800cda8:	461c      	mov	r4, r3
 800cdaa:	697b      	ldr	r3, [r7, #20]
 800cdac:	1c5a      	adds	r2, r3, #1
 800cdae:	617a      	str	r2, [r7, #20]
 800cdb0:	005b      	lsls	r3, r3, #1
 800cdb2:	687a      	ldr	r2, [r7, #4]
 800cdb4:	4413      	add	r3, r2
 800cdb6:	881b      	ldrh	r3, [r3, #0]
 800cdb8:	4618      	mov	r0, r3
 800cdba:	f001 fd6b 	bl	800e894 <ff_wtoupper>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	429c      	cmp	r4, r3
 800cdc2:	d001      	beq.n	800cdc8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	e022      	b.n	800ce0e <cmp_lfn+0xd2>
			}
			wc = uc;
 800cdc8:	89bb      	ldrh	r3, [r7, #12]
 800cdca:	81fb      	strh	r3, [r7, #14]
 800cdcc:	e006      	b.n	800cddc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800cdce:	89bb      	ldrh	r3, [r7, #12]
 800cdd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cdd4:	4293      	cmp	r3, r2
 800cdd6:	d001      	beq.n	800cddc <cmp_lfn+0xa0>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	e018      	b.n	800ce0e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800cddc:	693b      	ldr	r3, [r7, #16]
 800cdde:	3301      	adds	r3, #1
 800cde0:	613b      	str	r3, [r7, #16]
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	2b0c      	cmp	r3, #12
 800cde6:	d9c8      	bls.n	800cd7a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	781b      	ldrb	r3, [r3, #0]
 800cdec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d00b      	beq.n	800ce0c <cmp_lfn+0xd0>
 800cdf4:	89fb      	ldrh	r3, [r7, #14]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d008      	beq.n	800ce0c <cmp_lfn+0xd0>
 800cdfa:	697b      	ldr	r3, [r7, #20]
 800cdfc:	005b      	lsls	r3, r3, #1
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	4413      	add	r3, r2
 800ce02:	881b      	ldrh	r3, [r3, #0]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d001      	beq.n	800ce0c <cmp_lfn+0xd0>
 800ce08:	2300      	movs	r3, #0
 800ce0a:	e000      	b.n	800ce0e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ce0c:	2301      	movs	r3, #1
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	371c      	adds	r7, #28
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd90      	pop	{r4, r7, pc}
 800ce16:	bf00      	nop
 800ce18:	0800fa4c 	.word	0x0800fa4c

0800ce1c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b088      	sub	sp, #32
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	60f8      	str	r0, [r7, #12]
 800ce24:	60b9      	str	r1, [r7, #8]
 800ce26:	4611      	mov	r1, r2
 800ce28:	461a      	mov	r2, r3
 800ce2a:	460b      	mov	r3, r1
 800ce2c:	71fb      	strb	r3, [r7, #7]
 800ce2e:	4613      	mov	r3, r2
 800ce30:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ce32:	68bb      	ldr	r3, [r7, #8]
 800ce34:	330d      	adds	r3, #13
 800ce36:	79ba      	ldrb	r2, [r7, #6]
 800ce38:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ce3a:	68bb      	ldr	r3, [r7, #8]
 800ce3c:	330b      	adds	r3, #11
 800ce3e:	220f      	movs	r2, #15
 800ce40:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	330c      	adds	r3, #12
 800ce46:	2200      	movs	r2, #0
 800ce48:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ce4a:	68bb      	ldr	r3, [r7, #8]
 800ce4c:	331a      	adds	r3, #26
 800ce4e:	2100      	movs	r1, #0
 800ce50:	4618      	mov	r0, r3
 800ce52:	f7fe ff40 	bl	800bcd6 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ce56:	79fb      	ldrb	r3, [r7, #7]
 800ce58:	1e5a      	subs	r2, r3, #1
 800ce5a:	4613      	mov	r3, r2
 800ce5c:	005b      	lsls	r3, r3, #1
 800ce5e:	4413      	add	r3, r2
 800ce60:	009b      	lsls	r3, r3, #2
 800ce62:	4413      	add	r3, r2
 800ce64:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ce66:	2300      	movs	r3, #0
 800ce68:	82fb      	strh	r3, [r7, #22]
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ce6e:	8afb      	ldrh	r3, [r7, #22]
 800ce70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ce74:	4293      	cmp	r3, r2
 800ce76:	d007      	beq.n	800ce88 <put_lfn+0x6c>
 800ce78:	69fb      	ldr	r3, [r7, #28]
 800ce7a:	1c5a      	adds	r2, r3, #1
 800ce7c:	61fa      	str	r2, [r7, #28]
 800ce7e:	005b      	lsls	r3, r3, #1
 800ce80:	68fa      	ldr	r2, [r7, #12]
 800ce82:	4413      	add	r3, r2
 800ce84:	881b      	ldrh	r3, [r3, #0]
 800ce86:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ce88:	4a17      	ldr	r2, [pc, #92]	; (800cee8 <put_lfn+0xcc>)
 800ce8a:	69bb      	ldr	r3, [r7, #24]
 800ce8c:	4413      	add	r3, r2
 800ce8e:	781b      	ldrb	r3, [r3, #0]
 800ce90:	461a      	mov	r2, r3
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	4413      	add	r3, r2
 800ce96:	8afa      	ldrh	r2, [r7, #22]
 800ce98:	4611      	mov	r1, r2
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	f7fe ff1b 	bl	800bcd6 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800cea0:	8afb      	ldrh	r3, [r7, #22]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d102      	bne.n	800ceac <put_lfn+0x90>
 800cea6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ceaa:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ceac:	69bb      	ldr	r3, [r7, #24]
 800ceae:	3301      	adds	r3, #1
 800ceb0:	61bb      	str	r3, [r7, #24]
 800ceb2:	69bb      	ldr	r3, [r7, #24]
 800ceb4:	2b0c      	cmp	r3, #12
 800ceb6:	d9da      	bls.n	800ce6e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ceb8:	8afb      	ldrh	r3, [r7, #22]
 800ceba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cebe:	4293      	cmp	r3, r2
 800cec0:	d006      	beq.n	800ced0 <put_lfn+0xb4>
 800cec2:	69fb      	ldr	r3, [r7, #28]
 800cec4:	005b      	lsls	r3, r3, #1
 800cec6:	68fa      	ldr	r2, [r7, #12]
 800cec8:	4413      	add	r3, r2
 800ceca:	881b      	ldrh	r3, [r3, #0]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d103      	bne.n	800ced8 <put_lfn+0xbc>
 800ced0:	79fb      	ldrb	r3, [r7, #7]
 800ced2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ced6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	79fa      	ldrb	r2, [r7, #7]
 800cedc:	701a      	strb	r2, [r3, #0]
}
 800cede:	bf00      	nop
 800cee0:	3720      	adds	r7, #32
 800cee2:	46bd      	mov	sp, r7
 800cee4:	bd80      	pop	{r7, pc}
 800cee6:	bf00      	nop
 800cee8:	0800fa4c 	.word	0x0800fa4c

0800ceec <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b08c      	sub	sp, #48	; 0x30
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	60f8      	str	r0, [r7, #12]
 800cef4:	60b9      	str	r1, [r7, #8]
 800cef6:	607a      	str	r2, [r7, #4]
 800cef8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800cefa:	220b      	movs	r2, #11
 800cefc:	68b9      	ldr	r1, [r7, #8]
 800cefe:	68f8      	ldr	r0, [r7, #12]
 800cf00:	f7fe ff30 	bl	800bd64 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	2b05      	cmp	r3, #5
 800cf08:	d92b      	bls.n	800cf62 <gen_numname+0x76>
		sr = seq;
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800cf0e:	e022      	b.n	800cf56 <gen_numname+0x6a>
			wc = *lfn++;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	1c9a      	adds	r2, r3, #2
 800cf14:	607a      	str	r2, [r7, #4]
 800cf16:	881b      	ldrh	r3, [r3, #0]
 800cf18:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	62bb      	str	r3, [r7, #40]	; 0x28
 800cf1e:	e017      	b.n	800cf50 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800cf20:	69fb      	ldr	r3, [r7, #28]
 800cf22:	005a      	lsls	r2, r3, #1
 800cf24:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cf26:	f003 0301 	and.w	r3, r3, #1
 800cf2a:	4413      	add	r3, r2
 800cf2c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800cf2e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cf30:	085b      	lsrs	r3, r3, #1
 800cf32:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800cf34:	69fb      	ldr	r3, [r7, #28]
 800cf36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d005      	beq.n	800cf4a <gen_numname+0x5e>
 800cf3e:	69fb      	ldr	r3, [r7, #28]
 800cf40:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800cf44:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800cf48:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800cf4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf4c:	3301      	adds	r3, #1
 800cf4e:	62bb      	str	r3, [r7, #40]	; 0x28
 800cf50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf52:	2b0f      	cmp	r3, #15
 800cf54:	d9e4      	bls.n	800cf20 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	881b      	ldrh	r3, [r3, #0]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d1d8      	bne.n	800cf10 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800cf5e:	69fb      	ldr	r3, [r7, #28]
 800cf60:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800cf62:	2307      	movs	r3, #7
 800cf64:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	b2db      	uxtb	r3, r3
 800cf6a:	f003 030f 	and.w	r3, r3, #15
 800cf6e:	b2db      	uxtb	r3, r3
 800cf70:	3330      	adds	r3, #48	; 0x30
 800cf72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800cf76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf7a:	2b39      	cmp	r3, #57	; 0x39
 800cf7c:	d904      	bls.n	800cf88 <gen_numname+0x9c>
 800cf7e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cf82:	3307      	adds	r3, #7
 800cf84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800cf88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf8a:	1e5a      	subs	r2, r3, #1
 800cf8c:	62ba      	str	r2, [r7, #40]	; 0x28
 800cf8e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800cf92:	4413      	add	r3, r2
 800cf94:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800cf98:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800cf9c:	683b      	ldr	r3, [r7, #0]
 800cf9e:	091b      	lsrs	r3, r3, #4
 800cfa0:	603b      	str	r3, [r7, #0]
	} while (seq);
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d1de      	bne.n	800cf66 <gen_numname+0x7a>
	ns[i] = '~';
 800cfa8:	f107 0214 	add.w	r2, r7, #20
 800cfac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfae:	4413      	add	r3, r2
 800cfb0:	227e      	movs	r2, #126	; 0x7e
 800cfb2:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	627b      	str	r3, [r7, #36]	; 0x24
 800cfb8:	e002      	b.n	800cfc0 <gen_numname+0xd4>
 800cfba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfbc:	3301      	adds	r3, #1
 800cfbe:	627b      	str	r3, [r7, #36]	; 0x24
 800cfc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cfc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc4:	429a      	cmp	r2, r3
 800cfc6:	d205      	bcs.n	800cfd4 <gen_numname+0xe8>
 800cfc8:	68fa      	ldr	r2, [r7, #12]
 800cfca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfcc:	4413      	add	r3, r2
 800cfce:	781b      	ldrb	r3, [r3, #0]
 800cfd0:	2b20      	cmp	r3, #32
 800cfd2:	d1f2      	bne.n	800cfba <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800cfd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd6:	2b07      	cmp	r3, #7
 800cfd8:	d808      	bhi.n	800cfec <gen_numname+0x100>
 800cfda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfdc:	1c5a      	adds	r2, r3, #1
 800cfde:	62ba      	str	r2, [r7, #40]	; 0x28
 800cfe0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800cfe4:	4413      	add	r3, r2
 800cfe6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800cfea:	e000      	b.n	800cfee <gen_numname+0x102>
 800cfec:	2120      	movs	r1, #32
 800cfee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cff0:	1c5a      	adds	r2, r3, #1
 800cff2:	627a      	str	r2, [r7, #36]	; 0x24
 800cff4:	68fa      	ldr	r2, [r7, #12]
 800cff6:	4413      	add	r3, r2
 800cff8:	460a      	mov	r2, r1
 800cffa:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800cffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cffe:	2b07      	cmp	r3, #7
 800d000:	d9e8      	bls.n	800cfd4 <gen_numname+0xe8>
}
 800d002:	bf00      	nop
 800d004:	3730      	adds	r7, #48	; 0x30
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}

0800d00a <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800d00a:	b480      	push	{r7}
 800d00c:	b085      	sub	sp, #20
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800d012:	2300      	movs	r3, #0
 800d014:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800d016:	230b      	movs	r3, #11
 800d018:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800d01a:	7bfb      	ldrb	r3, [r7, #15]
 800d01c:	b2da      	uxtb	r2, r3
 800d01e:	0852      	lsrs	r2, r2, #1
 800d020:	01db      	lsls	r3, r3, #7
 800d022:	4313      	orrs	r3, r2
 800d024:	b2da      	uxtb	r2, r3
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	1c59      	adds	r1, r3, #1
 800d02a:	6079      	str	r1, [r7, #4]
 800d02c:	781b      	ldrb	r3, [r3, #0]
 800d02e:	4413      	add	r3, r2
 800d030:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	3b01      	subs	r3, #1
 800d036:	60bb      	str	r3, [r7, #8]
 800d038:	68bb      	ldr	r3, [r7, #8]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d1ed      	bne.n	800d01a <sum_sfn+0x10>
	return sum;
 800d03e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d040:	4618      	mov	r0, r3
 800d042:	3714      	adds	r7, #20
 800d044:	46bd      	mov	sp, r7
 800d046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04a:	4770      	bx	lr

0800d04c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b086      	sub	sp, #24
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d05a:	2100      	movs	r1, #0
 800d05c:	6878      	ldr	r0, [r7, #4]
 800d05e:	f7ff fc88 	bl	800c972 <dir_sdi>
 800d062:	4603      	mov	r3, r0
 800d064:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d066:	7dfb      	ldrb	r3, [r7, #23]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d001      	beq.n	800d070 <dir_find+0x24>
 800d06c:	7dfb      	ldrb	r3, [r7, #23]
 800d06e:	e0a9      	b.n	800d1c4 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d070:	23ff      	movs	r3, #255	; 0xff
 800d072:	753b      	strb	r3, [r7, #20]
 800d074:	7d3b      	ldrb	r3, [r7, #20]
 800d076:	757b      	strb	r3, [r7, #21]
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	f04f 32ff 	mov.w	r2, #4294967295
 800d07e:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	69db      	ldr	r3, [r3, #28]
 800d084:	4619      	mov	r1, r3
 800d086:	6938      	ldr	r0, [r7, #16]
 800d088:	f7ff f89a 	bl	800c1c0 <move_window>
 800d08c:	4603      	mov	r3, r0
 800d08e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d090:	7dfb      	ldrb	r3, [r7, #23]
 800d092:	2b00      	cmp	r3, #0
 800d094:	f040 8090 	bne.w	800d1b8 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	6a1b      	ldr	r3, [r3, #32]
 800d09c:	781b      	ldrb	r3, [r3, #0]
 800d09e:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d0a0:	7dbb      	ldrb	r3, [r7, #22]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d102      	bne.n	800d0ac <dir_find+0x60>
 800d0a6:	2304      	movs	r3, #4
 800d0a8:	75fb      	strb	r3, [r7, #23]
 800d0aa:	e08a      	b.n	800d1c2 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	6a1b      	ldr	r3, [r3, #32]
 800d0b0:	330b      	adds	r3, #11
 800d0b2:	781b      	ldrb	r3, [r3, #0]
 800d0b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d0b8:	73fb      	strb	r3, [r7, #15]
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	7bfa      	ldrb	r2, [r7, #15]
 800d0be:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800d0c0:	7dbb      	ldrb	r3, [r7, #22]
 800d0c2:	2be5      	cmp	r3, #229	; 0xe5
 800d0c4:	d007      	beq.n	800d0d6 <dir_find+0x8a>
 800d0c6:	7bfb      	ldrb	r3, [r7, #15]
 800d0c8:	f003 0308 	and.w	r3, r3, #8
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d009      	beq.n	800d0e4 <dir_find+0x98>
 800d0d0:	7bfb      	ldrb	r3, [r7, #15]
 800d0d2:	2b0f      	cmp	r3, #15
 800d0d4:	d006      	beq.n	800d0e4 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d0d6:	23ff      	movs	r3, #255	; 0xff
 800d0d8:	757b      	strb	r3, [r7, #21]
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	f04f 32ff 	mov.w	r2, #4294967295
 800d0e0:	631a      	str	r2, [r3, #48]	; 0x30
 800d0e2:	e05e      	b.n	800d1a2 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800d0e4:	7bfb      	ldrb	r3, [r7, #15]
 800d0e6:	2b0f      	cmp	r3, #15
 800d0e8:	d136      	bne.n	800d158 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d0f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d154      	bne.n	800d1a2 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800d0f8:	7dbb      	ldrb	r3, [r7, #22]
 800d0fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d00d      	beq.n	800d11e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6a1b      	ldr	r3, [r3, #32]
 800d106:	7b5b      	ldrb	r3, [r3, #13]
 800d108:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800d10a:	7dbb      	ldrb	r3, [r7, #22]
 800d10c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d110:	75bb      	strb	r3, [r7, #22]
 800d112:	7dbb      	ldrb	r3, [r7, #22]
 800d114:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	695a      	ldr	r2, [r3, #20]
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800d11e:	7dba      	ldrb	r2, [r7, #22]
 800d120:	7d7b      	ldrb	r3, [r7, #21]
 800d122:	429a      	cmp	r2, r3
 800d124:	d115      	bne.n	800d152 <dir_find+0x106>
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	6a1b      	ldr	r3, [r3, #32]
 800d12a:	330d      	adds	r3, #13
 800d12c:	781b      	ldrb	r3, [r3, #0]
 800d12e:	7d3a      	ldrb	r2, [r7, #20]
 800d130:	429a      	cmp	r2, r3
 800d132:	d10e      	bne.n	800d152 <dir_find+0x106>
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	691a      	ldr	r2, [r3, #16]
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	6a1b      	ldr	r3, [r3, #32]
 800d13c:	4619      	mov	r1, r3
 800d13e:	4610      	mov	r0, r2
 800d140:	f7ff fdfc 	bl	800cd3c <cmp_lfn>
 800d144:	4603      	mov	r3, r0
 800d146:	2b00      	cmp	r3, #0
 800d148:	d003      	beq.n	800d152 <dir_find+0x106>
 800d14a:	7d7b      	ldrb	r3, [r7, #21]
 800d14c:	3b01      	subs	r3, #1
 800d14e:	b2db      	uxtb	r3, r3
 800d150:	e000      	b.n	800d154 <dir_find+0x108>
 800d152:	23ff      	movs	r3, #255	; 0xff
 800d154:	757b      	strb	r3, [r7, #21]
 800d156:	e024      	b.n	800d1a2 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d158:	7d7b      	ldrb	r3, [r7, #21]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d109      	bne.n	800d172 <dir_find+0x126>
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	6a1b      	ldr	r3, [r3, #32]
 800d162:	4618      	mov	r0, r3
 800d164:	f7ff ff51 	bl	800d00a <sum_sfn>
 800d168:	4603      	mov	r3, r0
 800d16a:	461a      	mov	r2, r3
 800d16c:	7d3b      	ldrb	r3, [r7, #20]
 800d16e:	4293      	cmp	r3, r2
 800d170:	d024      	beq.n	800d1bc <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d178:	f003 0301 	and.w	r3, r3, #1
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d10a      	bne.n	800d196 <dir_find+0x14a>
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	6a18      	ldr	r0, [r3, #32]
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	3324      	adds	r3, #36	; 0x24
 800d188:	220b      	movs	r2, #11
 800d18a:	4619      	mov	r1, r3
 800d18c:	f7fe fe25 	bl	800bdda <mem_cmp>
 800d190:	4603      	mov	r3, r0
 800d192:	2b00      	cmp	r3, #0
 800d194:	d014      	beq.n	800d1c0 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800d196:	23ff      	movs	r3, #255	; 0xff
 800d198:	757b      	strb	r3, [r7, #21]
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	f04f 32ff 	mov.w	r2, #4294967295
 800d1a0:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d1a2:	2100      	movs	r1, #0
 800d1a4:	6878      	ldr	r0, [r7, #4]
 800d1a6:	f7ff fc6d 	bl	800ca84 <dir_next>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d1ae:	7dfb      	ldrb	r3, [r7, #23]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	f43f af65 	beq.w	800d080 <dir_find+0x34>
 800d1b6:	e004      	b.n	800d1c2 <dir_find+0x176>
		if (res != FR_OK) break;
 800d1b8:	bf00      	nop
 800d1ba:	e002      	b.n	800d1c2 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800d1bc:	bf00      	nop
 800d1be:	e000      	b.n	800d1c2 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800d1c0:	bf00      	nop

	return res;
 800d1c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3718      	adds	r7, #24
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}

0800d1cc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b08c      	sub	sp, #48	; 0x30
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1e0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d001      	beq.n	800d1ec <dir_register+0x20>
 800d1e8:	2306      	movs	r3, #6
 800d1ea:	e0e0      	b.n	800d3ae <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	627b      	str	r3, [r7, #36]	; 0x24
 800d1f0:	e002      	b.n	800d1f8 <dir_register+0x2c>
 800d1f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1f4:	3301      	adds	r3, #1
 800d1f6:	627b      	str	r3, [r7, #36]	; 0x24
 800d1f8:	69fb      	ldr	r3, [r7, #28]
 800d1fa:	691a      	ldr	r2, [r3, #16]
 800d1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1fe:	005b      	lsls	r3, r3, #1
 800d200:	4413      	add	r3, r2
 800d202:	881b      	ldrh	r3, [r3, #0]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d1f4      	bne.n	800d1f2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800d20e:	f107 030c 	add.w	r3, r7, #12
 800d212:	220c      	movs	r2, #12
 800d214:	4618      	mov	r0, r3
 800d216:	f7fe fda5 	bl	800bd64 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800d21a:	7dfb      	ldrb	r3, [r7, #23]
 800d21c:	f003 0301 	and.w	r3, r3, #1
 800d220:	2b00      	cmp	r3, #0
 800d222:	d032      	beq.n	800d28a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	2240      	movs	r2, #64	; 0x40
 800d228:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800d22c:	2301      	movs	r3, #1
 800d22e:	62bb      	str	r3, [r7, #40]	; 0x28
 800d230:	e016      	b.n	800d260 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800d238:	69fb      	ldr	r3, [r7, #28]
 800d23a:	691a      	ldr	r2, [r3, #16]
 800d23c:	f107 010c 	add.w	r1, r7, #12
 800d240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d242:	f7ff fe53 	bl	800ceec <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f7ff ff00 	bl	800d04c <dir_find>
 800d24c:	4603      	mov	r3, r0
 800d24e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800d252:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d256:	2b00      	cmp	r3, #0
 800d258:	d106      	bne.n	800d268 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800d25a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d25c:	3301      	adds	r3, #1
 800d25e:	62bb      	str	r3, [r7, #40]	; 0x28
 800d260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d262:	2b63      	cmp	r3, #99	; 0x63
 800d264:	d9e5      	bls.n	800d232 <dir_register+0x66>
 800d266:	e000      	b.n	800d26a <dir_register+0x9e>
			if (res != FR_OK) break;
 800d268:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800d26a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d26c:	2b64      	cmp	r3, #100	; 0x64
 800d26e:	d101      	bne.n	800d274 <dir_register+0xa8>
 800d270:	2307      	movs	r3, #7
 800d272:	e09c      	b.n	800d3ae <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800d274:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d278:	2b04      	cmp	r3, #4
 800d27a:	d002      	beq.n	800d282 <dir_register+0xb6>
 800d27c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d280:	e095      	b.n	800d3ae <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800d282:	7dfa      	ldrb	r2, [r7, #23]
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800d28a:	7dfb      	ldrb	r3, [r7, #23]
 800d28c:	f003 0302 	and.w	r3, r3, #2
 800d290:	2b00      	cmp	r3, #0
 800d292:	d007      	beq.n	800d2a4 <dir_register+0xd8>
 800d294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d296:	330c      	adds	r3, #12
 800d298:	4a47      	ldr	r2, [pc, #284]	; (800d3b8 <dir_register+0x1ec>)
 800d29a:	fba2 2303 	umull	r2, r3, r2, r3
 800d29e:	089b      	lsrs	r3, r3, #2
 800d2a0:	3301      	adds	r3, #1
 800d2a2:	e000      	b.n	800d2a6 <dir_register+0xda>
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800d2a8:	6a39      	ldr	r1, [r7, #32]
 800d2aa:	6878      	ldr	r0, [r7, #4]
 800d2ac:	f7ff fcc0 	bl	800cc30 <dir_alloc>
 800d2b0:	4603      	mov	r3, r0
 800d2b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800d2b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d148      	bne.n	800d350 <dir_register+0x184>
 800d2be:	6a3b      	ldr	r3, [r7, #32]
 800d2c0:	3b01      	subs	r3, #1
 800d2c2:	623b      	str	r3, [r7, #32]
 800d2c4:	6a3b      	ldr	r3, [r7, #32]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d042      	beq.n	800d350 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	695a      	ldr	r2, [r3, #20]
 800d2ce:	6a3b      	ldr	r3, [r7, #32]
 800d2d0:	015b      	lsls	r3, r3, #5
 800d2d2:	1ad3      	subs	r3, r2, r3
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f7ff fb4b 	bl	800c972 <dir_sdi>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d2e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d132      	bne.n	800d350 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	3324      	adds	r3, #36	; 0x24
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	f7ff fe8b 	bl	800d00a <sum_sfn>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	69db      	ldr	r3, [r3, #28]
 800d2fc:	4619      	mov	r1, r3
 800d2fe:	69f8      	ldr	r0, [r7, #28]
 800d300:	f7fe ff5e 	bl	800c1c0 <move_window>
 800d304:	4603      	mov	r3, r0
 800d306:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800d30a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d11d      	bne.n	800d34e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800d312:	69fb      	ldr	r3, [r7, #28]
 800d314:	6918      	ldr	r0, [r3, #16]
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	6a19      	ldr	r1, [r3, #32]
 800d31a:	6a3b      	ldr	r3, [r7, #32]
 800d31c:	b2da      	uxtb	r2, r3
 800d31e:	7efb      	ldrb	r3, [r7, #27]
 800d320:	f7ff fd7c 	bl	800ce1c <put_lfn>
				fs->wflag = 1;
 800d324:	69fb      	ldr	r3, [r7, #28]
 800d326:	2201      	movs	r2, #1
 800d328:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800d32a:	2100      	movs	r1, #0
 800d32c:	6878      	ldr	r0, [r7, #4]
 800d32e:	f7ff fba9 	bl	800ca84 <dir_next>
 800d332:	4603      	mov	r3, r0
 800d334:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800d338:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d107      	bne.n	800d350 <dir_register+0x184>
 800d340:	6a3b      	ldr	r3, [r7, #32]
 800d342:	3b01      	subs	r3, #1
 800d344:	623b      	str	r3, [r7, #32]
 800d346:	6a3b      	ldr	r3, [r7, #32]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d1d5      	bne.n	800d2f8 <dir_register+0x12c>
 800d34c:	e000      	b.n	800d350 <dir_register+0x184>
				if (res != FR_OK) break;
 800d34e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d350:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d354:	2b00      	cmp	r3, #0
 800d356:	d128      	bne.n	800d3aa <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	69db      	ldr	r3, [r3, #28]
 800d35c:	4619      	mov	r1, r3
 800d35e:	69f8      	ldr	r0, [r7, #28]
 800d360:	f7fe ff2e 	bl	800c1c0 <move_window>
 800d364:	4603      	mov	r3, r0
 800d366:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800d36a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d11b      	bne.n	800d3aa <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	6a1b      	ldr	r3, [r3, #32]
 800d376:	2220      	movs	r2, #32
 800d378:	2100      	movs	r1, #0
 800d37a:	4618      	mov	r0, r3
 800d37c:	f7fe fd13 	bl	800bda6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	6a18      	ldr	r0, [r3, #32]
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	3324      	adds	r3, #36	; 0x24
 800d388:	220b      	movs	r2, #11
 800d38a:	4619      	mov	r1, r3
 800d38c:	f7fe fcea 	bl	800bd64 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6a1b      	ldr	r3, [r3, #32]
 800d39a:	330c      	adds	r3, #12
 800d39c:	f002 0218 	and.w	r2, r2, #24
 800d3a0:	b2d2      	uxtb	r2, r2
 800d3a2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800d3a4:	69fb      	ldr	r3, [r7, #28]
 800d3a6:	2201      	movs	r2, #1
 800d3a8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d3aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	3730      	adds	r7, #48	; 0x30
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}
 800d3b6:	bf00      	nop
 800d3b8:	4ec4ec4f 	.word	0x4ec4ec4f

0800d3bc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d3bc:	b580      	push	{r7, lr}
 800d3be:	b08a      	sub	sp, #40	; 0x28
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
 800d3c4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	613b      	str	r3, [r7, #16]
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	691b      	ldr	r3, [r3, #16]
 800d3d2:	60fb      	str	r3, [r7, #12]
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	617b      	str	r3, [r7, #20]
 800d3d8:	697b      	ldr	r3, [r7, #20]
 800d3da:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800d3dc:	69bb      	ldr	r3, [r7, #24]
 800d3de:	1c5a      	adds	r2, r3, #1
 800d3e0:	61ba      	str	r2, [r7, #24]
 800d3e2:	693a      	ldr	r2, [r7, #16]
 800d3e4:	4413      	add	r3, r2
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800d3ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3ec:	2b1f      	cmp	r3, #31
 800d3ee:	d940      	bls.n	800d472 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800d3f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3f2:	2b2f      	cmp	r3, #47	; 0x2f
 800d3f4:	d006      	beq.n	800d404 <create_name+0x48>
 800d3f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d3f8:	2b5c      	cmp	r3, #92	; 0x5c
 800d3fa:	d110      	bne.n	800d41e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d3fc:	e002      	b.n	800d404 <create_name+0x48>
 800d3fe:	69bb      	ldr	r3, [r7, #24]
 800d400:	3301      	adds	r3, #1
 800d402:	61bb      	str	r3, [r7, #24]
 800d404:	693a      	ldr	r2, [r7, #16]
 800d406:	69bb      	ldr	r3, [r7, #24]
 800d408:	4413      	add	r3, r2
 800d40a:	781b      	ldrb	r3, [r3, #0]
 800d40c:	2b2f      	cmp	r3, #47	; 0x2f
 800d40e:	d0f6      	beq.n	800d3fe <create_name+0x42>
 800d410:	693a      	ldr	r2, [r7, #16]
 800d412:	69bb      	ldr	r3, [r7, #24]
 800d414:	4413      	add	r3, r2
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	2b5c      	cmp	r3, #92	; 0x5c
 800d41a:	d0f0      	beq.n	800d3fe <create_name+0x42>
			break;
 800d41c:	e02a      	b.n	800d474 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	2bfe      	cmp	r3, #254	; 0xfe
 800d422:	d901      	bls.n	800d428 <create_name+0x6c>
 800d424:	2306      	movs	r3, #6
 800d426:	e177      	b.n	800d718 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800d428:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d42a:	b2db      	uxtb	r3, r3
 800d42c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800d42e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d430:	2101      	movs	r1, #1
 800d432:	4618      	mov	r0, r3
 800d434:	f001 f9f2 	bl	800e81c <ff_convert>
 800d438:	4603      	mov	r3, r0
 800d43a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800d43c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d101      	bne.n	800d446 <create_name+0x8a>
 800d442:	2306      	movs	r3, #6
 800d444:	e168      	b.n	800d718 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800d446:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d448:	2b7f      	cmp	r3, #127	; 0x7f
 800d44a:	d809      	bhi.n	800d460 <create_name+0xa4>
 800d44c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d44e:	4619      	mov	r1, r3
 800d450:	48b3      	ldr	r0, [pc, #716]	; (800d720 <create_name+0x364>)
 800d452:	f7fe fce9 	bl	800be28 <chk_chr>
 800d456:	4603      	mov	r3, r0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d001      	beq.n	800d460 <create_name+0xa4>
 800d45c:	2306      	movs	r3, #6
 800d45e:	e15b      	b.n	800d718 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800d460:	697b      	ldr	r3, [r7, #20]
 800d462:	1c5a      	adds	r2, r3, #1
 800d464:	617a      	str	r2, [r7, #20]
 800d466:	005b      	lsls	r3, r3, #1
 800d468:	68fa      	ldr	r2, [r7, #12]
 800d46a:	4413      	add	r3, r2
 800d46c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d46e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800d470:	e7b4      	b.n	800d3dc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800d472:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800d474:	693a      	ldr	r2, [r7, #16]
 800d476:	69bb      	ldr	r3, [r7, #24]
 800d478:	441a      	add	r2, r3
 800d47a:	683b      	ldr	r3, [r7, #0]
 800d47c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d47e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d480:	2b1f      	cmp	r3, #31
 800d482:	d801      	bhi.n	800d488 <create_name+0xcc>
 800d484:	2304      	movs	r3, #4
 800d486:	e000      	b.n	800d48a <create_name+0xce>
 800d488:	2300      	movs	r3, #0
 800d48a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d48e:	e011      	b.n	800d4b4 <create_name+0xf8>
		w = lfn[di - 1];
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d496:	3b01      	subs	r3, #1
 800d498:	005b      	lsls	r3, r3, #1
 800d49a:	68fa      	ldr	r2, [r7, #12]
 800d49c:	4413      	add	r3, r2
 800d49e:	881b      	ldrh	r3, [r3, #0]
 800d4a0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800d4a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4a4:	2b20      	cmp	r3, #32
 800d4a6:	d002      	beq.n	800d4ae <create_name+0xf2>
 800d4a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d4aa:	2b2e      	cmp	r3, #46	; 0x2e
 800d4ac:	d106      	bne.n	800d4bc <create_name+0x100>
		di--;
 800d4ae:	697b      	ldr	r3, [r7, #20]
 800d4b0:	3b01      	subs	r3, #1
 800d4b2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800d4b4:	697b      	ldr	r3, [r7, #20]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d1ea      	bne.n	800d490 <create_name+0xd4>
 800d4ba:	e000      	b.n	800d4be <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800d4bc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800d4be:	697b      	ldr	r3, [r7, #20]
 800d4c0:	005b      	lsls	r3, r3, #1
 800d4c2:	68fa      	ldr	r2, [r7, #12]
 800d4c4:	4413      	add	r3, r2
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800d4ca:	697b      	ldr	r3, [r7, #20]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d101      	bne.n	800d4d4 <create_name+0x118>
 800d4d0:	2306      	movs	r3, #6
 800d4d2:	e121      	b.n	800d718 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	3324      	adds	r3, #36	; 0x24
 800d4d8:	220b      	movs	r2, #11
 800d4da:	2120      	movs	r1, #32
 800d4dc:	4618      	mov	r0, r3
 800d4de:	f7fe fc62 	bl	800bda6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	61bb      	str	r3, [r7, #24]
 800d4e6:	e002      	b.n	800d4ee <create_name+0x132>
 800d4e8:	69bb      	ldr	r3, [r7, #24]
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	61bb      	str	r3, [r7, #24]
 800d4ee:	69bb      	ldr	r3, [r7, #24]
 800d4f0:	005b      	lsls	r3, r3, #1
 800d4f2:	68fa      	ldr	r2, [r7, #12]
 800d4f4:	4413      	add	r3, r2
 800d4f6:	881b      	ldrh	r3, [r3, #0]
 800d4f8:	2b20      	cmp	r3, #32
 800d4fa:	d0f5      	beq.n	800d4e8 <create_name+0x12c>
 800d4fc:	69bb      	ldr	r3, [r7, #24]
 800d4fe:	005b      	lsls	r3, r3, #1
 800d500:	68fa      	ldr	r2, [r7, #12]
 800d502:	4413      	add	r3, r2
 800d504:	881b      	ldrh	r3, [r3, #0]
 800d506:	2b2e      	cmp	r3, #46	; 0x2e
 800d508:	d0ee      	beq.n	800d4e8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d009      	beq.n	800d524 <create_name+0x168>
 800d510:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d514:	f043 0303 	orr.w	r3, r3, #3
 800d518:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800d51c:	e002      	b.n	800d524 <create_name+0x168>
 800d51e:	697b      	ldr	r3, [r7, #20]
 800d520:	3b01      	subs	r3, #1
 800d522:	617b      	str	r3, [r7, #20]
 800d524:	697b      	ldr	r3, [r7, #20]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d009      	beq.n	800d53e <create_name+0x182>
 800d52a:	697b      	ldr	r3, [r7, #20]
 800d52c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d530:	3b01      	subs	r3, #1
 800d532:	005b      	lsls	r3, r3, #1
 800d534:	68fa      	ldr	r2, [r7, #12]
 800d536:	4413      	add	r3, r2
 800d538:	881b      	ldrh	r3, [r3, #0]
 800d53a:	2b2e      	cmp	r3, #46	; 0x2e
 800d53c:	d1ef      	bne.n	800d51e <create_name+0x162>

	i = b = 0; ni = 8;
 800d53e:	2300      	movs	r3, #0
 800d540:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d544:	2300      	movs	r3, #0
 800d546:	623b      	str	r3, [r7, #32]
 800d548:	2308      	movs	r3, #8
 800d54a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800d54c:	69bb      	ldr	r3, [r7, #24]
 800d54e:	1c5a      	adds	r2, r3, #1
 800d550:	61ba      	str	r2, [r7, #24]
 800d552:	005b      	lsls	r3, r3, #1
 800d554:	68fa      	ldr	r2, [r7, #12]
 800d556:	4413      	add	r3, r2
 800d558:	881b      	ldrh	r3, [r3, #0]
 800d55a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800d55c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d55e:	2b00      	cmp	r3, #0
 800d560:	f000 8090 	beq.w	800d684 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800d564:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d566:	2b20      	cmp	r3, #32
 800d568:	d006      	beq.n	800d578 <create_name+0x1bc>
 800d56a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d56c:	2b2e      	cmp	r3, #46	; 0x2e
 800d56e:	d10a      	bne.n	800d586 <create_name+0x1ca>
 800d570:	69ba      	ldr	r2, [r7, #24]
 800d572:	697b      	ldr	r3, [r7, #20]
 800d574:	429a      	cmp	r2, r3
 800d576:	d006      	beq.n	800d586 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800d578:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d57c:	f043 0303 	orr.w	r3, r3, #3
 800d580:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d584:	e07d      	b.n	800d682 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800d586:	6a3a      	ldr	r2, [r7, #32]
 800d588:	69fb      	ldr	r3, [r7, #28]
 800d58a:	429a      	cmp	r2, r3
 800d58c:	d203      	bcs.n	800d596 <create_name+0x1da>
 800d58e:	69ba      	ldr	r2, [r7, #24]
 800d590:	697b      	ldr	r3, [r7, #20]
 800d592:	429a      	cmp	r2, r3
 800d594:	d123      	bne.n	800d5de <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800d596:	69fb      	ldr	r3, [r7, #28]
 800d598:	2b0b      	cmp	r3, #11
 800d59a:	d106      	bne.n	800d5aa <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800d59c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d5a0:	f043 0303 	orr.w	r3, r3, #3
 800d5a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d5a8:	e06f      	b.n	800d68a <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800d5aa:	69ba      	ldr	r2, [r7, #24]
 800d5ac:	697b      	ldr	r3, [r7, #20]
 800d5ae:	429a      	cmp	r2, r3
 800d5b0:	d005      	beq.n	800d5be <create_name+0x202>
 800d5b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d5b6:	f043 0303 	orr.w	r3, r3, #3
 800d5ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800d5be:	69ba      	ldr	r2, [r7, #24]
 800d5c0:	697b      	ldr	r3, [r7, #20]
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	d860      	bhi.n	800d688 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800d5c6:	697b      	ldr	r3, [r7, #20]
 800d5c8:	61bb      	str	r3, [r7, #24]
 800d5ca:	2308      	movs	r3, #8
 800d5cc:	623b      	str	r3, [r7, #32]
 800d5ce:	230b      	movs	r3, #11
 800d5d0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800d5d2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d5d6:	009b      	lsls	r3, r3, #2
 800d5d8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d5dc:	e051      	b.n	800d682 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800d5de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5e0:	2b7f      	cmp	r3, #127	; 0x7f
 800d5e2:	d914      	bls.n	800d60e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800d5e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5e6:	2100      	movs	r1, #0
 800d5e8:	4618      	mov	r0, r3
 800d5ea:	f001 f917 	bl	800e81c <ff_convert>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d5f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d004      	beq.n	800d602 <create_name+0x246>
 800d5f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d5fa:	3b80      	subs	r3, #128	; 0x80
 800d5fc:	4a49      	ldr	r2, [pc, #292]	; (800d724 <create_name+0x368>)
 800d5fe:	5cd3      	ldrb	r3, [r2, r3]
 800d600:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d602:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d606:	f043 0302 	orr.w	r3, r3, #2
 800d60a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d60e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d610:	2b00      	cmp	r3, #0
 800d612:	d007      	beq.n	800d624 <create_name+0x268>
 800d614:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d616:	4619      	mov	r1, r3
 800d618:	4843      	ldr	r0, [pc, #268]	; (800d728 <create_name+0x36c>)
 800d61a:	f7fe fc05 	bl	800be28 <chk_chr>
 800d61e:	4603      	mov	r3, r0
 800d620:	2b00      	cmp	r3, #0
 800d622:	d008      	beq.n	800d636 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d624:	235f      	movs	r3, #95	; 0x5f
 800d626:	84bb      	strh	r3, [r7, #36]	; 0x24
 800d628:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d62c:	f043 0303 	orr.w	r3, r3, #3
 800d630:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d634:	e01b      	b.n	800d66e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d636:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d638:	2b40      	cmp	r3, #64	; 0x40
 800d63a:	d909      	bls.n	800d650 <create_name+0x294>
 800d63c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d63e:	2b5a      	cmp	r3, #90	; 0x5a
 800d640:	d806      	bhi.n	800d650 <create_name+0x294>
					b |= 2;
 800d642:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d646:	f043 0302 	orr.w	r3, r3, #2
 800d64a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d64e:	e00e      	b.n	800d66e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d650:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d652:	2b60      	cmp	r3, #96	; 0x60
 800d654:	d90b      	bls.n	800d66e <create_name+0x2b2>
 800d656:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d658:	2b7a      	cmp	r3, #122	; 0x7a
 800d65a:	d808      	bhi.n	800d66e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800d65c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d660:	f043 0301 	orr.w	r3, r3, #1
 800d664:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d668:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d66a:	3b20      	subs	r3, #32
 800d66c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d66e:	6a3b      	ldr	r3, [r7, #32]
 800d670:	1c5a      	adds	r2, r3, #1
 800d672:	623a      	str	r2, [r7, #32]
 800d674:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d676:	b2d1      	uxtb	r1, r2
 800d678:	687a      	ldr	r2, [r7, #4]
 800d67a:	4413      	add	r3, r2
 800d67c:	460a      	mov	r2, r1
 800d67e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d682:	e763      	b.n	800d54c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800d684:	bf00      	nop
 800d686:	e000      	b.n	800d68a <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800d688:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d690:	2be5      	cmp	r3, #229	; 0xe5
 800d692:	d103      	bne.n	800d69c <create_name+0x2e0>
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2205      	movs	r2, #5
 800d698:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800d69c:	69fb      	ldr	r3, [r7, #28]
 800d69e:	2b08      	cmp	r3, #8
 800d6a0:	d104      	bne.n	800d6ac <create_name+0x2f0>
 800d6a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d6ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6b0:	f003 030c 	and.w	r3, r3, #12
 800d6b4:	2b0c      	cmp	r3, #12
 800d6b6:	d005      	beq.n	800d6c4 <create_name+0x308>
 800d6b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6bc:	f003 0303 	and.w	r3, r3, #3
 800d6c0:	2b03      	cmp	r3, #3
 800d6c2:	d105      	bne.n	800d6d0 <create_name+0x314>
 800d6c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d6c8:	f043 0302 	orr.w	r3, r3, #2
 800d6cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d6d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d6d4:	f003 0302 	and.w	r3, r3, #2
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d117      	bne.n	800d70c <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d6dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6e0:	f003 0303 	and.w	r3, r3, #3
 800d6e4:	2b01      	cmp	r3, #1
 800d6e6:	d105      	bne.n	800d6f4 <create_name+0x338>
 800d6e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d6ec:	f043 0310 	orr.w	r3, r3, #16
 800d6f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d6f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d6f8:	f003 030c 	and.w	r3, r3, #12
 800d6fc:	2b04      	cmp	r3, #4
 800d6fe:	d105      	bne.n	800d70c <create_name+0x350>
 800d700:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d704:	f043 0308 	orr.w	r3, r3, #8
 800d708:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d712:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800d716:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d718:	4618      	mov	r0, r3
 800d71a:	3728      	adds	r7, #40	; 0x28
 800d71c:	46bd      	mov	sp, r7
 800d71e:	bd80      	pop	{r7, pc}
 800d720:	0800f950 	.word	0x0800f950
 800d724:	0800f9cc 	.word	0x0800f9cc
 800d728:	0800f95c 	.word	0x0800f95c

0800d72c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b086      	sub	sp, #24
 800d730:	af00      	add	r7, sp, #0
 800d732:	6078      	str	r0, [r7, #4]
 800d734:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d73a:	693b      	ldr	r3, [r7, #16]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d740:	e002      	b.n	800d748 <follow_path+0x1c>
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	3301      	adds	r3, #1
 800d746:	603b      	str	r3, [r7, #0]
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	781b      	ldrb	r3, [r3, #0]
 800d74c:	2b2f      	cmp	r3, #47	; 0x2f
 800d74e:	d0f8      	beq.n	800d742 <follow_path+0x16>
 800d750:	683b      	ldr	r3, [r7, #0]
 800d752:	781b      	ldrb	r3, [r3, #0]
 800d754:	2b5c      	cmp	r3, #92	; 0x5c
 800d756:	d0f4      	beq.n	800d742 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	2200      	movs	r2, #0
 800d75c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	2b1f      	cmp	r3, #31
 800d764:	d80a      	bhi.n	800d77c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	2280      	movs	r2, #128	; 0x80
 800d76a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d76e:	2100      	movs	r1, #0
 800d770:	6878      	ldr	r0, [r7, #4]
 800d772:	f7ff f8fe 	bl	800c972 <dir_sdi>
 800d776:	4603      	mov	r3, r0
 800d778:	75fb      	strb	r3, [r7, #23]
 800d77a:	e048      	b.n	800d80e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d77c:	463b      	mov	r3, r7
 800d77e:	4619      	mov	r1, r3
 800d780:	6878      	ldr	r0, [r7, #4]
 800d782:	f7ff fe1b 	bl	800d3bc <create_name>
 800d786:	4603      	mov	r3, r0
 800d788:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d78a:	7dfb      	ldrb	r3, [r7, #23]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d139      	bne.n	800d804 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d790:	6878      	ldr	r0, [r7, #4]
 800d792:	f7ff fc5b 	bl	800d04c <dir_find>
 800d796:	4603      	mov	r3, r0
 800d798:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d7a0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d7a2:	7dfb      	ldrb	r3, [r7, #23]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d00a      	beq.n	800d7be <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d7a8:	7dfb      	ldrb	r3, [r7, #23]
 800d7aa:	2b04      	cmp	r3, #4
 800d7ac:	d12c      	bne.n	800d808 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d7ae:	7afb      	ldrb	r3, [r7, #11]
 800d7b0:	f003 0304 	and.w	r3, r3, #4
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d127      	bne.n	800d808 <follow_path+0xdc>
 800d7b8:	2305      	movs	r3, #5
 800d7ba:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d7bc:	e024      	b.n	800d808 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d7be:	7afb      	ldrb	r3, [r7, #11]
 800d7c0:	f003 0304 	and.w	r3, r3, #4
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d121      	bne.n	800d80c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	799b      	ldrb	r3, [r3, #6]
 800d7cc:	f003 0310 	and.w	r3, r3, #16
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d102      	bne.n	800d7da <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d7d4:	2305      	movs	r3, #5
 800d7d6:	75fb      	strb	r3, [r7, #23]
 800d7d8:	e019      	b.n	800d80e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	695b      	ldr	r3, [r3, #20]
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	8992      	ldrh	r2, [r2, #12]
 800d7e8:	fbb3 f0f2 	udiv	r0, r3, r2
 800d7ec:	fb02 f200 	mul.w	r2, r2, r0
 800d7f0:	1a9b      	subs	r3, r3, r2
 800d7f2:	440b      	add	r3, r1
 800d7f4:	4619      	mov	r1, r3
 800d7f6:	68f8      	ldr	r0, [r7, #12]
 800d7f8:	f7ff fa61 	bl	800ccbe <ld_clust>
 800d7fc:	4602      	mov	r2, r0
 800d7fe:	693b      	ldr	r3, [r7, #16]
 800d800:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d802:	e7bb      	b.n	800d77c <follow_path+0x50>
			if (res != FR_OK) break;
 800d804:	bf00      	nop
 800d806:	e002      	b.n	800d80e <follow_path+0xe2>
				break;
 800d808:	bf00      	nop
 800d80a:	e000      	b.n	800d80e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d80c:	bf00      	nop
			}
		}
	}

	return res;
 800d80e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d810:	4618      	mov	r0, r3
 800d812:	3718      	adds	r7, #24
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}

0800d818 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d818:	b480      	push	{r7}
 800d81a:	b087      	sub	sp, #28
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d820:	f04f 33ff 	mov.w	r3, #4294967295
 800d824:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d031      	beq.n	800d892 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	617b      	str	r3, [r7, #20]
 800d834:	e002      	b.n	800d83c <get_ldnumber+0x24>
 800d836:	697b      	ldr	r3, [r7, #20]
 800d838:	3301      	adds	r3, #1
 800d83a:	617b      	str	r3, [r7, #20]
 800d83c:	697b      	ldr	r3, [r7, #20]
 800d83e:	781b      	ldrb	r3, [r3, #0]
 800d840:	2b1f      	cmp	r3, #31
 800d842:	d903      	bls.n	800d84c <get_ldnumber+0x34>
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	781b      	ldrb	r3, [r3, #0]
 800d848:	2b3a      	cmp	r3, #58	; 0x3a
 800d84a:	d1f4      	bne.n	800d836 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	2b3a      	cmp	r3, #58	; 0x3a
 800d852:	d11c      	bne.n	800d88e <get_ldnumber+0x76>
			tp = *path;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	1c5a      	adds	r2, r3, #1
 800d85e:	60fa      	str	r2, [r7, #12]
 800d860:	781b      	ldrb	r3, [r3, #0]
 800d862:	3b30      	subs	r3, #48	; 0x30
 800d864:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d866:	68bb      	ldr	r3, [r7, #8]
 800d868:	2b09      	cmp	r3, #9
 800d86a:	d80e      	bhi.n	800d88a <get_ldnumber+0x72>
 800d86c:	68fa      	ldr	r2, [r7, #12]
 800d86e:	697b      	ldr	r3, [r7, #20]
 800d870:	429a      	cmp	r2, r3
 800d872:	d10a      	bne.n	800d88a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d874:	68bb      	ldr	r3, [r7, #8]
 800d876:	2b00      	cmp	r3, #0
 800d878:	d107      	bne.n	800d88a <get_ldnumber+0x72>
					vol = (int)i;
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d87e:	697b      	ldr	r3, [r7, #20]
 800d880:	3301      	adds	r3, #1
 800d882:	617b      	str	r3, [r7, #20]
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	697a      	ldr	r2, [r7, #20]
 800d888:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d88a:	693b      	ldr	r3, [r7, #16]
 800d88c:	e002      	b.n	800d894 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d88e:	2300      	movs	r3, #0
 800d890:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d892:	693b      	ldr	r3, [r7, #16]
}
 800d894:	4618      	mov	r0, r3
 800d896:	371c      	adds	r7, #28
 800d898:	46bd      	mov	sp, r7
 800d89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89e:	4770      	bx	lr

0800d8a0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b082      	sub	sp, #8
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
 800d8a8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	70da      	strb	r2, [r3, #3]
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	f04f 32ff 	mov.w	r2, #4294967295
 800d8b6:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d8b8:	6839      	ldr	r1, [r7, #0]
 800d8ba:	6878      	ldr	r0, [r7, #4]
 800d8bc:	f7fe fc80 	bl	800c1c0 <move_window>
 800d8c0:	4603      	mov	r3, r0
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d001      	beq.n	800d8ca <check_fs+0x2a>
 800d8c6:	2304      	movs	r3, #4
 800d8c8:	e038      	b.n	800d93c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	3338      	adds	r3, #56	; 0x38
 800d8ce:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	f7fe f9c4 	bl	800bc60 <ld_word>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	461a      	mov	r2, r3
 800d8dc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d8e0:	429a      	cmp	r2, r3
 800d8e2:	d001      	beq.n	800d8e8 <check_fs+0x48>
 800d8e4:	2303      	movs	r3, #3
 800d8e6:	e029      	b.n	800d93c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d8ee:	2be9      	cmp	r3, #233	; 0xe9
 800d8f0:	d009      	beq.n	800d906 <check_fs+0x66>
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d8f8:	2beb      	cmp	r3, #235	; 0xeb
 800d8fa:	d11e      	bne.n	800d93a <check_fs+0x9a>
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d902:	2b90      	cmp	r3, #144	; 0x90
 800d904:	d119      	bne.n	800d93a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	3338      	adds	r3, #56	; 0x38
 800d90a:	3336      	adds	r3, #54	; 0x36
 800d90c:	4618      	mov	r0, r3
 800d90e:	f7fe f9bf 	bl	800bc90 <ld_dword>
 800d912:	4603      	mov	r3, r0
 800d914:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d918:	4a0a      	ldr	r2, [pc, #40]	; (800d944 <check_fs+0xa4>)
 800d91a:	4293      	cmp	r3, r2
 800d91c:	d101      	bne.n	800d922 <check_fs+0x82>
 800d91e:	2300      	movs	r3, #0
 800d920:	e00c      	b.n	800d93c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	3338      	adds	r3, #56	; 0x38
 800d926:	3352      	adds	r3, #82	; 0x52
 800d928:	4618      	mov	r0, r3
 800d92a:	f7fe f9b1 	bl	800bc90 <ld_dword>
 800d92e:	4602      	mov	r2, r0
 800d930:	4b05      	ldr	r3, [pc, #20]	; (800d948 <check_fs+0xa8>)
 800d932:	429a      	cmp	r2, r3
 800d934:	d101      	bne.n	800d93a <check_fs+0x9a>
 800d936:	2300      	movs	r3, #0
 800d938:	e000      	b.n	800d93c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d93a:	2302      	movs	r3, #2
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3708      	adds	r7, #8
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}
 800d944:	00544146 	.word	0x00544146
 800d948:	33544146 	.word	0x33544146

0800d94c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d94c:	b580      	push	{r7, lr}
 800d94e:	b096      	sub	sp, #88	; 0x58
 800d950:	af00      	add	r7, sp, #0
 800d952:	60f8      	str	r0, [r7, #12]
 800d954:	60b9      	str	r1, [r7, #8]
 800d956:	4613      	mov	r3, r2
 800d958:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d95a:	68bb      	ldr	r3, [r7, #8]
 800d95c:	2200      	movs	r2, #0
 800d95e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d960:	68f8      	ldr	r0, [r7, #12]
 800d962:	f7ff ff59 	bl	800d818 <get_ldnumber>
 800d966:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	da01      	bge.n	800d972 <find_volume+0x26>
 800d96e:	230b      	movs	r3, #11
 800d970:	e268      	b.n	800de44 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d972:	4ab0      	ldr	r2, [pc, #704]	; (800dc34 <find_volume+0x2e8>)
 800d974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d97a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d97c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d101      	bne.n	800d986 <find_volume+0x3a>
 800d982:	230c      	movs	r3, #12
 800d984:	e25e      	b.n	800de44 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d98a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d98c:	79fb      	ldrb	r3, [r7, #7]
 800d98e:	f023 0301 	bic.w	r3, r3, #1
 800d992:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d01a      	beq.n	800d9d2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d99c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d99e:	785b      	ldrb	r3, [r3, #1]
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	f7fe f8bf 	bl	800bb24 <disk_status>
 800d9a6:	4603      	mov	r3, r0
 800d9a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d9ac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d9b0:	f003 0301 	and.w	r3, r3, #1
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d10c      	bne.n	800d9d2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d9b8:	79fb      	ldrb	r3, [r7, #7]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d007      	beq.n	800d9ce <find_volume+0x82>
 800d9be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d9c2:	f003 0304 	and.w	r3, r3, #4
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d001      	beq.n	800d9ce <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d9ca:	230a      	movs	r3, #10
 800d9cc:	e23a      	b.n	800de44 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800d9ce:	2300      	movs	r3, #0
 800d9d0:	e238      	b.n	800de44 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d9d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d9d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9da:	b2da      	uxtb	r2, r3
 800d9dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9de:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d9e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9e2:	785b      	ldrb	r3, [r3, #1]
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	f7fe f8b7 	bl	800bb58 <disk_initialize>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d9f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d9f4:	f003 0301 	and.w	r3, r3, #1
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d001      	beq.n	800da00 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d9fc:	2303      	movs	r3, #3
 800d9fe:	e221      	b.n	800de44 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800da00:	79fb      	ldrb	r3, [r7, #7]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d007      	beq.n	800da16 <find_volume+0xca>
 800da06:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da0a:	f003 0304 	and.w	r3, r3, #4
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d001      	beq.n	800da16 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800da12:	230a      	movs	r3, #10
 800da14:	e216      	b.n	800de44 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800da16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da18:	7858      	ldrb	r0, [r3, #1]
 800da1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da1c:	330c      	adds	r3, #12
 800da1e:	461a      	mov	r2, r3
 800da20:	2102      	movs	r1, #2
 800da22:	f7fe f8ff 	bl	800bc24 <disk_ioctl>
 800da26:	4603      	mov	r3, r0
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d001      	beq.n	800da30 <find_volume+0xe4>
 800da2c:	2301      	movs	r3, #1
 800da2e:	e209      	b.n	800de44 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800da30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da32:	899b      	ldrh	r3, [r3, #12]
 800da34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800da38:	d80d      	bhi.n	800da56 <find_volume+0x10a>
 800da3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da3c:	899b      	ldrh	r3, [r3, #12]
 800da3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da42:	d308      	bcc.n	800da56 <find_volume+0x10a>
 800da44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da46:	899b      	ldrh	r3, [r3, #12]
 800da48:	461a      	mov	r2, r3
 800da4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da4c:	899b      	ldrh	r3, [r3, #12]
 800da4e:	3b01      	subs	r3, #1
 800da50:	4013      	ands	r3, r2
 800da52:	2b00      	cmp	r3, #0
 800da54:	d001      	beq.n	800da5a <find_volume+0x10e>
 800da56:	2301      	movs	r3, #1
 800da58:	e1f4      	b.n	800de44 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800da5a:	2300      	movs	r3, #0
 800da5c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800da5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800da60:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800da62:	f7ff ff1d 	bl	800d8a0 <check_fs>
 800da66:	4603      	mov	r3, r0
 800da68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800da6c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800da70:	2b02      	cmp	r3, #2
 800da72:	d14b      	bne.n	800db0c <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800da74:	2300      	movs	r3, #0
 800da76:	643b      	str	r3, [r7, #64]	; 0x40
 800da78:	e01f      	b.n	800daba <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800da7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da7c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800da80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da82:	011b      	lsls	r3, r3, #4
 800da84:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800da88:	4413      	add	r3, r2
 800da8a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800da8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da8e:	3304      	adds	r3, #4
 800da90:	781b      	ldrb	r3, [r3, #0]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d006      	beq.n	800daa4 <find_volume+0x158>
 800da96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da98:	3308      	adds	r3, #8
 800da9a:	4618      	mov	r0, r3
 800da9c:	f7fe f8f8 	bl	800bc90 <ld_dword>
 800daa0:	4602      	mov	r2, r0
 800daa2:	e000      	b.n	800daa6 <find_volume+0x15a>
 800daa4:	2200      	movs	r2, #0
 800daa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800daa8:	009b      	lsls	r3, r3, #2
 800daaa:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800daae:	440b      	add	r3, r1
 800dab0:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800dab4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dab6:	3301      	adds	r3, #1
 800dab8:	643b      	str	r3, [r7, #64]	; 0x40
 800daba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dabc:	2b03      	cmp	r3, #3
 800dabe:	d9dc      	bls.n	800da7a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800dac0:	2300      	movs	r3, #0
 800dac2:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800dac4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d002      	beq.n	800dad0 <find_volume+0x184>
 800daca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dacc:	3b01      	subs	r3, #1
 800dace:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800dad0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dad2:	009b      	lsls	r3, r3, #2
 800dad4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800dad8:	4413      	add	r3, r2
 800dada:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800dade:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800dae0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dae2:	2b00      	cmp	r3, #0
 800dae4:	d005      	beq.n	800daf2 <find_volume+0x1a6>
 800dae6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dae8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800daea:	f7ff fed9 	bl	800d8a0 <check_fs>
 800daee:	4603      	mov	r3, r0
 800daf0:	e000      	b.n	800daf4 <find_volume+0x1a8>
 800daf2:	2303      	movs	r3, #3
 800daf4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800daf8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dafc:	2b01      	cmp	r3, #1
 800dafe:	d905      	bls.n	800db0c <find_volume+0x1c0>
 800db00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db02:	3301      	adds	r3, #1
 800db04:	643b      	str	r3, [r7, #64]	; 0x40
 800db06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800db08:	2b03      	cmp	r3, #3
 800db0a:	d9e1      	bls.n	800dad0 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800db0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800db10:	2b04      	cmp	r3, #4
 800db12:	d101      	bne.n	800db18 <find_volume+0x1cc>
 800db14:	2301      	movs	r3, #1
 800db16:	e195      	b.n	800de44 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800db18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800db1c:	2b01      	cmp	r3, #1
 800db1e:	d901      	bls.n	800db24 <find_volume+0x1d8>
 800db20:	230d      	movs	r3, #13
 800db22:	e18f      	b.n	800de44 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800db24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db26:	3338      	adds	r3, #56	; 0x38
 800db28:	330b      	adds	r3, #11
 800db2a:	4618      	mov	r0, r3
 800db2c:	f7fe f898 	bl	800bc60 <ld_word>
 800db30:	4603      	mov	r3, r0
 800db32:	461a      	mov	r2, r3
 800db34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db36:	899b      	ldrh	r3, [r3, #12]
 800db38:	429a      	cmp	r2, r3
 800db3a:	d001      	beq.n	800db40 <find_volume+0x1f4>
 800db3c:	230d      	movs	r3, #13
 800db3e:	e181      	b.n	800de44 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800db40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db42:	3338      	adds	r3, #56	; 0x38
 800db44:	3316      	adds	r3, #22
 800db46:	4618      	mov	r0, r3
 800db48:	f7fe f88a 	bl	800bc60 <ld_word>
 800db4c:	4603      	mov	r3, r0
 800db4e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800db50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db52:	2b00      	cmp	r3, #0
 800db54:	d106      	bne.n	800db64 <find_volume+0x218>
 800db56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db58:	3338      	adds	r3, #56	; 0x38
 800db5a:	3324      	adds	r3, #36	; 0x24
 800db5c:	4618      	mov	r0, r3
 800db5e:	f7fe f897 	bl	800bc90 <ld_dword>
 800db62:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800db64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800db68:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800db6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db6c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800db70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db72:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800db74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db76:	789b      	ldrb	r3, [r3, #2]
 800db78:	2b01      	cmp	r3, #1
 800db7a:	d005      	beq.n	800db88 <find_volume+0x23c>
 800db7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db7e:	789b      	ldrb	r3, [r3, #2]
 800db80:	2b02      	cmp	r3, #2
 800db82:	d001      	beq.n	800db88 <find_volume+0x23c>
 800db84:	230d      	movs	r3, #13
 800db86:	e15d      	b.n	800de44 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800db88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db8a:	789b      	ldrb	r3, [r3, #2]
 800db8c:	461a      	mov	r2, r3
 800db8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db90:	fb02 f303 	mul.w	r3, r2, r3
 800db94:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800db96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800db9c:	b29a      	uxth	r2, r3
 800db9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dba0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800dba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dba4:	895b      	ldrh	r3, [r3, #10]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d008      	beq.n	800dbbc <find_volume+0x270>
 800dbaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbac:	895b      	ldrh	r3, [r3, #10]
 800dbae:	461a      	mov	r2, r3
 800dbb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbb2:	895b      	ldrh	r3, [r3, #10]
 800dbb4:	3b01      	subs	r3, #1
 800dbb6:	4013      	ands	r3, r2
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d001      	beq.n	800dbc0 <find_volume+0x274>
 800dbbc:	230d      	movs	r3, #13
 800dbbe:	e141      	b.n	800de44 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800dbc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbc2:	3338      	adds	r3, #56	; 0x38
 800dbc4:	3311      	adds	r3, #17
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	f7fe f84a 	bl	800bc60 <ld_word>
 800dbcc:	4603      	mov	r3, r0
 800dbce:	461a      	mov	r2, r3
 800dbd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbd2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800dbd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbd6:	891b      	ldrh	r3, [r3, #8]
 800dbd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dbda:	8992      	ldrh	r2, [r2, #12]
 800dbdc:	0952      	lsrs	r2, r2, #5
 800dbde:	b292      	uxth	r2, r2
 800dbe0:	fbb3 f1f2 	udiv	r1, r3, r2
 800dbe4:	fb02 f201 	mul.w	r2, r2, r1
 800dbe8:	1a9b      	subs	r3, r3, r2
 800dbea:	b29b      	uxth	r3, r3
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d001      	beq.n	800dbf4 <find_volume+0x2a8>
 800dbf0:	230d      	movs	r3, #13
 800dbf2:	e127      	b.n	800de44 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dbf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbf6:	3338      	adds	r3, #56	; 0x38
 800dbf8:	3313      	adds	r3, #19
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	f7fe f830 	bl	800bc60 <ld_word>
 800dc00:	4603      	mov	r3, r0
 800dc02:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dc04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d106      	bne.n	800dc18 <find_volume+0x2cc>
 800dc0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc0c:	3338      	adds	r3, #56	; 0x38
 800dc0e:	3320      	adds	r3, #32
 800dc10:	4618      	mov	r0, r3
 800dc12:	f7fe f83d 	bl	800bc90 <ld_dword>
 800dc16:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc1a:	3338      	adds	r3, #56	; 0x38
 800dc1c:	330e      	adds	r3, #14
 800dc1e:	4618      	mov	r0, r3
 800dc20:	f7fe f81e 	bl	800bc60 <ld_word>
 800dc24:	4603      	mov	r3, r0
 800dc26:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dc28:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d104      	bne.n	800dc38 <find_volume+0x2ec>
 800dc2e:	230d      	movs	r3, #13
 800dc30:	e108      	b.n	800de44 <find_volume+0x4f8>
 800dc32:	bf00      	nop
 800dc34:	20000148 	.word	0x20000148

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800dc38:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dc3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc3c:	4413      	add	r3, r2
 800dc3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc40:	8911      	ldrh	r1, [r2, #8]
 800dc42:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc44:	8992      	ldrh	r2, [r2, #12]
 800dc46:	0952      	lsrs	r2, r2, #5
 800dc48:	b292      	uxth	r2, r2
 800dc4a:	fbb1 f2f2 	udiv	r2, r1, r2
 800dc4e:	b292      	uxth	r2, r2
 800dc50:	4413      	add	r3, r2
 800dc52:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800dc54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc58:	429a      	cmp	r2, r3
 800dc5a:	d201      	bcs.n	800dc60 <find_volume+0x314>
 800dc5c:	230d      	movs	r3, #13
 800dc5e:	e0f1      	b.n	800de44 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800dc60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc64:	1ad3      	subs	r3, r2, r3
 800dc66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc68:	8952      	ldrh	r2, [r2, #10]
 800dc6a:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc6e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800dc70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d101      	bne.n	800dc7a <find_volume+0x32e>
 800dc76:	230d      	movs	r3, #13
 800dc78:	e0e4      	b.n	800de44 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800dc7a:	2303      	movs	r3, #3
 800dc7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800dc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc82:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800dc86:	4293      	cmp	r3, r2
 800dc88:	d802      	bhi.n	800dc90 <find_volume+0x344>
 800dc8a:	2302      	movs	r3, #2
 800dc8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dc90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc92:	f640 72f5 	movw	r2, #4085	; 0xff5
 800dc96:	4293      	cmp	r3, r2
 800dc98:	d802      	bhi.n	800dca0 <find_volume+0x354>
 800dc9a:	2301      	movs	r3, #1
 800dc9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800dca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca2:	1c9a      	adds	r2, r3, #2
 800dca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dca6:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800dca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcaa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dcac:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800dcae:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dcb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dcb2:	441a      	add	r2, r3
 800dcb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcb6:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800dcb8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dcba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcbc:	441a      	add	r2, r3
 800dcbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcc0:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800dcc2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dcc6:	2b03      	cmp	r3, #3
 800dcc8:	d11e      	bne.n	800dd08 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dcca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dccc:	3338      	adds	r3, #56	; 0x38
 800dcce:	332a      	adds	r3, #42	; 0x2a
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f7fd ffc5 	bl	800bc60 <ld_word>
 800dcd6:	4603      	mov	r3, r0
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d001      	beq.n	800dce0 <find_volume+0x394>
 800dcdc:	230d      	movs	r3, #13
 800dcde:	e0b1      	b.n	800de44 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dce2:	891b      	ldrh	r3, [r3, #8]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d001      	beq.n	800dcec <find_volume+0x3a0>
 800dce8:	230d      	movs	r3, #13
 800dcea:	e0ab      	b.n	800de44 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dcec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcee:	3338      	adds	r3, #56	; 0x38
 800dcf0:	332c      	adds	r3, #44	; 0x2c
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f7fd ffcc 	bl	800bc90 <ld_dword>
 800dcf8:	4602      	mov	r2, r0
 800dcfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcfc:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dcfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd00:	69db      	ldr	r3, [r3, #28]
 800dd02:	009b      	lsls	r3, r3, #2
 800dd04:	647b      	str	r3, [r7, #68]	; 0x44
 800dd06:	e01f      	b.n	800dd48 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dd08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd0a:	891b      	ldrh	r3, [r3, #8]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d101      	bne.n	800dd14 <find_volume+0x3c8>
 800dd10:	230d      	movs	r3, #13
 800dd12:	e097      	b.n	800de44 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dd14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dd18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd1a:	441a      	add	r2, r3
 800dd1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd1e:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dd20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dd24:	2b02      	cmp	r3, #2
 800dd26:	d103      	bne.n	800dd30 <find_volume+0x3e4>
 800dd28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd2a:	69db      	ldr	r3, [r3, #28]
 800dd2c:	005b      	lsls	r3, r3, #1
 800dd2e:	e00a      	b.n	800dd46 <find_volume+0x3fa>
 800dd30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd32:	69da      	ldr	r2, [r3, #28]
 800dd34:	4613      	mov	r3, r2
 800dd36:	005b      	lsls	r3, r3, #1
 800dd38:	4413      	add	r3, r2
 800dd3a:	085a      	lsrs	r2, r3, #1
 800dd3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd3e:	69db      	ldr	r3, [r3, #28]
 800dd40:	f003 0301 	and.w	r3, r3, #1
 800dd44:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dd46:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dd48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd4a:	6a1a      	ldr	r2, [r3, #32]
 800dd4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd4e:	899b      	ldrh	r3, [r3, #12]
 800dd50:	4619      	mov	r1, r3
 800dd52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dd54:	440b      	add	r3, r1
 800dd56:	3b01      	subs	r3, #1
 800dd58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dd5a:	8989      	ldrh	r1, [r1, #12]
 800dd5c:	fbb3 f3f1 	udiv	r3, r3, r1
 800dd60:	429a      	cmp	r2, r3
 800dd62:	d201      	bcs.n	800dd68 <find_volume+0x41c>
 800dd64:	230d      	movs	r3, #13
 800dd66:	e06d      	b.n	800de44 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dd68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd6a:	f04f 32ff 	mov.w	r2, #4294967295
 800dd6e:	619a      	str	r2, [r3, #24]
 800dd70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd72:	699a      	ldr	r2, [r3, #24]
 800dd74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd76:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800dd78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd7a:	2280      	movs	r2, #128	; 0x80
 800dd7c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dd7e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dd82:	2b03      	cmp	r3, #3
 800dd84:	d149      	bne.n	800de1a <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dd86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd88:	3338      	adds	r3, #56	; 0x38
 800dd8a:	3330      	adds	r3, #48	; 0x30
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	f7fd ff67 	bl	800bc60 <ld_word>
 800dd92:	4603      	mov	r3, r0
 800dd94:	2b01      	cmp	r3, #1
 800dd96:	d140      	bne.n	800de1a <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dd98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd9a:	3301      	adds	r3, #1
 800dd9c:	4619      	mov	r1, r3
 800dd9e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dda0:	f7fe fa0e 	bl	800c1c0 <move_window>
 800dda4:	4603      	mov	r3, r0
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d137      	bne.n	800de1a <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800ddaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddac:	2200      	movs	r2, #0
 800ddae:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ddb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddb2:	3338      	adds	r3, #56	; 0x38
 800ddb4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f7fd ff51 	bl	800bc60 <ld_word>
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	461a      	mov	r2, r3
 800ddc2:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ddc6:	429a      	cmp	r2, r3
 800ddc8:	d127      	bne.n	800de1a <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ddca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddcc:	3338      	adds	r3, #56	; 0x38
 800ddce:	4618      	mov	r0, r3
 800ddd0:	f7fd ff5e 	bl	800bc90 <ld_dword>
 800ddd4:	4602      	mov	r2, r0
 800ddd6:	4b1d      	ldr	r3, [pc, #116]	; (800de4c <find_volume+0x500>)
 800ddd8:	429a      	cmp	r2, r3
 800ddda:	d11e      	bne.n	800de1a <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800dddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddde:	3338      	adds	r3, #56	; 0x38
 800dde0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800dde4:	4618      	mov	r0, r3
 800dde6:	f7fd ff53 	bl	800bc90 <ld_dword>
 800ddea:	4602      	mov	r2, r0
 800ddec:	4b18      	ldr	r3, [pc, #96]	; (800de50 <find_volume+0x504>)
 800ddee:	429a      	cmp	r2, r3
 800ddf0:	d113      	bne.n	800de1a <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ddf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddf4:	3338      	adds	r3, #56	; 0x38
 800ddf6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	f7fd ff48 	bl	800bc90 <ld_dword>
 800de00:	4602      	mov	r2, r0
 800de02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de04:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800de06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de08:	3338      	adds	r3, #56	; 0x38
 800de0a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800de0e:	4618      	mov	r0, r3
 800de10:	f7fd ff3e 	bl	800bc90 <ld_dword>
 800de14:	4602      	mov	r2, r0
 800de16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de18:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800de1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de1c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800de20:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800de22:	4b0c      	ldr	r3, [pc, #48]	; (800de54 <find_volume+0x508>)
 800de24:	881b      	ldrh	r3, [r3, #0]
 800de26:	3301      	adds	r3, #1
 800de28:	b29a      	uxth	r2, r3
 800de2a:	4b0a      	ldr	r3, [pc, #40]	; (800de54 <find_volume+0x508>)
 800de2c:	801a      	strh	r2, [r3, #0]
 800de2e:	4b09      	ldr	r3, [pc, #36]	; (800de54 <find_volume+0x508>)
 800de30:	881a      	ldrh	r2, [r3, #0]
 800de32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de34:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800de36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de38:	4a07      	ldr	r2, [pc, #28]	; (800de58 <find_volume+0x50c>)
 800de3a:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800de3c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800de3e:	f7fe f957 	bl	800c0f0 <clear_lock>
#endif
	return FR_OK;
 800de42:	2300      	movs	r3, #0
}
 800de44:	4618      	mov	r0, r3
 800de46:	3758      	adds	r7, #88	; 0x58
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}
 800de4c:	41615252 	.word	0x41615252
 800de50:	61417272 	.word	0x61417272
 800de54:	2000014c 	.word	0x2000014c
 800de58:	20000170 	.word	0x20000170

0800de5c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b084      	sub	sp, #16
 800de60:	af00      	add	r7, sp, #0
 800de62:	6078      	str	r0, [r7, #4]
 800de64:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800de66:	2309      	movs	r3, #9
 800de68:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d01c      	beq.n	800deaa <validate+0x4e>
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d018      	beq.n	800deaa <validate+0x4e>
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	781b      	ldrb	r3, [r3, #0]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d013      	beq.n	800deaa <validate+0x4e>
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	889a      	ldrh	r2, [r3, #4]
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	88db      	ldrh	r3, [r3, #6]
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d10c      	bne.n	800deaa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	785b      	ldrb	r3, [r3, #1]
 800de96:	4618      	mov	r0, r3
 800de98:	f7fd fe44 	bl	800bb24 <disk_status>
 800de9c:	4603      	mov	r3, r0
 800de9e:	f003 0301 	and.w	r3, r3, #1
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d101      	bne.n	800deaa <validate+0x4e>
			res = FR_OK;
 800dea6:	2300      	movs	r3, #0
 800dea8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800deaa:	7bfb      	ldrb	r3, [r7, #15]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d102      	bne.n	800deb6 <validate+0x5a>
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	e000      	b.n	800deb8 <validate+0x5c>
 800deb6:	2300      	movs	r3, #0
 800deb8:	683a      	ldr	r2, [r7, #0]
 800deba:	6013      	str	r3, [r2, #0]
	return res;
 800debc:	7bfb      	ldrb	r3, [r7, #15]
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3710      	adds	r7, #16
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}
	...

0800dec8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b088      	sub	sp, #32
 800decc:	af00      	add	r7, sp, #0
 800dece:	60f8      	str	r0, [r7, #12]
 800ded0:	60b9      	str	r1, [r7, #8]
 800ded2:	4613      	mov	r3, r2
 800ded4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ded6:	68bb      	ldr	r3, [r7, #8]
 800ded8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800deda:	f107 0310 	add.w	r3, r7, #16
 800dede:	4618      	mov	r0, r3
 800dee0:	f7ff fc9a 	bl	800d818 <get_ldnumber>
 800dee4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800dee6:	69fb      	ldr	r3, [r7, #28]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	da01      	bge.n	800def0 <f_mount+0x28>
 800deec:	230b      	movs	r3, #11
 800deee:	e02b      	b.n	800df48 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800def0:	4a17      	ldr	r2, [pc, #92]	; (800df50 <f_mount+0x88>)
 800def2:	69fb      	ldr	r3, [r7, #28]
 800def4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800def8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800defa:	69bb      	ldr	r3, [r7, #24]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d005      	beq.n	800df0c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800df00:	69b8      	ldr	r0, [r7, #24]
 800df02:	f7fe f8f5 	bl	800c0f0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800df06:	69bb      	ldr	r3, [r7, #24]
 800df08:	2200      	movs	r2, #0
 800df0a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d002      	beq.n	800df18 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	2200      	movs	r2, #0
 800df16:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800df18:	68fa      	ldr	r2, [r7, #12]
 800df1a:	490d      	ldr	r1, [pc, #52]	; (800df50 <f_mount+0x88>)
 800df1c:	69fb      	ldr	r3, [r7, #28]
 800df1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	2b00      	cmp	r3, #0
 800df26:	d002      	beq.n	800df2e <f_mount+0x66>
 800df28:	79fb      	ldrb	r3, [r7, #7]
 800df2a:	2b01      	cmp	r3, #1
 800df2c:	d001      	beq.n	800df32 <f_mount+0x6a>
 800df2e:	2300      	movs	r3, #0
 800df30:	e00a      	b.n	800df48 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800df32:	f107 010c 	add.w	r1, r7, #12
 800df36:	f107 0308 	add.w	r3, r7, #8
 800df3a:	2200      	movs	r2, #0
 800df3c:	4618      	mov	r0, r3
 800df3e:	f7ff fd05 	bl	800d94c <find_volume>
 800df42:	4603      	mov	r3, r0
 800df44:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800df46:	7dfb      	ldrb	r3, [r7, #23]
}
 800df48:	4618      	mov	r0, r3
 800df4a:	3720      	adds	r7, #32
 800df4c:	46bd      	mov	sp, r7
 800df4e:	bd80      	pop	{r7, pc}
 800df50:	20000148 	.word	0x20000148

0800df54 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800df54:	b580      	push	{r7, lr}
 800df56:	b09a      	sub	sp, #104	; 0x68
 800df58:	af00      	add	r7, sp, #0
 800df5a:	60f8      	str	r0, [r7, #12]
 800df5c:	60b9      	str	r1, [r7, #8]
 800df5e:	4613      	mov	r3, r2
 800df60:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	2b00      	cmp	r3, #0
 800df66:	d101      	bne.n	800df6c <f_open+0x18>
 800df68:	2309      	movs	r3, #9
 800df6a:	e1bb      	b.n	800e2e4 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800df6c:	79fb      	ldrb	r3, [r7, #7]
 800df6e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800df72:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800df74:	79fa      	ldrb	r2, [r7, #7]
 800df76:	f107 0114 	add.w	r1, r7, #20
 800df7a:	f107 0308 	add.w	r3, r7, #8
 800df7e:	4618      	mov	r0, r3
 800df80:	f7ff fce4 	bl	800d94c <find_volume>
 800df84:	4603      	mov	r3, r0
 800df86:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800df8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800df8e:	2b00      	cmp	r3, #0
 800df90:	f040 819f 	bne.w	800e2d2 <f_open+0x37e>
		dj.obj.fs = fs;
 800df94:	697b      	ldr	r3, [r7, #20]
 800df96:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800df98:	68ba      	ldr	r2, [r7, #8]
 800df9a:	f107 0318 	add.w	r3, r7, #24
 800df9e:	4611      	mov	r1, r2
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	f7ff fbc3 	bl	800d72c <follow_path>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800dfac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d11a      	bne.n	800dfea <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800dfb4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800dfb8:	b25b      	sxtb	r3, r3
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	da03      	bge.n	800dfc6 <f_open+0x72>
				res = FR_INVALID_NAME;
 800dfbe:	2306      	movs	r3, #6
 800dfc0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800dfc4:	e011      	b.n	800dfea <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dfc6:	79fb      	ldrb	r3, [r7, #7]
 800dfc8:	f023 0301 	bic.w	r3, r3, #1
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	bf14      	ite	ne
 800dfd0:	2301      	movne	r3, #1
 800dfd2:	2300      	moveq	r3, #0
 800dfd4:	b2db      	uxtb	r3, r3
 800dfd6:	461a      	mov	r2, r3
 800dfd8:	f107 0318 	add.w	r3, r7, #24
 800dfdc:	4611      	mov	r1, r2
 800dfde:	4618      	mov	r0, r3
 800dfe0:	f7fd ff3e 	bl	800be60 <chk_lock>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800dfea:	79fb      	ldrb	r3, [r7, #7]
 800dfec:	f003 031c 	and.w	r3, r3, #28
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d07f      	beq.n	800e0f4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800dff4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d017      	beq.n	800e02c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800dffc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e000:	2b04      	cmp	r3, #4
 800e002:	d10e      	bne.n	800e022 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e004:	f7fd ff88 	bl	800bf18 <enq_lock>
 800e008:	4603      	mov	r3, r0
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d006      	beq.n	800e01c <f_open+0xc8>
 800e00e:	f107 0318 	add.w	r3, r7, #24
 800e012:	4618      	mov	r0, r3
 800e014:	f7ff f8da 	bl	800d1cc <dir_register>
 800e018:	4603      	mov	r3, r0
 800e01a:	e000      	b.n	800e01e <f_open+0xca>
 800e01c:	2312      	movs	r3, #18
 800e01e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e022:	79fb      	ldrb	r3, [r7, #7]
 800e024:	f043 0308 	orr.w	r3, r3, #8
 800e028:	71fb      	strb	r3, [r7, #7]
 800e02a:	e010      	b.n	800e04e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e02c:	7fbb      	ldrb	r3, [r7, #30]
 800e02e:	f003 0311 	and.w	r3, r3, #17
 800e032:	2b00      	cmp	r3, #0
 800e034:	d003      	beq.n	800e03e <f_open+0xea>
					res = FR_DENIED;
 800e036:	2307      	movs	r3, #7
 800e038:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e03c:	e007      	b.n	800e04e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e03e:	79fb      	ldrb	r3, [r7, #7]
 800e040:	f003 0304 	and.w	r3, r3, #4
 800e044:	2b00      	cmp	r3, #0
 800e046:	d002      	beq.n	800e04e <f_open+0xfa>
 800e048:	2308      	movs	r3, #8
 800e04a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e04e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e052:	2b00      	cmp	r3, #0
 800e054:	d168      	bne.n	800e128 <f_open+0x1d4>
 800e056:	79fb      	ldrb	r3, [r7, #7]
 800e058:	f003 0308 	and.w	r3, r3, #8
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d063      	beq.n	800e128 <f_open+0x1d4>
				dw = GET_FATTIME();
 800e060:	f7fd fbc2 	bl	800b7e8 <get_fattime>
 800e064:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e068:	330e      	adds	r3, #14
 800e06a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e06c:	4618      	mov	r0, r3
 800e06e:	f7fd fe4d 	bl	800bd0c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e074:	3316      	adds	r3, #22
 800e076:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e078:	4618      	mov	r0, r3
 800e07a:	f7fd fe47 	bl	800bd0c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e07e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e080:	330b      	adds	r3, #11
 800e082:	2220      	movs	r2, #32
 800e084:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e086:	697b      	ldr	r3, [r7, #20]
 800e088:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e08a:	4611      	mov	r1, r2
 800e08c:	4618      	mov	r0, r3
 800e08e:	f7fe fe16 	bl	800ccbe <ld_clust>
 800e092:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e094:	697b      	ldr	r3, [r7, #20]
 800e096:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e098:	2200      	movs	r2, #0
 800e09a:	4618      	mov	r0, r3
 800e09c:	f7fe fe2e 	bl	800ccfc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e0a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0a2:	331c      	adds	r3, #28
 800e0a4:	2100      	movs	r1, #0
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f7fd fe30 	bl	800bd0c <st_dword>
					fs->wflag = 1;
 800e0ac:	697b      	ldr	r3, [r7, #20]
 800e0ae:	2201      	movs	r2, #1
 800e0b0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e0b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d037      	beq.n	800e128 <f_open+0x1d4>
						dw = fs->winsect;
 800e0b8:	697b      	ldr	r3, [r7, #20]
 800e0ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e0bc:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800e0be:	f107 0318 	add.w	r3, r7, #24
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f7fe fb1e 	bl	800c708 <remove_chain>
 800e0cc:	4603      	mov	r3, r0
 800e0ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800e0d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d126      	bne.n	800e128 <f_open+0x1d4>
							res = move_window(fs, dw);
 800e0da:	697b      	ldr	r3, [r7, #20]
 800e0dc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f7fe f86e 	bl	800c1c0 <move_window>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e0ea:	697b      	ldr	r3, [r7, #20]
 800e0ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e0ee:	3a01      	subs	r2, #1
 800e0f0:	615a      	str	r2, [r3, #20]
 800e0f2:	e019      	b.n	800e128 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e0f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d115      	bne.n	800e128 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e0fc:	7fbb      	ldrb	r3, [r7, #30]
 800e0fe:	f003 0310 	and.w	r3, r3, #16
 800e102:	2b00      	cmp	r3, #0
 800e104:	d003      	beq.n	800e10e <f_open+0x1ba>
					res = FR_NO_FILE;
 800e106:	2304      	movs	r3, #4
 800e108:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e10c:	e00c      	b.n	800e128 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e10e:	79fb      	ldrb	r3, [r7, #7]
 800e110:	f003 0302 	and.w	r3, r3, #2
 800e114:	2b00      	cmp	r3, #0
 800e116:	d007      	beq.n	800e128 <f_open+0x1d4>
 800e118:	7fbb      	ldrb	r3, [r7, #30]
 800e11a:	f003 0301 	and.w	r3, r3, #1
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d002      	beq.n	800e128 <f_open+0x1d4>
						res = FR_DENIED;
 800e122:	2307      	movs	r3, #7
 800e124:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800e128:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d128      	bne.n	800e182 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e130:	79fb      	ldrb	r3, [r7, #7]
 800e132:	f003 0308 	and.w	r3, r3, #8
 800e136:	2b00      	cmp	r3, #0
 800e138:	d003      	beq.n	800e142 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e13a:	79fb      	ldrb	r3, [r7, #7]
 800e13c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e140:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e14a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e150:	79fb      	ldrb	r3, [r7, #7]
 800e152:	f023 0301 	bic.w	r3, r3, #1
 800e156:	2b00      	cmp	r3, #0
 800e158:	bf14      	ite	ne
 800e15a:	2301      	movne	r3, #1
 800e15c:	2300      	moveq	r3, #0
 800e15e:	b2db      	uxtb	r3, r3
 800e160:	461a      	mov	r2, r3
 800e162:	f107 0318 	add.w	r3, r7, #24
 800e166:	4611      	mov	r1, r2
 800e168:	4618      	mov	r0, r3
 800e16a:	f7fd fef7 	bl	800bf5c <inc_lock>
 800e16e:	4602      	mov	r2, r0
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	691b      	ldr	r3, [r3, #16]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d102      	bne.n	800e182 <f_open+0x22e>
 800e17c:	2302      	movs	r3, #2
 800e17e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e182:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e186:	2b00      	cmp	r3, #0
 800e188:	f040 80a3 	bne.w	800e2d2 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e18c:	697b      	ldr	r3, [r7, #20]
 800e18e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e190:	4611      	mov	r1, r2
 800e192:	4618      	mov	r0, r3
 800e194:	f7fe fd93 	bl	800ccbe <ld_clust>
 800e198:	4602      	mov	r2, r0
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e19e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1a0:	331c      	adds	r3, #28
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f7fd fd74 	bl	800bc90 <ld_dword>
 800e1a8:	4602      	mov	r2, r0
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e1b4:	697a      	ldr	r2, [r7, #20]
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e1ba:	697b      	ldr	r3, [r7, #20]
 800e1bc:	88da      	ldrh	r2, [r3, #6]
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	79fa      	ldrb	r2, [r7, #7]
 800e1c6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	2200      	movs	r2, #0
 800e1cc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	3330      	adds	r3, #48	; 0x30
 800e1de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e1e2:	2100      	movs	r1, #0
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	f7fd fdde 	bl	800bda6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e1ea:	79fb      	ldrb	r3, [r7, #7]
 800e1ec:	f003 0320 	and.w	r3, r3, #32
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d06e      	beq.n	800e2d2 <f_open+0x37e>
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	68db      	ldr	r3, [r3, #12]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d06a      	beq.n	800e2d2 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	68da      	ldr	r2, [r3, #12]
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e204:	697b      	ldr	r3, [r7, #20]
 800e206:	895b      	ldrh	r3, [r3, #10]
 800e208:	461a      	mov	r2, r3
 800e20a:	697b      	ldr	r3, [r7, #20]
 800e20c:	899b      	ldrh	r3, [r3, #12]
 800e20e:	fb03 f302 	mul.w	r3, r3, r2
 800e212:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	689b      	ldr	r3, [r3, #8]
 800e218:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	68db      	ldr	r3, [r3, #12]
 800e21e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e220:	e016      	b.n	800e250 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e226:	4618      	mov	r0, r3
 800e228:	f7fe f887 	bl	800c33a <get_fat>
 800e22c:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800e22e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e230:	2b01      	cmp	r3, #1
 800e232:	d802      	bhi.n	800e23a <f_open+0x2e6>
 800e234:	2302      	movs	r3, #2
 800e236:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e23a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e23c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e240:	d102      	bne.n	800e248 <f_open+0x2f4>
 800e242:	2301      	movs	r3, #1
 800e244:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e248:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e24a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e24c:	1ad3      	subs	r3, r2, r3
 800e24e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e250:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e254:	2b00      	cmp	r3, #0
 800e256:	d103      	bne.n	800e260 <f_open+0x30c>
 800e258:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e25a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e25c:	429a      	cmp	r2, r3
 800e25e:	d8e0      	bhi.n	800e222 <f_open+0x2ce>
				}
				fp->clust = clst;
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e264:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e266:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d131      	bne.n	800e2d2 <f_open+0x37e>
 800e26e:	697b      	ldr	r3, [r7, #20]
 800e270:	899b      	ldrh	r3, [r3, #12]
 800e272:	461a      	mov	r2, r3
 800e274:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e276:	fbb3 f1f2 	udiv	r1, r3, r2
 800e27a:	fb02 f201 	mul.w	r2, r2, r1
 800e27e:	1a9b      	subs	r3, r3, r2
 800e280:	2b00      	cmp	r3, #0
 800e282:	d026      	beq.n	800e2d2 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e284:	697b      	ldr	r3, [r7, #20]
 800e286:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e288:	4618      	mov	r0, r3
 800e28a:	f7fe f837 	bl	800c2fc <clust2sect>
 800e28e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800e290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e292:	2b00      	cmp	r3, #0
 800e294:	d103      	bne.n	800e29e <f_open+0x34a>
						res = FR_INT_ERR;
 800e296:	2302      	movs	r3, #2
 800e298:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800e29c:	e019      	b.n	800e2d2 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e29e:	697b      	ldr	r3, [r7, #20]
 800e2a0:	899b      	ldrh	r3, [r3, #12]
 800e2a2:	461a      	mov	r2, r3
 800e2a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e2a6:	fbb3 f2f2 	udiv	r2, r3, r2
 800e2aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e2ac:	441a      	add	r2, r3
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e2b2:	697b      	ldr	r3, [r7, #20]
 800e2b4:	7858      	ldrb	r0, [r3, #1]
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	6a1a      	ldr	r2, [r3, #32]
 800e2c0:	2301      	movs	r3, #1
 800e2c2:	f7fd fc6f 	bl	800bba4 <disk_read>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d002      	beq.n	800e2d2 <f_open+0x37e>
 800e2cc:	2301      	movs	r3, #1
 800e2ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e2d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d002      	beq.n	800e2e0 <f_open+0x38c>
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	2200      	movs	r2, #0
 800e2de:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e2e0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	3768      	adds	r7, #104	; 0x68
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}

0800e2ec <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b08c      	sub	sp, #48	; 0x30
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	60f8      	str	r0, [r7, #12]
 800e2f4:	60b9      	str	r1, [r7, #8]
 800e2f6:	607a      	str	r2, [r7, #4]
 800e2f8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e2fa:	68bb      	ldr	r3, [r7, #8]
 800e2fc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800e2fe:	683b      	ldr	r3, [r7, #0]
 800e300:	2200      	movs	r2, #0
 800e302:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	f107 0210 	add.w	r2, r7, #16
 800e30a:	4611      	mov	r1, r2
 800e30c:	4618      	mov	r0, r3
 800e30e:	f7ff fda5 	bl	800de5c <validate>
 800e312:	4603      	mov	r3, r0
 800e314:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e318:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d107      	bne.n	800e330 <f_write+0x44>
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	7d5b      	ldrb	r3, [r3, #21]
 800e324:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e328:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d002      	beq.n	800e336 <f_write+0x4a>
 800e330:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e334:	e16a      	b.n	800e60c <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	7d1b      	ldrb	r3, [r3, #20]
 800e33a:	f003 0302 	and.w	r3, r3, #2
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d101      	bne.n	800e346 <f_write+0x5a>
 800e342:	2307      	movs	r3, #7
 800e344:	e162      	b.n	800e60c <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	699a      	ldr	r2, [r3, #24]
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	441a      	add	r2, r3
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	699b      	ldr	r3, [r3, #24]
 800e352:	429a      	cmp	r2, r3
 800e354:	f080 814c 	bcs.w	800e5f0 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	699b      	ldr	r3, [r3, #24]
 800e35c:	43db      	mvns	r3, r3
 800e35e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e360:	e146      	b.n	800e5f0 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	699b      	ldr	r3, [r3, #24]
 800e366:	693a      	ldr	r2, [r7, #16]
 800e368:	8992      	ldrh	r2, [r2, #12]
 800e36a:	fbb3 f1f2 	udiv	r1, r3, r2
 800e36e:	fb02 f201 	mul.w	r2, r2, r1
 800e372:	1a9b      	subs	r3, r3, r2
 800e374:	2b00      	cmp	r3, #0
 800e376:	f040 80f1 	bne.w	800e55c <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	699b      	ldr	r3, [r3, #24]
 800e37e:	693a      	ldr	r2, [r7, #16]
 800e380:	8992      	ldrh	r2, [r2, #12]
 800e382:	fbb3 f3f2 	udiv	r3, r3, r2
 800e386:	693a      	ldr	r2, [r7, #16]
 800e388:	8952      	ldrh	r2, [r2, #10]
 800e38a:	3a01      	subs	r2, #1
 800e38c:	4013      	ands	r3, r2
 800e38e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800e390:	69bb      	ldr	r3, [r7, #24]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d143      	bne.n	800e41e <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	699b      	ldr	r3, [r3, #24]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d10c      	bne.n	800e3b8 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	689b      	ldr	r3, [r3, #8]
 800e3a2:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800e3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d11a      	bne.n	800e3e0 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	2100      	movs	r1, #0
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f7fe fa0f 	bl	800c7d2 <create_chain>
 800e3b4:	62b8      	str	r0, [r7, #40]	; 0x28
 800e3b6:	e013      	b.n	800e3e0 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d007      	beq.n	800e3d0 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	699b      	ldr	r3, [r3, #24]
 800e3c4:	4619      	mov	r1, r3
 800e3c6:	68f8      	ldr	r0, [r7, #12]
 800e3c8:	f7fe fa9b 	bl	800c902 <clmt_clust>
 800e3cc:	62b8      	str	r0, [r7, #40]	; 0x28
 800e3ce:	e007      	b.n	800e3e0 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e3d0:	68fa      	ldr	r2, [r7, #12]
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	69db      	ldr	r3, [r3, #28]
 800e3d6:	4619      	mov	r1, r3
 800e3d8:	4610      	mov	r0, r2
 800e3da:	f7fe f9fa 	bl	800c7d2 <create_chain>
 800e3de:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e3e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	f000 8109 	beq.w	800e5fa <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e3e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3ea:	2b01      	cmp	r3, #1
 800e3ec:	d104      	bne.n	800e3f8 <f_write+0x10c>
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	2202      	movs	r2, #2
 800e3f2:	755a      	strb	r2, [r3, #21]
 800e3f4:	2302      	movs	r3, #2
 800e3f6:	e109      	b.n	800e60c <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3fe:	d104      	bne.n	800e40a <f_write+0x11e>
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	2201      	movs	r2, #1
 800e404:	755a      	strb	r2, [r3, #21]
 800e406:	2301      	movs	r3, #1
 800e408:	e100      	b.n	800e60c <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e40e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	689b      	ldr	r3, [r3, #8]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d102      	bne.n	800e41e <f_write+0x132>
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e41c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	7d1b      	ldrb	r3, [r3, #20]
 800e422:	b25b      	sxtb	r3, r3
 800e424:	2b00      	cmp	r3, #0
 800e426:	da18      	bge.n	800e45a <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e428:	693b      	ldr	r3, [r7, #16]
 800e42a:	7858      	ldrb	r0, [r3, #1]
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	6a1a      	ldr	r2, [r3, #32]
 800e436:	2301      	movs	r3, #1
 800e438:	f7fd fbd4 	bl	800bbe4 <disk_write>
 800e43c:	4603      	mov	r3, r0
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d004      	beq.n	800e44c <f_write+0x160>
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	2201      	movs	r2, #1
 800e446:	755a      	strb	r2, [r3, #21]
 800e448:	2301      	movs	r3, #1
 800e44a:	e0df      	b.n	800e60c <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	7d1b      	ldrb	r3, [r3, #20]
 800e450:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e454:	b2da      	uxtb	r2, r3
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e45a:	693a      	ldr	r2, [r7, #16]
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	69db      	ldr	r3, [r3, #28]
 800e460:	4619      	mov	r1, r3
 800e462:	4610      	mov	r0, r2
 800e464:	f7fd ff4a 	bl	800c2fc <clust2sect>
 800e468:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d104      	bne.n	800e47a <f_write+0x18e>
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	2202      	movs	r2, #2
 800e474:	755a      	strb	r2, [r3, #21]
 800e476:	2302      	movs	r3, #2
 800e478:	e0c8      	b.n	800e60c <f_write+0x320>
			sect += csect;
 800e47a:	697a      	ldr	r2, [r7, #20]
 800e47c:	69bb      	ldr	r3, [r7, #24]
 800e47e:	4413      	add	r3, r2
 800e480:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e482:	693b      	ldr	r3, [r7, #16]
 800e484:	899b      	ldrh	r3, [r3, #12]
 800e486:	461a      	mov	r2, r3
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e48e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e490:	6a3b      	ldr	r3, [r7, #32]
 800e492:	2b00      	cmp	r3, #0
 800e494:	d043      	beq.n	800e51e <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e496:	69ba      	ldr	r2, [r7, #24]
 800e498:	6a3b      	ldr	r3, [r7, #32]
 800e49a:	4413      	add	r3, r2
 800e49c:	693a      	ldr	r2, [r7, #16]
 800e49e:	8952      	ldrh	r2, [r2, #10]
 800e4a0:	4293      	cmp	r3, r2
 800e4a2:	d905      	bls.n	800e4b0 <f_write+0x1c4>
					cc = fs->csize - csect;
 800e4a4:	693b      	ldr	r3, [r7, #16]
 800e4a6:	895b      	ldrh	r3, [r3, #10]
 800e4a8:	461a      	mov	r2, r3
 800e4aa:	69bb      	ldr	r3, [r7, #24]
 800e4ac:	1ad3      	subs	r3, r2, r3
 800e4ae:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e4b0:	693b      	ldr	r3, [r7, #16]
 800e4b2:	7858      	ldrb	r0, [r3, #1]
 800e4b4:	6a3b      	ldr	r3, [r7, #32]
 800e4b6:	697a      	ldr	r2, [r7, #20]
 800e4b8:	69f9      	ldr	r1, [r7, #28]
 800e4ba:	f7fd fb93 	bl	800bbe4 <disk_write>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d004      	beq.n	800e4ce <f_write+0x1e2>
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	2201      	movs	r2, #1
 800e4c8:	755a      	strb	r2, [r3, #21]
 800e4ca:	2301      	movs	r3, #1
 800e4cc:	e09e      	b.n	800e60c <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	6a1a      	ldr	r2, [r3, #32]
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	1ad3      	subs	r3, r2, r3
 800e4d6:	6a3a      	ldr	r2, [r7, #32]
 800e4d8:	429a      	cmp	r2, r3
 800e4da:	d918      	bls.n	800e50e <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	6a1a      	ldr	r2, [r3, #32]
 800e4e6:	697b      	ldr	r3, [r7, #20]
 800e4e8:	1ad3      	subs	r3, r2, r3
 800e4ea:	693a      	ldr	r2, [r7, #16]
 800e4ec:	8992      	ldrh	r2, [r2, #12]
 800e4ee:	fb02 f303 	mul.w	r3, r2, r3
 800e4f2:	69fa      	ldr	r2, [r7, #28]
 800e4f4:	18d1      	adds	r1, r2, r3
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	899b      	ldrh	r3, [r3, #12]
 800e4fa:	461a      	mov	r2, r3
 800e4fc:	f7fd fc32 	bl	800bd64 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	7d1b      	ldrb	r3, [r3, #20]
 800e504:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e508:	b2da      	uxtb	r2, r3
 800e50a:	68fb      	ldr	r3, [r7, #12]
 800e50c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800e50e:	693b      	ldr	r3, [r7, #16]
 800e510:	899b      	ldrh	r3, [r3, #12]
 800e512:	461a      	mov	r2, r3
 800e514:	6a3b      	ldr	r3, [r7, #32]
 800e516:	fb02 f303 	mul.w	r3, r2, r3
 800e51a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800e51c:	e04b      	b.n	800e5b6 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	6a1b      	ldr	r3, [r3, #32]
 800e522:	697a      	ldr	r2, [r7, #20]
 800e524:	429a      	cmp	r2, r3
 800e526:	d016      	beq.n	800e556 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	699a      	ldr	r2, [r3, #24]
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e530:	429a      	cmp	r2, r3
 800e532:	d210      	bcs.n	800e556 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800e534:	693b      	ldr	r3, [r7, #16]
 800e536:	7858      	ldrb	r0, [r3, #1]
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e53e:	2301      	movs	r3, #1
 800e540:	697a      	ldr	r2, [r7, #20]
 800e542:	f7fd fb2f 	bl	800bba4 <disk_read>
 800e546:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d004      	beq.n	800e556 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	2201      	movs	r2, #1
 800e550:	755a      	strb	r2, [r3, #21]
 800e552:	2301      	movs	r3, #1
 800e554:	e05a      	b.n	800e60c <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	697a      	ldr	r2, [r7, #20]
 800e55a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	899b      	ldrh	r3, [r3, #12]
 800e560:	4618      	mov	r0, r3
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	699b      	ldr	r3, [r3, #24]
 800e566:	693a      	ldr	r2, [r7, #16]
 800e568:	8992      	ldrh	r2, [r2, #12]
 800e56a:	fbb3 f1f2 	udiv	r1, r3, r2
 800e56e:	fb02 f201 	mul.w	r2, r2, r1
 800e572:	1a9b      	subs	r3, r3, r2
 800e574:	1ac3      	subs	r3, r0, r3
 800e576:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800e578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	429a      	cmp	r2, r3
 800e57e:	d901      	bls.n	800e584 <f_write+0x298>
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	699b      	ldr	r3, [r3, #24]
 800e58e:	693a      	ldr	r2, [r7, #16]
 800e590:	8992      	ldrh	r2, [r2, #12]
 800e592:	fbb3 f0f2 	udiv	r0, r3, r2
 800e596:	fb02 f200 	mul.w	r2, r2, r0
 800e59a:	1a9b      	subs	r3, r3, r2
 800e59c:	440b      	add	r3, r1
 800e59e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e5a0:	69f9      	ldr	r1, [r7, #28]
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f7fd fbde 	bl	800bd64 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	7d1b      	ldrb	r3, [r3, #20]
 800e5ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e5b0:	b2da      	uxtb	r2, r3
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800e5b6:	69fa      	ldr	r2, [r7, #28]
 800e5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5ba:	4413      	add	r3, r2
 800e5bc:	61fb      	str	r3, [r7, #28]
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	699a      	ldr	r2, [r3, #24]
 800e5c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5c4:	441a      	add	r2, r3
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	619a      	str	r2, [r3, #24]
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	68da      	ldr	r2, [r3, #12]
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	699b      	ldr	r3, [r3, #24]
 800e5d2:	429a      	cmp	r2, r3
 800e5d4:	bf38      	it	cc
 800e5d6:	461a      	movcc	r2, r3
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	60da      	str	r2, [r3, #12]
 800e5dc:	683b      	ldr	r3, [r7, #0]
 800e5de:	681a      	ldr	r2, [r3, #0]
 800e5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5e2:	441a      	add	r2, r3
 800e5e4:	683b      	ldr	r3, [r7, #0]
 800e5e6:	601a      	str	r2, [r3, #0]
 800e5e8:	687a      	ldr	r2, [r7, #4]
 800e5ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5ec:	1ad3      	subs	r3, r2, r3
 800e5ee:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	f47f aeb5 	bne.w	800e362 <f_write+0x76>
 800e5f8:	e000      	b.n	800e5fc <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e5fa:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	7d1b      	ldrb	r3, [r3, #20]
 800e600:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e604:	b2da      	uxtb	r2, r3
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800e60a:	2300      	movs	r3, #0
}
 800e60c:	4618      	mov	r0, r3
 800e60e:	3730      	adds	r7, #48	; 0x30
 800e610:	46bd      	mov	sp, r7
 800e612:	bd80      	pop	{r7, pc}

0800e614 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b086      	sub	sp, #24
 800e618:	af00      	add	r7, sp, #0
 800e61a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f107 0208 	add.w	r2, r7, #8
 800e622:	4611      	mov	r1, r2
 800e624:	4618      	mov	r0, r3
 800e626:	f7ff fc19 	bl	800de5c <validate>
 800e62a:	4603      	mov	r3, r0
 800e62c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e62e:	7dfb      	ldrb	r3, [r7, #23]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d168      	bne.n	800e706 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	7d1b      	ldrb	r3, [r3, #20]
 800e638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d062      	beq.n	800e706 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	7d1b      	ldrb	r3, [r3, #20]
 800e644:	b25b      	sxtb	r3, r3
 800e646:	2b00      	cmp	r3, #0
 800e648:	da15      	bge.n	800e676 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e64a:	68bb      	ldr	r3, [r7, #8]
 800e64c:	7858      	ldrb	r0, [r3, #1]
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	6a1a      	ldr	r2, [r3, #32]
 800e658:	2301      	movs	r3, #1
 800e65a:	f7fd fac3 	bl	800bbe4 <disk_write>
 800e65e:	4603      	mov	r3, r0
 800e660:	2b00      	cmp	r3, #0
 800e662:	d001      	beq.n	800e668 <f_sync+0x54>
 800e664:	2301      	movs	r3, #1
 800e666:	e04f      	b.n	800e708 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	7d1b      	ldrb	r3, [r3, #20]
 800e66c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e670:	b2da      	uxtb	r2, r3
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e676:	f7fd f8b7 	bl	800b7e8 <get_fattime>
 800e67a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e67c:	68ba      	ldr	r2, [r7, #8]
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e682:	4619      	mov	r1, r3
 800e684:	4610      	mov	r0, r2
 800e686:	f7fd fd9b 	bl	800c1c0 <move_window>
 800e68a:	4603      	mov	r3, r0
 800e68c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e68e:	7dfb      	ldrb	r3, [r7, #23]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d138      	bne.n	800e706 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e698:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	330b      	adds	r3, #11
 800e69e:	781a      	ldrb	r2, [r3, #0]
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	330b      	adds	r3, #11
 800e6a4:	f042 0220 	orr.w	r2, r2, #32
 800e6a8:	b2d2      	uxtb	r2, r2
 800e6aa:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	6818      	ldr	r0, [r3, #0]
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	461a      	mov	r2, r3
 800e6b6:	68f9      	ldr	r1, [r7, #12]
 800e6b8:	f7fe fb20 	bl	800ccfc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	f103 021c 	add.w	r2, r3, #28
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	68db      	ldr	r3, [r3, #12]
 800e6c6:	4619      	mov	r1, r3
 800e6c8:	4610      	mov	r0, r2
 800e6ca:	f7fd fb1f 	bl	800bd0c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	3316      	adds	r3, #22
 800e6d2:	6939      	ldr	r1, [r7, #16]
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	f7fd fb19 	bl	800bd0c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	3312      	adds	r3, #18
 800e6de:	2100      	movs	r1, #0
 800e6e0:	4618      	mov	r0, r3
 800e6e2:	f7fd faf8 	bl	800bcd6 <st_word>
					fs->wflag = 1;
 800e6e6:	68bb      	ldr	r3, [r7, #8]
 800e6e8:	2201      	movs	r2, #1
 800e6ea:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e6ec:	68bb      	ldr	r3, [r7, #8]
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	f7fd fd94 	bl	800c21c <sync_fs>
 800e6f4:	4603      	mov	r3, r0
 800e6f6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	7d1b      	ldrb	r3, [r3, #20]
 800e6fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e700:	b2da      	uxtb	r2, r3
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e706:	7dfb      	ldrb	r3, [r7, #23]
}
 800e708:	4618      	mov	r0, r3
 800e70a:	3718      	adds	r7, #24
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}

0800e710 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b084      	sub	sp, #16
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	f7ff ff7b 	bl	800e614 <f_sync>
 800e71e:	4603      	mov	r3, r0
 800e720:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e722:	7bfb      	ldrb	r3, [r7, #15]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d118      	bne.n	800e75a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	f107 0208 	add.w	r2, r7, #8
 800e72e:	4611      	mov	r1, r2
 800e730:	4618      	mov	r0, r3
 800e732:	f7ff fb93 	bl	800de5c <validate>
 800e736:	4603      	mov	r3, r0
 800e738:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e73a:	7bfb      	ldrb	r3, [r7, #15]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d10c      	bne.n	800e75a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	691b      	ldr	r3, [r3, #16]
 800e744:	4618      	mov	r0, r3
 800e746:	f7fd fc97 	bl	800c078 <dec_lock>
 800e74a:	4603      	mov	r3, r0
 800e74c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e74e:	7bfb      	ldrb	r3, [r7, #15]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d102      	bne.n	800e75a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2200      	movs	r2, #0
 800e758:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e75a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	3710      	adds	r7, #16
 800e760:	46bd      	mov	sp, r7
 800e762:	bd80      	pop	{r7, pc}

0800e764 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e764:	b480      	push	{r7}
 800e766:	b087      	sub	sp, #28
 800e768:	af00      	add	r7, sp, #0
 800e76a:	60f8      	str	r0, [r7, #12]
 800e76c:	60b9      	str	r1, [r7, #8]
 800e76e:	4613      	mov	r3, r2
 800e770:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e772:	2301      	movs	r3, #1
 800e774:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e776:	2300      	movs	r3, #0
 800e778:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e77a:	4b1f      	ldr	r3, [pc, #124]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e77c:	7a5b      	ldrb	r3, [r3, #9]
 800e77e:	b2db      	uxtb	r3, r3
 800e780:	2b00      	cmp	r3, #0
 800e782:	d131      	bne.n	800e7e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e784:	4b1c      	ldr	r3, [pc, #112]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e786:	7a5b      	ldrb	r3, [r3, #9]
 800e788:	b2db      	uxtb	r3, r3
 800e78a:	461a      	mov	r2, r3
 800e78c:	4b1a      	ldr	r3, [pc, #104]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e78e:	2100      	movs	r1, #0
 800e790:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e792:	4b19      	ldr	r3, [pc, #100]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e794:	7a5b      	ldrb	r3, [r3, #9]
 800e796:	b2db      	uxtb	r3, r3
 800e798:	4a17      	ldr	r2, [pc, #92]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e79a:	009b      	lsls	r3, r3, #2
 800e79c:	4413      	add	r3, r2
 800e79e:	68fa      	ldr	r2, [r7, #12]
 800e7a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e7a2:	4b15      	ldr	r3, [pc, #84]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e7a4:	7a5b      	ldrb	r3, [r3, #9]
 800e7a6:	b2db      	uxtb	r3, r3
 800e7a8:	461a      	mov	r2, r3
 800e7aa:	4b13      	ldr	r3, [pc, #76]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e7ac:	4413      	add	r3, r2
 800e7ae:	79fa      	ldrb	r2, [r7, #7]
 800e7b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e7b2:	4b11      	ldr	r3, [pc, #68]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e7b4:	7a5b      	ldrb	r3, [r3, #9]
 800e7b6:	b2db      	uxtb	r3, r3
 800e7b8:	1c5a      	adds	r2, r3, #1
 800e7ba:	b2d1      	uxtb	r1, r2
 800e7bc:	4a0e      	ldr	r2, [pc, #56]	; (800e7f8 <FATFS_LinkDriverEx+0x94>)
 800e7be:	7251      	strb	r1, [r2, #9]
 800e7c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e7c2:	7dbb      	ldrb	r3, [r7, #22]
 800e7c4:	3330      	adds	r3, #48	; 0x30
 800e7c6:	b2da      	uxtb	r2, r3
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e7cc:	68bb      	ldr	r3, [r7, #8]
 800e7ce:	3301      	adds	r3, #1
 800e7d0:	223a      	movs	r2, #58	; 0x3a
 800e7d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e7d4:	68bb      	ldr	r3, [r7, #8]
 800e7d6:	3302      	adds	r3, #2
 800e7d8:	222f      	movs	r2, #47	; 0x2f
 800e7da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e7dc:	68bb      	ldr	r3, [r7, #8]
 800e7de:	3303      	adds	r3, #3
 800e7e0:	2200      	movs	r2, #0
 800e7e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e7e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	371c      	adds	r7, #28
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f4:	4770      	bx	lr
 800e7f6:	bf00      	nop
 800e7f8:	20000370 	.word	0x20000370

0800e7fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b082      	sub	sp, #8
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
 800e804:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e806:	2200      	movs	r2, #0
 800e808:	6839      	ldr	r1, [r7, #0]
 800e80a:	6878      	ldr	r0, [r7, #4]
 800e80c:	f7ff ffaa 	bl	800e764 <FATFS_LinkDriverEx>
 800e810:	4603      	mov	r3, r0
}
 800e812:	4618      	mov	r0, r3
 800e814:	3708      	adds	r7, #8
 800e816:	46bd      	mov	sp, r7
 800e818:	bd80      	pop	{r7, pc}
	...

0800e81c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800e81c:	b480      	push	{r7}
 800e81e:	b085      	sub	sp, #20
 800e820:	af00      	add	r7, sp, #0
 800e822:	4603      	mov	r3, r0
 800e824:	6039      	str	r1, [r7, #0]
 800e826:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800e828:	88fb      	ldrh	r3, [r7, #6]
 800e82a:	2b7f      	cmp	r3, #127	; 0x7f
 800e82c:	d802      	bhi.n	800e834 <ff_convert+0x18>
		c = chr;
 800e82e:	88fb      	ldrh	r3, [r7, #6]
 800e830:	81fb      	strh	r3, [r7, #14]
 800e832:	e025      	b.n	800e880 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800e834:	683b      	ldr	r3, [r7, #0]
 800e836:	2b00      	cmp	r3, #0
 800e838:	d00b      	beq.n	800e852 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800e83a:	88fb      	ldrh	r3, [r7, #6]
 800e83c:	2bff      	cmp	r3, #255	; 0xff
 800e83e:	d805      	bhi.n	800e84c <ff_convert+0x30>
 800e840:	88fb      	ldrh	r3, [r7, #6]
 800e842:	3b80      	subs	r3, #128	; 0x80
 800e844:	4a12      	ldr	r2, [pc, #72]	; (800e890 <ff_convert+0x74>)
 800e846:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e84a:	e000      	b.n	800e84e <ff_convert+0x32>
 800e84c:	2300      	movs	r3, #0
 800e84e:	81fb      	strh	r3, [r7, #14]
 800e850:	e016      	b.n	800e880 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800e852:	2300      	movs	r3, #0
 800e854:	81fb      	strh	r3, [r7, #14]
 800e856:	e009      	b.n	800e86c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800e858:	89fb      	ldrh	r3, [r7, #14]
 800e85a:	4a0d      	ldr	r2, [pc, #52]	; (800e890 <ff_convert+0x74>)
 800e85c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e860:	88fa      	ldrh	r2, [r7, #6]
 800e862:	429a      	cmp	r2, r3
 800e864:	d006      	beq.n	800e874 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800e866:	89fb      	ldrh	r3, [r7, #14]
 800e868:	3301      	adds	r3, #1
 800e86a:	81fb      	strh	r3, [r7, #14]
 800e86c:	89fb      	ldrh	r3, [r7, #14]
 800e86e:	2b7f      	cmp	r3, #127	; 0x7f
 800e870:	d9f2      	bls.n	800e858 <ff_convert+0x3c>
 800e872:	e000      	b.n	800e876 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800e874:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800e876:	89fb      	ldrh	r3, [r7, #14]
 800e878:	3380      	adds	r3, #128	; 0x80
 800e87a:	b29b      	uxth	r3, r3
 800e87c:	b2db      	uxtb	r3, r3
 800e87e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800e880:	89fb      	ldrh	r3, [r7, #14]
}
 800e882:	4618      	mov	r0, r3
 800e884:	3714      	adds	r7, #20
 800e886:	46bd      	mov	sp, r7
 800e888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88c:	4770      	bx	lr
 800e88e:	bf00      	nop
 800e890:	0800fa5c 	.word	0x0800fa5c

0800e894 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800e894:	b480      	push	{r7}
 800e896:	b087      	sub	sp, #28
 800e898:	af00      	add	r7, sp, #0
 800e89a:	4603      	mov	r3, r0
 800e89c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800e89e:	88fb      	ldrh	r3, [r7, #6]
 800e8a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8a4:	d201      	bcs.n	800e8aa <ff_wtoupper+0x16>
 800e8a6:	4b3e      	ldr	r3, [pc, #248]	; (800e9a0 <ff_wtoupper+0x10c>)
 800e8a8:	e000      	b.n	800e8ac <ff_wtoupper+0x18>
 800e8aa:	4b3e      	ldr	r3, [pc, #248]	; (800e9a4 <ff_wtoupper+0x110>)
 800e8ac:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800e8ae:	697b      	ldr	r3, [r7, #20]
 800e8b0:	1c9a      	adds	r2, r3, #2
 800e8b2:	617a      	str	r2, [r7, #20]
 800e8b4:	881b      	ldrh	r3, [r3, #0]
 800e8b6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800e8b8:	8a7b      	ldrh	r3, [r7, #18]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d068      	beq.n	800e990 <ff_wtoupper+0xfc>
 800e8be:	88fa      	ldrh	r2, [r7, #6]
 800e8c0:	8a7b      	ldrh	r3, [r7, #18]
 800e8c2:	429a      	cmp	r2, r3
 800e8c4:	d364      	bcc.n	800e990 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800e8c6:	697b      	ldr	r3, [r7, #20]
 800e8c8:	1c9a      	adds	r2, r3, #2
 800e8ca:	617a      	str	r2, [r7, #20]
 800e8cc:	881b      	ldrh	r3, [r3, #0]
 800e8ce:	823b      	strh	r3, [r7, #16]
 800e8d0:	8a3b      	ldrh	r3, [r7, #16]
 800e8d2:	0a1b      	lsrs	r3, r3, #8
 800e8d4:	81fb      	strh	r3, [r7, #14]
 800e8d6:	8a3b      	ldrh	r3, [r7, #16]
 800e8d8:	b2db      	uxtb	r3, r3
 800e8da:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800e8dc:	88fa      	ldrh	r2, [r7, #6]
 800e8de:	8a79      	ldrh	r1, [r7, #18]
 800e8e0:	8a3b      	ldrh	r3, [r7, #16]
 800e8e2:	440b      	add	r3, r1
 800e8e4:	429a      	cmp	r2, r3
 800e8e6:	da49      	bge.n	800e97c <ff_wtoupper+0xe8>
			switch (cmd) {
 800e8e8:	89fb      	ldrh	r3, [r7, #14]
 800e8ea:	2b08      	cmp	r3, #8
 800e8ec:	d84f      	bhi.n	800e98e <ff_wtoupper+0xfa>
 800e8ee:	a201      	add	r2, pc, #4	; (adr r2, 800e8f4 <ff_wtoupper+0x60>)
 800e8f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8f4:	0800e919 	.word	0x0800e919
 800e8f8:	0800e92b 	.word	0x0800e92b
 800e8fc:	0800e941 	.word	0x0800e941
 800e900:	0800e949 	.word	0x0800e949
 800e904:	0800e951 	.word	0x0800e951
 800e908:	0800e959 	.word	0x0800e959
 800e90c:	0800e961 	.word	0x0800e961
 800e910:	0800e969 	.word	0x0800e969
 800e914:	0800e971 	.word	0x0800e971
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800e918:	88fa      	ldrh	r2, [r7, #6]
 800e91a:	8a7b      	ldrh	r3, [r7, #18]
 800e91c:	1ad3      	subs	r3, r2, r3
 800e91e:	005b      	lsls	r3, r3, #1
 800e920:	697a      	ldr	r2, [r7, #20]
 800e922:	4413      	add	r3, r2
 800e924:	881b      	ldrh	r3, [r3, #0]
 800e926:	80fb      	strh	r3, [r7, #6]
 800e928:	e027      	b.n	800e97a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800e92a:	88fa      	ldrh	r2, [r7, #6]
 800e92c:	8a7b      	ldrh	r3, [r7, #18]
 800e92e:	1ad3      	subs	r3, r2, r3
 800e930:	b29b      	uxth	r3, r3
 800e932:	f003 0301 	and.w	r3, r3, #1
 800e936:	b29b      	uxth	r3, r3
 800e938:	88fa      	ldrh	r2, [r7, #6]
 800e93a:	1ad3      	subs	r3, r2, r3
 800e93c:	80fb      	strh	r3, [r7, #6]
 800e93e:	e01c      	b.n	800e97a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800e940:	88fb      	ldrh	r3, [r7, #6]
 800e942:	3b10      	subs	r3, #16
 800e944:	80fb      	strh	r3, [r7, #6]
 800e946:	e018      	b.n	800e97a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800e948:	88fb      	ldrh	r3, [r7, #6]
 800e94a:	3b20      	subs	r3, #32
 800e94c:	80fb      	strh	r3, [r7, #6]
 800e94e:	e014      	b.n	800e97a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800e950:	88fb      	ldrh	r3, [r7, #6]
 800e952:	3b30      	subs	r3, #48	; 0x30
 800e954:	80fb      	strh	r3, [r7, #6]
 800e956:	e010      	b.n	800e97a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800e958:	88fb      	ldrh	r3, [r7, #6]
 800e95a:	3b1a      	subs	r3, #26
 800e95c:	80fb      	strh	r3, [r7, #6]
 800e95e:	e00c      	b.n	800e97a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800e960:	88fb      	ldrh	r3, [r7, #6]
 800e962:	3308      	adds	r3, #8
 800e964:	80fb      	strh	r3, [r7, #6]
 800e966:	e008      	b.n	800e97a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800e968:	88fb      	ldrh	r3, [r7, #6]
 800e96a:	3b50      	subs	r3, #80	; 0x50
 800e96c:	80fb      	strh	r3, [r7, #6]
 800e96e:	e004      	b.n	800e97a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800e970:	88fb      	ldrh	r3, [r7, #6]
 800e972:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800e976:	80fb      	strh	r3, [r7, #6]
 800e978:	bf00      	nop
			}
			break;
 800e97a:	e008      	b.n	800e98e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800e97c:	89fb      	ldrh	r3, [r7, #14]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d195      	bne.n	800e8ae <ff_wtoupper+0x1a>
 800e982:	8a3b      	ldrh	r3, [r7, #16]
 800e984:	005b      	lsls	r3, r3, #1
 800e986:	697a      	ldr	r2, [r7, #20]
 800e988:	4413      	add	r3, r2
 800e98a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800e98c:	e78f      	b.n	800e8ae <ff_wtoupper+0x1a>
			break;
 800e98e:	bf00      	nop
	}

	return chr;
 800e990:	88fb      	ldrh	r3, [r7, #6]
}
 800e992:	4618      	mov	r0, r3
 800e994:	371c      	adds	r7, #28
 800e996:	46bd      	mov	sp, r7
 800e998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99c:	4770      	bx	lr
 800e99e:	bf00      	nop
 800e9a0:	0800fb5c 	.word	0x0800fb5c
 800e9a4:	0800fd50 	.word	0x0800fd50

0800e9a8 <__errno>:
 800e9a8:	4b01      	ldr	r3, [pc, #4]	; (800e9b0 <__errno+0x8>)
 800e9aa:	6818      	ldr	r0, [r3, #0]
 800e9ac:	4770      	bx	lr
 800e9ae:	bf00      	nop
 800e9b0:	20000064 	.word	0x20000064

0800e9b4 <__libc_init_array>:
 800e9b4:	b570      	push	{r4, r5, r6, lr}
 800e9b6:	4e0d      	ldr	r6, [pc, #52]	; (800e9ec <__libc_init_array+0x38>)
 800e9b8:	4c0d      	ldr	r4, [pc, #52]	; (800e9f0 <__libc_init_array+0x3c>)
 800e9ba:	1ba4      	subs	r4, r4, r6
 800e9bc:	10a4      	asrs	r4, r4, #2
 800e9be:	2500      	movs	r5, #0
 800e9c0:	42a5      	cmp	r5, r4
 800e9c2:	d109      	bne.n	800e9d8 <__libc_init_array+0x24>
 800e9c4:	4e0b      	ldr	r6, [pc, #44]	; (800e9f4 <__libc_init_array+0x40>)
 800e9c6:	4c0c      	ldr	r4, [pc, #48]	; (800e9f8 <__libc_init_array+0x44>)
 800e9c8:	f000 fdf6 	bl	800f5b8 <_init>
 800e9cc:	1ba4      	subs	r4, r4, r6
 800e9ce:	10a4      	asrs	r4, r4, #2
 800e9d0:	2500      	movs	r5, #0
 800e9d2:	42a5      	cmp	r5, r4
 800e9d4:	d105      	bne.n	800e9e2 <__libc_init_array+0x2e>
 800e9d6:	bd70      	pop	{r4, r5, r6, pc}
 800e9d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e9dc:	4798      	blx	r3
 800e9de:	3501      	adds	r5, #1
 800e9e0:	e7ee      	b.n	800e9c0 <__libc_init_array+0xc>
 800e9e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e9e6:	4798      	blx	r3
 800e9e8:	3501      	adds	r5, #1
 800e9ea:	e7f2      	b.n	800e9d2 <__libc_init_array+0x1e>
 800e9ec:	0800fe60 	.word	0x0800fe60
 800e9f0:	0800fe60 	.word	0x0800fe60
 800e9f4:	0800fe60 	.word	0x0800fe60
 800e9f8:	0800fe64 	.word	0x0800fe64

0800e9fc <memcpy>:
 800e9fc:	b510      	push	{r4, lr}
 800e9fe:	1e43      	subs	r3, r0, #1
 800ea00:	440a      	add	r2, r1
 800ea02:	4291      	cmp	r1, r2
 800ea04:	d100      	bne.n	800ea08 <memcpy+0xc>
 800ea06:	bd10      	pop	{r4, pc}
 800ea08:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea10:	e7f7      	b.n	800ea02 <memcpy+0x6>

0800ea12 <memset>:
 800ea12:	4402      	add	r2, r0
 800ea14:	4603      	mov	r3, r0
 800ea16:	4293      	cmp	r3, r2
 800ea18:	d100      	bne.n	800ea1c <memset+0xa>
 800ea1a:	4770      	bx	lr
 800ea1c:	f803 1b01 	strb.w	r1, [r3], #1
 800ea20:	e7f9      	b.n	800ea16 <memset+0x4>
	...

0800ea24 <siprintf>:
 800ea24:	b40e      	push	{r1, r2, r3}
 800ea26:	b500      	push	{lr}
 800ea28:	b09c      	sub	sp, #112	; 0x70
 800ea2a:	ab1d      	add	r3, sp, #116	; 0x74
 800ea2c:	9002      	str	r0, [sp, #8]
 800ea2e:	9006      	str	r0, [sp, #24]
 800ea30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ea34:	4809      	ldr	r0, [pc, #36]	; (800ea5c <siprintf+0x38>)
 800ea36:	9107      	str	r1, [sp, #28]
 800ea38:	9104      	str	r1, [sp, #16]
 800ea3a:	4909      	ldr	r1, [pc, #36]	; (800ea60 <siprintf+0x3c>)
 800ea3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea40:	9105      	str	r1, [sp, #20]
 800ea42:	6800      	ldr	r0, [r0, #0]
 800ea44:	9301      	str	r3, [sp, #4]
 800ea46:	a902      	add	r1, sp, #8
 800ea48:	f000 f8bc 	bl	800ebc4 <_svfiprintf_r>
 800ea4c:	9b02      	ldr	r3, [sp, #8]
 800ea4e:	2200      	movs	r2, #0
 800ea50:	701a      	strb	r2, [r3, #0]
 800ea52:	b01c      	add	sp, #112	; 0x70
 800ea54:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea58:	b003      	add	sp, #12
 800ea5a:	4770      	bx	lr
 800ea5c:	20000064 	.word	0x20000064
 800ea60:	ffff0208 	.word	0xffff0208

0800ea64 <strcat>:
 800ea64:	b510      	push	{r4, lr}
 800ea66:	4603      	mov	r3, r0
 800ea68:	781a      	ldrb	r2, [r3, #0]
 800ea6a:	1c5c      	adds	r4, r3, #1
 800ea6c:	b93a      	cbnz	r2, 800ea7e <strcat+0x1a>
 800ea6e:	3b01      	subs	r3, #1
 800ea70:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea74:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ea78:	2a00      	cmp	r2, #0
 800ea7a:	d1f9      	bne.n	800ea70 <strcat+0xc>
 800ea7c:	bd10      	pop	{r4, pc}
 800ea7e:	4623      	mov	r3, r4
 800ea80:	e7f2      	b.n	800ea68 <strcat+0x4>

0800ea82 <strchr>:
 800ea82:	b2c9      	uxtb	r1, r1
 800ea84:	4603      	mov	r3, r0
 800ea86:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea8a:	b11a      	cbz	r2, 800ea94 <strchr+0x12>
 800ea8c:	428a      	cmp	r2, r1
 800ea8e:	d1f9      	bne.n	800ea84 <strchr+0x2>
 800ea90:	4618      	mov	r0, r3
 800ea92:	4770      	bx	lr
 800ea94:	2900      	cmp	r1, #0
 800ea96:	bf18      	it	ne
 800ea98:	2300      	movne	r3, #0
 800ea9a:	e7f9      	b.n	800ea90 <strchr+0xe>

0800ea9c <strstr>:
 800ea9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea9e:	7803      	ldrb	r3, [r0, #0]
 800eaa0:	b17b      	cbz	r3, 800eac2 <strstr+0x26>
 800eaa2:	4604      	mov	r4, r0
 800eaa4:	7823      	ldrb	r3, [r4, #0]
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	1c66      	adds	r6, r4, #1
 800eaaa:	b17b      	cbz	r3, 800eacc <strstr+0x30>
 800eaac:	1e4a      	subs	r2, r1, #1
 800eaae:	1e63      	subs	r3, r4, #1
 800eab0:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800eab4:	b14d      	cbz	r5, 800eaca <strstr+0x2e>
 800eab6:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800eaba:	42af      	cmp	r7, r5
 800eabc:	4634      	mov	r4, r6
 800eabe:	d0f7      	beq.n	800eab0 <strstr+0x14>
 800eac0:	e7f0      	b.n	800eaa4 <strstr+0x8>
 800eac2:	780b      	ldrb	r3, [r1, #0]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	bf18      	it	ne
 800eac8:	2000      	movne	r0, #0
 800eaca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eacc:	4618      	mov	r0, r3
 800eace:	e7fc      	b.n	800eaca <strstr+0x2e>

0800ead0 <_vsiprintf_r>:
 800ead0:	b500      	push	{lr}
 800ead2:	b09b      	sub	sp, #108	; 0x6c
 800ead4:	9100      	str	r1, [sp, #0]
 800ead6:	9104      	str	r1, [sp, #16]
 800ead8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eadc:	9105      	str	r1, [sp, #20]
 800eade:	9102      	str	r1, [sp, #8]
 800eae0:	4905      	ldr	r1, [pc, #20]	; (800eaf8 <_vsiprintf_r+0x28>)
 800eae2:	9103      	str	r1, [sp, #12]
 800eae4:	4669      	mov	r1, sp
 800eae6:	f000 f86d 	bl	800ebc4 <_svfiprintf_r>
 800eaea:	9b00      	ldr	r3, [sp, #0]
 800eaec:	2200      	movs	r2, #0
 800eaee:	701a      	strb	r2, [r3, #0]
 800eaf0:	b01b      	add	sp, #108	; 0x6c
 800eaf2:	f85d fb04 	ldr.w	pc, [sp], #4
 800eaf6:	bf00      	nop
 800eaf8:	ffff0208 	.word	0xffff0208

0800eafc <vsiprintf>:
 800eafc:	4613      	mov	r3, r2
 800eafe:	460a      	mov	r2, r1
 800eb00:	4601      	mov	r1, r0
 800eb02:	4802      	ldr	r0, [pc, #8]	; (800eb0c <vsiprintf+0x10>)
 800eb04:	6800      	ldr	r0, [r0, #0]
 800eb06:	f7ff bfe3 	b.w	800ead0 <_vsiprintf_r>
 800eb0a:	bf00      	nop
 800eb0c:	20000064 	.word	0x20000064

0800eb10 <__ssputs_r>:
 800eb10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb14:	688e      	ldr	r6, [r1, #8]
 800eb16:	429e      	cmp	r6, r3
 800eb18:	4682      	mov	sl, r0
 800eb1a:	460c      	mov	r4, r1
 800eb1c:	4690      	mov	r8, r2
 800eb1e:	4699      	mov	r9, r3
 800eb20:	d837      	bhi.n	800eb92 <__ssputs_r+0x82>
 800eb22:	898a      	ldrh	r2, [r1, #12]
 800eb24:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eb28:	d031      	beq.n	800eb8e <__ssputs_r+0x7e>
 800eb2a:	6825      	ldr	r5, [r4, #0]
 800eb2c:	6909      	ldr	r1, [r1, #16]
 800eb2e:	1a6f      	subs	r7, r5, r1
 800eb30:	6965      	ldr	r5, [r4, #20]
 800eb32:	2302      	movs	r3, #2
 800eb34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb38:	fb95 f5f3 	sdiv	r5, r5, r3
 800eb3c:	f109 0301 	add.w	r3, r9, #1
 800eb40:	443b      	add	r3, r7
 800eb42:	429d      	cmp	r5, r3
 800eb44:	bf38      	it	cc
 800eb46:	461d      	movcc	r5, r3
 800eb48:	0553      	lsls	r3, r2, #21
 800eb4a:	d530      	bpl.n	800ebae <__ssputs_r+0x9e>
 800eb4c:	4629      	mov	r1, r5
 800eb4e:	f000 fb21 	bl	800f194 <_malloc_r>
 800eb52:	4606      	mov	r6, r0
 800eb54:	b950      	cbnz	r0, 800eb6c <__ssputs_r+0x5c>
 800eb56:	230c      	movs	r3, #12
 800eb58:	f8ca 3000 	str.w	r3, [sl]
 800eb5c:	89a3      	ldrh	r3, [r4, #12]
 800eb5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb62:	81a3      	strh	r3, [r4, #12]
 800eb64:	f04f 30ff 	mov.w	r0, #4294967295
 800eb68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb6c:	463a      	mov	r2, r7
 800eb6e:	6921      	ldr	r1, [r4, #16]
 800eb70:	f7ff ff44 	bl	800e9fc <memcpy>
 800eb74:	89a3      	ldrh	r3, [r4, #12]
 800eb76:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800eb7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb7e:	81a3      	strh	r3, [r4, #12]
 800eb80:	6126      	str	r6, [r4, #16]
 800eb82:	6165      	str	r5, [r4, #20]
 800eb84:	443e      	add	r6, r7
 800eb86:	1bed      	subs	r5, r5, r7
 800eb88:	6026      	str	r6, [r4, #0]
 800eb8a:	60a5      	str	r5, [r4, #8]
 800eb8c:	464e      	mov	r6, r9
 800eb8e:	454e      	cmp	r6, r9
 800eb90:	d900      	bls.n	800eb94 <__ssputs_r+0x84>
 800eb92:	464e      	mov	r6, r9
 800eb94:	4632      	mov	r2, r6
 800eb96:	4641      	mov	r1, r8
 800eb98:	6820      	ldr	r0, [r4, #0]
 800eb9a:	f000 fa93 	bl	800f0c4 <memmove>
 800eb9e:	68a3      	ldr	r3, [r4, #8]
 800eba0:	1b9b      	subs	r3, r3, r6
 800eba2:	60a3      	str	r3, [r4, #8]
 800eba4:	6823      	ldr	r3, [r4, #0]
 800eba6:	441e      	add	r6, r3
 800eba8:	6026      	str	r6, [r4, #0]
 800ebaa:	2000      	movs	r0, #0
 800ebac:	e7dc      	b.n	800eb68 <__ssputs_r+0x58>
 800ebae:	462a      	mov	r2, r5
 800ebb0:	f000 fb4a 	bl	800f248 <_realloc_r>
 800ebb4:	4606      	mov	r6, r0
 800ebb6:	2800      	cmp	r0, #0
 800ebb8:	d1e2      	bne.n	800eb80 <__ssputs_r+0x70>
 800ebba:	6921      	ldr	r1, [r4, #16]
 800ebbc:	4650      	mov	r0, sl
 800ebbe:	f000 fa9b 	bl	800f0f8 <_free_r>
 800ebc2:	e7c8      	b.n	800eb56 <__ssputs_r+0x46>

0800ebc4 <_svfiprintf_r>:
 800ebc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebc8:	461d      	mov	r5, r3
 800ebca:	898b      	ldrh	r3, [r1, #12]
 800ebcc:	061f      	lsls	r7, r3, #24
 800ebce:	b09d      	sub	sp, #116	; 0x74
 800ebd0:	4680      	mov	r8, r0
 800ebd2:	460c      	mov	r4, r1
 800ebd4:	4616      	mov	r6, r2
 800ebd6:	d50f      	bpl.n	800ebf8 <_svfiprintf_r+0x34>
 800ebd8:	690b      	ldr	r3, [r1, #16]
 800ebda:	b96b      	cbnz	r3, 800ebf8 <_svfiprintf_r+0x34>
 800ebdc:	2140      	movs	r1, #64	; 0x40
 800ebde:	f000 fad9 	bl	800f194 <_malloc_r>
 800ebe2:	6020      	str	r0, [r4, #0]
 800ebe4:	6120      	str	r0, [r4, #16]
 800ebe6:	b928      	cbnz	r0, 800ebf4 <_svfiprintf_r+0x30>
 800ebe8:	230c      	movs	r3, #12
 800ebea:	f8c8 3000 	str.w	r3, [r8]
 800ebee:	f04f 30ff 	mov.w	r0, #4294967295
 800ebf2:	e0c8      	b.n	800ed86 <_svfiprintf_r+0x1c2>
 800ebf4:	2340      	movs	r3, #64	; 0x40
 800ebf6:	6163      	str	r3, [r4, #20]
 800ebf8:	2300      	movs	r3, #0
 800ebfa:	9309      	str	r3, [sp, #36]	; 0x24
 800ebfc:	2320      	movs	r3, #32
 800ebfe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec02:	2330      	movs	r3, #48	; 0x30
 800ec04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec08:	9503      	str	r5, [sp, #12]
 800ec0a:	f04f 0b01 	mov.w	fp, #1
 800ec0e:	4637      	mov	r7, r6
 800ec10:	463d      	mov	r5, r7
 800ec12:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ec16:	b10b      	cbz	r3, 800ec1c <_svfiprintf_r+0x58>
 800ec18:	2b25      	cmp	r3, #37	; 0x25
 800ec1a:	d13e      	bne.n	800ec9a <_svfiprintf_r+0xd6>
 800ec1c:	ebb7 0a06 	subs.w	sl, r7, r6
 800ec20:	d00b      	beq.n	800ec3a <_svfiprintf_r+0x76>
 800ec22:	4653      	mov	r3, sl
 800ec24:	4632      	mov	r2, r6
 800ec26:	4621      	mov	r1, r4
 800ec28:	4640      	mov	r0, r8
 800ec2a:	f7ff ff71 	bl	800eb10 <__ssputs_r>
 800ec2e:	3001      	adds	r0, #1
 800ec30:	f000 80a4 	beq.w	800ed7c <_svfiprintf_r+0x1b8>
 800ec34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec36:	4453      	add	r3, sl
 800ec38:	9309      	str	r3, [sp, #36]	; 0x24
 800ec3a:	783b      	ldrb	r3, [r7, #0]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	f000 809d 	beq.w	800ed7c <_svfiprintf_r+0x1b8>
 800ec42:	2300      	movs	r3, #0
 800ec44:	f04f 32ff 	mov.w	r2, #4294967295
 800ec48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec4c:	9304      	str	r3, [sp, #16]
 800ec4e:	9307      	str	r3, [sp, #28]
 800ec50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec54:	931a      	str	r3, [sp, #104]	; 0x68
 800ec56:	462f      	mov	r7, r5
 800ec58:	2205      	movs	r2, #5
 800ec5a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ec5e:	4850      	ldr	r0, [pc, #320]	; (800eda0 <_svfiprintf_r+0x1dc>)
 800ec60:	f7f1 fade 	bl	8000220 <memchr>
 800ec64:	9b04      	ldr	r3, [sp, #16]
 800ec66:	b9d0      	cbnz	r0, 800ec9e <_svfiprintf_r+0xda>
 800ec68:	06d9      	lsls	r1, r3, #27
 800ec6a:	bf44      	itt	mi
 800ec6c:	2220      	movmi	r2, #32
 800ec6e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ec72:	071a      	lsls	r2, r3, #28
 800ec74:	bf44      	itt	mi
 800ec76:	222b      	movmi	r2, #43	; 0x2b
 800ec78:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ec7c:	782a      	ldrb	r2, [r5, #0]
 800ec7e:	2a2a      	cmp	r2, #42	; 0x2a
 800ec80:	d015      	beq.n	800ecae <_svfiprintf_r+0xea>
 800ec82:	9a07      	ldr	r2, [sp, #28]
 800ec84:	462f      	mov	r7, r5
 800ec86:	2000      	movs	r0, #0
 800ec88:	250a      	movs	r5, #10
 800ec8a:	4639      	mov	r1, r7
 800ec8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec90:	3b30      	subs	r3, #48	; 0x30
 800ec92:	2b09      	cmp	r3, #9
 800ec94:	d94d      	bls.n	800ed32 <_svfiprintf_r+0x16e>
 800ec96:	b1b8      	cbz	r0, 800ecc8 <_svfiprintf_r+0x104>
 800ec98:	e00f      	b.n	800ecba <_svfiprintf_r+0xf6>
 800ec9a:	462f      	mov	r7, r5
 800ec9c:	e7b8      	b.n	800ec10 <_svfiprintf_r+0x4c>
 800ec9e:	4a40      	ldr	r2, [pc, #256]	; (800eda0 <_svfiprintf_r+0x1dc>)
 800eca0:	1a80      	subs	r0, r0, r2
 800eca2:	fa0b f000 	lsl.w	r0, fp, r0
 800eca6:	4318      	orrs	r0, r3
 800eca8:	9004      	str	r0, [sp, #16]
 800ecaa:	463d      	mov	r5, r7
 800ecac:	e7d3      	b.n	800ec56 <_svfiprintf_r+0x92>
 800ecae:	9a03      	ldr	r2, [sp, #12]
 800ecb0:	1d11      	adds	r1, r2, #4
 800ecb2:	6812      	ldr	r2, [r2, #0]
 800ecb4:	9103      	str	r1, [sp, #12]
 800ecb6:	2a00      	cmp	r2, #0
 800ecb8:	db01      	blt.n	800ecbe <_svfiprintf_r+0xfa>
 800ecba:	9207      	str	r2, [sp, #28]
 800ecbc:	e004      	b.n	800ecc8 <_svfiprintf_r+0x104>
 800ecbe:	4252      	negs	r2, r2
 800ecc0:	f043 0302 	orr.w	r3, r3, #2
 800ecc4:	9207      	str	r2, [sp, #28]
 800ecc6:	9304      	str	r3, [sp, #16]
 800ecc8:	783b      	ldrb	r3, [r7, #0]
 800ecca:	2b2e      	cmp	r3, #46	; 0x2e
 800eccc:	d10c      	bne.n	800ece8 <_svfiprintf_r+0x124>
 800ecce:	787b      	ldrb	r3, [r7, #1]
 800ecd0:	2b2a      	cmp	r3, #42	; 0x2a
 800ecd2:	d133      	bne.n	800ed3c <_svfiprintf_r+0x178>
 800ecd4:	9b03      	ldr	r3, [sp, #12]
 800ecd6:	1d1a      	adds	r2, r3, #4
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	9203      	str	r2, [sp, #12]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	bfb8      	it	lt
 800ece0:	f04f 33ff 	movlt.w	r3, #4294967295
 800ece4:	3702      	adds	r7, #2
 800ece6:	9305      	str	r3, [sp, #20]
 800ece8:	4d2e      	ldr	r5, [pc, #184]	; (800eda4 <_svfiprintf_r+0x1e0>)
 800ecea:	7839      	ldrb	r1, [r7, #0]
 800ecec:	2203      	movs	r2, #3
 800ecee:	4628      	mov	r0, r5
 800ecf0:	f7f1 fa96 	bl	8000220 <memchr>
 800ecf4:	b138      	cbz	r0, 800ed06 <_svfiprintf_r+0x142>
 800ecf6:	2340      	movs	r3, #64	; 0x40
 800ecf8:	1b40      	subs	r0, r0, r5
 800ecfa:	fa03 f000 	lsl.w	r0, r3, r0
 800ecfe:	9b04      	ldr	r3, [sp, #16]
 800ed00:	4303      	orrs	r3, r0
 800ed02:	3701      	adds	r7, #1
 800ed04:	9304      	str	r3, [sp, #16]
 800ed06:	7839      	ldrb	r1, [r7, #0]
 800ed08:	4827      	ldr	r0, [pc, #156]	; (800eda8 <_svfiprintf_r+0x1e4>)
 800ed0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed0e:	2206      	movs	r2, #6
 800ed10:	1c7e      	adds	r6, r7, #1
 800ed12:	f7f1 fa85 	bl	8000220 <memchr>
 800ed16:	2800      	cmp	r0, #0
 800ed18:	d038      	beq.n	800ed8c <_svfiprintf_r+0x1c8>
 800ed1a:	4b24      	ldr	r3, [pc, #144]	; (800edac <_svfiprintf_r+0x1e8>)
 800ed1c:	bb13      	cbnz	r3, 800ed64 <_svfiprintf_r+0x1a0>
 800ed1e:	9b03      	ldr	r3, [sp, #12]
 800ed20:	3307      	adds	r3, #7
 800ed22:	f023 0307 	bic.w	r3, r3, #7
 800ed26:	3308      	adds	r3, #8
 800ed28:	9303      	str	r3, [sp, #12]
 800ed2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed2c:	444b      	add	r3, r9
 800ed2e:	9309      	str	r3, [sp, #36]	; 0x24
 800ed30:	e76d      	b.n	800ec0e <_svfiprintf_r+0x4a>
 800ed32:	fb05 3202 	mla	r2, r5, r2, r3
 800ed36:	2001      	movs	r0, #1
 800ed38:	460f      	mov	r7, r1
 800ed3a:	e7a6      	b.n	800ec8a <_svfiprintf_r+0xc6>
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	3701      	adds	r7, #1
 800ed40:	9305      	str	r3, [sp, #20]
 800ed42:	4619      	mov	r1, r3
 800ed44:	250a      	movs	r5, #10
 800ed46:	4638      	mov	r0, r7
 800ed48:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed4c:	3a30      	subs	r2, #48	; 0x30
 800ed4e:	2a09      	cmp	r2, #9
 800ed50:	d903      	bls.n	800ed5a <_svfiprintf_r+0x196>
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d0c8      	beq.n	800ece8 <_svfiprintf_r+0x124>
 800ed56:	9105      	str	r1, [sp, #20]
 800ed58:	e7c6      	b.n	800ece8 <_svfiprintf_r+0x124>
 800ed5a:	fb05 2101 	mla	r1, r5, r1, r2
 800ed5e:	2301      	movs	r3, #1
 800ed60:	4607      	mov	r7, r0
 800ed62:	e7f0      	b.n	800ed46 <_svfiprintf_r+0x182>
 800ed64:	ab03      	add	r3, sp, #12
 800ed66:	9300      	str	r3, [sp, #0]
 800ed68:	4622      	mov	r2, r4
 800ed6a:	4b11      	ldr	r3, [pc, #68]	; (800edb0 <_svfiprintf_r+0x1ec>)
 800ed6c:	a904      	add	r1, sp, #16
 800ed6e:	4640      	mov	r0, r8
 800ed70:	f3af 8000 	nop.w
 800ed74:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ed78:	4681      	mov	r9, r0
 800ed7a:	d1d6      	bne.n	800ed2a <_svfiprintf_r+0x166>
 800ed7c:	89a3      	ldrh	r3, [r4, #12]
 800ed7e:	065b      	lsls	r3, r3, #25
 800ed80:	f53f af35 	bmi.w	800ebee <_svfiprintf_r+0x2a>
 800ed84:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ed86:	b01d      	add	sp, #116	; 0x74
 800ed88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed8c:	ab03      	add	r3, sp, #12
 800ed8e:	9300      	str	r3, [sp, #0]
 800ed90:	4622      	mov	r2, r4
 800ed92:	4b07      	ldr	r3, [pc, #28]	; (800edb0 <_svfiprintf_r+0x1ec>)
 800ed94:	a904      	add	r1, sp, #16
 800ed96:	4640      	mov	r0, r8
 800ed98:	f000 f882 	bl	800eea0 <_printf_i>
 800ed9c:	e7ea      	b.n	800ed74 <_svfiprintf_r+0x1b0>
 800ed9e:	bf00      	nop
 800eda0:	0800fe0c 	.word	0x0800fe0c
 800eda4:	0800fe12 	.word	0x0800fe12
 800eda8:	0800fe16 	.word	0x0800fe16
 800edac:	00000000 	.word	0x00000000
 800edb0:	0800eb11 	.word	0x0800eb11

0800edb4 <_printf_common>:
 800edb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edb8:	4691      	mov	r9, r2
 800edba:	461f      	mov	r7, r3
 800edbc:	688a      	ldr	r2, [r1, #8]
 800edbe:	690b      	ldr	r3, [r1, #16]
 800edc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800edc4:	4293      	cmp	r3, r2
 800edc6:	bfb8      	it	lt
 800edc8:	4613      	movlt	r3, r2
 800edca:	f8c9 3000 	str.w	r3, [r9]
 800edce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800edd2:	4606      	mov	r6, r0
 800edd4:	460c      	mov	r4, r1
 800edd6:	b112      	cbz	r2, 800edde <_printf_common+0x2a>
 800edd8:	3301      	adds	r3, #1
 800edda:	f8c9 3000 	str.w	r3, [r9]
 800edde:	6823      	ldr	r3, [r4, #0]
 800ede0:	0699      	lsls	r1, r3, #26
 800ede2:	bf42      	ittt	mi
 800ede4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ede8:	3302      	addmi	r3, #2
 800edea:	f8c9 3000 	strmi.w	r3, [r9]
 800edee:	6825      	ldr	r5, [r4, #0]
 800edf0:	f015 0506 	ands.w	r5, r5, #6
 800edf4:	d107      	bne.n	800ee06 <_printf_common+0x52>
 800edf6:	f104 0a19 	add.w	sl, r4, #25
 800edfa:	68e3      	ldr	r3, [r4, #12]
 800edfc:	f8d9 2000 	ldr.w	r2, [r9]
 800ee00:	1a9b      	subs	r3, r3, r2
 800ee02:	42ab      	cmp	r3, r5
 800ee04:	dc28      	bgt.n	800ee58 <_printf_common+0xa4>
 800ee06:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ee0a:	6822      	ldr	r2, [r4, #0]
 800ee0c:	3300      	adds	r3, #0
 800ee0e:	bf18      	it	ne
 800ee10:	2301      	movne	r3, #1
 800ee12:	0692      	lsls	r2, r2, #26
 800ee14:	d42d      	bmi.n	800ee72 <_printf_common+0xbe>
 800ee16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ee1a:	4639      	mov	r1, r7
 800ee1c:	4630      	mov	r0, r6
 800ee1e:	47c0      	blx	r8
 800ee20:	3001      	adds	r0, #1
 800ee22:	d020      	beq.n	800ee66 <_printf_common+0xb2>
 800ee24:	6823      	ldr	r3, [r4, #0]
 800ee26:	68e5      	ldr	r5, [r4, #12]
 800ee28:	f8d9 2000 	ldr.w	r2, [r9]
 800ee2c:	f003 0306 	and.w	r3, r3, #6
 800ee30:	2b04      	cmp	r3, #4
 800ee32:	bf08      	it	eq
 800ee34:	1aad      	subeq	r5, r5, r2
 800ee36:	68a3      	ldr	r3, [r4, #8]
 800ee38:	6922      	ldr	r2, [r4, #16]
 800ee3a:	bf0c      	ite	eq
 800ee3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ee40:	2500      	movne	r5, #0
 800ee42:	4293      	cmp	r3, r2
 800ee44:	bfc4      	itt	gt
 800ee46:	1a9b      	subgt	r3, r3, r2
 800ee48:	18ed      	addgt	r5, r5, r3
 800ee4a:	f04f 0900 	mov.w	r9, #0
 800ee4e:	341a      	adds	r4, #26
 800ee50:	454d      	cmp	r5, r9
 800ee52:	d11a      	bne.n	800ee8a <_printf_common+0xd6>
 800ee54:	2000      	movs	r0, #0
 800ee56:	e008      	b.n	800ee6a <_printf_common+0xb6>
 800ee58:	2301      	movs	r3, #1
 800ee5a:	4652      	mov	r2, sl
 800ee5c:	4639      	mov	r1, r7
 800ee5e:	4630      	mov	r0, r6
 800ee60:	47c0      	blx	r8
 800ee62:	3001      	adds	r0, #1
 800ee64:	d103      	bne.n	800ee6e <_printf_common+0xba>
 800ee66:	f04f 30ff 	mov.w	r0, #4294967295
 800ee6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee6e:	3501      	adds	r5, #1
 800ee70:	e7c3      	b.n	800edfa <_printf_common+0x46>
 800ee72:	18e1      	adds	r1, r4, r3
 800ee74:	1c5a      	adds	r2, r3, #1
 800ee76:	2030      	movs	r0, #48	; 0x30
 800ee78:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ee7c:	4422      	add	r2, r4
 800ee7e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ee82:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ee86:	3302      	adds	r3, #2
 800ee88:	e7c5      	b.n	800ee16 <_printf_common+0x62>
 800ee8a:	2301      	movs	r3, #1
 800ee8c:	4622      	mov	r2, r4
 800ee8e:	4639      	mov	r1, r7
 800ee90:	4630      	mov	r0, r6
 800ee92:	47c0      	blx	r8
 800ee94:	3001      	adds	r0, #1
 800ee96:	d0e6      	beq.n	800ee66 <_printf_common+0xb2>
 800ee98:	f109 0901 	add.w	r9, r9, #1
 800ee9c:	e7d8      	b.n	800ee50 <_printf_common+0x9c>
	...

0800eea0 <_printf_i>:
 800eea0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eea4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800eea8:	460c      	mov	r4, r1
 800eeaa:	7e09      	ldrb	r1, [r1, #24]
 800eeac:	b085      	sub	sp, #20
 800eeae:	296e      	cmp	r1, #110	; 0x6e
 800eeb0:	4617      	mov	r7, r2
 800eeb2:	4606      	mov	r6, r0
 800eeb4:	4698      	mov	r8, r3
 800eeb6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eeb8:	f000 80b3 	beq.w	800f022 <_printf_i+0x182>
 800eebc:	d822      	bhi.n	800ef04 <_printf_i+0x64>
 800eebe:	2963      	cmp	r1, #99	; 0x63
 800eec0:	d036      	beq.n	800ef30 <_printf_i+0x90>
 800eec2:	d80a      	bhi.n	800eeda <_printf_i+0x3a>
 800eec4:	2900      	cmp	r1, #0
 800eec6:	f000 80b9 	beq.w	800f03c <_printf_i+0x19c>
 800eeca:	2958      	cmp	r1, #88	; 0x58
 800eecc:	f000 8083 	beq.w	800efd6 <_printf_i+0x136>
 800eed0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eed4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800eed8:	e032      	b.n	800ef40 <_printf_i+0xa0>
 800eeda:	2964      	cmp	r1, #100	; 0x64
 800eedc:	d001      	beq.n	800eee2 <_printf_i+0x42>
 800eede:	2969      	cmp	r1, #105	; 0x69
 800eee0:	d1f6      	bne.n	800eed0 <_printf_i+0x30>
 800eee2:	6820      	ldr	r0, [r4, #0]
 800eee4:	6813      	ldr	r3, [r2, #0]
 800eee6:	0605      	lsls	r5, r0, #24
 800eee8:	f103 0104 	add.w	r1, r3, #4
 800eeec:	d52a      	bpl.n	800ef44 <_printf_i+0xa4>
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	6011      	str	r1, [r2, #0]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	da03      	bge.n	800eefe <_printf_i+0x5e>
 800eef6:	222d      	movs	r2, #45	; 0x2d
 800eef8:	425b      	negs	r3, r3
 800eefa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800eefe:	486f      	ldr	r0, [pc, #444]	; (800f0bc <_printf_i+0x21c>)
 800ef00:	220a      	movs	r2, #10
 800ef02:	e039      	b.n	800ef78 <_printf_i+0xd8>
 800ef04:	2973      	cmp	r1, #115	; 0x73
 800ef06:	f000 809d 	beq.w	800f044 <_printf_i+0x1a4>
 800ef0a:	d808      	bhi.n	800ef1e <_printf_i+0x7e>
 800ef0c:	296f      	cmp	r1, #111	; 0x6f
 800ef0e:	d020      	beq.n	800ef52 <_printf_i+0xb2>
 800ef10:	2970      	cmp	r1, #112	; 0x70
 800ef12:	d1dd      	bne.n	800eed0 <_printf_i+0x30>
 800ef14:	6823      	ldr	r3, [r4, #0]
 800ef16:	f043 0320 	orr.w	r3, r3, #32
 800ef1a:	6023      	str	r3, [r4, #0]
 800ef1c:	e003      	b.n	800ef26 <_printf_i+0x86>
 800ef1e:	2975      	cmp	r1, #117	; 0x75
 800ef20:	d017      	beq.n	800ef52 <_printf_i+0xb2>
 800ef22:	2978      	cmp	r1, #120	; 0x78
 800ef24:	d1d4      	bne.n	800eed0 <_printf_i+0x30>
 800ef26:	2378      	movs	r3, #120	; 0x78
 800ef28:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ef2c:	4864      	ldr	r0, [pc, #400]	; (800f0c0 <_printf_i+0x220>)
 800ef2e:	e055      	b.n	800efdc <_printf_i+0x13c>
 800ef30:	6813      	ldr	r3, [r2, #0]
 800ef32:	1d19      	adds	r1, r3, #4
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	6011      	str	r1, [r2, #0]
 800ef38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ef3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ef40:	2301      	movs	r3, #1
 800ef42:	e08c      	b.n	800f05e <_printf_i+0x1be>
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	6011      	str	r1, [r2, #0]
 800ef48:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ef4c:	bf18      	it	ne
 800ef4e:	b21b      	sxthne	r3, r3
 800ef50:	e7cf      	b.n	800eef2 <_printf_i+0x52>
 800ef52:	6813      	ldr	r3, [r2, #0]
 800ef54:	6825      	ldr	r5, [r4, #0]
 800ef56:	1d18      	adds	r0, r3, #4
 800ef58:	6010      	str	r0, [r2, #0]
 800ef5a:	0628      	lsls	r0, r5, #24
 800ef5c:	d501      	bpl.n	800ef62 <_printf_i+0xc2>
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	e002      	b.n	800ef68 <_printf_i+0xc8>
 800ef62:	0668      	lsls	r0, r5, #25
 800ef64:	d5fb      	bpl.n	800ef5e <_printf_i+0xbe>
 800ef66:	881b      	ldrh	r3, [r3, #0]
 800ef68:	4854      	ldr	r0, [pc, #336]	; (800f0bc <_printf_i+0x21c>)
 800ef6a:	296f      	cmp	r1, #111	; 0x6f
 800ef6c:	bf14      	ite	ne
 800ef6e:	220a      	movne	r2, #10
 800ef70:	2208      	moveq	r2, #8
 800ef72:	2100      	movs	r1, #0
 800ef74:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ef78:	6865      	ldr	r5, [r4, #4]
 800ef7a:	60a5      	str	r5, [r4, #8]
 800ef7c:	2d00      	cmp	r5, #0
 800ef7e:	f2c0 8095 	blt.w	800f0ac <_printf_i+0x20c>
 800ef82:	6821      	ldr	r1, [r4, #0]
 800ef84:	f021 0104 	bic.w	r1, r1, #4
 800ef88:	6021      	str	r1, [r4, #0]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d13d      	bne.n	800f00a <_printf_i+0x16a>
 800ef8e:	2d00      	cmp	r5, #0
 800ef90:	f040 808e 	bne.w	800f0b0 <_printf_i+0x210>
 800ef94:	4665      	mov	r5, ip
 800ef96:	2a08      	cmp	r2, #8
 800ef98:	d10b      	bne.n	800efb2 <_printf_i+0x112>
 800ef9a:	6823      	ldr	r3, [r4, #0]
 800ef9c:	07db      	lsls	r3, r3, #31
 800ef9e:	d508      	bpl.n	800efb2 <_printf_i+0x112>
 800efa0:	6923      	ldr	r3, [r4, #16]
 800efa2:	6862      	ldr	r2, [r4, #4]
 800efa4:	429a      	cmp	r2, r3
 800efa6:	bfde      	ittt	le
 800efa8:	2330      	movle	r3, #48	; 0x30
 800efaa:	f805 3c01 	strble.w	r3, [r5, #-1]
 800efae:	f105 35ff 	addle.w	r5, r5, #4294967295
 800efb2:	ebac 0305 	sub.w	r3, ip, r5
 800efb6:	6123      	str	r3, [r4, #16]
 800efb8:	f8cd 8000 	str.w	r8, [sp]
 800efbc:	463b      	mov	r3, r7
 800efbe:	aa03      	add	r2, sp, #12
 800efc0:	4621      	mov	r1, r4
 800efc2:	4630      	mov	r0, r6
 800efc4:	f7ff fef6 	bl	800edb4 <_printf_common>
 800efc8:	3001      	adds	r0, #1
 800efca:	d14d      	bne.n	800f068 <_printf_i+0x1c8>
 800efcc:	f04f 30ff 	mov.w	r0, #4294967295
 800efd0:	b005      	add	sp, #20
 800efd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efd6:	4839      	ldr	r0, [pc, #228]	; (800f0bc <_printf_i+0x21c>)
 800efd8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800efdc:	6813      	ldr	r3, [r2, #0]
 800efde:	6821      	ldr	r1, [r4, #0]
 800efe0:	1d1d      	adds	r5, r3, #4
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	6015      	str	r5, [r2, #0]
 800efe6:	060a      	lsls	r2, r1, #24
 800efe8:	d50b      	bpl.n	800f002 <_printf_i+0x162>
 800efea:	07ca      	lsls	r2, r1, #31
 800efec:	bf44      	itt	mi
 800efee:	f041 0120 	orrmi.w	r1, r1, #32
 800eff2:	6021      	strmi	r1, [r4, #0]
 800eff4:	b91b      	cbnz	r3, 800effe <_printf_i+0x15e>
 800eff6:	6822      	ldr	r2, [r4, #0]
 800eff8:	f022 0220 	bic.w	r2, r2, #32
 800effc:	6022      	str	r2, [r4, #0]
 800effe:	2210      	movs	r2, #16
 800f000:	e7b7      	b.n	800ef72 <_printf_i+0xd2>
 800f002:	064d      	lsls	r5, r1, #25
 800f004:	bf48      	it	mi
 800f006:	b29b      	uxthmi	r3, r3
 800f008:	e7ef      	b.n	800efea <_printf_i+0x14a>
 800f00a:	4665      	mov	r5, ip
 800f00c:	fbb3 f1f2 	udiv	r1, r3, r2
 800f010:	fb02 3311 	mls	r3, r2, r1, r3
 800f014:	5cc3      	ldrb	r3, [r0, r3]
 800f016:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800f01a:	460b      	mov	r3, r1
 800f01c:	2900      	cmp	r1, #0
 800f01e:	d1f5      	bne.n	800f00c <_printf_i+0x16c>
 800f020:	e7b9      	b.n	800ef96 <_printf_i+0xf6>
 800f022:	6813      	ldr	r3, [r2, #0]
 800f024:	6825      	ldr	r5, [r4, #0]
 800f026:	6961      	ldr	r1, [r4, #20]
 800f028:	1d18      	adds	r0, r3, #4
 800f02a:	6010      	str	r0, [r2, #0]
 800f02c:	0628      	lsls	r0, r5, #24
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	d501      	bpl.n	800f036 <_printf_i+0x196>
 800f032:	6019      	str	r1, [r3, #0]
 800f034:	e002      	b.n	800f03c <_printf_i+0x19c>
 800f036:	066a      	lsls	r2, r5, #25
 800f038:	d5fb      	bpl.n	800f032 <_printf_i+0x192>
 800f03a:	8019      	strh	r1, [r3, #0]
 800f03c:	2300      	movs	r3, #0
 800f03e:	6123      	str	r3, [r4, #16]
 800f040:	4665      	mov	r5, ip
 800f042:	e7b9      	b.n	800efb8 <_printf_i+0x118>
 800f044:	6813      	ldr	r3, [r2, #0]
 800f046:	1d19      	adds	r1, r3, #4
 800f048:	6011      	str	r1, [r2, #0]
 800f04a:	681d      	ldr	r5, [r3, #0]
 800f04c:	6862      	ldr	r2, [r4, #4]
 800f04e:	2100      	movs	r1, #0
 800f050:	4628      	mov	r0, r5
 800f052:	f7f1 f8e5 	bl	8000220 <memchr>
 800f056:	b108      	cbz	r0, 800f05c <_printf_i+0x1bc>
 800f058:	1b40      	subs	r0, r0, r5
 800f05a:	6060      	str	r0, [r4, #4]
 800f05c:	6863      	ldr	r3, [r4, #4]
 800f05e:	6123      	str	r3, [r4, #16]
 800f060:	2300      	movs	r3, #0
 800f062:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f066:	e7a7      	b.n	800efb8 <_printf_i+0x118>
 800f068:	6923      	ldr	r3, [r4, #16]
 800f06a:	462a      	mov	r2, r5
 800f06c:	4639      	mov	r1, r7
 800f06e:	4630      	mov	r0, r6
 800f070:	47c0      	blx	r8
 800f072:	3001      	adds	r0, #1
 800f074:	d0aa      	beq.n	800efcc <_printf_i+0x12c>
 800f076:	6823      	ldr	r3, [r4, #0]
 800f078:	079b      	lsls	r3, r3, #30
 800f07a:	d413      	bmi.n	800f0a4 <_printf_i+0x204>
 800f07c:	68e0      	ldr	r0, [r4, #12]
 800f07e:	9b03      	ldr	r3, [sp, #12]
 800f080:	4298      	cmp	r0, r3
 800f082:	bfb8      	it	lt
 800f084:	4618      	movlt	r0, r3
 800f086:	e7a3      	b.n	800efd0 <_printf_i+0x130>
 800f088:	2301      	movs	r3, #1
 800f08a:	464a      	mov	r2, r9
 800f08c:	4639      	mov	r1, r7
 800f08e:	4630      	mov	r0, r6
 800f090:	47c0      	blx	r8
 800f092:	3001      	adds	r0, #1
 800f094:	d09a      	beq.n	800efcc <_printf_i+0x12c>
 800f096:	3501      	adds	r5, #1
 800f098:	68e3      	ldr	r3, [r4, #12]
 800f09a:	9a03      	ldr	r2, [sp, #12]
 800f09c:	1a9b      	subs	r3, r3, r2
 800f09e:	42ab      	cmp	r3, r5
 800f0a0:	dcf2      	bgt.n	800f088 <_printf_i+0x1e8>
 800f0a2:	e7eb      	b.n	800f07c <_printf_i+0x1dc>
 800f0a4:	2500      	movs	r5, #0
 800f0a6:	f104 0919 	add.w	r9, r4, #25
 800f0aa:	e7f5      	b.n	800f098 <_printf_i+0x1f8>
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d1ac      	bne.n	800f00a <_printf_i+0x16a>
 800f0b0:	7803      	ldrb	r3, [r0, #0]
 800f0b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f0b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f0ba:	e76c      	b.n	800ef96 <_printf_i+0xf6>
 800f0bc:	0800fe1d 	.word	0x0800fe1d
 800f0c0:	0800fe2e 	.word	0x0800fe2e

0800f0c4 <memmove>:
 800f0c4:	4288      	cmp	r0, r1
 800f0c6:	b510      	push	{r4, lr}
 800f0c8:	eb01 0302 	add.w	r3, r1, r2
 800f0cc:	d807      	bhi.n	800f0de <memmove+0x1a>
 800f0ce:	1e42      	subs	r2, r0, #1
 800f0d0:	4299      	cmp	r1, r3
 800f0d2:	d00a      	beq.n	800f0ea <memmove+0x26>
 800f0d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f0d8:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f0dc:	e7f8      	b.n	800f0d0 <memmove+0xc>
 800f0de:	4283      	cmp	r3, r0
 800f0e0:	d9f5      	bls.n	800f0ce <memmove+0xa>
 800f0e2:	1881      	adds	r1, r0, r2
 800f0e4:	1ad2      	subs	r2, r2, r3
 800f0e6:	42d3      	cmn	r3, r2
 800f0e8:	d100      	bne.n	800f0ec <memmove+0x28>
 800f0ea:	bd10      	pop	{r4, pc}
 800f0ec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f0f0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f0f4:	e7f7      	b.n	800f0e6 <memmove+0x22>
	...

0800f0f8 <_free_r>:
 800f0f8:	b538      	push	{r3, r4, r5, lr}
 800f0fa:	4605      	mov	r5, r0
 800f0fc:	2900      	cmp	r1, #0
 800f0fe:	d045      	beq.n	800f18c <_free_r+0x94>
 800f100:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f104:	1f0c      	subs	r4, r1, #4
 800f106:	2b00      	cmp	r3, #0
 800f108:	bfb8      	it	lt
 800f10a:	18e4      	addlt	r4, r4, r3
 800f10c:	f000 f8d2 	bl	800f2b4 <__malloc_lock>
 800f110:	4a1f      	ldr	r2, [pc, #124]	; (800f190 <_free_r+0x98>)
 800f112:	6813      	ldr	r3, [r2, #0]
 800f114:	4610      	mov	r0, r2
 800f116:	b933      	cbnz	r3, 800f126 <_free_r+0x2e>
 800f118:	6063      	str	r3, [r4, #4]
 800f11a:	6014      	str	r4, [r2, #0]
 800f11c:	4628      	mov	r0, r5
 800f11e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f122:	f000 b8c8 	b.w	800f2b6 <__malloc_unlock>
 800f126:	42a3      	cmp	r3, r4
 800f128:	d90c      	bls.n	800f144 <_free_r+0x4c>
 800f12a:	6821      	ldr	r1, [r4, #0]
 800f12c:	1862      	adds	r2, r4, r1
 800f12e:	4293      	cmp	r3, r2
 800f130:	bf04      	itt	eq
 800f132:	681a      	ldreq	r2, [r3, #0]
 800f134:	685b      	ldreq	r3, [r3, #4]
 800f136:	6063      	str	r3, [r4, #4]
 800f138:	bf04      	itt	eq
 800f13a:	1852      	addeq	r2, r2, r1
 800f13c:	6022      	streq	r2, [r4, #0]
 800f13e:	6004      	str	r4, [r0, #0]
 800f140:	e7ec      	b.n	800f11c <_free_r+0x24>
 800f142:	4613      	mov	r3, r2
 800f144:	685a      	ldr	r2, [r3, #4]
 800f146:	b10a      	cbz	r2, 800f14c <_free_r+0x54>
 800f148:	42a2      	cmp	r2, r4
 800f14a:	d9fa      	bls.n	800f142 <_free_r+0x4a>
 800f14c:	6819      	ldr	r1, [r3, #0]
 800f14e:	1858      	adds	r0, r3, r1
 800f150:	42a0      	cmp	r0, r4
 800f152:	d10b      	bne.n	800f16c <_free_r+0x74>
 800f154:	6820      	ldr	r0, [r4, #0]
 800f156:	4401      	add	r1, r0
 800f158:	1858      	adds	r0, r3, r1
 800f15a:	4282      	cmp	r2, r0
 800f15c:	6019      	str	r1, [r3, #0]
 800f15e:	d1dd      	bne.n	800f11c <_free_r+0x24>
 800f160:	6810      	ldr	r0, [r2, #0]
 800f162:	6852      	ldr	r2, [r2, #4]
 800f164:	605a      	str	r2, [r3, #4]
 800f166:	4401      	add	r1, r0
 800f168:	6019      	str	r1, [r3, #0]
 800f16a:	e7d7      	b.n	800f11c <_free_r+0x24>
 800f16c:	d902      	bls.n	800f174 <_free_r+0x7c>
 800f16e:	230c      	movs	r3, #12
 800f170:	602b      	str	r3, [r5, #0]
 800f172:	e7d3      	b.n	800f11c <_free_r+0x24>
 800f174:	6820      	ldr	r0, [r4, #0]
 800f176:	1821      	adds	r1, r4, r0
 800f178:	428a      	cmp	r2, r1
 800f17a:	bf04      	itt	eq
 800f17c:	6811      	ldreq	r1, [r2, #0]
 800f17e:	6852      	ldreq	r2, [r2, #4]
 800f180:	6062      	str	r2, [r4, #4]
 800f182:	bf04      	itt	eq
 800f184:	1809      	addeq	r1, r1, r0
 800f186:	6021      	streq	r1, [r4, #0]
 800f188:	605c      	str	r4, [r3, #4]
 800f18a:	e7c7      	b.n	800f11c <_free_r+0x24>
 800f18c:	bd38      	pop	{r3, r4, r5, pc}
 800f18e:	bf00      	nop
 800f190:	2000037c 	.word	0x2000037c

0800f194 <_malloc_r>:
 800f194:	b570      	push	{r4, r5, r6, lr}
 800f196:	1ccd      	adds	r5, r1, #3
 800f198:	f025 0503 	bic.w	r5, r5, #3
 800f19c:	3508      	adds	r5, #8
 800f19e:	2d0c      	cmp	r5, #12
 800f1a0:	bf38      	it	cc
 800f1a2:	250c      	movcc	r5, #12
 800f1a4:	2d00      	cmp	r5, #0
 800f1a6:	4606      	mov	r6, r0
 800f1a8:	db01      	blt.n	800f1ae <_malloc_r+0x1a>
 800f1aa:	42a9      	cmp	r1, r5
 800f1ac:	d903      	bls.n	800f1b6 <_malloc_r+0x22>
 800f1ae:	230c      	movs	r3, #12
 800f1b0:	6033      	str	r3, [r6, #0]
 800f1b2:	2000      	movs	r0, #0
 800f1b4:	bd70      	pop	{r4, r5, r6, pc}
 800f1b6:	f000 f87d 	bl	800f2b4 <__malloc_lock>
 800f1ba:	4a21      	ldr	r2, [pc, #132]	; (800f240 <_malloc_r+0xac>)
 800f1bc:	6814      	ldr	r4, [r2, #0]
 800f1be:	4621      	mov	r1, r4
 800f1c0:	b991      	cbnz	r1, 800f1e8 <_malloc_r+0x54>
 800f1c2:	4c20      	ldr	r4, [pc, #128]	; (800f244 <_malloc_r+0xb0>)
 800f1c4:	6823      	ldr	r3, [r4, #0]
 800f1c6:	b91b      	cbnz	r3, 800f1d0 <_malloc_r+0x3c>
 800f1c8:	4630      	mov	r0, r6
 800f1ca:	f000 f863 	bl	800f294 <_sbrk_r>
 800f1ce:	6020      	str	r0, [r4, #0]
 800f1d0:	4629      	mov	r1, r5
 800f1d2:	4630      	mov	r0, r6
 800f1d4:	f000 f85e 	bl	800f294 <_sbrk_r>
 800f1d8:	1c43      	adds	r3, r0, #1
 800f1da:	d124      	bne.n	800f226 <_malloc_r+0x92>
 800f1dc:	230c      	movs	r3, #12
 800f1de:	6033      	str	r3, [r6, #0]
 800f1e0:	4630      	mov	r0, r6
 800f1e2:	f000 f868 	bl	800f2b6 <__malloc_unlock>
 800f1e6:	e7e4      	b.n	800f1b2 <_malloc_r+0x1e>
 800f1e8:	680b      	ldr	r3, [r1, #0]
 800f1ea:	1b5b      	subs	r3, r3, r5
 800f1ec:	d418      	bmi.n	800f220 <_malloc_r+0x8c>
 800f1ee:	2b0b      	cmp	r3, #11
 800f1f0:	d90f      	bls.n	800f212 <_malloc_r+0x7e>
 800f1f2:	600b      	str	r3, [r1, #0]
 800f1f4:	50cd      	str	r5, [r1, r3]
 800f1f6:	18cc      	adds	r4, r1, r3
 800f1f8:	4630      	mov	r0, r6
 800f1fa:	f000 f85c 	bl	800f2b6 <__malloc_unlock>
 800f1fe:	f104 000b 	add.w	r0, r4, #11
 800f202:	1d23      	adds	r3, r4, #4
 800f204:	f020 0007 	bic.w	r0, r0, #7
 800f208:	1ac3      	subs	r3, r0, r3
 800f20a:	d0d3      	beq.n	800f1b4 <_malloc_r+0x20>
 800f20c:	425a      	negs	r2, r3
 800f20e:	50e2      	str	r2, [r4, r3]
 800f210:	e7d0      	b.n	800f1b4 <_malloc_r+0x20>
 800f212:	428c      	cmp	r4, r1
 800f214:	684b      	ldr	r3, [r1, #4]
 800f216:	bf16      	itet	ne
 800f218:	6063      	strne	r3, [r4, #4]
 800f21a:	6013      	streq	r3, [r2, #0]
 800f21c:	460c      	movne	r4, r1
 800f21e:	e7eb      	b.n	800f1f8 <_malloc_r+0x64>
 800f220:	460c      	mov	r4, r1
 800f222:	6849      	ldr	r1, [r1, #4]
 800f224:	e7cc      	b.n	800f1c0 <_malloc_r+0x2c>
 800f226:	1cc4      	adds	r4, r0, #3
 800f228:	f024 0403 	bic.w	r4, r4, #3
 800f22c:	42a0      	cmp	r0, r4
 800f22e:	d005      	beq.n	800f23c <_malloc_r+0xa8>
 800f230:	1a21      	subs	r1, r4, r0
 800f232:	4630      	mov	r0, r6
 800f234:	f000 f82e 	bl	800f294 <_sbrk_r>
 800f238:	3001      	adds	r0, #1
 800f23a:	d0cf      	beq.n	800f1dc <_malloc_r+0x48>
 800f23c:	6025      	str	r5, [r4, #0]
 800f23e:	e7db      	b.n	800f1f8 <_malloc_r+0x64>
 800f240:	2000037c 	.word	0x2000037c
 800f244:	20000380 	.word	0x20000380

0800f248 <_realloc_r>:
 800f248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f24a:	4607      	mov	r7, r0
 800f24c:	4614      	mov	r4, r2
 800f24e:	460e      	mov	r6, r1
 800f250:	b921      	cbnz	r1, 800f25c <_realloc_r+0x14>
 800f252:	4611      	mov	r1, r2
 800f254:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f258:	f7ff bf9c 	b.w	800f194 <_malloc_r>
 800f25c:	b922      	cbnz	r2, 800f268 <_realloc_r+0x20>
 800f25e:	f7ff ff4b 	bl	800f0f8 <_free_r>
 800f262:	4625      	mov	r5, r4
 800f264:	4628      	mov	r0, r5
 800f266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f268:	f000 f826 	bl	800f2b8 <_malloc_usable_size_r>
 800f26c:	42a0      	cmp	r0, r4
 800f26e:	d20f      	bcs.n	800f290 <_realloc_r+0x48>
 800f270:	4621      	mov	r1, r4
 800f272:	4638      	mov	r0, r7
 800f274:	f7ff ff8e 	bl	800f194 <_malloc_r>
 800f278:	4605      	mov	r5, r0
 800f27a:	2800      	cmp	r0, #0
 800f27c:	d0f2      	beq.n	800f264 <_realloc_r+0x1c>
 800f27e:	4631      	mov	r1, r6
 800f280:	4622      	mov	r2, r4
 800f282:	f7ff fbbb 	bl	800e9fc <memcpy>
 800f286:	4631      	mov	r1, r6
 800f288:	4638      	mov	r0, r7
 800f28a:	f7ff ff35 	bl	800f0f8 <_free_r>
 800f28e:	e7e9      	b.n	800f264 <_realloc_r+0x1c>
 800f290:	4635      	mov	r5, r6
 800f292:	e7e7      	b.n	800f264 <_realloc_r+0x1c>

0800f294 <_sbrk_r>:
 800f294:	b538      	push	{r3, r4, r5, lr}
 800f296:	4c06      	ldr	r4, [pc, #24]	; (800f2b0 <_sbrk_r+0x1c>)
 800f298:	2300      	movs	r3, #0
 800f29a:	4605      	mov	r5, r0
 800f29c:	4608      	mov	r0, r1
 800f29e:	6023      	str	r3, [r4, #0]
 800f2a0:	f7f6 f9ee 	bl	8005680 <_sbrk>
 800f2a4:	1c43      	adds	r3, r0, #1
 800f2a6:	d102      	bne.n	800f2ae <_sbrk_r+0x1a>
 800f2a8:	6823      	ldr	r3, [r4, #0]
 800f2aa:	b103      	cbz	r3, 800f2ae <_sbrk_r+0x1a>
 800f2ac:	602b      	str	r3, [r5, #0]
 800f2ae:	bd38      	pop	{r3, r4, r5, pc}
 800f2b0:	20005184 	.word	0x20005184

0800f2b4 <__malloc_lock>:
 800f2b4:	4770      	bx	lr

0800f2b6 <__malloc_unlock>:
 800f2b6:	4770      	bx	lr

0800f2b8 <_malloc_usable_size_r>:
 800f2b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2bc:	1f18      	subs	r0, r3, #4
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	bfbc      	itt	lt
 800f2c2:	580b      	ldrlt	r3, [r1, r0]
 800f2c4:	18c0      	addlt	r0, r0, r3
 800f2c6:	4770      	bx	lr

0800f2c8 <fmod>:
 800f2c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f2cc:	ed2d 8b02 	vpush	{d8}
 800f2d0:	b08b      	sub	sp, #44	; 0x2c
 800f2d2:	ec55 4b10 	vmov	r4, r5, d0
 800f2d6:	ec57 6b11 	vmov	r6, r7, d1
 800f2da:	f000 f859 	bl	800f390 <__ieee754_fmod>
 800f2de:	4b2a      	ldr	r3, [pc, #168]	; (800f388 <fmod+0xc0>)
 800f2e0:	eeb0 8a40 	vmov.f32	s16, s0
 800f2e4:	eef0 8a60 	vmov.f32	s17, s1
 800f2e8:	f993 8000 	ldrsb.w	r8, [r3]
 800f2ec:	f1b8 3fff 	cmp.w	r8, #4294967295
 800f2f0:	d030      	beq.n	800f354 <fmod+0x8c>
 800f2f2:	4632      	mov	r2, r6
 800f2f4:	463b      	mov	r3, r7
 800f2f6:	4630      	mov	r0, r6
 800f2f8:	4639      	mov	r1, r7
 800f2fa:	f7f1 fc37 	bl	8000b6c <__aeabi_dcmpun>
 800f2fe:	bb48      	cbnz	r0, 800f354 <fmod+0x8c>
 800f300:	4622      	mov	r2, r4
 800f302:	462b      	mov	r3, r5
 800f304:	4620      	mov	r0, r4
 800f306:	4629      	mov	r1, r5
 800f308:	f7f1 fc30 	bl	8000b6c <__aeabi_dcmpun>
 800f30c:	4681      	mov	r9, r0
 800f30e:	bb08      	cbnz	r0, 800f354 <fmod+0x8c>
 800f310:	2200      	movs	r2, #0
 800f312:	2300      	movs	r3, #0
 800f314:	4630      	mov	r0, r6
 800f316:	4639      	mov	r1, r7
 800f318:	f7f1 fbf6 	bl	8000b08 <__aeabi_dcmpeq>
 800f31c:	b1d0      	cbz	r0, 800f354 <fmod+0x8c>
 800f31e:	2301      	movs	r3, #1
 800f320:	9300      	str	r3, [sp, #0]
 800f322:	4b1a      	ldr	r3, [pc, #104]	; (800f38c <fmod+0xc4>)
 800f324:	9301      	str	r3, [sp, #4]
 800f326:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f32a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f32e:	f8cd 9020 	str.w	r9, [sp, #32]
 800f332:	f1b8 0f00 	cmp.w	r8, #0
 800f336:	d116      	bne.n	800f366 <fmod+0x9e>
 800f338:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f33c:	4668      	mov	r0, sp
 800f33e:	f000 f939 	bl	800f5b4 <matherr>
 800f342:	b1d8      	cbz	r0, 800f37c <fmod+0xb4>
 800f344:	9b08      	ldr	r3, [sp, #32]
 800f346:	b11b      	cbz	r3, 800f350 <fmod+0x88>
 800f348:	f7ff fb2e 	bl	800e9a8 <__errno>
 800f34c:	9b08      	ldr	r3, [sp, #32]
 800f34e:	6003      	str	r3, [r0, #0]
 800f350:	ed9d 8b06 	vldr	d8, [sp, #24]
 800f354:	eeb0 0a48 	vmov.f32	s0, s16
 800f358:	eef0 0a68 	vmov.f32	s1, s17
 800f35c:	b00b      	add	sp, #44	; 0x2c
 800f35e:	ecbd 8b02 	vpop	{d8}
 800f362:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f366:	2200      	movs	r2, #0
 800f368:	2300      	movs	r3, #0
 800f36a:	4610      	mov	r0, r2
 800f36c:	4619      	mov	r1, r3
 800f36e:	f7f1 fa8d 	bl	800088c <__aeabi_ddiv>
 800f372:	f1b8 0f02 	cmp.w	r8, #2
 800f376:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f37a:	d1df      	bne.n	800f33c <fmod+0x74>
 800f37c:	f7ff fb14 	bl	800e9a8 <__errno>
 800f380:	2321      	movs	r3, #33	; 0x21
 800f382:	6003      	str	r3, [r0, #0]
 800f384:	e7de      	b.n	800f344 <fmod+0x7c>
 800f386:	bf00      	nop
 800f388:	200000c8 	.word	0x200000c8
 800f38c:	0800fe3f 	.word	0x0800fe3f

0800f390 <__ieee754_fmod>:
 800f390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f394:	ec53 2b11 	vmov	r2, r3, d1
 800f398:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800f39c:	ea5e 0402 	orrs.w	r4, lr, r2
 800f3a0:	ec51 0b10 	vmov	r0, r1, d0
 800f3a4:	461e      	mov	r6, r3
 800f3a6:	ee11 5a10 	vmov	r5, s2
 800f3aa:	4694      	mov	ip, r2
 800f3ac:	d00c      	beq.n	800f3c8 <__ieee754_fmod+0x38>
 800f3ae:	4c7a      	ldr	r4, [pc, #488]	; (800f598 <__ieee754_fmod+0x208>)
 800f3b0:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800f3b4:	45a0      	cmp	r8, r4
 800f3b6:	4689      	mov	r9, r1
 800f3b8:	dc06      	bgt.n	800f3c8 <__ieee754_fmod+0x38>
 800f3ba:	4254      	negs	r4, r2
 800f3bc:	4314      	orrs	r4, r2
 800f3be:	4f77      	ldr	r7, [pc, #476]	; (800f59c <__ieee754_fmod+0x20c>)
 800f3c0:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 800f3c4:	42bc      	cmp	r4, r7
 800f3c6:	d909      	bls.n	800f3dc <__ieee754_fmod+0x4c>
 800f3c8:	f7f1 f936 	bl	8000638 <__aeabi_dmul>
 800f3cc:	4602      	mov	r2, r0
 800f3ce:	460b      	mov	r3, r1
 800f3d0:	f7f1 fa5c 	bl	800088c <__aeabi_ddiv>
 800f3d4:	ec41 0b10 	vmov	d0, r0, r1
 800f3d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f3dc:	45f0      	cmp	r8, lr
 800f3de:	ee10 2a10 	vmov	r2, s0
 800f3e2:	4607      	mov	r7, r0
 800f3e4:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 800f3e8:	dc0a      	bgt.n	800f400 <__ieee754_fmod+0x70>
 800f3ea:	dbf3      	blt.n	800f3d4 <__ieee754_fmod+0x44>
 800f3ec:	42a8      	cmp	r0, r5
 800f3ee:	d3f1      	bcc.n	800f3d4 <__ieee754_fmod+0x44>
 800f3f0:	d106      	bne.n	800f400 <__ieee754_fmod+0x70>
 800f3f2:	496b      	ldr	r1, [pc, #428]	; (800f5a0 <__ieee754_fmod+0x210>)
 800f3f4:	0fe4      	lsrs	r4, r4, #31
 800f3f6:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800f3fa:	e9d4 0100 	ldrd	r0, r1, [r4]
 800f3fe:	e7e9      	b.n	800f3d4 <__ieee754_fmod+0x44>
 800f400:	4b68      	ldr	r3, [pc, #416]	; (800f5a4 <__ieee754_fmod+0x214>)
 800f402:	4598      	cmp	r8, r3
 800f404:	dc49      	bgt.n	800f49a <__ieee754_fmod+0x10a>
 800f406:	f1b8 0f00 	cmp.w	r8, #0
 800f40a:	d13d      	bne.n	800f488 <__ieee754_fmod+0xf8>
 800f40c:	4866      	ldr	r0, [pc, #408]	; (800f5a8 <__ieee754_fmod+0x218>)
 800f40e:	4611      	mov	r1, r2
 800f410:	2900      	cmp	r1, #0
 800f412:	dc36      	bgt.n	800f482 <__ieee754_fmod+0xf2>
 800f414:	459e      	cmp	lr, r3
 800f416:	dc51      	bgt.n	800f4bc <__ieee754_fmod+0x12c>
 800f418:	f1be 0f00 	cmp.w	lr, #0
 800f41c:	d145      	bne.n	800f4aa <__ieee754_fmod+0x11a>
 800f41e:	4b62      	ldr	r3, [pc, #392]	; (800f5a8 <__ieee754_fmod+0x218>)
 800f420:	4629      	mov	r1, r5
 800f422:	2900      	cmp	r1, #0
 800f424:	dc3e      	bgt.n	800f4a4 <__ieee754_fmod+0x114>
 800f426:	4961      	ldr	r1, [pc, #388]	; (800f5ac <__ieee754_fmod+0x21c>)
 800f428:	4288      	cmp	r0, r1
 800f42a:	db4c      	blt.n	800f4c6 <__ieee754_fmod+0x136>
 800f42c:	f3c9 0113 	ubfx	r1, r9, #0, #20
 800f430:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800f434:	4a5d      	ldr	r2, [pc, #372]	; (800f5ac <__ieee754_fmod+0x21c>)
 800f436:	4293      	cmp	r3, r2
 800f438:	db59      	blt.n	800f4ee <__ieee754_fmod+0x15e>
 800f43a:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800f43e:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800f442:	1ac0      	subs	r0, r0, r3
 800f444:	1b8a      	subs	r2, r1, r6
 800f446:	eba7 050c 	sub.w	r5, r7, ip
 800f44a:	2800      	cmp	r0, #0
 800f44c:	d166      	bne.n	800f51c <__ieee754_fmod+0x18c>
 800f44e:	4567      	cmp	r7, ip
 800f450:	bf38      	it	cc
 800f452:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800f456:	2a00      	cmp	r2, #0
 800f458:	bfbc      	itt	lt
 800f45a:	463d      	movlt	r5, r7
 800f45c:	460a      	movlt	r2, r1
 800f45e:	ea52 0105 	orrs.w	r1, r2, r5
 800f462:	d0c6      	beq.n	800f3f2 <__ieee754_fmod+0x62>
 800f464:	494f      	ldr	r1, [pc, #316]	; (800f5a4 <__ieee754_fmod+0x214>)
 800f466:	428a      	cmp	r2, r1
 800f468:	dd6d      	ble.n	800f546 <__ieee754_fmod+0x1b6>
 800f46a:	4950      	ldr	r1, [pc, #320]	; (800f5ac <__ieee754_fmod+0x21c>)
 800f46c:	428b      	cmp	r3, r1
 800f46e:	db70      	blt.n	800f552 <__ieee754_fmod+0x1c2>
 800f470:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 800f474:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800f478:	4314      	orrs	r4, r2
 800f47a:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800f47e:	4628      	mov	r0, r5
 800f480:	e7a8      	b.n	800f3d4 <__ieee754_fmod+0x44>
 800f482:	3801      	subs	r0, #1
 800f484:	0049      	lsls	r1, r1, #1
 800f486:	e7c3      	b.n	800f410 <__ieee754_fmod+0x80>
 800f488:	4848      	ldr	r0, [pc, #288]	; (800f5ac <__ieee754_fmod+0x21c>)
 800f48a:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800f48e:	0049      	lsls	r1, r1, #1
 800f490:	2900      	cmp	r1, #0
 800f492:	f100 30ff 	add.w	r0, r0, #4294967295
 800f496:	dcfa      	bgt.n	800f48e <__ieee754_fmod+0xfe>
 800f498:	e7bc      	b.n	800f414 <__ieee754_fmod+0x84>
 800f49a:	ea4f 5028 	mov.w	r0, r8, asr #20
 800f49e:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800f4a2:	e7b7      	b.n	800f414 <__ieee754_fmod+0x84>
 800f4a4:	3b01      	subs	r3, #1
 800f4a6:	0049      	lsls	r1, r1, #1
 800f4a8:	e7bb      	b.n	800f422 <__ieee754_fmod+0x92>
 800f4aa:	4b40      	ldr	r3, [pc, #256]	; (800f5ac <__ieee754_fmod+0x21c>)
 800f4ac:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 800f4b0:	0049      	lsls	r1, r1, #1
 800f4b2:	2900      	cmp	r1, #0
 800f4b4:	f103 33ff 	add.w	r3, r3, #4294967295
 800f4b8:	dcfa      	bgt.n	800f4b0 <__ieee754_fmod+0x120>
 800f4ba:	e7b4      	b.n	800f426 <__ieee754_fmod+0x96>
 800f4bc:	ea4f 532e 	mov.w	r3, lr, asr #20
 800f4c0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f4c4:	e7af      	b.n	800f426 <__ieee754_fmod+0x96>
 800f4c6:	1a0f      	subs	r7, r1, r0
 800f4c8:	2f1f      	cmp	r7, #31
 800f4ca:	dc0a      	bgt.n	800f4e2 <__ieee754_fmod+0x152>
 800f4cc:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 800f4d0:	fa08 f807 	lsl.w	r8, r8, r7
 800f4d4:	fa22 f101 	lsr.w	r1, r2, r1
 800f4d8:	ea41 0108 	orr.w	r1, r1, r8
 800f4dc:	fa02 f707 	lsl.w	r7, r2, r7
 800f4e0:	e7a8      	b.n	800f434 <__ieee754_fmod+0xa4>
 800f4e2:	4933      	ldr	r1, [pc, #204]	; (800f5b0 <__ieee754_fmod+0x220>)
 800f4e4:	1a09      	subs	r1, r1, r0
 800f4e6:	fa02 f101 	lsl.w	r1, r2, r1
 800f4ea:	2700      	movs	r7, #0
 800f4ec:	e7a2      	b.n	800f434 <__ieee754_fmod+0xa4>
 800f4ee:	eba2 0c03 	sub.w	ip, r2, r3
 800f4f2:	f1bc 0f1f 	cmp.w	ip, #31
 800f4f6:	dc0a      	bgt.n	800f50e <__ieee754_fmod+0x17e>
 800f4f8:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 800f4fc:	fa0e fe0c 	lsl.w	lr, lr, ip
 800f500:	fa25 f606 	lsr.w	r6, r5, r6
 800f504:	ea46 060e 	orr.w	r6, r6, lr
 800f508:	fa05 fc0c 	lsl.w	ip, r5, ip
 800f50c:	e799      	b.n	800f442 <__ieee754_fmod+0xb2>
 800f50e:	4e28      	ldr	r6, [pc, #160]	; (800f5b0 <__ieee754_fmod+0x220>)
 800f510:	1af6      	subs	r6, r6, r3
 800f512:	fa05 f606 	lsl.w	r6, r5, r6
 800f516:	f04f 0c00 	mov.w	ip, #0
 800f51a:	e792      	b.n	800f442 <__ieee754_fmod+0xb2>
 800f51c:	4567      	cmp	r7, ip
 800f51e:	bf38      	it	cc
 800f520:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800f524:	2a00      	cmp	r2, #0
 800f526:	da05      	bge.n	800f534 <__ieee754_fmod+0x1a4>
 800f528:	0ffa      	lsrs	r2, r7, #31
 800f52a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800f52e:	007f      	lsls	r7, r7, #1
 800f530:	3801      	subs	r0, #1
 800f532:	e787      	b.n	800f444 <__ieee754_fmod+0xb4>
 800f534:	ea52 0105 	orrs.w	r1, r2, r5
 800f538:	f43f af5b 	beq.w	800f3f2 <__ieee754_fmod+0x62>
 800f53c:	0fe9      	lsrs	r1, r5, #31
 800f53e:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800f542:	006f      	lsls	r7, r5, #1
 800f544:	e7f4      	b.n	800f530 <__ieee754_fmod+0x1a0>
 800f546:	0fe8      	lsrs	r0, r5, #31
 800f548:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800f54c:	006d      	lsls	r5, r5, #1
 800f54e:	3b01      	subs	r3, #1
 800f550:	e789      	b.n	800f466 <__ieee754_fmod+0xd6>
 800f552:	1ac9      	subs	r1, r1, r3
 800f554:	2914      	cmp	r1, #20
 800f556:	dc0a      	bgt.n	800f56e <__ieee754_fmod+0x1de>
 800f558:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800f55c:	fa02 f303 	lsl.w	r3, r2, r3
 800f560:	40cd      	lsrs	r5, r1
 800f562:	432b      	orrs	r3, r5
 800f564:	410a      	asrs	r2, r1
 800f566:	ea42 0104 	orr.w	r1, r2, r4
 800f56a:	4618      	mov	r0, r3
 800f56c:	e732      	b.n	800f3d4 <__ieee754_fmod+0x44>
 800f56e:	291f      	cmp	r1, #31
 800f570:	dc07      	bgt.n	800f582 <__ieee754_fmod+0x1f2>
 800f572:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800f576:	40cd      	lsrs	r5, r1
 800f578:	fa02 f303 	lsl.w	r3, r2, r3
 800f57c:	432b      	orrs	r3, r5
 800f57e:	4622      	mov	r2, r4
 800f580:	e7f1      	b.n	800f566 <__ieee754_fmod+0x1d6>
 800f582:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800f586:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800f58a:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800f58e:	33e2      	adds	r3, #226	; 0xe2
 800f590:	fa42 f303 	asr.w	r3, r2, r3
 800f594:	e7f3      	b.n	800f57e <__ieee754_fmod+0x1ee>
 800f596:	bf00      	nop
 800f598:	7fefffff 	.word	0x7fefffff
 800f59c:	7ff00000 	.word	0x7ff00000
 800f5a0:	0800fe48 	.word	0x0800fe48
 800f5a4:	000fffff 	.word	0x000fffff
 800f5a8:	fffffbed 	.word	0xfffffbed
 800f5ac:	fffffc02 	.word	0xfffffc02
 800f5b0:	fffffbe2 	.word	0xfffffbe2

0800f5b4 <matherr>:
 800f5b4:	2000      	movs	r0, #0
 800f5b6:	4770      	bx	lr

0800f5b8 <_init>:
 800f5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5ba:	bf00      	nop
 800f5bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5be:	bc08      	pop	{r3}
 800f5c0:	469e      	mov	lr, r3
 800f5c2:	4770      	bx	lr

0800f5c4 <_fini>:
 800f5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5c6:	bf00      	nop
 800f5c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5ca:	bc08      	pop	{r3}
 800f5cc:	469e      	mov	lr, r3
 800f5ce:	4770      	bx	lr
