
---------- Begin Simulation Statistics ----------
final_tick                               728689340500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62567                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701304                       # Number of bytes of host memory used
host_op_rate                                    62775                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9790.46                       # Real time elapsed on the host
host_tick_rate                               74428530                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612554836                       # Number of instructions simulated
sim_ops                                     614592425                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.728689                       # Number of seconds simulated
sim_ticks                                728689340500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.578085                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79229130                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90466845                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9268420                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122030683                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10729838                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10986525                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          256687                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156239711                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060961                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6054649                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143208100                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14976006                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       34884086                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580291966                       # Number of instructions committed
system.cpu0.commit.committedOps             581311454                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    996757947                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.583202                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.349702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    718222172     72.06%     72.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165281108     16.58%     88.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39082106      3.92%     92.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36847734      3.70%     96.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12495690      1.25%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4544855      0.46%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2350083      0.24%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2958193      0.30%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14976006      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    996757947                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887213                       # Number of function calls committed.
system.cpu0.commit.int_insts                561288419                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952128                       # Number of loads committed
system.cpu0.commit.membars                    2037590                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037596      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322237150     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970328     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70911489     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581311454                       # Class of committed instruction
system.cpu0.commit.refs                     251881845                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580291966                       # Number of Instructions Simulated
system.cpu0.committedOps                    581311454                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.491100                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.491100                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            176466350                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3220827                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78206311                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             631143071                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               390175939                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                429847420                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6058343                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8679625                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3067647                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156239711                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104097175                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    615789907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3118457                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     646294289                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          110                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18544260                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.108082                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         380553396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89958968                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.447088                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1005615699                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.643699                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916614                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               555076449     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               331299198     32.94%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61685915      6.13%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44025874      4.38%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10400823      1.03%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1844560      0.18%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  261661      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     405      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020814      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1005615699                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      439949785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6175851                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147639310                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.421578                       # Inst execution rate
system.cpu0.iew.exec_refs                   268311999                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74403002                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148155812                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            193997683                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021084                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3609896                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75183865                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616174825                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193908997                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4671566                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609418813                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1009553                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2223103                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6058343                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4353304                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        86490                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9258423                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        56830                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4038                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2400740                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14045555                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3254148                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4038                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       878911                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5296940                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275087034                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603477005                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838675                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230708561                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.417468                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603530275                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743619202                       # number of integer regfile reads
system.cpu0.int_regfile_writes              385980385                       # number of integer regfile writes
system.cpu0.ipc                              0.401429                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.401429                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038469      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336641359     54.82%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212949      0.69%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018044      0.17%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196508918     32.00%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73670589     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614090379                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1266344                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002062                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 212830     16.81%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                917823     72.48%     89.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               135680     10.71%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613318199                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2235157080                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603476954                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        651041420                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613116014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614090379                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058811                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       34863368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94385                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           312                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12546616                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1005615699                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.610661                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845020                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          575715898     57.25%     57.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          290765833     28.91%     86.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101524283     10.10%     96.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31863973      3.17%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4835694      0.48%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             355354      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             385152      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             102493      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              67019      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1005615699                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.424810                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9345195                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1575146                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           193997683                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75183865                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    885                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1445565484                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11813198                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              159727813                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370576323                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6742208                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               396782168                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3060130                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10046                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766374029                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627173818                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403307677                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                425730035                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7301705                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6058343                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17229311                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32731350                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766373985                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88029                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2785                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13979114                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2771                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1597966457                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1241259998                       # The number of ROB writes
system.cpu0.timesIdled                       12344217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  852                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.302519                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4970656                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6600916                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           942433                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8935629                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            272206                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         398874                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          126668                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9955810                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3222                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017930                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           568002                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095529                       # Number of branches committed
system.cpu1.commit.bw_lim_events               709165                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054440                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6697354                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262870                       # Number of instructions committed
system.cpu1.commit.committedOps              33280971                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191852639                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173472                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815207                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177814288     92.68%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7026159      3.66%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2455085      1.28%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2160031      1.13%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       441468      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       177814      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       944116      0.49%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       124513      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       709165      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191852639                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320814                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047589                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248510                       # Number of loads committed
system.cpu1.commit.membars                    2035969                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035969      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082613     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266440     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895811      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280971                       # Class of committed instruction
system.cpu1.commit.refs                      12162263                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262870                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280971                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.995589                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.995589                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            168345282                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               377979                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4549857                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              42849180                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6849491                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 15184041                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                568227                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               635195                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2124068                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9955810                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7278861                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184359529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               129994                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      47726120                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1885316                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051469                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           7768921                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5242862                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.246730                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         193071109                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.254724                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.708036                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               163681784     84.78%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                17015379      8.81%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 7089957      3.67%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3705927      1.92%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1196682      0.62%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  208599      0.11%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  172556      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           193071109                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         363797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              590836                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7918957                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186841                       # Inst execution rate
system.cpu1.iew.exec_refs                    12864766                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946625                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              145166509                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10933500                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188614                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           956975                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3328370                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39971769                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9918141                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           649004                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36141618                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                930343                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1670151                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                568227                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3732554                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17517                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          179322                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5637                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          179                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          365                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1684990                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       414617                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           179                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88461                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        502375                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20936438                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35902234                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.848633                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17767353                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185604                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35910343                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44614070                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24218822                       # number of integer regfile writes
system.cpu1.ipc                              0.166789                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166789                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036078      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21814081     59.29%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11003548     29.91%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936772      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36790622                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1057083                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028732                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 169931     16.08%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803806     76.04%     92.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                83342      7.88%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35811611                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         267773882                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35902222                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         46662687                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  36407054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36790622                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3564715                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6690797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64474                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        510275                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3968860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    193071109                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190555                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.632289                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169637913     87.86%     87.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16165699      8.37%     96.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3928566      2.03%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1522325      0.79%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1310258      0.68%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             188931      0.10%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             239244      0.12%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              45719      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              32454      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      193071109                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190196                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7249558                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          838401                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10933500                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3328370                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       193434906                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1263924688                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              155475207                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412754                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6797317                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 8178380                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1429694                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5471                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51710422                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              41982422                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           28814352                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 15391518                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4926149                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                568227                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13433071                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6401598                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51710410                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24706                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               632                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12651708                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           632                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   231121474                       # The number of ROB reads
system.cpu1.rob.rob_writes                   81176616                       # The number of ROB writes
system.cpu1.timesIdled                           4954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2030739                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                11264                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2223315                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5658865                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6801477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13578284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181082                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26524                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24986017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5319112                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49946828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5345636                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5372242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1622714                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5153951                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1428582                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1428575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5372242                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           205                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20379101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20379101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    539105984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               539105984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              530                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6801619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6801619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6801619                       # Request fanout histogram
system.membus.respLayer1.occupancy        35737653638                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22023825176                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   728689340500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   728689340500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    984433666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1241654140.124160                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       116500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3276067000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   722782738500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5906602000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     89509988                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89509988                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     89509988                       # number of overall hits
system.cpu0.icache.overall_hits::total       89509988                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14587187                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14587187                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14587187                       # number of overall misses
system.cpu0.icache.overall_misses::total     14587187                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 471202944996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 471202944996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 471202944996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 471202944996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104097175                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104097175                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104097175                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104097175                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140130                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140130                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140130                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140130                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 32302.523098                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32302.523098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 32302.523098                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32302.523098                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2866                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.280702                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12808395                       # number of writebacks
system.cpu0.icache.writebacks::total         12808395                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1778759                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1778759                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1778759                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1778759                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12808428                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12808428                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12808428                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12808428                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 364211939496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 364211939496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 364211939496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 364211939496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123043                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123043                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123043                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28435.334882                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28435.334882                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28435.334882                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28435.334882                       # average overall mshr miss latency
system.cpu0.icache.replacements              12808395                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     89509988                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89509988                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14587187                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14587187                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 471202944996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 471202944996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104097175                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104097175                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 32302.523098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32302.523098                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1778759                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1778759                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12808428                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12808428                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 364211939496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 364211939496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28435.334882                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28435.334882                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999927                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102316956                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12808395                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.988273                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999927                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221002777                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221002777                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237351688                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237351688                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237351688                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237351688                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15403131                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15403131                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15403131                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15403131                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 507007954922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 507007954922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 507007954922                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 507007954922                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252754819                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252754819                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252754819                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252754819                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060941                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060941                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060941                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060941                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32915.902288                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32915.902288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32915.902288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32915.902288                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4548467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       232641                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            98939                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2971                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.972438                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.303938                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11114446                       # number of writebacks
system.cpu0.dcache.writebacks::total         11114446                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4681593                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4681593                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4681593                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4681593                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10721538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10721538                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10721538                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10721538                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 226715316723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 226715316723                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 226715316723                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 226715316723                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042419                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042419                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042419                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042419                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21145.783070                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21145.783070                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21145.783070                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21145.783070                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11114446                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169706263                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169706263                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12138891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12138891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 331453237500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 331453237500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    181845154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    181845154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27305.067448                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27305.067448                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2734500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2734500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9404391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9404391                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 168137164500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 168137164500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051716                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17878.580814                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17878.580814                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67645425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67645425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3264240                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3264240                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 175554717422                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 175554717422                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70909665                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70909665                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046034                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046034                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53781.191770                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53781.191770                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1947093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1947093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1317147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1317147                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58578152223                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58578152223                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018575                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018575                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44473.511478                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44473.511478                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          752                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          752                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6329000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6329000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.395789                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.395789                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8416.223404                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8416.223404                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          737                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          737                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       936000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       936000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007895                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007895                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        62400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       666000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       666000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1843                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074878                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074878                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4826.086957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4826.086957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       528000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       528000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074878                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074878                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3826.086957                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3826.086957                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612298                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612298                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405910                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405910                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31371678000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31371678000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398651                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398651                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77287.275504                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77287.275504                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405910                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405910                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30965768000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30965768000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398651                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398651                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76287.275504                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76287.275504                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974834                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249094400                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11127225                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.386031                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974834                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999214                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999214                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518680797                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518680797                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             9588983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9877305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2571                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              166847                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19635706                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            9588983                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9877305                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2571                       # number of overall hits
system.l2.overall_hits::.cpu1.data             166847                       # number of overall hits
system.l2.overall_hits::total                19635706                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3219443                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1236336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3011                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            865257                       # number of demand (read+write) misses
system.l2.demand_misses::total                5324047                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3219443                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1236336                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3011                       # number of overall misses
system.l2.overall_misses::.cpu1.data           865257                       # number of overall misses
system.l2.overall_misses::total               5324047                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 243444759000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 116296695497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    265661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85841382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     445848497997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 243444759000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 116296695497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    265661000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85841382500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    445848497997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12808426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11113641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24959753                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12808426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11113641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24959753                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.251354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.111245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.539412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.838343                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.251354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.111245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.539412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.838343                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75617.042762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94065.606354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88230.156094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99209.116482                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83742.404603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75617.042762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94065.606354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88230.156094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99209.116482                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83742.404603                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2445                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        42                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      58.214286                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1306205                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1622714                       # number of writebacks
system.l2.writebacks::total                   1622714                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          57768                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          22124                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               79963                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         57768                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         22124                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              79963                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3219422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1178568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       843133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5244084                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3219422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1178568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       843133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1577127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6821211                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 211249146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 100417628999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    233549500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  75425214501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 387325539000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 211249146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 100417628999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    233549500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  75425214501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 127486221680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 514811760680                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.251352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.106047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.530455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.816907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.251352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.106047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.530455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.816907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273288                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65617.103319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85203.084590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78875.211077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89458.264000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73859.522273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65617.103319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85203.084590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78875.211077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89458.264000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80834.467789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75472.194113                       # average overall mshr miss latency
system.l2.replacements                       12099074                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2595850                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2595850                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2595850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2595850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22284029                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22284029                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22284029                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22284029                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1577127                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1577127                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 127486221680                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 127486221680                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80834.467789                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80834.467789                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 54                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       178500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       269000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.838710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.915254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         6375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3480.769231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4981.481481                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       559000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       518000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1077000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.838710                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.915254                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19964.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19923.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       118000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       198000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19800                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           880294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            78114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                958408                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         829426                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         656456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1485882                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  76903309498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64969540000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  141872849498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1709720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734570                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2444290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.485124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.607899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92718.710889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98970.136612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95480.562722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        41080                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17564                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            58644                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       788346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       638892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1427238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  65795284499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56817517000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122612801499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.461097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.869750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.583907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83459.907831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88931.332682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85909.148649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       9588983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            9591554                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3219443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3222454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 243444759000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    265661000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 243710420000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12808426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12814008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.251354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.539412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.251479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75617.042762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88230.156094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75628.828216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3219422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2961                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3222383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 211249146000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    233549500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 211482695500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.251352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.530455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.251473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65617.103319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78875.211077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65629.285997                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8997011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        88733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9085744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       406910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       208801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          615711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39393385999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20871842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60265228499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9403921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9701455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.043270                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.701772                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96811.054039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99960.452776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97879.083692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16688                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4560                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       390222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       204241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       594463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34622344500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18607697501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53230042001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.686446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88724.737457                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91106.572632                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89543.069966                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                32                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          277                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             285                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5205000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       385500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5590500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          305                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           317                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.908197                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.899054                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18790.613718                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 48187.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19615.789474                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           76                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           80                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          201                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          205                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3928000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4005500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.659016                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.646688                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19542.288557                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19539.024390                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999862                       # Cycle average of tags in use
system.l2.tags.total_refs                    51315764                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12099186                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.241258                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.826854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.994384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.265038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.435515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.472619                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.512920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.176016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.273010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 410819402                       # Number of tag accesses
system.l2.tags.data_accesses                410819402                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     206042944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      75483264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        189504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53992384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     99544192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          435252288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    206042944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       189504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     206232448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103853696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103853696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3219421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1179426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         843631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1555378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6800817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1622714                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1622714                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        282758279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        103587715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           260061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74095202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    136607175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             597308433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    282758279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       260061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        283018341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      142521223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            142521223                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      142521223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       282758279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       103587715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          260061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74095202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    136607175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            739829656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1549658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3219421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1097901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    828098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1551591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004224443250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94953                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94953                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14043393                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1457958                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6800817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1622714                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6800817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1622714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 100845                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 73056                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            163877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            181641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1380663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            241531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2298539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            284391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            278173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            246740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            220443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           229872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           183170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           182980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           172658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           170604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           302457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            117107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            151295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            152003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 125112829018                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33499860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            250737304018                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18673.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37423.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5297633                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  980055                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6800817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1622714                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4319007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  811911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  429080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  350570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  295824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  155029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   92783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   56534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   36014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1971901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.747868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.189576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   305.582050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       963117     48.84%     48.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       340047     17.24%     66.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       185263      9.40%     75.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        98041      4.97%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54637      2.77%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        91554      4.64%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        56715      2.88%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23047      1.17%     91.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       159480      8.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1971901                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.560804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.870485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    314.154259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94948     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::77824-81919            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94953                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.319937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.298694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81913     86.27%     86.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1704      1.79%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7192      7.57%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2782      2.93%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              994      1.05%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              273      0.29%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               69      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94953                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              428798208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6454080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99176128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               435252288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103853696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       588.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       136.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    597.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  728689322500                       # Total gap between requests
system.mem_ctrls.avgGap                      86506.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    206042944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     70265664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       189504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52998272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     99301824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99176128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 282758279.212127447128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 96427462.424229055643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 260061.441093634319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 72730955.503801554441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 136274566.513986229897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 136102070.509154111147                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3219421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1179426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       843631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1555378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1622714                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  79400857053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  52350220651                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    109626794                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40554255541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  78322343979                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17538188265266                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24663.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44386.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37023.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48071.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50355.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10807935.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5916061200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3144442125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12201717360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3827215260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57521699040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     138463361460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     163215981600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       384290478045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.372169                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 422876347637                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24332360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 281480632863                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8163383340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4338922170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         35636082720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4261837680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57521699040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     326230586340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5096213280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       441248724570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.537504                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10482830914                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24332360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 693874149586                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7519342446.428572                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   36470254362.568825                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     96.43%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 290148823000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97064575000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 631624765500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7272610                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7272610                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7272610                       # number of overall hits
system.cpu1.icache.overall_hits::total        7272610                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6251                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6251                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6251                       # number of overall misses
system.cpu1.icache.overall_misses::total         6251                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    336562000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    336562000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    336562000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    336562000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7278861                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7278861                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7278861                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7278861                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000859                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000859                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000859                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000859                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53841.305391                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53841.305391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53841.305391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53841.305391                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          343                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5550                       # number of writebacks
system.cpu1.icache.writebacks::total             5550                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          669                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5582                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5582                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5582                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5582                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    303236500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    303236500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    303236500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    303236500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000767                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000767                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000767                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000767                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54323.987818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54323.987818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54323.987818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54323.987818                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5550                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7272610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7272610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6251                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    336562000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    336562000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7278861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7278861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000859                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000859                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53841.305391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53841.305391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          669                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5582                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5582                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    303236500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    303236500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000767                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000767                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54323.987818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54323.987818                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984693                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7151705                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5550                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1288.595495                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347237500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984693                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999522                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999522                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14563304                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14563304                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9362938                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9362938                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9362938                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9362938                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2196569                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2196569                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2196569                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2196569                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 200568032931                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 200568032931                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 200568032931                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 200568032931                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11559507                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11559507                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11559507                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11559507                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190023                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190023                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190023                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190023                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91309.689307                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91309.689307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91309.689307                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91309.689307                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1108503                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        80450                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18673                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1123                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.363948                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.638468                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031653                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031653                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1577316                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1577316                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1577316                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1577316                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       619253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       619253                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619253                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54883458691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54883458691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54883458691                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54883458691                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053571                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053571                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053571                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053571                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88628.490602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88628.490602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88628.490602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88628.490602                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031653                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8355012                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8355012                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1309104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1309104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 100946050000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 100946050000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9664116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9664116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77110.794864                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77110.794864                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1011349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1011349                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297755                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297755                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22440837500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22440837500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75366.786452                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75366.786452                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1007926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1007926                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       887465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       887465                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99621982931                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99621982931                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895391                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.468223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.468223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 112254.548552                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112254.548552                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       565967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       565967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321498                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32442621191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32442621191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100910.802528                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100910.802528                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5826500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5826500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.323974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.323974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38843.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38843.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2629000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2629000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101512                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101512                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 55936.170213                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55936.170213                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       630000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       630000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.271028                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.271028                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5431.034483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5431.034483                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       515000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       515000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.271028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.271028                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4439.655172                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4439.655172                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592169                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592169                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425761                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425761                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35183643000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35183643000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017930                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017930                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418262                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418262                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82637.073382                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82637.073382                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425761                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425761                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34757882000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34757882000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418262                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418262                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81637.073382                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81637.073382                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.150286                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10998991                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044903                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.526327                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347249000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.150286                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942196                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942196                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26201586                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26201586                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 728689340500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22516213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4218564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22364181                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10476360                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2680403                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            592                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2469666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2469665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12814010                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9702204                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          317                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          317                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38425248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33356020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74906959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1639476480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1422597184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       712448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132080000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3194866112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14806129                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105525952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39766273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.349212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34213654     86.04%     86.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5526093     13.90%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  26524      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39766273                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49933449991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16691275953                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19217732795                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567966580                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8407930                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               799130419000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706132                       # Number of bytes of host memory used
host_op_rate                                   305763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2352.92                       # Real time elapsed on the host
host_tick_rate                               29937751                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717180300                       # Number of instructions simulated
sim_ops                                     719434816                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.070441                       # Number of seconds simulated
sim_ticks                                 70441078500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.492191                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14478908                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15162400                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2608949                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26377532                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34287                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50541                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16254                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28187906                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11126                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5086                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2210761                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11626357                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2683478                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252887                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45327785                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53259786                       # Number of instructions committed
system.cpu0.commit.committedOps              53381739                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    118469770                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.450594                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.438980                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     98416645     83.07%     83.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11125111      9.39%     92.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2805055      2.37%     94.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1478969      1.25%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       673161      0.57%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       312569      0.26%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       337176      0.28%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       637606      0.54%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2683478      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    118469770                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69943                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52530887                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13284411                       # Number of loads committed
system.cpu0.commit.membars                     183843                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184527      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38133088     71.43%     71.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6764      0.01%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13288923     24.89%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1763293      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53381739                       # Class of committed instruction
system.cpu0.commit.refs                      15053099                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53259786                       # Number of Instructions Simulated
system.cpu0.committedOps                     53381739                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.588600                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.588600                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             54237634                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               401026                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12609252                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             109361050                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12602812                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55131496                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2212538                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1220246                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2003821                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28187906                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7135406                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    112953639                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               130507                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          999                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     124154745                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5221452                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.204455                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10622837                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14513195                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.900532                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         126188301                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.990020                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.061136                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                51516490     40.83%     40.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39401174     31.22%     72.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23153154     18.35%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10741383      8.51%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  440714      0.35%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  559753      0.44%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  270214      0.21%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   28989      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   76430      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           126188301                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2793                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11679975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2466769                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18276428                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.625029                       # Inst execution rate
system.cpu0.iew.exec_refs                    24569657                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1947384                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17356003                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24502753                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            122701                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1119632                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2188847                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98631944                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22622273                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2608653                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86171609                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                132769                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5652603                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2212538                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5892518                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       165942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           27072                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11218342                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       420159                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           260                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       887092                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1579677                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60640237                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82463472                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821401                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49809940                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.598132                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83052914                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110556026                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62763373                       # number of integer regfile writes
system.cpu0.ipc                              0.386309                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.386309                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           186090      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62944460     70.90%     71.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7107      0.01%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1940      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1377      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23674496     26.67%     97.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1962893      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            580      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88780262                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3299                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6579                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3270                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3318                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     468852                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005281                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 287443     61.31%     61.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    17      0.00%     61.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     39      0.01%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     61.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                164741     35.14%     96.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16589      3.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89059725                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         304340764                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82460202                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        143879083                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98252491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88780262                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             379453                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45250207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           129666                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        126566                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19156895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    126188301                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.703554                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.169986                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           78733785     62.39%     62.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24950078     19.77%     82.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11833566      9.38%     91.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5578104      4.42%     95.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3365347      2.67%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             847327      0.67%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             502667      0.40%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             304701      0.24%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              72726      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      126188301                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.643950                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           248030                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           17911                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24502753                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2188847                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5102                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       137868276                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3013901                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               31328982                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39906315                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                776372                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15210557                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14699199                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               437670                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            135986100                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             104859300                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78968522                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53986099                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                644947                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2212538                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16695596                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39062211                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2817                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       135983283                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6754529                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            117006                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4701399                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        117026                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   214477239                       # The number of ROB reads
system.cpu0.rob.rob_writes                  205152058                       # The number of ROB writes
system.cpu0.timesIdled                         113676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1560                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.653180                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14335531                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14831929                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2585272                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25772611                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14892                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18379                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3487                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27489509                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1488                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4437                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2207322                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11261153                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2455171                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46130811                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51365678                       # Number of instructions committed
system.cpu1.commit.committedOps              51460652                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113425309                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.453696                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.424353                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93500954     82.43%     82.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11274196      9.94%     92.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2809865      2.48%     94.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1443904      1.27%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       659179      0.58%     96.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       340859      0.30%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       335632      0.30%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       605549      0.53%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2455171      2.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113425309                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23351                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50665447                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12793272                       # Number of loads committed
system.cpu1.commit.membars                     143416                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143416      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37100314     72.09%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12797709     24.87%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1418582      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51460652                       # Class of committed instruction
system.cpu1.commit.refs                      14216291                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51365678                       # Number of Instructions Simulated
system.cpu1.committedOps                     51460652                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.407032                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.407032                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             51118439                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               380156                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12608521                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108320834                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10705231                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55248078                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2208183                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1190685                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1950113                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27489509                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7051653                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110112995                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               105882                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     122669552                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5172266                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.222337                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8530916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14350423                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.992160                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121230044                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.014993                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.039282                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46974528     38.75%     38.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39425084     32.52%     71.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23020854     18.99%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10680276      8.81%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  404357      0.33%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  544687      0.45%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  111847      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19253      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   49158      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121230044                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2408807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2470684                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17971649                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.684904                       # Inst execution rate
system.cpu1.iew.exec_refs                    23719406                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1624451                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               17945023                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24008089                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             79883                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1110800                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1963470                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97522582                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22094955                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2635268                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84680743                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                131065                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4708435                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2208183                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4943948                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       140934                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           19037                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11214817                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       540451                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            67                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       914597                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1556087                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59474980                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81041147                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820228                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48783063                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.655467                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81679419                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108556997                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62019549                       # number of integer regfile writes
system.cpu1.ipc                              0.415449                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.415449                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144225      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62405054     71.47%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 312      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23137890     26.50%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1628176      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87316011                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     416879                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004774                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 274149     65.76%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                141118     33.85%     99.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1612      0.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              87588665                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         296413472                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81041147                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        143584577                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97259254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87316011                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             263328                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46061930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           134527                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         66611                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19722196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121230044                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.720251                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.171075                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           74552005     61.50%     61.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24221719     19.98%     81.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11957284      9.86%     91.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5579648      4.60%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3344505      2.76%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             785173      0.65%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             453751      0.37%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             273283      0.23%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              62676      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121230044                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.706218                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           235357                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           15855                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24008089                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1963470                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    809                       # number of misc regfile reads
system.cpu1.numCycles                       123638851                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17151375                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31145035                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38698904                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                659299                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13297026                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13941252                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               434769                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134755169                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103822969                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78504779                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54059673                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                180205                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2208183                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15360141                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39805875                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134755169                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5159986                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             74054                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4385730                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         74044                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   208557441                       # The number of ROB reads
system.cpu1.rob.rob_writes                  203001454                       # The number of ROB writes
system.cpu1.timesIdled                          22759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2356842                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17527                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2525338                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4315578                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3829407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7532496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       290745                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        98343                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2706739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1885801                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5414325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1984144                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3701027                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371187                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3332415                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22604                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10107                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94958                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94823                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3701027                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11328346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11328346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    266690752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               266690752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29875                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3828888                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3828888    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3828888                       # Request fanout histogram
system.membus.respLayer1.occupancy        19619335471                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9686199438                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    70441078500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    70441078500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                260                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11592426.923077                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21822285.346868                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          130    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     70480500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    68934063000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1507015500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7019287                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7019287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7019287                       # number of overall hits
system.cpu0.icache.overall_hits::total        7019287                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116118                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116118                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116118                       # number of overall misses
system.cpu0.icache.overall_misses::total       116118                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8818292982                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8818292982                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8818292982                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8818292982                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7135405                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7135405                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7135405                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7135405                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016273                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016273                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016273                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016273                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75942.515217                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75942.515217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75942.515217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75942.515217                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        30201                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              408                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.022059                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107806                       # number of writebacks
system.cpu0.icache.writebacks::total           107806                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8305                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8305                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8305                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8305                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107813                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107813                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107813                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107813                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8197148482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8197148482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8197148482                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8197148482                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015110                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015110                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015110                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015110                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76031.169544                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76031.169544                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76031.169544                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76031.169544                       # average overall mshr miss latency
system.cpu0.icache.replacements                107806                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7019287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7019287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116118                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116118                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8818292982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8818292982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7135405                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7135405                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016273                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016273                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75942.515217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75942.515217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8305                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8305                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107813                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107813                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8197148482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8197148482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76031.169544                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76031.169544                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999986                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7128559                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107845                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.100042                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999986                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14378623                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14378623                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17419639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17419639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17419639                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17419639                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6036457                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6036457                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6036457                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6036457                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 391325895220                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 391325895220                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 391325895220                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 391325895220                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23456096                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23456096                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23456096                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23456096                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.257351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.257351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.257351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.257351                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64827.082380                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64827.082380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64827.082380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64827.082380                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8156291                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       289894                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           180769                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5335                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.119965                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.338144                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1319758                       # number of writebacks
system.cpu0.dcache.writebacks::total          1319758                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4687280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4687280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4687280                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4687280                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1349177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1349177                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1349177                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1349177                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  95903444434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  95903444434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  95903444434                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  95903444434                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057519                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057519                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057519                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057519                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71082.922725                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71082.922725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71082.922725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71082.922725                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1319742                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16228777                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16228777                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5525430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5525430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 356904011000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 356904011000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21754207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21754207                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.253994                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.253994                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64592.983894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64592.983894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4268640                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4268640                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1256790                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1256790                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  89787307500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  89787307500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057772                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71441.774282                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71441.774282                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1190862                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1190862                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       511027                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       511027                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  34421884220                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  34421884220                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1701889                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1701889                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.300270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.300270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67358.249603                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67358.249603                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       418640                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       418640                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92387                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92387                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6116136934                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6116136934                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054285                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054285                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66201.272192                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66201.272192                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1453                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1453                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     42806500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     42806500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023289                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023289                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29460.770819                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29460.770819                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1018                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1018                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          435                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          435                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006972                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11304.597701                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11304.597701                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        56056                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        56056                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5571                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5571                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     39498000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     39498000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61627                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61627                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090399                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090399                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7089.929995                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7089.929995                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5481                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5481                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34046000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34046000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088938                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088938                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6211.640212                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6211.640212                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       682000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       682000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       653000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       653000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2210                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2210                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2876                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2876                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    121136500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    121136500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5086                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5086                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.565474                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.565474                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 42119.784423                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 42119.784423                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2876                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2876                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    118260500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    118260500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.565474                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.565474                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 41119.784423                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 41119.784423                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.871394                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18899013                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1340306                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.100521                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.871394                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48510672                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48510672                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10570                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              374841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              345490                       # number of demand (read+write) hits
system.l2.demand_hits::total                   734139                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10570                       # number of overall hits
system.l2.overall_hits::.cpu0.data             374841                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3238                       # number of overall hits
system.l2.overall_hits::.cpu1.data             345490                       # number of overall hits
system.l2.overall_hits::total                  734139                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             97230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            942047                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            873362                       # number of demand (read+write) misses
system.l2.demand_misses::total                1931982                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            97230                       # number of overall misses
system.l2.overall_misses::.cpu0.data           942047                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19343                       # number of overall misses
system.l2.overall_misses::.cpu1.data           873362                       # number of overall misses
system.l2.overall_misses::total               1931982                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7908732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  88984558492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1645385500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82772528987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     181311205479                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7908732500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  88984558492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1645385500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82772528987                       # number of overall miss cycles
system.l2.overall_miss_latency::total    181311205479                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1316888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1218852                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2666121                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1316888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1218852                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2666121                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.901948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.715358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.856605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.716545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.724642                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.901948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.715358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.856605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.716545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.724642                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81340.455621                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94458.724981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85063.614744                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94774.594025                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93847.254001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81340.455621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94458.724981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85063.614744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94774.594025                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93847.254001                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5915                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       170                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.794118                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1720292                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              371186                       # number of writebacks
system.l2.writebacks::total                    371186                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          34478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               62687                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         34478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              62687                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        97027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       907569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        19028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       845671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1869295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        97027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       907569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        19028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       845671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1974755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3844050                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6927548001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78111440505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1439685003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72946678996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 159425352505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6927548001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78111440505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1439685003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72946678996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 148216214832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 307641567337                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.900065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.689177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.842655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.693826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.701129                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.900065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.689177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.842655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.693826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.441814                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71398.146918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86066.668766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75661.393893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86258.934025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85286.352612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71398.146918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86066.668766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75661.393893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86258.934025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75055.495407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80030.584237                       # average overall mshr miss latency
system.l2.replacements                        5630451                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447966                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       447967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1974723                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1974723                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1974729                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1974729                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1974755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1974755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 148216214832                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 148216214832                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75055.495407                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75055.495407                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1119                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2351                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           953                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           996                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1949                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1080500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2230500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2072                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.459942                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.447038                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.453256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1133.788038                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1154.618474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1144.433043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          946                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          994                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1940                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     19091496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     19954496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     39045992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.456564                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.446140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.451163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20181.285412                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20074.945674                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20126.800000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           128                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                319                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          542                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          413                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              955                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2920500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2005000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4925500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          733                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          541                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1274                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.739427                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.763401                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.749608                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5388.376384                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4854.721550                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5157.591623                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          534                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          406                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          940                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10884500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      8132500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19017000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.728513                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.737834                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20382.958801                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20030.788177                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20230.851064                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18287                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            10554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28841                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          60560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          42976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              103536                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5750943999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4292208500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10043152499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        78847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.768070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.802840                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.782130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94962.747672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99874.546258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97001.550176                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7045                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1802                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8847                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        53515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        41174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94689                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4733371501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3752006000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8485377501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.678720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.769176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.715298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88449.434757                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91125.613251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89613.128251                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13808                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        97230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7908732500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1645385500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9554118000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.901948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.856605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81340.455621                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85063.614744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81958.240759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          315                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           518                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        97027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        19028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116055                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6927548001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1439685003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8367233004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.900065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.842655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.890122                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71398.146918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75661.393893                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72097.135014                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       356554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       334936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            691490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       881487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       830386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1711873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83233614493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78480320487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 161713934980                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1238041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1165322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2403363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.712001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.712282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94424.097568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94510.649851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94466.081876                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25889                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        53322                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       854054                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       804497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1658551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  73378069004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  69194672996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 142572742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.689843                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.690365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.690096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85917.364715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86009.858329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85962.229681                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          236                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               243                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          262                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             295                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6679000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       909500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7588500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          498                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           538                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.526104                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.825000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.548327                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25492.366412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27560.606061                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25723.728814                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           90                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          172                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          192                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3348500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       394000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3742500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.345382                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.356877                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19468.023256                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19492.187500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999686                       # Cycle average of tags in use
system.l2.tags.total_refs                     6956551                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5630861                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.235433                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.592407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.306893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.740473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.280637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.583508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.495769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.384256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.042820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.040367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.523371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46390565                       # Number of tag accesses
system.l2.tags.data_accesses                 46390565                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6209792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58106496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1217792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54140800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    123259520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          242934400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6209792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1217792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7427584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23755968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23755968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          97028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         907914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          19028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         845950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1925930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3795850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       371187                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371187                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         88155834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        824895036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17288094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        768596977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1749824430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3448760371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     88155834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17288094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105443928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      337245944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            337245944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      337245944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        88155834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       824895036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17288094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       768596977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1749824430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3786006314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    360798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     97027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    895063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     19028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    837363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1914133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000384350500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6806151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             340625                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3795850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371193                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3795850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371193                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10395                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            160939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            172726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            175063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            251712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            259484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            240405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            188717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            191169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            186816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           232290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           299024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           448145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           470951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           157129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           158277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99245534857                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                18813070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            169794547357                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26376.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45126.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3244292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  326071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3795850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371193                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  652930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  610767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  527437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  469778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  435148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  319965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  229022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  165901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  120256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   84275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  56143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  38602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  23141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  13372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       553053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    477.167432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.196744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.459428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       132817     24.02%     24.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        88156     15.94%     39.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62511     11.30%     51.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50240      9.08%     60.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23598      4.27%     64.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16901      3.06%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13183      2.38%     70.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10736      1.94%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154911     28.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       553053                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     171.307276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    113.094696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    182.144723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17005     77.42%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4204     19.14%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          497      2.26%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          126      0.57%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           66      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           24      0.11%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           20      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           10      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.427154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18213     82.92%     82.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              624      2.84%     85.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1710      7.79%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              797      3.63%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              350      1.59%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              153      0.70%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               69      0.31%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               29      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              240807296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2127104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23091584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               242934400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23756352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3418.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       327.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3448.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    337.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    26.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   70441014500                       # Total gap between requests
system.mem_ctrls.avgGap                      16904.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6209728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57284032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1217792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     53591232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    122504512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23091584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 88154925.112340509892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 813219121.850895524025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17288094.190664611757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 760795165.849142909050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1739106138.188954591751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 327814174.508983373642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        97028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       907914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        19028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       845950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1925930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       371193                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2917013470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40608810860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    650937106                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37980886196                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  87636899725                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1734744782933                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30063.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44727.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34209.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44897.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45503.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4673430.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2401910280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1276641795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         15306739140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          960495660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5560648080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31038840990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        911402880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57456678825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        815.670061                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2049899780                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2352220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66038958720                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1546916700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            822194340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11558324820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          922911660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5560648080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29591539740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2130182880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52132718220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        740.089722                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5169962766                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2352220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62918895734                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                978                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          490                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    17595709.183673                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20969839.684857                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          490    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    232420500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            490                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61819181000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8621897500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7027715                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7027715                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7027715                       # number of overall hits
system.cpu1.icache.overall_hits::total        7027715                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23938                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23938                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23938                       # number of overall misses
system.cpu1.icache.overall_misses::total        23938                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1825650000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1825650000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1825650000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1825650000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7051653                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7051653                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7051653                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7051653                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003395                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003395                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003395                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003395                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76265.769906                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76265.769906                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76265.769906                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76265.769906                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          760                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   108.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22581                       # number of writebacks
system.cpu1.icache.writebacks::total            22581                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1357                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1357                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1357                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1357                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22581                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22581                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22581                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22581                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1718264500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1718264500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1718264500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1718264500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003202                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003202                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003202                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003202                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76093.374961                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76093.374961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76093.374961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76093.374961                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22581                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7027715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7027715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23938                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23938                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1825650000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1825650000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7051653                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7051653                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003395                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003395                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76265.769906                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76265.769906                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1357                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1357                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22581                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22581                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1718264500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1718264500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003202                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003202                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76093.374961                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76093.374961                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7176783                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22613                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           317.374210                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14125887                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14125887                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16987542                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16987542                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16987542                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16987542                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5722856                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5722856                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5722856                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5722856                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 373450430708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 373450430708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 373450430708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 373450430708                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22710398                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22710398                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22710398                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22710398                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.251993                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.251993                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.251993                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.251993                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65255.954493                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65255.954493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65255.954493                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65255.954493                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6622563                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       348738                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           150078                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5968                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.127474                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.434651                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1217930                       # number of writebacks
system.cpu1.dcache.writebacks::total          1217930                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4474090                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4474090                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4474090                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4474090                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1248766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1248766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1248766                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1248766                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89115152847                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89115152847                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89115152847                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89115152847                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054987                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054987                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054987                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054987                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71362.571408                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71362.571408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71362.571408                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71362.571408                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1217921                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15970546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15970546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5369325                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5369325                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 349957338500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 349957338500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21339871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21339871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.251610                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.251610                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65177.156998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65177.156998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4186728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4186728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1182597                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1182597                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  84623276500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  84623276500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055417                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055417                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71557.154720                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71557.154720                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1016996                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1016996                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       353531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       353531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23493092208                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23493092208                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1370527                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1370527                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.257953                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.257953                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66452.707706                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66452.707706                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       287362                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       287362                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66169                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66169                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4491876347                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4491876347                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048280                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048280                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67884.906029                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67884.906029                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47352                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47352                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          937                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          937                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37315000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37315000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.019404                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.019404                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39823.906083                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39823.906083                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          242                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          242                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          695                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          695                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     21481000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     21481000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014393                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014393                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30907.913669                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30907.913669                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     33320000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     33320000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47946                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47946                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.106870                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.106870                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6502.732240                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6502.732240                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5014                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5014                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     28335000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     28335000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.104576                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.104576                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5651.176705                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5651.176705                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       688500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       688500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       659500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       659500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1619                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1619                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2818                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2818                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    137244500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    137244500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4437                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4437                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.635114                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.635114                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 48702.803407                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 48702.803407                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2818                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2818                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    134426500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    134426500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.635114                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.635114                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 47702.803407                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 47702.803407                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.371678                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18340218                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1240260                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.787398                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.371678                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.980365                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980365                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46862373                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46862373                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  70441078500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2570607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       819153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2220080                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5259265                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3312292                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24877                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10437                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35314                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           139722                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          139723                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130393                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2440213                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          538                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          538                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       323419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3998193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3697166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8086521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13798848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168744320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2890368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    155953408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              341386944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9016749                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26588928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11688999                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.206209                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.424869                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9376965     80.22%     80.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2213691     18.94%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  98343      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11688999                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5376149117                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2021709214                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         161841256                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1871749770                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34047647                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1999                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
