INFO-FLOW: Workspace /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1 opened at Mon Nov 10 19:24:26 EST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/jbonfigs/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 0.2 sec.
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.26 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_interface -m_axi_latency 64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 64 
Execute   config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute   config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
Execute   config_rtl -reset all 
INFO: [HLS 200-1510] Running: config_rtl -reset all 
Execute   config_rtl -reset_level high 
INFO: [HLS 200-1510] Running: config_rtl -reset_level high 
Execute   config_schedule -enable_dsp_full_reg 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg 
Execute   csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 73.53 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 74.41 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 74.13 seconds. CPU system time: 0.28 seconds. Elapsed time: 74.41 seconds; current allocated memory: 0.082 MB.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 220.008 MB.
Execute       set_directive_top hestonEuro -name=hestonEuro 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'common/volatilityData.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling common/volatilityData.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang common/volatilityData.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json -E -I./common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.14 sec.
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp -I./common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'common/stockData.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling common/stockData.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang common/stockData.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json -E -I./common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp -I./common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'common/RNG.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling common/RNG.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang common/RNG.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json -E -I./common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.12 sec.
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp -I./common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'size' (common/RNG.cpp:49:54)
INFO: [HLS 200-10] Analyzing design file 'hestonEuro.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hestonEuro.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang hestonEuro.cpp -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json -E -I./common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.22 sec.
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp -I./common -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.clang.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.49 seconds. CPU system time: 1.42 seconds. Elapsed time: 3.91 seconds; current allocated memory: 222.902 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.g.bc" "/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.g.bc" "/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.g.bc" "/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.g.bc"  
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/volatilityData.g.bc /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/stockData.g.bc /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/RNG.g.bc /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.g.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.0.bc > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.87 sec.
Execute       run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hestonEuro -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hestonEuro -reflow-float-conversion -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.38 sec.
Execute       run_link_or_opt -out /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hestonEuro 
INFO-FLOW: run_clang exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hestonEuro -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hestonEuro -mllvm -hls-db-dir -mllvm /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=0 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 31,385 Compile/Link /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 31,385 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,732 Unroll/Inline (step 1) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,732 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,880 Unroll/Inline (step 2) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,880 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,761 Unroll/Inline (step 3) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,761 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,978 Unroll/Inline (step 4) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,978 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,504 Array/Struct (step 1) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,504 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,872 Array/Struct (step 2) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,872 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,872 Array/Struct (step 3) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,872 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,872 Array/Struct (step 4) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,872 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,912 Array/Struct (step 5) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,912 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,848 Performance (step 1) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,848 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,842 Performance (step 2) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,842 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,842 Performance (step 3) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,842 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,842 Performance (step 4) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,842 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,868 HW Transforms (step 1) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,868 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,888 HW Transforms (step 2) /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,888 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'RNG::extract_number(unsigned int*, unsigned int*)' into 'RNG::BOX_MULLER(float*, float*, float)' (common/RNG.cpp:137:2)
INFO: [HLS 214-131] Inlining function 'RNG::BOX_MULLER(float*, float*, float)' into 'heston::sampleSIM(RNG*, float*, float*)' (hestonEuro.cpp:123:12)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'pCall' for cosimulation. (hestonEuro.cpp:14:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'pPut' for cosimulation. (hestonEuro.cpp:14:0)
INFO: [HLS 214-291] Loop 'loop_parallel' is marked as complete unroll implied by the pipeline pragma (hestonEuro.cpp:120:16)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:289:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:282:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:269:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:268:41)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-186] Unrolling loop 'loop_final_sum' (hestonEuro.cpp:155:17) in function 'heston::sampleSIM' completely with a factor of 4 (hestonEuro.cpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'loop_parallel' (hestonEuro.cpp:120:16) in function 'heston::sampleSIM' completely with a factor of 4 (hestonEuro.cpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'loop_sum_r' (hestonEuro.cpp:137:15) in function 'heston::sampleSIM' completely with a factor of 4 (hestonEuro.cpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_2' (hestonEuro.cpp:105:21) in function 'heston::sampleSIM' completely with a factor of 4 (hestonEuro.cpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_1' (hestonEuro.cpp:97:19) in function 'heston::sampleSIM' completely with a factor of 4 (hestonEuro.cpp:71:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:289:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:282:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:269:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:268:41) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'loop_group_init' (common/RNG.cpp:66:19) in function 'RNG::init_array' completely with a factor of 4 (common/RNG.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'loop_set_seed' (common/RNG.cpp:54:16) in function 'RNG::init_array' completely with a factor of 4 (common/RNG.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'stockData::stockData(stockData const&)' into 'heston::heston(stockData, volData)' (hestonEuro.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'volData::volData(volData const&)' into 'heston::heston(stockData, volData)' (hestonEuro.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.41.48.54.62)' into 'fp_struct<float>::to_float() const (.69.76.84.92)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.69.76.84.92)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.41.48.54.62)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:319:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<(((2) * ((23) + (1))) + (29)) + (3)> table_lookup_4oPi_hotbm<23, 29>(int, float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'unsigned int clz<29, 58, 0>(ap_ufixed<58, 0, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'clz(int) (.214)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::set_mantissa(ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0> hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>(bool, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<8>&)' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'hotbm_::cos(float)' into 'cosf' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosfloat.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'hotbm_::sin(float)' into 'sinf' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fmaxf' into 'heston::sampleSIM(RNG*, float*, float*)' (hestonEuro.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'RNG::increase(int)' into 'heston::sampleSIM(RNG*, float*, float*)' (hestonEuro.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'cosf' into 'heston::sampleSIM(RNG*, float*, float*)' (hestonEuro.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'sinf' into 'heston::sampleSIM(RNG*, float*, float*)' (hestonEuro.cpp:71:0)
INFO: [HLS 214-178] Inlining function 'RNG::init_array(RNG*, unsigned int*, int)' into 'heston::simulation(float*, float*)' (hestonEuro.cpp:52:0)
INFO: [HLS 214-178] Inlining function 'volData::volData(float, float, float, float, float)' into 'hestonEuro(float*, float*, float, float, float, float, float, float, float, float, float)' (hestonEuro.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'stockData::stockData(float, float, float, float, float)' into 'hestonEuro(float*, float*, float, float, float, float, float, float, float, float, float)' (hestonEuro.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'stockData::stockData(stockData const&)' into 'hestonEuro(float*, float*, float, float, float, float, float, float, float, float, float)' (hestonEuro.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'volData::volData(volData const&)' into 'hestonEuro(float*, float*, float, float, float, float, float, float, float, float, float)' (hestonEuro.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'heston::heston(stockData, volData)' into 'hestonEuro(float*, float*, float, float, float, float, float, float, float, float, float)' (hestonEuro.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10value_listIfE24sin_or_cos_approximationILi29ELi29EEE9ap_ufixedIXT_ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbR7ap_uintILi3EERS3_IXT_ELi0ELS4_5ELS5_3ELi0EERS3_IXT0_ELi0ELS4_5ELS5_3ELi0EER6ap_intILi8EEE10swap_table': Complete partitioning on dimension 1. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIfEET_S1_bbE13neg_cos_table': Complete partitioning on dimension 1. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:217:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIfEET_S1_bbE13neg_sin_table': Complete partitioning on dimension 1. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:216:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIfEET_S1_bbE10swap_table': Complete partitioning on dimension 1. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:215:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:25:67)
INFO: [HLS 214-248] Applying array_partition to 'stockPrice': Complete partitioning on dimension 1. (hestonEuro.cpp:87:9)
INFO: [HLS 214-248] Applying array_partition to 'vols': Complete partitioning on dimension 1. (hestonEuro.cpp:90:9)
INFO: [HLS 214-248] Applying array_partition to 'pVols': Complete partitioning on dimension 1. (hestonEuro.cpp:90:39)
INFO: [HLS 214-248] Applying array_partition to 'mt_rng.index': Complete partitioning on dimension 1. (hestonEuro.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'mt_rng.seed': Complete partitioning on dimension 1. (hestonEuro.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'mt_rng.mt_e': Complete partitioning on dimension 1. (hestonEuro.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'mt_rng.mt_o': Complete partitioning on dimension 1. (hestonEuro.cpp:54:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.84 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.65 seconds; current allocated memory: 226.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.102 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hestonEuro -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.0.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 231.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.1.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 236.969 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.g.1.bc to /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.o.1.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Automatically partitioning small array 'stockPrice' (hestonEuro.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'stockPrice.1' (hestonEuro.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'stockPrice.2' (hestonEuro.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'stockPrice.3' (hestonEuro.cpp:87) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vols' (hestonEuro.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vols.1' (hestonEuro.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vols.2' (hestonEuro.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vols.3' (hestonEuro.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pVols' (hestonEuro.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pVols.1' (hestonEuro.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pVols.2' (hestonEuro.cpp:90) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pVols.3' (hestonEuro.cpp:90) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'stockPrice' (hestonEuro.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stockPrice.1' (hestonEuro.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stockPrice.2' (hestonEuro.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stockPrice.3' (hestonEuro.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vols' (hestonEuro.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vols.1' (hestonEuro.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vols.2' (hestonEuro.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vols.3' (hestonEuro.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pVols' (hestonEuro.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pVols.1' (hestonEuro.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pVols.2' (hestonEuro.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pVols.3' (hestonEuro.cpp:90) in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288:31) to (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_hotbm.h:287:5) in function 'hotbm_::sin_or_cos<float>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288:31) to (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:42:3) in function 'generic_fmax<float>'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 264.555 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.o.2.bc -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_path'(hestonEuro.cpp:115:13) and 'loop_share'(hestonEuro.cpp:117:15) in function 'heston::sampleSIM' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_path' (hestonEuro.cpp:115:13) in function 'heston::sampleSIM'.
Execute           auto_get_db
Command         transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 316.797 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.46 sec.
Command     elaborate done; 11.03 sec.
Execute     ap_eval exec zip -j /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hestonEuro' ...
Execute       ap_set_top_model hestonEuro 
WARNING: [SYN 201-103] Legalizing function name 'generic_fmax<float>' to 'generic_fmax_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<float>' to 'sin_or_cos_float_s'.
Execute       get_model_list hestonEuro -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hestonEuro 
Execute       preproc_iomode -model simulation 
Execute       preproc_iomode -model sampleSIM 
Execute       preproc_iomode -model sampleSIM_Pipeline_loop_path_loop_share 
Execute       preproc_iomode -model sin_or_cos<float> 
Execute       preproc_iomode -model generic_fmax<float> 
Execute       get_model_list hestonEuro -filter all-wo-channel 
INFO-FLOW: Model list for configure: generic_fmax<float> sin_or_cos<float> sampleSIM_Pipeline_loop_path_loop_share sampleSIM simulation hestonEuro
INFO-FLOW: Configuring Module : generic_fmax<float> ...
Execute       set_default_model generic_fmax<float> 
Execute       apply_spec_resource_limit generic_fmax<float> 
INFO-FLOW: Configuring Module : sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       apply_spec_resource_limit sin_or_cos<float> 
INFO-FLOW: Configuring Module : sampleSIM_Pipeline_loop_path_loop_share ...
Execute       set_default_model sampleSIM_Pipeline_loop_path_loop_share 
Execute       apply_spec_resource_limit sampleSIM_Pipeline_loop_path_loop_share 
INFO-FLOW: Configuring Module : sampleSIM ...
Execute       set_default_model sampleSIM 
Execute       apply_spec_resource_limit sampleSIM 
INFO-FLOW: Configuring Module : simulation ...
Execute       set_default_model simulation 
Execute       apply_spec_resource_limit simulation 
INFO-FLOW: Configuring Module : hestonEuro ...
Execute       set_default_model hestonEuro 
Execute       apply_spec_resource_limit hestonEuro 
INFO-FLOW: Model list for preprocess: generic_fmax<float> sin_or_cos<float> sampleSIM_Pipeline_loop_path_loop_share sampleSIM simulation hestonEuro
INFO-FLOW: Preprocessing Module: generic_fmax<float> ...
Execute       set_default_model generic_fmax<float> 
Execute       cdfg_preprocess -model generic_fmax<float> 
Execute       rtl_gen_preprocess generic_fmax<float> 
INFO-FLOW: Preprocessing Module: sin_or_cos<float> ...
Execute       set_default_model sin_or_cos<float> 
Execute       cdfg_preprocess -model sin_or_cos<float> 
Execute       rtl_gen_preprocess sin_or_cos<float> 
INFO-FLOW: Preprocessing Module: sampleSIM_Pipeline_loop_path_loop_share ...
Execute       set_default_model sampleSIM_Pipeline_loop_path_loop_share 
Execute       cdfg_preprocess -model sampleSIM_Pipeline_loop_path_loop_share 
Execute       rtl_gen_preprocess sampleSIM_Pipeline_loop_path_loop_share 
INFO-FLOW: Preprocessing Module: sampleSIM ...
Execute       set_default_model sampleSIM 
Execute       cdfg_preprocess -model sampleSIM 
Execute       rtl_gen_preprocess sampleSIM 
INFO-FLOW: Preprocessing Module: simulation ...
Execute       set_default_model simulation 
Execute       cdfg_preprocess -model simulation 
Execute       rtl_gen_preprocess simulation 
INFO-FLOW: Preprocessing Module: hestonEuro ...
Execute       set_default_model hestonEuro 
Execute       cdfg_preprocess -model hestonEuro 
Execute       rtl_gen_preprocess hestonEuro 
INFO-FLOW: Model list for synthesis: generic_fmax<float> sin_or_cos<float> sampleSIM_Pipeline_loop_path_loop_share sampleSIM simulation hestonEuro
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_fmax<float> 
Execute       schedule -model generic_fmax<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_fmax<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'generic_fmax<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 317.703 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_fmax<float>.
Execute       set_default_model generic_fmax<float> 
Execute       bind -model generic_fmax<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 317.801 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_fmax<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sin_or_cos<float> 
Execute       schedule -model sin_or_cos<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sin_or_cos<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'sin_or_cos<float>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 319.730 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling sin_or_cos<float>.
Execute       set_default_model sin_or_cos<float> 
Execute       bind -model sin_or_cos<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 319.730 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.bind.adb -f 
INFO-FLOW: Finish binding sin_or_cos<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleSIM_Pipeline_loop_path_loop_share' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sampleSIM_Pipeline_loop_path_loop_share 
Execute       schedule -model sampleSIM_Pipeline_loop_path_loop_share 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_o_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_e_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_o_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_e_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_o_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_e_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_o_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_e_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'loop_path_loop_share'.
WARNING: [HLS 200-880] The II Violation in module 'sampleSIM_Pipeline_loop_path_loop_share' (loop 'loop_path_loop_share'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('stockPrice[2]', hestonEuro.cpp:126) and 'mux' operation 32 bit ('tmp_42', hestonEuro.cpp:126).
WARNING: [HLS 200-880] The II Violation in module 'sampleSIM_Pipeline_loop_path_loop_share' (loop 'loop_path_loop_share'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('stockPrice[2]', hestonEuro.cpp:126) and 'mux' operation 32 bit ('tmp_42', hestonEuro.cpp:126).
WARNING: [HLS 200-880] The II Violation in module 'sampleSIM_Pipeline_loop_path_loop_share' (loop 'loop_path_loop_share'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('stockPrice[2]', hestonEuro.cpp:126) and 'mux' operation 32 bit ('tmp_42', hestonEuro.cpp:126).
WARNING: [HLS 200-880] The II Violation in module 'sampleSIM_Pipeline_loop_path_loop_share' (loop 'loop_path_loop_share'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fmul' operation 32 bit ('pVols[2]', hestonEuro.cpp:129) and 'mux' operation 32 bit ('deviation', hestonEuro.cpp:123).
WARNING: [HLS 200-880] The II Violation in module 'sampleSIM_Pipeline_loop_path_loop_share' (loop 'loop_path_loop_share'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fmul' operation 32 bit ('pVols[2]', hestonEuro.cpp:129) and 'mux' operation 32 bit ('deviation', hestonEuro.cpp:123).
WARNING: [HLS 200-880] The II Violation in module 'sampleSIM_Pipeline_loop_path_loop_share' (loop 'loop_path_loop_share'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'fmul' operation 32 bit ('pVols[2]', hestonEuro.cpp:129) and 'mux' operation 32 bit ('deviation', hestonEuro.cpp:123).
WARNING: [HLS 200-880] The II Violation in module 'sampleSIM_Pipeline_loop_path_loop_share' (loop 'loop_path_loop_share'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 1) between 'fmul' operation 32 bit ('pVols[2]', hestonEuro.cpp:129) and 'mux' operation 32 bit ('deviation', hestonEuro.cpp:123).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 30, Depth = 56, loop 'loop_path_loop_share'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 330.320 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.sched.adb -f 
INFO-FLOW: Finish scheduling sampleSIM_Pipeline_loop_path_loop_share.
Execute       set_default_model sampleSIM_Pipeline_loop_path_loop_share 
Execute       bind -model sampleSIM_Pipeline_loop_path_loop_share 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 330.320 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.bind.adb -f 
INFO-FLOW: Finish binding sampleSIM_Pipeline_loop_path_loop_share.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sampleSIM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sampleSIM 
Execute       schedule -model sampleSIM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 340.492 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.sched.adb -f 
INFO-FLOW: Finish scheduling sampleSIM.
Execute       set_default_model sampleSIM 
Execute       bind -model sampleSIM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 340.492 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.bind.adb -f 
INFO-FLOW: Finish binding sampleSIM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model simulation 
Execute       schedule -model simulation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_o_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_o_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_o_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_o'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_e_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_e_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_e_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'mt_rng_mt_e'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 340.492 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.sched.adb -f 
INFO-FLOW: Finish scheduling simulation.
Execute       set_default_model simulation 
Execute       bind -model simulation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 340.492 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.bind.adb -f 
INFO-FLOW: Finish binding simulation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hestonEuro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hestonEuro 
Execute       schedule -model hestonEuro 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 340.492 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.sched.adb -f 
INFO-FLOW: Finish scheduling hestonEuro.
Execute       set_default_model hestonEuro 
Execute       bind -model hestonEuro 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 340.492 MB.
Execute       syn_report -verbosereport -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.bind.adb -f 
INFO-FLOW: Finish binding hestonEuro.
Execute       get_model_list hestonEuro -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess generic_fmax<float> 
Execute       rtl_gen_preprocess sin_or_cos<float> 
Execute       rtl_gen_preprocess sampleSIM_Pipeline_loop_path_loop_share 
Execute       rtl_gen_preprocess sampleSIM 
Execute       rtl_gen_preprocess simulation 
Execute       rtl_gen_preprocess hestonEuro 
INFO-FLOW: Model list for RTL generation: generic_fmax<float> sin_or_cos<float> sampleSIM_Pipeline_loop_path_loop_share sampleSIM simulation hestonEuro
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmax_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_fmax<float> -top_prefix hestonEuro_ -sub_prefix hestonEuro_ -mg_file /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmax_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 340.492 MB.
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_fmax<float> -style xilinx -f -lang vhdl -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/vhdl/hestonEuro_generic_fmax_float_s 
Execute       gen_rtl generic_fmax<float> -style xilinx -f -lang vlog -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/verilog/hestonEuro_generic_fmax_float_s 
Execute       syn_report -csynth -model generic_fmax<float> -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/generic_fmax_float_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model generic_fmax<float> -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/generic_fmax_float_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model generic_fmax<float> -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model generic_fmax<float> -f -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.adb 
Execute       db_write -model generic_fmax<float> -bindview -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_fmax<float> -p /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sin_or_cos<float> -top_prefix hestonEuro_ -sub_prefix hestonEuro_ -mg_file /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sin_or_cos_float_s' pipeline 'sin_or_cos<float>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23s_22ns_45_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_29ns_58_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_float_s'.
INFO: [RTMG 210-279] Implementing memory 'hestonEuro_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 340.492 MB.
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vhdl -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/vhdl/hestonEuro_sin_or_cos_float_s 
Execute       gen_rtl sin_or_cos<float> -style xilinx -f -lang vlog -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/verilog/hestonEuro_sin_or_cos_float_s 
Execute       syn_report -csynth -model sin_or_cos<float> -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/sin_or_cos_float_s_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model sin_or_cos<float> -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/sin_or_cos_float_s_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model sin_or_cos<float> -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model sin_or_cos<float> -f -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.adb 
Execute       db_write -model sin_or_cos<float> -bindview -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sin_or_cos<float> -p /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleSIM_Pipeline_loop_path_loop_share' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sampleSIM_Pipeline_loop_path_loop_share -top_prefix hestonEuro_ -sub_prefix hestonEuro_ -mg_file /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sampleSIM_Pipeline_loop_path_loop_share' pipeline 'loop_path_loop_share' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleSIM_Pipeline_loop_path_loop_share' is 5230 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleSIM_Pipeline_loop_path_loop_share'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 350.172 MB.
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute       gen_rtl sampleSIM_Pipeline_loop_path_loop_share -style xilinx -f -lang vhdl -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/vhdl/hestonEuro_sampleSIM_Pipeline_loop_path_loop_share 
Execute       gen_rtl sampleSIM_Pipeline_loop_path_loop_share -style xilinx -f -lang vlog -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/verilog/hestonEuro_sampleSIM_Pipeline_loop_path_loop_share 
Execute       syn_report -csynth -model sampleSIM_Pipeline_loop_path_loop_share -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/sampleSIM_Pipeline_loop_path_loop_share_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model sampleSIM_Pipeline_loop_path_loop_share -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/sampleSIM_Pipeline_loop_path_loop_share_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model sampleSIM_Pipeline_loop_path_loop_share -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model sampleSIM_Pipeline_loop_path_loop_share -f -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.adb 
Execute       db_write -model sampleSIM_Pipeline_loop_path_loop_share -bindview -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sampleSIM_Pipeline_loop_path_loop_share -p /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sampleSIM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sampleSIM -top_prefix hestonEuro_ -sub_prefix hestonEuro_ -mg_file /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'sampleSIM' is 7786 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sampleSIM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 374.613 MB.
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute       gen_rtl sampleSIM -style xilinx -f -lang vhdl -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/vhdl/hestonEuro_sampleSIM 
Execute       gen_rtl sampleSIM -style xilinx -f -lang vlog -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/verilog/hestonEuro_sampleSIM 
Execute       syn_report -csynth -model sampleSIM -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/sampleSIM_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model sampleSIM -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/sampleSIM_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model sampleSIM -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model sampleSIM -f -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.adb 
Execute       db_write -model sampleSIM -bindview -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sampleSIM -p /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model simulation -top_prefix hestonEuro_ -sub_prefix hestonEuro_ -mg_file /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulation'.
INFO: [RTMG 210-278] Implementing memory 'hestonEuro_simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 393.133 MB.
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute       gen_rtl simulation -style xilinx -f -lang vhdl -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/vhdl/hestonEuro_simulation 
Execute       gen_rtl simulation -style xilinx -f -lang vlog -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/verilog/hestonEuro_simulation 
Execute       syn_report -csynth -model simulation -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/simulation_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model simulation -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/simulation_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model simulation -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model simulation -f -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.adb 
Execute       db_write -model simulation -bindview -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info simulation -p /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hestonEuro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hestonEuro -top_prefix  -sub_prefix hestonEuro_ -mg_file /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/pCall' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/pPut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/expect_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/kappa' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/variance' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/correlation' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/timeT' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/freeRate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/volatility' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/initPrice' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hestonEuro/strikePrice' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hestonEuro' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pCall', 'pPut', 'expect_r', 'kappa', 'variance', 'correlation', 'timeT', 'freeRate', 'volatility', 'initPrice', 'strikePrice' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hestonEuro'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 394.746 MB.
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute       gen_rtl hestonEuro -istop -style xilinx -f -lang vhdl -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/vhdl/hestonEuro 
Execute       gen_rtl hestonEuro -istop -style xilinx -f -lang vlog -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/verilog/hestonEuro 
Execute       syn_report -csynth -model hestonEuro -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/hestonEuro_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model hestonEuro -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/hestonEuro_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model hestonEuro -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model hestonEuro -f -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.adb 
Execute       db_write -model hestonEuro -bindview -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hestonEuro -p /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro 
Execute       export_constraint_db -f -tool general -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.constraint.tcl 
Execute       syn_report -designview -model hestonEuro -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.design.xml 
Execute       syn_report -csynthDesign -model hestonEuro -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth.rpt -MHOut /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model hestonEuro -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model hestonEuro -o /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.protoinst 
Execute       sc_get_clocks hestonEuro 
Execute       sc_get_portdomain hestonEuro 
INFO-FLOW: Model list for RTL component generation: generic_fmax<float> sin_or_cos<float> sampleSIM_Pipeline_loop_path_loop_share sampleSIM simulation hestonEuro
INFO-FLOW: Handling components in module [generic_fmax_float_s] ... 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
INFO-FLOW: Handling components in module [sin_or_cos_float_s] ... 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
INFO-FLOW: Found component hestonEuro_mul_23s_22ns_45_1_1.
INFO-FLOW: Append model hestonEuro_mul_23s_22ns_45_1_1
INFO-FLOW: Found component hestonEuro_mul_30s_29ns_58_1_1.
INFO-FLOW: Append model hestonEuro_mul_30s_29ns_58_1_1
INFO-FLOW: Found component hestonEuro_mul_80s_24ns_80_1_1.
INFO-FLOW: Append model hestonEuro_mul_80s_24ns_80_1_1
INFO-FLOW: Found component hestonEuro_sparsemux_17_3_1_1_1.
INFO-FLOW: Append model hestonEuro_sparsemux_17_3_1_1_1
INFO-FLOW: Found component hestonEuro_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model hestonEuro_sparsemux_33_4_1_1_1
INFO-FLOW: Found component hestonEuro_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model hestonEuro_sparsemux_33_4_1_1_1
INFO-FLOW: Found component hestonEuro_mul_15ns_15ns_30_1_1.
INFO-FLOW: Append model hestonEuro_mul_15ns_15ns_30_1_1
INFO-FLOW: Found component hestonEuro_mul_15ns_15s_30_1_1.
INFO-FLOW: Append model hestonEuro_mul_15ns_15s_30_1_1
INFO-FLOW: Found component hestonEuro_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model hestonEuro_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: Handling components in module [sampleSIM_Pipeline_loop_path_loop_share] ... 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.compgen.tcl 
INFO-FLOW: Found component hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component hestonEuro_uitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model hestonEuro_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component hestonEuro_mux_4_2_32_1_1.
INFO-FLOW: Append model hestonEuro_mux_4_2_32_1_1
INFO-FLOW: Found component hestonEuro_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hestonEuro_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sampleSIM] ... 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.compgen.tcl 
INFO-FLOW: Found component hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1.
INFO-FLOW: Append model hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: Found component hestonEuro_flog_32ns_32ns_32_9_full_dsp_1.
INFO-FLOW: Append model hestonEuro_flog_32ns_32ns_32_9_full_dsp_1
INFO-FLOW: Found component hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Handling components in module [simulation] ... 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.compgen.tcl 
INFO-FLOW: Found component hestonEuro_mul_32s_32ns_32_1_1.
INFO-FLOW: Append model hestonEuro_mul_32s_32ns_32_1_1
INFO-FLOW: Found component hestonEuro_simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model hestonEuro_simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [hestonEuro] ... 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.tcl 
INFO-FLOW: Found component hestonEuro_gmem_m_axi.
INFO-FLOW: Append model hestonEuro_gmem_m_axi
INFO-FLOW: Found component hestonEuro_control_s_axi.
INFO-FLOW: Append model hestonEuro_control_s_axi
INFO-FLOW: Append model generic_fmax_float_s
INFO-FLOW: Append model sin_or_cos_float_s
INFO-FLOW: Append model sampleSIM_Pipeline_loop_path_loop_share
INFO-FLOW: Append model sampleSIM
INFO-FLOW: Append model simulation
INFO-FLOW: Append model hestonEuro
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hestonEuro_mul_23s_22ns_45_1_1 hestonEuro_mul_30s_29ns_58_1_1 hestonEuro_mul_80s_24ns_80_1_1 hestonEuro_sparsemux_17_3_1_1_1 hestonEuro_sparsemux_33_4_1_1_1 hestonEuro_sparsemux_33_4_1_1_1 hestonEuro_mul_15ns_15ns_30_1_1 hestonEuro_mul_15ns_15s_30_1_1 hestonEuro_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1 hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1 hestonEuro_uitofp_32ns_32_4_no_dsp_1 hestonEuro_mux_4_2_32_1_1 hestonEuro_flow_control_loop_pipe_sequential_init hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1 hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1 hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1 hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1 hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1 hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1 hestonEuro_flog_32ns_32ns_32_9_full_dsp_1 hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1 hestonEuro_mul_32s_32ns_32_1_1 hestonEuro_simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W hestonEuro_gmem_m_axi hestonEuro_control_s_axi generic_fmax_float_s sin_or_cos_float_s sampleSIM_Pipeline_loop_path_loop_share sampleSIM simulation hestonEuro
INFO-FLOW: Generating /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model hestonEuro_mul_23s_22ns_45_1_1
INFO-FLOW: To file: write model hestonEuro_mul_30s_29ns_58_1_1
INFO-FLOW: To file: write model hestonEuro_mul_80s_24ns_80_1_1
INFO-FLOW: To file: write model hestonEuro_sparsemux_17_3_1_1_1
INFO-FLOW: To file: write model hestonEuro_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model hestonEuro_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model hestonEuro_mul_15ns_15ns_30_1_1
INFO-FLOW: To file: write model hestonEuro_mul_15ns_15s_30_1_1
INFO-FLOW: To file: write model hestonEuro_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model hestonEuro_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model hestonEuro_mux_4_2_32_1_1
INFO-FLOW: To file: write model hestonEuro_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1
INFO-FLOW: To file: write model hestonEuro_flog_32ns_32ns_32_9_full_dsp_1
INFO-FLOW: To file: write model hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model hestonEuro_mul_32s_32ns_32_1_1
INFO-FLOW: To file: write model hestonEuro_simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model hestonEuro_gmem_m_axi
INFO-FLOW: To file: write model hestonEuro_control_s_axi
INFO-FLOW: To file: write model generic_fmax_float_s
INFO-FLOW: To file: write model sin_or_cos_float_s
INFO-FLOW: To file: write model sampleSIM_Pipeline_loop_path_loop_share
INFO-FLOW: To file: write model sampleSIM
INFO-FLOW: To file: write model simulation
INFO-FLOW: To file: write model hestonEuro
INFO-FLOW: Generating /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/vlog' tclDir='/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db' modelList='hestonEuro_mul_23s_22ns_45_1_1
hestonEuro_mul_30s_29ns_58_1_1
hestonEuro_mul_80s_24ns_80_1_1
hestonEuro_sparsemux_17_3_1_1_1
hestonEuro_sparsemux_33_4_1_1_1
hestonEuro_sparsemux_33_4_1_1_1
hestonEuro_mul_15ns_15ns_30_1_1
hestonEuro_mul_15ns_15s_30_1_1
hestonEuro_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R
hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_uitofp_32ns_32_4_no_dsp_1
hestonEuro_mux_4_2_32_1_1
hestonEuro_flow_control_loop_pipe_sequential_init
hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1
hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1
hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1
hestonEuro_flog_32ns_32ns_32_9_full_dsp_1
hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1
hestonEuro_mul_32s_32ns_32_1_1
hestonEuro_simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W
hestonEuro_gmem_m_axi
hestonEuro_control_s_axi
generic_fmax_float_s
sin_or_cos_float_s
sampleSIM_Pipeline_loop_path_loop_share
sampleSIM
simulation
hestonEuro
' expOnly='0'
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.compgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.compgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.compgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.compgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 397.801 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='hestonEuro_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name generic_fmax_float_s
INFO-FLOW: No bind nodes found for module_name hestonEuro
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='hestonEuro_mul_23s_22ns_45_1_1
hestonEuro_mul_30s_29ns_58_1_1
hestonEuro_mul_80s_24ns_80_1_1
hestonEuro_sparsemux_17_3_1_1_1
hestonEuro_sparsemux_33_4_1_1_1
hestonEuro_sparsemux_33_4_1_1_1
hestonEuro_mul_15ns_15ns_30_1_1
hestonEuro_mul_15ns_15s_30_1_1
hestonEuro_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R
hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_uitofp_32ns_32_4_no_dsp_1
hestonEuro_mux_4_2_32_1_1
hestonEuro_flow_control_loop_pipe_sequential_init
hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1
hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1
hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1
hestonEuro_flog_32ns_32ns_32_9_full_dsp_1
hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1
hestonEuro_mul_32s_32ns_32_1_1
hestonEuro_simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W
hestonEuro_gmem_m_axi
hestonEuro_control_s_axi
generic_fmax_float_s
sin_or_cos_float_s
sampleSIM_Pipeline_loop_path_loop_share
sampleSIM
simulation
hestonEuro
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.dataonly.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.dataonly.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.dataonly.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.tbgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.tbgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.tbgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.tbgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.tbgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.constraint.tcl 
Execute       sc_get_clocks hestonEuro 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_flog_32ns_32ns_32_9_full_dsp_1_ip.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute       source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST hestonEuro MODULE2INSTS {hestonEuro hestonEuro simulation grp_simulation_fu_206 sampleSIM grp_sampleSIM_fu_274 generic_fmax_float_s {grp_generic_fmax_float_s_fu_2405 grp_generic_fmax_float_s_fu_2146} sampleSIM_Pipeline_loop_path_loop_share grp_sampleSIM_Pipeline_loop_path_loop_share_fu_2411 sin_or_cos_float_s grp_sin_or_cos_float_s_fu_2130} INST2MODULE {hestonEuro hestonEuro grp_simulation_fu_206 simulation grp_sampleSIM_fu_274 sampleSIM grp_generic_fmax_float_s_fu_2405 generic_fmax_float_s grp_sampleSIM_Pipeline_loop_path_loop_share_fu_2411 sampleSIM_Pipeline_loop_path_loop_share grp_sin_or_cos_float_s_fu_2130 sin_or_cos_float_s grp_generic_fmax_float_s_fu_2146 generic_fmax_float_s} INSTDATA {hestonEuro {DEPTH 1 CHILDREN grp_simulation_fu_206} grp_simulation_fu_206 {DEPTH 2 CHILDREN grp_sampleSIM_fu_274} grp_sampleSIM_fu_274 {DEPTH 3 CHILDREN {grp_generic_fmax_float_s_fu_2405 grp_sampleSIM_Pipeline_loop_path_loop_share_fu_2411}} grp_generic_fmax_float_s_fu_2405 {DEPTH 4 CHILDREN {}} grp_sampleSIM_Pipeline_loop_path_loop_share_fu_2411 {DEPTH 4 CHILDREN {grp_sin_or_cos_float_s_fu_2130 grp_generic_fmax_float_s_fu_2146}} grp_sin_or_cos_float_s_fu_2130 {DEPTH 5 CHILDREN {}} grp_generic_fmax_float_s_fu_2146 {DEPTH 5 CHILDREN {}}} MODULEDATA {sin_or_cos_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ex_fu_504_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454 VARIABLE Ex LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_330_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376 VARIABLE add_ln376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_80s_24ns_80_1_1_U4 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468 VARIABLE h LOOP {} BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Mx_bits_1_fu_433_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492 VARIABLE Mx_bits_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Ex_1_fu_543_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505 VARIABLE Ex_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_557_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506 VARIABLE sub_ln506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15ns_30_1_1_U8 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:23 VARIABLE mul_ln23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23s_22ns_45_1_1_U2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:29 VARIABLE mul_ln29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15s_30_1_1_U9 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:30 VARIABLE mul_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30s_29ns_58_1_1_U3 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:32 VARIABLE mul_ln32 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_1126_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:290 VARIABLE add_ln290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_1150_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:300 VARIABLE add_ln300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME newexp_fu_1160_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:300 VARIABLE newexp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME ref_4oPi_table_100_U SOURCE {} VARIABLE ref_4oPi_table_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {100 13 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_cos_K0_U SOURCE {} VARIABLE second_order_float_sin_cos_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {30 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_cos_K1_U SOURCE {} VARIABLE second_order_float_sin_cos_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {23 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_cos_K2_U SOURCE {} VARIABLE second_order_float_sin_cos_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 13 BRAM 0 URAM 0}} sampleSIM_Pipeline_loop_path_loop_share {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_2820_p2 SOURCE hestonEuro.cpp:115 VARIABLE add_ln115 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_133_fu_2854_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_133 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_2866_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_135_fu_2880_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_135 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_2896_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_136_fu_2910_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_136 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_2_fu_2926_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_2 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:124 VARIABLE sub3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:124 VARIABLE add LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:126 VARIABLE mul7 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:126 VARIABLE sub4 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:127 VARIABLE add4 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:127 VARIABLE add5 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_163_fu_2984_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_163 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_3_fu_2996_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_164_fu_3010_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_164 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_4_fu_3026_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_4 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_166_fu_3040_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_166 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_5_fu_3056_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_5 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_167_fu_3090_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_167 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_6_fu_3102_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_6 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_169_fu_3116_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_169 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_7_fu_3132_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_7 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_173_fu_3146_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_173 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_8_fu_3162_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_8 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_175_fu_3196_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_175 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_9_fu_3208_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_9 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_176_fu_3222_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_176 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_10_fu_3238_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_10 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_178_fu_3252_p2 SOURCE common/RNG.cpp:126 VARIABLE tmp_178 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_11_fu_3268_p2 SOURCE common/RNG.cpp:127 VARIABLE add_ln127_11 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:124 VARIABLE vols_0_11 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:126 VARIABLE stockPrice_0_11 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:124 VARIABLE sub94_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:124 VARIABLE mul100_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:124 VARIABLE add_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:124 VARIABLE vols_0_10 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:126 VARIABLE mul110_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:126 VARIABLE sub111_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:127 VARIABLE add119_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:127 VARIABLE mul124_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:127 VARIABLE add125_1 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:126 VARIABLE stockPrice_0_10 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:124 VARIABLE sub94_2 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:124 VARIABLE mul100_2 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:124 VARIABLE add_2 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:124 VARIABLE vols_0_9 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:126 VARIABLE mul110_2 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:126 VARIABLE sub111_2 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:127 VARIABLE add119_2 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:127 VARIABLE add125_2 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:126 VARIABLE stockPrice_0_9 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE common/RNG.cpp:147 VARIABLE mul7_i_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:124 VARIABLE sub94_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:124 VARIABLE mul100_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:124 VARIABLE add_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:124 VARIABLE vols_0_8 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:126 VARIABLE mul110_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:126 VARIABLE sub111_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:127 VARIABLE mul118_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U25 SOURCE hestonEuro.cpp:127 VARIABLE add119_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U28 SOURCE hestonEuro.cpp:127 VARIABLE mul124_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:127 VARIABLE add125_3 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U24 SOURCE hestonEuro.cpp:126 VARIABLE stockPrice_0_8 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_6222_p2 SOURCE hestonEuro.cpp:117 VARIABLE add_ln117 LOOP loop_path_loop_share BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 20 BRAM 0 URAM 0}} sampleSIM {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:72 VARIABLE Dt LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U227 SOURCE hestonEuro.cpp:77 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 8 OPTYPE flog PRAGMA {} RTLNAME flog_32ns_32ns_32_9_full_dsp_1_U230 SOURCE hestonEuro.cpp:77 VARIABLE logPrice LOOP {} BUNDLEDNAME {} DSP 13 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op flog}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:78 VARIABLE volInit LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_2951_p2 SOURCE hestonEuro.cpp:103 VARIABLE add_ln103 LOOP loop_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:74 VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME flog_32ns_32ns_32_9_full_dsp_1_U230 SOURCE hestonEuro.cpp:74 VARIABLE x_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 7 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U229 SOURCE hestonEuro.cpp:74 VARIABLE ratio2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:76 VARIABLE mul2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_8_no_dsp_1_U229 SOURCE hestonEuro.cpp:75 VARIABLE ratio3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U226 SOURCE hestonEuro.cpp:76 VARIABLE ratio4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_3684_p2 SOURCE hestonEuro.cpp:113 VARIABLE j_2 LOOP loop_main BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:135 VARIABLE add_ln135 LOOP loop_sum BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U231 SOURCE hestonEuro.cpp:140 VARIABLE tmp_14 LOOP loop_sum BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:140 VARIABLE payoff LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:143 VARIABLE add3 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:147 VARIABLE sub2 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U231 SOURCE hestonEuro.cpp:140 VARIABLE tmp_15 LOOP loop_sum BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:140 VARIABLE payoff_1 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:143 VARIABLE add171_1 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:147 VARIABLE sub174_1 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U231 SOURCE hestonEuro.cpp:140 VARIABLE tmp_16 LOOP loop_sum BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:140 VARIABLE payoff_2 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:143 VARIABLE add171_2 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:147 VARIABLE sub174_2 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U231 SOURCE hestonEuro.cpp:140 VARIABLE tmp_17 LOOP loop_sum BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:140 VARIABLE payoff_3 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:143 VARIABLE add171_3 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:147 VARIABLE sub174_3 LOOP loop_sum BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:73 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U231 SOURCE hestonEuro.cpp:73 VARIABLE tmp_13 LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:73 VARIABLE ratio1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:158 VARIABLE fCall LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U224 SOURCE hestonEuro.cpp:159 VARIABLE fPut LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:158 VARIABLE fCall_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U224 SOURCE hestonEuro.cpp:159 VARIABLE fPut_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:158 VARIABLE fCall_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U224 SOURCE hestonEuro.cpp:159 VARIABLE fPut_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U223 SOURCE hestonEuro.cpp:158 VARIABLE fCall_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U224 SOURCE hestonEuro.cpp:159 VARIABLE fPut_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:161 VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:161 VARIABLE div1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:161 VARIABLE div2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U225 SOURCE hestonEuro.cpp:161 VARIABLE call LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U226 SOURCE hestonEuro.cpp:162 VARIABLE mul4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U226 SOURCE hestonEuro.cpp:162 VARIABLE div4 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U226 SOURCE hestonEuro.cpp:162 VARIABLE div5 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U226 SOURCE hestonEuro.cpp:162 VARIABLE put LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}}} AREA {DSP 50 BRAM 0 URAM 0}} simulation {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME mt_rng_mt_e_U SOURCE hestonEuro.cpp:54 VARIABLE mt_rng_mt_e LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME mt_rng_mt_e_1_U SOURCE hestonEuro.cpp:54 VARIABLE mt_rng_mt_e_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME mt_rng_mt_e_2_U SOURCE hestonEuro.cpp:54 VARIABLE mt_rng_mt_e_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME mt_rng_mt_e_3_U SOURCE hestonEuro.cpp:54 VARIABLE mt_rng_mt_e_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME mt_rng_mt_o_U SOURCE hestonEuro.cpp:54 VARIABLE mt_rng_mt_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME mt_rng_mt_o_1_U SOURCE hestonEuro.cpp:54 VARIABLE mt_rng_mt_o_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME mt_rng_mt_o_2_U SOURCE hestonEuro.cpp:54 VARIABLE mt_rng_mt_o_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME mt_rng_mt_o_3_U SOURCE hestonEuro.cpp:54 VARIABLE mt_rng_mt_o_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 312 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_357_p2 SOURCE common/RNG.cpp:64 VARIABLE add_ln64 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U261 SOURCE common/RNG.cpp:70 VARIABLE mul_ln70 LOOP loop_seed_init BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_430_p2 SOURCE common/RNG.cpp:70 VARIABLE add_ln70 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_606_p2 SOURCE common/RNG.cpp:72 VARIABLE add_ln72 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U261 SOURCE common/RNG.cpp:72 VARIABLE mul_ln72 LOOP loop_seed_init BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_1_fu_615_p2 SOURCE common/RNG.cpp:72 VARIABLE add_ln72_1 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U262 SOURCE common/RNG.cpp:70 VARIABLE mul_ln70_1 LOOP loop_seed_init BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_478_p2 SOURCE common/RNG.cpp:70 VARIABLE add_ln70_1 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U262 SOURCE common/RNG.cpp:72 VARIABLE mul_ln72_1 LOOP loop_seed_init BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_2_fu_621_p2 SOURCE common/RNG.cpp:72 VARIABLE add_ln72_2 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U263 SOURCE common/RNG.cpp:70 VARIABLE mul_ln70_2 LOOP loop_seed_init BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_2_fu_526_p2 SOURCE common/RNG.cpp:70 VARIABLE add_ln70_2 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U263 SOURCE common/RNG.cpp:72 VARIABLE mul_ln72_2 LOOP loop_seed_init BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_3_fu_627_p2 SOURCE common/RNG.cpp:72 VARIABLE add_ln72_3 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U264 SOURCE common/RNG.cpp:70 VARIABLE mul_ln70_3 LOOP loop_seed_init BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_3_fu_574_p2 SOURCE common/RNG.cpp:70 VARIABLE add_ln70_3 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U264 SOURCE common/RNG.cpp:72 VARIABLE mul_ln72_3 LOOP loop_seed_init BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_4_fu_633_p2 SOURCE common/RNG.cpp:72 VARIABLE add_ln72_4 LOOP loop_seed_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 62 BRAM 16 URAM 0}} generic_fmax_float_s {AREA {DSP 0 BRAM 0 URAM 0}} hestonEuro {AREA {DSP 62 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 408.691 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hestonEuro.
INFO: [VLOG 209-307] Generating Verilog RTL for hestonEuro.
Execute       syn_report -model hestonEuro -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.79 MHz
Command     autosyn done; 2.62 sec.
Command   csynth_design done; 13.72 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.21 seconds. CPU system time: 2.24 seconds. Elapsed time: 13.72 seconds; current allocated memory: 189.824 MB.
Execute   export_design -rtl verilog -format ip_catalog -output ./export_ip 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output ./export_ip 
Execute     config_export -format=ip_catalog -output=./export_ip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=hestonEuro xml_exists=0
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to hestonEuro
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=35 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='hestonEuro_mul_23s_22ns_45_1_1
hestonEuro_mul_30s_29ns_58_1_1
hestonEuro_mul_80s_24ns_80_1_1
hestonEuro_sparsemux_17_3_1_1_1
hestonEuro_sparsemux_33_4_1_1_1
hestonEuro_sparsemux_33_4_1_1_1
hestonEuro_mul_15ns_15ns_30_1_1
hestonEuro_mul_15ns_15s_30_1_1
hestonEuro_sin_or_cos_float_s_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R
hestonEuro_sin_or_cos_float_s_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R
hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_uitofp_32ns_32_4_no_dsp_1
hestonEuro_mux_4_2_32_1_1
hestonEuro_flow_control_loop_pipe_sequential_init
hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1
hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1
hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1
hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1
hestonEuro_flog_32ns_32ns_32_9_full_dsp_1
hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1
hestonEuro_mul_32s_32ns_32_1_1
hestonEuro_simulation_mt_rng_mt_e_RAM_1WNR_AUTO_1R1W
hestonEuro_gmem_m_axi
hestonEuro_control_s_axi
generic_fmax_float_s
sin_or_cos_float_s
sampleSIM_Pipeline_loop_path_loop_share
sampleSIM
simulation
hestonEuro
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.dataonly.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.dataonly.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.dataonly.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/generic_fmax_float_s.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sin_or_cos_float_s.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM_Pipeline_loop_path_loop_share.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/sampleSIM.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/simulation.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.constraint.tcl 
Execute     sc_get_clocks hestonEuro 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_flog_32ns_32ns_32_9_full_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/misc/hestonEuro_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to hestonEuro
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.dataonly.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.compgen.dataonly.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=hestonEuro
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.rtl_wrap.cfg.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.constraint.tcl 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/hestonEuro.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/jbonfigs/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/jbonfigs/EECE5698_FinalProject/hestonEuro_hls/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s export_ip.zip 
INFO: [HLS 200-802] Generated output file export_ip.zip
Command   export_design done; 18.08 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.88 seconds. CPU system time: 0.64 seconds. Elapsed time: 18.08 seconds; current allocated memory: 5.156 MB.
Execute   cleanup_all 
