Analysis & Synthesis report for clock
Fri Jun 03 19:04:29 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Failed - Fri Jun 03 19:04:29 2022            ;
; Quartus II Version            ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                 ; clock                                        ;
; Top-level Entity Name         ; clock                                        ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A until Partition Merge                    ;
;     Combinational ALUTs       ; N/A until Partition Merge                    ;
;     Dedicated logic registers ; N/A until Partition Merge                    ;
; Total registers               ; N/A until Partition Merge                    ;
; Total pins                    ; N/A until Partition Merge                    ;
; Total virtual pins            ; N/A until Partition Merge                    ;
; Total block memory bits       ; N/A until Partition Merge                    ;
; DSP block 9-bit elements      ; N/A until Partition Merge                    ;
; Total PLLs                    ; N/A until Partition Merge                    ;
; Total DLLs                    ; N/A until Partition Merge                    ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                        ; clock              ; clock              ;
; Family name                                                  ; Stratix II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                ; Full               ;                    ;
; Resynthesis Optimization Effort                              ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                     ; Normal             ;                    ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 03 19:04:28 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock
Info: Found 2 design units, including 1 entities, in source file ../judge/judge.vhd
    Info: Found design unit 1: judge-arc
    Info: Found entity 1: judge
Info: Found 2 design units, including 1 entities, in source file ../judge_seven/judge_seven.vhd
    Info: Found design unit 1: judge_seven-arc
    Info: Found entity 1: judge_seven
Warning: Can't analyze file -- file D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/divide/divide.vhd is missing
Info: Found 2 design units, including 1 entities, in source file ../ring_bell/ring_bell.vhd
    Info: Found design unit 1: ring_bell-arc
    Info: Found entity 1: ring_bell
Info: Found 2 design units, including 1 entities, in source file ../display/display.vhd
    Info: Found design unit 1: display-arc
    Info: Found entity 1: display
Info: Found 2 design units, including 1 entities, in source file ../two_four_trans/two_four_trans.vhd
    Info: Found design unit 1: two_four_trans-arc
    Info: Found entity 1: two_four_trans
Info: Found 2 design units, including 1 entities, in source file ../count_60/count_60.vhd
    Info: Found design unit 1: count_60-arc
    Info: Found entity 1: count_60
Info: Found 2 design units, including 1 entities, in source file ../count_24/count_24.vhd
    Info: Found design unit 1: count_24-arc
    Info: Found entity 1: count_24
Info: Found 2 design units, including 1 entities, in source file clock.vhd
    Info: Found design unit 1: clock-art
    Info: Found entity 1: clock
Info: Found 1 design units, including 1 entities, in source file Block1.bdf
    Info: Found entity 1: Block1
Info: Elaborating entity "clock" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at clock.vhd(12): used implicit default value for signal "setled" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "divide" for hierarchy "divide:u1"
Error: Can't find an inherited or default value for parameter "WIDTH_N" -- specify a parameter value File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 29
Error: Can't find an inherited or default value for parameter "WIDTH_D" -- specify a parameter value File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 30
Error: Can't find an inherited or default value for parameter "WIDTH_Q" -- specify a parameter value File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 31
Error: Can't find an inherited or default value for parameter "WIDTH_R" -- specify a parameter value File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 32
Error: Symbolic name "WIDTH_Q" is used but not defined File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 50
Error: Symbolic name "WIDTH_N" is used but not defined File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 59
Warning: Constant or parameter "WIDTH_D" is used but not defined -- interpreted constant or parameter as quoted string
Warning: Constant or parameter "WIDTH_D" is used but not defined -- interpreted constant or parameter as quoted string
Error: Arithmetic expression cannot contain quoted string "WIDTH_D" File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 57
Error: Symbolic name "WIDTH_D" is used but not defined File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 61
Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 78
Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 78
Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 79
Error: Symbolic name "WIDTH_R" is used but not defined File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 79
Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 79
Error: Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative File: d:/quartusii/quartus/libraries/megafunctions/alt_u_div.inc Line: 10
Error: Assertion error: Values of WIDTH_N (0), WIDTH_D (0), WIDTH_Q (0), WIDTH_R (0), and WIDTH_D_MIN (1) parameters must be greater than 0 File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 95
Error: Text Design File contains "RemainderSize" item, but must contain state name, node, constant, or parameter File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 100
Error: Assertion error: Illegal value for WIDTH_D_MIN parameter (1) -- value must be in the range 1 to MIN (WIDTH_N, WIDTH_D) File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 100
Error: Arithmetic expression cannot compare a number to a quoted string File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 110
Error: Assertion error: Illegal value for WIDTH_R parameter (0) -- value must equal MIN (WIDTH_N, WIDTH_D) File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 110
Error: Assertion error: Illegal value for PIPELINE_DELAY parameter (0) -- value must be in the range 0 to WIDTH_Q - 1 File: d:/quartusii/quartus/libraries/megafunctions/divide.tdf Line: 125
Error: Can't elaborate user hierarchy "divide:u1" File: D:/学习用文档/数字逻辑课程设计/最终项目/project1/project/clock/clock.vhd Line: 80
Error: Quartus II Analysis & Synthesis was unsuccessful. 21 errors, 4 warnings
    Error: Peak virtual memory: 244 megabytes
    Error: Processing ended: Fri Jun 03 19:04:29 2022
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:00


