module lab5 #(
	parameter which_clock = 25
	)
	(
	output logic [2:0] LEDR
	,input logic [1:0] SW
	,input logic KEY
	,input logic CLOCK_50
	);
	
	logic [31:0] clk;
	clock_divider cdiv(.clock(CLOCK_50), .divided_clocks(clk));
	
endmodule
	
// divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
// HARDWARE ONLY - not to be used in simulation
module clock_divider (
  input   logic        clock
  ,output logic [31:0] divided_clocks
  );

  initial begin
    divided_clocks = '0;
  end

  always_ff @(posedge clock) begin
    divided_clocks <= divided_clocks + 'd1;
  end

endmodule