
Pulse_Counter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003148  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08003208  08003208  00013208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080032a4  080032a4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080032a4  080032a4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080032a4  080032a4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080032a4  080032a4  000132a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080032a8  080032a8  000132a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080032ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  2000000c  080032b8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001cc  080032b8  000201cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc23  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b47  00000000  00000000  0002cc57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  0002e7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b00  00000000  00000000  0002f348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ff6d  00000000  00000000  0002fe48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dad9  00000000  00000000  0003fdb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00062ebf  00000000  00000000  0004d88e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b074d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a90  00000000  00000000  000b07a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031f0 	.word	0x080031f0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080031f0 	.word	0x080031f0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000230:	b590      	push	{r4, r7, lr}
 8000232:	b087      	sub	sp, #28
 8000234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t Counter1=0;
 8000236:	2316      	movs	r3, #22
 8000238:	18fb      	adds	r3, r7, r3
 800023a:	2200      	movs	r2, #0
 800023c:	801a      	strh	r2, [r3, #0]
	uint16_t Counter2=0;
 800023e:	2314      	movs	r3, #20
 8000240:	18fb      	adds	r3, r7, r3
 8000242:	2200      	movs	r2, #0
 8000244:	801a      	strh	r2, [r3, #0]
	uint16_t temp1=0;
 8000246:	2312      	movs	r3, #18
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	2200      	movs	r2, #0
 800024c:	801a      	strh	r2, [r3, #0]
	uint16_t temp2=0;
 800024e:	2310      	movs	r3, #16
 8000250:	18fb      	adds	r3, r7, r3
 8000252:	2200      	movs	r2, #0
 8000254:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000256:	f000 fc69 	bl	8000b2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025a:	f000 f8fd 	bl	8000458 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025e:	f000 fa6f 	bl	8000740 <MX_GPIO_Init>
  MX_DMA_Init();
 8000262:	f000 fa47 	bl	80006f4 <MX_DMA_Init>
  MX_TIM3_Init();
 8000266:	f000 f9b7 	bl	80005d8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800026a:	f000 fa13 	bl	8000694 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800026e:	f000 f953 	bl	8000518 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8000272:	4b71      	ldr	r3, [pc, #452]	; (8000438 <main+0x208>)
 8000274:	0018      	movs	r0, r3
 8000276:	f001 fe61 	bl	8001f3c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 800027a:	4b70      	ldr	r3, [pc, #448]	; (800043c <main+0x20c>)
 800027c:	0018      	movs	r0, r3
 800027e:	f001 fe5d 	bl	8001f3c <HAL_TIM_Base_Start>
  HAL_UART_Receive_DMA(&huart1, string_recive, 6);
 8000282:	0039      	movs	r1, r7
 8000284:	4b6e      	ldr	r3, [pc, #440]	; (8000440 <main+0x210>)
 8000286:	2206      	movs	r2, #6
 8000288:	0018      	movs	r0, r3
 800028a:	f002 f99f 	bl	80025cc <HAL_UART_Receive_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Counter1 = __HAL_TIM_GET_COUNTER(&htim3);
 800028e:	4b6a      	ldr	r3, [pc, #424]	; (8000438 <main+0x208>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000294:	2116      	movs	r1, #22
 8000296:	187b      	adds	r3, r7, r1
 8000298:	801a      	strh	r2, [r3, #0]
	  Counter2 = __HAL_TIM_GET_COUNTER(&htim1);
 800029a:	4b68      	ldr	r3, [pc, #416]	; (800043c <main+0x20c>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002a0:	2314      	movs	r3, #20
 80002a2:	18fb      	adds	r3, r7, r3
 80002a4:	801a      	strh	r2, [r3, #0]
	  if(Counter1 != temp1)
 80002a6:	187a      	adds	r2, r7, r1
 80002a8:	2312      	movs	r3, #18
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	8812      	ldrh	r2, [r2, #0]
 80002ae:	881b      	ldrh	r3, [r3, #0]
 80002b0:	429a      	cmp	r2, r3
 80002b2:	d052      	beq.n	800035a <main+0x12a>
	  {
		  while(temp1 != Counter1)
 80002b4:	e00f      	b.n	80002d6 <main+0xa6>
		  {
			  Counter1 = __HAL_TIM_GET_COUNTER(&htim3);
 80002b6:	4b60      	ldr	r3, [pc, #384]	; (8000438 <main+0x208>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002bc:	2416      	movs	r4, #22
 80002be:	193b      	adds	r3, r7, r4
 80002c0:	801a      	strh	r2, [r3, #0]
			  HAL_Delay(500);
 80002c2:	23fa      	movs	r3, #250	; 0xfa
 80002c4:	005b      	lsls	r3, r3, #1
 80002c6:	0018      	movs	r0, r3
 80002c8:	f000 fc94 	bl	8000bf4 <HAL_Delay>
			  temp1 = Counter1;
 80002cc:	2312      	movs	r3, #18
 80002ce:	18fb      	adds	r3, r7, r3
 80002d0:	193a      	adds	r2, r7, r4
 80002d2:	8812      	ldrh	r2, [r2, #0]
 80002d4:	801a      	strh	r2, [r3, #0]
		  while(temp1 != Counter1)
 80002d6:	2312      	movs	r3, #18
 80002d8:	18fa      	adds	r2, r7, r3
 80002da:	2116      	movs	r1, #22
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	8812      	ldrh	r2, [r2, #0]
 80002e0:	881b      	ldrh	r3, [r3, #0]
 80002e2:	429a      	cmp	r2, r3
 80002e4:	d1e7      	bne.n	80002b6 <main+0x86>
		  }
		  itoa(Counter1,string,10);
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	881b      	ldrh	r3, [r3, #0]
 80002ea:	2208      	movs	r2, #8
 80002ec:	18b9      	adds	r1, r7, r2
 80002ee:	220a      	movs	r2, #10
 80002f0:	0018      	movs	r0, r3
 80002f2:	f002 ff31 	bl	8003158 <itoa>
		  HAL_UART_Transmit(&huart1, "Chanel 1 count :" , 16, HAL_MAX_DELAY);
 80002f6:	2301      	movs	r3, #1
 80002f8:	425b      	negs	r3, r3
 80002fa:	4952      	ldr	r1, [pc, #328]	; (8000444 <main+0x214>)
 80002fc:	4850      	ldr	r0, [pc, #320]	; (8000440 <main+0x210>)
 80002fe:	2210      	movs	r2, #16
 8000300:	f002 f8c4 	bl	800248c <HAL_UART_Transmit>
		  if(HAL_GPIO_ReadPin(CH1_Direction_GPIO_Port, CH1_Direction_Pin))
 8000304:	2390      	movs	r3, #144	; 0x90
 8000306:	05db      	lsls	r3, r3, #23
 8000308:	2120      	movs	r1, #32
 800030a:	0018      	movs	r0, r3
 800030c:	f001 f87c 	bl	8001408 <HAL_GPIO_ReadPin>
 8000310:	1e03      	subs	r3, r0, #0
 8000312:	d007      	beq.n	8000324 <main+0xf4>
		  {
			  HAL_UART_Transmit(&huart1, "--->  ", strlen("--->  "), HAL_MAX_DELAY);
 8000314:	2301      	movs	r3, #1
 8000316:	425b      	negs	r3, r3
 8000318:	494b      	ldr	r1, [pc, #300]	; (8000448 <main+0x218>)
 800031a:	4849      	ldr	r0, [pc, #292]	; (8000440 <main+0x210>)
 800031c:	2206      	movs	r2, #6
 800031e:	f002 f8b5 	bl	800248c <HAL_UART_Transmit>
 8000322:	e006      	b.n	8000332 <main+0x102>
		  }
		  else
		  {
			  HAL_UART_Transmit(&huart1, "<---  ", strlen("--->  "), HAL_MAX_DELAY);
 8000324:	2301      	movs	r3, #1
 8000326:	425b      	negs	r3, r3
 8000328:	4948      	ldr	r1, [pc, #288]	; (800044c <main+0x21c>)
 800032a:	4845      	ldr	r0, [pc, #276]	; (8000440 <main+0x210>)
 800032c:	2206      	movs	r2, #6
 800032e:	f002 f8ad 	bl	800248c <HAL_UART_Transmit>
		  }
		  HAL_UART_Transmit(&huart1, string , strlen(string), HAL_MAX_DELAY);
 8000332:	2408      	movs	r4, #8
 8000334:	193b      	adds	r3, r7, r4
 8000336:	0018      	movs	r0, r3
 8000338:	f7ff fee6 	bl	8000108 <strlen>
 800033c:	0003      	movs	r3, r0
 800033e:	b29a      	uxth	r2, r3
 8000340:	2301      	movs	r3, #1
 8000342:	425b      	negs	r3, r3
 8000344:	1939      	adds	r1, r7, r4
 8000346:	483e      	ldr	r0, [pc, #248]	; (8000440 <main+0x210>)
 8000348:	f002 f8a0 	bl	800248c <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, "\n\r" , strlen("\n\r"), HAL_MAX_DELAY);
 800034c:	2301      	movs	r3, #1
 800034e:	425b      	negs	r3, r3
 8000350:	493f      	ldr	r1, [pc, #252]	; (8000450 <main+0x220>)
 8000352:	483b      	ldr	r0, [pc, #236]	; (8000440 <main+0x210>)
 8000354:	2202      	movs	r2, #2
 8000356:	f002 f899 	bl	800248c <HAL_UART_Transmit>

	  }

	  if(Counter2 != temp2)
 800035a:	2314      	movs	r3, #20
 800035c:	18fa      	adds	r2, r7, r3
 800035e:	2310      	movs	r3, #16
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	8812      	ldrh	r2, [r2, #0]
 8000364:	881b      	ldrh	r3, [r3, #0]
 8000366:	429a      	cmp	r2, r3
 8000368:	d091      	beq.n	800028e <main+0x5e>
	  {
		  while(temp2 != Counter2)
 800036a:	e00f      	b.n	800038c <main+0x15c>
		  {
			  Counter2 = __HAL_TIM_GET_COUNTER(&htim1);
 800036c:	4b33      	ldr	r3, [pc, #204]	; (800043c <main+0x20c>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000372:	2414      	movs	r4, #20
 8000374:	193b      	adds	r3, r7, r4
 8000376:	801a      	strh	r2, [r3, #0]
			  HAL_Delay(500);
 8000378:	23fa      	movs	r3, #250	; 0xfa
 800037a:	005b      	lsls	r3, r3, #1
 800037c:	0018      	movs	r0, r3
 800037e:	f000 fc39 	bl	8000bf4 <HAL_Delay>
			  temp2 = Counter2;
 8000382:	2310      	movs	r3, #16
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	193a      	adds	r2, r7, r4
 8000388:	8812      	ldrh	r2, [r2, #0]
 800038a:	801a      	strh	r2, [r3, #0]
		  while(temp2 != Counter2)
 800038c:	2310      	movs	r3, #16
 800038e:	18fa      	adds	r2, r7, r3
 8000390:	2414      	movs	r4, #20
 8000392:	193b      	adds	r3, r7, r4
 8000394:	8812      	ldrh	r2, [r2, #0]
 8000396:	881b      	ldrh	r3, [r3, #0]
 8000398:	429a      	cmp	r2, r3
 800039a:	d1e7      	bne.n	800036c <main+0x13c>
		  }
		  HAL_Delay(1000);
 800039c:	23fa      	movs	r3, #250	; 0xfa
 800039e:	009b      	lsls	r3, r3, #2
 80003a0:	0018      	movs	r0, r3
 80003a2:	f000 fc27 	bl	8000bf4 <HAL_Delay>
		  Counter2 = __HAL_TIM_GET_COUNTER(&htim1);
 80003a6:	4b25      	ldr	r3, [pc, #148]	; (800043c <main+0x20c>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003ac:	193b      	adds	r3, r7, r4
 80003ae:	801a      	strh	r2, [r3, #0]
		  itoa(Counter2,string,10);
 80003b0:	193b      	adds	r3, r7, r4
 80003b2:	881b      	ldrh	r3, [r3, #0]
 80003b4:	2208      	movs	r2, #8
 80003b6:	18b9      	adds	r1, r7, r2
 80003b8:	220a      	movs	r2, #10
 80003ba:	0018      	movs	r0, r3
 80003bc:	f002 fecc 	bl	8003158 <itoa>
		  HAL_UART_Transmit(&huart1, "Chanel 2 count :" , 16, HAL_MAX_DELAY);
 80003c0:	2301      	movs	r3, #1
 80003c2:	425b      	negs	r3, r3
 80003c4:	4923      	ldr	r1, [pc, #140]	; (8000454 <main+0x224>)
 80003c6:	481e      	ldr	r0, [pc, #120]	; (8000440 <main+0x210>)
 80003c8:	2210      	movs	r2, #16
 80003ca:	f002 f85f 	bl	800248c <HAL_UART_Transmit>
		  if(HAL_GPIO_ReadPin(CH2_Direction_GPIO_Port, CH2_Direction_Pin))
 80003ce:	2380      	movs	r3, #128	; 0x80
 80003d0:	00da      	lsls	r2, r3, #3
 80003d2:	2390      	movs	r3, #144	; 0x90
 80003d4:	05db      	lsls	r3, r3, #23
 80003d6:	0011      	movs	r1, r2
 80003d8:	0018      	movs	r0, r3
 80003da:	f001 f815 	bl	8001408 <HAL_GPIO_ReadPin>
 80003de:	1e03      	subs	r3, r0, #0
 80003e0:	d007      	beq.n	80003f2 <main+0x1c2>
		  {
			  HAL_UART_Transmit(&huart1, "--->  " , strlen("--->  "), HAL_MAX_DELAY);
 80003e2:	2301      	movs	r3, #1
 80003e4:	425b      	negs	r3, r3
 80003e6:	4918      	ldr	r1, [pc, #96]	; (8000448 <main+0x218>)
 80003e8:	4815      	ldr	r0, [pc, #84]	; (8000440 <main+0x210>)
 80003ea:	2206      	movs	r2, #6
 80003ec:	f002 f84e 	bl	800248c <HAL_UART_Transmit>
 80003f0:	e006      	b.n	8000400 <main+0x1d0>
		  }
		  else
		  {
			  HAL_UART_Transmit(&huart1, "<---  ", strlen("--->  "), HAL_MAX_DELAY);
 80003f2:	2301      	movs	r3, #1
 80003f4:	425b      	negs	r3, r3
 80003f6:	4915      	ldr	r1, [pc, #84]	; (800044c <main+0x21c>)
 80003f8:	4811      	ldr	r0, [pc, #68]	; (8000440 <main+0x210>)
 80003fa:	2206      	movs	r2, #6
 80003fc:	f002 f846 	bl	800248c <HAL_UART_Transmit>
		  }
		  HAL_UART_Transmit(&huart1, string , strlen(string), HAL_MAX_DELAY);
 8000400:	2408      	movs	r4, #8
 8000402:	193b      	adds	r3, r7, r4
 8000404:	0018      	movs	r0, r3
 8000406:	f7ff fe7f 	bl	8000108 <strlen>
 800040a:	0003      	movs	r3, r0
 800040c:	b29a      	uxth	r2, r3
 800040e:	2301      	movs	r3, #1
 8000410:	425b      	negs	r3, r3
 8000412:	1939      	adds	r1, r7, r4
 8000414:	480a      	ldr	r0, [pc, #40]	; (8000440 <main+0x210>)
 8000416:	f002 f839 	bl	800248c <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1, "\n\r" , strlen("\n\r"), HAL_MAX_DELAY);
 800041a:	2301      	movs	r3, #1
 800041c:	425b      	negs	r3, r3
 800041e:	490c      	ldr	r1, [pc, #48]	; (8000450 <main+0x220>)
 8000420:	4807      	ldr	r0, [pc, #28]	; (8000440 <main+0x210>)
 8000422:	2202      	movs	r2, #2
 8000424:	f002 f832 	bl	800248c <HAL_UART_Transmit>
		  temp2 = Counter2;
 8000428:	2310      	movs	r3, #16
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	2214      	movs	r2, #20
 800042e:	18ba      	adds	r2, r7, r2
 8000430:	8812      	ldrh	r2, [r2, #0]
 8000432:	801a      	strh	r2, [r3, #0]
	  Counter1 = __HAL_TIM_GET_COUNTER(&htim3);
 8000434:	e72b      	b.n	800028e <main+0x5e>
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	20000070 	.word	0x20000070
 800043c:	20000028 	.word	0x20000028
 8000440:	200000fc 	.word	0x200000fc
 8000444:	08003208 	.word	0x08003208
 8000448:	0800321c 	.word	0x0800321c
 800044c:	08003224 	.word	0x08003224
 8000450:	0800322c 	.word	0x0800322c
 8000454:	08003230 	.word	0x08003230

08000458 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000458:	b590      	push	{r4, r7, lr}
 800045a:	b095      	sub	sp, #84	; 0x54
 800045c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800045e:	2420      	movs	r4, #32
 8000460:	193b      	adds	r3, r7, r4
 8000462:	0018      	movs	r0, r3
 8000464:	2330      	movs	r3, #48	; 0x30
 8000466:	001a      	movs	r2, r3
 8000468:	2100      	movs	r1, #0
 800046a:	f002 fe79 	bl	8003160 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800046e:	2310      	movs	r3, #16
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	0018      	movs	r0, r3
 8000474:	2310      	movs	r3, #16
 8000476:	001a      	movs	r2, r3
 8000478:	2100      	movs	r1, #0
 800047a:	f002 fe71 	bl	8003160 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800047e:	003b      	movs	r3, r7
 8000480:	0018      	movs	r0, r3
 8000482:	2310      	movs	r3, #16
 8000484:	001a      	movs	r2, r3
 8000486:	2100      	movs	r1, #0
 8000488:	f002 fe6a 	bl	8003160 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800048c:	0021      	movs	r1, r4
 800048e:	187b      	adds	r3, r7, r1
 8000490:	2201      	movs	r2, #1
 8000492:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000494:	187b      	adds	r3, r7, r1
 8000496:	2201      	movs	r2, #1
 8000498:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800049a:	187b      	adds	r3, r7, r1
 800049c:	2202      	movs	r2, #2
 800049e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004a0:	187b      	adds	r3, r7, r1
 80004a2:	2280      	movs	r2, #128	; 0x80
 80004a4:	0252      	lsls	r2, r2, #9
 80004a6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	2280      	movs	r2, #128	; 0x80
 80004ac:	0352      	lsls	r2, r2, #13
 80004ae:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80004b0:	187b      	adds	r3, r7, r1
 80004b2:	2200      	movs	r2, #0
 80004b4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	0018      	movs	r0, r3
 80004ba:	f000 ffc3 	bl	8001444 <HAL_RCC_OscConfig>
 80004be:	1e03      	subs	r3, r0, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80004c2:	f000 f97b 	bl	80007bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004c6:	2110      	movs	r1, #16
 80004c8:	187b      	adds	r3, r7, r1
 80004ca:	2207      	movs	r2, #7
 80004cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004ce:	187b      	adds	r3, r7, r1
 80004d0:	2202      	movs	r2, #2
 80004d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d4:	187b      	adds	r3, r7, r1
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2101      	movs	r1, #1
 80004e4:	0018      	movs	r0, r3
 80004e6:	f001 fac7 	bl	8001a78 <HAL_RCC_ClockConfig>
 80004ea:	1e03      	subs	r3, r0, #0
 80004ec:	d001      	beq.n	80004f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80004ee:	f000 f965 	bl	80007bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80004f2:	003b      	movs	r3, r7
 80004f4:	2201      	movs	r2, #1
 80004f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004f8:	003b      	movs	r3, r7
 80004fa:	2200      	movs	r2, #0
 80004fc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004fe:	003b      	movs	r3, r7
 8000500:	0018      	movs	r0, r3
 8000502:	f001 fbfd 	bl	8001d00 <HAL_RCCEx_PeriphCLKConfig>
 8000506:	1e03      	subs	r3, r0, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800050a:	f000 f957 	bl	80007bc <Error_Handler>
  }
}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	b015      	add	sp, #84	; 0x54
 8000514:	bd90      	pop	{r4, r7, pc}
	...

08000518 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b088      	sub	sp, #32
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800051e:	230c      	movs	r3, #12
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	0018      	movs	r0, r3
 8000524:	2314      	movs	r3, #20
 8000526:	001a      	movs	r2, r3
 8000528:	2100      	movs	r1, #0
 800052a:	f002 fe19 	bl	8003160 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	0018      	movs	r0, r3
 8000532:	2308      	movs	r3, #8
 8000534:	001a      	movs	r2, r3
 8000536:	2100      	movs	r1, #0
 8000538:	f002 fe12 	bl	8003160 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800053c:	4b23      	ldr	r3, [pc, #140]	; (80005cc <MX_TIM1_Init+0xb4>)
 800053e:	4a24      	ldr	r2, [pc, #144]	; (80005d0 <MX_TIM1_Init+0xb8>)
 8000540:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000542:	4b22      	ldr	r3, [pc, #136]	; (80005cc <MX_TIM1_Init+0xb4>)
 8000544:	2200      	movs	r2, #0
 8000546:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000548:	4b20      	ldr	r3, [pc, #128]	; (80005cc <MX_TIM1_Init+0xb4>)
 800054a:	2200      	movs	r2, #0
 800054c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800054e:	4b1f      	ldr	r3, [pc, #124]	; (80005cc <MX_TIM1_Init+0xb4>)
 8000550:	4a20      	ldr	r2, [pc, #128]	; (80005d4 <MX_TIM1_Init+0xbc>)
 8000552:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000554:	4b1d      	ldr	r3, [pc, #116]	; (80005cc <MX_TIM1_Init+0xb4>)
 8000556:	2200      	movs	r2, #0
 8000558:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800055a:	4b1c      	ldr	r3, [pc, #112]	; (80005cc <MX_TIM1_Init+0xb4>)
 800055c:	2200      	movs	r2, #0
 800055e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000560:	4b1a      	ldr	r3, [pc, #104]	; (80005cc <MX_TIM1_Init+0xb4>)
 8000562:	2200      	movs	r2, #0
 8000564:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000566:	4b19      	ldr	r3, [pc, #100]	; (80005cc <MX_TIM1_Init+0xb4>)
 8000568:	0018      	movs	r0, r3
 800056a:	f001 fc97 	bl	8001e9c <HAL_TIM_Base_Init>
 800056e:	1e03      	subs	r3, r0, #0
 8000570:	d001      	beq.n	8000576 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8000572:	f000 f923 	bl	80007bc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000576:	210c      	movs	r1, #12
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2207      	movs	r2, #7
 800057c:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2260      	movs	r2, #96	; 0x60
 8000582:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerFilter = 0;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000590:	187a      	adds	r2, r7, r1
 8000592:	4b0e      	ldr	r3, [pc, #56]	; (80005cc <MX_TIM1_Init+0xb4>)
 8000594:	0011      	movs	r1, r2
 8000596:	0018      	movs	r0, r3
 8000598:	f001 fd0e 	bl	8001fb8 <HAL_TIM_SlaveConfigSynchro>
 800059c:	1e03      	subs	r3, r0, #0
 800059e:	d001      	beq.n	80005a4 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80005a0:	f000 f90c 	bl	80007bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	2200      	movs	r2, #0
 80005ae:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005b0:	1d3a      	adds	r2, r7, #4
 80005b2:	4b06      	ldr	r3, [pc, #24]	; (80005cc <MX_TIM1_Init+0xb4>)
 80005b4:	0011      	movs	r1, r2
 80005b6:	0018      	movs	r0, r3
 80005b8:	f001 fec2 	bl	8002340 <HAL_TIMEx_MasterConfigSynchronization>
 80005bc:	1e03      	subs	r3, r0, #0
 80005be:	d001      	beq.n	80005c4 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80005c0:	f000 f8fc 	bl	80007bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80005c4:	46c0      	nop			; (mov r8, r8)
 80005c6:	46bd      	mov	sp, r7
 80005c8:	b008      	add	sp, #32
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000028 	.word	0x20000028
 80005d0:	40012c00 	.word	0x40012c00
 80005d4:	0000ffff 	.word	0x0000ffff

080005d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80005de:	230c      	movs	r3, #12
 80005e0:	18fb      	adds	r3, r7, r3
 80005e2:	0018      	movs	r0, r3
 80005e4:	2314      	movs	r3, #20
 80005e6:	001a      	movs	r2, r3
 80005e8:	2100      	movs	r1, #0
 80005ea:	f002 fdb9 	bl	8003160 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	0018      	movs	r0, r3
 80005f2:	2308      	movs	r3, #8
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f002 fdb2 	bl	8003160 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005fc:	4b22      	ldr	r3, [pc, #136]	; (8000688 <MX_TIM3_Init+0xb0>)
 80005fe:	4a23      	ldr	r2, [pc, #140]	; (800068c <MX_TIM3_Init+0xb4>)
 8000600:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000602:	4b21      	ldr	r3, [pc, #132]	; (8000688 <MX_TIM3_Init+0xb0>)
 8000604:	2200      	movs	r2, #0
 8000606:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000608:	4b1f      	ldr	r3, [pc, #124]	; (8000688 <MX_TIM3_Init+0xb0>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800060e:	4b1e      	ldr	r3, [pc, #120]	; (8000688 <MX_TIM3_Init+0xb0>)
 8000610:	4a1f      	ldr	r2, [pc, #124]	; (8000690 <MX_TIM3_Init+0xb8>)
 8000612:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000614:	4b1c      	ldr	r3, [pc, #112]	; (8000688 <MX_TIM3_Init+0xb0>)
 8000616:	2200      	movs	r2, #0
 8000618:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800061a:	4b1b      	ldr	r3, [pc, #108]	; (8000688 <MX_TIM3_Init+0xb0>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000620:	4b19      	ldr	r3, [pc, #100]	; (8000688 <MX_TIM3_Init+0xb0>)
 8000622:	0018      	movs	r0, r3
 8000624:	f001 fc3a 	bl	8001e9c <HAL_TIM_Base_Init>
 8000628:	1e03      	subs	r3, r0, #0
 800062a:	d001      	beq.n	8000630 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800062c:	f000 f8c6 	bl	80007bc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000630:	210c      	movs	r1, #12
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2207      	movs	r2, #7
 8000636:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2250      	movs	r2, #80	; 0x50
 800063c:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 800063e:	187b      	adds	r3, r7, r1
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerFilter = 0;
 8000644:	187b      	adds	r3, r7, r1
 8000646:	2200      	movs	r2, #0
 8000648:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800064a:	187a      	adds	r2, r7, r1
 800064c:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <MX_TIM3_Init+0xb0>)
 800064e:	0011      	movs	r1, r2
 8000650:	0018      	movs	r0, r3
 8000652:	f001 fcb1 	bl	8001fb8 <HAL_TIM_SlaveConfigSynchro>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800065a:	f000 f8af 	bl	80007bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2200      	movs	r2, #0
 8000668:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800066a:	1d3a      	adds	r2, r7, #4
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <MX_TIM3_Init+0xb0>)
 800066e:	0011      	movs	r1, r2
 8000670:	0018      	movs	r0, r3
 8000672:	f001 fe65 	bl	8002340 <HAL_TIMEx_MasterConfigSynchronization>
 8000676:	1e03      	subs	r3, r0, #0
 8000678:	d001      	beq.n	800067e <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 800067a:	f000 f89f 	bl	80007bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	b008      	add	sp, #32
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	20000070 	.word	0x20000070
 800068c:	40000400 	.word	0x40000400
 8000690:	0000ffff 	.word	0x0000ffff

08000694 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <MX_USART1_UART_Init+0x58>)
 800069a:	4a15      	ldr	r2, [pc, #84]	; (80006f0 <MX_USART1_UART_Init+0x5c>)
 800069c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006a0:	22e1      	movs	r2, #225	; 0xe1
 80006a2:	0252      	lsls	r2, r2, #9
 80006a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006ba:	220c      	movs	r2, #12
 80006bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006be:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006c4:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006d6:	4b05      	ldr	r3, [pc, #20]	; (80006ec <MX_USART1_UART_Init+0x58>)
 80006d8:	0018      	movs	r0, r3
 80006da:	f001 fe83 	bl	80023e4 <HAL_UART_Init>
 80006de:	1e03      	subs	r3, r0, #0
 80006e0:	d001      	beq.n	80006e6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006e2:	f000 f86b 	bl	80007bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200000fc 	.word	0x200000fc
 80006f0:	40013800 	.word	0x40013800

080006f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006fa:	4b10      	ldr	r3, [pc, #64]	; (800073c <MX_DMA_Init+0x48>)
 80006fc:	695a      	ldr	r2, [r3, #20]
 80006fe:	4b0f      	ldr	r3, [pc, #60]	; (800073c <MX_DMA_Init+0x48>)
 8000700:	2101      	movs	r1, #1
 8000702:	430a      	orrs	r2, r1
 8000704:	615a      	str	r2, [r3, #20]
 8000706:	4b0d      	ldr	r3, [pc, #52]	; (800073c <MX_DMA_Init+0x48>)
 8000708:	695b      	ldr	r3, [r3, #20]
 800070a:	2201      	movs	r2, #1
 800070c:	4013      	ands	r3, r2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000712:	2200      	movs	r2, #0
 8000714:	2100      	movs	r1, #0
 8000716:	200a      	movs	r0, #10
 8000718:	f000 fb3c 	bl	8000d94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800071c:	200a      	movs	r0, #10
 800071e:	f000 fb4e 	bl	8000dbe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000722:	2200      	movs	r2, #0
 8000724:	2100      	movs	r1, #0
 8000726:	200b      	movs	r0, #11
 8000728:	f000 fb34 	bl	8000d94 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 800072c:	200b      	movs	r0, #11
 800072e:	f000 fb46 	bl	8000dbe <HAL_NVIC_EnableIRQ>

}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	46bd      	mov	sp, r7
 8000736:	b002      	add	sp, #8
 8000738:	bd80      	pop	{r7, pc}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	40021000 	.word	0x40021000

08000740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000740:	b590      	push	{r4, r7, lr}
 8000742:	b089      	sub	sp, #36	; 0x24
 8000744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000746:	240c      	movs	r4, #12
 8000748:	193b      	adds	r3, r7, r4
 800074a:	0018      	movs	r0, r3
 800074c:	2314      	movs	r3, #20
 800074e:	001a      	movs	r2, r3
 8000750:	2100      	movs	r1, #0
 8000752:	f002 fd05 	bl	8003160 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000756:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <MX_GPIO_Init+0x78>)
 8000758:	695a      	ldr	r2, [r3, #20]
 800075a:	4b17      	ldr	r3, [pc, #92]	; (80007b8 <MX_GPIO_Init+0x78>)
 800075c:	2180      	movs	r1, #128	; 0x80
 800075e:	03c9      	lsls	r1, r1, #15
 8000760:	430a      	orrs	r2, r1
 8000762:	615a      	str	r2, [r3, #20]
 8000764:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <MX_GPIO_Init+0x78>)
 8000766:	695a      	ldr	r2, [r3, #20]
 8000768:	2380      	movs	r3, #128	; 0x80
 800076a:	03db      	lsls	r3, r3, #15
 800076c:	4013      	ands	r3, r2
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000772:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <MX_GPIO_Init+0x78>)
 8000774:	695a      	ldr	r2, [r3, #20]
 8000776:	4b10      	ldr	r3, [pc, #64]	; (80007b8 <MX_GPIO_Init+0x78>)
 8000778:	2180      	movs	r1, #128	; 0x80
 800077a:	0289      	lsls	r1, r1, #10
 800077c:	430a      	orrs	r2, r1
 800077e:	615a      	str	r2, [r3, #20]
 8000780:	4b0d      	ldr	r3, [pc, #52]	; (80007b8 <MX_GPIO_Init+0x78>)
 8000782:	695a      	ldr	r2, [r3, #20]
 8000784:	2380      	movs	r3, #128	; 0x80
 8000786:	029b      	lsls	r3, r3, #10
 8000788:	4013      	ands	r3, r2
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : CH1_Direction_Pin CH2_Direction_Pin */
  GPIO_InitStruct.Pin = CH1_Direction_Pin|CH2_Direction_Pin;
 800078e:	193b      	adds	r3, r7, r4
 8000790:	2284      	movs	r2, #132	; 0x84
 8000792:	00d2      	lsls	r2, r2, #3
 8000794:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000796:	193b      	adds	r3, r7, r4
 8000798:	2200      	movs	r2, #0
 800079a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079c:	193b      	adds	r3, r7, r4
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a2:	193a      	adds	r2, r7, r4
 80007a4:	2390      	movs	r3, #144	; 0x90
 80007a6:	05db      	lsls	r3, r3, #23
 80007a8:	0011      	movs	r1, r2
 80007aa:	0018      	movs	r0, r3
 80007ac:	f000 fcbc 	bl	8001128 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007b0:	46c0      	nop			; (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	b009      	add	sp, #36	; 0x24
 80007b6:	bd90      	pop	{r4, r7, pc}
 80007b8:	40021000 	.word	0x40021000

080007bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c0:	b672      	cpsid	i
}
 80007c2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007c4:	e7fe      	b.n	80007c4 <Error_Handler+0x8>
	...

080007c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <HAL_MspInit+0x44>)
 80007d0:	699a      	ldr	r2, [r3, #24]
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <HAL_MspInit+0x44>)
 80007d4:	2101      	movs	r1, #1
 80007d6:	430a      	orrs	r2, r1
 80007d8:	619a      	str	r2, [r3, #24]
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <HAL_MspInit+0x44>)
 80007dc:	699b      	ldr	r3, [r3, #24]
 80007de:	2201      	movs	r2, #1
 80007e0:	4013      	ands	r3, r2
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <HAL_MspInit+0x44>)
 80007e8:	69da      	ldr	r2, [r3, #28]
 80007ea:	4b08      	ldr	r3, [pc, #32]	; (800080c <HAL_MspInit+0x44>)
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	0549      	lsls	r1, r1, #21
 80007f0:	430a      	orrs	r2, r1
 80007f2:	61da      	str	r2, [r3, #28]
 80007f4:	4b05      	ldr	r3, [pc, #20]	; (800080c <HAL_MspInit+0x44>)
 80007f6:	69da      	ldr	r2, [r3, #28]
 80007f8:	2380      	movs	r3, #128	; 0x80
 80007fa:	055b      	lsls	r3, r3, #21
 80007fc:	4013      	ands	r3, r2
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	b002      	add	sp, #8
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	40021000 	.word	0x40021000

08000810 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b08d      	sub	sp, #52	; 0x34
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	241c      	movs	r4, #28
 800081a:	193b      	adds	r3, r7, r4
 800081c:	0018      	movs	r0, r3
 800081e:	2314      	movs	r3, #20
 8000820:	001a      	movs	r2, r3
 8000822:	2100      	movs	r1, #0
 8000824:	f002 fc9c 	bl	8003160 <memset>
  if(htim_base->Instance==TIM1)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a4f      	ldr	r2, [pc, #316]	; (800096c <HAL_TIM_Base_MspInit+0x15c>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d134      	bne.n	800089c <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000832:	4b4f      	ldr	r3, [pc, #316]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 8000834:	699a      	ldr	r2, [r3, #24]
 8000836:	4b4e      	ldr	r3, [pc, #312]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 8000838:	2180      	movs	r1, #128	; 0x80
 800083a:	0109      	lsls	r1, r1, #4
 800083c:	430a      	orrs	r2, r1
 800083e:	619a      	str	r2, [r3, #24]
 8000840:	4b4b      	ldr	r3, [pc, #300]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 8000842:	699a      	ldr	r2, [r3, #24]
 8000844:	2380      	movs	r3, #128	; 0x80
 8000846:	011b      	lsls	r3, r3, #4
 8000848:	4013      	ands	r3, r2
 800084a:	61bb      	str	r3, [r7, #24]
 800084c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	4b48      	ldr	r3, [pc, #288]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 8000850:	695a      	ldr	r2, [r3, #20]
 8000852:	4b47      	ldr	r3, [pc, #284]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 8000854:	2180      	movs	r1, #128	; 0x80
 8000856:	0289      	lsls	r1, r1, #10
 8000858:	430a      	orrs	r2, r1
 800085a:	615a      	str	r2, [r3, #20]
 800085c:	4b44      	ldr	r3, [pc, #272]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 800085e:	695a      	ldr	r2, [r3, #20]
 8000860:	2380      	movs	r3, #128	; 0x80
 8000862:	029b      	lsls	r3, r3, #10
 8000864:	4013      	ands	r3, r2
 8000866:	617b      	str	r3, [r7, #20]
 8000868:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800086a:	193b      	adds	r3, r7, r4
 800086c:	2280      	movs	r2, #128	; 0x80
 800086e:	0092      	lsls	r2, r2, #2
 8000870:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	0021      	movs	r1, r4
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2202      	movs	r2, #2
 8000878:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	187b      	adds	r3, r7, r1
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000886:	187b      	adds	r3, r7, r1
 8000888:	2202      	movs	r2, #2
 800088a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088c:	187a      	adds	r2, r7, r1
 800088e:	2390      	movs	r3, #144	; 0x90
 8000890:	05db      	lsls	r3, r3, #23
 8000892:	0011      	movs	r1, r2
 8000894:	0018      	movs	r0, r3
 8000896:	f000 fc47 	bl	8001128 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800089a:	e063      	b.n	8000964 <HAL_TIM_Base_MspInit+0x154>
  else if(htim_base->Instance==TIM3)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a34      	ldr	r2, [pc, #208]	; (8000974 <HAL_TIM_Base_MspInit+0x164>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d15e      	bne.n	8000964 <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80008a6:	4b32      	ldr	r3, [pc, #200]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 80008a8:	69da      	ldr	r2, [r3, #28]
 80008aa:	4b31      	ldr	r3, [pc, #196]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 80008ac:	2102      	movs	r1, #2
 80008ae:	430a      	orrs	r2, r1
 80008b0:	61da      	str	r2, [r3, #28]
 80008b2:	4b2f      	ldr	r3, [pc, #188]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 80008b4:	69db      	ldr	r3, [r3, #28]
 80008b6:	2202      	movs	r2, #2
 80008b8:	4013      	ands	r3, r2
 80008ba:	613b      	str	r3, [r7, #16]
 80008bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008be:	4b2c      	ldr	r3, [pc, #176]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 80008c0:	695a      	ldr	r2, [r3, #20]
 80008c2:	4b2b      	ldr	r3, [pc, #172]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 80008c4:	2180      	movs	r1, #128	; 0x80
 80008c6:	0289      	lsls	r1, r1, #10
 80008c8:	430a      	orrs	r2, r1
 80008ca:	615a      	str	r2, [r3, #20]
 80008cc:	4b28      	ldr	r3, [pc, #160]	; (8000970 <HAL_TIM_Base_MspInit+0x160>)
 80008ce:	695a      	ldr	r2, [r3, #20]
 80008d0:	2380      	movs	r3, #128	; 0x80
 80008d2:	029b      	lsls	r3, r3, #10
 80008d4:	4013      	ands	r3, r2
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80008da:	211c      	movs	r1, #28
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	2240      	movs	r2, #64	; 0x40
 80008e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	187b      	adds	r3, r7, r1
 80008e4:	2202      	movs	r2, #2
 80008e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	187b      	adds	r3, r7, r1
 80008f0:	2200      	movs	r2, #0
 80008f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80008f4:	187b      	adds	r3, r7, r1
 80008f6:	2201      	movs	r2, #1
 80008f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fa:	187a      	adds	r2, r7, r1
 80008fc:	2390      	movs	r3, #144	; 0x90
 80008fe:	05db      	lsls	r3, r3, #23
 8000900:	0011      	movs	r1, r2
 8000902:	0018      	movs	r0, r3
 8000904:	f000 fc10 	bl	8001128 <HAL_GPIO_Init>
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 8000908:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 800090a:	4a1c      	ldr	r2, [pc, #112]	; (800097c <HAL_TIM_Base_MspInit+0x16c>)
 800090c:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800090e:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 8000910:	2200      	movs	r2, #0
 8000912:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000914:	4b18      	ldr	r3, [pc, #96]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 8000916:	2200      	movs	r2, #0
 8000918:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 800091a:	4b17      	ldr	r3, [pc, #92]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 800091c:	2280      	movs	r2, #128	; 0x80
 800091e:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 8000922:	2280      	movs	r2, #128	; 0x80
 8000924:	0052      	lsls	r2, r2, #1
 8000926:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000928:	4b13      	ldr	r3, [pc, #76]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 800092a:	2280      	movs	r2, #128	; 0x80
 800092c:	00d2      	lsls	r2, r2, #3
 800092e:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8000930:	4b11      	ldr	r3, [pc, #68]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 8000932:	2200      	movs	r2, #0
 8000934:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8000936:	4b10      	ldr	r3, [pc, #64]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 8000938:	2200      	movs	r2, #0
 800093a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 800093c:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 800093e:	0018      	movs	r0, r3
 8000940:	f000 fa5a 	bl	8000df8 <HAL_DMA_Init>
 8000944:	1e03      	subs	r3, r0, #0
 8000946:	d001      	beq.n	800094c <HAL_TIM_Base_MspInit+0x13c>
      Error_Handler();
 8000948:	f7ff ff38 	bl	80007bc <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4a0a      	ldr	r2, [pc, #40]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 8000950:	625a      	str	r2, [r3, #36]	; 0x24
 8000952:	4b09      	ldr	r3, [pc, #36]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a07      	ldr	r2, [pc, #28]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 800095c:	639a      	str	r2, [r3, #56]	; 0x38
 800095e:	4b06      	ldr	r3, [pc, #24]	; (8000978 <HAL_TIM_Base_MspInit+0x168>)
 8000960:	687a      	ldr	r2, [r7, #4]
 8000962:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b00d      	add	sp, #52	; 0x34
 800096a:	bd90      	pop	{r4, r7, pc}
 800096c:	40012c00 	.word	0x40012c00
 8000970:	40021000 	.word	0x40021000
 8000974:	40000400 	.word	0x40000400
 8000978:	200000b8 	.word	0x200000b8
 800097c:	40020044 	.word	0x40020044

08000980 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000980:	b590      	push	{r4, r7, lr}
 8000982:	b08b      	sub	sp, #44	; 0x2c
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000988:	2414      	movs	r4, #20
 800098a:	193b      	adds	r3, r7, r4
 800098c:	0018      	movs	r0, r3
 800098e:	2314      	movs	r3, #20
 8000990:	001a      	movs	r2, r3
 8000992:	2100      	movs	r1, #0
 8000994:	f002 fbe4 	bl	8003160 <memset>
  if(huart->Instance==USART1)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a2f      	ldr	r2, [pc, #188]	; (8000a5c <HAL_UART_MspInit+0xdc>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d158      	bne.n	8000a54 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009a2:	4b2f      	ldr	r3, [pc, #188]	; (8000a60 <HAL_UART_MspInit+0xe0>)
 80009a4:	699a      	ldr	r2, [r3, #24]
 80009a6:	4b2e      	ldr	r3, [pc, #184]	; (8000a60 <HAL_UART_MspInit+0xe0>)
 80009a8:	2180      	movs	r1, #128	; 0x80
 80009aa:	01c9      	lsls	r1, r1, #7
 80009ac:	430a      	orrs	r2, r1
 80009ae:	619a      	str	r2, [r3, #24]
 80009b0:	4b2b      	ldr	r3, [pc, #172]	; (8000a60 <HAL_UART_MspInit+0xe0>)
 80009b2:	699a      	ldr	r2, [r3, #24]
 80009b4:	2380      	movs	r3, #128	; 0x80
 80009b6:	01db      	lsls	r3, r3, #7
 80009b8:	4013      	ands	r3, r2
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009be:	4b28      	ldr	r3, [pc, #160]	; (8000a60 <HAL_UART_MspInit+0xe0>)
 80009c0:	695a      	ldr	r2, [r3, #20]
 80009c2:	4b27      	ldr	r3, [pc, #156]	; (8000a60 <HAL_UART_MspInit+0xe0>)
 80009c4:	2180      	movs	r1, #128	; 0x80
 80009c6:	0289      	lsls	r1, r1, #10
 80009c8:	430a      	orrs	r2, r1
 80009ca:	615a      	str	r2, [r3, #20]
 80009cc:	4b24      	ldr	r3, [pc, #144]	; (8000a60 <HAL_UART_MspInit+0xe0>)
 80009ce:	695a      	ldr	r2, [r3, #20]
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	029b      	lsls	r3, r3, #10
 80009d4:	4013      	ands	r3, r2
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009da:	0021      	movs	r1, r4
 80009dc:	187b      	adds	r3, r7, r1
 80009de:	220c      	movs	r2, #12
 80009e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	2202      	movs	r2, #2
 80009e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2203      	movs	r2, #3
 80009f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2201      	movs	r2, #1
 80009f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	187a      	adds	r2, r7, r1
 80009fc:	2390      	movs	r3, #144	; 0x90
 80009fe:	05db      	lsls	r3, r3, #23
 8000a00:	0011      	movs	r1, r2
 8000a02:	0018      	movs	r0, r3
 8000a04:	f000 fb90 	bl	8001128 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8000a08:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a0a:	4a17      	ldr	r2, [pc, #92]	; (8000a68 <HAL_UART_MspInit+0xe8>)
 8000a0c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a0e:	4b15      	ldr	r3, [pc, #84]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a14:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000a1a:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a1c:	2280      	movs	r2, #128	; 0x80
 8000a1e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a20:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a26:	4b0f      	ldr	r3, [pc, #60]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000a2c:	4b0d      	ldr	r3, [pc, #52]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a2e:	2220      	movs	r2, #32
 8000a30:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a32:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000a38:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f000 f9dc 	bl	8000df8 <HAL_DMA_Init>
 8000a40:	1e03      	subs	r3, r0, #0
 8000a42:	d001      	beq.n	8000a48 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000a44:	f7ff feba 	bl	80007bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4a06      	ldr	r2, [pc, #24]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a4c:	675a      	str	r2, [r3, #116]	; 0x74
 8000a4e:	4b05      	ldr	r3, [pc, #20]	; (8000a64 <HAL_UART_MspInit+0xe4>)
 8000a50:	687a      	ldr	r2, [r7, #4]
 8000a52:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a54:	46c0      	nop			; (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	b00b      	add	sp, #44	; 0x2c
 8000a5a:	bd90      	pop	{r4, r7, pc}
 8000a5c:	40013800 	.word	0x40013800
 8000a60:	40021000 	.word	0x40021000
 8000a64:	20000184 	.word	0x20000184
 8000a68:	40020030 	.word	0x40020030

08000a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a70:	e7fe      	b.n	8000a70 <NMI_Handler+0x4>

08000a72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a76:	e7fe      	b.n	8000a76 <HardFault_Handler+0x4>

08000a78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a7c:	46c0      	nop			; (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a90:	f000 f894 	bl	8000bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000aa0:	4b03      	ldr	r3, [pc, #12]	; (8000ab0 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f000 fa56 	bl	8000f54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000aa8:	46c0      	nop			; (mov r8, r8)
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	20000184 	.word	0x20000184

08000ab4 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8000ab8:	4b03      	ldr	r3, [pc, #12]	; (8000ac8 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000aba:	0018      	movs	r0, r3
 8000abc:	f000 fa4a 	bl	8000f54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000ac0:	46c0      	nop			; (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	200000b8 	.word	0x200000b8

08000acc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ad0:	46c0      	nop			; (mov r8, r8)
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
	...

08000ad8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ad8:	480d      	ldr	r0, [pc, #52]	; (8000b10 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ada:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000adc:	f7ff fff6 	bl	8000acc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ae0:	480c      	ldr	r0, [pc, #48]	; (8000b14 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ae2:	490d      	ldr	r1, [pc, #52]	; (8000b18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ae4:	4a0d      	ldr	r2, [pc, #52]	; (8000b1c <LoopForever+0xe>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ae8:	e002      	b.n	8000af0 <LoopCopyDataInit>

08000aea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aee:	3304      	adds	r3, #4

08000af0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000af2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af4:	d3f9      	bcc.n	8000aea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000af6:	4a0a      	ldr	r2, [pc, #40]	; (8000b20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000af8:	4c0a      	ldr	r4, [pc, #40]	; (8000b24 <LoopForever+0x16>)
  movs r3, #0
 8000afa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000afc:	e001      	b.n	8000b02 <LoopFillZerobss>

08000afe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000afe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b00:	3204      	adds	r2, #4

08000b02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b04:	d3fb      	bcc.n	8000afe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b06:	f002 faeb 	bl	80030e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b0a:	f7ff fb91 	bl	8000230 <main>

08000b0e <LoopForever>:

LoopForever:
    b LoopForever
 8000b0e:	e7fe      	b.n	8000b0e <LoopForever>
  ldr   r0, =_estack
 8000b10:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000b14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b18:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b1c:	080032ac 	.word	0x080032ac
  ldr r2, =_sbss
 8000b20:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b24:	200001cc 	.word	0x200001cc

08000b28 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b28:	e7fe      	b.n	8000b28 <ADC1_IRQHandler>
	...

08000b2c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b30:	4b07      	ldr	r3, [pc, #28]	; (8000b50 <HAL_Init+0x24>)
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <HAL_Init+0x24>)
 8000b36:	2110      	movs	r1, #16
 8000b38:	430a      	orrs	r2, r1
 8000b3a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b3c:	2003      	movs	r0, #3
 8000b3e:	f000 f809 	bl	8000b54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b42:	f7ff fe41 	bl	80007c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b46:	2300      	movs	r3, #0
}
 8000b48:	0018      	movs	r0, r3
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	40022000 	.word	0x40022000

08000b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b54:	b590      	push	{r4, r7, lr}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b5c:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <HAL_InitTick+0x5c>)
 8000b5e:	681c      	ldr	r4, [r3, #0]
 8000b60:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <HAL_InitTick+0x60>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	0019      	movs	r1, r3
 8000b66:	23fa      	movs	r3, #250	; 0xfa
 8000b68:	0098      	lsls	r0, r3, #2
 8000b6a:	f7ff fad5 	bl	8000118 <__udivsi3>
 8000b6e:	0003      	movs	r3, r0
 8000b70:	0019      	movs	r1, r3
 8000b72:	0020      	movs	r0, r4
 8000b74:	f7ff fad0 	bl	8000118 <__udivsi3>
 8000b78:	0003      	movs	r3, r0
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f000 f92f 	bl	8000dde <HAL_SYSTICK_Config>
 8000b80:	1e03      	subs	r3, r0, #0
 8000b82:	d001      	beq.n	8000b88 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b84:	2301      	movs	r3, #1
 8000b86:	e00f      	b.n	8000ba8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2b03      	cmp	r3, #3
 8000b8c:	d80b      	bhi.n	8000ba6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b8e:	6879      	ldr	r1, [r7, #4]
 8000b90:	2301      	movs	r3, #1
 8000b92:	425b      	negs	r3, r3
 8000b94:	2200      	movs	r2, #0
 8000b96:	0018      	movs	r0, r3
 8000b98:	f000 f8fc 	bl	8000d94 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <HAL_InitTick+0x64>)
 8000b9e:	687a      	ldr	r2, [r7, #4]
 8000ba0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e000      	b.n	8000ba8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	0018      	movs	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	b003      	add	sp, #12
 8000bae:	bd90      	pop	{r4, r7, pc}
 8000bb0:	20000000 	.word	0x20000000
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20000004 	.word	0x20000004

08000bbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc0:	4b05      	ldr	r3, [pc, #20]	; (8000bd8 <HAL_IncTick+0x1c>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	001a      	movs	r2, r3
 8000bc6:	4b05      	ldr	r3, [pc, #20]	; (8000bdc <HAL_IncTick+0x20>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	18d2      	adds	r2, r2, r3
 8000bcc:	4b03      	ldr	r3, [pc, #12]	; (8000bdc <HAL_IncTick+0x20>)
 8000bce:	601a      	str	r2, [r3, #0]
}
 8000bd0:	46c0      	nop			; (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	46c0      	nop			; (mov r8, r8)
 8000bd8:	20000008 	.word	0x20000008
 8000bdc:	200001c8 	.word	0x200001c8

08000be0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  return uwTick;
 8000be4:	4b02      	ldr	r3, [pc, #8]	; (8000bf0 <HAL_GetTick+0x10>)
 8000be6:	681b      	ldr	r3, [r3, #0]
}
 8000be8:	0018      	movs	r0, r3
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	200001c8 	.word	0x200001c8

08000bf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bfc:	f7ff fff0 	bl	8000be0 <HAL_GetTick>
 8000c00:	0003      	movs	r3, r0
 8000c02:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	d005      	beq.n	8000c1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c0e:	4b0a      	ldr	r3, [pc, #40]	; (8000c38 <HAL_Delay+0x44>)
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	001a      	movs	r2, r3
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	189b      	adds	r3, r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	f7ff ffe0 	bl	8000be0 <HAL_GetTick>
 8000c20:	0002      	movs	r2, r0
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	1ad3      	subs	r3, r2, r3
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d8f7      	bhi.n	8000c1c <HAL_Delay+0x28>
  {
  }
}
 8000c2c:	46c0      	nop			; (mov r8, r8)
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	46bd      	mov	sp, r7
 8000c32:	b004      	add	sp, #16
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	20000008 	.word	0x20000008

08000c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	0002      	movs	r2, r0
 8000c44:	1dfb      	adds	r3, r7, #7
 8000c46:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c48:	1dfb      	adds	r3, r7, #7
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	2b7f      	cmp	r3, #127	; 0x7f
 8000c4e:	d809      	bhi.n	8000c64 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c50:	1dfb      	adds	r3, r7, #7
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	001a      	movs	r2, r3
 8000c56:	231f      	movs	r3, #31
 8000c58:	401a      	ands	r2, r3
 8000c5a:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <__NVIC_EnableIRQ+0x30>)
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	4091      	lsls	r1, r2
 8000c60:	000a      	movs	r2, r1
 8000c62:	601a      	str	r2, [r3, #0]
  }
}
 8000c64:	46c0      	nop			; (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b002      	add	sp, #8
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	e000e100 	.word	0xe000e100

08000c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c70:	b590      	push	{r4, r7, lr}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	0002      	movs	r2, r0
 8000c78:	6039      	str	r1, [r7, #0]
 8000c7a:	1dfb      	adds	r3, r7, #7
 8000c7c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c7e:	1dfb      	adds	r3, r7, #7
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b7f      	cmp	r3, #127	; 0x7f
 8000c84:	d828      	bhi.n	8000cd8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c86:	4a2f      	ldr	r2, [pc, #188]	; (8000d44 <__NVIC_SetPriority+0xd4>)
 8000c88:	1dfb      	adds	r3, r7, #7
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	b25b      	sxtb	r3, r3
 8000c8e:	089b      	lsrs	r3, r3, #2
 8000c90:	33c0      	adds	r3, #192	; 0xc0
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	589b      	ldr	r3, [r3, r2]
 8000c96:	1dfa      	adds	r2, r7, #7
 8000c98:	7812      	ldrb	r2, [r2, #0]
 8000c9a:	0011      	movs	r1, r2
 8000c9c:	2203      	movs	r2, #3
 8000c9e:	400a      	ands	r2, r1
 8000ca0:	00d2      	lsls	r2, r2, #3
 8000ca2:	21ff      	movs	r1, #255	; 0xff
 8000ca4:	4091      	lsls	r1, r2
 8000ca6:	000a      	movs	r2, r1
 8000ca8:	43d2      	mvns	r2, r2
 8000caa:	401a      	ands	r2, r3
 8000cac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	019b      	lsls	r3, r3, #6
 8000cb2:	22ff      	movs	r2, #255	; 0xff
 8000cb4:	401a      	ands	r2, r3
 8000cb6:	1dfb      	adds	r3, r7, #7
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	0018      	movs	r0, r3
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	4003      	ands	r3, r0
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc4:	481f      	ldr	r0, [pc, #124]	; (8000d44 <__NVIC_SetPriority+0xd4>)
 8000cc6:	1dfb      	adds	r3, r7, #7
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	b25b      	sxtb	r3, r3
 8000ccc:	089b      	lsrs	r3, r3, #2
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	33c0      	adds	r3, #192	; 0xc0
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cd6:	e031      	b.n	8000d3c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd8:	4a1b      	ldr	r2, [pc, #108]	; (8000d48 <__NVIC_SetPriority+0xd8>)
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	0019      	movs	r1, r3
 8000ce0:	230f      	movs	r3, #15
 8000ce2:	400b      	ands	r3, r1
 8000ce4:	3b08      	subs	r3, #8
 8000ce6:	089b      	lsrs	r3, r3, #2
 8000ce8:	3306      	adds	r3, #6
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	18d3      	adds	r3, r2, r3
 8000cee:	3304      	adds	r3, #4
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	1dfa      	adds	r2, r7, #7
 8000cf4:	7812      	ldrb	r2, [r2, #0]
 8000cf6:	0011      	movs	r1, r2
 8000cf8:	2203      	movs	r2, #3
 8000cfa:	400a      	ands	r2, r1
 8000cfc:	00d2      	lsls	r2, r2, #3
 8000cfe:	21ff      	movs	r1, #255	; 0xff
 8000d00:	4091      	lsls	r1, r2
 8000d02:	000a      	movs	r2, r1
 8000d04:	43d2      	mvns	r2, r2
 8000d06:	401a      	ands	r2, r3
 8000d08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	019b      	lsls	r3, r3, #6
 8000d0e:	22ff      	movs	r2, #255	; 0xff
 8000d10:	401a      	ands	r2, r3
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	0018      	movs	r0, r3
 8000d18:	2303      	movs	r3, #3
 8000d1a:	4003      	ands	r3, r0
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d20:	4809      	ldr	r0, [pc, #36]	; (8000d48 <__NVIC_SetPriority+0xd8>)
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	001c      	movs	r4, r3
 8000d28:	230f      	movs	r3, #15
 8000d2a:	4023      	ands	r3, r4
 8000d2c:	3b08      	subs	r3, #8
 8000d2e:	089b      	lsrs	r3, r3, #2
 8000d30:	430a      	orrs	r2, r1
 8000d32:	3306      	adds	r3, #6
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	18c3      	adds	r3, r0, r3
 8000d38:	3304      	adds	r3, #4
 8000d3a:	601a      	str	r2, [r3, #0]
}
 8000d3c:	46c0      	nop			; (mov r8, r8)
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b003      	add	sp, #12
 8000d42:	bd90      	pop	{r4, r7, pc}
 8000d44:	e000e100 	.word	0xe000e100
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	1e5a      	subs	r2, r3, #1
 8000d58:	2380      	movs	r3, #128	; 0x80
 8000d5a:	045b      	lsls	r3, r3, #17
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d301      	bcc.n	8000d64 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d60:	2301      	movs	r3, #1
 8000d62:	e010      	b.n	8000d86 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d64:	4b0a      	ldr	r3, [pc, #40]	; (8000d90 <SysTick_Config+0x44>)
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	3a01      	subs	r2, #1
 8000d6a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	425b      	negs	r3, r3
 8000d70:	2103      	movs	r1, #3
 8000d72:	0018      	movs	r0, r3
 8000d74:	f7ff ff7c 	bl	8000c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d78:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <SysTick_Config+0x44>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d7e:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <SysTick_Config+0x44>)
 8000d80:	2207      	movs	r2, #7
 8000d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	0018      	movs	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b002      	add	sp, #8
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	e000e010 	.word	0xe000e010

08000d94 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	210f      	movs	r1, #15
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	1c02      	adds	r2, r0, #0
 8000da4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	b25b      	sxtb	r3, r3
 8000dae:	0011      	movs	r1, r2
 8000db0:	0018      	movs	r0, r3
 8000db2:	f7ff ff5d 	bl	8000c70 <__NVIC_SetPriority>
}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b004      	add	sp, #16
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	0002      	movs	r2, r0
 8000dc6:	1dfb      	adds	r3, r7, #7
 8000dc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dca:	1dfb      	adds	r3, r7, #7
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	b25b      	sxtb	r3, r3
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	f7ff ff33 	bl	8000c3c <__NVIC_EnableIRQ>
}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b002      	add	sp, #8
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dde:	b580      	push	{r7, lr}
 8000de0:	b082      	sub	sp, #8
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	0018      	movs	r0, r3
 8000dea:	f7ff ffaf 	bl	8000d4c <SysTick_Config>
 8000dee:	0003      	movs	r3, r0
}
 8000df0:	0018      	movs	r0, r3
 8000df2:	46bd      	mov	sp, r7
 8000df4:	b002      	add	sp, #8
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e00:	2300      	movs	r3, #0
 8000e02:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d101      	bne.n	8000e0e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e036      	b.n	8000e7c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2221      	movs	r2, #33	; 0x21
 8000e12:	2102      	movs	r1, #2
 8000e14:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	4a18      	ldr	r2, [pc, #96]	; (8000e84 <HAL_DMA_Init+0x8c>)
 8000e22:	4013      	ands	r3, r2
 8000e24:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000e2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	695b      	ldr	r3, [r3, #20]
 8000e40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	69db      	ldr	r3, [r3, #28]
 8000e4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	68fa      	ldr	r2, [r7, #12]
 8000e5a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f000 f946 	bl	80010f0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2200      	movs	r2, #0
 8000e68:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2221      	movs	r2, #33	; 0x21
 8000e6e:	2101      	movs	r1, #1
 8000e70:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2220      	movs	r2, #32
 8000e76:	2100      	movs	r1, #0
 8000e78:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000e7a:	2300      	movs	r3, #0
}
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	b004      	add	sp, #16
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	ffffc00f 	.word	0xffffc00f

08000e88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b086      	sub	sp, #24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
 8000e94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e96:	2317      	movs	r3, #23
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	2220      	movs	r2, #32
 8000ea2:	5c9b      	ldrb	r3, [r3, r2]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d101      	bne.n	8000eac <HAL_DMA_Start_IT+0x24>
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	e04f      	b.n	8000f4c <HAL_DMA_Start_IT+0xc4>
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	2220      	movs	r2, #32
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	2221      	movs	r2, #33	; 0x21
 8000eb8:	5c9b      	ldrb	r3, [r3, r2]
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d13a      	bne.n	8000f36 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2221      	movs	r2, #33	; 0x21
 8000ec4:	2102      	movs	r1, #2
 8000ec6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2101      	movs	r1, #1
 8000eda:	438a      	bics	r2, r1
 8000edc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	68b9      	ldr	r1, [r7, #8]
 8000ee4:	68f8      	ldr	r0, [r7, #12]
 8000ee6:	f000 f8d7 	bl	8001098 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d008      	beq.n	8000f04 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	210e      	movs	r1, #14
 8000efe:	430a      	orrs	r2, r1
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	e00f      	b.n	8000f24 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	210a      	movs	r1, #10
 8000f10:	430a      	orrs	r2, r1
 8000f12:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2104      	movs	r1, #4
 8000f20:	438a      	bics	r2, r1
 8000f22:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	2101      	movs	r1, #1
 8000f30:	430a      	orrs	r2, r1
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	e007      	b.n	8000f46 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2220      	movs	r2, #32
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000f3e:	2317      	movs	r3, #23
 8000f40:	18fb      	adds	r3, r7, r3
 8000f42:	2202      	movs	r2, #2
 8000f44:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000f46:	2317      	movs	r3, #23
 8000f48:	18fb      	adds	r3, r7, r3
 8000f4a:	781b      	ldrb	r3, [r3, #0]
}
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b006      	add	sp, #24
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f70:	2204      	movs	r2, #4
 8000f72:	409a      	lsls	r2, r3
 8000f74:	0013      	movs	r3, r2
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d024      	beq.n	8000fc6 <HAL_DMA_IRQHandler+0x72>
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	2204      	movs	r2, #4
 8000f80:	4013      	ands	r3, r2
 8000f82:	d020      	beq.n	8000fc6 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2220      	movs	r2, #32
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	d107      	bne.n	8000fa0 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2104      	movs	r1, #4
 8000f9c:	438a      	bics	r2, r1
 8000f9e:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa8:	2104      	movs	r1, #4
 8000faa:	4091      	lsls	r1, r2
 8000fac:	000a      	movs	r2, r1
 8000fae:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d100      	bne.n	8000fba <HAL_DMA_IRQHandler+0x66>
 8000fb8:	e06a      	b.n	8001090 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	0010      	movs	r0, r2
 8000fc2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000fc4:	e064      	b.n	8001090 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fca:	2202      	movs	r2, #2
 8000fcc:	409a      	lsls	r2, r3
 8000fce:	0013      	movs	r3, r2
 8000fd0:	68fa      	ldr	r2, [r7, #12]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	d02b      	beq.n	800102e <HAL_DMA_IRQHandler+0xda>
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	2202      	movs	r2, #2
 8000fda:	4013      	ands	r3, r2
 8000fdc:	d027      	beq.n	800102e <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2220      	movs	r2, #32
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	d10b      	bne.n	8001002 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	210a      	movs	r1, #10
 8000ff6:	438a      	bics	r2, r1
 8000ff8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2221      	movs	r2, #33	; 0x21
 8000ffe:	2101      	movs	r1, #1
 8001000:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800100a:	2102      	movs	r1, #2
 800100c:	4091      	lsls	r1, r2
 800100e:	000a      	movs	r2, r1
 8001010:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2220      	movs	r2, #32
 8001016:	2100      	movs	r1, #0
 8001018:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800101e:	2b00      	cmp	r3, #0
 8001020:	d036      	beq.n	8001090 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	0010      	movs	r0, r2
 800102a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800102c:	e030      	b.n	8001090 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001032:	2208      	movs	r2, #8
 8001034:	409a      	lsls	r2, r3
 8001036:	0013      	movs	r3, r2
 8001038:	68fa      	ldr	r2, [r7, #12]
 800103a:	4013      	ands	r3, r2
 800103c:	d028      	beq.n	8001090 <HAL_DMA_IRQHandler+0x13c>
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	2208      	movs	r2, #8
 8001042:	4013      	ands	r3, r2
 8001044:	d024      	beq.n	8001090 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	210e      	movs	r1, #14
 8001052:	438a      	bics	r2, r1
 8001054:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800105e:	2101      	movs	r1, #1
 8001060:	4091      	lsls	r1, r2
 8001062:	000a      	movs	r2, r1
 8001064:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2201      	movs	r2, #1
 800106a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2221      	movs	r2, #33	; 0x21
 8001070:	2101      	movs	r1, #1
 8001072:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2220      	movs	r2, #32
 8001078:	2100      	movs	r1, #0
 800107a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001080:	2b00      	cmp	r3, #0
 8001082:	d005      	beq.n	8001090 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001088:	687a      	ldr	r2, [r7, #4]
 800108a:	0010      	movs	r0, r2
 800108c:	4798      	blx	r3
    }
  }
}
 800108e:	e7ff      	b.n	8001090 <HAL_DMA_IRQHandler+0x13c>
 8001090:	46c0      	nop			; (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	b004      	add	sp, #16
 8001096:	bd80      	pop	{r7, pc}

08001098 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ae:	2101      	movs	r1, #1
 80010b0:	4091      	lsls	r1, r2
 80010b2:	000a      	movs	r2, r1
 80010b4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	683a      	ldr	r2, [r7, #0]
 80010bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b10      	cmp	r3, #16
 80010c4:	d108      	bne.n	80010d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	68ba      	ldr	r2, [r7, #8]
 80010d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80010d6:	e007      	b.n	80010e8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	60da      	str	r2, [r3, #12]
}
 80010e8:	46c0      	nop			; (mov r8, r8)
 80010ea:	46bd      	mov	sp, r7
 80010ec:	b004      	add	sp, #16
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a08      	ldr	r2, [pc, #32]	; (8001120 <DMA_CalcBaseAndBitshift+0x30>)
 80010fe:	4694      	mov	ip, r2
 8001100:	4463      	add	r3, ip
 8001102:	2114      	movs	r1, #20
 8001104:	0018      	movs	r0, r3
 8001106:	f7ff f807 	bl	8000118 <__udivsi3>
 800110a:	0003      	movs	r3, r0
 800110c:	009a      	lsls	r2, r3, #2
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a03      	ldr	r2, [pc, #12]	; (8001124 <DMA_CalcBaseAndBitshift+0x34>)
 8001116:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001118:	46c0      	nop			; (mov r8, r8)
 800111a:	46bd      	mov	sp, r7
 800111c:	b002      	add	sp, #8
 800111e:	bd80      	pop	{r7, pc}
 8001120:	bffdfff8 	.word	0xbffdfff8
 8001124:	40020000 	.word	0x40020000

08001128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001136:	e14f      	b.n	80013d8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2101      	movs	r1, #1
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	4091      	lsls	r1, r2
 8001142:	000a      	movs	r2, r1
 8001144:	4013      	ands	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d100      	bne.n	8001150 <HAL_GPIO_Init+0x28>
 800114e:	e140      	b.n	80013d2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	2203      	movs	r2, #3
 8001156:	4013      	ands	r3, r2
 8001158:	2b01      	cmp	r3, #1
 800115a:	d005      	beq.n	8001168 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	2203      	movs	r2, #3
 8001162:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001164:	2b02      	cmp	r3, #2
 8001166:	d130      	bne.n	80011ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	2203      	movs	r2, #3
 8001174:	409a      	lsls	r2, r3
 8001176:	0013      	movs	r3, r2
 8001178:	43da      	mvns	r2, r3
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	68da      	ldr	r2, [r3, #12]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	409a      	lsls	r2, r3
 800118a:	0013      	movs	r3, r2
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	4313      	orrs	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800119e:	2201      	movs	r2, #1
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	409a      	lsls	r2, r3
 80011a4:	0013      	movs	r3, r2
 80011a6:	43da      	mvns	r2, r3
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4013      	ands	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	091b      	lsrs	r3, r3, #4
 80011b4:	2201      	movs	r2, #1
 80011b6:	401a      	ands	r2, r3
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	409a      	lsls	r2, r3
 80011bc:	0013      	movs	r3, r2
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	2203      	movs	r2, #3
 80011d0:	4013      	ands	r3, r2
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	d017      	beq.n	8001206 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	409a      	lsls	r2, r3
 80011e4:	0013      	movs	r3, r2
 80011e6:	43da      	mvns	r2, r3
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	4013      	ands	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	409a      	lsls	r2, r3
 80011f8:	0013      	movs	r3, r2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2203      	movs	r2, #3
 800120c:	4013      	ands	r3, r2
 800120e:	2b02      	cmp	r3, #2
 8001210:	d123      	bne.n	800125a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	08da      	lsrs	r2, r3, #3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3208      	adds	r2, #8
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	58d3      	ldr	r3, [r2, r3]
 800121e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	2207      	movs	r2, #7
 8001224:	4013      	ands	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	220f      	movs	r2, #15
 800122a:	409a      	lsls	r2, r3
 800122c:	0013      	movs	r3, r2
 800122e:	43da      	mvns	r2, r3
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	4013      	ands	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	691a      	ldr	r2, [r3, #16]
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	2107      	movs	r1, #7
 800123e:	400b      	ands	r3, r1
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	409a      	lsls	r2, r3
 8001244:	0013      	movs	r3, r2
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	08da      	lsrs	r2, r3, #3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3208      	adds	r2, #8
 8001254:	0092      	lsls	r2, r2, #2
 8001256:	6939      	ldr	r1, [r7, #16]
 8001258:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	2203      	movs	r2, #3
 8001266:	409a      	lsls	r2, r3
 8001268:	0013      	movs	r3, r2
 800126a:	43da      	mvns	r2, r3
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2203      	movs	r2, #3
 8001278:	401a      	ands	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	409a      	lsls	r2, r3
 8001280:	0013      	movs	r3, r2
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	23c0      	movs	r3, #192	; 0xc0
 8001294:	029b      	lsls	r3, r3, #10
 8001296:	4013      	ands	r3, r2
 8001298:	d100      	bne.n	800129c <HAL_GPIO_Init+0x174>
 800129a:	e09a      	b.n	80013d2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129c:	4b54      	ldr	r3, [pc, #336]	; (80013f0 <HAL_GPIO_Init+0x2c8>)
 800129e:	699a      	ldr	r2, [r3, #24]
 80012a0:	4b53      	ldr	r3, [pc, #332]	; (80013f0 <HAL_GPIO_Init+0x2c8>)
 80012a2:	2101      	movs	r1, #1
 80012a4:	430a      	orrs	r2, r1
 80012a6:	619a      	str	r2, [r3, #24]
 80012a8:	4b51      	ldr	r3, [pc, #324]	; (80013f0 <HAL_GPIO_Init+0x2c8>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	2201      	movs	r2, #1
 80012ae:	4013      	ands	r3, r2
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80012b4:	4a4f      	ldr	r2, [pc, #316]	; (80013f4 <HAL_GPIO_Init+0x2cc>)
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	089b      	lsrs	r3, r3, #2
 80012ba:	3302      	adds	r3, #2
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	589b      	ldr	r3, [r3, r2]
 80012c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	2203      	movs	r2, #3
 80012c6:	4013      	ands	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	220f      	movs	r2, #15
 80012cc:	409a      	lsls	r2, r3
 80012ce:	0013      	movs	r3, r2
 80012d0:	43da      	mvns	r2, r3
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	4013      	ands	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	2390      	movs	r3, #144	; 0x90
 80012dc:	05db      	lsls	r3, r3, #23
 80012de:	429a      	cmp	r2, r3
 80012e0:	d013      	beq.n	800130a <HAL_GPIO_Init+0x1e2>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a44      	ldr	r2, [pc, #272]	; (80013f8 <HAL_GPIO_Init+0x2d0>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d00d      	beq.n	8001306 <HAL_GPIO_Init+0x1de>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a43      	ldr	r2, [pc, #268]	; (80013fc <HAL_GPIO_Init+0x2d4>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d007      	beq.n	8001302 <HAL_GPIO_Init+0x1da>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a42      	ldr	r2, [pc, #264]	; (8001400 <HAL_GPIO_Init+0x2d8>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d101      	bne.n	80012fe <HAL_GPIO_Init+0x1d6>
 80012fa:	2303      	movs	r3, #3
 80012fc:	e006      	b.n	800130c <HAL_GPIO_Init+0x1e4>
 80012fe:	2305      	movs	r3, #5
 8001300:	e004      	b.n	800130c <HAL_GPIO_Init+0x1e4>
 8001302:	2302      	movs	r3, #2
 8001304:	e002      	b.n	800130c <HAL_GPIO_Init+0x1e4>
 8001306:	2301      	movs	r3, #1
 8001308:	e000      	b.n	800130c <HAL_GPIO_Init+0x1e4>
 800130a:	2300      	movs	r3, #0
 800130c:	697a      	ldr	r2, [r7, #20]
 800130e:	2103      	movs	r1, #3
 8001310:	400a      	ands	r2, r1
 8001312:	0092      	lsls	r2, r2, #2
 8001314:	4093      	lsls	r3, r2
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	4313      	orrs	r3, r2
 800131a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800131c:	4935      	ldr	r1, [pc, #212]	; (80013f4 <HAL_GPIO_Init+0x2cc>)
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	089b      	lsrs	r3, r3, #2
 8001322:	3302      	adds	r3, #2
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800132a:	4b36      	ldr	r3, [pc, #216]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	43da      	mvns	r2, r3
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	4013      	ands	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685a      	ldr	r2, [r3, #4]
 800133e:	2380      	movs	r3, #128	; 0x80
 8001340:	035b      	lsls	r3, r3, #13
 8001342:	4013      	ands	r3, r2
 8001344:	d003      	beq.n	800134e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4313      	orrs	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800134e:	4b2d      	ldr	r3, [pc, #180]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001354:	4b2b      	ldr	r3, [pc, #172]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 8001356:	68db      	ldr	r3, [r3, #12]
 8001358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	43da      	mvns	r2, r3
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	4013      	ands	r3, r2
 8001362:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685a      	ldr	r2, [r3, #4]
 8001368:	2380      	movs	r3, #128	; 0x80
 800136a:	039b      	lsls	r3, r3, #14
 800136c:	4013      	ands	r3, r2
 800136e:	d003      	beq.n	8001378 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001370:	693a      	ldr	r2, [r7, #16]
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	4313      	orrs	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001378:	4b22      	ldr	r3, [pc, #136]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800137e:	4b21      	ldr	r3, [pc, #132]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	43da      	mvns	r2, r3
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	4013      	ands	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685a      	ldr	r2, [r3, #4]
 8001392:	2380      	movs	r3, #128	; 0x80
 8001394:	029b      	lsls	r3, r3, #10
 8001396:	4013      	ands	r3, r2
 8001398:	d003      	beq.n	80013a2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	4313      	orrs	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80013a2:	4b18      	ldr	r3, [pc, #96]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80013a8:	4b16      	ldr	r3, [pc, #88]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	43da      	mvns	r2, r3
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	4013      	ands	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	685a      	ldr	r2, [r3, #4]
 80013bc:	2380      	movs	r3, #128	; 0x80
 80013be:	025b      	lsls	r3, r3, #9
 80013c0:	4013      	ands	r3, r2
 80013c2:	d003      	beq.n	80013cc <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80013c4:	693a      	ldr	r2, [r7, #16]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013cc:	4b0d      	ldr	r3, [pc, #52]	; (8001404 <HAL_GPIO_Init+0x2dc>)
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	3301      	adds	r3, #1
 80013d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	40da      	lsrs	r2, r3
 80013e0:	1e13      	subs	r3, r2, #0
 80013e2:	d000      	beq.n	80013e6 <HAL_GPIO_Init+0x2be>
 80013e4:	e6a8      	b.n	8001138 <HAL_GPIO_Init+0x10>
  } 
}
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	46c0      	nop			; (mov r8, r8)
 80013ea:	46bd      	mov	sp, r7
 80013ec:	b006      	add	sp, #24
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40010000 	.word	0x40010000
 80013f8:	48000400 	.word	0x48000400
 80013fc:	48000800 	.word	0x48000800
 8001400:	48000c00 	.word	0x48000c00
 8001404:	40010400 	.word	0x40010400

08001408 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	000a      	movs	r2, r1
 8001412:	1cbb      	adds	r3, r7, #2
 8001414:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	1cba      	adds	r2, r7, #2
 800141c:	8812      	ldrh	r2, [r2, #0]
 800141e:	4013      	ands	r3, r2
 8001420:	d004      	beq.n	800142c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001422:	230f      	movs	r3, #15
 8001424:	18fb      	adds	r3, r7, r3
 8001426:	2201      	movs	r2, #1
 8001428:	701a      	strb	r2, [r3, #0]
 800142a:	e003      	b.n	8001434 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800142c:	230f      	movs	r3, #15
 800142e:	18fb      	adds	r3, r7, r3
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001434:	230f      	movs	r3, #15
 8001436:	18fb      	adds	r3, r7, r3
 8001438:	781b      	ldrb	r3, [r3, #0]
  }
 800143a:	0018      	movs	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	b004      	add	sp, #16
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b088      	sub	sp, #32
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d101      	bne.n	8001456 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e301      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2201      	movs	r2, #1
 800145c:	4013      	ands	r3, r2
 800145e:	d100      	bne.n	8001462 <HAL_RCC_OscConfig+0x1e>
 8001460:	e08d      	b.n	800157e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001462:	4bc3      	ldr	r3, [pc, #780]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	220c      	movs	r2, #12
 8001468:	4013      	ands	r3, r2
 800146a:	2b04      	cmp	r3, #4
 800146c:	d00e      	beq.n	800148c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800146e:	4bc0      	ldr	r3, [pc, #768]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	220c      	movs	r2, #12
 8001474:	4013      	ands	r3, r2
 8001476:	2b08      	cmp	r3, #8
 8001478:	d116      	bne.n	80014a8 <HAL_RCC_OscConfig+0x64>
 800147a:	4bbd      	ldr	r3, [pc, #756]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	2380      	movs	r3, #128	; 0x80
 8001480:	025b      	lsls	r3, r3, #9
 8001482:	401a      	ands	r2, r3
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	025b      	lsls	r3, r3, #9
 8001488:	429a      	cmp	r2, r3
 800148a:	d10d      	bne.n	80014a8 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800148c:	4bb8      	ldr	r3, [pc, #736]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	029b      	lsls	r3, r3, #10
 8001494:	4013      	ands	r3, r2
 8001496:	d100      	bne.n	800149a <HAL_RCC_OscConfig+0x56>
 8001498:	e070      	b.n	800157c <HAL_RCC_OscConfig+0x138>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d000      	beq.n	80014a4 <HAL_RCC_OscConfig+0x60>
 80014a2:	e06b      	b.n	800157c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e2d8      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d107      	bne.n	80014c0 <HAL_RCC_OscConfig+0x7c>
 80014b0:	4baf      	ldr	r3, [pc, #700]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	4bae      	ldr	r3, [pc, #696]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014b6:	2180      	movs	r1, #128	; 0x80
 80014b8:	0249      	lsls	r1, r1, #9
 80014ba:	430a      	orrs	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	e02f      	b.n	8001520 <HAL_RCC_OscConfig+0xdc>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d10c      	bne.n	80014e2 <HAL_RCC_OscConfig+0x9e>
 80014c8:	4ba9      	ldr	r3, [pc, #676]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4ba8      	ldr	r3, [pc, #672]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014ce:	49a9      	ldr	r1, [pc, #676]	; (8001774 <HAL_RCC_OscConfig+0x330>)
 80014d0:	400a      	ands	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	4ba6      	ldr	r3, [pc, #664]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4ba5      	ldr	r3, [pc, #660]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014da:	49a7      	ldr	r1, [pc, #668]	; (8001778 <HAL_RCC_OscConfig+0x334>)
 80014dc:	400a      	ands	r2, r1
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	e01e      	b.n	8001520 <HAL_RCC_OscConfig+0xdc>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2b05      	cmp	r3, #5
 80014e8:	d10e      	bne.n	8001508 <HAL_RCC_OscConfig+0xc4>
 80014ea:	4ba1      	ldr	r3, [pc, #644]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	4ba0      	ldr	r3, [pc, #640]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014f0:	2180      	movs	r1, #128	; 0x80
 80014f2:	02c9      	lsls	r1, r1, #11
 80014f4:	430a      	orrs	r2, r1
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	4b9d      	ldr	r3, [pc, #628]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	4b9c      	ldr	r3, [pc, #624]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80014fe:	2180      	movs	r1, #128	; 0x80
 8001500:	0249      	lsls	r1, r1, #9
 8001502:	430a      	orrs	r2, r1
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	e00b      	b.n	8001520 <HAL_RCC_OscConfig+0xdc>
 8001508:	4b99      	ldr	r3, [pc, #612]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b98      	ldr	r3, [pc, #608]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800150e:	4999      	ldr	r1, [pc, #612]	; (8001774 <HAL_RCC_OscConfig+0x330>)
 8001510:	400a      	ands	r2, r1
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	4b96      	ldr	r3, [pc, #600]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	4b95      	ldr	r3, [pc, #596]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800151a:	4997      	ldr	r1, [pc, #604]	; (8001778 <HAL_RCC_OscConfig+0x334>)
 800151c:	400a      	ands	r2, r1
 800151e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d014      	beq.n	8001552 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001528:	f7ff fb5a 	bl	8000be0 <HAL_GetTick>
 800152c:	0003      	movs	r3, r0
 800152e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001532:	f7ff fb55 	bl	8000be0 <HAL_GetTick>
 8001536:	0002      	movs	r2, r0
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b64      	cmp	r3, #100	; 0x64
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e28a      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001544:	4b8a      	ldr	r3, [pc, #552]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	2380      	movs	r3, #128	; 0x80
 800154a:	029b      	lsls	r3, r3, #10
 800154c:	4013      	ands	r3, r2
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0xee>
 8001550:	e015      	b.n	800157e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001552:	f7ff fb45 	bl	8000be0 <HAL_GetTick>
 8001556:	0003      	movs	r3, r0
 8001558:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800155c:	f7ff fb40 	bl	8000be0 <HAL_GetTick>
 8001560:	0002      	movs	r2, r0
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b64      	cmp	r3, #100	; 0x64
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e275      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800156e:	4b80      	ldr	r3, [pc, #512]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	2380      	movs	r3, #128	; 0x80
 8001574:	029b      	lsls	r3, r3, #10
 8001576:	4013      	ands	r3, r2
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0x118>
 800157a:	e000      	b.n	800157e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800157c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2202      	movs	r2, #2
 8001584:	4013      	ands	r3, r2
 8001586:	d100      	bne.n	800158a <HAL_RCC_OscConfig+0x146>
 8001588:	e069      	b.n	800165e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800158a:	4b79      	ldr	r3, [pc, #484]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	220c      	movs	r2, #12
 8001590:	4013      	ands	r3, r2
 8001592:	d00b      	beq.n	80015ac <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001594:	4b76      	ldr	r3, [pc, #472]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	220c      	movs	r2, #12
 800159a:	4013      	ands	r3, r2
 800159c:	2b08      	cmp	r3, #8
 800159e:	d11c      	bne.n	80015da <HAL_RCC_OscConfig+0x196>
 80015a0:	4b73      	ldr	r3, [pc, #460]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	2380      	movs	r3, #128	; 0x80
 80015a6:	025b      	lsls	r3, r3, #9
 80015a8:	4013      	ands	r3, r2
 80015aa:	d116      	bne.n	80015da <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ac:	4b70      	ldr	r3, [pc, #448]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2202      	movs	r2, #2
 80015b2:	4013      	ands	r3, r2
 80015b4:	d005      	beq.n	80015c2 <HAL_RCC_OscConfig+0x17e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d001      	beq.n	80015c2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e24b      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c2:	4b6b      	ldr	r3, [pc, #428]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	22f8      	movs	r2, #248	; 0xf8
 80015c8:	4393      	bics	r3, r2
 80015ca:	0019      	movs	r1, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	691b      	ldr	r3, [r3, #16]
 80015d0:	00da      	lsls	r2, r3, #3
 80015d2:	4b67      	ldr	r3, [pc, #412]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80015d4:	430a      	orrs	r2, r1
 80015d6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d8:	e041      	b.n	800165e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d024      	beq.n	800162c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e2:	4b63      	ldr	r3, [pc, #396]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4b62      	ldr	r3, [pc, #392]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80015e8:	2101      	movs	r1, #1
 80015ea:	430a      	orrs	r2, r1
 80015ec:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ee:	f7ff faf7 	bl	8000be0 <HAL_GetTick>
 80015f2:	0003      	movs	r3, r0
 80015f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f6:	e008      	b.n	800160a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015f8:	f7ff faf2 	bl	8000be0 <HAL_GetTick>
 80015fc:	0002      	movs	r2, r0
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b02      	cmp	r3, #2
 8001604:	d901      	bls.n	800160a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e227      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800160a:	4b59      	ldr	r3, [pc, #356]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2202      	movs	r2, #2
 8001610:	4013      	ands	r3, r2
 8001612:	d0f1      	beq.n	80015f8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001614:	4b56      	ldr	r3, [pc, #344]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	22f8      	movs	r2, #248	; 0xf8
 800161a:	4393      	bics	r3, r2
 800161c:	0019      	movs	r1, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	00da      	lsls	r2, r3, #3
 8001624:	4b52      	ldr	r3, [pc, #328]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001626:	430a      	orrs	r2, r1
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	e018      	b.n	800165e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800162c:	4b50      	ldr	r3, [pc, #320]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	4b4f      	ldr	r3, [pc, #316]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001632:	2101      	movs	r1, #1
 8001634:	438a      	bics	r2, r1
 8001636:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001638:	f7ff fad2 	bl	8000be0 <HAL_GetTick>
 800163c:	0003      	movs	r3, r0
 800163e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001640:	e008      	b.n	8001654 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001642:	f7ff facd 	bl	8000be0 <HAL_GetTick>
 8001646:	0002      	movs	r2, r0
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e202      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001654:	4b46      	ldr	r3, [pc, #280]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2202      	movs	r2, #2
 800165a:	4013      	ands	r3, r2
 800165c:	d1f1      	bne.n	8001642 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2208      	movs	r2, #8
 8001664:	4013      	ands	r3, r2
 8001666:	d036      	beq.n	80016d6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69db      	ldr	r3, [r3, #28]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d019      	beq.n	80016a4 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001670:	4b3f      	ldr	r3, [pc, #252]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001674:	4b3e      	ldr	r3, [pc, #248]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001676:	2101      	movs	r1, #1
 8001678:	430a      	orrs	r2, r1
 800167a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800167c:	f7ff fab0 	bl	8000be0 <HAL_GetTick>
 8001680:	0003      	movs	r3, r0
 8001682:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001686:	f7ff faab 	bl	8000be0 <HAL_GetTick>
 800168a:	0002      	movs	r2, r0
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e1e0      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001698:	4b35      	ldr	r3, [pc, #212]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 800169a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800169c:	2202      	movs	r2, #2
 800169e:	4013      	ands	r3, r2
 80016a0:	d0f1      	beq.n	8001686 <HAL_RCC_OscConfig+0x242>
 80016a2:	e018      	b.n	80016d6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016a4:	4b32      	ldr	r3, [pc, #200]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80016a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016a8:	4b31      	ldr	r3, [pc, #196]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80016aa:	2101      	movs	r1, #1
 80016ac:	438a      	bics	r2, r1
 80016ae:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b0:	f7ff fa96 	bl	8000be0 <HAL_GetTick>
 80016b4:	0003      	movs	r3, r0
 80016b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016b8:	e008      	b.n	80016cc <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016ba:	f7ff fa91 	bl	8000be0 <HAL_GetTick>
 80016be:	0002      	movs	r2, r0
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e1c6      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016cc:	4b28      	ldr	r3, [pc, #160]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80016ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d0:	2202      	movs	r2, #2
 80016d2:	4013      	ands	r3, r2
 80016d4:	d1f1      	bne.n	80016ba <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2204      	movs	r2, #4
 80016dc:	4013      	ands	r3, r2
 80016de:	d100      	bne.n	80016e2 <HAL_RCC_OscConfig+0x29e>
 80016e0:	e0b4      	b.n	800184c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016e2:	201f      	movs	r0, #31
 80016e4:	183b      	adds	r3, r7, r0
 80016e6:	2200      	movs	r2, #0
 80016e8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ea:	4b21      	ldr	r3, [pc, #132]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80016ec:	69da      	ldr	r2, [r3, #28]
 80016ee:	2380      	movs	r3, #128	; 0x80
 80016f0:	055b      	lsls	r3, r3, #21
 80016f2:	4013      	ands	r3, r2
 80016f4:	d110      	bne.n	8001718 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80016f8:	69da      	ldr	r2, [r3, #28]
 80016fa:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 80016fc:	2180      	movs	r1, #128	; 0x80
 80016fe:	0549      	lsls	r1, r1, #21
 8001700:	430a      	orrs	r2, r1
 8001702:	61da      	str	r2, [r3, #28]
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001706:	69da      	ldr	r2, [r3, #28]
 8001708:	2380      	movs	r3, #128	; 0x80
 800170a:	055b      	lsls	r3, r3, #21
 800170c:	4013      	ands	r3, r2
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001712:	183b      	adds	r3, r7, r0
 8001714:	2201      	movs	r2, #1
 8001716:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001718:	4b18      	ldr	r3, [pc, #96]	; (800177c <HAL_RCC_OscConfig+0x338>)
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4013      	ands	r3, r2
 8001722:	d11a      	bne.n	800175a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001724:	4b15      	ldr	r3, [pc, #84]	; (800177c <HAL_RCC_OscConfig+0x338>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <HAL_RCC_OscConfig+0x338>)
 800172a:	2180      	movs	r1, #128	; 0x80
 800172c:	0049      	lsls	r1, r1, #1
 800172e:	430a      	orrs	r2, r1
 8001730:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001732:	f7ff fa55 	bl	8000be0 <HAL_GetTick>
 8001736:	0003      	movs	r3, r0
 8001738:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800173c:	f7ff fa50 	bl	8000be0 <HAL_GetTick>
 8001740:	0002      	movs	r2, r0
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b64      	cmp	r3, #100	; 0x64
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e185      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800174e:	4b0b      	ldr	r3, [pc, #44]	; (800177c <HAL_RCC_OscConfig+0x338>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	2380      	movs	r3, #128	; 0x80
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	4013      	ands	r3, r2
 8001758:	d0f0      	beq.n	800173c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d10e      	bne.n	8001780 <HAL_RCC_OscConfig+0x33c>
 8001762:	4b03      	ldr	r3, [pc, #12]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001764:	6a1a      	ldr	r2, [r3, #32]
 8001766:	4b02      	ldr	r3, [pc, #8]	; (8001770 <HAL_RCC_OscConfig+0x32c>)
 8001768:	2101      	movs	r1, #1
 800176a:	430a      	orrs	r2, r1
 800176c:	621a      	str	r2, [r3, #32]
 800176e:	e035      	b.n	80017dc <HAL_RCC_OscConfig+0x398>
 8001770:	40021000 	.word	0x40021000
 8001774:	fffeffff 	.word	0xfffeffff
 8001778:	fffbffff 	.word	0xfffbffff
 800177c:	40007000 	.word	0x40007000
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10c      	bne.n	80017a2 <HAL_RCC_OscConfig+0x35e>
 8001788:	4bb6      	ldr	r3, [pc, #728]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 800178a:	6a1a      	ldr	r2, [r3, #32]
 800178c:	4bb5      	ldr	r3, [pc, #724]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 800178e:	2101      	movs	r1, #1
 8001790:	438a      	bics	r2, r1
 8001792:	621a      	str	r2, [r3, #32]
 8001794:	4bb3      	ldr	r3, [pc, #716]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001796:	6a1a      	ldr	r2, [r3, #32]
 8001798:	4bb2      	ldr	r3, [pc, #712]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 800179a:	2104      	movs	r1, #4
 800179c:	438a      	bics	r2, r1
 800179e:	621a      	str	r2, [r3, #32]
 80017a0:	e01c      	b.n	80017dc <HAL_RCC_OscConfig+0x398>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2b05      	cmp	r3, #5
 80017a8:	d10c      	bne.n	80017c4 <HAL_RCC_OscConfig+0x380>
 80017aa:	4bae      	ldr	r3, [pc, #696]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80017ac:	6a1a      	ldr	r2, [r3, #32]
 80017ae:	4bad      	ldr	r3, [pc, #692]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80017b0:	2104      	movs	r1, #4
 80017b2:	430a      	orrs	r2, r1
 80017b4:	621a      	str	r2, [r3, #32]
 80017b6:	4bab      	ldr	r3, [pc, #684]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80017b8:	6a1a      	ldr	r2, [r3, #32]
 80017ba:	4baa      	ldr	r3, [pc, #680]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80017bc:	2101      	movs	r1, #1
 80017be:	430a      	orrs	r2, r1
 80017c0:	621a      	str	r2, [r3, #32]
 80017c2:	e00b      	b.n	80017dc <HAL_RCC_OscConfig+0x398>
 80017c4:	4ba7      	ldr	r3, [pc, #668]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80017c6:	6a1a      	ldr	r2, [r3, #32]
 80017c8:	4ba6      	ldr	r3, [pc, #664]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80017ca:	2101      	movs	r1, #1
 80017cc:	438a      	bics	r2, r1
 80017ce:	621a      	str	r2, [r3, #32]
 80017d0:	4ba4      	ldr	r3, [pc, #656]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80017d2:	6a1a      	ldr	r2, [r3, #32]
 80017d4:	4ba3      	ldr	r3, [pc, #652]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80017d6:	2104      	movs	r1, #4
 80017d8:	438a      	bics	r2, r1
 80017da:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d014      	beq.n	800180e <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e4:	f7ff f9fc 	bl	8000be0 <HAL_GetTick>
 80017e8:	0003      	movs	r3, r0
 80017ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ec:	e009      	b.n	8001802 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017ee:	f7ff f9f7 	bl	8000be0 <HAL_GetTick>
 80017f2:	0002      	movs	r2, r0
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	4a9b      	ldr	r2, [pc, #620]	; (8001a68 <HAL_RCC_OscConfig+0x624>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e12b      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001802:	4b98      	ldr	r3, [pc, #608]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	2202      	movs	r2, #2
 8001808:	4013      	ands	r3, r2
 800180a:	d0f0      	beq.n	80017ee <HAL_RCC_OscConfig+0x3aa>
 800180c:	e013      	b.n	8001836 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800180e:	f7ff f9e7 	bl	8000be0 <HAL_GetTick>
 8001812:	0003      	movs	r3, r0
 8001814:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001816:	e009      	b.n	800182c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001818:	f7ff f9e2 	bl	8000be0 <HAL_GetTick>
 800181c:	0002      	movs	r2, r0
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	4a91      	ldr	r2, [pc, #580]	; (8001a68 <HAL_RCC_OscConfig+0x624>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d901      	bls.n	800182c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e116      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800182c:	4b8d      	ldr	r3, [pc, #564]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 800182e:	6a1b      	ldr	r3, [r3, #32]
 8001830:	2202      	movs	r2, #2
 8001832:	4013      	ands	r3, r2
 8001834:	d1f0      	bne.n	8001818 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001836:	231f      	movs	r3, #31
 8001838:	18fb      	adds	r3, r7, r3
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d105      	bne.n	800184c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001840:	4b88      	ldr	r3, [pc, #544]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001842:	69da      	ldr	r2, [r3, #28]
 8001844:	4b87      	ldr	r3, [pc, #540]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001846:	4989      	ldr	r1, [pc, #548]	; (8001a6c <HAL_RCC_OscConfig+0x628>)
 8001848:	400a      	ands	r2, r1
 800184a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2210      	movs	r2, #16
 8001852:	4013      	ands	r3, r2
 8001854:	d063      	beq.n	800191e <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	2b01      	cmp	r3, #1
 800185c:	d12a      	bne.n	80018b4 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800185e:	4b81      	ldr	r3, [pc, #516]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001860:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001862:	4b80      	ldr	r3, [pc, #512]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001864:	2104      	movs	r1, #4
 8001866:	430a      	orrs	r2, r1
 8001868:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800186a:	4b7e      	ldr	r3, [pc, #504]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 800186c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800186e:	4b7d      	ldr	r3, [pc, #500]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001870:	2101      	movs	r1, #1
 8001872:	430a      	orrs	r2, r1
 8001874:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001876:	f7ff f9b3 	bl	8000be0 <HAL_GetTick>
 800187a:	0003      	movs	r3, r0
 800187c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800187e:	e008      	b.n	8001892 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001880:	f7ff f9ae 	bl	8000be0 <HAL_GetTick>
 8001884:	0002      	movs	r2, r0
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e0e3      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001892:	4b74      	ldr	r3, [pc, #464]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001896:	2202      	movs	r2, #2
 8001898:	4013      	ands	r3, r2
 800189a:	d0f1      	beq.n	8001880 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800189c:	4b71      	ldr	r3, [pc, #452]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 800189e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018a0:	22f8      	movs	r2, #248	; 0xf8
 80018a2:	4393      	bics	r3, r2
 80018a4:	0019      	movs	r1, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	00da      	lsls	r2, r3, #3
 80018ac:	4b6d      	ldr	r3, [pc, #436]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018ae:	430a      	orrs	r2, r1
 80018b0:	635a      	str	r2, [r3, #52]	; 0x34
 80018b2:	e034      	b.n	800191e <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	3305      	adds	r3, #5
 80018ba:	d111      	bne.n	80018e0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80018bc:	4b69      	ldr	r3, [pc, #420]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018c0:	4b68      	ldr	r3, [pc, #416]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018c2:	2104      	movs	r1, #4
 80018c4:	438a      	bics	r2, r1
 80018c6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80018c8:	4b66      	ldr	r3, [pc, #408]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018cc:	22f8      	movs	r2, #248	; 0xf8
 80018ce:	4393      	bics	r3, r2
 80018d0:	0019      	movs	r1, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	00da      	lsls	r2, r3, #3
 80018d8:	4b62      	ldr	r3, [pc, #392]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018da:	430a      	orrs	r2, r1
 80018dc:	635a      	str	r2, [r3, #52]	; 0x34
 80018de:	e01e      	b.n	800191e <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80018e0:	4b60      	ldr	r3, [pc, #384]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018e4:	4b5f      	ldr	r3, [pc, #380]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018e6:	2104      	movs	r1, #4
 80018e8:	430a      	orrs	r2, r1
 80018ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80018ec:	4b5d      	ldr	r3, [pc, #372]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018f0:	4b5c      	ldr	r3, [pc, #368]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80018f2:	2101      	movs	r1, #1
 80018f4:	438a      	bics	r2, r1
 80018f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f8:	f7ff f972 	bl	8000be0 <HAL_GetTick>
 80018fc:	0003      	movs	r3, r0
 80018fe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001900:	e008      	b.n	8001914 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001902:	f7ff f96d 	bl	8000be0 <HAL_GetTick>
 8001906:	0002      	movs	r2, r0
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e0a2      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001914:	4b53      	ldr	r3, [pc, #332]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001916:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001918:	2202      	movs	r2, #2
 800191a:	4013      	ands	r3, r2
 800191c:	d1f1      	bne.n	8001902 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d100      	bne.n	8001928 <HAL_RCC_OscConfig+0x4e4>
 8001926:	e097      	b.n	8001a58 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001928:	4b4e      	ldr	r3, [pc, #312]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	220c      	movs	r2, #12
 800192e:	4013      	ands	r3, r2
 8001930:	2b08      	cmp	r3, #8
 8001932:	d100      	bne.n	8001936 <HAL_RCC_OscConfig+0x4f2>
 8001934:	e06b      	b.n	8001a0e <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6a1b      	ldr	r3, [r3, #32]
 800193a:	2b02      	cmp	r3, #2
 800193c:	d14c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800193e:	4b49      	ldr	r3, [pc, #292]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	4b48      	ldr	r3, [pc, #288]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001944:	494a      	ldr	r1, [pc, #296]	; (8001a70 <HAL_RCC_OscConfig+0x62c>)
 8001946:	400a      	ands	r2, r1
 8001948:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194a:	f7ff f949 	bl	8000be0 <HAL_GetTick>
 800194e:	0003      	movs	r3, r0
 8001950:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001954:	f7ff f944 	bl	8000be0 <HAL_GetTick>
 8001958:	0002      	movs	r2, r0
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e079      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001966:	4b3f      	ldr	r3, [pc, #252]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	2380      	movs	r3, #128	; 0x80
 800196c:	049b      	lsls	r3, r3, #18
 800196e:	4013      	ands	r3, r2
 8001970:	d1f0      	bne.n	8001954 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001972:	4b3c      	ldr	r3, [pc, #240]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001976:	220f      	movs	r2, #15
 8001978:	4393      	bics	r3, r2
 800197a:	0019      	movs	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001980:	4b38      	ldr	r3, [pc, #224]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001982:	430a      	orrs	r2, r1
 8001984:	62da      	str	r2, [r3, #44]	; 0x2c
 8001986:	4b37      	ldr	r3, [pc, #220]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4a3a      	ldr	r2, [pc, #232]	; (8001a74 <HAL_RCC_OscConfig+0x630>)
 800198c:	4013      	ands	r3, r2
 800198e:	0019      	movs	r1, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001998:	431a      	orrs	r2, r3
 800199a:	4b32      	ldr	r3, [pc, #200]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 800199c:	430a      	orrs	r2, r1
 800199e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019a0:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	4b2f      	ldr	r3, [pc, #188]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	0449      	lsls	r1, r1, #17
 80019aa:	430a      	orrs	r2, r1
 80019ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ae:	f7ff f917 	bl	8000be0 <HAL_GetTick>
 80019b2:	0003      	movs	r3, r0
 80019b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019b8:	f7ff f912 	bl	8000be0 <HAL_GetTick>
 80019bc:	0002      	movs	r2, r0
 80019be:	69bb      	ldr	r3, [r7, #24]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e047      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019ca:	4b26      	ldr	r3, [pc, #152]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	049b      	lsls	r3, r3, #18
 80019d2:	4013      	ands	r3, r2
 80019d4:	d0f0      	beq.n	80019b8 <HAL_RCC_OscConfig+0x574>
 80019d6:	e03f      	b.n	8001a58 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d8:	4b22      	ldr	r3, [pc, #136]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b21      	ldr	r3, [pc, #132]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 80019de:	4924      	ldr	r1, [pc, #144]	; (8001a70 <HAL_RCC_OscConfig+0x62c>)
 80019e0:	400a      	ands	r2, r1
 80019e2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e4:	f7ff f8fc 	bl	8000be0 <HAL_GetTick>
 80019e8:	0003      	movs	r3, r0
 80019ea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019ec:	e008      	b.n	8001a00 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ee:	f7ff f8f7 	bl	8000be0 <HAL_GetTick>
 80019f2:	0002      	movs	r2, r0
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e02c      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a00:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	049b      	lsls	r3, r3, #18
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d1f0      	bne.n	80019ee <HAL_RCC_OscConfig+0x5aa>
 8001a0c:	e024      	b.n	8001a58 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d101      	bne.n	8001a1a <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e01f      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001a1a:	4b12      	ldr	r3, [pc, #72]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001a20:	4b10      	ldr	r3, [pc, #64]	; (8001a64 <HAL_RCC_OscConfig+0x620>)
 8001a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a24:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	2380      	movs	r3, #128	; 0x80
 8001a2a:	025b      	lsls	r3, r3, #9
 8001a2c:	401a      	ands	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d10e      	bne.n	8001a54 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	220f      	movs	r2, #15
 8001a3a:	401a      	ands	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d107      	bne.n	8001a54 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001a44:	697a      	ldr	r2, [r7, #20]
 8001a46:	23f0      	movs	r3, #240	; 0xf0
 8001a48:	039b      	lsls	r3, r3, #14
 8001a4a:	401a      	ands	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e000      	b.n	8001a5a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b008      	add	sp, #32
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			; (mov r8, r8)
 8001a64:	40021000 	.word	0x40021000
 8001a68:	00001388 	.word	0x00001388
 8001a6c:	efffffff 	.word	0xefffffff
 8001a70:	feffffff 	.word	0xfeffffff
 8001a74:	ffc2ffff 	.word	0xffc2ffff

08001a78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e0b3      	b.n	8001bf4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a8c:	4b5b      	ldr	r3, [pc, #364]	; (8001bfc <HAL_RCC_ClockConfig+0x184>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2201      	movs	r2, #1
 8001a92:	4013      	ands	r3, r2
 8001a94:	683a      	ldr	r2, [r7, #0]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d911      	bls.n	8001abe <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a9a:	4b58      	ldr	r3, [pc, #352]	; (8001bfc <HAL_RCC_ClockConfig+0x184>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	4393      	bics	r3, r2
 8001aa2:	0019      	movs	r1, r3
 8001aa4:	4b55      	ldr	r3, [pc, #340]	; (8001bfc <HAL_RCC_ClockConfig+0x184>)
 8001aa6:	683a      	ldr	r2, [r7, #0]
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aac:	4b53      	ldr	r3, [pc, #332]	; (8001bfc <HAL_RCC_ClockConfig+0x184>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	683a      	ldr	r2, [r7, #0]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d001      	beq.n	8001abe <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e09a      	b.n	8001bf4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d015      	beq.n	8001af4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2204      	movs	r2, #4
 8001ace:	4013      	ands	r3, r2
 8001ad0:	d006      	beq.n	8001ae0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ad2:	4b4b      	ldr	r3, [pc, #300]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001ad4:	685a      	ldr	r2, [r3, #4]
 8001ad6:	4b4a      	ldr	r3, [pc, #296]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001ad8:	21e0      	movs	r1, #224	; 0xe0
 8001ada:	00c9      	lsls	r1, r1, #3
 8001adc:	430a      	orrs	r2, r1
 8001ade:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae0:	4b47      	ldr	r3, [pc, #284]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	22f0      	movs	r2, #240	; 0xf0
 8001ae6:	4393      	bics	r3, r2
 8001ae8:	0019      	movs	r1, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	4b44      	ldr	r3, [pc, #272]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001af0:	430a      	orrs	r2, r1
 8001af2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2201      	movs	r2, #1
 8001afa:	4013      	ands	r3, r2
 8001afc:	d040      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d107      	bne.n	8001b16 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b06:	4b3e      	ldr	r3, [pc, #248]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	029b      	lsls	r3, r3, #10
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d114      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e06e      	b.n	8001bf4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d107      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b1e:	4b38      	ldr	r3, [pc, #224]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	2380      	movs	r3, #128	; 0x80
 8001b24:	049b      	lsls	r3, r3, #18
 8001b26:	4013      	ands	r3, r2
 8001b28:	d108      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e062      	b.n	8001bf4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b2e:	4b34      	ldr	r3, [pc, #208]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2202      	movs	r2, #2
 8001b34:	4013      	ands	r3, r2
 8001b36:	d101      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e05b      	b.n	8001bf4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b3c:	4b30      	ldr	r3, [pc, #192]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	2203      	movs	r2, #3
 8001b42:	4393      	bics	r3, r2
 8001b44:	0019      	movs	r1, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	685a      	ldr	r2, [r3, #4]
 8001b4a:	4b2d      	ldr	r3, [pc, #180]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b50:	f7ff f846 	bl	8000be0 <HAL_GetTick>
 8001b54:	0003      	movs	r3, r0
 8001b56:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b58:	e009      	b.n	8001b6e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b5a:	f7ff f841 	bl	8000be0 <HAL_GetTick>
 8001b5e:	0002      	movs	r2, r0
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	4a27      	ldr	r2, [pc, #156]	; (8001c04 <HAL_RCC_ClockConfig+0x18c>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e042      	b.n	8001bf4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b6e:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	220c      	movs	r2, #12
 8001b74:	401a      	ands	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d1ec      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b80:	4b1e      	ldr	r3, [pc, #120]	; (8001bfc <HAL_RCC_ClockConfig+0x184>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2201      	movs	r2, #1
 8001b86:	4013      	ands	r3, r2
 8001b88:	683a      	ldr	r2, [r7, #0]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d211      	bcs.n	8001bb2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8e:	4b1b      	ldr	r3, [pc, #108]	; (8001bfc <HAL_RCC_ClockConfig+0x184>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2201      	movs	r2, #1
 8001b94:	4393      	bics	r3, r2
 8001b96:	0019      	movs	r1, r3
 8001b98:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <HAL_RCC_ClockConfig+0x184>)
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ba0:	4b16      	ldr	r3, [pc, #88]	; (8001bfc <HAL_RCC_ClockConfig+0x184>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d001      	beq.n	8001bb2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e020      	b.n	8001bf4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2204      	movs	r2, #4
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d009      	beq.n	8001bd0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001bbc:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	4a11      	ldr	r2, [pc, #68]	; (8001c08 <HAL_RCC_ClockConfig+0x190>)
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	0019      	movs	r1, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68da      	ldr	r2, [r3, #12]
 8001bca:	4b0d      	ldr	r3, [pc, #52]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001bcc:	430a      	orrs	r2, r1
 8001bce:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001bd0:	f000 f820 	bl	8001c14 <HAL_RCC_GetSysClockFreq>
 8001bd4:	0001      	movs	r1, r0
 8001bd6:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <HAL_RCC_ClockConfig+0x188>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	091b      	lsrs	r3, r3, #4
 8001bdc:	220f      	movs	r2, #15
 8001bde:	4013      	ands	r3, r2
 8001be0:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <HAL_RCC_ClockConfig+0x194>)
 8001be2:	5cd3      	ldrb	r3, [r2, r3]
 8001be4:	000a      	movs	r2, r1
 8001be6:	40da      	lsrs	r2, r3
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <HAL_RCC_ClockConfig+0x198>)
 8001bea:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001bec:	2003      	movs	r0, #3
 8001bee:	f7fe ffb1 	bl	8000b54 <HAL_InitTick>
  
  return HAL_OK;
 8001bf2:	2300      	movs	r3, #0
}
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b004      	add	sp, #16
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	40022000 	.word	0x40022000
 8001c00:	40021000 	.word	0x40021000
 8001c04:	00001388 	.word	0x00001388
 8001c08:	fffff8ff 	.word	0xfffff8ff
 8001c0c:	08003244 	.word	0x08003244
 8001c10:	20000000 	.word	0x20000000

08001c14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	2300      	movs	r3, #0
 8001c28:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001c2e:	4b20      	ldr	r3, [pc, #128]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	220c      	movs	r2, #12
 8001c38:	4013      	ands	r3, r2
 8001c3a:	2b04      	cmp	r3, #4
 8001c3c:	d002      	beq.n	8001c44 <HAL_RCC_GetSysClockFreq+0x30>
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d003      	beq.n	8001c4a <HAL_RCC_GetSysClockFreq+0x36>
 8001c42:	e02c      	b.n	8001c9e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c44:	4b1b      	ldr	r3, [pc, #108]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c46:	613b      	str	r3, [r7, #16]
      break;
 8001c48:	e02c      	b.n	8001ca4 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	0c9b      	lsrs	r3, r3, #18
 8001c4e:	220f      	movs	r2, #15
 8001c50:	4013      	ands	r3, r2
 8001c52:	4a19      	ldr	r2, [pc, #100]	; (8001cb8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001c54:	5cd3      	ldrb	r3, [r2, r3]
 8001c56:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001c58:	4b15      	ldr	r3, [pc, #84]	; (8001cb0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5c:	220f      	movs	r2, #15
 8001c5e:	4013      	ands	r3, r2
 8001c60:	4a16      	ldr	r2, [pc, #88]	; (8001cbc <HAL_RCC_GetSysClockFreq+0xa8>)
 8001c62:	5cd3      	ldrb	r3, [r2, r3]
 8001c64:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	025b      	lsls	r3, r3, #9
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d009      	beq.n	8001c84 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	4810      	ldr	r0, [pc, #64]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c74:	f7fe fa50 	bl	8000118 <__udivsi3>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	001a      	movs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4353      	muls	r3, r2
 8001c80:	617b      	str	r3, [r7, #20]
 8001c82:	e009      	b.n	8001c98 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001c84:	6879      	ldr	r1, [r7, #4]
 8001c86:	000a      	movs	r2, r1
 8001c88:	0152      	lsls	r2, r2, #5
 8001c8a:	1a52      	subs	r2, r2, r1
 8001c8c:	0193      	lsls	r3, r2, #6
 8001c8e:	1a9b      	subs	r3, r3, r2
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	185b      	adds	r3, r3, r1
 8001c94:	021b      	lsls	r3, r3, #8
 8001c96:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	613b      	str	r3, [r7, #16]
      break;
 8001c9c:	e002      	b.n	8001ca4 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c9e:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ca0:	613b      	str	r3, [r7, #16]
      break;
 8001ca2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ca4:	693b      	ldr	r3, [r7, #16]
}
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	b006      	add	sp, #24
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	46c0      	nop			; (mov r8, r8)
 8001cb0:	40021000 	.word	0x40021000
 8001cb4:	007a1200 	.word	0x007a1200
 8001cb8:	0800325c 	.word	0x0800325c
 8001cbc:	0800326c 	.word	0x0800326c

08001cc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc4:	4b02      	ldr	r3, [pc, #8]	; (8001cd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
}
 8001cc8:	0018      	movs	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001cd8:	f7ff fff2 	bl	8001cc0 <HAL_RCC_GetHCLKFreq>
 8001cdc:	0001      	movs	r1, r0
 8001cde:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	0a1b      	lsrs	r3, r3, #8
 8001ce4:	2207      	movs	r2, #7
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	4a04      	ldr	r2, [pc, #16]	; (8001cfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cea:	5cd3      	ldrb	r3, [r2, r3]
 8001cec:	40d9      	lsrs	r1, r3
 8001cee:	000b      	movs	r3, r1
}    
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	08003254 	.word	0x08003254

08001d00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	025b      	lsls	r3, r3, #9
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d100      	bne.n	8001d1e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001d1c:	e08e      	b.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001d1e:	2017      	movs	r0, #23
 8001d20:	183b      	adds	r3, r7, r0
 8001d22:	2200      	movs	r2, #0
 8001d24:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d26:	4b57      	ldr	r3, [pc, #348]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d28:	69da      	ldr	r2, [r3, #28]
 8001d2a:	2380      	movs	r3, #128	; 0x80
 8001d2c:	055b      	lsls	r3, r3, #21
 8001d2e:	4013      	ands	r3, r2
 8001d30:	d110      	bne.n	8001d54 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d32:	4b54      	ldr	r3, [pc, #336]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d34:	69da      	ldr	r2, [r3, #28]
 8001d36:	4b53      	ldr	r3, [pc, #332]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d38:	2180      	movs	r1, #128	; 0x80
 8001d3a:	0549      	lsls	r1, r1, #21
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	61da      	str	r2, [r3, #28]
 8001d40:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d42:	69da      	ldr	r2, [r3, #28]
 8001d44:	2380      	movs	r3, #128	; 0x80
 8001d46:	055b      	lsls	r3, r3, #21
 8001d48:	4013      	ands	r3, r2
 8001d4a:	60bb      	str	r3, [r7, #8]
 8001d4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d4e:	183b      	adds	r3, r7, r0
 8001d50:	2201      	movs	r2, #1
 8001d52:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d54:	4b4c      	ldr	r3, [pc, #304]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	2380      	movs	r3, #128	; 0x80
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d11a      	bne.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d60:	4b49      	ldr	r3, [pc, #292]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4b48      	ldr	r3, [pc, #288]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d66:	2180      	movs	r1, #128	; 0x80
 8001d68:	0049      	lsls	r1, r1, #1
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d6e:	f7fe ff37 	bl	8000be0 <HAL_GetTick>
 8001d72:	0003      	movs	r3, r0
 8001d74:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d76:	e008      	b.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d78:	f7fe ff32 	bl	8000be0 <HAL_GetTick>
 8001d7c:	0002      	movs	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b64      	cmp	r3, #100	; 0x64
 8001d84:	d901      	bls.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e077      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8a:	4b3f      	ldr	r3, [pc, #252]	; (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	2380      	movs	r3, #128	; 0x80
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	4013      	ands	r3, r2
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d96:	4b3b      	ldr	r3, [pc, #236]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001d98:	6a1a      	ldr	r2, [r3, #32]
 8001d9a:	23c0      	movs	r3, #192	; 0xc0
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	4013      	ands	r3, r2
 8001da0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d034      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	23c0      	movs	r3, #192	; 0xc0
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4013      	ands	r3, r2
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d02c      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001db8:	4b32      	ldr	r3, [pc, #200]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dba:	6a1b      	ldr	r3, [r3, #32]
 8001dbc:	4a33      	ldr	r2, [pc, #204]	; (8001e8c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001dc2:	4b30      	ldr	r3, [pc, #192]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dc4:	6a1a      	ldr	r2, [r3, #32]
 8001dc6:	4b2f      	ldr	r3, [pc, #188]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dc8:	2180      	movs	r1, #128	; 0x80
 8001dca:	0249      	lsls	r1, r1, #9
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001dd0:	4b2c      	ldr	r3, [pc, #176]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dd2:	6a1a      	ldr	r2, [r3, #32]
 8001dd4:	4b2b      	ldr	r3, [pc, #172]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dd6:	492e      	ldr	r1, [pc, #184]	; (8001e90 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001dd8:	400a      	ands	r2, r1
 8001dda:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ddc:	4b29      	ldr	r3, [pc, #164]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2201      	movs	r2, #1
 8001de6:	4013      	ands	r3, r2
 8001de8:	d013      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dea:	f7fe fef9 	bl	8000be0 <HAL_GetTick>
 8001dee:	0003      	movs	r3, r0
 8001df0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df2:	e009      	b.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df4:	f7fe fef4 	bl	8000be0 <HAL_GetTick>
 8001df8:	0002      	movs	r2, r0
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	4a25      	ldr	r2, [pc, #148]	; (8001e94 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e038      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e08:	4b1e      	ldr	r3, [pc, #120]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e0a:	6a1b      	ldr	r3, [r3, #32]
 8001e0c:	2202      	movs	r2, #2
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d0f0      	beq.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e12:	4b1c      	ldr	r3, [pc, #112]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a1d      	ldr	r2, [pc, #116]	; (8001e8c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001e18:	4013      	ands	r3, r2
 8001e1a:	0019      	movs	r1, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	4b18      	ldr	r3, [pc, #96]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e22:	430a      	orrs	r2, r1
 8001e24:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e26:	2317      	movs	r3, #23
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d105      	bne.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e30:	4b14      	ldr	r3, [pc, #80]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e32:	69da      	ldr	r2, [r3, #28]
 8001e34:	4b13      	ldr	r3, [pc, #76]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e36:	4918      	ldr	r1, [pc, #96]	; (8001e98 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001e38:	400a      	ands	r2, r1
 8001e3a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2201      	movs	r2, #1
 8001e42:	4013      	ands	r3, r2
 8001e44:	d009      	beq.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001e46:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	4393      	bics	r3, r2
 8001e4e:	0019      	movs	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e56:	430a      	orrs	r2, r1
 8001e58:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2220      	movs	r2, #32
 8001e60:	4013      	ands	r3, r2
 8001e62:	d009      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e68:	2210      	movs	r2, #16
 8001e6a:	4393      	bics	r3, r2
 8001e6c:	0019      	movs	r1, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68da      	ldr	r2, [r3, #12]
 8001e72:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001e74:	430a      	orrs	r2, r1
 8001e76:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	b006      	add	sp, #24
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40007000 	.word	0x40007000
 8001e8c:	fffffcff 	.word	0xfffffcff
 8001e90:	fffeffff 	.word	0xfffeffff
 8001e94:	00001388 	.word	0x00001388
 8001e98:	efffffff 	.word	0xefffffff

08001e9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d101      	bne.n	8001eae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e042      	b.n	8001f34 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	223d      	movs	r2, #61	; 0x3d
 8001eb2:	5c9b      	ldrb	r3, [r3, r2]
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d107      	bne.n	8001eca <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	223c      	movs	r2, #60	; 0x3c
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	0018      	movs	r0, r3
 8001ec6:	f7fe fca3 	bl	8000810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	223d      	movs	r2, #61	; 0x3d
 8001ece:	2102      	movs	r1, #2
 8001ed0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3304      	adds	r3, #4
 8001eda:	0019      	movs	r1, r3
 8001edc:	0010      	movs	r0, r2
 8001ede:	f000 f8b1 	bl	8002044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2246      	movs	r2, #70	; 0x46
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	223e      	movs	r2, #62	; 0x3e
 8001eee:	2101      	movs	r1, #1
 8001ef0:	5499      	strb	r1, [r3, r2]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	223f      	movs	r2, #63	; 0x3f
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	5499      	strb	r1, [r3, r2]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2240      	movs	r2, #64	; 0x40
 8001efe:	2101      	movs	r1, #1
 8001f00:	5499      	strb	r1, [r3, r2]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2241      	movs	r2, #65	; 0x41
 8001f06:	2101      	movs	r1, #1
 8001f08:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2242      	movs	r2, #66	; 0x42
 8001f0e:	2101      	movs	r1, #1
 8001f10:	5499      	strb	r1, [r3, r2]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2243      	movs	r2, #67	; 0x43
 8001f16:	2101      	movs	r1, #1
 8001f18:	5499      	strb	r1, [r3, r2]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2244      	movs	r2, #68	; 0x44
 8001f1e:	2101      	movs	r1, #1
 8001f20:	5499      	strb	r1, [r3, r2]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2245      	movs	r2, #69	; 0x45
 8001f26:	2101      	movs	r1, #1
 8001f28:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	223d      	movs	r2, #61	; 0x3d
 8001f2e:	2101      	movs	r1, #1
 8001f30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	0018      	movs	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	b002      	add	sp, #8
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	223d      	movs	r2, #61	; 0x3d
 8001f48:	5c9b      	ldrb	r3, [r3, r2]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d001      	beq.n	8001f54 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e028      	b.n	8001fa6 <HAL_TIM_Base_Start+0x6a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	223d      	movs	r2, #61	; 0x3d
 8001f58:	2102      	movs	r1, #2
 8001f5a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a13      	ldr	r2, [pc, #76]	; (8001fb0 <HAL_TIM_Base_Start+0x74>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d004      	beq.n	8001f70 <HAL_TIM_Base_Start+0x34>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a12      	ldr	r2, [pc, #72]	; (8001fb4 <HAL_TIM_Base_Start+0x78>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d111      	bne.n	8001f94 <HAL_TIM_Base_Start+0x58>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2207      	movs	r2, #7
 8001f78:	4013      	ands	r3, r2
 8001f7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2b06      	cmp	r3, #6
 8001f80:	d010      	beq.n	8001fa4 <HAL_TIM_Base_Start+0x68>
    {
      __HAL_TIM_ENABLE(htim);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f92:	e007      	b.n	8001fa4 <HAL_TIM_Base_Start+0x68>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	b004      	add	sp, #16
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	40012c00 	.word	0x40012c00
 8001fb4:	40000400 	.word	0x40000400

08001fb8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	223c      	movs	r2, #60	; 0x3c
 8001fc6:	5c9b      	ldrb	r3, [r3, r2]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d101      	bne.n	8001fd0 <HAL_TIM_SlaveConfigSynchro+0x18>
 8001fcc:	2302      	movs	r3, #2
 8001fce:	e032      	b.n	8002036 <HAL_TIM_SlaveConfigSynchro+0x7e>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	223c      	movs	r2, #60	; 0x3c
 8001fd4:	2101      	movs	r1, #1
 8001fd6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	223d      	movs	r2, #61	; 0x3d
 8001fdc:	2102      	movs	r1, #2
 8001fde:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	0011      	movs	r1, r2
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f000 f898 	bl	800211c <TIM_SlaveTimer_SetConfig>
 8001fec:	1e03      	subs	r3, r0, #0
 8001fee:	d009      	beq.n	8002004 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	223d      	movs	r2, #61	; 0x3d
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	223c      	movs	r2, #60	; 0x3c
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e018      	b.n	8002036 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68da      	ldr	r2, [r3, #12]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2140      	movs	r1, #64	; 0x40
 8002010:	438a      	bics	r2, r1
 8002012:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4908      	ldr	r1, [pc, #32]	; (8002040 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8002020:	400a      	ands	r2, r1
 8002022:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	223d      	movs	r2, #61	; 0x3d
 8002028:	2101      	movs	r1, #1
 800202a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	223c      	movs	r2, #60	; 0x3c
 8002030:	2100      	movs	r1, #0
 8002032:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	0018      	movs	r0, r3
 8002038:	46bd      	mov	sp, r7
 800203a:	b002      	add	sp, #8
 800203c:	bd80      	pop	{r7, pc}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	ffffbfff 	.word	0xffffbfff

08002044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b084      	sub	sp, #16
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a2b      	ldr	r2, [pc, #172]	; (8002104 <TIM_Base_SetConfig+0xc0>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d003      	beq.n	8002064 <TIM_Base_SetConfig+0x20>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a2a      	ldr	r2, [pc, #168]	; (8002108 <TIM_Base_SetConfig+0xc4>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d108      	bne.n	8002076 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2270      	movs	r2, #112	; 0x70
 8002068:	4393      	bics	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	4313      	orrs	r3, r2
 8002074:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a22      	ldr	r2, [pc, #136]	; (8002104 <TIM_Base_SetConfig+0xc0>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d00f      	beq.n	800209e <TIM_Base_SetConfig+0x5a>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a21      	ldr	r2, [pc, #132]	; (8002108 <TIM_Base_SetConfig+0xc4>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d00b      	beq.n	800209e <TIM_Base_SetConfig+0x5a>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a20      	ldr	r2, [pc, #128]	; (800210c <TIM_Base_SetConfig+0xc8>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d007      	beq.n	800209e <TIM_Base_SetConfig+0x5a>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a1f      	ldr	r2, [pc, #124]	; (8002110 <TIM_Base_SetConfig+0xcc>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d003      	beq.n	800209e <TIM_Base_SetConfig+0x5a>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a1e      	ldr	r2, [pc, #120]	; (8002114 <TIM_Base_SetConfig+0xd0>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d108      	bne.n	80020b0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	4a1d      	ldr	r2, [pc, #116]	; (8002118 <TIM_Base_SetConfig+0xd4>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2280      	movs	r2, #128	; 0x80
 80020b4:	4393      	bics	r3, r2
 80020b6:	001a      	movs	r2, r3
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	4313      	orrs	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a0a      	ldr	r2, [pc, #40]	; (8002104 <TIM_Base_SetConfig+0xc0>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d007      	beq.n	80020ee <TIM_Base_SetConfig+0xaa>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a0b      	ldr	r2, [pc, #44]	; (8002110 <TIM_Base_SetConfig+0xcc>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d003      	beq.n	80020ee <TIM_Base_SetConfig+0xaa>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a0a      	ldr	r2, [pc, #40]	; (8002114 <TIM_Base_SetConfig+0xd0>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d103      	bne.n	80020f6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	691a      	ldr	r2, [r3, #16]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	615a      	str	r2, [r3, #20]
}
 80020fc:	46c0      	nop			; (mov r8, r8)
 80020fe:	46bd      	mov	sp, r7
 8002100:	b004      	add	sp, #16
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40012c00 	.word	0x40012c00
 8002108:	40000400 	.word	0x40000400
 800210c:	40002000 	.word	0x40002000
 8002110:	40014400 	.word	0x40014400
 8002114:	40014800 	.word	0x40014800
 8002118:	fffffcff 	.word	0xfffffcff

0800211c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002126:	2317      	movs	r3, #23
 8002128:	18fb      	adds	r3, r7, r3
 800212a:	2200      	movs	r2, #0
 800212c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	2270      	movs	r2, #112	; 0x70
 800213a:	4393      	bics	r3, r2
 800213c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	2207      	movs	r2, #7
 800214c:	4393      	bics	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b70      	cmp	r3, #112	; 0x70
 8002168:	d015      	beq.n	8002196 <TIM_SlaveTimer_SetConfig+0x7a>
 800216a:	d900      	bls.n	800216e <TIM_SlaveTimer_SetConfig+0x52>
 800216c:	e05b      	b.n	8002226 <TIM_SlaveTimer_SetConfig+0x10a>
 800216e:	2b60      	cmp	r3, #96	; 0x60
 8002170:	d04f      	beq.n	8002212 <TIM_SlaveTimer_SetConfig+0xf6>
 8002172:	d858      	bhi.n	8002226 <TIM_SlaveTimer_SetConfig+0x10a>
 8002174:	2b50      	cmp	r3, #80	; 0x50
 8002176:	d042      	beq.n	80021fe <TIM_SlaveTimer_SetConfig+0xe2>
 8002178:	d855      	bhi.n	8002226 <TIM_SlaveTimer_SetConfig+0x10a>
 800217a:	2b40      	cmp	r3, #64	; 0x40
 800217c:	d016      	beq.n	80021ac <TIM_SlaveTimer_SetConfig+0x90>
 800217e:	d852      	bhi.n	8002226 <TIM_SlaveTimer_SetConfig+0x10a>
 8002180:	2b30      	cmp	r3, #48	; 0x30
 8002182:	d055      	beq.n	8002230 <TIM_SlaveTimer_SetConfig+0x114>
 8002184:	d84f      	bhi.n	8002226 <TIM_SlaveTimer_SetConfig+0x10a>
 8002186:	2b20      	cmp	r3, #32
 8002188:	d052      	beq.n	8002230 <TIM_SlaveTimer_SetConfig+0x114>
 800218a:	d84c      	bhi.n	8002226 <TIM_SlaveTimer_SetConfig+0x10a>
 800218c:	2b00      	cmp	r3, #0
 800218e:	d04f      	beq.n	8002230 <TIM_SlaveTimer_SetConfig+0x114>
 8002190:	2b10      	cmp	r3, #16
 8002192:	d04d      	beq.n	8002230 <TIM_SlaveTimer_SetConfig+0x114>
 8002194:	e047      	b.n	8002226 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6818      	ldr	r0, [r3, #0]
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	68d9      	ldr	r1, [r3, #12]
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	f000 f8ab 	bl	8002300 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80021aa:	e042      	b.n	8002232 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b05      	cmp	r3, #5
 80021b2:	d101      	bne.n	80021b8 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e03f      	b.n	8002238 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6a1a      	ldr	r2, [r3, #32]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2101      	movs	r1, #1
 80021cc:	438a      	bics	r2, r1
 80021ce:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	22f0      	movs	r2, #240	; 0xf0
 80021dc:	4393      	bics	r3, r2
 80021de:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	011b      	lsls	r3, r3, #4
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	68ba      	ldr	r2, [r7, #8]
 80021f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68fa      	ldr	r2, [r7, #12]
 80021fa:	621a      	str	r2, [r3, #32]
      break;
 80021fc:	e019      	b.n	8002232 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6818      	ldr	r0, [r3, #0]
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	6899      	ldr	r1, [r3, #8]
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	001a      	movs	r2, r3
 800220c:	f000 f818 	bl	8002240 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8002210:	e00f      	b.n	8002232 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6818      	ldr	r0, [r3, #0]
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	6899      	ldr	r1, [r3, #8]
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	001a      	movs	r2, r3
 8002220:	f000 f83c 	bl	800229c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8002224:	e005      	b.n	8002232 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8002226:	2317      	movs	r3, #23
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	2201      	movs	r2, #1
 800222c:	701a      	strb	r2, [r3, #0]
      break;
 800222e:	e000      	b.n	8002232 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8002230:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8002232:	2317      	movs	r3, #23
 8002234:	18fb      	adds	r3, r7, r3
 8002236:	781b      	ldrb	r3, [r3, #0]
}
 8002238:	0018      	movs	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	b006      	add	sp, #24
 800223e:	bd80      	pop	{r7, pc}

08002240 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6a1b      	ldr	r3, [r3, #32]
 8002250:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	2201      	movs	r2, #1
 8002258:	4393      	bics	r3, r2
 800225a:	001a      	movs	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	22f0      	movs	r2, #240	; 0xf0
 800226a:	4393      	bics	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4313      	orrs	r3, r2
 8002276:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	220a      	movs	r2, #10
 800227c:	4393      	bics	r3, r2
 800227e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	4313      	orrs	r3, r2
 8002286:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	697a      	ldr	r2, [r7, #20]
 8002292:	621a      	str	r2, [r3, #32]
}
 8002294:	46c0      	nop			; (mov r8, r8)
 8002296:	46bd      	mov	sp, r7
 8002298:	b006      	add	sp, #24
 800229a:	bd80      	pop	{r7, pc}

0800229c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6a1b      	ldr	r3, [r3, #32]
 80022ac:	2210      	movs	r2, #16
 80022ae:	4393      	bics	r3, r2
 80022b0:	001a      	movs	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	4a0d      	ldr	r2, [pc, #52]	; (80022fc <TIM_TI2_ConfigInputStage+0x60>)
 80022c6:	4013      	ands	r3, r2
 80022c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	031b      	lsls	r3, r3, #12
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	22a0      	movs	r2, #160	; 0xa0
 80022d8:	4393      	bics	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	011b      	lsls	r3, r3, #4
 80022e0:	693a      	ldr	r2, [r7, #16]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	621a      	str	r2, [r3, #32]
}
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	46bd      	mov	sp, r7
 80022f6:	b006      	add	sp, #24
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	46c0      	nop			; (mov r8, r8)
 80022fc:	ffff0fff 	.word	0xffff0fff

08002300 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
 800230c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	4a09      	ldr	r2, [pc, #36]	; (800233c <TIM_ETR_SetConfig+0x3c>)
 8002318:	4013      	ands	r3, r2
 800231a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	021a      	lsls	r2, r3, #8
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	431a      	orrs	r2, r3
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	4313      	orrs	r3, r2
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	4313      	orrs	r3, r2
 800232c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	609a      	str	r2, [r3, #8]
}
 8002334:	46c0      	nop			; (mov r8, r8)
 8002336:	46bd      	mov	sp, r7
 8002338:	b006      	add	sp, #24
 800233a:	bd80      	pop	{r7, pc}
 800233c:	ffff00ff 	.word	0xffff00ff

08002340 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	223c      	movs	r2, #60	; 0x3c
 800234e:	5c9b      	ldrb	r3, [r3, r2]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002354:	2302      	movs	r3, #2
 8002356:	e03c      	b.n	80023d2 <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	223c      	movs	r2, #60	; 0x3c
 800235c:	2101      	movs	r1, #1
 800235e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	223d      	movs	r2, #61	; 0x3d
 8002364:	2102      	movs	r1, #2
 8002366:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2270      	movs	r2, #112	; 0x70
 800237c:	4393      	bics	r3, r2
 800237e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68fa      	ldr	r2, [r7, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a11      	ldr	r2, [pc, #68]	; (80023dc <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d004      	beq.n	80023a6 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a0f      	ldr	r2, [pc, #60]	; (80023e0 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d10c      	bne.n	80023c0 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	2280      	movs	r2, #128	; 0x80
 80023aa:	4393      	bics	r3, r2
 80023ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	68ba      	ldr	r2, [r7, #8]
 80023b4:	4313      	orrs	r3, r2
 80023b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68ba      	ldr	r2, [r7, #8]
 80023be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	223d      	movs	r2, #61	; 0x3d
 80023c4:	2101      	movs	r1, #1
 80023c6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	223c      	movs	r2, #60	; 0x3c
 80023cc:	2100      	movs	r1, #0
 80023ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	0018      	movs	r0, r3
 80023d4:	46bd      	mov	sp, r7
 80023d6:	b004      	add	sp, #16
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	46c0      	nop			; (mov r8, r8)
 80023dc:	40012c00 	.word	0x40012c00
 80023e0:	40000400 	.word	0x40000400

080023e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e044      	b.n	8002480 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d107      	bne.n	800240e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2278      	movs	r2, #120	; 0x78
 8002402:	2100      	movs	r1, #0
 8002404:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	0018      	movs	r0, r3
 800240a:	f7fe fab9 	bl	8000980 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2224      	movs	r2, #36	; 0x24
 8002412:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2101      	movs	r1, #1
 8002420:	438a      	bics	r2, r1
 8002422:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	0018      	movs	r0, r3
 8002428:	f000 f94a 	bl	80026c0 <UART_SetConfig>
 800242c:	0003      	movs	r3, r0
 800242e:	2b01      	cmp	r3, #1
 8002430:	d101      	bne.n	8002436 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e024      	b.n	8002480 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	0018      	movs	r0, r3
 8002442:	f000 fa65 	bl	8002910 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	490d      	ldr	r1, [pc, #52]	; (8002488 <HAL_UART_Init+0xa4>)
 8002452:	400a      	ands	r2, r1
 8002454:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2108      	movs	r1, #8
 8002462:	438a      	bics	r2, r1
 8002464:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2101      	movs	r1, #1
 8002472:	430a      	orrs	r2, r1
 8002474:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	0018      	movs	r0, r3
 800247a:	f000 fafd 	bl	8002a78 <UART_CheckIdleState>
 800247e:	0003      	movs	r3, r0
}
 8002480:	0018      	movs	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	b002      	add	sp, #8
 8002486:	bd80      	pop	{r7, pc}
 8002488:	fffff7ff 	.word	0xfffff7ff

0800248c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08a      	sub	sp, #40	; 0x28
 8002490:	af02      	add	r7, sp, #8
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	603b      	str	r3, [r7, #0]
 8002498:	1dbb      	adds	r3, r7, #6
 800249a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80024a0:	2b20      	cmp	r3, #32
 80024a2:	d000      	beq.n	80024a6 <HAL_UART_Transmit+0x1a>
 80024a4:	e08d      	b.n	80025c2 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d003      	beq.n	80024b4 <HAL_UART_Transmit+0x28>
 80024ac:	1dbb      	adds	r3, r7, #6
 80024ae:	881b      	ldrh	r3, [r3, #0]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d101      	bne.n	80024b8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e085      	b.n	80025c4 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	2380      	movs	r3, #128	; 0x80
 80024be:	015b      	lsls	r3, r3, #5
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d109      	bne.n	80024d8 <HAL_UART_Transmit+0x4c>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d105      	bne.n	80024d8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	2201      	movs	r2, #1
 80024d0:	4013      	ands	r3, r2
 80024d2:	d001      	beq.n	80024d8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e075      	b.n	80025c4 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2284      	movs	r2, #132	; 0x84
 80024dc:	2100      	movs	r1, #0
 80024de:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2221      	movs	r2, #33	; 0x21
 80024e4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024e6:	f7fe fb7b 	bl	8000be0 <HAL_GetTick>
 80024ea:	0003      	movs	r3, r0
 80024ec:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	1dba      	adds	r2, r7, #6
 80024f2:	2150      	movs	r1, #80	; 0x50
 80024f4:	8812      	ldrh	r2, [r2, #0]
 80024f6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	1dba      	adds	r2, r7, #6
 80024fc:	2152      	movs	r1, #82	; 0x52
 80024fe:	8812      	ldrh	r2, [r2, #0]
 8002500:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	2380      	movs	r3, #128	; 0x80
 8002508:	015b      	lsls	r3, r3, #5
 800250a:	429a      	cmp	r2, r3
 800250c:	d108      	bne.n	8002520 <HAL_UART_Transmit+0x94>
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d104      	bne.n	8002520 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002516:	2300      	movs	r3, #0
 8002518:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	61bb      	str	r3, [r7, #24]
 800251e:	e003      	b.n	8002528 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002524:	2300      	movs	r3, #0
 8002526:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002528:	e030      	b.n	800258c <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	0013      	movs	r3, r2
 8002534:	2200      	movs	r2, #0
 8002536:	2180      	movs	r1, #128	; 0x80
 8002538:	f000 fb46 	bl	8002bc8 <UART_WaitOnFlagUntilTimeout>
 800253c:	1e03      	subs	r3, r0, #0
 800253e:	d004      	beq.n	800254a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2220      	movs	r2, #32
 8002544:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e03c      	b.n	80025c4 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d10b      	bne.n	8002568 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	881a      	ldrh	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	05d2      	lsls	r2, r2, #23
 800255a:	0dd2      	lsrs	r2, r2, #23
 800255c:	b292      	uxth	r2, r2
 800255e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	3302      	adds	r3, #2
 8002564:	61bb      	str	r3, [r7, #24]
 8002566:	e008      	b.n	800257a <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	781a      	ldrb	r2, [r3, #0]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	b292      	uxth	r2, r2
 8002572:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	3301      	adds	r3, #1
 8002578:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2252      	movs	r2, #82	; 0x52
 800257e:	5a9b      	ldrh	r3, [r3, r2]
 8002580:	b29b      	uxth	r3, r3
 8002582:	3b01      	subs	r3, #1
 8002584:	b299      	uxth	r1, r3
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2252      	movs	r2, #82	; 0x52
 800258a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2252      	movs	r2, #82	; 0x52
 8002590:	5a9b      	ldrh	r3, [r3, r2]
 8002592:	b29b      	uxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1c8      	bne.n	800252a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	0013      	movs	r3, r2
 80025a2:	2200      	movs	r2, #0
 80025a4:	2140      	movs	r1, #64	; 0x40
 80025a6:	f000 fb0f 	bl	8002bc8 <UART_WaitOnFlagUntilTimeout>
 80025aa:	1e03      	subs	r3, r0, #0
 80025ac:	d004      	beq.n	80025b8 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2220      	movs	r2, #32
 80025b2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e005      	b.n	80025c4 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80025be:	2300      	movs	r3, #0
 80025c0:	e000      	b.n	80025c4 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80025c2:	2302      	movs	r3, #2
  }
}
 80025c4:	0018      	movs	r0, r3
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b008      	add	sp, #32
 80025ca:	bd80      	pop	{r7, pc}

080025cc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b088      	sub	sp, #32
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	1dbb      	adds	r3, r7, #6
 80025d8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2280      	movs	r2, #128	; 0x80
 80025de:	589b      	ldr	r3, [r3, r2]
 80025e0:	2b20      	cmp	r3, #32
 80025e2:	d145      	bne.n	8002670 <HAL_UART_Receive_DMA+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_UART_Receive_DMA+0x26>
 80025ea:	1dbb      	adds	r3, r7, #6
 80025ec:	881b      	ldrh	r3, [r3, #0]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e03d      	b.n	8002672 <HAL_UART_Receive_DMA+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	2380      	movs	r3, #128	; 0x80
 80025fc:	015b      	lsls	r3, r3, #5
 80025fe:	429a      	cmp	r2, r3
 8002600:	d109      	bne.n	8002616 <HAL_UART_Receive_DMA+0x4a>
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	691b      	ldr	r3, [r3, #16]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d105      	bne.n	8002616 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	2201      	movs	r2, #1
 800260e:	4013      	ands	r3, r2
 8002610:	d001      	beq.n	8002616 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e02d      	b.n	8002672 <HAL_UART_Receive_DMA+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	685a      	ldr	r2, [r3, #4]
 8002622:	2380      	movs	r3, #128	; 0x80
 8002624:	041b      	lsls	r3, r3, #16
 8002626:	4013      	ands	r3, r2
 8002628:	d019      	beq.n	800265e <HAL_UART_Receive_DMA+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800262a:	f3ef 8310 	mrs	r3, PRIMASK
 800262e:	613b      	str	r3, [r7, #16]
  return(result);
 8002630:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002632:	61fb      	str	r3, [r7, #28]
 8002634:	2301      	movs	r3, #1
 8002636:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	f383 8810 	msr	PRIMASK, r3
}
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2180      	movs	r1, #128	; 0x80
 800264c:	04c9      	lsls	r1, r1, #19
 800264e:	430a      	orrs	r2, r1
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	f383 8810 	msr	PRIMASK, r3
}
 800265c:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800265e:	1dbb      	adds	r3, r7, #6
 8002660:	881a      	ldrh	r2, [r3, #0]
 8002662:	68b9      	ldr	r1, [r7, #8]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	0018      	movs	r0, r3
 8002668:	f000 fb18 	bl	8002c9c <UART_Start_Receive_DMA>
 800266c:	0003      	movs	r3, r0
 800266e:	e000      	b.n	8002672 <HAL_UART_Receive_DMA+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8002670:	2302      	movs	r3, #2
  }
}
 8002672:	0018      	movs	r0, r3
 8002674:	46bd      	mov	sp, r7
 8002676:	b008      	add	sp, #32
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	46bd      	mov	sp, r7
 8002686:	b002      	add	sp, #8
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	46bd      	mov	sp, r7
 8002696:	b002      	add	sp, #8
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b082      	sub	sp, #8
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80026a2:	46c0      	nop			; (mov r8, r8)
 80026a4:	46bd      	mov	sp, r7
 80026a6:	b002      	add	sp, #8
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b082      	sub	sp, #8
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
 80026b2:	000a      	movs	r2, r1
 80026b4:	1cbb      	adds	r3, r7, #2
 80026b6:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80026b8:	46c0      	nop			; (mov r8, r8)
 80026ba:	46bd      	mov	sp, r7
 80026bc:	b002      	add	sp, #8
 80026be:	bd80      	pop	{r7, pc}

080026c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b088      	sub	sp, #32
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80026c8:	231e      	movs	r3, #30
 80026ca:	18fb      	adds	r3, r7, r3
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	431a      	orrs	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a83      	ldr	r2, [pc, #524]	; (80028fc <UART_SetConfig+0x23c>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	0019      	movs	r1, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	4a7e      	ldr	r2, [pc, #504]	; (8002900 <UART_SetConfig+0x240>)
 8002706:	4013      	ands	r3, r2
 8002708:	0019      	movs	r1, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	68da      	ldr	r2, [r3, #12]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	699b      	ldr	r3, [r3, #24]
 800271a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6a1b      	ldr	r3, [r3, #32]
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	4313      	orrs	r3, r2
 8002724:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	4a75      	ldr	r2, [pc, #468]	; (8002904 <UART_SetConfig+0x244>)
 800272e:	4013      	ands	r3, r2
 8002730:	0019      	movs	r1, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	697a      	ldr	r2, [r7, #20]
 8002738:	430a      	orrs	r2, r1
 800273a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800273c:	4b72      	ldr	r3, [pc, #456]	; (8002908 <UART_SetConfig+0x248>)
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	2203      	movs	r2, #3
 8002742:	4013      	ands	r3, r2
 8002744:	2b03      	cmp	r3, #3
 8002746:	d00d      	beq.n	8002764 <UART_SetConfig+0xa4>
 8002748:	d81b      	bhi.n	8002782 <UART_SetConfig+0xc2>
 800274a:	2b02      	cmp	r3, #2
 800274c:	d014      	beq.n	8002778 <UART_SetConfig+0xb8>
 800274e:	d818      	bhi.n	8002782 <UART_SetConfig+0xc2>
 8002750:	2b00      	cmp	r3, #0
 8002752:	d002      	beq.n	800275a <UART_SetConfig+0x9a>
 8002754:	2b01      	cmp	r3, #1
 8002756:	d00a      	beq.n	800276e <UART_SetConfig+0xae>
 8002758:	e013      	b.n	8002782 <UART_SetConfig+0xc2>
 800275a:	231f      	movs	r3, #31
 800275c:	18fb      	adds	r3, r7, r3
 800275e:	2200      	movs	r2, #0
 8002760:	701a      	strb	r2, [r3, #0]
 8002762:	e012      	b.n	800278a <UART_SetConfig+0xca>
 8002764:	231f      	movs	r3, #31
 8002766:	18fb      	adds	r3, r7, r3
 8002768:	2202      	movs	r2, #2
 800276a:	701a      	strb	r2, [r3, #0]
 800276c:	e00d      	b.n	800278a <UART_SetConfig+0xca>
 800276e:	231f      	movs	r3, #31
 8002770:	18fb      	adds	r3, r7, r3
 8002772:	2204      	movs	r2, #4
 8002774:	701a      	strb	r2, [r3, #0]
 8002776:	e008      	b.n	800278a <UART_SetConfig+0xca>
 8002778:	231f      	movs	r3, #31
 800277a:	18fb      	adds	r3, r7, r3
 800277c:	2208      	movs	r2, #8
 800277e:	701a      	strb	r2, [r3, #0]
 8002780:	e003      	b.n	800278a <UART_SetConfig+0xca>
 8002782:	231f      	movs	r3, #31
 8002784:	18fb      	adds	r3, r7, r3
 8002786:	2210      	movs	r2, #16
 8002788:	701a      	strb	r2, [r3, #0]
 800278a:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	69da      	ldr	r2, [r3, #28]
 8002790:	2380      	movs	r3, #128	; 0x80
 8002792:	021b      	lsls	r3, r3, #8
 8002794:	429a      	cmp	r2, r3
 8002796:	d15c      	bne.n	8002852 <UART_SetConfig+0x192>
  {
    switch (clocksource)
 8002798:	231f      	movs	r3, #31
 800279a:	18fb      	adds	r3, r7, r3
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	2b08      	cmp	r3, #8
 80027a0:	d015      	beq.n	80027ce <UART_SetConfig+0x10e>
 80027a2:	dc18      	bgt.n	80027d6 <UART_SetConfig+0x116>
 80027a4:	2b04      	cmp	r3, #4
 80027a6:	d00d      	beq.n	80027c4 <UART_SetConfig+0x104>
 80027a8:	dc15      	bgt.n	80027d6 <UART_SetConfig+0x116>
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d002      	beq.n	80027b4 <UART_SetConfig+0xf4>
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d005      	beq.n	80027be <UART_SetConfig+0xfe>
 80027b2:	e010      	b.n	80027d6 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027b4:	f7ff fa8e 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 80027b8:	0003      	movs	r3, r0
 80027ba:	61bb      	str	r3, [r7, #24]
        break;
 80027bc:	e012      	b.n	80027e4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027be:	4b53      	ldr	r3, [pc, #332]	; (800290c <UART_SetConfig+0x24c>)
 80027c0:	61bb      	str	r3, [r7, #24]
        break;
 80027c2:	e00f      	b.n	80027e4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027c4:	f7ff fa26 	bl	8001c14 <HAL_RCC_GetSysClockFreq>
 80027c8:	0003      	movs	r3, r0
 80027ca:	61bb      	str	r3, [r7, #24]
        break;
 80027cc:	e00a      	b.n	80027e4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027ce:	2380      	movs	r3, #128	; 0x80
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	61bb      	str	r3, [r7, #24]
        break;
 80027d4:	e006      	b.n	80027e4 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027da:	231e      	movs	r3, #30
 80027dc:	18fb      	adds	r3, r7, r3
 80027de:	2201      	movs	r2, #1
 80027e0:	701a      	strb	r2, [r3, #0]
        break;
 80027e2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d100      	bne.n	80027ec <UART_SetConfig+0x12c>
 80027ea:	e07a      	b.n	80028e2 <UART_SetConfig+0x222>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	005a      	lsls	r2, r3, #1
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	085b      	lsrs	r3, r3, #1
 80027f6:	18d2      	adds	r2, r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	0019      	movs	r1, r3
 80027fe:	0010      	movs	r0, r2
 8002800:	f7fd fc8a 	bl	8000118 <__udivsi3>
 8002804:	0003      	movs	r3, r0
 8002806:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	2b0f      	cmp	r3, #15
 800280c:	d91c      	bls.n	8002848 <UART_SetConfig+0x188>
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	2380      	movs	r3, #128	; 0x80
 8002812:	025b      	lsls	r3, r3, #9
 8002814:	429a      	cmp	r2, r3
 8002816:	d217      	bcs.n	8002848 <UART_SetConfig+0x188>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	b29a      	uxth	r2, r3
 800281c:	200e      	movs	r0, #14
 800281e:	183b      	adds	r3, r7, r0
 8002820:	210f      	movs	r1, #15
 8002822:	438a      	bics	r2, r1
 8002824:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	085b      	lsrs	r3, r3, #1
 800282a:	b29b      	uxth	r3, r3
 800282c:	2207      	movs	r2, #7
 800282e:	4013      	ands	r3, r2
 8002830:	b299      	uxth	r1, r3
 8002832:	183b      	adds	r3, r7, r0
 8002834:	183a      	adds	r2, r7, r0
 8002836:	8812      	ldrh	r2, [r2, #0]
 8002838:	430a      	orrs	r2, r1
 800283a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	183a      	adds	r2, r7, r0
 8002842:	8812      	ldrh	r2, [r2, #0]
 8002844:	60da      	str	r2, [r3, #12]
 8002846:	e04c      	b.n	80028e2 <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 8002848:	231e      	movs	r3, #30
 800284a:	18fb      	adds	r3, r7, r3
 800284c:	2201      	movs	r2, #1
 800284e:	701a      	strb	r2, [r3, #0]
 8002850:	e047      	b.n	80028e2 <UART_SetConfig+0x222>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002852:	231f      	movs	r3, #31
 8002854:	18fb      	adds	r3, r7, r3
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b08      	cmp	r3, #8
 800285a:	d015      	beq.n	8002888 <UART_SetConfig+0x1c8>
 800285c:	dc18      	bgt.n	8002890 <UART_SetConfig+0x1d0>
 800285e:	2b04      	cmp	r3, #4
 8002860:	d00d      	beq.n	800287e <UART_SetConfig+0x1be>
 8002862:	dc15      	bgt.n	8002890 <UART_SetConfig+0x1d0>
 8002864:	2b00      	cmp	r3, #0
 8002866:	d002      	beq.n	800286e <UART_SetConfig+0x1ae>
 8002868:	2b02      	cmp	r3, #2
 800286a:	d005      	beq.n	8002878 <UART_SetConfig+0x1b8>
 800286c:	e010      	b.n	8002890 <UART_SetConfig+0x1d0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800286e:	f7ff fa31 	bl	8001cd4 <HAL_RCC_GetPCLK1Freq>
 8002872:	0003      	movs	r3, r0
 8002874:	61bb      	str	r3, [r7, #24]
        break;
 8002876:	e012      	b.n	800289e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002878:	4b24      	ldr	r3, [pc, #144]	; (800290c <UART_SetConfig+0x24c>)
 800287a:	61bb      	str	r3, [r7, #24]
        break;
 800287c:	e00f      	b.n	800289e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800287e:	f7ff f9c9 	bl	8001c14 <HAL_RCC_GetSysClockFreq>
 8002882:	0003      	movs	r3, r0
 8002884:	61bb      	str	r3, [r7, #24]
        break;
 8002886:	e00a      	b.n	800289e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002888:	2380      	movs	r3, #128	; 0x80
 800288a:	021b      	lsls	r3, r3, #8
 800288c:	61bb      	str	r3, [r7, #24]
        break;
 800288e:	e006      	b.n	800289e <UART_SetConfig+0x1de>
      default:
        pclk = 0U;
 8002890:	2300      	movs	r3, #0
 8002892:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002894:	231e      	movs	r3, #30
 8002896:	18fb      	adds	r3, r7, r3
 8002898:	2201      	movs	r2, #1
 800289a:	701a      	strb	r2, [r3, #0]
        break;
 800289c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d01e      	beq.n	80028e2 <UART_SetConfig+0x222>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	085a      	lsrs	r2, r3, #1
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	18d2      	adds	r2, r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	0019      	movs	r1, r3
 80028b4:	0010      	movs	r0, r2
 80028b6:	f7fd fc2f 	bl	8000118 <__udivsi3>
 80028ba:	0003      	movs	r3, r0
 80028bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	2b0f      	cmp	r3, #15
 80028c2:	d90a      	bls.n	80028da <UART_SetConfig+0x21a>
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	2380      	movs	r3, #128	; 0x80
 80028c8:	025b      	lsls	r3, r3, #9
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d205      	bcs.n	80028da <UART_SetConfig+0x21a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	e003      	b.n	80028e2 <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 80028da:	231e      	movs	r3, #30
 80028dc:	18fb      	adds	r3, r7, r3
 80028de:	2201      	movs	r2, #1
 80028e0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2200      	movs	r2, #0
 80028ec:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80028ee:	231e      	movs	r3, #30
 80028f0:	18fb      	adds	r3, r7, r3
 80028f2:	781b      	ldrb	r3, [r3, #0]
}
 80028f4:	0018      	movs	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b008      	add	sp, #32
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	ffff69f3 	.word	0xffff69f3
 8002900:	ffffcfff 	.word	0xffffcfff
 8002904:	fffff4ff 	.word	0xfffff4ff
 8002908:	40021000 	.word	0x40021000
 800290c:	007a1200 	.word	0x007a1200

08002910 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291c:	2201      	movs	r2, #1
 800291e:	4013      	ands	r3, r2
 8002920:	d00b      	beq.n	800293a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	4a4a      	ldr	r2, [pc, #296]	; (8002a54 <UART_AdvFeatureConfig+0x144>)
 800292a:	4013      	ands	r3, r2
 800292c:	0019      	movs	r1, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	2202      	movs	r2, #2
 8002940:	4013      	ands	r3, r2
 8002942:	d00b      	beq.n	800295c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	4a43      	ldr	r2, [pc, #268]	; (8002a58 <UART_AdvFeatureConfig+0x148>)
 800294c:	4013      	ands	r3, r2
 800294e:	0019      	movs	r1, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002960:	2204      	movs	r2, #4
 8002962:	4013      	ands	r3, r2
 8002964:	d00b      	beq.n	800297e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	4a3b      	ldr	r2, [pc, #236]	; (8002a5c <UART_AdvFeatureConfig+0x14c>)
 800296e:	4013      	ands	r3, r2
 8002970:	0019      	movs	r1, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	430a      	orrs	r2, r1
 800297c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002982:	2208      	movs	r2, #8
 8002984:	4013      	ands	r3, r2
 8002986:	d00b      	beq.n	80029a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	4a34      	ldr	r2, [pc, #208]	; (8002a60 <UART_AdvFeatureConfig+0x150>)
 8002990:	4013      	ands	r3, r2
 8002992:	0019      	movs	r1, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	430a      	orrs	r2, r1
 800299e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a4:	2210      	movs	r2, #16
 80029a6:	4013      	ands	r3, r2
 80029a8:	d00b      	beq.n	80029c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	4a2c      	ldr	r2, [pc, #176]	; (8002a64 <UART_AdvFeatureConfig+0x154>)
 80029b2:	4013      	ands	r3, r2
 80029b4:	0019      	movs	r1, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	430a      	orrs	r2, r1
 80029c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c6:	2220      	movs	r2, #32
 80029c8:	4013      	ands	r3, r2
 80029ca:	d00b      	beq.n	80029e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	4a25      	ldr	r2, [pc, #148]	; (8002a68 <UART_AdvFeatureConfig+0x158>)
 80029d4:	4013      	ands	r3, r2
 80029d6:	0019      	movs	r1, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	2240      	movs	r2, #64	; 0x40
 80029ea:	4013      	ands	r3, r2
 80029ec:	d01d      	beq.n	8002a2a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	4a1d      	ldr	r2, [pc, #116]	; (8002a6c <UART_AdvFeatureConfig+0x15c>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	0019      	movs	r1, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a0a:	2380      	movs	r3, #128	; 0x80
 8002a0c:	035b      	lsls	r3, r3, #13
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d10b      	bne.n	8002a2a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a15      	ldr	r2, [pc, #84]	; (8002a70 <UART_AdvFeatureConfig+0x160>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	0019      	movs	r1, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2e:	2280      	movs	r2, #128	; 0x80
 8002a30:	4013      	ands	r3, r2
 8002a32:	d00b      	beq.n	8002a4c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	4a0e      	ldr	r2, [pc, #56]	; (8002a74 <UART_AdvFeatureConfig+0x164>)
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	0019      	movs	r1, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	605a      	str	r2, [r3, #4]
  }
}
 8002a4c:	46c0      	nop			; (mov r8, r8)
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b002      	add	sp, #8
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	fffdffff 	.word	0xfffdffff
 8002a58:	fffeffff 	.word	0xfffeffff
 8002a5c:	fffbffff 	.word	0xfffbffff
 8002a60:	ffff7fff 	.word	0xffff7fff
 8002a64:	ffffefff 	.word	0xffffefff
 8002a68:	ffffdfff 	.word	0xffffdfff
 8002a6c:	ffefffff 	.word	0xffefffff
 8002a70:	ff9fffff 	.word	0xff9fffff
 8002a74:	fff7ffff 	.word	0xfff7ffff

08002a78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b092      	sub	sp, #72	; 0x48
 8002a7c:	af02      	add	r7, sp, #8
 8002a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2284      	movs	r2, #132	; 0x84
 8002a84:	2100      	movs	r1, #0
 8002a86:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002a88:	f7fe f8aa 	bl	8000be0 <HAL_GetTick>
 8002a8c:	0003      	movs	r3, r0
 8002a8e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2208      	movs	r2, #8
 8002a98:	4013      	ands	r3, r2
 8002a9a:	2b08      	cmp	r3, #8
 8002a9c:	d12c      	bne.n	8002af8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002aa0:	2280      	movs	r2, #128	; 0x80
 8002aa2:	0391      	lsls	r1, r2, #14
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	4a46      	ldr	r2, [pc, #280]	; (8002bc0 <UART_CheckIdleState+0x148>)
 8002aa8:	9200      	str	r2, [sp, #0]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f000 f88c 	bl	8002bc8 <UART_WaitOnFlagUntilTimeout>
 8002ab0:	1e03      	subs	r3, r0, #0
 8002ab2:	d021      	beq.n	8002af8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ab4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ab8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002abc:	63bb      	str	r3, [r7, #56]	; 0x38
 8002abe:	2301      	movs	r3, #1
 8002ac0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ac4:	f383 8810 	msr	PRIMASK, r3
}
 8002ac8:	46c0      	nop			; (mov r8, r8)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2180      	movs	r1, #128	; 0x80
 8002ad6:	438a      	bics	r2, r1
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae0:	f383 8810 	msr	PRIMASK, r3
}
 8002ae4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2278      	movs	r2, #120	; 0x78
 8002af0:	2100      	movs	r1, #0
 8002af2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e05f      	b.n	8002bb8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2204      	movs	r2, #4
 8002b00:	4013      	ands	r3, r2
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d146      	bne.n	8002b94 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b08:	2280      	movs	r2, #128	; 0x80
 8002b0a:	03d1      	lsls	r1, r2, #15
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	4a2c      	ldr	r2, [pc, #176]	; (8002bc0 <UART_CheckIdleState+0x148>)
 8002b10:	9200      	str	r2, [sp, #0]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f000 f858 	bl	8002bc8 <UART_WaitOnFlagUntilTimeout>
 8002b18:	1e03      	subs	r3, r0, #0
 8002b1a:	d03b      	beq.n	8002b94 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b1c:	f3ef 8310 	mrs	r3, PRIMASK
 8002b20:	60fb      	str	r3, [r7, #12]
  return(result);
 8002b22:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b24:	637b      	str	r3, [r7, #52]	; 0x34
 8002b26:	2301      	movs	r3, #1
 8002b28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	f383 8810 	msr	PRIMASK, r3
}
 8002b30:	46c0      	nop			; (mov r8, r8)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4921      	ldr	r1, [pc, #132]	; (8002bc4 <UART_CheckIdleState+0x14c>)
 8002b3e:	400a      	ands	r2, r1
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b44:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f383 8810 	msr	PRIMASK, r3
}
 8002b4c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b4e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b52:	61bb      	str	r3, [r7, #24]
  return(result);
 8002b54:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b56:	633b      	str	r3, [r7, #48]	; 0x30
 8002b58:	2301      	movs	r3, #1
 8002b5a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	f383 8810 	msr	PRIMASK, r3
}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2101      	movs	r1, #1
 8002b70:	438a      	bics	r2, r1
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b76:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	f383 8810 	msr	PRIMASK, r3
}
 8002b7e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2280      	movs	r2, #128	; 0x80
 8002b84:	2120      	movs	r1, #32
 8002b86:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2278      	movs	r2, #120	; 0x78
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e011      	b.n	8002bb8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2220      	movs	r2, #32
 8002b98:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2280      	movs	r2, #128	; 0x80
 8002b9e:	2120      	movs	r1, #32
 8002ba0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2278      	movs	r2, #120	; 0x78
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	0018      	movs	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b010      	add	sp, #64	; 0x40
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	01ffffff 	.word	0x01ffffff
 8002bc4:	fffffedf 	.word	0xfffffedf

08002bc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	603b      	str	r3, [r7, #0]
 8002bd4:	1dfb      	adds	r3, r7, #7
 8002bd6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bd8:	e04b      	b.n	8002c72 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	d048      	beq.n	8002c72 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002be0:	f7fd fffe 	bl	8000be0 <HAL_GetTick>
 8002be4:	0002      	movs	r2, r0
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d302      	bcc.n	8002bf6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e04b      	b.n	8002c92 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2204      	movs	r2, #4
 8002c02:	4013      	ands	r3, r2
 8002c04:	d035      	beq.n	8002c72 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	2208      	movs	r2, #8
 8002c0e:	4013      	ands	r3, r2
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	d111      	bne.n	8002c38 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2208      	movs	r2, #8
 8002c1a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f000 f900 	bl	8002e24 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2284      	movs	r2, #132	; 0x84
 8002c28:	2108      	movs	r1, #8
 8002c2a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2278      	movs	r2, #120	; 0x78
 8002c30:	2100      	movs	r1, #0
 8002c32:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e02c      	b.n	8002c92 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	69da      	ldr	r2, [r3, #28]
 8002c3e:	2380      	movs	r3, #128	; 0x80
 8002c40:	011b      	lsls	r3, r3, #4
 8002c42:	401a      	ands	r2, r3
 8002c44:	2380      	movs	r3, #128	; 0x80
 8002c46:	011b      	lsls	r3, r3, #4
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d112      	bne.n	8002c72 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2280      	movs	r2, #128	; 0x80
 8002c52:	0112      	lsls	r2, r2, #4
 8002c54:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	0018      	movs	r0, r3
 8002c5a:	f000 f8e3 	bl	8002e24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2284      	movs	r2, #132	; 0x84
 8002c62:	2120      	movs	r1, #32
 8002c64:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2278      	movs	r2, #120	; 0x78
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e00f      	b.n	8002c92 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	68ba      	ldr	r2, [r7, #8]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	425a      	negs	r2, r3
 8002c82:	4153      	adcs	r3, r2
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	001a      	movs	r2, r3
 8002c88:	1dfb      	adds	r3, r7, #7
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d0a4      	beq.n	8002bda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	0018      	movs	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	b004      	add	sp, #16
 8002c98:	bd80      	pop	{r7, pc}
	...

08002c9c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b090      	sub	sp, #64	; 0x40
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	60f8      	str	r0, [r7, #12]
 8002ca4:	60b9      	str	r1, [r7, #8]
 8002ca6:	1dbb      	adds	r3, r7, #6
 8002ca8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	68ba      	ldr	r2, [r7, #8]
 8002cae:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1dba      	adds	r2, r7, #6
 8002cb4:	2158      	movs	r1, #88	; 0x58
 8002cb6:	8812      	ldrh	r2, [r2, #0]
 8002cb8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2284      	movs	r2, #132	; 0x84
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2280      	movs	r2, #128	; 0x80
 8002cc6:	2122      	movs	r1, #34	; 0x22
 8002cc8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d028      	beq.n	8002d24 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cd6:	4a3e      	ldr	r2, [pc, #248]	; (8002dd0 <UART_Start_Receive_DMA+0x134>)
 8002cd8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cde:	4a3d      	ldr	r2, [pc, #244]	; (8002dd4 <UART_Start_Receive_DMA+0x138>)
 8002ce0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ce6:	4a3c      	ldr	r2, [pc, #240]	; (8002dd8 <UART_Start_Receive_DMA+0x13c>)
 8002ce8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cee:	2200      	movs	r2, #0
 8002cf0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	3324      	adds	r3, #36	; 0x24
 8002cfc:	0019      	movs	r1, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d02:	001a      	movs	r2, r3
 8002d04:	1dbb      	adds	r3, r7, #6
 8002d06:	881b      	ldrh	r3, [r3, #0]
 8002d08:	f7fe f8be 	bl	8000e88 <HAL_DMA_Start_IT>
 8002d0c:	1e03      	subs	r3, r0, #0
 8002d0e:	d009      	beq.n	8002d24 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2284      	movs	r2, #132	; 0x84
 8002d14:	2110      	movs	r1, #16
 8002d16:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2280      	movs	r2, #128	; 0x80
 8002d1c:	2120      	movs	r1, #32
 8002d1e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	e050      	b.n	8002dc6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d019      	beq.n	8002d60 <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d2c:	f3ef 8310 	mrs	r3, PRIMASK
 8002d30:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002d34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d36:	2301      	movs	r3, #1
 8002d38:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d3c:	f383 8810 	msr	PRIMASK, r3
}
 8002d40:	46c0      	nop			; (mov r8, r8)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2180      	movs	r1, #128	; 0x80
 8002d4e:	0049      	lsls	r1, r1, #1
 8002d50:	430a      	orrs	r2, r1
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d56:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5a:	f383 8810 	msr	PRIMASK, r3
}
 8002d5e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d60:	f3ef 8310 	mrs	r3, PRIMASK
 8002d64:	613b      	str	r3, [r7, #16]
  return(result);
 8002d66:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d68:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	f383 8810 	msr	PRIMASK, r3
}
 8002d74:	46c0      	nop			; (mov r8, r8)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2101      	movs	r1, #1
 8002d82:	430a      	orrs	r2, r1
 8002d84:	609a      	str	r2, [r3, #8]
 8002d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	f383 8810 	msr	PRIMASK, r3
}
 8002d90:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d92:	f3ef 8310 	mrs	r3, PRIMASK
 8002d96:	61fb      	str	r3, [r7, #28]
  return(result);
 8002d98:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d9a:	637b      	str	r3, [r7, #52]	; 0x34
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	f383 8810 	msr	PRIMASK, r3
}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2140      	movs	r1, #64	; 0x40
 8002db4:	430a      	orrs	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbe:	f383 8810 	msr	PRIMASK, r3
}
 8002dc2:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	b010      	add	sp, #64	; 0x40
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	08002eed 	.word	0x08002eed
 8002dd4:	08003019 	.word	0x08003019
 8002dd8:	0800305b 	.word	0x0800305b

08002ddc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002de4:	f3ef 8310 	mrs	r3, PRIMASK
 8002de8:	60bb      	str	r3, [r7, #8]
  return(result);
 8002dea:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002dec:	617b      	str	r3, [r7, #20]
 8002dee:	2301      	movs	r3, #1
 8002df0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	f383 8810 	msr	PRIMASK, r3
}
 8002df8:	46c0      	nop			; (mov r8, r8)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	21c0      	movs	r1, #192	; 0xc0
 8002e06:	438a      	bics	r2, r1
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	f383 8810 	msr	PRIMASK, r3
}
 8002e14:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8002e1c:	46c0      	nop			; (mov r8, r8)
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	b006      	add	sp, #24
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08e      	sub	sp, #56	; 0x38
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8002e30:	617b      	str	r3, [r7, #20]
  return(result);
 8002e32:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e34:	637b      	str	r3, [r7, #52]	; 0x34
 8002e36:	2301      	movs	r3, #1
 8002e38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	f383 8810 	msr	PRIMASK, r3
}
 8002e40:	46c0      	nop			; (mov r8, r8)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4926      	ldr	r1, [pc, #152]	; (8002ee8 <UART_EndRxTransfer+0xc4>)
 8002e4e:	400a      	ands	r2, r1
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e54:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	f383 8810 	msr	PRIMASK, r3
}
 8002e5c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e5e:	f3ef 8310 	mrs	r3, PRIMASK
 8002e62:	623b      	str	r3, [r7, #32]
  return(result);
 8002e64:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e66:	633b      	str	r3, [r7, #48]	; 0x30
 8002e68:	2301      	movs	r3, #1
 8002e6a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6e:	f383 8810 	msr	PRIMASK, r3
}
 8002e72:	46c0      	nop			; (mov r8, r8)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2101      	movs	r1, #1
 8002e80:	438a      	bics	r2, r1
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e86:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e8a:	f383 8810 	msr	PRIMASK, r3
}
 8002e8e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d118      	bne.n	8002eca <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e98:	f3ef 8310 	mrs	r3, PRIMASK
 8002e9c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002e9e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f383 8810 	msr	PRIMASK, r3
}
 8002eac:	46c0      	nop			; (mov r8, r8)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2110      	movs	r1, #16
 8002eba:	438a      	bics	r2, r1
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ec0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	f383 8810 	msr	PRIMASK, r3
}
 8002ec8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2280      	movs	r2, #128	; 0x80
 8002ece:	2120      	movs	r1, #32
 8002ed0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002ede:	46c0      	nop			; (mov r8, r8)
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	b00e      	add	sp, #56	; 0x38
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	fffffedf 	.word	0xfffffedf

08002eec <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b094      	sub	sp, #80	; 0x50
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	2b20      	cmp	r3, #32
 8002f00:	d06f      	beq.n	8002fe2 <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 8002f02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f04:	225a      	movs	r2, #90	; 0x5a
 8002f06:	2100      	movs	r1, #0
 8002f08:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f0e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f10:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f12:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f14:	2301      	movs	r3, #1
 8002f16:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	f383 8810 	msr	PRIMASK, r3
}
 8002f1e:	46c0      	nop			; (mov r8, r8)
 8002f20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	493a      	ldr	r1, [pc, #232]	; (8003014 <UART_DMAReceiveCplt+0x128>)
 8002f2c:	400a      	ands	r2, r1
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f32:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	f383 8810 	msr	PRIMASK, r3
}
 8002f3a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f3c:	f3ef 8310 	mrs	r3, PRIMASK
 8002f40:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f44:	647b      	str	r3, [r7, #68]	; 0x44
 8002f46:	2301      	movs	r3, #1
 8002f48:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f4c:	f383 8810 	msr	PRIMASK, r3
}
 8002f50:	46c0      	nop			; (mov r8, r8)
 8002f52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689a      	ldr	r2, [r3, #8]
 8002f58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2101      	movs	r1, #1
 8002f5e:	438a      	bics	r2, r1
 8002f60:	609a      	str	r2, [r3, #8]
 8002f62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f64:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f68:	f383 8810 	msr	PRIMASK, r3
}
 8002f6c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f6e:	f3ef 8310 	mrs	r3, PRIMASK
 8002f72:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f76:	643b      	str	r3, [r7, #64]	; 0x40
 8002f78:	2301      	movs	r3, #1
 8002f7a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f7e:	f383 8810 	msr	PRIMASK, r3
}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2140      	movs	r1, #64	; 0x40
 8002f90:	438a      	bics	r2, r1
 8002f92:	609a      	str	r2, [r3, #8]
 8002f94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f96:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f9a:	f383 8810 	msr	PRIMASK, r3
}
 8002f9e:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002fa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fa2:	2280      	movs	r2, #128	; 0x80
 8002fa4:	2120      	movs	r1, #32
 8002fa6:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002faa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d118      	bne.n	8002fe2 <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8002fb4:	60fb      	str	r3, [r7, #12]
  return(result);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fba:	2301      	movs	r3, #1
 8002fbc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	f383 8810 	msr	PRIMASK, r3
}
 8002fc4:	46c0      	nop			; (mov r8, r8)
 8002fc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2110      	movs	r1, #16
 8002fd2:	438a      	bics	r2, r1
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fd8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f383 8810 	msr	PRIMASK, r3
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fe2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fe8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002fea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d108      	bne.n	8003002 <UART_DMAReceiveCplt+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002ff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ff2:	2258      	movs	r2, #88	; 0x58
 8002ff4:	5a9a      	ldrh	r2, [r3, r2]
 8002ff6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ff8:	0011      	movs	r1, r2
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	f7ff fb55 	bl	80026aa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003000:	e003      	b.n	800300a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8003002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003004:	0018      	movs	r0, r3
 8003006:	f7ff fb38 	bl	800267a <HAL_UART_RxCpltCallback>
}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	46bd      	mov	sp, r7
 800300e:	b014      	add	sp, #80	; 0x50
 8003010:	bd80      	pop	{r7, pc}
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	fffffeff 	.word	0xfffffeff

08003018 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003024:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2201      	movs	r2, #1
 800302a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003030:	2b01      	cmp	r3, #1
 8003032:	d10a      	bne.n	800304a <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2258      	movs	r2, #88	; 0x58
 8003038:	5a9b      	ldrh	r3, [r3, r2]
 800303a:	085b      	lsrs	r3, r3, #1
 800303c:	b29a      	uxth	r2, r3
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	0011      	movs	r1, r2
 8003042:	0018      	movs	r0, r3
 8003044:	f7ff fb31 	bl	80026aa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003048:	e003      	b.n	8003052 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	0018      	movs	r0, r3
 800304e:	f7ff fb1c 	bl	800268a <HAL_UART_RxHalfCpltCallback>
}
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	46bd      	mov	sp, r7
 8003056:	b004      	add	sp, #16
 8003058:	bd80      	pop	{r7, pc}

0800305a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b086      	sub	sp, #24
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003066:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800306c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	2280      	movs	r2, #128	; 0x80
 8003072:	589b      	ldr	r3, [r3, r2]
 8003074:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	2280      	movs	r2, #128	; 0x80
 800307e:	4013      	ands	r3, r2
 8003080:	2b80      	cmp	r3, #128	; 0x80
 8003082:	d10a      	bne.n	800309a <UART_DMAError+0x40>
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	2b21      	cmp	r3, #33	; 0x21
 8003088:	d107      	bne.n	800309a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2252      	movs	r2, #82	; 0x52
 800308e:	2100      	movs	r1, #0
 8003090:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	0018      	movs	r0, r3
 8003096:	f7ff fea1 	bl	8002ddc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2240      	movs	r2, #64	; 0x40
 80030a2:	4013      	ands	r3, r2
 80030a4:	2b40      	cmp	r3, #64	; 0x40
 80030a6:	d10a      	bne.n	80030be <UART_DMAError+0x64>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2b22      	cmp	r3, #34	; 0x22
 80030ac:	d107      	bne.n	80030be <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	225a      	movs	r2, #90	; 0x5a
 80030b2:	2100      	movs	r1, #0
 80030b4:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	0018      	movs	r0, r3
 80030ba:	f7ff feb3 	bl	8002e24 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	2284      	movs	r2, #132	; 0x84
 80030c2:	589b      	ldr	r3, [r3, r2]
 80030c4:	2210      	movs	r2, #16
 80030c6:	431a      	orrs	r2, r3
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	2184      	movs	r1, #132	; 0x84
 80030cc:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	0018      	movs	r0, r3
 80030d2:	f7ff fae2 	bl	800269a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80030d6:	46c0      	nop			; (mov r8, r8)
 80030d8:	46bd      	mov	sp, r7
 80030da:	b006      	add	sp, #24
 80030dc:	bd80      	pop	{r7, pc}
	...

080030e0 <__libc_init_array>:
 80030e0:	b570      	push	{r4, r5, r6, lr}
 80030e2:	2600      	movs	r6, #0
 80030e4:	4d0c      	ldr	r5, [pc, #48]	; (8003118 <__libc_init_array+0x38>)
 80030e6:	4c0d      	ldr	r4, [pc, #52]	; (800311c <__libc_init_array+0x3c>)
 80030e8:	1b64      	subs	r4, r4, r5
 80030ea:	10a4      	asrs	r4, r4, #2
 80030ec:	42a6      	cmp	r6, r4
 80030ee:	d109      	bne.n	8003104 <__libc_init_array+0x24>
 80030f0:	2600      	movs	r6, #0
 80030f2:	f000 f87d 	bl	80031f0 <_init>
 80030f6:	4d0a      	ldr	r5, [pc, #40]	; (8003120 <__libc_init_array+0x40>)
 80030f8:	4c0a      	ldr	r4, [pc, #40]	; (8003124 <__libc_init_array+0x44>)
 80030fa:	1b64      	subs	r4, r4, r5
 80030fc:	10a4      	asrs	r4, r4, #2
 80030fe:	42a6      	cmp	r6, r4
 8003100:	d105      	bne.n	800310e <__libc_init_array+0x2e>
 8003102:	bd70      	pop	{r4, r5, r6, pc}
 8003104:	00b3      	lsls	r3, r6, #2
 8003106:	58eb      	ldr	r3, [r5, r3]
 8003108:	4798      	blx	r3
 800310a:	3601      	adds	r6, #1
 800310c:	e7ee      	b.n	80030ec <__libc_init_array+0xc>
 800310e:	00b3      	lsls	r3, r6, #2
 8003110:	58eb      	ldr	r3, [r5, r3]
 8003112:	4798      	blx	r3
 8003114:	3601      	adds	r6, #1
 8003116:	e7f2      	b.n	80030fe <__libc_init_array+0x1e>
 8003118:	080032a4 	.word	0x080032a4
 800311c:	080032a4 	.word	0x080032a4
 8003120:	080032a4 	.word	0x080032a4
 8003124:	080032a8 	.word	0x080032a8

08003128 <__itoa>:
 8003128:	1e93      	subs	r3, r2, #2
 800312a:	b510      	push	{r4, lr}
 800312c:	000c      	movs	r4, r1
 800312e:	2b22      	cmp	r3, #34	; 0x22
 8003130:	d904      	bls.n	800313c <__itoa+0x14>
 8003132:	2300      	movs	r3, #0
 8003134:	001c      	movs	r4, r3
 8003136:	700b      	strb	r3, [r1, #0]
 8003138:	0020      	movs	r0, r4
 800313a:	bd10      	pop	{r4, pc}
 800313c:	2a0a      	cmp	r2, #10
 800313e:	d109      	bne.n	8003154 <__itoa+0x2c>
 8003140:	2800      	cmp	r0, #0
 8003142:	da07      	bge.n	8003154 <__itoa+0x2c>
 8003144:	232d      	movs	r3, #45	; 0x2d
 8003146:	700b      	strb	r3, [r1, #0]
 8003148:	2101      	movs	r1, #1
 800314a:	4240      	negs	r0, r0
 800314c:	1861      	adds	r1, r4, r1
 800314e:	f000 f80f 	bl	8003170 <__utoa>
 8003152:	e7f1      	b.n	8003138 <__itoa+0x10>
 8003154:	2100      	movs	r1, #0
 8003156:	e7f9      	b.n	800314c <__itoa+0x24>

08003158 <itoa>:
 8003158:	b510      	push	{r4, lr}
 800315a:	f7ff ffe5 	bl	8003128 <__itoa>
 800315e:	bd10      	pop	{r4, pc}

08003160 <memset>:
 8003160:	0003      	movs	r3, r0
 8003162:	1882      	adds	r2, r0, r2
 8003164:	4293      	cmp	r3, r2
 8003166:	d100      	bne.n	800316a <memset+0xa>
 8003168:	4770      	bx	lr
 800316a:	7019      	strb	r1, [r3, #0]
 800316c:	3301      	adds	r3, #1
 800316e:	e7f9      	b.n	8003164 <memset+0x4>

08003170 <__utoa>:
 8003170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003172:	000c      	movs	r4, r1
 8003174:	0016      	movs	r6, r2
 8003176:	b08d      	sub	sp, #52	; 0x34
 8003178:	2225      	movs	r2, #37	; 0x25
 800317a:	0007      	movs	r7, r0
 800317c:	4916      	ldr	r1, [pc, #88]	; (80031d8 <__utoa+0x68>)
 800317e:	a802      	add	r0, sp, #8
 8003180:	f000 f82c 	bl	80031dc <memcpy>
 8003184:	1e62      	subs	r2, r4, #1
 8003186:	9200      	str	r2, [sp, #0]
 8003188:	1eb3      	subs	r3, r6, #2
 800318a:	aa02      	add	r2, sp, #8
 800318c:	2500      	movs	r5, #0
 800318e:	9201      	str	r2, [sp, #4]
 8003190:	2b22      	cmp	r3, #34	; 0x22
 8003192:	d904      	bls.n	800319e <__utoa+0x2e>
 8003194:	7025      	strb	r5, [r4, #0]
 8003196:	002c      	movs	r4, r5
 8003198:	0020      	movs	r0, r4
 800319a:	b00d      	add	sp, #52	; 0x34
 800319c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800319e:	0038      	movs	r0, r7
 80031a0:	0031      	movs	r1, r6
 80031a2:	f7fd f83f 	bl	8000224 <__aeabi_uidivmod>
 80031a6:	000b      	movs	r3, r1
 80031a8:	9a01      	ldr	r2, [sp, #4]
 80031aa:	0029      	movs	r1, r5
 80031ac:	5cd3      	ldrb	r3, [r2, r3]
 80031ae:	9a00      	ldr	r2, [sp, #0]
 80031b0:	3501      	adds	r5, #1
 80031b2:	5553      	strb	r3, [r2, r5]
 80031b4:	003b      	movs	r3, r7
 80031b6:	0007      	movs	r7, r0
 80031b8:	429e      	cmp	r6, r3
 80031ba:	d9f0      	bls.n	800319e <__utoa+0x2e>
 80031bc:	2300      	movs	r3, #0
 80031be:	0022      	movs	r2, r4
 80031c0:	5563      	strb	r3, [r4, r5]
 80031c2:	000b      	movs	r3, r1
 80031c4:	1ac8      	subs	r0, r1, r3
 80031c6:	4283      	cmp	r3, r0
 80031c8:	dde6      	ble.n	8003198 <__utoa+0x28>
 80031ca:	7810      	ldrb	r0, [r2, #0]
 80031cc:	5ce5      	ldrb	r5, [r4, r3]
 80031ce:	7015      	strb	r5, [r2, #0]
 80031d0:	54e0      	strb	r0, [r4, r3]
 80031d2:	3201      	adds	r2, #1
 80031d4:	3b01      	subs	r3, #1
 80031d6:	e7f5      	b.n	80031c4 <__utoa+0x54>
 80031d8:	0800327c 	.word	0x0800327c

080031dc <memcpy>:
 80031dc:	2300      	movs	r3, #0
 80031de:	b510      	push	{r4, lr}
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d100      	bne.n	80031e6 <memcpy+0xa>
 80031e4:	bd10      	pop	{r4, pc}
 80031e6:	5ccc      	ldrb	r4, [r1, r3]
 80031e8:	54c4      	strb	r4, [r0, r3]
 80031ea:	3301      	adds	r3, #1
 80031ec:	e7f8      	b.n	80031e0 <memcpy+0x4>
	...

080031f0 <_init>:
 80031f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f6:	bc08      	pop	{r3}
 80031f8:	469e      	mov	lr, r3
 80031fa:	4770      	bx	lr

080031fc <_fini>:
 80031fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003202:	bc08      	pop	{r3}
 8003204:	469e      	mov	lr, r3
 8003206:	4770      	bx	lr
