// Seed: 3722716807
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  reg id_3;
  reg id_4;
  always @(id_2 or negedge 1'b0 or posedge 1) id_3 <= 1;
  type_7(
      1'b0, (1'b0)
  );
  assign id_4 = id_3;
  type_8(
      1 == 1'b0, (1'b0)
  );
  assign id_4 = 1 ? 1'b0 : 1;
  assign id_1 = id_3;
endmodule
