

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s'
================================================================
* Date:           Wed Feb 28 06:41:41 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.165 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|      710|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        9|     -|
|Register             |        -|      -|      237|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      5|      237|      719|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------+-----------------------------------+-----------+
    |                 Instance                |               Module              | Expression|
    +-----------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_18s_17ns_28_1_1_U8697  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_28_1_1_U8698  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_28_1_1_U8699  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_28_1_1_U8700  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_28_1_1_U8701  |myproject_mul_mul_18s_17ns_28_1_1  |  i0 * i1  |
    +-----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    +-----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_exp_table1     |        3|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_18_8_5_3_0_softmax_config8_s_invert_table2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                             |        4|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_fu_777_p2               |     +    |      0|  0|  18|          18|          18|
    |p_Val2_15_fu_821_p2               |     +    |      0|  0|  18|          18|          18|
    |p_Val2_19_fu_914_p2               |     +    |      0|  0|  18|          18|          18|
    |p_Val2_8_fu_747_p2                |     +    |      0|  0|  18|          18|          18|
    |ret_V_1_fu_900_p2                 |     +    |      0|  0|  19|          19|          19|
    |ret_V_fu_807_p2                   |     +    |      0|  0|  19|          19|          19|
    |sub_ln1193_1_fu_329_p2            |     -    |      0|  0|  19|          19|          19|
    |sub_ln1193_2_fu_385_p2            |     -    |      0|  0|  19|          19|          19|
    |sub_ln1193_3_fu_441_p2            |     -    |      0|  0|  19|          19|          19|
    |sub_ln1193_4_fu_497_p2            |     -    |      0|  0|  19|          19|          19|
    |sub_ln1193_fu_273_p2              |     -    |      0|  0|  19|          19|          19|
    |and_ln786_1_fu_357_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_413_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_469_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_525_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_301_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_933_p2             |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_841_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_223_p2           |   icmp   |      0|  0|  20|          18|          18|
    |icmp_ln1496_2_fu_237_p2           |   icmp   |      0|  0|  20|          18|          18|
    |icmp_ln1496_3_fu_251_p2           |   icmp   |      0|  0|  20|          18|          18|
    |icmp_ln1496_fu_209_p2             |   icmp   |      0|  0|  20|          18|          18|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_375_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_431_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_487_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_543_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_859_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_951_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_319_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_12_fu_761_p3               |  select  |      0|  0|  18|           1|          17|
    |p_Val2_13_fu_791_p3               |  select  |      0|  0|  18|           1|          17|
    |p_Val2_16_fu_881_p3               |  select  |      0|  0|  18|           1|          18|
    |select_ln340_12_fu_865_p3         |  select  |      0|  0|  18|           1|          17|
    |select_ln340_14_fu_967_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_593_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_627_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_661_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_695_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_559_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_601_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_635_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_669_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_703_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_873_p3          |  select  |      0|  0|  19|           1|          19|
    |select_ln388_6_fu_975_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_567_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_229_p3           |  select  |      0|  0|  18|           1|          18|
    |select_ln65_2_fu_243_p3           |  select  |      0|  0|  18|           1|          18|
    |select_ln65_fu_215_p3             |  select  |      0|  0|  18|           1|          18|
    |x_max_V_fu_257_p3                 |  select  |      0|  0|  18|           1|          18|
    |y_V_1_fu_609_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_643_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_677_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_711_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_983_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_575_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_847_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_853_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_939_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_945_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_369_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_425_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_481_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_537_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_307_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_363_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_419_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_475_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_531_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_313_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_351_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_407_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_463_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_519_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_835_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_927_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_295_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 710|         342|         670|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |exp_res_0_V_reg_1145                |  17|   0|   17|          0|
    |exp_res_0_V_reg_1145_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_1_V_reg_1150                |  17|   0|   17|          0|
    |exp_res_1_V_reg_1150_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_2_V_reg_1155                |  17|   0|   17|          0|
    |exp_res_2_V_reg_1155_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_3_V_reg_1160                |  17|   0|   17|          0|
    |exp_res_3_V_reg_1160_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_4_V_reg_1176                |  17|   0|   17|          0|
    |p_Val2_16_reg_1170                  |  18|   0|   18|          0|
    |y_V_1_reg_1105                      |  10|   0|   10|          0|
    |y_V_2_reg_1110                      |  10|   0|   10|          0|
    |y_V_3_reg_1115                      |  10|   0|   10|          0|
    |y_V_4_reg_1120                      |  10|   0|   10|          0|
    |y_V_4_reg_1120_pp0_iter1_reg        |  10|   0|   10|          0|
    |y_V_reg_1100                        |  10|   0|   10|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 237|   0|  237|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_done         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> | return value |
|data_0_V_read   |  in |   18|   ap_none  |                         data_0_V_read                         |    scalar    |
|data_1_V_read   |  in |   18|   ap_none  |                         data_1_V_read                         |    scalar    |
|data_2_V_read   |  in |   18|   ap_none  |                         data_2_V_read                         |    scalar    |
|data_3_V_read   |  in |   18|   ap_none  |                         data_3_V_read                         |    scalar    |
|data_4_V_read   |  in |   18|   ap_none  |                         data_4_V_read                         |    scalar    |
|res_0_V         | out |   18|   ap_vld   |                            res_0_V                            |    pointer   |
|res_0_V_ap_vld  | out |    1|   ap_vld   |                            res_0_V                            |    pointer   |
|res_1_V         | out |   18|   ap_vld   |                            res_1_V                            |    pointer   |
|res_1_V_ap_vld  | out |    1|   ap_vld   |                            res_1_V                            |    pointer   |
|res_2_V         | out |   18|   ap_vld   |                            res_2_V                            |    pointer   |
|res_2_V_ap_vld  | out |    1|   ap_vld   |                            res_2_V                            |    pointer   |
|res_3_V         | out |   18|   ap_vld   |                            res_3_V                            |    pointer   |
|res_3_V_ap_vld  | out |    1|   ap_vld   |                            res_3_V                            |    pointer   |
|res_4_V         | out |   18|   ap_vld   |                            res_4_V                            |    pointer   |
|res_4_V_ap_vld  | out |    1|   ap_vld   |                            res_4_V                            |    pointer   |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 6 'read' 'data_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 7 'read' 'data_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 8 'read' 'data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 9 'read' 'data_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_2 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 10 'read' 'data_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.69ns)   --->   "%icmp_ln1496 = icmp slt i18 %data_0_V_read_2, %data_1_V_read_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 11 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.29ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i18 %data_1_V_read_2, i18 %data_0_V_read_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 12 'select' 'select_ln65' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%icmp_ln1496_1 = icmp slt i18 %data_2_V_read_2, %data_3_V_read_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 13 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.29ns)   --->   "%select_ln65_1 = select i1 %icmp_ln1496_1, i18 %data_3_V_read_2, i18 %data_2_V_read_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 14 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%icmp_ln1496_2 = icmp slt i18 %select_ln65, %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 15 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.29ns)   --->   "%select_ln65_2 = select i1 %icmp_ln1496_2, i18 %select_ln65_1, i18 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 16 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%icmp_ln1496_3 = icmp slt i18 %select_ln65_2, %data_4_V_read_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 17 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.29ns)   --->   "%x_max_V = select i1 %icmp_ln1496_3, i18 %data_4_V_read_2, i18 %select_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 18 'select' 'x_max_V' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i18 %data_0_V_read_2 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i18 %x_max_V to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 20 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%sub_ln1193 = sub i19 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 22 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_384, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_383, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp_383, %tmp_384" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_383, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_384, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i18 %data_1_V_read_2 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.58ns)   --->   "%sub_ln1193_1 = sub i19 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_1, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_1, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_386, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_385, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_385, %tmp_386" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_385, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_386, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i18 %data_2_V_read_2 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.58ns)   --->   "%sub_ln1193_2 = sub i19 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_2, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_2, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_388, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_387, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_387, %tmp_388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 44 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_387, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_388, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i18 %data_3_V_read_2 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.58ns)   --->   "%sub_ln1193_3 = sub i19 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_3, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'bitselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_3, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'bitselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_390, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 51 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_389, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_389, %tmp_390" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_389, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_390, %xor_ln340_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i18 %data_4_V_read_2 to i19" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.58ns)   --->   "%sub_ln1193_4 = sub i19 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_4, i32 18)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %sub_ln1193_4, i32 17)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_392, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 60 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_391, %xor_ln786_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %tmp_391, %tmp_392" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 62 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_391, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 63 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_392, %xor_ln340_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 64 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 65 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 66 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'select' 'select_ln388' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 68 'select' 'y_V' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193_1, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 69 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 70 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 72 'select' 'y_V_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193_2, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 73 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 74 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'select' 'y_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193_3, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 77 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_8, i10 511, i10 %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 78 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 80 'select' 'y_V_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %sub_ln1193_4, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 81 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_9, i10 511, i10 %tmp_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 82 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'select' 'y_V_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 85 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 90 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.15ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.15ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 97 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 99 [1/2] (1.15ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 100 [1/2] (1.15ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (1.15ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 103 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_Val2_6 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 104 'zext' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_7 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 105 'zext' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.59ns)   --->   "%p_Val2_8 = add i18 %p_Val2_6, %p_Val2_7" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 106 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 107 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.29ns)   --->   "%p_Val2_12 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_8" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 108 'select' 'p_Val2_12' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_9 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 109 'zext' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_10 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 110 'zext' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.59ns)   --->   "%p_Val2_11 = add i18 %p_Val2_9, %p_Val2_10" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 111 'add' 'p_Val2_11' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_11, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 112 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.29ns)   --->   "%p_Val2_13 = select i1 %p_Result_14, i18 131071, i18 %p_Val2_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 113 'select' 'p_Val2_13' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_12 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 114 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_13 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 115 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.58ns)   --->   "%ret_V = add nsw i19 %rhs_V, %lhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 116 'add' 'ret_V' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 117 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.58ns)   --->   "%p_Val2_15 = add i18 %p_Val2_12, %p_Val2_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 118 'add' 'p_Val2_15' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 119 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_16, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 120 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%underflow = and i1 %p_Result_15, %xor_ln786_5" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 121 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%xor_ln340_10 = xor i1 %p_Result_15, %p_Result_16" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 122 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%xor_ln340_11 = xor i1 %p_Result_15, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 123 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln340_5 = or i1 %p_Result_16, %xor_ln340_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 124 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%select_ln340_12 = select i1 %xor_ln340_10, i18 131071, i18 %p_Val2_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 125 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %underflow, i18 -131072, i18 %p_Val2_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 126 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_16 = select i1 %or_ln340_5, i18 %select_ln340_12, i18 %select_ln388_5" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 127 'select' 'p_Val2_16' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.50>
ST_4 : Operation 128 [1/2] (1.15ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 128 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_Val2_17 = zext i17 %exp_res_4_V to i18" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 129 'zext' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i18 %p_Val2_16 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 130 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i17 %exp_res_4_V to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 131 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.58ns)   --->   "%ret_V_1 = add nsw i19 %lhs_V_1, %rhs_V_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 132 'add' 'ret_V_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 133 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.58ns)   --->   "%p_Val2_19 = add i18 %p_Val2_17, %p_Val2_16" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 134 'add' 'p_Val2_19' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_19, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 135 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %p_Result_18, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 136 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%underflow_1 = and i1 %p_Result_17, %xor_ln786_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 137 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_12 = xor i1 %p_Result_17, %p_Result_18" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 138 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_13 = xor i1 %p_Result_17, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 139 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%or_ln340_6 = or i1 %p_Result_18, %xor_ln340_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 140 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_19, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 141 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%select_ln340_14 = select i1 %xor_ln340_12, i10 511, i10 %tmp_10" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 142 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %underflow_1, i10 -512, i10 %tmp_10" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 143 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %or_ln340_6, i10 %select_ln340_14, i10 %select_ln388_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 144 'select' 'y_V_5' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 145 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 146 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 147 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 148 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 149 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i28" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 150 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i28" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 151 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i28 %sext_ln1116, %zext_ln1118" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 152 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118, i32 10, i32 27)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 153 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_0_V, i18 %trunc_ln2)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 154 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i28" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 155 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i28 %sext_ln1116, %zext_ln1118_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 156 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_1, i32 10, i32 27)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 157 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_1_V, i18 %trunc_ln708_1)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 158 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i28" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 159 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i28 %sext_ln1116, %zext_ln1118_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 160 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_2, i32 10, i32 27)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 161 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_2_V, i18 %trunc_ln708_2)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 162 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_3_V to i28" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 163 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i28 %sext_ln1116, %zext_ln1118_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 164 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_3, i32 10, i32 27)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 165 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_3_V, i18 %trunc_ln708_3)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 166 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i17 %exp_res_4_V to i28" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 167 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i28 %sext_ln1116, %zext_ln1118_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 168 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_4, i32 10, i32 27)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 169 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_4_V, i18 %trunc_ln708_4)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 170 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 171 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_2    (read         ) [ 000000]
data_3_V_read_2    (read         ) [ 000000]
data_2_V_read_2    (read         ) [ 000000]
data_1_V_read_2    (read         ) [ 000000]
data_0_V_read_2    (read         ) [ 000000]
icmp_ln1496        (icmp         ) [ 000000]
select_ln65        (select       ) [ 000000]
icmp_ln1496_1      (icmp         ) [ 000000]
select_ln65_1      (select       ) [ 000000]
icmp_ln1496_2      (icmp         ) [ 000000]
select_ln65_2      (select       ) [ 000000]
icmp_ln1496_3      (icmp         ) [ 000000]
x_max_V            (select       ) [ 000000]
sext_ln703         (sext         ) [ 000000]
sext_ln703_1       (sext         ) [ 000000]
sub_ln1193         (sub          ) [ 000000]
tmp_383            (bitselect    ) [ 000000]
tmp_384            (bitselect    ) [ 000000]
xor_ln786          (xor          ) [ 000000]
and_ln786          (and          ) [ 000000]
xor_ln340_5        (xor          ) [ 000000]
xor_ln340          (xor          ) [ 000000]
or_ln340           (or           ) [ 000000]
sext_ln703_2       (sext         ) [ 000000]
sub_ln1193_1       (sub          ) [ 000000]
tmp_385            (bitselect    ) [ 000000]
tmp_386            (bitselect    ) [ 000000]
xor_ln786_1        (xor          ) [ 000000]
and_ln786_1        (and          ) [ 000000]
xor_ln340_6        (xor          ) [ 000000]
xor_ln340_1        (xor          ) [ 000000]
or_ln340_1         (or           ) [ 000000]
sext_ln703_3       (sext         ) [ 000000]
sub_ln1193_2       (sub          ) [ 000000]
tmp_387            (bitselect    ) [ 000000]
tmp_388            (bitselect    ) [ 000000]
xor_ln786_2        (xor          ) [ 000000]
and_ln786_2        (and          ) [ 000000]
xor_ln340_7        (xor          ) [ 000000]
xor_ln340_2        (xor          ) [ 000000]
or_ln340_2         (or           ) [ 000000]
sext_ln703_4       (sext         ) [ 000000]
sub_ln1193_3       (sub          ) [ 000000]
tmp_389            (bitselect    ) [ 000000]
tmp_390            (bitselect    ) [ 000000]
xor_ln786_3        (xor          ) [ 000000]
and_ln786_3        (and          ) [ 000000]
xor_ln340_8        (xor          ) [ 000000]
xor_ln340_3        (xor          ) [ 000000]
or_ln340_3         (or           ) [ 000000]
sext_ln703_5       (sext         ) [ 000000]
sub_ln1193_4       (sub          ) [ 000000]
tmp_391            (bitselect    ) [ 000000]
tmp_392            (bitselect    ) [ 000000]
xor_ln786_4        (xor          ) [ 000000]
and_ln786_4        (and          ) [ 000000]
xor_ln340_9        (xor          ) [ 000000]
xor_ln340_4        (xor          ) [ 000000]
or_ln340_4         (or           ) [ 000000]
tmp                (partselect   ) [ 000000]
select_ln340       (select       ) [ 000000]
select_ln388       (select       ) [ 000000]
y_V                (select       ) [ 011000]
tmp_2              (partselect   ) [ 000000]
select_ln340_2     (select       ) [ 000000]
select_ln388_1     (select       ) [ 000000]
y_V_1              (select       ) [ 011000]
tmp_4              (partselect   ) [ 000000]
select_ln340_4     (select       ) [ 000000]
select_ln388_2     (select       ) [ 000000]
y_V_2              (select       ) [ 011000]
tmp_6              (partselect   ) [ 000000]
select_ln340_6     (select       ) [ 000000]
select_ln388_3     (select       ) [ 000000]
y_V_3              (select       ) [ 011000]
tmp_8              (partselect   ) [ 000000]
select_ln340_8     (select       ) [ 000000]
select_ln388_4     (select       ) [ 000000]
y_V_4              (select       ) [ 011100]
zext_ln255         (zext         ) [ 000000]
exp_table1_addr    (getelementptr) [ 010100]
zext_ln255_1       (zext         ) [ 000000]
exp_table1_addr_1  (getelementptr) [ 010100]
zext_ln255_2       (zext         ) [ 000000]
exp_table1_addr_2  (getelementptr) [ 010100]
zext_ln255_3       (zext         ) [ 000000]
exp_table1_addr_3  (getelementptr) [ 010100]
exp_res_0_V        (load         ) [ 010011]
exp_res_1_V        (load         ) [ 010011]
exp_res_2_V        (load         ) [ 010011]
exp_res_3_V        (load         ) [ 010011]
zext_ln255_4       (zext         ) [ 000000]
exp_table1_addr_4  (getelementptr) [ 010010]
p_Val2_6           (zext         ) [ 000000]
p_Val2_7           (zext         ) [ 000000]
p_Val2_8           (add          ) [ 000000]
p_Result_s         (bitselect    ) [ 000000]
p_Val2_12          (select       ) [ 000000]
p_Val2_9           (zext         ) [ 000000]
p_Val2_10          (zext         ) [ 000000]
p_Val2_11          (add          ) [ 000000]
p_Result_14        (bitselect    ) [ 000000]
p_Val2_13          (select       ) [ 000000]
lhs_V              (sext         ) [ 000000]
rhs_V              (sext         ) [ 000000]
ret_V              (add          ) [ 000000]
p_Result_15        (bitselect    ) [ 000000]
p_Val2_15          (add          ) [ 000000]
p_Result_16        (bitselect    ) [ 000000]
xor_ln786_5        (xor          ) [ 000000]
underflow          (and          ) [ 000000]
xor_ln340_10       (xor          ) [ 000000]
xor_ln340_11       (xor          ) [ 000000]
or_ln340_5         (or           ) [ 000000]
select_ln340_12    (select       ) [ 000000]
select_ln388_5     (select       ) [ 000000]
p_Val2_16          (select       ) [ 010010]
exp_res_4_V        (load         ) [ 010001]
p_Val2_17          (zext         ) [ 000000]
lhs_V_1            (sext         ) [ 000000]
rhs_V_1            (zext         ) [ 000000]
ret_V_1            (add          ) [ 000000]
p_Result_17        (bitselect    ) [ 000000]
p_Val2_19          (add          ) [ 000000]
p_Result_18        (bitselect    ) [ 000000]
xor_ln786_6        (xor          ) [ 000000]
underflow_1        (and          ) [ 000000]
xor_ln340_12       (xor          ) [ 000000]
xor_ln340_13       (xor          ) [ 000000]
or_ln340_6         (or           ) [ 000000]
tmp_10             (partselect   ) [ 000000]
select_ln340_14    (select       ) [ 000000]
select_ln388_6     (select       ) [ 000000]
y_V_5              (select       ) [ 000000]
zext_ln265         (zext         ) [ 000000]
invert_table2_addr (getelementptr) [ 010001]
specpipeline_ln217 (specpipeline ) [ 000000]
inv_exp_sum_V      (load         ) [ 000000]
sext_ln1116        (sext         ) [ 000000]
zext_ln1118        (zext         ) [ 000000]
mul_ln1118         (mul          ) [ 000000]
trunc_ln2          (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
zext_ln1118_1      (zext         ) [ 000000]
mul_ln1118_1       (mul          ) [ 000000]
trunc_ln708_1      (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
zext_ln1118_2      (zext         ) [ 000000]
mul_ln1118_2       (mul          ) [ 000000]
trunc_ln708_2      (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
zext_ln1118_3      (zext         ) [ 000000]
mul_ln1118_3       (mul          ) [ 000000]
trunc_ln708_3      (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
zext_ln1118_4      (zext         ) [ 000000]
mul_ln1118_4       (mul          ) [ 000000]
trunc_ln708_4      (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
ret_ln270          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="exp_table1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="invert_table2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="data_4_V_read_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="18" slack="0"/>
<pin id="72" dir="0" index="1" bw="18" slack="0"/>
<pin id="73" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_3_V_read_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="18" slack="0"/>
<pin id="78" dir="0" index="1" bw="18" slack="0"/>
<pin id="79" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_2_V_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="18" slack="0"/>
<pin id="84" dir="0" index="1" bw="18" slack="0"/>
<pin id="85" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_1_V_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="18" slack="0"/>
<pin id="91" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_0_V_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="18" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln268_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="18" slack="0"/>
<pin id="103" dir="0" index="2" bw="18" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln268_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="18" slack="0"/>
<pin id="110" dir="0" index="2" bw="18" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln268_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="18" slack="0"/>
<pin id="117" dir="0" index="2" bw="18" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln268_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="18" slack="0"/>
<pin id="124" dir="0" index="2" bw="18" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln268_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="18" slack="0"/>
<pin id="131" dir="0" index="2" bw="18" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="exp_table1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="17" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="156" dir="0" index="5" bw="17" slack="0"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="8" bw="10" slack="0"/>
<pin id="168" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="169" dir="0" index="10" bw="0" slack="0"/>
<pin id="179" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="180" dir="0" index="13" bw="17" slack="2147483647"/>
<pin id="181" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="192" dir="0" index="17" bw="17" slack="2147483647"/>
<pin id="193" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="17" slack="0"/>
<pin id="158" dir="1" index="7" bw="17" slack="0"/>
<pin id="170" dir="1" index="11" bw="17" slack="0"/>
<pin id="182" dir="1" index="15" bw="17" slack="0"/>
<pin id="194" dir="1" index="19" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/2 exp_res_1_V/2 exp_res_2_V/2 exp_res_3_V/2 exp_res_4_V/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="exp_table1_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="10" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exp_table1_addr_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="10" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exp_table1_addr_3_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exp_table1_addr_4_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="17" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_4/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="invert_table2_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln1496_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="18" slack="0"/>
<pin id="211" dir="0" index="1" bw="18" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln65_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="18" slack="0"/>
<pin id="218" dir="0" index="2" bw="18" slack="0"/>
<pin id="219" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln1496_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="18" slack="0"/>
<pin id="225" dir="0" index="1" bw="18" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln65_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="18" slack="0"/>
<pin id="232" dir="0" index="2" bw="18" slack="0"/>
<pin id="233" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln1496_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="18" slack="0"/>
<pin id="239" dir="0" index="1" bw="18" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln65_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="18" slack="0"/>
<pin id="246" dir="0" index="2" bw="18" slack="0"/>
<pin id="247" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln1496_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="18" slack="0"/>
<pin id="253" dir="0" index="1" bw="18" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="x_max_V_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="18" slack="0"/>
<pin id="260" dir="0" index="2" bw="18" slack="0"/>
<pin id="261" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln703_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="18" slack="0"/>
<pin id="267" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln703_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="18" slack="0"/>
<pin id="271" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub_ln1193_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="18" slack="0"/>
<pin id="275" dir="0" index="1" bw="18" slack="0"/>
<pin id="276" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_383_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="19" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_383/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_384_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="19" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_384/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln786_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln786_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln340_5_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln340_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln340_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln703_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="0"/>
<pin id="327" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sub_ln1193_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="18" slack="0"/>
<pin id="331" dir="0" index="1" bw="18" slack="0"/>
<pin id="332" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_385_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="19" slack="0"/>
<pin id="338" dir="0" index="2" bw="6" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_385/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_386_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="19" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_386/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln786_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="and_ln786_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="xor_ln340_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="xor_ln340_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln340_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln703_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="18" slack="0"/>
<pin id="383" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln1193_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="18" slack="0"/>
<pin id="387" dir="0" index="1" bw="18" slack="0"/>
<pin id="388" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_387_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="19" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_387/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_388_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="19" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_388/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="xor_ln786_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="and_ln786_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln340_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="xor_ln340_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="or_ln340_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln703_4_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="18" slack="0"/>
<pin id="439" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sub_ln1193_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="18" slack="0"/>
<pin id="443" dir="0" index="1" bw="18" slack="0"/>
<pin id="444" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_389_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="19" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_389/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_390_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="19" slack="0"/>
<pin id="458" dir="0" index="2" bw="6" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_390/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="xor_ln786_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln786_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="xor_ln340_8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="xor_ln340_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln340_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln703_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="18" slack="0"/>
<pin id="495" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sub_ln1193_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="18" slack="0"/>
<pin id="499" dir="0" index="1" bw="18" slack="0"/>
<pin id="500" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_4/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_391_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="19" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_391/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_392_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="19" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_392/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="xor_ln786_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln786_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="xor_ln340_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="xor_ln340_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="or_ln340_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="0"/>
<pin id="551" dir="0" index="1" bw="19" slack="0"/>
<pin id="552" dir="0" index="2" bw="5" slack="0"/>
<pin id="553" dir="0" index="3" bw="6" slack="0"/>
<pin id="554" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln340_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="0" index="2" bw="10" slack="0"/>
<pin id="563" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln388_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="10" slack="0"/>
<pin id="570" dir="0" index="2" bw="10" slack="0"/>
<pin id="571" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="y_V_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="10" slack="0"/>
<pin id="578" dir="0" index="2" bw="10" slack="0"/>
<pin id="579" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="0"/>
<pin id="585" dir="0" index="1" bw="19" slack="0"/>
<pin id="586" dir="0" index="2" bw="5" slack="0"/>
<pin id="587" dir="0" index="3" bw="6" slack="0"/>
<pin id="588" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln340_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="10" slack="0"/>
<pin id="596" dir="0" index="2" bw="10" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="select_ln388_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="10" slack="0"/>
<pin id="604" dir="0" index="2" bw="10" slack="0"/>
<pin id="605" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="y_V_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="10" slack="0"/>
<pin id="612" dir="0" index="2" bw="10" slack="0"/>
<pin id="613" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="0" index="1" bw="19" slack="0"/>
<pin id="620" dir="0" index="2" bw="5" slack="0"/>
<pin id="621" dir="0" index="3" bw="6" slack="0"/>
<pin id="622" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln340_4_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="10" slack="0"/>
<pin id="630" dir="0" index="2" bw="10" slack="0"/>
<pin id="631" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln388_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="10" slack="0"/>
<pin id="638" dir="0" index="2" bw="10" slack="0"/>
<pin id="639" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="y_V_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="10" slack="0"/>
<pin id="646" dir="0" index="2" bw="10" slack="0"/>
<pin id="647" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_6_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="0"/>
<pin id="653" dir="0" index="1" bw="19" slack="0"/>
<pin id="654" dir="0" index="2" bw="5" slack="0"/>
<pin id="655" dir="0" index="3" bw="6" slack="0"/>
<pin id="656" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln340_6_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="10" slack="0"/>
<pin id="664" dir="0" index="2" bw="10" slack="0"/>
<pin id="665" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln388_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="10" slack="0"/>
<pin id="672" dir="0" index="2" bw="10" slack="0"/>
<pin id="673" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="y_V_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="10" slack="0"/>
<pin id="680" dir="0" index="2" bw="10" slack="0"/>
<pin id="681" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="0" index="1" bw="19" slack="0"/>
<pin id="688" dir="0" index="2" bw="5" slack="0"/>
<pin id="689" dir="0" index="3" bw="6" slack="0"/>
<pin id="690" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="select_ln340_8_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="10" slack="0"/>
<pin id="698" dir="0" index="2" bw="10" slack="0"/>
<pin id="699" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln388_4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="10" slack="0"/>
<pin id="706" dir="0" index="2" bw="10" slack="0"/>
<pin id="707" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="y_V_4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="10" slack="0"/>
<pin id="714" dir="0" index="2" bw="10" slack="0"/>
<pin id="715" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln255_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln255_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="1"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln255_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="1"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln255_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="10" slack="1"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln255_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="2"/>
<pin id="737" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="p_Val2_6_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="17" slack="0"/>
<pin id="741" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_Val2_7_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="17" slack="0"/>
<pin id="745" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_Val2_8_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="17" slack="0"/>
<pin id="749" dir="0" index="1" bw="17" slack="0"/>
<pin id="750" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_Result_s_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="18" slack="0"/>
<pin id="756" dir="0" index="2" bw="6" slack="0"/>
<pin id="757" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_Val2_12_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="18" slack="0"/>
<pin id="764" dir="0" index="2" bw="18" slack="0"/>
<pin id="765" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_Val2_9_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="17" slack="0"/>
<pin id="771" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="p_Val2_10_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="17" slack="0"/>
<pin id="775" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_Val2_11_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="17" slack="0"/>
<pin id="779" dir="0" index="1" bw="17" slack="0"/>
<pin id="780" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_Result_14_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="18" slack="0"/>
<pin id="786" dir="0" index="2" bw="6" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="p_Val2_13_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="18" slack="0"/>
<pin id="794" dir="0" index="2" bw="18" slack="0"/>
<pin id="795" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="lhs_V_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="18" slack="0"/>
<pin id="801" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="rhs_V_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="18" slack="0"/>
<pin id="805" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="ret_V_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="18" slack="0"/>
<pin id="809" dir="0" index="1" bw="18" slack="0"/>
<pin id="810" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="p_Result_15_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="19" slack="0"/>
<pin id="816" dir="0" index="2" bw="6" slack="0"/>
<pin id="817" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="p_Val2_15_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="18" slack="0"/>
<pin id="823" dir="0" index="1" bw="18" slack="0"/>
<pin id="824" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="p_Result_16_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="18" slack="0"/>
<pin id="830" dir="0" index="2" bw="6" slack="0"/>
<pin id="831" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="xor_ln786_5_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="underflow_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="xor_ln340_10_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_10/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="xor_ln340_11_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_11/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="or_ln340_5_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln340_12_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="18" slack="0"/>
<pin id="868" dir="0" index="2" bw="18" slack="0"/>
<pin id="869" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_12/3 "/>
</bind>
</comp>

<comp id="873" class="1004" name="select_ln388_5_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="18" slack="0"/>
<pin id="876" dir="0" index="2" bw="18" slack="0"/>
<pin id="877" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/3 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_Val2_16_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="18" slack="0"/>
<pin id="884" dir="0" index="2" bw="18" slack="0"/>
<pin id="885" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16/3 "/>
</bind>
</comp>

<comp id="889" class="1004" name="p_Val2_17_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="17" slack="0"/>
<pin id="891" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_17/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="lhs_V_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="18" slack="1"/>
<pin id="895" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="rhs_V_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="17" slack="0"/>
<pin id="898" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="ret_V_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="18" slack="0"/>
<pin id="902" dir="0" index="1" bw="17" slack="0"/>
<pin id="903" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_Result_17_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="0"/>
<pin id="908" dir="0" index="1" bw="19" slack="0"/>
<pin id="909" dir="0" index="2" bw="6" slack="0"/>
<pin id="910" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_Val2_19_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="17" slack="0"/>
<pin id="916" dir="0" index="1" bw="18" slack="1"/>
<pin id="917" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_Result_18_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="18" slack="0"/>
<pin id="922" dir="0" index="2" bw="6" slack="0"/>
<pin id="923" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="xor_ln786_6_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/4 "/>
</bind>
</comp>

<comp id="933" class="1004" name="underflow_1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/4 "/>
</bind>
</comp>

<comp id="939" class="1004" name="xor_ln340_12_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_12/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="xor_ln340_13_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_13/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="or_ln340_6_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_10_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="0" index="1" bw="18" slack="0"/>
<pin id="960" dir="0" index="2" bw="5" slack="0"/>
<pin id="961" dir="0" index="3" bw="6" slack="0"/>
<pin id="962" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="select_ln340_14_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="10" slack="0"/>
<pin id="970" dir="0" index="2" bw="10" slack="0"/>
<pin id="971" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_14/4 "/>
</bind>
</comp>

<comp id="975" class="1004" name="select_ln388_6_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="10" slack="0"/>
<pin id="978" dir="0" index="2" bw="10" slack="0"/>
<pin id="979" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_6/4 "/>
</bind>
</comp>

<comp id="983" class="1004" name="y_V_5_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="10" slack="0"/>
<pin id="986" dir="0" index="2" bw="10" slack="0"/>
<pin id="987" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_5/4 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln265_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="10" slack="0"/>
<pin id="993" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/4 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sext_ln1116_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="18" slack="0"/>
<pin id="998" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="zext_ln1118_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="17" slack="2"/>
<pin id="1002" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="trunc_ln2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="18" slack="0"/>
<pin id="1005" dir="0" index="1" bw="28" slack="0"/>
<pin id="1006" dir="0" index="2" bw="5" slack="0"/>
<pin id="1007" dir="0" index="3" bw="6" slack="0"/>
<pin id="1008" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/5 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln1118_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="17" slack="2"/>
<pin id="1015" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="trunc_ln708_1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="18" slack="0"/>
<pin id="1018" dir="0" index="1" bw="28" slack="0"/>
<pin id="1019" dir="0" index="2" bw="5" slack="0"/>
<pin id="1020" dir="0" index="3" bw="6" slack="0"/>
<pin id="1021" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln1118_2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="17" slack="2"/>
<pin id="1028" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="trunc_ln708_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="18" slack="0"/>
<pin id="1031" dir="0" index="1" bw="28" slack="0"/>
<pin id="1032" dir="0" index="2" bw="5" slack="0"/>
<pin id="1033" dir="0" index="3" bw="6" slack="0"/>
<pin id="1034" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="zext_ln1118_3_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="17" slack="2"/>
<pin id="1041" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="trunc_ln708_3_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="18" slack="0"/>
<pin id="1044" dir="0" index="1" bw="28" slack="0"/>
<pin id="1045" dir="0" index="2" bw="5" slack="0"/>
<pin id="1046" dir="0" index="3" bw="6" slack="0"/>
<pin id="1047" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/5 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln1118_4_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="17" slack="1"/>
<pin id="1054" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="trunc_ln708_4_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="18" slack="0"/>
<pin id="1057" dir="0" index="1" bw="28" slack="0"/>
<pin id="1058" dir="0" index="2" bw="5" slack="0"/>
<pin id="1059" dir="0" index="3" bw="6" slack="0"/>
<pin id="1060" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/5 "/>
</bind>
</comp>

<comp id="1065" class="1007" name="mul_ln1118_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="18" slack="0"/>
<pin id="1067" dir="0" index="1" bw="17" slack="0"/>
<pin id="1068" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/5 "/>
</bind>
</comp>

<comp id="1072" class="1007" name="mul_ln1118_1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="18" slack="0"/>
<pin id="1074" dir="0" index="1" bw="17" slack="0"/>
<pin id="1075" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1079" class="1007" name="mul_ln1118_2_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="18" slack="0"/>
<pin id="1081" dir="0" index="1" bw="17" slack="0"/>
<pin id="1082" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/5 "/>
</bind>
</comp>

<comp id="1086" class="1007" name="mul_ln1118_3_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="18" slack="0"/>
<pin id="1088" dir="0" index="1" bw="17" slack="0"/>
<pin id="1089" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1093" class="1007" name="mul_ln1118_4_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="18" slack="0"/>
<pin id="1095" dir="0" index="1" bw="17" slack="0"/>
<pin id="1096" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="y_V_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="1"/>
<pin id="1102" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1105" class="1005" name="y_V_1_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="1"/>
<pin id="1107" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="y_V_2_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="10" slack="1"/>
<pin id="1112" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="y_V_3_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="10" slack="1"/>
<pin id="1117" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="y_V_4_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="10" slack="2"/>
<pin id="1122" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="exp_table1_addr_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="1"/>
<pin id="1127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="1130" class="1005" name="exp_table1_addr_1_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="1"/>
<pin id="1132" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="exp_table1_addr_2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="10" slack="1"/>
<pin id="1137" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="exp_table1_addr_3_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="1"/>
<pin id="1142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="exp_res_0_V_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="17" slack="2"/>
<pin id="1147" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="1150" class="1005" name="exp_res_1_V_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="17" slack="2"/>
<pin id="1152" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="1155" class="1005" name="exp_res_2_V_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="17" slack="2"/>
<pin id="1157" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="1160" class="1005" name="exp_res_3_V_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="17" slack="2"/>
<pin id="1162" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="1165" class="1005" name="exp_table1_addr_4_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="10" slack="1"/>
<pin id="1167" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_4 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="p_Val2_16_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="18" slack="1"/>
<pin id="1172" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="exp_res_4_V_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="17" slack="1"/>
<pin id="1178" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="1181" class="1005" name="invert_table2_addr_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="10" slack="1"/>
<pin id="1183" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="68" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="142" pin=5"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="142" pin=8"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="142" pin=10"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="94" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="88" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="88" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="94" pin="2"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="82" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="76" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="76" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="82" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="215" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="229" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="215" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="70" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="70" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="243" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="94" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="257" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="265" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="273" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="279" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="279" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="287" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="279" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="287" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="88" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="269" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="28" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="329" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="335" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="335" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="343" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="335" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="32" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="343" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="82" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="269" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="385" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="30" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="391" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="391" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="399" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="391" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="32" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="399" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="76" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="269" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="26" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="441" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="30" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="32" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="447" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="447" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="455" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="447" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="32" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="455" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="70" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="269" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="26" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="497" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="28" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="497" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="32" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="503" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="503" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="511" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="503" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="32" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="511" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="34" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="273" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="558"><net_src comp="30" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="564"><net_src comp="307" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="38" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="549" pin="4"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="301" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="40" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="549" pin="4"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="319" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="559" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="567" pin="3"/><net_sink comp="575" pin=2"/></net>

<net id="589"><net_src comp="34" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="329" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="36" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="30" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="598"><net_src comp="363" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="583" pin="4"/><net_sink comp="593" pin=2"/></net>

<net id="606"><net_src comp="357" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="40" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="583" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="375" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="593" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="601" pin="3"/><net_sink comp="609" pin=2"/></net>

<net id="623"><net_src comp="34" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="385" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="36" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="30" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="632"><net_src comp="419" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="38" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="617" pin="4"/><net_sink comp="627" pin=2"/></net>

<net id="640"><net_src comp="413" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="40" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="617" pin="4"/><net_sink comp="635" pin=2"/></net>

<net id="648"><net_src comp="431" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="627" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="635" pin="3"/><net_sink comp="643" pin=2"/></net>

<net id="657"><net_src comp="34" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="441" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="36" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="30" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="666"><net_src comp="475" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="38" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="651" pin="4"/><net_sink comp="661" pin=2"/></net>

<net id="674"><net_src comp="469" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="40" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="651" pin="4"/><net_sink comp="669" pin=2"/></net>

<net id="682"><net_src comp="487" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="661" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="669" pin="3"/><net_sink comp="677" pin=2"/></net>

<net id="691"><net_src comp="34" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="497" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="36" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="30" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="700"><net_src comp="531" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="38" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="685" pin="4"/><net_sink comp="695" pin=2"/></net>

<net id="708"><net_src comp="525" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="40" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="685" pin="4"/><net_sink comp="703" pin=2"/></net>

<net id="716"><net_src comp="543" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="695" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="703" pin="3"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="730"><net_src comp="727" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="738"><net_src comp="735" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="742"><net_src comp="142" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="746"><net_src comp="142" pin="7"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="739" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="743" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="44" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="747" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="30" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="753" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="46" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="747" pin="2"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="142" pin="11"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="142" pin="15"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="769" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="44" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="30" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="796"><net_src comp="783" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="46" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="777" pin="2"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="761" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="791" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="799" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="26" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="28" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="825"><net_src comp="761" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="791" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="44" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="821" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="30" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="839"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="32" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="813" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="813" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="827" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="813" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="32" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="827" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="853" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="847" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="46" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="821" pin="2"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="841" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="48" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="821" pin="2"/><net_sink comp="873" pin=2"/></net>

<net id="886"><net_src comp="859" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="865" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="873" pin="3"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="142" pin="19"/><net_sink comp="889" pin=0"/></net>

<net id="899"><net_src comp="142" pin="19"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="893" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="896" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="911"><net_src comp="26" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="900" pin="2"/><net_sink comp="906" pin=1"/></net>

<net id="913"><net_src comp="28" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="918"><net_src comp="889" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="44" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="914" pin="2"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="30" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="919" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="32" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="906" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="927" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="906" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="919" pin="3"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="906" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="32" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="919" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="945" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="963"><net_src comp="50" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="914" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="965"><net_src comp="36" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="966"><net_src comp="30" pin="0"/><net_sink comp="957" pin=3"/></net>

<net id="972"><net_src comp="939" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="38" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="957" pin="4"/><net_sink comp="967" pin=2"/></net>

<net id="980"><net_src comp="933" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="40" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="957" pin="4"/><net_sink comp="975" pin=2"/></net>

<net id="988"><net_src comp="951" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="967" pin="3"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="975" pin="3"/><net_sink comp="983" pin=2"/></net>

<net id="994"><net_src comp="983" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="999"><net_src comp="203" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1009"><net_src comp="62" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="64" pin="0"/><net_sink comp="1003" pin=2"/></net>

<net id="1011"><net_src comp="66" pin="0"/><net_sink comp="1003" pin=3"/></net>

<net id="1012"><net_src comp="1003" pin="4"/><net_sink comp="100" pin=2"/></net>

<net id="1022"><net_src comp="62" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="64" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1024"><net_src comp="66" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1025"><net_src comp="1016" pin="4"/><net_sink comp="107" pin=2"/></net>

<net id="1035"><net_src comp="62" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="64" pin="0"/><net_sink comp="1029" pin=2"/></net>

<net id="1037"><net_src comp="66" pin="0"/><net_sink comp="1029" pin=3"/></net>

<net id="1038"><net_src comp="1029" pin="4"/><net_sink comp="114" pin=2"/></net>

<net id="1048"><net_src comp="62" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="64" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1050"><net_src comp="66" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1051"><net_src comp="1042" pin="4"/><net_sink comp="121" pin=2"/></net>

<net id="1061"><net_src comp="62" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="64" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1063"><net_src comp="66" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1064"><net_src comp="1055" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="1069"><net_src comp="996" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1000" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1071"><net_src comp="1065" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1076"><net_src comp="996" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1013" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1078"><net_src comp="1072" pin="2"/><net_sink comp="1016" pin=1"/></net>

<net id="1083"><net_src comp="996" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1026" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1085"><net_src comp="1079" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1090"><net_src comp="996" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1039" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1092"><net_src comp="1086" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1097"><net_src comp="996" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="1052" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1099"><net_src comp="1093" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1103"><net_src comp="575" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1108"><net_src comp="609" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1113"><net_src comp="643" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1118"><net_src comp="677" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1123"><net_src comp="711" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1128"><net_src comp="135" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1133"><net_src comp="148" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="1138"><net_src comp="160" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="1143"><net_src comp="172" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="1148"><net_src comp="142" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1153"><net_src comp="142" pin="7"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1158"><net_src comp="142" pin="11"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1163"><net_src comp="142" pin="15"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1168"><net_src comp="184" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="1173"><net_src comp="881" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1179"><net_src comp="142" pin="19"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1184"><net_src comp="196" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: data_3_V_read | {}
	Port: data_4_V_read | {}
	Port: res_0_V | {5 }
	Port: res_1_V | {5 }
	Port: res_2_V | {5 }
	Port: res_3_V | {5 }
	Port: res_4_V | {5 }
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : data_3_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : data_4_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : res_0_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : res_1_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : res_2_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : res_3_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : res_4_V | {}
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : exp_table1 | {2 3 4 }
	Port: softmax_stable<ap_fixed,ap_fixed<18,8,5,3,0>,softmax_config8> : invert_table2 | {4 5 }
  - Chain level:
	State 1
		select_ln65 : 1
		select_ln65_1 : 1
		icmp_ln1496_2 : 2
		select_ln65_2 : 3
		icmp_ln1496_3 : 4
		x_max_V : 5
		sext_ln703_1 : 6
		sub_ln1193 : 7
		tmp_383 : 8
		tmp_384 : 8
		xor_ln786 : 9
		and_ln786 : 9
		xor_ln340_5 : 9
		xor_ln340 : 9
		or_ln340 : 9
		sub_ln1193_1 : 7
		tmp_385 : 8
		tmp_386 : 8
		xor_ln786_1 : 9
		and_ln786_1 : 9
		xor_ln340_6 : 9
		xor_ln340_1 : 9
		or_ln340_1 : 9
		sub_ln1193_2 : 7
		tmp_387 : 8
		tmp_388 : 8
		xor_ln786_2 : 9
		and_ln786_2 : 9
		xor_ln340_7 : 9
		xor_ln340_2 : 9
		or_ln340_2 : 9
		sub_ln1193_3 : 7
		tmp_389 : 8
		tmp_390 : 8
		xor_ln786_3 : 9
		and_ln786_3 : 9
		xor_ln340_8 : 9
		xor_ln340_3 : 9
		or_ln340_3 : 9
		sub_ln1193_4 : 7
		tmp_391 : 8
		tmp_392 : 8
		xor_ln786_4 : 9
		and_ln786_4 : 9
		xor_ln340_9 : 9
		xor_ln340_4 : 9
		or_ln340_4 : 9
		tmp : 8
		select_ln340 : 9
		select_ln388 : 9
		y_V : 10
		tmp_2 : 8
		select_ln340_2 : 9
		select_ln388_1 : 9
		y_V_1 : 10
		tmp_4 : 8
		select_ln340_4 : 9
		select_ln388_2 : 9
		y_V_2 : 10
		tmp_6 : 8
		select_ln340_6 : 9
		select_ln388_3 : 9
		y_V_3 : 10
		tmp_8 : 8
		select_ln340_8 : 9
		select_ln388_4 : 9
		y_V_4 : 10
	State 2
		exp_table1_addr : 1
		exp_res_0_V : 2
		exp_table1_addr_1 : 1
		exp_res_1_V : 2
		exp_table1_addr_2 : 1
		exp_res_2_V : 2
		exp_table1_addr_3 : 1
		exp_res_3_V : 2
	State 3
		exp_table1_addr_4 : 1
		exp_res_4_V : 2
		p_Val2_6 : 1
		p_Val2_7 : 1
		p_Val2_8 : 2
		p_Result_s : 3
		p_Val2_12 : 4
		p_Val2_9 : 1
		p_Val2_10 : 1
		p_Val2_11 : 2
		p_Result_14 : 3
		p_Val2_13 : 4
		lhs_V : 5
		rhs_V : 5
		ret_V : 6
		p_Result_15 : 7
		p_Val2_15 : 5
		p_Result_16 : 6
		xor_ln786_5 : 7
		underflow : 7
		xor_ln340_10 : 8
		xor_ln340_11 : 8
		or_ln340_5 : 8
		select_ln340_12 : 8
		select_ln388_5 : 7
		p_Val2_16 : 8
	State 4
		p_Val2_17 : 1
		rhs_V_1 : 1
		ret_V_1 : 2
		p_Result_17 : 3
		p_Val2_19 : 2
		p_Result_18 : 3
		xor_ln786_6 : 4
		underflow_1 : 4
		xor_ln340_12 : 4
		xor_ln340_13 : 4
		or_ln340_6 : 4
		tmp_10 : 3
		select_ln340_14 : 4
		select_ln388_6 : 4
		y_V_5 : 5
		zext_ln265 : 6
		invert_table2_addr : 7
		inv_exp_sum_V : 8
	State 5
		sext_ln1116 : 1
		mul_ln1118 : 2
		trunc_ln2 : 3
		write_ln268 : 4
		mul_ln1118_1 : 2
		trunc_ln708_1 : 3
		write_ln268 : 4
		mul_ln1118_2 : 2
		trunc_ln708_2 : 3
		write_ln268 : 4
		mul_ln1118_3 : 2
		trunc_ln708_3 : 3
		write_ln268 : 4
		mul_ln1118_4 : 2
		trunc_ln708_4 : 3
		write_ln268 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln65_fu_215     |    0    |    0    |    18   |
|          |    select_ln65_1_fu_229    |    0    |    0    |    18   |
|          |    select_ln65_2_fu_243    |    0    |    0    |    18   |
|          |       x_max_V_fu_257       |    0    |    0    |    18   |
|          |     select_ln340_fu_559    |    0    |    0    |    10   |
|          |     select_ln388_fu_567    |    0    |    0    |    10   |
|          |         y_V_fu_575         |    0    |    0    |    10   |
|          |    select_ln340_2_fu_593   |    0    |    0    |    10   |
|          |    select_ln388_1_fu_601   |    0    |    0    |    10   |
|          |        y_V_1_fu_609        |    0    |    0    |    10   |
|          |    select_ln340_4_fu_627   |    0    |    0    |    10   |
|          |    select_ln388_2_fu_635   |    0    |    0    |    10   |
|          |        y_V_2_fu_643        |    0    |    0    |    10   |
|  select  |    select_ln340_6_fu_661   |    0    |    0    |    10   |
|          |    select_ln388_3_fu_669   |    0    |    0    |    10   |
|          |        y_V_3_fu_677        |    0    |    0    |    10   |
|          |    select_ln340_8_fu_695   |    0    |    0    |    10   |
|          |    select_ln388_4_fu_703   |    0    |    0    |    10   |
|          |        y_V_4_fu_711        |    0    |    0    |    10   |
|          |      p_Val2_12_fu_761      |    0    |    0    |    18   |
|          |      p_Val2_13_fu_791      |    0    |    0    |    18   |
|          |   select_ln340_12_fu_865   |    0    |    0    |    18   |
|          |    select_ln388_5_fu_873   |    0    |    0    |    18   |
|          |      p_Val2_16_fu_881      |    0    |    0    |    18   |
|          |   select_ln340_14_fu_967   |    0    |    0    |    10   |
|          |    select_ln388_6_fu_975   |    0    |    0    |    10   |
|          |        y_V_5_fu_983        |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|          |       p_Val2_8_fu_747      |    0    |    0    |    17   |
|          |      p_Val2_11_fu_777      |    0    |    0    |    17   |
|    add   |        ret_V_fu_807        |    0    |    0    |    18   |
|          |      p_Val2_15_fu_821      |    0    |    0    |    18   |
|          |       ret_V_1_fu_900       |    0    |    0    |    18   |
|          |      p_Val2_19_fu_914      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |      sub_ln1193_fu_273     |    0    |    0    |    18   |
|          |     sub_ln1193_1_fu_329    |    0    |    0    |    18   |
|    sub   |     sub_ln1193_2_fu_385    |    0    |    0    |    18   |
|          |     sub_ln1193_3_fu_441    |    0    |    0    |    18   |
|          |     sub_ln1193_4_fu_497    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |     icmp_ln1496_fu_209     |    0    |    0    |    20   |
|   icmp   |    icmp_ln1496_1_fu_223    |    0    |    0    |    20   |
|          |    icmp_ln1496_2_fu_237    |    0    |    0    |    20   |
|          |    icmp_ln1496_3_fu_251    |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln786_fu_295      |    0    |    0    |    2    |
|          |     xor_ln340_5_fu_307     |    0    |    0    |    2    |
|          |      xor_ln340_fu_313      |    0    |    0    |    2    |
|          |     xor_ln786_1_fu_351     |    0    |    0    |    2    |
|          |     xor_ln340_6_fu_363     |    0    |    0    |    2    |
|          |     xor_ln340_1_fu_369     |    0    |    0    |    2    |
|          |     xor_ln786_2_fu_407     |    0    |    0    |    2    |
|          |     xor_ln340_7_fu_419     |    0    |    0    |    2    |
|          |     xor_ln340_2_fu_425     |    0    |    0    |    2    |
|          |     xor_ln786_3_fu_463     |    0    |    0    |    2    |
|    xor   |     xor_ln340_8_fu_475     |    0    |    0    |    2    |
|          |     xor_ln340_3_fu_481     |    0    |    0    |    2    |
|          |     xor_ln786_4_fu_519     |    0    |    0    |    2    |
|          |     xor_ln340_9_fu_531     |    0    |    0    |    2    |
|          |     xor_ln340_4_fu_537     |    0    |    0    |    2    |
|          |     xor_ln786_5_fu_835     |    0    |    0    |    2    |
|          |     xor_ln340_10_fu_847    |    0    |    0    |    2    |
|          |     xor_ln340_11_fu_853    |    0    |    0    |    2    |
|          |     xor_ln786_6_fu_927     |    0    |    0    |    2    |
|          |     xor_ln340_12_fu_939    |    0    |    0    |    2    |
|          |     xor_ln340_13_fu_945    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln786_fu_301      |    0    |    0    |    2    |
|          |     and_ln786_1_fu_357     |    0    |    0    |    2    |
|          |     and_ln786_2_fu_413     |    0    |    0    |    2    |
|    and   |     and_ln786_3_fu_469     |    0    |    0    |    2    |
|          |     and_ln786_4_fu_525     |    0    |    0    |    2    |
|          |      underflow_fu_841      |    0    |    0    |    2    |
|          |     underflow_1_fu_933     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln340_fu_319      |    0    |    0    |    2    |
|          |      or_ln340_1_fu_375     |    0    |    0    |    2    |
|          |      or_ln340_2_fu_431     |    0    |    0    |    2    |
|    or    |      or_ln340_3_fu_487     |    0    |    0    |    2    |
|          |      or_ln340_4_fu_543     |    0    |    0    |    2    |
|          |      or_ln340_5_fu_859     |    0    |    0    |    2    |
|          |      or_ln340_6_fu_951     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |     mul_ln1118_fu_1065     |    1    |    0    |    0    |
|          |    mul_ln1118_1_fu_1072    |    1    |    0    |    0    |
|    mul   |    mul_ln1118_2_fu_1079    |    1    |    0    |    0    |
|          |    mul_ln1118_3_fu_1086    |    1    |    0    |    0    |
|          |    mul_ln1118_4_fu_1093    |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | data_4_V_read_2_read_fu_70 |    0    |    0    |    0    |
|          | data_3_V_read_2_read_fu_76 |    0    |    0    |    0    |
|   read   | data_2_V_read_2_read_fu_82 |    0    |    0    |    0    |
|          | data_1_V_read_2_read_fu_88 |    0    |    0    |    0    |
|          | data_0_V_read_2_read_fu_94 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  write_ln268_write_fu_100  |    0    |    0    |    0    |
|          |  write_ln268_write_fu_107  |    0    |    0    |    0    |
|   write  |  write_ln268_write_fu_114  |    0    |    0    |    0    |
|          |  write_ln268_write_fu_121  |    0    |    0    |    0    |
|          |  write_ln268_write_fu_128  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln703_fu_265     |    0    |    0    |    0    |
|          |     sext_ln703_1_fu_269    |    0    |    0    |    0    |
|          |     sext_ln703_2_fu_325    |    0    |    0    |    0    |
|          |     sext_ln703_3_fu_381    |    0    |    0    |    0    |
|   sext   |     sext_ln703_4_fu_437    |    0    |    0    |    0    |
|          |     sext_ln703_5_fu_493    |    0    |    0    |    0    |
|          |        lhs_V_fu_799        |    0    |    0    |    0    |
|          |        rhs_V_fu_803        |    0    |    0    |    0    |
|          |       lhs_V_1_fu_893       |    0    |    0    |    0    |
|          |     sext_ln1116_fu_996     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_383_fu_279       |    0    |    0    |    0    |
|          |       tmp_384_fu_287       |    0    |    0    |    0    |
|          |       tmp_385_fu_335       |    0    |    0    |    0    |
|          |       tmp_386_fu_343       |    0    |    0    |    0    |
|          |       tmp_387_fu_391       |    0    |    0    |    0    |
|          |       tmp_388_fu_399       |    0    |    0    |    0    |
|          |       tmp_389_fu_447       |    0    |    0    |    0    |
| bitselect|       tmp_390_fu_455       |    0    |    0    |    0    |
|          |       tmp_391_fu_503       |    0    |    0    |    0    |
|          |       tmp_392_fu_511       |    0    |    0    |    0    |
|          |      p_Result_s_fu_753     |    0    |    0    |    0    |
|          |     p_Result_14_fu_783     |    0    |    0    |    0    |
|          |     p_Result_15_fu_813     |    0    |    0    |    0    |
|          |     p_Result_16_fu_827     |    0    |    0    |    0    |
|          |     p_Result_17_fu_906     |    0    |    0    |    0    |
|          |     p_Result_18_fu_919     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_549         |    0    |    0    |    0    |
|          |        tmp_2_fu_583        |    0    |    0    |    0    |
|          |        tmp_4_fu_617        |    0    |    0    |    0    |
|          |        tmp_6_fu_651        |    0    |    0    |    0    |
|          |        tmp_8_fu_685        |    0    |    0    |    0    |
|partselect|        tmp_10_fu_957       |    0    |    0    |    0    |
|          |      trunc_ln2_fu_1003     |    0    |    0    |    0    |
|          |    trunc_ln708_1_fu_1016   |    0    |    0    |    0    |
|          |    trunc_ln708_2_fu_1029   |    0    |    0    |    0    |
|          |    trunc_ln708_3_fu_1042   |    0    |    0    |    0    |
|          |    trunc_ln708_4_fu_1055   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln255_fu_719     |    0    |    0    |    0    |
|          |     zext_ln255_1_fu_723    |    0    |    0    |    0    |
|          |     zext_ln255_2_fu_727    |    0    |    0    |    0    |
|          |     zext_ln255_3_fu_731    |    0    |    0    |    0    |
|          |     zext_ln255_4_fu_735    |    0    |    0    |    0    |
|          |       p_Val2_6_fu_739      |    0    |    0    |    0    |
|          |       p_Val2_7_fu_743      |    0    |    0    |    0    |
|          |       p_Val2_9_fu_769      |    0    |    0    |    0    |
|   zext   |      p_Val2_10_fu_773      |    0    |    0    |    0    |
|          |      p_Val2_17_fu_889      |    0    |    0    |    0    |
|          |       rhs_V_1_fu_896       |    0    |    0    |    0    |
|          |      zext_ln265_fu_991     |    0    |    0    |    0    |
|          |     zext_ln1118_fu_1000    |    0    |    0    |    0    |
|          |    zext_ln1118_1_fu_1013   |    0    |    0    |    0    |
|          |    zext_ln1118_2_fu_1026   |    0    |    0    |    0    |
|          |    zext_ln1118_3_fu_1039   |    0    |    0    |    0    |
|          |    zext_ln1118_4_fu_1052   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |    0    |   688   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    exp_res_0_V_reg_1145   |   17   |
|    exp_res_1_V_reg_1150   |   17   |
|    exp_res_2_V_reg_1155   |   17   |
|    exp_res_3_V_reg_1160   |   17   |
|    exp_res_4_V_reg_1176   |   17   |
| exp_table1_addr_1_reg_1130|   10   |
| exp_table1_addr_2_reg_1135|   10   |
| exp_table1_addr_3_reg_1140|   10   |
| exp_table1_addr_4_reg_1165|   10   |
|  exp_table1_addr_reg_1125 |   10   |
|invert_table2_addr_reg_1181|   10   |
|     p_Val2_16_reg_1170    |   18   |
|       y_V_1_reg_1105      |   10   |
|       y_V_2_reg_1110      |   10   |
|       y_V_3_reg_1115      |   10   |
|       y_V_4_reg_1120      |   10   |
|        y_V_reg_1100       |   10   |
+---------------------------+--------+
|           Total           |   213  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_142 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_142 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_142 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_142 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_203 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  3.618  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   688  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   213  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   213  |   742  |
+-----------+--------+--------+--------+--------+
