==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 1ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'adders.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 0.818161 seconds; current memory usage: 51.9 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'adders' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'adders' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.012605 seconds; current memory usage: 52 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'adders' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.006622 seconds; current memory usage: 52.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'adders' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'adders/in1' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'adders/in2' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'adders/in3' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'adders' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'adders_add_32ns_32ns_32_8': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'adders'.
@I [HLS-111] Elapsed time: 0.010459 seconds; current memory usage: 52.4 MB.
@I [RTMG-283] Generating pipelined adder/subtractor : 'adders_add_32ns_32ns_32_8_AddSubnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'adders'.
@I [WVHDL-304] Generating RTL VHDL for 'adders'.
@I [WVLOG-307] Generating RTL Verilog for 'adders'.
@I [HLS-112] Total elapsed time: 2.526 seconds; peak memory usage: 52.4 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
