// Seed: 2074560190
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1'b0 or posedge 1) id_3 = 1'b0 >= id_5;
  id_7 :
  assert property (@(negedge 1'h0) 1)
  else begin
    $display(1, {1, id_4 - id_5}, 1, id_7);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1 + id_9;
  module_0(
      id_4, id_2, id_2, id_9, id_5, id_4
  );
  assign id_4 = 1;
  uwire id_10 = 1;
endmodule
