--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36246 paths analyzed, 1791 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.459ns.
--------------------------------------------------------------------------------
Slack:                  6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_18 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.453ns (Levels of Logic = 6)
  Clock Path Skew:      0.029ns (0.644 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_18 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_18
    SLICE_X15Y35.D1          net (fanout=2)        1.229   button_right_conditioner/M_ctr_q[18]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         13.453ns (2.378ns logic, 11.075ns route)
                                                           (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  6.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_12 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.367ns (Levels of Logic = 6)
  Clock Path Skew:      0.027ns (0.644 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_12 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_12
    SLICE_X15Y35.A1          net (fanout=2)        1.172   button_right_conditioner/M_ctr_q[12]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         13.367ns (2.378ns logic, 10.989ns route)
                                                           (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  6.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_15 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.129ns (Levels of Logic = 6)
  Clock Path Skew:      0.027ns (0.644 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_15 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.DQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_15
    SLICE_X15Y35.D2          net (fanout=2)        0.905   button_right_conditioner/M_ctr_q[15]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         13.129ns (2.378ns logic, 10.751ns route)
                                                           (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  6.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_16 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.024ns (Levels of Logic = 6)
  Clock Path Skew:      0.029ns (0.644 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_16 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_16
    SLICE_X15Y35.D3          net (fanout=2)        0.800   button_right_conditioner/M_ctr_q[16]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         13.024ns (2.378ns logic, 10.646ns route)
                                                           (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  7.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_10 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.931ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (0.644 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_10 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y36.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[11]
                                                           button_right_conditioner/M_ctr_q_10
    SLICE_X15Y35.A2          net (fanout=2)        0.736   button_right_conditioner/M_ctr_q[10]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.931ns (2.378ns logic, 10.553ns route)
                                                           (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  7.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_17 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.923ns (Levels of Logic = 6)
  Clock Path Skew:      0.029ns (0.644 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_17 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.BQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_17
    SLICE_X15Y35.D4          net (fanout=2)        0.699   button_right_conditioner/M_ctr_q[17]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.923ns (2.378ns logic, 10.545ns route)
                                                           (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  7.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_11 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.788ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (0.644 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_11 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y36.DQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[11]
                                                           button_right_conditioner/M_ctr_q_11
    SLICE_X15Y35.A6          net (fanout=2)        0.593   button_right_conditioner/M_ctr_q[11]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.788ns (2.378ns logic, 10.410ns route)
                                                           (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  7.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_19 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.776ns (Levels of Logic = 6)
  Clock Path Skew:      0.029ns (0.644 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_19 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.DQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_19
    SLICE_X15Y35.D6          net (fanout=2)        0.552   button_right_conditioner/M_ctr_q[19]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.776ns (2.378ns logic, 10.398ns route)
                                                           (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  7.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_9 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.748ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (0.644 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_9 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y36.BQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[11]
                                                           button_right_conditioner/M_ctr_q_9
    SLICE_X15Y35.A3          net (fanout=2)        0.553   button_right_conditioner/M_ctr_q[9]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.748ns (2.378ns logic, 10.370ns route)
                                                           (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  7.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_8 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.687ns (Levels of Logic = 6)
  Clock Path Skew:      0.024ns (0.644 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_8 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y36.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[11]
                                                           button_right_conditioner/M_ctr_q_8
    SLICE_X15Y35.A4          net (fanout=2)        0.492   button_right_conditioner/M_ctr_q[8]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.687ns (2.378ns logic, 10.309ns route)
                                                           (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  7.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_14 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.683ns (Levels of Logic = 6)
  Clock Path Skew:      0.027ns (0.644 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_14 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_14
    SLICE_X15Y35.D5          net (fanout=2)        0.459   button_right_conditioner/M_ctr_q[14]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.683ns (2.378ns logic, 10.305ns route)
                                                           (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  7.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_13 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.650ns (Levels of Logic = 6)
  Clock Path Skew:      0.027ns (0.644 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_13 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.BQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_13
    SLICE_X15Y35.A5          net (fanout=2)        0.455   button_right_conditioner/M_ctr_q[13]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.650ns (2.378ns logic, 10.272ns route)
                                                           (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  7.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_5 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.541ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.644 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_5 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y35.BQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[7]
                                                           button_right_conditioner/M_ctr_q_5
    SLICE_X15Y35.C1          net (fanout=2)        0.714   button_right_conditioner/M_ctr_q[5]
    SLICE_X15Y35.C           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out1
    SLICE_X16Y35.C6          net (fanout=2)        0.353   out_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.541ns (2.378ns logic, 10.163ns route)
                                                           (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  7.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_6 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.379ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.644 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_6 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y35.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[7]
                                                           button_right_conditioner/M_ctr_q_6
    SLICE_X15Y35.C3          net (fanout=2)        0.552   button_right_conditioner/M_ctr_q[6]
    SLICE_X15Y35.C           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out1
    SLICE_X16Y35.C6          net (fanout=2)        0.353   out_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.379ns (2.378ns logic, 10.001ns route)
                                                           (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  7.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_4 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.368ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.644 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_4 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y35.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[7]
                                                           button_right_conditioner/M_ctr_q_4
    SLICE_X15Y35.C2          net (fanout=2)        0.541   button_right_conditioner/M_ctr_q[4]
    SLICE_X15Y35.C           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out1
    SLICE_X16Y35.C6          net (fanout=2)        0.353   out_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.368ns (2.378ns logic, 9.990ns route)
                                                           (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  7.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_2 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.341ns (Levels of Logic = 6)
  Clock Path Skew:      0.020ns (0.644 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_2 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y34.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[3]
                                                           button_right_conditioner/M_ctr_q_2
    SLICE_X15Y35.C4          net (fanout=2)        0.514   button_right_conditioner/M_ctr_q[2]
    SLICE_X15Y35.C           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out1
    SLICE_X16Y35.C6          net (fanout=2)        0.353   out_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.341ns (2.378ns logic, 9.963ns route)
                                                           (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  7.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_7 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.237ns (Levels of Logic = 6)
  Clock Path Skew:      0.022ns (0.644 - 0.622)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_7 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y35.DQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[7]
                                                           button_right_conditioner/M_ctr_q_7
    SLICE_X15Y35.C5          net (fanout=2)        0.410   button_right_conditioner/M_ctr_q[7]
    SLICE_X15Y35.C           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out1
    SLICE_X16Y35.C6          net (fanout=2)        0.353   out_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.237ns (2.378ns logic, 9.859ns route)
                                                           (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  7.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_3 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.164ns (Levels of Logic = 6)
  Clock Path Skew:      0.020ns (0.644 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_3 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y34.DQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[3]
                                                           button_right_conditioner/M_ctr_q_3
    SLICE_X15Y35.C6          net (fanout=2)        0.337   button_right_conditioner/M_ctr_q[3]
    SLICE_X15Y35.C           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out1
    SLICE_X16Y35.C6          net (fanout=2)        0.353   out_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         12.164ns (2.378ns logic, 9.786ns route)
                                                           (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_18 (FF)
  Destination:          led_grid/lookupwin/Mram__n06481 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.155ns (Levels of Logic = 6)
  Clock Path Skew:      0.028ns (0.643 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_18 to led_grid/lookupwin/Mram__n06481
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_18
    SLICE_X15Y35.D1          net (fanout=2)        1.229   button_right_conditioner/M_ctr_q[18]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y41.D5           net (fanout=20)       2.272   Mmux_M_game_button_right111
    SLICE_X6Y41.D            Tilo                  0.235   game/Mmux_M_regfile_player_position_in144
                                                           game/Mmux_M_regfile_player_position_in1441
    SLICE_X7Y42.B3           net (fanout=2)        0.560   game/Mmux_M_regfile_player_position_in144
    SLICE_X7Y42.B            Tilo                  0.259   game/N76
                                                           game/Mmux_M_regfile_player_position_in124
    SLICE_X6Y43.C3           net (fanout=2)        1.082   game/Mmux_M_regfile_player_position_in123
    SLICE_X6Y43.C            Tilo                  0.235   game/N71
                                                           game/M_regfile_player_position_in<5>1
    RAMB8_X0Y17.ADDRBRDADDR7 net (fanout=1)        1.235   M_regfile_player_position_in<5>_0
    RAMB8_X0Y17.CLKBRDCLK    Trcck_ADDRB           0.400   led_grid/lookupwin/Mram__n06481
                                                           led_grid/lookupwin/Mram__n06481
    -----------------------------------------------------  ---------------------------
    Total                                         12.155ns (2.354ns logic, 9.801ns route)
                                                           (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  7.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_18 (FF)
  Destination:          led_grid/lookupwin/Mram__n06481 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.097ns (Levels of Logic = 6)
  Clock Path Skew:      0.028ns (0.643 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_18 to led_grid/lookupwin/Mram__n06481
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_18
    SLICE_X15Y35.D1          net (fanout=2)        1.229   button_right_conditioner/M_ctr_q[18]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X6Y39.A5           net (fanout=4)        0.207   game/Mmux_M_regfile_player_position_in143
    SLICE_X6Y39.A            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in148_SW0
    SLICE_X6Y41.B2           net (fanout=1)        0.783   game/N87
    SLICE_X6Y41.B            Tilo                  0.235   game/Mmux_M_regfile_player_position_in144
                                                           game/M_regfile_player_position_in<7>1
    RAMB8_X0Y17.ADDRBRDADDR9 net (fanout=1)        1.168   M_regfile_player_position_in<7>_0
    RAMB8_X0Y17.CLKBRDCLK    Trcck_ADDRB           0.400   led_grid/lookupwin/Mram__n06481
                                                           led_grid/lookupwin/Mram__n06481
    -----------------------------------------------------  ---------------------------
    Total                                         12.097ns (2.330ns logic, 9.767ns route)
                                                           (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  7.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_12 (FF)
  Destination:          led_grid/lookupwin/Mram__n06481 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.069ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.643 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_12 to led_grid/lookupwin/Mram__n06481
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_12
    SLICE_X15Y35.A1          net (fanout=2)        1.172   button_right_conditioner/M_ctr_q[12]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y41.D5           net (fanout=20)       2.272   Mmux_M_game_button_right111
    SLICE_X6Y41.D            Tilo                  0.235   game/Mmux_M_regfile_player_position_in144
                                                           game/Mmux_M_regfile_player_position_in1441
    SLICE_X7Y42.B3           net (fanout=2)        0.560   game/Mmux_M_regfile_player_position_in144
    SLICE_X7Y42.B            Tilo                  0.259   game/N76
                                                           game/Mmux_M_regfile_player_position_in124
    SLICE_X6Y43.C3           net (fanout=2)        1.082   game/Mmux_M_regfile_player_position_in123
    SLICE_X6Y43.C            Tilo                  0.235   game/N71
                                                           game/M_regfile_player_position_in<5>1
    RAMB8_X0Y17.ADDRBRDADDR7 net (fanout=1)        1.235   M_regfile_player_position_in<5>_0
    RAMB8_X0Y17.CLKBRDCLK    Trcck_ADDRB           0.400   led_grid/lookupwin/Mram__n06481
                                                           led_grid/lookupwin/Mram__n06481
    -----------------------------------------------------  ---------------------------
    Total                                         12.069ns (2.354ns logic, 9.715ns route)
                                                           (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  7.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_18 (FF)
  Destination:          led_grid/lookupwin/Mram__n06481 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.030ns (Levels of Logic = 6)
  Clock Path Skew:      0.028ns (0.643 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_18 to led_grid/lookupwin/Mram__n06481
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_18
    SLICE_X15Y35.D1          net (fanout=2)        1.229   button_right_conditioner/M_ctr_q[18]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X7Y42.A2           net (fanout=20)       2.534   Mmux_M_game_button_right111
    SLICE_X7Y42.A            Tilo                  0.259   game/N76
                                                           game/Mmux_M_regfile_player_position_in122311
    SLICE_X7Y42.B6           net (fanout=2)        0.149   game/Mmux_M_regfile_player_position_in12231
    SLICE_X7Y42.B            Tilo                  0.259   game/N76
                                                           game/Mmux_M_regfile_player_position_in124
    SLICE_X6Y43.C3           net (fanout=2)        1.082   game/Mmux_M_regfile_player_position_in123
    SLICE_X6Y43.C            Tilo                  0.235   game/N71
                                                           game/M_regfile_player_position_in<5>1
    RAMB8_X0Y17.ADDRBRDADDR7 net (fanout=1)        1.235   M_regfile_player_position_in<5>_0
    RAMB8_X0Y17.CLKBRDCLK    Trcck_ADDRB           0.400   led_grid/lookupwin/Mram__n06481
                                                           led_grid/lookupwin/Mram__n06481
    -----------------------------------------------------  ---------------------------
    Total                                         12.030ns (2.378ns logic, 9.652ns route)
                                                           (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  7.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_12 (FF)
  Destination:          led_grid/lookupwin/Mram__n06481 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.011ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.643 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_12 to led_grid/lookupwin/Mram__n06481
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_12
    SLICE_X15Y35.A1          net (fanout=2)        1.172   button_right_conditioner/M_ctr_q[12]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X6Y39.A5           net (fanout=4)        0.207   game/Mmux_M_regfile_player_position_in143
    SLICE_X6Y39.A            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in148_SW0
    SLICE_X6Y41.B2           net (fanout=1)        0.783   game/N87
    SLICE_X6Y41.B            Tilo                  0.235   game/Mmux_M_regfile_player_position_in144
                                                           game/M_regfile_player_position_in<7>1
    RAMB8_X0Y17.ADDRBRDADDR9 net (fanout=1)        1.168   M_regfile_player_position_in<7>_0
    RAMB8_X0Y17.CLKBRDCLK    Trcck_ADDRB           0.400   led_grid/lookupwin/Mram__n06481
                                                           led_grid/lookupwin/Mram__n06481
    -----------------------------------------------------  ---------------------------
    Total                                         12.011ns (2.330ns logic, 9.681ns route)
                                                           (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  8.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_18 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.985ns (Levels of Logic = 6)
  Clock Path Skew:      0.029ns (0.644 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_18 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_18
    SLICE_X15Y35.D1          net (fanout=2)        1.229   button_right_conditioner/M_ctr_q[18]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X10Y37.A5          net (fanout=20)       2.079   Mmux_M_game_button_right111
    SLICE_X10Y37.A           Tilo                  0.235   game/M_regfile_player_position_in<15>21
                                                           game/M_regfile_player_position_in<15>2912
    SLICE_X10Y37.D5          net (fanout=2)        0.375   game/M_regfile_player_position_in<15>2912
    SLICE_X10Y37.CMUX        Topdc                 0.402   game/M_regfile_player_position_in<15>21
                                                           game/Mmux_M_regfile_player_position_in72_F
                                                           game/Mmux_M_regfile_player_position_in72
    SLICE_X13Y38.D3          net (fanout=2)        0.900   game/Mmux_M_regfile_player_position_in71
    SLICE_X13Y38.D           Tilo                  0.259   M_regfile_player_position_in<15>_0
                                                           game/M_regfile_player_position_in<15>1
    RAMB8_X0Y16.ADDRAWRADDR9 net (fanout=1)        1.458   M_regfile_player_position_in<15>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         11.985ns (2.521ns logic, 9.464ns route)
                                                           (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  8.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_12 (FF)
  Destination:          led_grid/lookupwin/Mram__n06481 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.944ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.643 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_12 to led_grid/lookupwin/Mram__n06481
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_12
    SLICE_X15Y35.A1          net (fanout=2)        1.172   button_right_conditioner/M_ctr_q[12]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X7Y42.A2           net (fanout=20)       2.534   Mmux_M_game_button_right111
    SLICE_X7Y42.A            Tilo                  0.259   game/N76
                                                           game/Mmux_M_regfile_player_position_in122311
    SLICE_X7Y42.B6           net (fanout=2)        0.149   game/Mmux_M_regfile_player_position_in12231
    SLICE_X7Y42.B            Tilo                  0.259   game/N76
                                                           game/Mmux_M_regfile_player_position_in124
    SLICE_X6Y43.C3           net (fanout=2)        1.082   game/Mmux_M_regfile_player_position_in123
    SLICE_X6Y43.C            Tilo                  0.235   game/N71
                                                           game/M_regfile_player_position_in<5>1
    RAMB8_X0Y17.ADDRBRDADDR7 net (fanout=1)        1.235   M_regfile_player_position_in<5>_0
    RAMB8_X0Y17.CLKBRDCLK    Trcck_ADDRB           0.400   led_grid/lookupwin/Mram__n06481
                                                           led_grid/lookupwin/Mram__n06481
    -----------------------------------------------------  ---------------------------
    Total                                         11.944ns (2.378ns logic, 9.566ns route)
                                                           (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  8.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_12 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.899ns (Levels of Logic = 6)
  Clock Path Skew:      0.027ns (0.644 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_12 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_12
    SLICE_X15Y35.A1          net (fanout=2)        1.172   button_right_conditioner/M_ctr_q[12]
    SLICE_X15Y35.A           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out3
    SLICE_X16Y35.C2          net (fanout=2)        0.721   out2_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X10Y37.A5          net (fanout=20)       2.079   Mmux_M_game_button_right111
    SLICE_X10Y37.A           Tilo                  0.235   game/M_regfile_player_position_in<15>21
                                                           game/M_regfile_player_position_in<15>2912
    SLICE_X10Y37.D5          net (fanout=2)        0.375   game/M_regfile_player_position_in<15>2912
    SLICE_X10Y37.CMUX        Topdc                 0.402   game/M_regfile_player_position_in<15>21
                                                           game/Mmux_M_regfile_player_position_in72_F
                                                           game/Mmux_M_regfile_player_position_in72
    SLICE_X13Y38.D3          net (fanout=2)        0.900   game/Mmux_M_regfile_player_position_in71
    SLICE_X13Y38.D           Tilo                  0.259   M_regfile_player_position_in<15>_0
                                                           game/M_regfile_player_position_in<15>1
    RAMB8_X0Y16.ADDRAWRADDR9 net (fanout=1)        1.458   M_regfile_player_position_in<15>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         11.899ns (2.521ns logic, 9.378ns route)
                                                           (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  8.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_0 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.848ns (Levels of Logic = 5)
  Clock Path Skew:      0.020ns (0.644 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_0 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y34.AQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[3]
                                                           button_right_conditioner/M_ctr_q_0
    SLICE_X16Y35.C3          net (fanout=3)        0.633   M_ctr_q_0_1
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         11.848ns (2.119ns logic, 9.729ns route)
                                                           (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  8.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_18 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.839ns (Levels of Logic = 6)
  Clock Path Skew:      0.029ns (0.644 - 0.615)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_18 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y38.CQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[19]
                                                           button_right_conditioner/M_ctr_q_18
    SLICE_X15Y35.D1          net (fanout=2)        1.229   button_right_conditioner/M_ctr_q[18]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X17Y38.B1          net (fanout=20)       2.206   Mmux_M_game_button_right111
    SLICE_X17Y38.B           Tilo                  0.259   game/N190
                                                           game/Mmux_M_regfile_player_position_in52
    SLICE_X13Y39.D3          net (fanout=2)        0.881   game/Mmux_M_regfile_player_position_in51
    SLICE_X13Y39.D           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW5
    SLICE_X13Y39.C6          net (fanout=1)        0.143   game/N97
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         11.839ns (2.402ns logic, 9.437ns route)
                                                           (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  8.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_15 (FF)
  Destination:          led_grid/lookupwin/Mram__n06481 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.831ns (Levels of Logic = 6)
  Clock Path Skew:      0.026ns (0.643 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_15 to led_grid/lookupwin/Mram__n06481
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y37.DQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[15]
                                                           button_right_conditioner/M_ctr_q_15
    SLICE_X15Y35.D2          net (fanout=2)        0.905   button_right_conditioner/M_ctr_q[15]
    SLICE_X15Y35.D           Tilo                  0.259   out1_2
                                                           button_right_conditioner/out2
    SLICE_X16Y35.C1          net (fanout=2)        0.750   out1_2
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y41.D5           net (fanout=20)       2.272   Mmux_M_game_button_right111
    SLICE_X6Y41.D            Tilo                  0.235   game/Mmux_M_regfile_player_position_in144
                                                           game/Mmux_M_regfile_player_position_in1441
    SLICE_X7Y42.B3           net (fanout=2)        0.560   game/Mmux_M_regfile_player_position_in144
    SLICE_X7Y42.B            Tilo                  0.259   game/N76
                                                           game/Mmux_M_regfile_player_position_in124
    SLICE_X6Y43.C3           net (fanout=2)        1.082   game/Mmux_M_regfile_player_position_in123
    SLICE_X6Y43.C            Tilo                  0.235   game/N71
                                                           game/M_regfile_player_position_in<5>1
    RAMB8_X0Y17.ADDRBRDADDR7 net (fanout=1)        1.235   M_regfile_player_position_in<5>_0
    RAMB8_X0Y17.CLKBRDCLK    Trcck_ADDRB           0.400   led_grid/lookupwin/Mram__n06481
                                                           led_grid/lookupwin/Mram__n06481
    -----------------------------------------------------  ---------------------------
    Total                                         11.831ns (2.354ns logic, 9.477ns route)
                                                           (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  8.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button_right_conditioner/M_ctr_q_1 (FF)
  Destination:          led_grid/lookupfront/Mram__n0648 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.798ns (Levels of Logic = 5)
  Clock Path Skew:      0.020ns (0.644 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button_right_conditioner/M_ctr_q_1 to led_grid/lookupfront/Mram__n0648
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y34.BQ          Tcko                  0.476   button_right_conditioner/M_ctr_q[3]
                                                           button_right_conditioner/M_ctr_q_1
    SLICE_X16Y35.C4          net (fanout=3)        0.583   M_ctr_q_1_1
    SLICE_X16Y35.C           Tilo                  0.255   M_last_q_1
                                                           button_right_conditioner/out4
    SLICE_X14Y54.B2          net (fanout=15)       2.673   M_button_right_conditioner_out
    SLICE_X14Y54.B           Tilo                  0.235   game/M_regfile_player_position_in<3>19
                                                           Mmux_M_game_button_right11_2
    SLICE_X6Y39.B2           net (fanout=20)       2.957   Mmux_M_game_button_right111
    SLICE_X6Y39.B            Tilo                  0.235   game/N36
                                                           game/Mmux_M_regfile_player_position_in1431
    SLICE_X13Y39.A1          net (fanout=4)        1.381   game/Mmux_M_regfile_player_position_in143
    SLICE_X13Y39.A           Tilo                  0.259   game/N97
                                                           game/Mmux_M_regfile_player_position_in55_SW6
    SLICE_X13Y39.C2          net (fanout=1)        0.530   game/N98
    SLICE_X13Y39.C           Tilo                  0.259   game/N97
                                                           game/M_regfile_player_position_in<13>1
    RAMB8_X0Y16.ADDRAWRADDR7 net (fanout=1)        1.555   M_regfile_player_position_in<13>_0
    RAMB8_X0Y16.CLKAWRCLK    Trcck_ADDRA           0.400   led_grid/lookupfront/Mram__n0648
                                                           led_grid/lookupfront/Mram__n0648
    -----------------------------------------------------  ---------------------------
    Total                                         11.798ns (2.119ns logic, 9.679ns route)
                                                           (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: led_grid/lookupfront/Mram__n0648/CLKAWRCLK
  Logical resource: led_grid/lookupfront/Mram__n0648/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: led_grid/lookupwin/Mram__n06481/CLKAWRCLK
  Logical resource: led_grid/lookupwin/Mram__n06481/CLKAWRCLK
  Location pin: RAMB8_X0Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: led_grid/lookupwin/Mram__n06481/CLKBRDCLK
  Logical resource: led_grid/lookupwin/Mram__n06481/CLKBRDCLK
  Location pin: RAMB8_X0Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_button_right_button_conditioner/M_sync_out/CLK
  Logical resource: io_button_left_button_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_button_right_button_conditioner/M_sync_out/CLK
  Logical resource: io_button_right_button_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_left_conditioner/M_sync_out/CLK
  Logical resource: button_up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_left_conditioner/M_sync_out/CLK
  Logical resource: button_down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_left_conditioner/M_sync_out/CLK
  Logical resource: io_button_up_button_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_left_conditioner/M_sync_out/CLK
  Logical resource: button_stage_left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_left_conditioner/M_sync_out/CLK
  Logical resource: button_stage_right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_left_conditioner/M_sync_out/CLK
  Logical resource: io_button_down_button_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_left_conditioner/M_sync_out/CLK
  Logical resource: button_right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_left_conditioner/M_sync_out/CLK
  Logical resource: button_left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[3]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[3]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[3]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[3]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[7]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[7]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[7]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[7]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[11]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[11]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[11]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[11]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[15]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[15]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[15]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_stage_right_conditioner/M_ctr_q[15]/CLK
  Logical resource: button_stage_right_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.459|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 36246 paths, 0 nets, and 2732 connections

Design statistics:
   Minimum period:  13.459ns{1}   (Maximum frequency:  74.300MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 29 20:45:25 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4559 MB



