Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 25 20:12:03 2019
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   271 |
| Unused register locations in slices containing registers |  1200 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |          179 |
|      4 |            5 |
|      6 |            2 |
|      8 |            8 |
|     10 |            1 |
|     12 |            3 |
|     14 |            1 |
|    16+ |           72 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             294 |           47 |
| No           | No                    | Yes                    |             328 |          107 |
| No           | Yes                   | No                     |             390 |          104 |
| Yes          | No                    | No                     |             768 |           96 |
| Yes          | No                    | Yes                    |              80 |           35 |
| Yes          | Yes                   | No                     |             980 |          100 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                               Clock Signal                                                              |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_C                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[9]_C                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[5]_C                  |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[24]                                                         |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_int_0                                                  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_int_6                                                  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_int_1                                                  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_int_3                                                  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_int_5                                                  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_int_2                                                  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[7]_P                  |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_int_4                                                  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_C                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[5]_P                  |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P_0                                                  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_P                                                   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_P                                                    |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_C                                                        |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[6]_P_0   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[6]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[8]_P_0   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[8]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[7]_P_0   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[7]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[9]_P_0   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[9]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/load_state_data_reg_i_1_n_0 |                                                                                                                                                                |                                                                                                                                            |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[15]_P             |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[15]_C                 |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[1]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[1]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[2]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[2]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[3]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[3]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[0]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[0]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[10]_P             |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[10]_C                 |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[12]_P             |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[12]_C                 |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[11]_P             |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[11]_C                 |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[13]_P             |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[13]_C                 |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[14]_P             |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[14]_C                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[6]_P                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[9]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[9]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[4]_P_0            |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[4]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[4]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[8]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[8]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[7]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[7]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[5]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[5]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[6]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[7]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[8]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[7]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[8]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[9]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[9]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/SR/r_reg[16]_i_2_n_0                |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[2]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[1]_P_1       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[12]_P_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[2]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[11]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[3]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[6]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[15]_P_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[14]_P_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[3]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[10]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[13]_P_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[0]_P_1       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[4]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[10]_P_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[4]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[5]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[5]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[15]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[13]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[1]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[12]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[11]_P_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[2]                      |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[14]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[6]_P              |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[6]_C                  |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[1]_P_1   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[1]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[12]_P_0  |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[12]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[2]_P_0   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[2]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[3]_P_0   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[3]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[15]_P_0  |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[15]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[14]_P_0  |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[14]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[13]_P_0  |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[13]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[0]_P_1   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[1]_P_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[10]_P_0  |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[10]_C_0      |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[4]_P_0   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[4]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[5]_P_0   |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[5]_C_0       |                1 |              2 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[11]_P_0  |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/CNTR_SAMPLES/r_reg_reg[11]_C_0      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[15]_P                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[1]_P                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[2]_P                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[12]_C                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[15]_C                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[1]_C                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[2]_C                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[3]_C                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[4]_C                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[3]_P                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[0]_C                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[0]_P                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[10]_C                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[10]_P                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[12]_P                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[11]_P                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[11]_C                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[13]_C                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[13]_P                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[14]_C                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[14]_P                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[9]_P                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[4]_P_0                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[6]_C                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[8]_C                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[8]_P                  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/out[5]                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[7]_C                  |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[2]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P_0                                                      |                1 |              4 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[2]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/en_cntr_data                                        | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[4]_P                  |                1 |              4 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/FSM/shift                            |                                                                                                                                                                |                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[2]                                                            |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[24]                                                         |                1 |              6 |
| ~design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |             10 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/CLK                                                      |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/en_cntr_data                                        | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/r_reg_reg[6]                    |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                       | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[31]                                                                | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[23]                                                                | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                              | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[0]_i_1_n_0                                                       | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[15]                                                                | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[0]                                                                 | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/FSM/shift                            |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Packetizer/FSM/out_reg[8]                           |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[0]_i_1_n_0                                                       | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                             | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                            |                4 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/FSM/CLK                         |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |                3 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |               13 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                  | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_StreamGenerator/NSAMPLES_REG/SR[0]                  |               11 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg_rden__0                                                           | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |               12 |             64 |
|  design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Tokenizer/FSM/CLK                               |                                                                                                                                                                | design_1_i/axi_gyro_hsi_0/inst/axi_gyro_hsi_v1_0_S00_AXI_inst/GYRO_ADC_OUT_STREAM/GYRO_Tokenizer/FSM/r_reg_reg[0]                          |                6 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                            |                9 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |                9 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                9 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |               12 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                9 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |               11 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |               11 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               16 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                                                         |                                                                                                                                                                |                                                                                                                                            |               46 |            292 |
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


