
MECH458.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000003a2  00800100  00001d6a  00001dfe  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d6a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000008e  008004a2  008004a2  000021a0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000021a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000021fc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000330  00000000  00000000  0000223c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000055e7  00000000  00000000  0000256c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b64  00000000  00000000  00007b53  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000350b  00000000  00000000  000096b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000890  00000000  00000000  0000cbc4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00009256  00000000  00000000  0000d454  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001b49  00000000  00000000  000166aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000338  00000000  00000000  000181f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000410c  00000000  00000000  0001852b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4b c0       	rjmp	.+150    	; 0x98 <__ctors_end>
       2:	00 00       	nop
       4:	67 c0       	rjmp	.+206    	; 0xd4 <__bad_interrupt>
       6:	00 00       	nop
       8:	65 c0       	rjmp	.+202    	; 0xd4 <__bad_interrupt>
       a:	00 00       	nop
       c:	63 c0       	rjmp	.+198    	; 0xd4 <__bad_interrupt>
       e:	00 00       	nop
      10:	61 c0       	rjmp	.+194    	; 0xd4 <__bad_interrupt>
      12:	00 00       	nop
      14:	5f c0       	rjmp	.+190    	; 0xd4 <__bad_interrupt>
      16:	00 00       	nop
      18:	5d c0       	rjmp	.+186    	; 0xd4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	5b c0       	rjmp	.+182    	; 0xd4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	59 c0       	rjmp	.+178    	; 0xd4 <__bad_interrupt>
      22:	00 00       	nop
      24:	57 c0       	rjmp	.+174    	; 0xd4 <__bad_interrupt>
      26:	00 00       	nop
      28:	55 c0       	rjmp	.+170    	; 0xd4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	53 c0       	rjmp	.+166    	; 0xd4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	51 c0       	rjmp	.+162    	; 0xd4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c9 c5       	rjmp	.+2962   	; 0xbc8 <__vector_13>
      36:	00 00       	nop
      38:	4d c0       	rjmp	.+154    	; 0xd4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	4b c0       	rjmp	.+150    	; 0xd4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	49 c0       	rjmp	.+146    	; 0xd4 <__bad_interrupt>
      42:	00 00       	nop
      44:	0c 94 a9 09 	jmp	0x1352	; 0x1352 <__vector_17>
      48:	45 c0       	rjmp	.+138    	; 0xd4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	43 c0       	rjmp	.+134    	; 0xd4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	41 c0       	rjmp	.+130    	; 0xd4 <__bad_interrupt>
      52:	00 00       	nop
      54:	3f c0       	rjmp	.+126    	; 0xd4 <__bad_interrupt>
      56:	00 00       	nop
      58:	3d c0       	rjmp	.+122    	; 0xd4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	3b c0       	rjmp	.+118    	; 0xd4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	39 c0       	rjmp	.+114    	; 0xd4 <__bad_interrupt>
      62:	00 00       	nop
      64:	37 c0       	rjmp	.+110    	; 0xd4 <__bad_interrupt>
      66:	00 00       	nop
      68:	35 c0       	rjmp	.+106    	; 0xd4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	33 c0       	rjmp	.+102    	; 0xd4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	31 c0       	rjmp	.+98     	; 0xd4 <__bad_interrupt>
      72:	00 00       	nop
      74:	46 c0       	rjmp	.+140    	; 0x102 <__vector_29>
      76:	00 00       	nop
      78:	2d c0       	rjmp	.+90     	; 0xd4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	2b c0       	rjmp	.+86     	; 0xd4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	29 c0       	rjmp	.+82     	; 0xd4 <__bad_interrupt>
      82:	00 00       	nop
      84:	27 c0       	rjmp	.+78     	; 0xd4 <__bad_interrupt>
      86:	00 00       	nop
      88:	25 c0       	rjmp	.+74     	; 0xd4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	23 c0       	rjmp	.+70     	; 0xd4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	21 c0       	rjmp	.+66     	; 0xd4 <__bad_interrupt>
      92:	00 00       	nop
      94:	1f c0       	rjmp	.+62     	; 0xd4 <__bad_interrupt>
	...

00000098 <__ctors_end>:
      98:	11 24       	eor	r1, r1
      9a:	1f be       	out	0x3f, r1	; 63
      9c:	cf ef       	ldi	r28, 0xFF	; 255
      9e:	d0 e2       	ldi	r29, 0x20	; 32
      a0:	de bf       	out	0x3e, r29	; 62
      a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
      a4:	14 e0       	ldi	r17, 0x04	; 4
      a6:	a0 e0       	ldi	r26, 0x00	; 0
      a8:	b1 e0       	ldi	r27, 0x01	; 1
      aa:	ea e6       	ldi	r30, 0x6A	; 106
      ac:	fd e1       	ldi	r31, 0x1D	; 29
      ae:	00 e0       	ldi	r16, 0x00	; 0
      b0:	0b bf       	out	0x3b, r16	; 59
      b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x14>
      b4:	07 90       	elpm	r0, Z+
      b6:	0d 92       	st	X+, r0
      b8:	a2 3a       	cpi	r26, 0xA2	; 162
      ba:	b1 07       	cpc	r27, r17
      bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0x10>

000000be <__do_clear_bss>:
      be:	25 e0       	ldi	r18, 0x05	; 5
      c0:	a2 ea       	ldi	r26, 0xA2	; 162
      c2:	b4 e0       	ldi	r27, 0x04	; 4
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
      c8:	a0 33       	cpi	r26, 0x30	; 48
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
      ce:	fb d3       	rcall	.+2038   	; 0x8c6 <main>
      d0:	0c 94 b3 0e 	jmp	0x1d66	; 0x1d66 <_exit>

000000d4 <__bad_interrupt>:
      d4:	b7 c4       	rjmp	.+2414   	; 0xa44 <__vector_default>

000000d6 <ADC_Init>:

void ADC_Init()
{
	//
	// High Speed, Enable ADC & Interrupts
	ADCSRB |= (1 << ADHSM);			  
      d6:	eb e7       	ldi	r30, 0x7B	; 123
      d8:	f0 e0       	ldi	r31, 0x00	; 0
      da:	80 81       	ld	r24, Z
      dc:	80 68       	ori	r24, 0x80	; 128
      de:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);                
      e0:	ea e7       	ldi	r30, 0x7A	; 122
      e2:	f0 e0       	ldi	r31, 0x00	; 0
      e4:	80 81       	ld	r24, Z
      e6:	80 68       	ori	r24, 0x80	; 128
      e8:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADIE);                
      ea:	80 81       	ld	r24, Z
      ec:	88 60       	ori	r24, 0x08	; 8
      ee:	80 83       	st	Z, r24

	// Input Pin F1
	ADMUX |=  ((1 << REFS0) | (1 << MUX0)); 
      f0:	ac e7       	ldi	r26, 0x7C	; 124
      f2:	b0 e0       	ldi	r27, 0x00	; 0
      f4:	8c 91       	ld	r24, X
      f6:	81 64       	ori	r24, 0x41	; 65
      f8:	8c 93       	st	X, r24

	// Startup conversion (throw away)
	ADCSRA |= _BV(ADSC);
      fa:	80 81       	ld	r24, Z
      fc:	80 64       	ori	r24, 0x40	; 64
      fe:	80 83       	st	Z, r24
     100:	08 95       	ret

00000102 <__vector_29>:
}

/*-----------------------------------------------------------*/

ISR(ADC_vect)
{
     102:	1f 92       	push	r1
     104:	0f 92       	push	r0
     106:	0f b6       	in	r0, 0x3f	; 63
     108:	0f 92       	push	r0
     10a:	11 24       	eor	r1, r1
     10c:	0b b6       	in	r0, 0x3b	; 59
     10e:	0f 92       	push	r0
     110:	2f 93       	push	r18
     112:	3f 93       	push	r19
     114:	8f 93       	push	r24
     116:	9f 93       	push	r25
     118:	ef 93       	push	r30
     11a:	ff 93       	push	r31
	//
	// Take 6 samples	
	if (g_ADCCount < 6)
     11c:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <g_ADCCount>
     120:	90 91 c6 04 	lds	r25, 0x04C6	; 0x8004c6 <g_ADCCount+0x1>
     124:	06 97       	sbiw	r24, 0x06	; 6
     126:	d8 f4       	brcc	.+54     	; 0x15e <__vector_29+0x5c>
	{
			g_ADCResult[g_ADCCount++] = ADC;
     128:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <g_ADCCount>
     12c:	90 91 c6 04 	lds	r25, 0x04C6	; 0x8004c6 <g_ADCCount+0x1>
     130:	9c 01       	movw	r18, r24
     132:	2f 5f       	subi	r18, 0xFF	; 255
     134:	3f 4f       	sbci	r19, 0xFF	; 255
     136:	30 93 c6 04 	sts	0x04C6, r19	; 0x8004c6 <g_ADCCount+0x1>
     13a:	20 93 c5 04 	sts	0x04C5, r18	; 0x8004c5 <g_ADCCount>
     13e:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     142:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     146:	88 0f       	add	r24, r24
     148:	99 1f       	adc	r25, r25
     14a:	fc 01       	movw	r30, r24
     14c:	ef 54       	subi	r30, 0x4F	; 79
     14e:	fb 4f       	sbci	r31, 0xFB	; 251
     150:	31 83       	std	Z+1, r19	; 0x01
     152:	20 83       	st	Z, r18
			ADCSRA |= (1 << ADSC);	 
     154:	ea e7       	ldi	r30, 0x7A	; 122
     156:	f0 e0       	ldi	r31, 0x00	; 0
     158:	80 81       	ld	r24, Z
     15a:	80 64       	ori	r24, 0x40	; 64
     15c:	80 83       	st	Z, r24
	}
	if (g_ADCCount == 6) _timer[1].state = READY;
     15e:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <g_ADCCount>
     162:	90 91 c6 04 	lds	r25, 0x04C6	; 0x8004c6 <g_ADCCount+0x1>
     166:	06 97       	sbiw	r24, 0x06	; 6
     168:	19 f4       	brne	.+6      	; 0x170 <__vector_29+0x6e>
     16a:	82 e0       	ldi	r24, 0x02	; 2
     16c:	80 93 e1 04 	sts	0x04E1, r24	; 0x8004e1 <_timer+0x11>
}
     170:	ff 91       	pop	r31
     172:	ef 91       	pop	r30
     174:	9f 91       	pop	r25
     176:	8f 91       	pop	r24
     178:	3f 91       	pop	r19
     17a:	2f 91       	pop	r18
     17c:	0f 90       	pop	r0
     17e:	0b be       	out	0x3b, r0	; 59
     180:	0f 90       	pop	r0
     182:	0f be       	out	0x3f, r0	; 63
     184:	0f 90       	pop	r0
     186:	1f 90       	pop	r1
     188:	18 95       	reti

0000018a <SERVER_Task>:
	//delay_flag = -1;
}
void Say_Hello(void *arg)
{
	(void) arg;
	UART_SendString("Hello!\r\n");
     18a:	cf 93       	push	r28
     18c:	df 93       	push	r29
     18e:	67 99       	sbic	0x0c, 7	; 12
     190:	16 c0       	rjmp	.+44     	; 0x1be <SERVER_Task+0x34>
     192:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <pin7state.2382>
     196:	88 23       	and	r24, r24
     198:	81 f0       	breq	.+32     	; 0x1ba <SERVER_Task+0x30>
     19a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <STAGE1>
     19e:	90 91 cd 04 	lds	r25, 0x04CD	; 0x8004cd <STAGE1+0x1>
     1a2:	89 2b       	or	r24, r25
     1a4:	41 f4       	brne	.+16     	; 0x1b6 <SERVER_Task+0x2c>
     1a6:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     1aa:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     1ae:	90 93 cd 04 	sts	0x04CD, r25	; 0x8004cd <STAGE1+0x1>
     1b2:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <STAGE1>
     1b6:	10 92 cb 04 	sts	0x04CB, r1	; 0x8004cb <g_WDTimeout>
     1ba:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <pin7state.2382>
     1be:	66 99       	sbic	0x0c, 6	; 12
     1c0:	0e c0       	rjmp	.+28     	; 0x1de <SERVER_Task+0x54>
     1c2:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <pin6state.2383>
     1c6:	88 23       	and	r24, r24
     1c8:	41 f0       	breq	.+16     	; 0x1da <SERVER_Task+0x50>
     1ca:	62 e0       	ldi	r22, 0x02	; 2
     1cc:	80 91 18 05 	lds	r24, 0x0518	; 0x800518 <STAGE2>
     1d0:	90 91 19 05 	lds	r25, 0x0519	; 0x800519 <STAGE2+0x1>
     1d4:	57 d3       	rcall	.+1710   	; 0x884 <LL_UpdateStatus>
     1d6:	10 92 cb 04 	sts	0x04CB, r1	; 0x8004cb <g_WDTimeout>
     1da:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <pin6state.2383>
     1de:	65 99       	sbic	0x0c, 5	; 12
     1e0:	0b c0       	rjmp	.+22     	; 0x1f8 <SERVER_Task+0x6e>
     1e2:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <pin5state.2384>
     1e6:	88 23       	and	r24, r24
     1e8:	29 f0       	breq	.+10     	; 0x1f4 <SERVER_Task+0x6a>
     1ea:	82 e0       	ldi	r24, 0x02	; 2
     1ec:	80 93 f3 04 	sts	0x04F3, r24	; 0x8004f3 <_timer+0x23>
     1f0:	10 92 cb 04 	sts	0x04CB, r1	; 0x8004cb <g_WDTimeout>
     1f4:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <pin5state.2384>
     1f8:	67 9b       	sbis	0x0c, 7	; 12
     1fa:	0e c0       	rjmp	.+28     	; 0x218 <SERVER_Task+0x8e>
     1fc:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <pin7state.2382>
     200:	81 11       	cpse	r24, r1
     202:	07 c0       	rjmp	.+14     	; 0x212 <SERVER_Task+0x88>
     204:	e0 ed       	ldi	r30, 0xD0	; 208
     206:	f4 e0       	ldi	r31, 0x04	; 4
     208:	82 e0       	ldi	r24, 0x02	; 2
     20a:	82 8f       	std	Z+26, r24	; 0x1a
     20c:	84 a7       	std	Z+44, r24	; 0x2c
     20e:	80 93 17 05 	sts	0x0517, r24	; 0x800517 <_timer+0x47>
     212:	81 e0       	ldi	r24, 0x01	; 1
     214:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <pin7state.2382>
     218:	66 9b       	sbis	0x0c, 6	; 12
     21a:	32 c0       	rjmp	.+100    	; 0x280 <SERVER_Task+0xf6>
     21c:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <pin6state.2383>
     220:	81 11       	cpse	r24, r1
     222:	2b c0       	rjmp	.+86     	; 0x27a <SERVER_Task+0xf0>
     224:	80 91 18 05 	lds	r24, 0x0518	; 0x800518 <STAGE2>
     228:	90 91 19 05 	lds	r25, 0x0519	; 0x800519 <STAGE2+0x1>
     22c:	00 97       	sbiw	r24, 0x00	; 0
     22e:	b1 f4       	brne	.+44     	; 0x25c <SERVER_Task+0xd2>
     230:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     234:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     238:	90 93 19 05 	sts	0x0519, r25	; 0x800519 <STAGE2+0x1>
     23c:	80 93 18 05 	sts	0x0518, r24	; 0x800518 <STAGE2>
     240:	60 91 c9 04 	lds	r22, 0x04C9	; 0x8004c9 <g_Timer>
     244:	70 91 ca 04 	lds	r23, 0x04CA	; 0x8004ca <g_Timer+0x1>
     248:	27 d3       	rcall	.+1614   	; 0x898 <LL_UpdateTick>
     24a:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <EXIT_DELAY>
     24e:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <EXIT_DELAY+0x1>
     252:	90 93 a7 04 	sts	0x04A7, r25	; 0x8004a7 <lastItemTick+0x1>
     256:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <lastItemTick>
     25a:	0a c0       	rjmp	.+20     	; 0x270 <SERVER_Task+0xe6>
     25c:	cd d2       	rcall	.+1434   	; 0x7f8 <LL_Next>
     25e:	90 93 19 05 	sts	0x0519, r25	; 0x800519 <STAGE2+0x1>
     262:	80 93 18 05 	sts	0x0518, r24	; 0x800518 <STAGE2>
     266:	60 91 c9 04 	lds	r22, 0x04C9	; 0x8004c9 <g_Timer>
     26a:	70 91 ca 04 	lds	r23, 0x04CA	; 0x8004ca <g_Timer+0x1>
     26e:	14 d3       	rcall	.+1576   	; 0x898 <LL_UpdateTick>
     270:	ea e7       	ldi	r30, 0x7A	; 122
     272:	f0 e0       	ldi	r31, 0x00	; 0
     274:	80 81       	ld	r24, Z
     276:	80 64       	ori	r24, 0x40	; 64
     278:	80 83       	st	Z, r24
     27a:	81 e0       	ldi	r24, 0x01	; 1
     27c:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <pin6state.2383>
     280:	65 9b       	sbis	0x0c, 5	; 12
     282:	0f c0       	rjmp	.+30     	; 0x2a2 <SERVER_Task+0x118>
     284:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <pin5state.2384>
     288:	81 11       	cpse	r24, r1
     28a:	08 c0       	rjmp	.+16     	; 0x29c <SERVER_Task+0x112>
     28c:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     290:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     294:	d7 d2       	rcall	.+1454   	; 0x844 <LL_GetClass>
     296:	85 30       	cpi	r24, 0x05	; 5
     298:	09 f4       	brne	.+2      	; 0x29c <SERVER_Task+0x112>
     29a:	4a d7       	rcall	.+3732   	; 0x1130 <SYS_Rampdown>
     29c:	81 e0       	ldi	r24, 0x01	; 1
     29e:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <pin5state.2384>
     2a2:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     2a6:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     2aa:	cc d2       	rcall	.+1432   	; 0x844 <LL_GetClass>
     2ac:	84 30       	cpi	r24, 0x04	; 4
     2ae:	c9 f4       	brne	.+50     	; 0x2e2 <SERVER_Task+0x158>
     2b0:	80 91 29 05 	lds	r24, 0x0529	; 0x800529 <stepper+0xe>
     2b4:	81 11       	cpse	r24, r1
     2b6:	15 c0       	rjmp	.+42     	; 0x2e2 <SERVER_Task+0x158>
     2b8:	c0 91 c9 04 	lds	r28, 0x04C9	; 0x8004c9 <g_Timer>
     2bc:	d0 91 ca 04 	lds	r29, 0x04CA	; 0x8004ca <g_Timer+0x1>
     2c0:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     2c4:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     2c8:	ed d2       	rcall	.+1498   	; 0x8a4 <LL_GetTick>
     2ca:	c8 1b       	sub	r28, r24
     2cc:	d9 0b       	sbc	r29, r25
     2ce:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <STAGE2_EXIT_TIME>
     2d2:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <STAGE2_EXIT_TIME+0x1>
     2d6:	8c 17       	cp	r24, r28
     2d8:	9d 07       	cpc	r25, r29
     2da:	18 f4       	brcc	.+6      	; 0x2e2 <SERVER_Task+0x158>
     2dc:	10 92 a5 04 	sts	0x04A5, r1	; 0x8004a5 <memory.2385>
     2e0:	04 c0       	rjmp	.+8      	; 0x2ea <SERVER_Task+0x160>
     2e2:	80 91 a5 04 	lds	r24, 0x04A5	; 0x8004a5 <memory.2385>
     2e6:	81 11       	cpse	r24, r1
     2e8:	34 c0       	rjmp	.+104    	; 0x352 <SERVER_Task+0x1c8>
     2ea:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     2ee:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     2f2:	a8 d2       	rcall	.+1360   	; 0x844 <LL_GetClass>
     2f4:	84 30       	cpi	r24, 0x04	; 4
     2f6:	69 f1       	breq	.+90     	; 0x352 <SERVER_Task+0x1c8>
     2f8:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <HEAD>
     2fc:	f0 91 ab 04 	lds	r31, 0x04AB	; 0x8004ab <HEAD+0x1>
     300:	82 81       	ldd	r24, Z+2	; 0x02
     302:	93 81       	ldd	r25, Z+3	; 0x03
     304:	9f d2       	rcall	.+1342   	; 0x844 <LL_GetClass>
     306:	84 30       	cpi	r24, 0x04	; 4
     308:	21 f1       	breq	.+72     	; 0x352 <SERVER_Task+0x1c8>
     30a:	eb e1       	ldi	r30, 0x1B	; 27
     30c:	f5 e0       	ldi	r31, 0x05	; 5
     30e:	84 81       	ldd	r24, Z+4	; 0x04
     310:	22 81       	ldd	r18, Z+2	; 0x02
     312:	33 81       	ldd	r19, Z+3	; 0x03
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	82 17       	cp	r24, r18
     318:	93 07       	cpc	r25, r19
     31a:	d9 f4       	brne	.+54     	; 0x352 <SERVER_Task+0x1c8>
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <memory.2385>
     322:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <HEAD>
     326:	f0 91 ab 04 	lds	r31, 0x04AB	; 0x8004ab <HEAD+0x1>
     32a:	82 81       	ldd	r24, Z+2	; 0x02
     32c:	93 81       	ldd	r25, Z+3	; 0x03
     32e:	8a d2       	rcall	.+1300   	; 0x844 <LL_GetClass>
     330:	e8 2f       	mov	r30, r24
     332:	f0 e0       	ldi	r31, 0x00	; 0
     334:	e7 5f       	subi	r30, 0xF7	; 247
     336:	fe 4f       	sbci	r31, 0xFE	; 254
     338:	c0 81       	ld	r28, Z
     33a:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     33e:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     342:	80 d2       	rcall	.+1280   	; 0x844 <LL_GetClass>
     344:	e8 2f       	mov	r30, r24
     346:	f0 e0       	ldi	r31, 0x00	; 0
     348:	e7 5f       	subi	r30, 0xF7	; 247
     34a:	fe 4f       	sbci	r31, 0xFE	; 254
     34c:	80 81       	ld	r24, Z
     34e:	6c 2f       	mov	r22, r28
     350:	1b d4       	rcall	.+2102   	; 0xb88 <STEPPER_SetRotation>
     352:	df 91       	pop	r29
     354:	cf 91       	pop	r28
     356:	08 95       	ret

00000358 <ADC_Task>:
     358:	cf 92       	push	r12
     35a:	df 92       	push	r13
     35c:	ef 92       	push	r14
     35e:	ff 92       	push	r15
     360:	cf 93       	push	r28
     362:	e1 eb       	ldi	r30, 0xB1	; 177
     364:	f4 e0       	ldi	r31, 0x04	; 4
     366:	a0 81       	ld	r26, Z
     368:	b1 81       	ldd	r27, Z+1	; 0x01
     36a:	60 81       	ld	r22, Z
     36c:	71 81       	ldd	r23, Z+1	; 0x01
     36e:	80 91 a4 04 	lds	r24, 0x04A4	; 0x8004a4 <ticks.2393>
     372:	8f 5f       	subi	r24, 0xFF	; 255
     374:	80 93 a4 04 	sts	0x04A4, r24	; 0x8004a4 <ticks.2393>
     378:	c1 2c       	mov	r12, r1
     37a:	d1 2c       	mov	r13, r1
     37c:	76 01       	movw	r14, r12
     37e:	80 e0       	ldi	r24, 0x00	; 0
     380:	90 e0       	ldi	r25, 0x00	; 0
     382:	4f b7       	in	r20, 0x3f	; 63
     384:	f8 94       	cli
     386:	fc 01       	movw	r30, r24
     388:	ee 0f       	add	r30, r30
     38a:	ff 1f       	adc	r31, r31
     38c:	ef 54       	subi	r30, 0x4F	; 79
     38e:	fb 4f       	sbci	r31, 0xFB	; 251
     390:	20 81       	ld	r18, Z
     392:	31 81       	ldd	r19, Z+1	; 0x01
     394:	c2 0e       	add	r12, r18
     396:	d3 1e       	adc	r13, r19
     398:	e1 1c       	adc	r14, r1
     39a:	f1 1c       	adc	r15, r1
     39c:	20 81       	ld	r18, Z
     39e:	31 81       	ldd	r19, Z+1	; 0x01
     3a0:	26 17       	cp	r18, r22
     3a2:	37 07       	cpc	r19, r23
     3a4:	38 f4       	brcc	.+14     	; 0x3b4 <ADC_Task+0x5c>
     3a6:	fc 01       	movw	r30, r24
     3a8:	ee 0f       	add	r30, r30
     3aa:	ff 1f       	adc	r31, r31
     3ac:	ef 54       	subi	r30, 0x4F	; 79
     3ae:	fb 4f       	sbci	r31, 0xFB	; 251
     3b0:	60 81       	ld	r22, Z
     3b2:	71 81       	ldd	r23, Z+1	; 0x01
     3b4:	fc 01       	movw	r30, r24
     3b6:	ee 0f       	add	r30, r30
     3b8:	ff 1f       	adc	r31, r31
     3ba:	ef 54       	subi	r30, 0x4F	; 79
     3bc:	fb 4f       	sbci	r31, 0xFB	; 251
     3be:	20 81       	ld	r18, Z
     3c0:	31 81       	ldd	r19, Z+1	; 0x01
     3c2:	a2 17       	cp	r26, r18
     3c4:	b3 07       	cpc	r27, r19
     3c6:	08 f0       	brcs	.+2      	; 0x3ca <ADC_Task+0x72>
     3c8:	4d c0       	rjmp	.+154    	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     3ca:	fc 01       	movw	r30, r24
     3cc:	ee 0f       	add	r30, r30
     3ce:	ff 1f       	adc	r31, r31
     3d0:	ef 54       	subi	r30, 0x4F	; 79
     3d2:	fb 4f       	sbci	r31, 0xFB	; 251
     3d4:	a0 81       	ld	r26, Z
     3d6:	b1 81       	ldd	r27, Z+1	; 0x01
     3d8:	45 c0       	rjmp	.+138    	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     3da:	8f b7       	in	r24, 0x3f	; 63
     3dc:	f8 94       	cli
     3de:	ca 1a       	sub	r12, r26
     3e0:	db 0a       	sbc	r13, r27
     3e2:	e1 08       	sbc	r14, r1
     3e4:	f1 08       	sbc	r15, r1
     3e6:	c6 1a       	sub	r12, r22
     3e8:	d7 0a       	sbc	r13, r23
     3ea:	e1 08       	sbc	r14, r1
     3ec:	f1 08       	sbc	r15, r1
     3ee:	f6 94       	lsr	r15
     3f0:	e7 94       	ror	r14
     3f2:	d7 94       	ror	r13
     3f4:	c7 94       	ror	r12
     3f6:	f6 94       	lsr	r15
     3f8:	e7 94       	ror	r14
     3fa:	d7 94       	ror	r13
     3fc:	c7 94       	ror	r12
     3fe:	8f bf       	out	0x3f, r24	; 63
     400:	cf b7       	in	r28, 0x3f	; 63
     402:	f8 94       	cli
     404:	d7 01       	movw	r26, r14
     406:	c6 01       	movw	r24, r12
     408:	0b 97       	sbiw	r24, 0x0b	; 11
     40a:	a1 09       	sbc	r26, r1
     40c:	b1 09       	sbc	r27, r1
     40e:	8d 3d       	cpi	r24, 0xDD	; 221
     410:	93 40       	sbci	r25, 0x03	; 3
     412:	a1 05       	cpc	r26, r1
     414:	b1 05       	cpc	r27, r1
     416:	a0 f4       	brcc	.+40     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     418:	80 91 18 05 	lds	r24, 0x0518	; 0x800518 <STAGE2>
     41c:	90 91 19 05 	lds	r25, 0x0519	; 0x800519 <STAGE2+0x1>
     420:	16 d2       	rcall	.+1068   	; 0x84e <LL_GetRefl>
     422:	a0 e0       	ldi	r26, 0x00	; 0
     424:	b0 e0       	ldi	r27, 0x00	; 0
     426:	c8 16       	cp	r12, r24
     428:	d9 06       	cpc	r13, r25
     42a:	ea 06       	cpc	r14, r26
     42c:	fb 06       	cpc	r15, r27
     42e:	40 f4       	brcc	.+16     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     430:	80 91 18 05 	lds	r24, 0x0518	; 0x800518 <STAGE2>
     434:	90 91 19 05 	lds	r25, 0x0519	; 0x800519 <STAGE2+0x1>
     438:	00 97       	sbiw	r24, 0x00	; 0
     43a:	11 f0       	breq	.+4      	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     43c:	b6 01       	movw	r22, r12
     43e:	12 d2       	rcall	.+1060   	; 0x864 <LL_UpdateRefl>
     440:	cf bf       	out	0x3f, r28	; 63
     442:	10 92 c6 04 	sts	0x04C6, r1	; 0x8004c6 <g_ADCCount+0x1>
     446:	10 92 c5 04 	sts	0x04C5, r1	; 0x8004c5 <g_ADCCount>
     44a:	10 92 e1 04 	sts	0x04E1, r1	; 0x8004e1 <_timer+0x11>
     44e:	66 9b       	sbis	0x0c, 6	; 12
     450:	06 c0       	rjmp	.+12     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
     452:	ea e7       	ldi	r30, 0x7A	; 122
     454:	f0 e0       	ldi	r31, 0x00	; 0
     456:	80 81       	ld	r24, Z
     458:	80 64       	ori	r24, 0x40	; 64
     45a:	80 83       	st	Z, r24
     45c:	0a c0       	rjmp	.+20     	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     45e:	10 92 a4 04 	sts	0x04A4, r1	; 0x8004a4 <ticks.2393>
     462:	07 c0       	rjmp	.+14     	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     464:	4f bf       	out	0x3f, r20	; 63
     466:	01 96       	adiw	r24, 0x01	; 1
     468:	86 30       	cpi	r24, 0x06	; 6
     46a:	91 05       	cpc	r25, r1
     46c:	09 f0       	breq	.+2      	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     46e:	89 cf       	rjmp	.-238    	; 0x382 <ADC_Task+0x2a>
     470:	b4 cf       	rjmp	.-152    	; 0x3da <ADC_Task+0x82>
     472:	cf 91       	pop	r28
     474:	ff 90       	pop	r15
     476:	ef 90       	pop	r14
     478:	df 90       	pop	r13
     47a:	cf 90       	pop	r12
     47c:	08 95       	ret

0000047e <MAG_Task>:
     47e:	80 91 c7 04 	lds	r24, 0x04C7	; 0x8004c7 <g_MotorOn>
     482:	88 23       	and	r24, r24
     484:	29 f0       	breq	.+10     	; 0x490 <MAG_Task+0x12>
     486:	80 91 a3 04 	lds	r24, 0x04A3	; 0x8004a3 <tick.2415>
     48a:	8f 5f       	subi	r24, 0xFF	; 255
     48c:	80 93 a3 04 	sts	0x04A3, r24	; 0x8004a3 <tick.2415>
     490:	64 99       	sbic	0x0c, 4	; 12
     492:	1a c0       	rjmp	.+52     	; 0x4c8 <MAG_Task+0x4a>
     494:	61 e0       	ldi	r22, 0x01	; 1
     496:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <STAGE1>
     49a:	90 91 cd 04 	lds	r25, 0x04CD	; 0x8004cd <STAGE1+0x1>
     49e:	f2 d1       	rcall	.+996    	; 0x884 <LL_UpdateStatus>
     4a0:	61 e0       	ldi	r22, 0x01	; 1
     4a2:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <STAGE1>
     4a6:	90 91 cd 04 	lds	r25, 0x04CD	; 0x8004cd <STAGE1+0x1>
     4aa:	e2 d1       	rcall	.+964    	; 0x870 <LL_UpdateMag>
     4ac:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <STAGE1>
     4b0:	90 91 cd 04 	lds	r25, 0x04CD	; 0x8004cd <STAGE1+0x1>
     4b4:	a1 d1       	rcall	.+834    	; 0x7f8 <LL_Next>
     4b6:	90 93 cd 04 	sts	0x04CD, r25	; 0x8004cd <STAGE1+0x1>
     4ba:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <STAGE1>
     4be:	10 92 a3 04 	sts	0x04A3, r1	; 0x8004a3 <tick.2415>
     4c2:	10 92 ea 04 	sts	0x04EA, r1	; 0x8004ea <_timer+0x1a>
     4c6:	08 95       	ret
     4c8:	80 91 a3 04 	lds	r24, 0x04A3	; 0x8004a3 <tick.2415>
     4cc:	83 33       	cpi	r24, 0x33	; 51
     4ce:	c8 f0       	brcs	.+50     	; 0x502 <MAG_Task+0x84>
     4d0:	61 e0       	ldi	r22, 0x01	; 1
     4d2:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <STAGE1>
     4d6:	90 91 cd 04 	lds	r25, 0x04CD	; 0x8004cd <STAGE1+0x1>
     4da:	d4 d1       	rcall	.+936    	; 0x884 <LL_UpdateStatus>
     4dc:	60 e0       	ldi	r22, 0x00	; 0
     4de:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <STAGE1>
     4e2:	90 91 cd 04 	lds	r25, 0x04CD	; 0x8004cd <STAGE1+0x1>
     4e6:	c4 d1       	rcall	.+904    	; 0x870 <LL_UpdateMag>
     4e8:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <STAGE1>
     4ec:	90 91 cd 04 	lds	r25, 0x04CD	; 0x8004cd <STAGE1+0x1>
     4f0:	83 d1       	rcall	.+774    	; 0x7f8 <LL_Next>
     4f2:	90 93 cd 04 	sts	0x04CD, r25	; 0x8004cd <STAGE1+0x1>
     4f6:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <STAGE1>
     4fa:	10 92 a3 04 	sts	0x04A3, r1	; 0x8004a3 <tick.2415>
     4fe:	10 92 ea 04 	sts	0x04EA, r1	; 0x8004ea <_timer+0x1a>
     502:	08 95       	ret

00000504 <EXIT_Task>:
     504:	ef 92       	push	r14
     506:	ff 92       	push	r15
     508:	0f 93       	push	r16
     50a:	1f 93       	push	r17
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
     510:	1f 92       	push	r1
     512:	cd b7       	in	r28, 0x3d	; 61
     514:	de b7       	in	r29, 0x3e	; 62
     516:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     51a:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     51e:	b7 d1       	rcall	.+878    	; 0x88e <LL_GetStatus>
     520:	82 30       	cpi	r24, 0x02	; 2
     522:	18 f4       	brcc	.+6      	; 0x52a <EXIT_Task+0x26>
     524:	10 92 f3 04 	sts	0x04F3, r1	; 0x8004f3 <_timer+0x23>
     528:	f7 c0       	rjmp	.+494    	; 0x718 <EXIT_Task+0x214>
     52a:	20 91 c9 04 	lds	r18, 0x04C9	; 0x8004c9 <g_Timer>
     52e:	30 91 ca 04 	lds	r19, 0x04CA	; 0x8004ca <g_Timer+0x1>
     532:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <EXIT_DELAY>
     536:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <EXIT_DELAY+0x1>
     53a:	28 17       	cp	r18, r24
     53c:	39 07       	cpc	r19, r25
     53e:	18 f4       	brcc	.+6      	; 0x546 <EXIT_Task+0x42>
     540:	10 92 f3 04 	sts	0x04F3, r1	; 0x8004f3 <_timer+0x23>
     544:	e9 c0       	rjmp	.+466    	; 0x718 <EXIT_Task+0x214>
     546:	00 91 c9 04 	lds	r16, 0x04C9	; 0x8004c9 <g_Timer>
     54a:	10 91 ca 04 	lds	r17, 0x04CA	; 0x8004ca <g_Timer+0x1>
     54e:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     552:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     556:	a6 d1       	rcall	.+844    	; 0x8a4 <LL_GetTick>
     558:	08 1b       	sub	r16, r24
     55a:	19 0b       	sbc	r17, r25
     55c:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <STAGE2_EXIT_TIME>
     560:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <STAGE2_EXIT_TIME+0x1>
     564:	08 17       	cp	r16, r24
     566:	19 07       	cpc	r17, r25
     568:	18 f4       	brcc	.+6      	; 0x570 <EXIT_Task+0x6c>
     56a:	10 92 f3 04 	sts	0x04F3, r1	; 0x8004f3 <_timer+0x23>
     56e:	d4 c0       	rjmp	.+424    	; 0x718 <EXIT_Task+0x214>
     570:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     574:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     578:	65 d1       	rcall	.+714    	; 0x844 <LL_GetClass>
     57a:	84 30       	cpi	r24, 0x04	; 4
     57c:	89 f5       	brne	.+98     	; 0x5e0 <EXIT_Task+0xdc>
     57e:	81 e0       	ldi	r24, 0x01	; 1
     580:	80 93 c8 04 	sts	0x04C8, r24	; 0x8004c8 <g_UnclassifiedRequest>
     584:	63 e0       	ldi	r22, 0x03	; 3
     586:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     58a:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     58e:	7a d1       	rcall	.+756    	; 0x884 <LL_UpdateStatus>
     590:	80 91 c9 04 	lds	r24, 0x04C9	; 0x8004c9 <g_Timer>
     594:	90 91 ca 04 	lds	r25, 0x04CA	; 0x8004ca <g_Timer+0x1>
     598:	90 93 a7 04 	sts	0x04A7, r25	; 0x8004a7 <lastItemTick+0x1>
     59c:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <lastItemTick>
     5a0:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     5a4:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     5a8:	27 d1       	rcall	.+590    	; 0x7f8 <LL_Next>
     5aa:	90 93 ab 04 	sts	0x04AB, r25	; 0x8004ab <HEAD+0x1>
     5ae:	80 93 aa 04 	sts	0x04AA, r24	; 0x8004aa <HEAD>
     5b2:	fc 01       	movw	r30, r24
     5b4:	82 81       	ldd	r24, Z+2	; 0x02
     5b6:	93 81       	ldd	r25, Z+3	; 0x03
     5b8:	45 d1       	rcall	.+650    	; 0x844 <LL_GetClass>
     5ba:	e8 2f       	mov	r30, r24
     5bc:	f0 e0       	ldi	r31, 0x00	; 0
     5be:	e7 5f       	subi	r30, 0xF7	; 247
     5c0:	fe 4f       	sbci	r31, 0xFE	; 254
     5c2:	10 81       	ld	r17, Z
     5c4:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     5c8:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     5cc:	3b d1       	rcall	.+630    	; 0x844 <LL_GetClass>
     5ce:	e8 2f       	mov	r30, r24
     5d0:	f0 e0       	ldi	r31, 0x00	; 0
     5d2:	e7 5f       	subi	r30, 0xF7	; 247
     5d4:	fe 4f       	sbci	r31, 0xFE	; 254
     5d6:	80 81       	ld	r24, Z
     5d8:	61 2f       	mov	r22, r17
     5da:	d6 d2       	rcall	.+1452   	; 0xb88 <STEPPER_SetRotation>
     5dc:	10 92 f3 04 	sts	0x04F3, r1	; 0x8004f3 <_timer+0x23>
     5e0:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     5e4:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     5e8:	52 d1       	rcall	.+676    	; 0x88e <LL_GetStatus>
     5ea:	82 30       	cpi	r24, 0x02	; 2
     5ec:	41 f5       	brne	.+80     	; 0x63e <EXIT_Task+0x13a>
     5ee:	00 91 c9 04 	lds	r16, 0x04C9	; 0x8004c9 <g_Timer>
     5f2:	10 91 ca 04 	lds	r17, 0x04CA	; 0x8004ca <g_Timer+0x1>
     5f6:	80 91 a6 04 	lds	r24, 0x04A6	; 0x8004a6 <lastItemTick>
     5fa:	90 91 a7 04 	lds	r25, 0x04A7	; 0x8004a7 <lastItemTick+0x1>
     5fe:	08 1b       	sub	r16, r24
     600:	19 0b       	sbc	r17, r25
     602:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     606:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     60a:	4c d1       	rcall	.+664    	; 0x8a4 <LL_GetTick>
     60c:	7c 01       	movw	r14, r24
     60e:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <HEAD>
     612:	f0 91 ab 04 	lds	r31, 0x04AB	; 0x8004ab <HEAD+0x1>
     616:	84 81       	ldd	r24, Z+4	; 0x04
     618:	95 81       	ldd	r25, Z+5	; 0x05
     61a:	44 d1       	rcall	.+648    	; 0x8a4 <LL_GetTick>
     61c:	20 91 60 01 	lds	r18, 0x0160	; 0x800160 <MISSING_DELAY>
     620:	30 91 61 01 	lds	r19, 0x0161	; 0x800161 <MISSING_DELAY+0x1>
     624:	2e 0d       	add	r18, r14
     626:	3f 1d       	adc	r19, r15
     628:	28 1b       	sub	r18, r24
     62a:	39 0b       	sbc	r19, r25
     62c:	02 17       	cp	r16, r18
     62e:	13 07       	cpc	r17, r19
     630:	30 f0       	brcs	.+12     	; 0x63e <EXIT_Task+0x13a>
     632:	81 e0       	ldi	r24, 0x01	; 1
     634:	80 93 ae 04 	sts	0x04AE, r24	; 0x8004ae <g_MissingRequest>
     638:	10 92 f3 04 	sts	0x04F3, r1	; 0x8004f3 <_timer+0x23>
     63c:	6d c0       	rjmp	.+218    	; 0x718 <EXIT_Task+0x214>
     63e:	eb e1       	ldi	r30, 0x1B	; 27
     640:	f5 e0       	ldi	r31, 0x05	; 5
     642:	85 81       	ldd	r24, Z+5	; 0x05
     644:	96 81       	ldd	r25, Z+6	; 0x06
     646:	97 81       	ldd	r25, Z+7	; 0x07
     648:	89 1b       	sub	r24, r25
     64a:	89 83       	std	Y+1, r24	; 0x01
     64c:	99 81       	ldd	r25, Y+1	; 0x01
     64e:	80 91 5d 01 	lds	r24, 0x015D	; 0x80015d <STEPPER_RANGE>
     652:	98 17       	cp	r25, r24
     654:	08 f0       	brcs	.+2      	; 0x658 <EXIT_Task+0x154>
     656:	58 c0       	rjmp	.+176    	; 0x708 <EXIT_Task+0x204>
     658:	80 91 29 05 	lds	r24, 0x0529	; 0x800529 <stepper+0xe>
     65c:	81 11       	cpse	r24, r1
     65e:	54 c0       	rjmp	.+168    	; 0x708 <EXIT_Task+0x204>
     660:	89 81       	ldd	r24, Y+1	; 0x01
     662:	85 30       	cpi	r24, 0x05	; 5
     664:	e0 f4       	brcc	.+56     	; 0x69e <EXIT_Task+0x19a>
     666:	80 91 25 05 	lds	r24, 0x0525	; 0x800525 <stepper+0xa>
     66a:	81 11       	cpse	r24, r1
     66c:	18 c0       	rjmp	.+48     	; 0x69e <EXIT_Task+0x19a>
     66e:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     672:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     676:	16 d1       	rcall	.+556    	; 0x8a4 <LL_GetTick>
     678:	8c 01       	movw	r16, r24
     67a:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <HEAD>
     67e:	f0 91 ab 04 	lds	r31, 0x04AB	; 0x8004ab <HEAD+0x1>
     682:	84 81       	ldd	r24, Z+4	; 0x04
     684:	95 81       	ldd	r25, Z+5	; 0x05
     686:	0e d1       	rcall	.+540    	; 0x8a4 <LL_GetTick>
     688:	08 1b       	sub	r16, r24
     68a:	19 0b       	sbc	r17, r25
     68c:	0d 32       	cpi	r16, 0x2D	; 45
     68e:	11 40       	sbci	r17, 0x01	; 1
     690:	30 f0       	brcs	.+12     	; 0x69e <EXIT_Task+0x19a>
     692:	80 91 5c 01 	lds	r24, 0x015C	; 0x80015c <STEPPER_SET>
     696:	eb e1       	ldi	r30, 0x1B	; 27
     698:	f5 e0       	ldi	r31, 0x05	; 5
     69a:	82 87       	std	Z+10, r24	; 0x0a
     69c:	15 86       	std	Z+13, r1	; 0x0d
     69e:	63 e0       	ldi	r22, 0x03	; 3
     6a0:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     6a4:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     6a8:	ed d0       	rcall	.+474    	; 0x884 <LL_UpdateStatus>
     6aa:	80 91 c9 04 	lds	r24, 0x04C9	; 0x8004c9 <g_Timer>
     6ae:	90 91 ca 04 	lds	r25, 0x04CA	; 0x8004ca <g_Timer+0x1>
     6b2:	90 93 a7 04 	sts	0x04A7, r25	; 0x8004a7 <lastItemTick+0x1>
     6b6:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <lastItemTick>
     6ba:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     6be:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     6c2:	9a d0       	rcall	.+308    	; 0x7f8 <LL_Next>
     6c4:	90 93 ab 04 	sts	0x04AB, r25	; 0x8004ab <HEAD+0x1>
     6c8:	80 93 aa 04 	sts	0x04AA, r24	; 0x8004aa <HEAD>
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	90 e0       	ldi	r25, 0x00	; 0
     6d0:	cb d1       	rcall	.+918    	; 0xa68 <PWM>
     6d2:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <HEAD>
     6d6:	f0 91 ab 04 	lds	r31, 0x04AB	; 0x8004ab <HEAD+0x1>
     6da:	82 81       	ldd	r24, Z+2	; 0x02
     6dc:	93 81       	ldd	r25, Z+3	; 0x03
     6de:	b2 d0       	rcall	.+356    	; 0x844 <LL_GetClass>
     6e0:	e8 2f       	mov	r30, r24
     6e2:	f0 e0       	ldi	r31, 0x00	; 0
     6e4:	e7 5f       	subi	r30, 0xF7	; 247
     6e6:	fe 4f       	sbci	r31, 0xFE	; 254
     6e8:	10 81       	ld	r17, Z
     6ea:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     6ee:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     6f2:	a8 d0       	rcall	.+336    	; 0x844 <LL_GetClass>
     6f4:	e8 2f       	mov	r30, r24
     6f6:	f0 e0       	ldi	r31, 0x00	; 0
     6f8:	e7 5f       	subi	r30, 0xF7	; 247
     6fa:	fe 4f       	sbci	r31, 0xFE	; 254
     6fc:	80 81       	ld	r24, Z
     6fe:	61 2f       	mov	r22, r17
     700:	43 d2       	rcall	.+1158   	; 0xb88 <STEPPER_SetRotation>
     702:	10 92 f3 04 	sts	0x04F3, r1	; 0x8004f3 <_timer+0x23>
     706:	03 c0       	rjmp	.+6      	; 0x70e <EXIT_Task+0x20a>
     708:	80 e0       	ldi	r24, 0x00	; 0
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	ad d1       	rcall	.+858    	; 0xa68 <PWM>
     70e:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     712:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     716:	96 d0       	rcall	.+300    	; 0x844 <LL_GetClass>
     718:	0f 90       	pop	r0
     71a:	df 91       	pop	r29
     71c:	cf 91       	pop	r28
     71e:	1f 91       	pop	r17
     720:	0f 91       	pop	r16
     722:	ff 90       	pop	r15
     724:	ef 90       	pop	r14
     726:	08 95       	ret

00000728 <BTN_Task>:
     728:	89 b1       	in	r24, 0x09	; 9
     72a:	83 70       	andi	r24, 0x03	; 3
     72c:	c1 f0       	breq	.+48     	; 0x75e <BTN_Task+0x36>
     72e:	80 91 a2 04 	lds	r24, 0x04A2	; 0x8004a2 <__data_end>
     732:	8f 5f       	subi	r24, 0xFF	; 255
     734:	80 93 a2 04 	sts	0x04A2, r24	; 0x8004a2 <__data_end>
     738:	8b 30       	cpi	r24, 0x0B	; 11
     73a:	98 f0       	brcs	.+38     	; 0x762 <BTN_Task+0x3a>
     73c:	89 b1       	in	r24, 0x09	; 9
     73e:	83 70       	andi	r24, 0x03	; 3
     740:	81 f0       	breq	.+32     	; 0x762 <BTN_Task+0x3a>
     742:	89 b1       	in	r24, 0x09	; 9
     744:	83 70       	andi	r24, 0x03	; 3
     746:	81 30       	cpi	r24, 0x01	; 1
     748:	19 f4       	brne	.+6      	; 0x750 <BTN_Task+0x28>
     74a:	80 93 1a 05 	sts	0x051A, r24	; 0x80051a <g_PauseRequest>
     74e:	08 95       	ret
     750:	89 b1       	in	r24, 0x09	; 9
     752:	83 70       	andi	r24, 0x03	; 3
     754:	82 30       	cpi	r24, 0x02	; 2
     756:	29 f4       	brne	.+10     	; 0x762 <BTN_Task+0x3a>
     758:	80 93 fc 04 	sts	0x04FC, r24	; 0x8004fc <_timer+0x2c>
     75c:	08 95       	ret
     75e:	10 92 a2 04 	sts	0x04A2, r1	; 0x8004a2 <__data_end>
     762:	08 95       	ret

00000764 <WATCHDOG_Task>:
     764:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <g_WDTimeout>
     768:	82 30       	cpi	r24, 0x02	; 2
     76a:	18 f0       	brcs	.+6      	; 0x772 <WATCHDOG_Task+0xe>
     76c:	86 e1       	ldi	r24, 0x16	; 22
     76e:	91 e0       	ldi	r25, 0x01	; 1
     770:	b9 d3       	rcall	.+1906   	; 0xee4 <SYS_Pause>
     772:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <g_WDTimeout>
     776:	8f 5f       	subi	r24, 0xFF	; 255
     778:	80 93 cb 04 	sts	0x04CB, r24	; 0x8004cb <g_WDTimeout>
     77c:	08 95       	ret

0000077e <D_Blinky>:
     77e:	9b b1       	in	r25, 0x0b	; 11
     780:	80 ea       	ldi	r24, 0xA0	; 160
     782:	89 27       	eor	r24, r25
     784:	8b b9       	out	0x0b, r24	; 11
     786:	08 95       	ret

00000788 <ADD_Task>:
	/*! 
	* \brief 	Initialize a new item to the list
	*			Functionality moved to compile time
	* \param	Unused
	*/	
	if(g_MotorOn) g_Timer++;
     788:	80 91 c7 04 	lds	r24, 0x04C7	; 0x8004c7 <g_MotorOn>
     78c:	88 23       	and	r24, r24
     78e:	49 f0       	breq	.+18     	; 0x7a2 <ADD_Task+0x1a>
     790:	80 91 c9 04 	lds	r24, 0x04C9	; 0x8004c9 <g_Timer>
     794:	90 91 ca 04 	lds	r25, 0x04CA	; 0x8004ca <g_Timer+0x1>
     798:	01 96       	adiw	r24, 0x01	; 1
     79a:	90 93 ca 04 	sts	0x04CA, r25	; 0x8004ca <g_Timer+0x1>
     79e:	80 93 c9 04 	sts	0x04C9, r24	; 0x8004c9 <g_Timer>
     7a2:	08 95       	ret

000007a4 <LL_ItemInit>:
	return;
}
void LL_UpdatePeriodic(list* ref, uint8_t newPeriodic)
{
	//
	((timerNode*)ref->node)->periodic = newPeriodic;
     7a4:	ef 92       	push	r14
     7a6:	ff 92       	push	r15
     7a8:	1f 93       	push	r17
     7aa:	cf 93       	push	r28
     7ac:	df 93       	push	r29
     7ae:	7c 01       	movw	r14, r24
     7b0:	16 2f       	mov	r17, r22
     7b2:	d4 2f       	mov	r29, r20
     7b4:	c2 2f       	mov	r28, r18
     7b6:	87 e0       	ldi	r24, 0x07	; 7
     7b8:	90 e0       	ldi	r25, 0x00	; 0
     7ba:	d9 d6       	rcall	.+3506   	; 0x156e <malloc>
     7bc:	fc 01       	movw	r30, r24
     7be:	f1 82       	std	Z+1, r15	; 0x01
     7c0:	e0 82       	st	Z, r14
     7c2:	12 83       	std	Z+2, r17	; 0x02
     7c4:	d3 83       	std	Z+3, r29	; 0x03
     7c6:	c4 83       	std	Z+4, r28	; 0x04
     7c8:	16 82       	std	Z+6, r1	; 0x06
     7ca:	15 82       	std	Z+5, r1	; 0x05
     7cc:	df 91       	pop	r29
     7ce:	cf 91       	pop	r28
     7d0:	1f 91       	pop	r17
     7d2:	ff 90       	pop	r15
     7d4:	ef 90       	pop	r14
     7d6:	08 95       	ret

000007d8 <LL_ItemListInit>:
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
     7dc:	ec 01       	movw	r28, r24
     7de:	86 e0       	ldi	r24, 0x06	; 6
     7e0:	90 e0       	ldi	r25, 0x00	; 0
     7e2:	c5 d6       	rcall	.+3466   	; 0x156e <malloc>
     7e4:	fc 01       	movw	r30, r24
     7e6:	d1 83       	std	Z+1, r29	; 0x01
     7e8:	c0 83       	st	Z, r28
     7ea:	15 82       	std	Z+5, r1	; 0x05
     7ec:	14 82       	std	Z+4, r1	; 0x04
     7ee:	13 82       	std	Z+3, r1	; 0x03
     7f0:	12 82       	std	Z+2, r1	; 0x02
     7f2:	df 91       	pop	r29
     7f4:	cf 91       	pop	r28
     7f6:	08 95       	ret

000007f8 <LL_Next>:
     7f8:	fc 01       	movw	r30, r24
     7fa:	82 81       	ldd	r24, Z+2	; 0x02
     7fc:	93 81       	ldd	r25, Z+3	; 0x03
     7fe:	08 95       	ret

00000800 <LL_AddBack>:
     800:	cf 93       	push	r28
     802:	df 93       	push	r29
     804:	ec 01       	movw	r28, r24
     806:	cb 01       	movw	r24, r22
     808:	01 c0       	rjmp	.+2      	; 0x80c <LL_AddBack+0xc>
     80a:	e9 01       	movw	r28, r18
     80c:	2a 81       	ldd	r18, Y+2	; 0x02
     80e:	3b 81       	ldd	r19, Y+3	; 0x03
     810:	21 15       	cp	r18, r1
     812:	31 05       	cpc	r19, r1
     814:	d1 f7       	brne	.-12     	; 0x80a <LL_AddBack+0xa>
     816:	e0 df       	rcall	.-64     	; 0x7d8 <LL_ItemListInit>
     818:	9b 83       	std	Y+3, r25	; 0x03
     81a:	8a 83       	std	Y+2, r24	; 0x02
     81c:	df 91       	pop	r29
     81e:	cf 91       	pop	r28
     820:	08 95       	ret

00000822 <LL_Size>:
     822:	dc 01       	movw	r26, r24
     824:	12 96       	adiw	r26, 0x02	; 2
     826:	ed 91       	ld	r30, X+
     828:	fc 91       	ld	r31, X
     82a:	13 97       	sbiw	r26, 0x03	; 3
     82c:	30 97       	sbiw	r30, 0x00	; 0
     82e:	41 f0       	breq	.+16     	; 0x840 <LL_Size+0x1e>
     830:	81 e0       	ldi	r24, 0x01	; 1
     832:	8f 5f       	subi	r24, 0xFF	; 255
     834:	02 80       	ldd	r0, Z+2	; 0x02
     836:	f3 81       	ldd	r31, Z+3	; 0x03
     838:	e0 2d       	mov	r30, r0
     83a:	30 97       	sbiw	r30, 0x00	; 0
     83c:	d1 f7       	brne	.-12     	; 0x832 <LL_Size+0x10>
     83e:	08 95       	ret
     840:	81 e0       	ldi	r24, 0x01	; 1
     842:	08 95       	ret

00000844 <LL_GetClass>:
     844:	dc 01       	movw	r26, r24
     846:	ed 91       	ld	r30, X+
     848:	fc 91       	ld	r31, X
     84a:	83 81       	ldd	r24, Z+3	; 0x03
     84c:	08 95       	ret

0000084e <LL_GetRefl>:
     84e:	dc 01       	movw	r26, r24
     850:	ed 91       	ld	r30, X+
     852:	fc 91       	ld	r31, X
     854:	80 81       	ld	r24, Z
     856:	91 81       	ldd	r25, Z+1	; 0x01
     858:	08 95       	ret

0000085a <LL_GetMag>:
     85a:	dc 01       	movw	r26, r24
     85c:	ed 91       	ld	r30, X+
     85e:	fc 91       	ld	r31, X
     860:	82 81       	ldd	r24, Z+2	; 0x02
     862:	08 95       	ret

00000864 <LL_UpdateRefl>:
     864:	dc 01       	movw	r26, r24
     866:	ed 91       	ld	r30, X+
     868:	fc 91       	ld	r31, X
     86a:	71 83       	std	Z+1, r23	; 0x01
     86c:	60 83       	st	Z, r22
     86e:	08 95       	ret

00000870 <LL_UpdateMag>:
     870:	dc 01       	movw	r26, r24
     872:	ed 91       	ld	r30, X+
     874:	fc 91       	ld	r31, X
     876:	62 83       	std	Z+2, r22	; 0x02
     878:	08 95       	ret

0000087a <LL_UpdateClass>:
     87a:	dc 01       	movw	r26, r24
     87c:	ed 91       	ld	r30, X+
     87e:	fc 91       	ld	r31, X
     880:	63 83       	std	Z+3, r22	; 0x03
     882:	08 95       	ret

00000884 <LL_UpdateStatus>:
	return;
}
void LL_UpdateStatus(list* ref, estatus newStatus)
{
	//
	((itemNode*)ref->node)->status = newStatus;
     884:	dc 01       	movw	r26, r24
     886:	ed 91       	ld	r30, X+
     888:	fc 91       	ld	r31, X
     88a:	64 83       	std	Z+4, r22	; 0x04
     88c:	08 95       	ret

0000088e <LL_GetStatus>:
}

estatus LL_GetStatus(list* ref)
{
	//
	return ((itemNode*)ref->node)->status;
     88e:	dc 01       	movw	r26, r24
     890:	ed 91       	ld	r30, X+
     892:	fc 91       	ld	r31, X
}
     894:	84 81       	ldd	r24, Z+4	; 0x04
     896:	08 95       	ret

00000898 <LL_UpdateTick>:

void LL_UpdateTick(list* ref, uint16_t newTick)
{
	//
	((itemNode*)ref->node)->lastTick = newTick;
     898:	dc 01       	movw	r26, r24
     89a:	ed 91       	ld	r30, X+
     89c:	fc 91       	ld	r31, X
     89e:	76 83       	std	Z+6, r23	; 0x06
     8a0:	65 83       	std	Z+5, r22	; 0x05
     8a2:	08 95       	ret

000008a4 <LL_GetTick>:
}

uint16_t LL_GetTick(list* ref)
{
	//
	return ((itemNode*)ref->node)->lastTick;
     8a4:	dc 01       	movw	r26, r24
     8a6:	ed 91       	ld	r30, X+
     8a8:	fc 91       	ld	r31, X
     8aa:	85 81       	ldd	r24, Z+5	; 0x05
     8ac:	96 81       	ldd	r25, Z+6	; 0x06
     8ae:	08 95       	ret

000008b0 <GPIO_Init>:
/*-----------------------------------------------------------*/

int GPIO_Init(void)
{

    DDRA = 0xFF;  // Sets all pins on Port A to output
     8b0:	8f ef       	ldi	r24, 0xFF	; 255
     8b2:	81 b9       	out	0x01, r24	; 1
    DDRB = 0xFF;  // Sets all pins on Port B to output for PWM [7]
     8b4:	84 b9       	out	0x04, r24	; 4
    DDRC = 0xFF;  // Sets all pins on port C to output for LEDS
     8b6:	87 b9       	out	0x07, r24	; 7
    DDRD = 0xF0;  // Sets all pins on port D to input for buttons
     8b8:	80 ef       	ldi	r24, 0xF0	; 240
     8ba:	8a b9       	out	0x0a, r24	; 10
	DDRE = 0x00;
     8bc:	1d b8       	out	0x0d, r1	; 13
    DDRF = 0x00;  // Sets all pins on Port F to input for ADC
     8be:	10 ba       	out	0x10, r1	; 16
// 			| (1 << ISC51));				// 03 Falling
// 			
// 	EIMSK |= ((1 << INT7) | (1 << INT6) | (1 << INT5));

    return 0;
} // GPIO_Init
     8c0:	80 e0       	ldi	r24, 0x00	; 0
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	08 95       	ret

000008c6 <main>:
	CALIBRATE();
	return 0;
#endif
	
	// Initialize the system
	SYS_Init();
     8c6:	7e d2       	rcall	.+1276   	; 0xdc4 <SYS_Init>

	// Wait for start signal
	while(1)
	{
		if((PIND & 0x03) == 0x00) // Both Buttons
     8c8:	89 b1       	in	r24, 0x09	; 9
     8ca:	83 70       	andi	r24, 0x03	; 3
     8cc:	e9 f7       	brne	.-6      	; 0x8c8 <main+0x2>
		{
			UART_SendString("Starting System!\r\n");
     8ce:	84 e2       	ldi	r24, 0x24	; 36
     8d0:	91 e0       	ldi	r25, 0x01	; 1
     8d2:	3f d6       	rcall	.+3198   	; 0x1552 <UART_SendString>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     8d4:	f8 94       	cli
	}
	
	// Start tasks and enable interrupts
	ATOMIC_BLOCK(ATOMIC_FORCEON)
	{
		TIMER_Create(1, 1, SERVER_Task, NULL);		// Optical Handling
     8d6:	20 e0       	ldi	r18, 0x00	; 0
     8d8:	30 e0       	ldi	r19, 0x00	; 0
     8da:	45 ec       	ldi	r20, 0xC5	; 197
     8dc:	50 e0       	ldi	r21, 0x00	; 0
     8de:	61 e0       	ldi	r22, 0x01	; 1
     8e0:	70 e0       	ldi	r23, 0x00	; 0
     8e2:	81 e0       	ldi	r24, 0x01	; 1
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	bc d5       	rcall	.+2936   	; 0x1460 <TIMER_Create>
		_timer[0].state = READY;
     8e8:	c0 ed       	ldi	r28, 0xD0	; 208
     8ea:	d4 e0       	ldi	r29, 0x04	; 4
     8ec:	12 e0       	ldi	r17, 0x02	; 2
     8ee:	18 87       	std	Y+8, r17	; 0x08
		
		TIMER_Create(1, 1, ADC_Task, NULL);			// ADC Handler
     8f0:	20 e0       	ldi	r18, 0x00	; 0
     8f2:	30 e0       	ldi	r19, 0x00	; 0
     8f4:	4c ea       	ldi	r20, 0xAC	; 172
     8f6:	51 e0       	ldi	r21, 0x01	; 1
     8f8:	61 e0       	ldi	r22, 0x01	; 1
     8fa:	70 e0       	ldi	r23, 0x00	; 0
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	af d5       	rcall	.+2910   	; 0x1460 <TIMER_Create>
		_timer[1].state = BLOCKED;
     902:	19 8a       	std	Y+17, r1	; 0x11
		
		TIMER_Create(1, 1, MAG_Task, NULL);			// Magnetic Sensor Handler
     904:	20 e0       	ldi	r18, 0x00	; 0
     906:	30 e0       	ldi	r19, 0x00	; 0
     908:	4f e3       	ldi	r20, 0x3F	; 63
     90a:	52 e0       	ldi	r21, 0x02	; 2
     90c:	61 e0       	ldi	r22, 0x01	; 1
     90e:	70 e0       	ldi	r23, 0x00	; 0
     910:	81 e0       	ldi	r24, 0x01	; 1
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	a5 d5       	rcall	.+2890   	; 0x1460 <TIMER_Create>
		_timer[2].state = BLOCKED;
     916:	1a 8e       	std	Y+26, r1	; 0x1a
		
		TIMER_Create(1, 1, EXIT_Task, NULL);		// Item Exit Handling
     918:	20 e0       	ldi	r18, 0x00	; 0
     91a:	30 e0       	ldi	r19, 0x00	; 0
     91c:	42 e8       	ldi	r20, 0x82	; 130
     91e:	52 e0       	ldi	r21, 0x02	; 2
     920:	61 e0       	ldi	r22, 0x01	; 1
     922:	70 e0       	ldi	r23, 0x00	; 0
     924:	81 e0       	ldi	r24, 0x01	; 1
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	9b d5       	rcall	.+2870   	; 0x1460 <TIMER_Create>
		_timer[3].state = BLOCKED;
     92a:	1b a2       	std	Y+35, r1	; 0x23
		
		TIMER_Create(2, 1, ADD_Task, NULL);		// Item Enter Handling
     92c:	20 e0       	ldi	r18, 0x00	; 0
     92e:	30 e0       	ldi	r19, 0x00	; 0
     930:	44 ec       	ldi	r20, 0xC4	; 196
     932:	53 e0       	ldi	r21, 0x03	; 3
     934:	61 e0       	ldi	r22, 0x01	; 1
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	82 e0       	ldi	r24, 0x02	; 2
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	91 d5       	rcall	.+2850   	; 0x1460 <TIMER_Create>
		_timer[4].state = BLOCKED;
     93e:	1c a6       	std	Y+44, r1	; 0x2c
		
		TIMER_Create(100, 1, BTN_Task, NULL);		// Button Handling
     940:	20 e0       	ldi	r18, 0x00	; 0
     942:	30 e0       	ldi	r19, 0x00	; 0
     944:	44 e9       	ldi	r20, 0x94	; 148
     946:	53 e0       	ldi	r21, 0x03	; 3
     948:	61 e0       	ldi	r22, 0x01	; 1
     94a:	70 e0       	ldi	r23, 0x00	; 0
     94c:	84 e6       	ldi	r24, 0x64	; 100
     94e:	90 e0       	ldi	r25, 0x00	; 0
     950:	87 d5       	rcall	.+2830   	; 0x1460 <TIMER_Create>
		_timer[5].state = READY;
     952:	1d ab       	std	Y+53, r17	; 0x35
		
		TIMER_Create(2000, 1, D_Blinky, NULL);		// Blinky Leds
     954:	20 e0       	ldi	r18, 0x00	; 0
     956:	30 e0       	ldi	r19, 0x00	; 0
     958:	4f eb       	ldi	r20, 0xBF	; 191
     95a:	53 e0       	ldi	r21, 0x03	; 3
     95c:	61 e0       	ldi	r22, 0x01	; 1
     95e:	70 e0       	ldi	r23, 0x00	; 0
     960:	80 ed       	ldi	r24, 0xD0	; 208
     962:	97 e0       	ldi	r25, 0x07	; 7
     964:	7d d5       	rcall	.+2810   	; 0x1460 <TIMER_Create>
		_timer[6].state = READY;					

		TIMER_Create(5000, 1, WATCHDOG_Task, NULL); // For Rampdown or system stalls
     966:	1e af       	std	Y+62, r17	; 0x3e
     968:	20 e0       	ldi	r18, 0x00	; 0
     96a:	30 e0       	ldi	r19, 0x00	; 0
     96c:	42 eb       	ldi	r20, 0xB2	; 178
     96e:	53 e0       	ldi	r21, 0x03	; 3
     970:	61 e0       	ldi	r22, 0x01	; 1
     972:	70 e0       	ldi	r23, 0x00	; 0
     974:	88 e8       	ldi	r24, 0x88	; 136
		_timer[7].state = BLOCKED;
     976:	93 e1       	ldi	r25, 0x13	; 19
     978:	73 d5       	rcall	.+2790   	; 0x1460 <TIMER_Create>

		UART_SendString("System Ready...\r\n");
     97a:	10 92 17 05 	sts	0x0517, r1	; 0x800517 <_timer+0x47>
     97e:	87 e3       	ldi	r24, 0x37	; 55
		PWM(0x80);
     980:	91 e0       	ldi	r25, 0x01	; 1
     982:	e7 d5       	rcall	.+3022   	; 0x1552 <UART_SendString>
     984:	80 e8       	ldi	r24, 0x80	; 128
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     986:	90 e0       	ldi	r25, 0x00	; 0
	static volatile uint8_t position[6] = {100, 0, 50, 150, 100, 100};
	// Put IDLE operations in infinite loop
	while (1)
	{	
		// Check for pause request	
		if(g_PauseRequest) SYS_Pause("Pause Requested!\r\n");
     988:	6f d0       	rcall	.+222    	; 0xa68 <PWM>
     98a:	78 94       	sei
     98c:	80 91 1a 05 	lds	r24, 0x051A	; 0x80051a <g_PauseRequest>
     990:	88 23       	and	r24, r24
     992:	19 f0       	breq	.+6      	; 0x99a <main+0xd4>
     994:	89 e4       	ldi	r24, 0x49	; 73
		if(g_UnclassifiedRequest) SYS_Unclassified();
     996:	91 e0       	ldi	r25, 0x01	; 1
     998:	a5 d2       	rcall	.+1354   	; 0xee4 <SYS_Pause>
     99a:	80 91 c8 04 	lds	r24, 0x04C8	; 0x8004c8 <g_UnclassifiedRequest>
     99e:	81 11       	cpse	r24, r1
		if(g_MissingRequest) SYS_Missing();
     9a0:	2d d4       	rcall	.+2138   	; 0x11fc <SYS_Unclassified>
     9a2:	80 91 ae 04 	lds	r24, 0x04AE	; 0x8004ae <g_MissingRequest>
     9a6:	81 11       	cpse	r24, r1
// 		{
// 			// Item Missing
// 			SYS_Pause("!!!Item Missing!!!\r\n");
// 		}

		list* temp = HEAD;
     9a8:	7a d4       	rcall	.+2292   	; 0x129e <SYS_Missing>
     9aa:	c0 91 aa 04 	lds	r28, 0x04AA	; 0x8004aa <HEAD>
		uint16_t reflVal; 
		
		while(temp)
     9ae:	d0 91 ab 04 	lds	r29, 0x04AB	; 0x8004ab <HEAD+0x1>
		{
			// Classify any sortable nodes
			if(temp && (LL_GetClass(temp) == UNCLASSIFIED) && (LL_GetStatus(temp) == SORTABLE))
     9b2:	20 97       	sbiw	r28, 0x00	; 0
     9b4:	59 f3       	breq	.-42     	; 0x98c <main+0xc6>
     9b6:	20 97       	sbiw	r28, 0x00	; 0
     9b8:	09 f4       	brne	.+2      	; 0x9bc <main+0xf6>
     9ba:	3d c0       	rjmp	.+122    	; 0xa36 <main+0x170>
     9bc:	ce 01       	movw	r24, r28
     9be:	42 df       	rcall	.-380    	; 0x844 <LL_GetClass>
     9c0:	84 30       	cpi	r24, 0x04	; 4
     9c2:	09 f0       	breq	.+2      	; 0x9c6 <main+0x100>
     9c4:	38 c0       	rjmp	.+112    	; 0xa36 <main+0x170>
     9c6:	ce 01       	movw	r24, r28
			{
	
				reflVal = LL_GetRefl(temp);				
     9c8:	62 df       	rcall	.-316    	; 0x88e <LL_GetStatus>
     9ca:	82 30       	cpi	r24, 0x02	; 2
     9cc:	a1 f5       	brne	.+104    	; 0xa36 <main+0x170>
     9ce:	ce 01       	movw	r24, r28
				uint8_t magVal = LL_GetMag(temp);
     9d0:	3e df       	rcall	.-388    	; 0x84e <LL_GetRefl>
     9d2:	8c 01       	movw	r16, r24
				
				if(magVal) // 
     9d4:	ce 01       	movw	r24, r28
     9d6:	41 df       	rcall	.-382    	; 0x85a <LL_GetMag>
				{
					if((reflVal >= ALUMINUM_BOUNDARY_LOW) && (reflVal <= ALUMINUM_BOUNDARY_HIGH))
     9d8:	88 23       	and	r24, r24
     9da:	91 f0       	breq	.+36     	; 0xa00 <main+0x13a>
     9dc:	c8 01       	movw	r24, r16
     9de:	0a 97       	sbiw	r24, 0x0a	; 10
     9e0:	8f 3b       	cpi	r24, 0xBF	; 191
					{
						LL_UpdateClass(temp, ALUMINUM);
     9e2:	91 05       	cpc	r25, r1
     9e4:	20 f4       	brcc	.+8      	; 0x9ee <main+0x128>
     9e6:	62 e0       	ldi	r22, 0x02	; 2
     9e8:	ce 01       	movw	r24, r28
					}
					else if ((reflVal >= STEEL_BOUNDARY_LOW) && (reflVal <= STEEL_BOUNDARY_HIGH))
     9ea:	47 df       	rcall	.-370    	; 0x87a <LL_UpdateClass>
     9ec:	24 c0       	rjmp	.+72     	; 0xa36 <main+0x170>
     9ee:	08 5c       	subi	r16, 0xC8	; 200
     9f0:	11 09       	sbc	r17, r1
     9f2:	0d 3b       	cpi	r16, 0xBD	; 189
					{
						LL_UpdateClass(temp, STEEL);
     9f4:	12 40       	sbci	r17, 0x02	; 2
     9f6:	f8 f4       	brcc	.+62     	; 0xa36 <main+0x170>
     9f8:	63 e0       	ldi	r22, 0x03	; 3
     9fa:	ce 01       	movw	r24, r28
					else
					{
						// Unknown Magnetic Object
					}
				}
				else if((reflVal >= WHITE_BOUNDARY_LOW) && (reflVal <= WHITE_BOUNDARY_HIGH))
     9fc:	3e df       	rcall	.-388    	; 0x87a <LL_UpdateClass>
     9fe:	1b c0       	rjmp	.+54     	; 0xa36 <main+0x170>
     a00:	c8 01       	movw	r24, r16
     a02:	89 58       	subi	r24, 0x89	; 137
     a04:	93 40       	sbci	r25, 0x03	; 3
				{
					LL_UpdateClass(temp, WHITE);
     a06:	0b 97       	sbiw	r24, 0x0b	; 11
     a08:	20 f4       	brcc	.+8      	; 0xa12 <main+0x14c>
     a0a:	60 e0       	ldi	r22, 0x00	; 0
				}
				else if((reflVal >= BLACK_BOUNDARY_LOW) && (reflVal <= BLACK_BOUNDARY_HIGH))
     a0c:	ce 01       	movw	r24, r28
     a0e:	35 df       	rcall	.-406    	; 0x87a <LL_UpdateClass>
     a10:	12 c0       	rjmp	.+36     	; 0xa36 <main+0x170>
     a12:	c8 01       	movw	r24, r16
     a14:	80 52       	subi	r24, 0x20	; 32
     a16:	93 40       	sbci	r25, 0x03	; 3
				{
					LL_UpdateClass(temp, BLACK);
     a18:	8b 3a       	cpi	r24, 0xAB	; 171
     a1a:	91 05       	cpc	r25, r1
     a1c:	20 f4       	brcc	.+8      	; 0xa26 <main+0x160>
     a1e:	61 e0       	ldi	r22, 0x01	; 1
     a20:	ce 01       	movw	r24, r28
				}
				else
				{
					// Unknown non-magnetic object might be aluminum
					if((reflVal >= ALUMINUM_BOUNDARY_LOW) && (reflVal <= ALUMINUM_BOUNDARY_HIGH))
     a22:	2b df       	rcall	.-426    	; 0x87a <LL_UpdateClass>
     a24:	08 c0       	rjmp	.+16     	; 0xa36 <main+0x170>
     a26:	0a 50       	subi	r16, 0x0A	; 10
     a28:	11 09       	sbc	r17, r1
     a2a:	0f 3b       	cpi	r16, 0xBF	; 191
					{
						LL_UpdateClass(temp, ALUMINUM);
     a2c:	11 05       	cpc	r17, r1
     a2e:	18 f4       	brcc	.+6      	; 0xa36 <main+0x170>
     a30:	62 e0       	ldi	r22, 0x02	; 2
     a32:	ce 01       	movw	r24, r28
					}
				}
			}
			temp = LL_Next(temp);
     a34:	22 df       	rcall	.-444    	; 0x87a <LL_UpdateClass>
     a36:	ce 01       	movw	r24, r28
     a38:	df de       	rcall	.-578    	; 0x7f8 <LL_Next>
     a3a:	ec 01       	movw	r28, r24
// 		}

		list* temp = HEAD;
		uint16_t reflVal; 
		
		while(temp)
     a3c:	89 2b       	or	r24, r25
     a3e:	09 f0       	breq	.+2      	; 0xa42 <main+0x17c>
     a40:	ba cf       	rjmp	.-140    	; 0x9b6 <main+0xf0>
     a42:	a4 cf       	rjmp	.-184    	; 0x98c <main+0xc6>

00000a44 <__vector_default>:
	return 0;
}

// Catch bad isrs
ISR(BADISR_vect)
{
     a44:	1f 92       	push	r1
     a46:	0f 92       	push	r0
     a48:	0f b6       	in	r0, 0x3f	; 63
     a4a:	0f 92       	push	r0
     a4c:	11 24       	eor	r1, r1
	while(1)
	{
		PORTC = 0xAA;
     a4e:	8a ea       	ldi	r24, 0xAA	; 170
     a50:	88 b9       	out	0x08, r24	; 8
     a52:	fe cf       	rjmp	.-4      	; 0xa50 <__vector_default+0xc>

00000a54 <PWM_Init>:
/*-----------------------------------------------------------*/

void PWM_Init()
{
    // Set Waveform Generation Mode to 3 - Fast PWM with TOP = MAX, and OCRA = Compare value
    TCCR0A |= 0x83; // TCCR0A7:6 -> COM0A = 0b10	(inverted mode)
     a54:	84 b5       	in	r24, 0x24	; 36
     a56:	83 68       	ori	r24, 0x83	; 131
     a58:	84 bd       	out	0x24, r24	; 36
                    // TCCR0A1:0 -> WGM1:0 = 11		(Fast PWM)
    // Set Clock Source
    TCCR0B |= 0x03; // CS2:0 = 0b010 (prescaler = 8 for f_PWM = 488 Hz)
     a5a:	85 b5       	in	r24, 0x25	; 37
     a5c:	83 60       	ori	r24, 0x03	; 3
     a5e:	85 bd       	out	0x25, r24	; 37
    // Set value we want timer to reset at (MAX)
    OCR0A = BELT_SPEED; // Sets PWM duty cycle = 50%
     a60:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <BELT_SPEED>
     a64:	87 bd       	out	0x27, r24	; 39
     a66:	08 95       	ret

00000a68 <PWM>:
} // PWM_Init

void PWM(const int dutyCycle)
{
     a68:	9c 01       	movw	r18, r24
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     a6a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a6c:	f8 94       	cli
	{
		OCR0A = BELT_SPEED;
     a6e:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <BELT_SPEED>
     a72:	87 bd       	out	0x27, r24	; 39
		if (dutyCycle) 
     a74:	23 2b       	or	r18, r19
     a76:	31 f0       	breq	.+12     	; 0xa84 <PWM+0x1c>
		{
			g_MotorOn = 1;
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	80 93 c7 04 	sts	0x04C7, r24	; 0x8004c7 <g_MotorOn>
			PORTB = ~0x0E;
     a7e:	81 ef       	ldi	r24, 0xF1	; 241
     a80:	85 b9       	out	0x05, r24	; 5
     a82:	04 c0       	rjmp	.+8      	; 0xa8c <PWM+0x24>
		}
		else 
		{
			g_MotorOn = 0;
     a84:	10 92 c7 04 	sts	0x04C7, r1	; 0x8004c7 <g_MotorOn>
			PORTB = ~0x0F;
     a88:	80 ef       	ldi	r24, 0xF0	; 240
     a8a:	85 b9       	out	0x05, r24	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a8c:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a8e:	08 95       	ret

00000a90 <STEPPER_Init>:
extern list* HEAD;
//TODO; Write spin down

void STEPPER_Init()
{
	cli();
     a90:	f8 94       	cli
	// Initialize Stepper Parameters
	stepper._stepNum = 0;
     a92:	eb e1       	ldi	r30, 0x1B	; 27
     a94:	f5 e0       	ldi	r31, 0x05	; 5
     a96:	10 82       	st	Z, r1
	stepper.direction = 1;
     a98:	81 e0       	ldi	r24, 0x01	; 1
     a9a:	81 83       	std	Z+1, r24	; 0x01
	stepper.target = 0;
     a9c:	13 82       	std	Z+3, r1	; 0x03
     a9e:	12 82       	std	Z+2, r1	; 0x02
	stepper.current = 0;
     aa0:	14 82       	std	Z+4, r1	; 0x04
	stepper.same = 0;
     aa2:	12 86       	std	Z+10, r1	; 0x0a
	stepper._currentStep = 0;
     aa4:	17 82       	std	Z+7, r1	; 0x07
	stepper.next = 0;
     aa6:	11 86       	std	Z+9, r1	; 0x09
     aa8:	10 86       	std	Z+8, r1	; 0x08
	stepper._isInitiated = 0;
     aaa:	14 86       	std	Z+12, r1	; 0x0c
	stepper._accellStep = 0;
     aac:	15 86       	std	Z+13, r1	; 0x0d
	stepper._willContinue = 0;
     aae:	13 86       	std	Z+11, r1	; 0x0b

	// For calibration
	stepper._targetStep = 200;
     ab0:	88 ec       	ldi	r24, 0xC8	; 200
     ab2:	90 e0       	ldi	r25, 0x00	; 0
     ab4:	96 83       	std	Z+6, r25	; 0x06
     ab6:	85 83       	std	Z+5, r24	; 0x05

	PORTA = 0x30;
     ab8:	80 e3       	ldi	r24, 0x30	; 48
     aba:	82 b9       	out	0x02, r24	; 2

	//Initial delay of 20ms
	OCR2A = 0x94;
     abc:	84 e9       	ldi	r24, 0x94	; 148
     abe:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
	// Set to CTC Mode
	TCCR2A |= (1 << WGM21);
     ac2:	e0 eb       	ldi	r30, 0xB0	; 176
     ac4:	f0 e0       	ldi	r31, 0x00	; 0
     ac6:	80 81       	ld	r24, Z
     ac8:	82 60       	ori	r24, 0x02	; 2
     aca:	80 83       	st	Z, r24
	//Set interrupt on compare match
	TIMSK2 |= (1 << OCIE2A);
     acc:	e0 e7       	ldi	r30, 0x70	; 112
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	80 81       	ld	r24, Z
     ad2:	82 60       	ori	r24, 0x02	; 2
     ad4:	80 83       	st	Z, r24
	// set prescaler to 1024 and starts PWM
	TCCR2B |= ((1 << CS22) | (1 << CS21) | (1 << CS20));
     ad6:	e1 eb       	ldi	r30, 0xB1	; 177
     ad8:	f0 e0       	ldi	r31, 0x00	; 0
     ada:	80 81       	ld	r24, Z
     adc:	87 60       	ori	r24, 0x07	; 7
     ade:	80 83       	st	Z, r24
	// set prescaler to 256 and starts PWM
	//TCCR2B |= ((1 << CS22) | (1 << CS21));

	// Enable Interrupts to calibrate
	sei();
     ae0:	78 94       	sei
     ae2:	08 95       	ret

00000ae4 <STEPPER_NumSteps>:
} // STEPPER_Init

int STEPPER_NumSteps(uint8_t target, uint8_t current)
{
	int steps = (target - current);
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	86 1b       	sub	r24, r22
     ae8:	91 09       	sbc	r25, r1
	if (steps >= 0)
     aea:	52 f0       	brmi	.+20     	; 0xb00 <STEPPER_NumSteps+0x1c>
	{
		//if there are a positive number of steps > 180; subtract 180 and rotate the other way
		steps = (steps > TURN_180) ? (-1) * (steps - TURN_180) : (steps);
     aec:	85 36       	cpi	r24, 0x65	; 101
     aee:	91 05       	cpc	r25, r1
     af0:	8c f0       	brlt	.+34     	; 0xb14 <STEPPER_NumSteps+0x30>
     af2:	24 e6       	ldi	r18, 0x64	; 100
     af4:	30 e0       	ldi	r19, 0x00	; 0
     af6:	a9 01       	movw	r20, r18
     af8:	48 1b       	sub	r20, r24
     afa:	59 0b       	sbc	r21, r25
     afc:	ca 01       	movw	r24, r20
     afe:	08 95       	ret
	}
	else
	{
		//if there are a negative number of steps < 180; add 180 and rotate the other way
		steps = (steps < (-1 * TURN_180)) ? (-1) * (steps + TURN_180) : (steps);
     b00:	8c 39       	cpi	r24, 0x9C	; 156
     b02:	5f ef       	ldi	r21, 0xFF	; 255
     b04:	95 07       	cpc	r25, r21
     b06:	34 f4       	brge	.+12     	; 0xb14 <STEPPER_NumSteps+0x30>
     b08:	2c e9       	ldi	r18, 0x9C	; 156
     b0a:	3f ef       	ldi	r19, 0xFF	; 255
     b0c:	a9 01       	movw	r20, r18
     b0e:	48 1b       	sub	r20, r24
     b10:	59 0b       	sbc	r21, r25
     b12:	ca 01       	movw	r24, r20
	}
	return steps;
} // STEPPER_NumSteps
     b14:	08 95       	ret

00000b16 <STEPPER_Rotate>:

void STEPPER_Rotate()
{
     b16:	cf 93       	push	r28
     b18:	df 93       	push	r29
	//Steps and direction to position
	stepper._targetStep = STEPPER_NumSteps(stepper.target, stepper.current);
     b1a:	cb e1       	ldi	r28, 0x1B	; 27
     b1c:	d5 e0       	ldi	r29, 0x05	; 5
     b1e:	6c 81       	ldd	r22, Y+4	; 0x04
     b20:	8a 81       	ldd	r24, Y+2	; 0x02
     b22:	9b 81       	ldd	r25, Y+3	; 0x03
     b24:	df df       	rcall	.-66     	; 0xae4 <STEPPER_NumSteps>
     b26:	9e 83       	std	Y+6, r25	; 0x06
     b28:	8d 83       	std	Y+5, r24	; 0x05
	//Steps and direction to next position
	int nextSteps = STEPPER_NumSteps(stepper.next, stepper.target);
     b2a:	6a 81       	ldd	r22, Y+2	; 0x02
     b2c:	7b 81       	ldd	r23, Y+3	; 0x03
     b2e:	88 85       	ldd	r24, Y+8	; 0x08
     b30:	99 85       	ldd	r25, Y+9	; 0x09
     b32:	d8 df       	rcall	.-80     	; 0xae4 <STEPPER_NumSteps>
	//Determine rotation direction
	stepper.direction = (stepper._targetStep >= 0) ? CW : CCW;
     b34:	2d 81       	ldd	r18, Y+5	; 0x05
     b36:	3e 81       	ldd	r19, Y+6	; 0x06
     b38:	33 23       	and	r19, r19
     b3a:	14 f4       	brge	.+4      	; 0xb40 <STEPPER_Rotate+0x2a>
     b3c:	28 e0       	ldi	r18, 0x08	; 8
     b3e:	01 c0       	rjmp	.+2      	; 0xb42 <STEPPER_Rotate+0x2c>
     b40:	24 e0       	ldi	r18, 0x04	; 4
     b42:	eb e1       	ldi	r30, 0x1B	; 27
     b44:	f5 e0       	ldi	r31, 0x05	; 5
     b46:	21 83       	std	Z+1, r18	; 0x01
	//Determine if the Next target will require a stop or not
	stepper._willContinue = (stepper._targetStep * nextSteps > 0) ? 1 : 0;
     b48:	45 81       	ldd	r20, Z+5	; 0x05
     b4a:	56 81       	ldd	r21, Z+6	; 0x06
     b4c:	84 9f       	mul	r24, r20
     b4e:	90 01       	movw	r18, r0
     b50:	85 9f       	mul	r24, r21
     b52:	30 0d       	add	r19, r0
     b54:	94 9f       	mul	r25, r20
     b56:	30 0d       	add	r19, r0
     b58:	11 24       	eor	r1, r1
     b5a:	81 e0       	ldi	r24, 0x01	; 1
     b5c:	12 16       	cp	r1, r18
     b5e:	13 06       	cpc	r1, r19
     b60:	0c f0       	brlt	.+2      	; 0xb64 <STEPPER_Rotate+0x4e>
     b62:	80 e0       	ldi	r24, 0x00	; 0
     b64:	eb e1       	ldi	r30, 0x1B	; 27
     b66:	f5 e0       	ldi	r31, 0x05	; 5
     b68:	83 87       	std	Z+11, r24	; 0x0b

	//stepper can not take -ve numbers of steps
	stepper._targetStep = abs(stepper._targetStep);
     b6a:	85 81       	ldd	r24, Z+5	; 0x05
     b6c:	96 81       	ldd	r25, Z+6	; 0x06
     b6e:	99 23       	and	r25, r25
     b70:	1c f4       	brge	.+6      	; 0xb78 <STEPPER_Rotate+0x62>
     b72:	91 95       	neg	r25
     b74:	81 95       	neg	r24
     b76:	91 09       	sbc	r25, r1
     b78:	eb e1       	ldi	r30, 0x1B	; 27
     b7a:	f5 e0       	ldi	r31, 0x05	; 5
     b7c:	96 83       	std	Z+6, r25	; 0x06
     b7e:	85 83       	std	Z+5, r24	; 0x05
	stepper._currentStep = 0;
     b80:	17 82       	std	Z+7, r1	; 0x07
} // STEPPER_Rotate
     b82:	df 91       	pop	r29
     b84:	cf 91       	pop	r28
     b86:	08 95       	ret

00000b88 <STEPPER_SetRotation>:

void STEPPER_SetRotation(uint8_t target, uint8_t next)
{
	//Use this function to set the target
	if(stepper.current != stepper.target)
     b88:	eb e1       	ldi	r30, 0x1B	; 27
     b8a:	f5 e0       	ldi	r31, 0x05	; 5
     b8c:	24 81       	ldd	r18, Z+4	; 0x04
     b8e:	42 81       	ldd	r20, Z+2	; 0x02
     b90:	53 81       	ldd	r21, Z+3	; 0x03
     b92:	30 e0       	ldi	r19, 0x00	; 0
     b94:	24 17       	cp	r18, r20
     b96:	35 07       	cpc	r19, r21
     b98:	29 f0       	breq	.+10     	; 0xba4 <STEPPER_SetRotation+0x1c>
	{
		stepper.early = 1;
     b9a:	91 e0       	ldi	r25, 0x01	; 1
     b9c:	96 87       	std	Z+14, r25	; 0x0e
		stepper.earlytarget = target;
     b9e:	87 87       	std	Z+15, r24	; 0x0f
		stepper.earlynext = next;
     ba0:	60 8b       	std	Z+16, r22	; 0x10
     ba2:	08 95       	ret
	}
	else
	{
		stepper.target = target;
     ba4:	28 2f       	mov	r18, r24
     ba6:	30 e0       	ldi	r19, 0x00	; 0
     ba8:	eb e1       	ldi	r30, 0x1B	; 27
     baa:	f5 e0       	ldi	r31, 0x05	; 5
     bac:	33 83       	std	Z+3, r19	; 0x03
     bae:	22 83       	std	Z+2, r18	; 0x02
		stepper.next = next;
     bb0:	70 e0       	ldi	r23, 0x00	; 0
     bb2:	71 87       	std	Z+9, r23	; 0x09
     bb4:	60 87       	std	Z+8, r22	; 0x08
		if(target == stepper.current) stepper.same = STEPPER_SAME;
     bb6:	94 81       	ldd	r25, Z+4	; 0x04
     bb8:	89 13       	cpse	r24, r25
     bba:	04 c0       	rjmp	.+8      	; 0xbc4 <STEPPER_SetRotation+0x3c>
     bbc:	80 91 5e 01 	lds	r24, 0x015E	; 0x80015e <STEPPER_SAME>
     bc0:	80 93 25 05 	sts	0x0525, r24	; 0x800525 <stepper+0xa>
		STEPPER_Rotate();
     bc4:	a8 cf       	rjmp	.-176    	; 0xb16 <STEPPER_Rotate>
     bc6:	08 95       	ret

00000bc8 <__vector_13>:
	}
}

ISR(TIMER2_COMPA_vect)
{
     bc8:	1f 92       	push	r1
     bca:	0f 92       	push	r0
     bcc:	0f b6       	in	r0, 0x3f	; 63
     bce:	0f 92       	push	r0
     bd0:	11 24       	eor	r1, r1
     bd2:	0b b6       	in	r0, 0x3b	; 59
     bd4:	0f 92       	push	r0
     bd6:	2f 93       	push	r18
     bd8:	3f 93       	push	r19
     bda:	4f 93       	push	r20
     bdc:	5f 93       	push	r21
     bde:	6f 93       	push	r22
     be0:	7f 93       	push	r23
     be2:	8f 93       	push	r24
     be4:	9f 93       	push	r25
     be6:	af 93       	push	r26
     be8:	bf 93       	push	r27
     bea:	ef 93       	push	r30
     bec:	ff 93       	push	r31
     bee:	cf 93       	push	r28
     bf0:	df 93       	push	r29
     bf2:	00 d0       	rcall	.+0      	; 0xbf4 <__vector_13+0x2c>
     bf4:	00 d0       	rcall	.+0      	; 0xbf6 <__vector_13+0x2e>
     bf6:	cd b7       	in	r28, 0x3d	; 61
     bf8:	de b7       	in	r29, 0x3e	; 62
	
	volatile uint8_t step[4] = {0x36, 0x2E, 0x2D, 0x35};
     bfa:	86 e3       	ldi	r24, 0x36	; 54
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	a0 e0       	ldi	r26, 0x00	; 0
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	9e e2       	ldi	r25, 0x2E	; 46
     c04:	ad e2       	ldi	r26, 0x2D	; 45
     c06:	b5 e3       	ldi	r27, 0x35	; 53
     c08:	89 83       	std	Y+1, r24	; 0x01
     c0a:	9a 83       	std	Y+2, r25	; 0x02
     c0c:	ab 83       	std	Y+3, r26	; 0x03
     c0e:	bc 83       	std	Y+4, r27	; 0x04
		
	if(stepper.same) stepper.same--;
     c10:	80 91 25 05 	lds	r24, 0x0525	; 0x800525 <stepper+0xa>
     c14:	88 23       	and	r24, r24
     c16:	29 f0       	breq	.+10     	; 0xc22 <__vector_13+0x5a>
     c18:	eb e1       	ldi	r30, 0x1B	; 27
     c1a:	f5 e0       	ldi	r31, 0x05	; 5
     c1c:	82 85       	ldd	r24, Z+10	; 0x0a
     c1e:	81 50       	subi	r24, 0x01	; 1
     c20:	82 87       	std	Z+10, r24	; 0x0a
		
	if (stepper._currentStep == stepper._targetStep)
     c22:	eb e1       	ldi	r30, 0x1B	; 27
     c24:	f5 e0       	ldi	r31, 0x05	; 5
     c26:	87 81       	ldd	r24, Z+7	; 0x07
     c28:	25 81       	ldd	r18, Z+5	; 0x05
     c2a:	36 81       	ldd	r19, Z+6	; 0x06
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	82 17       	cp	r24, r18
     c30:	93 07       	cpc	r25, r19
     c32:	e1 f4       	brne	.+56     	; 0xc6c <__vector_13+0xa4>
	{

		//if you are at the target, don't rotate any farther and adjust the current position
		stepper.current = stepper.target;
     c34:	82 81       	ldd	r24, Z+2	; 0x02
     c36:	93 81       	ldd	r25, Z+3	; 0x03
     c38:	84 83       	std	Z+4, r24	; 0x04
		if(stepper.early)
     c3a:	86 85       	ldd	r24, Z+14	; 0x0e
     c3c:	88 23       	and	r24, r24
     c3e:	21 f0       	breq	.+8      	; 0xc48 <__vector_13+0x80>
		{
			stepper.early = 0;
     c40:	16 86       	std	Z+14, r1	; 0x0e
			STEPPER_SetRotation(stepper.earlytarget, stepper.earlynext);
     c42:	60 89       	ldd	r22, Z+16	; 0x10
     c44:	87 85       	ldd	r24, Z+15	; 0x0f
     c46:	a0 df       	rcall	.-192    	; 0xb88 <STEPPER_SetRotation>
		}
		//if the direction is changing reset the delay
		stepper._accellStep = (stepper._willContinue) ? stepper._accellStep : 0;
     c48:	80 91 26 05 	lds	r24, 0x0526	; 0x800526 <stepper+0xb>
     c4c:	88 23       	and	r24, r24
     c4e:	19 f0       	breq	.+6      	; 0xc56 <__vector_13+0x8e>
     c50:	80 91 28 05 	lds	r24, 0x0528	; 0x800528 <stepper+0xd>
     c54:	01 c0       	rjmp	.+2      	; 0xc58 <__vector_13+0x90>
     c56:	80 e0       	ldi	r24, 0x00	; 0
     c58:	eb e1       	ldi	r30, 0x1B	; 27
     c5a:	f5 e0       	ldi	r31, 0x05	; 5
     c5c:	85 87       	std	Z+13, r24	; 0x0d
		OCR2A = accell[stepper._accellStep];
     c5e:	e5 85       	ldd	r30, Z+13	; 0x0d
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	e0 5f       	subi	r30, 0xF0	; 240
     c64:	fe 4f       	sbci	r31, 0xFE	; 254
     c66:	80 81       	ld	r24, Z
     c68:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
	}
	if ((stepper._currentStep < stepper._targetStep) && (stepper.same == 0))
     c6c:	eb e1       	ldi	r30, 0x1B	; 27
     c6e:	f5 e0       	ldi	r31, 0x05	; 5
     c70:	87 81       	ldd	r24, Z+7	; 0x07
     c72:	25 81       	ldd	r18, Z+5	; 0x05
     c74:	36 81       	ldd	r19, Z+6	; 0x06
     c76:	90 e0       	ldi	r25, 0x00	; 0
     c78:	82 17       	cp	r24, r18
     c7a:	93 07       	cpc	r25, r19
     c7c:	0c f0       	brlt	.+2      	; 0xc80 <__vector_13+0xb8>
     c7e:	60 c0       	rjmp	.+192    	; 0xd40 <__vector_13+0x178>
     c80:	80 91 25 05 	lds	r24, 0x0525	; 0x800525 <stepper+0xa>
     c84:	81 11       	cpse	r24, r1
     c86:	5c c0       	rjmp	.+184    	; 0xd40 <__vector_13+0x178>
	{
		//if your not at the target fire the motor
		PORTA = (stepper.direction == CW) ? (step[stepper._stepNum]) : (step[3 - stepper._stepNum]);
     c88:	80 91 1c 05 	lds	r24, 0x051C	; 0x80051c <stepper+0x1>
     c8c:	84 30       	cpi	r24, 0x04	; 4
     c8e:	51 f4       	brne	.+20     	; 0xca4 <__vector_13+0xdc>
     c90:	80 91 1b 05 	lds	r24, 0x051B	; 0x80051b <stepper>
     c94:	e1 e0       	ldi	r30, 0x01	; 1
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	ec 0f       	add	r30, r28
     c9a:	fd 1f       	adc	r31, r29
     c9c:	e8 0f       	add	r30, r24
     c9e:	f1 1d       	adc	r31, r1
     ca0:	80 81       	ld	r24, Z
     ca2:	0d c0       	rjmp	.+26     	; 0xcbe <__vector_13+0xf6>
     ca4:	80 91 1b 05 	lds	r24, 0x051B	; 0x80051b <stepper>
     ca8:	e3 e0       	ldi	r30, 0x03	; 3
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	e8 1b       	sub	r30, r24
     cae:	f1 09       	sbc	r31, r1
     cb0:	81 e0       	ldi	r24, 0x01	; 1
     cb2:	90 e0       	ldi	r25, 0x00	; 0
     cb4:	8c 0f       	add	r24, r28
     cb6:	9d 1f       	adc	r25, r29
     cb8:	e8 0f       	add	r30, r24
     cba:	f9 1f       	adc	r31, r25
     cbc:	80 81       	ld	r24, Z
     cbe:	82 b9       	out	0x02, r24	; 2
		stepper._stepNum = (stepper._stepNum == 3) ? 0 : (stepper._stepNum + 1);
     cc0:	80 91 1b 05 	lds	r24, 0x051B	; 0x80051b <stepper>
     cc4:	83 30       	cpi	r24, 0x03	; 3
     cc6:	21 f0       	breq	.+8      	; 0xcd0 <__vector_13+0x108>
     cc8:	80 91 1b 05 	lds	r24, 0x051B	; 0x80051b <stepper>
     ccc:	8f 5f       	subi	r24, 0xFF	; 255
     cce:	01 c0       	rjmp	.+2      	; 0xcd2 <__vector_13+0x10a>
     cd0:	80 e0       	ldi	r24, 0x00	; 0
     cd2:	eb e1       	ldi	r30, 0x1B	; 27
     cd4:	f5 e0       	ldi	r31, 0x05	; 5
     cd6:	80 83       	st	Z, r24

		stepper._currentStep++;
     cd8:	87 81       	ldd	r24, Z+7	; 0x07
     cda:	8f 5f       	subi	r24, 0xFF	; 255
     cdc:	87 83       	std	Z+7, r24	; 0x07
		//Simple acceleration / deceleration block uses curve defined in accel
		if (((stepper._willContinue == 0) && (stepper._targetStep - stepper._currentStep) <= 5) && (accell[stepper._accellStep] < 0x94))
     cde:	83 85       	ldd	r24, Z+11	; 0x0b
     ce0:	81 11       	cpse	r24, r1
     ce2:	15 c0       	rjmp	.+42     	; 0xd0e <__vector_13+0x146>
     ce4:	85 81       	ldd	r24, Z+5	; 0x05
     ce6:	96 81       	ldd	r25, Z+6	; 0x06
     ce8:	27 81       	ldd	r18, Z+7	; 0x07
     cea:	82 1b       	sub	r24, r18
     cec:	91 09       	sbc	r25, r1
     cee:	06 97       	sbiw	r24, 0x06	; 6
     cf0:	74 f4       	brge	.+28     	; 0xd0e <__vector_13+0x146>
     cf2:	e0 91 28 05 	lds	r30, 0x0528	; 0x800528 <stepper+0xd>
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	e0 5f       	subi	r30, 0xF0	; 240
     cfa:	fe 4f       	sbci	r31, 0xFE	; 254
     cfc:	80 81       	ld	r24, Z
     cfe:	84 39       	cpi	r24, 0x94	; 148
     d00:	30 f4       	brcc	.+12     	; 0xd0e <__vector_13+0x146>
		{
			stepper._accellStep--;
     d02:	eb e1       	ldi	r30, 0x1B	; 27
     d04:	f5 e0       	ldi	r31, 0x05	; 5
     d06:	85 85       	ldd	r24, Z+13	; 0x0d
     d08:	81 50       	subi	r24, 0x01	; 1
     d0a:	85 87       	std	Z+13, r24	; 0x0d
     d0c:	11 c0       	rjmp	.+34     	; 0xd30 <__vector_13+0x168>
		}
		else if ((stepper._currentStep > 5) && (accell[stepper._accellStep] > 0x40))
     d0e:	80 91 22 05 	lds	r24, 0x0522	; 0x800522 <stepper+0x7>
     d12:	86 30       	cpi	r24, 0x06	; 6
     d14:	68 f0       	brcs	.+26     	; 0xd30 <__vector_13+0x168>
     d16:	e0 91 28 05 	lds	r30, 0x0528	; 0x800528 <stepper+0xd>
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	e0 5f       	subi	r30, 0xF0	; 240
     d1e:	fe 4f       	sbci	r31, 0xFE	; 254
     d20:	80 81       	ld	r24, Z
     d22:	81 34       	cpi	r24, 0x41	; 65
     d24:	28 f0       	brcs	.+10     	; 0xd30 <__vector_13+0x168>
		{
			stepper._accellStep++;
     d26:	eb e1       	ldi	r30, 0x1B	; 27
     d28:	f5 e0       	ldi	r31, 0x05	; 5
     d2a:	85 85       	ldd	r24, Z+13	; 0x0d
     d2c:	8f 5f       	subi	r24, 0xFF	; 255
     d2e:	85 87       	std	Z+13, r24	; 0x0d
		}
		OCR2A = accell[stepper._accellStep];
     d30:	e0 91 28 05 	lds	r30, 0x0528	; 0x800528 <stepper+0xd>
     d34:	f0 e0       	ldi	r31, 0x00	; 0
     d36:	e0 5f       	subi	r30, 0xF0	; 240
     d38:	fe 4f       	sbci	r31, 0xFE	; 254
     d3a:	80 81       	ld	r24, Z
     d3c:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
	}
	if (stepper._isInitiated != 1)
     d40:	80 91 27 05 	lds	r24, 0x0527	; 0x800527 <stepper+0xc>
     d44:	81 30       	cpi	r24, 0x01	; 1
     d46:	29 f1       	breq	.+74     	; 0xd92 <__vector_13+0x1ca>
	{
		if ((PINE & 0x08) == 0)
     d48:	63 99       	sbic	0x0c, 3	; 12
     d4a:	04 c0       	rjmp	.+8      	; 0xd54 <__vector_13+0x18c>
		{			
			stepper._isInitiated = STEPPER_OFFSET;
     d4c:	80 91 5f 01 	lds	r24, 0x015F	; 0x80015f <STEPPER_OFFSET>
     d50:	80 93 27 05 	sts	0x0527, r24	; 0x800527 <stepper+0xc>
		}
		if (stepper._isInitiated > 1) stepper._isInitiated--;
     d54:	80 91 27 05 	lds	r24, 0x0527	; 0x800527 <stepper+0xc>
     d58:	82 30       	cpi	r24, 0x02	; 2
     d5a:	28 f0       	brcs	.+10     	; 0xd66 <__vector_13+0x19e>
     d5c:	eb e1       	ldi	r30, 0x1B	; 27
     d5e:	f5 e0       	ldi	r31, 0x05	; 5
     d60:	84 85       	ldd	r24, Z+12	; 0x0c
     d62:	81 50       	subi	r24, 0x01	; 1
     d64:	84 87       	std	Z+12, r24	; 0x0c
		if (stepper._isInitiated == 1)
     d66:	80 91 27 05 	lds	r24, 0x0527	; 0x800527 <stepper+0xc>
     d6a:	81 30       	cpi	r24, 0x01	; 1
     d6c:	91 f4       	brne	.+36     	; 0xd92 <__vector_13+0x1ca>
		{
			stepper._isInitiated = 1;
     d6e:	eb e1       	ldi	r30, 0x1B	; 27
     d70:	f5 e0       	ldi	r31, 0x05	; 5
     d72:	84 87       	std	Z+12, r24	; 0x0c
			stepper._stepNum = 0;
     d74:	10 82       	st	Z, r1
			stepper.direction = 1;
     d76:	81 83       	std	Z+1, r24	; 0x01
			stepper.target = 0;
     d78:	13 82       	std	Z+3, r1	; 0x03
     d7a:	12 82       	std	Z+2, r1	; 0x02
			stepper.current = 0;
     d7c:	14 82       	std	Z+4, r1	; 0x04
			stepper._targetStep = 0;
     d7e:	16 82       	std	Z+6, r1	; 0x06
     d80:	15 82       	std	Z+5, r1	; 0x05
			stepper._currentStep = 0;
     d82:	17 82       	std	Z+7, r1	; 0x07
			stepper.next = 0;
     d84:	11 86       	std	Z+9, r1	; 0x09
     d86:	10 86       	std	Z+8, r1	; 0x08
			stepper._willContinue = 0;
     d88:	13 86       	std	Z+11, r1	; 0x0b
			stepper._accellStep = 0;
     d8a:	15 86       	std	Z+13, r1	; 0x0d
			stepper.early = 0;
     d8c:	16 86       	std	Z+14, r1	; 0x0e
			stepper.earlynext = 0;
     d8e:	10 8a       	std	Z+16, r1	; 0x10
			stepper.earlytarget = 0;
     d90:	17 86       	std	Z+15, r1	; 0x0f
		}
	}
     d92:	0f 90       	pop	r0
     d94:	0f 90       	pop	r0
     d96:	0f 90       	pop	r0
     d98:	0f 90       	pop	r0
     d9a:	df 91       	pop	r29
     d9c:	cf 91       	pop	r28
     d9e:	ff 91       	pop	r31
     da0:	ef 91       	pop	r30
     da2:	bf 91       	pop	r27
     da4:	af 91       	pop	r26
     da6:	9f 91       	pop	r25
     da8:	8f 91       	pop	r24
     daa:	7f 91       	pop	r23
     dac:	6f 91       	pop	r22
     dae:	5f 91       	pop	r21
     db0:	4f 91       	pop	r20
     db2:	3f 91       	pop	r19
     db4:	2f 91       	pop	r18
     db6:	0f 90       	pop	r0
     db8:	0b be       	out	0x3b, r0	; 59
     dba:	0f 90       	pop	r0
     dbc:	0f be       	out	0x3f, r0	; 63
     dbe:	0f 90       	pop	r0
     dc0:	1f 90       	pop	r1
     dc2:	18 95       	reti

00000dc4 <SYS_Init>:
			sei();
			break;
		}
	}
	return;
} // SYS_Test
     dc4:	0f 93       	push	r16
     dc6:	1f 93       	push	r17
     dc8:	cf 93       	push	r28
     dca:	f8 94       	cli
     dcc:	e1 e6       	ldi	r30, 0x61	; 97
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	80 e8       	ldi	r24, 0x80	; 128
     dd2:	80 83       	st	Z, r24
     dd4:	10 82       	st	Z, r1
     dd6:	a5 d3       	rcall	.+1866   	; 0x1522 <UART_Init>
     dd8:	6b dd       	rcall	.-1322   	; 0x8b0 <GPIO_Init>
     dda:	28 d3       	rcall	.+1616   	; 0x142c <TIMER_Init>
     ddc:	3b de       	rcall	.-906    	; 0xa54 <PWM_Init>
     dde:	7b d9       	rcall	.-3338   	; 0xd6 <ADC_Init>
     de0:	57 de       	rcall	.-850    	; 0xa90 <STEPPER_Init>
     de2:	10 92 c6 04 	sts	0x04C6, r1	; 0x8004c6 <g_ADCCount+0x1>
     de6:	10 92 c5 04 	sts	0x04C5, r1	; 0x8004c5 <g_ADCCount>
     dea:	84 e1       	ldi	r24, 0x14	; 20
     dec:	e1 eb       	ldi	r30, 0xB1	; 177
     dee:	f4 e0       	ldi	r31, 0x04	; 4
     df0:	df 01       	movw	r26, r30
     df2:	1d 92       	st	X+, r1
     df4:	8a 95       	dec	r24
     df6:	e9 f7       	brne	.-6      	; 0xdf2 <SYS_Init+0x2e>
     df8:	10 92 1a 05 	sts	0x051A, r1	; 0x80051a <g_PauseRequest>
     dfc:	10 92 cb 04 	sts	0x04CB, r1	; 0x8004cb <g_WDTimeout>
     e00:	10 92 ca 04 	sts	0x04CA, r1	; 0x8004ca <g_Timer+0x1>
     e04:	10 92 c9 04 	sts	0x04C9, r1	; 0x8004c9 <g_Timer>
     e08:	10 92 ae 04 	sts	0x04AE, r1	; 0x8004ae <g_MissingRequest>
     e0c:	10 92 c8 04 	sts	0x04C8, r1	; 0x8004c8 <g_UnclassifiedRequest>
     e10:	10 92 ab 04 	sts	0x04AB, r1	; 0x8004ab <HEAD+0x1>
     e14:	10 92 aa 04 	sts	0x04AA, r1	; 0x8004aa <HEAD>
     e18:	10 92 b0 04 	sts	0x04B0, r1	; 0x8004b0 <TAIL+0x1>
     e1c:	10 92 af 04 	sts	0x04AF, r1	; 0x8004af <TAIL>
     e20:	10 92 cd 04 	sts	0x04CD, r1	; 0x8004cd <STAGE1+0x1>
     e24:	10 92 cc 04 	sts	0x04CC, r1	; 0x8004cc <STAGE1>
     e28:	10 92 19 05 	sts	0x0519, r1	; 0x800519 <STAGE2+0x1>
     e2c:	10 92 18 05 	sts	0x0518, r1	; 0x800518 <STAGE2>
     e30:	10 92 ad 04 	sts	0x04AD, r1	; 0x8004ad <FRONT+0x1>
     e34:	10 92 ac 04 	sts	0x04AC, r1	; 0x8004ac <FRONT>
     e38:	10 92 cf 04 	sts	0x04CF, r1	; 0x8004cf <N_1+0x1>
     e3c:	10 92 ce 04 	sts	0x04CE, r1	; 0x8004ce <N_1>
     e40:	20 e0       	ldi	r18, 0x00	; 0
     e42:	44 e0       	ldi	r20, 0x04	; 4
     e44:	6f ef       	ldi	r22, 0xFF	; 255
     e46:	89 ee       	ldi	r24, 0xE9	; 233
     e48:	9d ef       	ldi	r25, 0xFD	; 253
     e4a:	ac dc       	rcall	.-1704   	; 0x7a4 <LL_ItemInit>
     e4c:	c5 dc       	rcall	.-1654   	; 0x7d8 <LL_ItemListInit>
     e4e:	90 93 ab 04 	sts	0x04AB, r25	; 0x8004ab <HEAD+0x1>
     e52:	80 93 aa 04 	sts	0x04AA, r24	; 0x8004aa <HEAD>
     e56:	90 93 ad 04 	sts	0x04AD, r25	; 0x8004ad <FRONT+0x1>
     e5a:	80 93 ac 04 	sts	0x04AC, r24	; 0x8004ac <FRONT>
     e5e:	ca ef       	ldi	r28, 0xFA	; 250
     e60:	08 ee       	ldi	r16, 0xE8	; 232
     e62:	1d ef       	ldi	r17, 0xFD	; 253
     e64:	20 e0       	ldi	r18, 0x00	; 0
     e66:	44 e0       	ldi	r20, 0x04	; 4
     e68:	6c 2f       	mov	r22, r28
     e6a:	c8 01       	movw	r24, r16
     e6c:	9b dc       	rcall	.-1738   	; 0x7a4 <LL_ItemInit>
     e6e:	bc 01       	movw	r22, r24
     e70:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     e74:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     e78:	c3 dc       	rcall	.-1658   	; 0x800 <LL_AddBack>
     e7a:	90 93 b0 04 	sts	0x04B0, r25	; 0x8004b0 <TAIL+0x1>
     e7e:	80 93 af 04 	sts	0x04AF, r24	; 0x8004af <TAIL>
     e82:	01 50       	subi	r16, 0x01	; 1
     e84:	11 09       	sbc	r17, r1
     e86:	c1 50       	subi	r28, 0x01	; 1
     e88:	cb 3c       	cpi	r28, 0xCB	; 203
     e8a:	61 f7       	brne	.-40     	; 0xe64 <SYS_Init+0xa0>
     e8c:	05 e0       	ldi	r16, 0x05	; 5
     e8e:	10 e0       	ldi	r17, 0x00	; 0
     e90:	20 e0       	ldi	r18, 0x00	; 0
     e92:	45 e0       	ldi	r20, 0x05	; 5
     e94:	6a ef       	ldi	r22, 0xFA	; 250
     e96:	88 ee       	ldi	r24, 0xE8	; 232
     e98:	9d ef       	ldi	r25, 0xFD	; 253
     e9a:	84 dc       	rcall	.-1784   	; 0x7a4 <LL_ItemInit>
     e9c:	bc 01       	movw	r22, r24
     e9e:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     ea2:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     ea6:	ac dc       	rcall	.-1704   	; 0x800 <LL_AddBack>
     ea8:	01 50       	subi	r16, 0x01	; 1
     eaa:	11 09       	sbc	r17, r1
     eac:	89 f7       	brne	.-30     	; 0xe90 <SYS_Init+0xcc>
     eae:	20 e0       	ldi	r18, 0x00	; 0
     eb0:	44 e0       	ldi	r20, 0x04	; 4
     eb2:	62 ed       	ldi	r22, 0xD2	; 210
     eb4:	88 e9       	ldi	r24, 0x98	; 152
     eb6:	9f ef       	ldi	r25, 0xFF	; 255
     eb8:	75 dc       	rcall	.-1814   	; 0x7a4 <LL_ItemInit>
     eba:	8e dc       	rcall	.-1764   	; 0x7d8 <LL_ItemListInit>
     ebc:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <HEAD>
     ec0:	f0 91 ab 04 	lds	r31, 0x04AB	; 0x8004ab <HEAD+0x1>
     ec4:	95 83       	std	Z+5, r25	; 0x05
     ec6:	84 83       	std	Z+4, r24	; 0x04
     ec8:	90 93 cf 04 	sts	0x04CF, r25	; 0x8004cf <N_1+0x1>
     ecc:	80 93 ce 04 	sts	0x04CE, r24	; 0x8004ce <N_1>
     ed0:	60 e0       	ldi	r22, 0x00	; 0
     ed2:	70 e0       	ldi	r23, 0x00	; 0
     ed4:	e1 dc       	rcall	.-1598   	; 0x898 <LL_UpdateTick>
     ed6:	86 e6       	ldi	r24, 0x66	; 102
     ed8:	91 e0       	ldi	r25, 0x01	; 1
     eda:	3b d3       	rcall	.+1654   	; 0x1552 <UART_SendString>
     edc:	cf 91       	pop	r28
     ede:	1f 91       	pop	r17
     ee0:	0f 91       	pop	r16
     ee2:	08 95       	ret

00000ee4 <SYS_Pause>:
     ee4:	3f 92       	push	r3
     ee6:	4f 92       	push	r4
     ee8:	5f 92       	push	r5
     eea:	6f 92       	push	r6
     eec:	7f 92       	push	r7
     eee:	8f 92       	push	r8
     ef0:	9f 92       	push	r9
     ef2:	af 92       	push	r10
     ef4:	bf 92       	push	r11
     ef6:	cf 92       	push	r12
     ef8:	df 92       	push	r13
     efa:	ef 92       	push	r14
     efc:	ff 92       	push	r15
     efe:	0f 93       	push	r16
     f00:	1f 93       	push	r17
     f02:	cf 93       	push	r28
     f04:	df 93       	push	r29
     f06:	cd b7       	in	r28, 0x3d	; 61
     f08:	de b7       	in	r29, 0x3e	; 62
     f0a:	ca 5f       	subi	r28, 0xFA	; 250
     f0c:	d1 09       	sbc	r29, r1
     f0e:	0f b6       	in	r0, 0x3f	; 63
     f10:	f8 94       	cli
     f12:	de bf       	out	0x3e, r29	; 62
     f14:	0f be       	out	0x3f, r0	; 63
     f16:	cd bf       	out	0x3d, r28	; 61
     f18:	f8 2e       	mov	r15, r24
     f1a:	e9 2e       	mov	r14, r25
     f1c:	f8 94       	cli
     f1e:	80 e0       	ldi	r24, 0x00	; 0
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	a2 dd       	rcall	.-1212   	; 0xa68 <PWM>
     f24:	00 91 ac 04 	lds	r16, 0x04AC	; 0x8004ac <FRONT>
     f28:	10 91 ad 04 	lds	r17, 0x04AD	; 0x8004ad <FRONT+0x1>
     f2c:	ef 92       	push	r14
     f2e:	ff 92       	push	r15
     f30:	8c e7       	ldi	r24, 0x7C	; 124
     f32:	91 e0       	ldi	r25, 0x01	; 1
     f34:	9f 93       	push	r25
     f36:	8f 93       	push	r24
     f38:	ce 01       	movw	r24, r28
     f3a:	01 96       	adiw	r24, 0x01	; 1
     f3c:	7c 01       	movw	r14, r24
     f3e:	9f 93       	push	r25
     f40:	8f 93       	push	r24
     f42:	36 d4       	rcall	.+2156   	; 0x17b0 <sprintf>
     f44:	c7 01       	movw	r24, r14
     f46:	05 d3       	rcall	.+1546   	; 0x1552 <UART_SendString>
     f48:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
     f4c:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
     f50:	a9 dc       	rcall	.-1710   	; 0x8a4 <LL_GetTick>
     f52:	20 91 c9 04 	lds	r18, 0x04C9	; 0x8004c9 <g_Timer>
     f56:	30 91 ca 04 	lds	r19, 0x04CA	; 0x8004ca <g_Timer+0x1>
     f5a:	9f 93       	push	r25
     f5c:	8f 93       	push	r24
     f5e:	3f 93       	push	r19
     f60:	2f 93       	push	r18
     f62:	87 e9       	ldi	r24, 0x97	; 151
     f64:	91 e0       	ldi	r25, 0x01	; 1
     f66:	9f 93       	push	r25
     f68:	8f 93       	push	r24
     f6a:	ff 92       	push	r15
     f6c:	ef 92       	push	r14
     f6e:	20 d4       	rcall	.+2112   	; 0x17b0 <sprintf>
     f70:	c7 01       	movw	r24, r14
     f72:	ef d2       	rcall	.+1502   	; 0x1552 <UART_SendString>
     f74:	0f b6       	in	r0, 0x3f	; 63
     f76:	f8 94       	cli
     f78:	de bf       	out	0x3e, r29	; 62
     f7a:	0f be       	out	0x3f, r0	; 63
     f7c:	cd bf       	out	0x3d, r28	; 61
     f7e:	e1 2c       	mov	r14, r1
     f80:	f1 2c       	mov	r15, r1
     f82:	0f 2e       	mov	r0, r31
     f84:	f6 eb       	ldi	r31, 0xB6	; 182
     f86:	af 2e       	mov	r10, r31
     f88:	f1 e0       	ldi	r31, 0x01	; 1
     f8a:	bf 2e       	mov	r11, r31
     f8c:	f0 2d       	mov	r31, r0
     f8e:	6e 01       	movw	r12, r28
     f90:	f7 e9       	ldi	r31, 0x97	; 151
     f92:	cf 0e       	add	r12, r31
     f94:	d1 1c       	adc	r13, r1
     f96:	2d c0       	rjmp	.+90     	; 0xff2 <SYS_Pause+0x10e>
     f98:	8f ef       	ldi	r24, 0xFF	; 255
     f9a:	e8 1a       	sub	r14, r24
     f9c:	f8 0a       	sbc	r15, r24
     f9e:	c8 01       	movw	r24, r16
     fa0:	81 dc       	rcall	.-1790   	; 0x8a4 <LL_GetTick>
     fa2:	68 2e       	mov	r6, r24
     fa4:	59 2e       	mov	r5, r25
     fa6:	c8 01       	movw	r24, r16
     fa8:	72 dc       	rcall	.-1820   	; 0x88e <LL_GetStatus>
     faa:	78 2e       	mov	r7, r24
     fac:	c8 01       	movw	r24, r16
     fae:	4a dc       	rcall	.-1900   	; 0x844 <LL_GetClass>
     fb0:	88 2e       	mov	r8, r24
     fb2:	c8 01       	movw	r24, r16
     fb4:	52 dc       	rcall	.-1884   	; 0x85a <LL_GetMag>
     fb6:	98 2e       	mov	r9, r24
     fb8:	c8 01       	movw	r24, r16
     fba:	49 dc       	rcall	.-1902   	; 0x84e <LL_GetRefl>
     fbc:	5f 92       	push	r5
     fbe:	6f 92       	push	r6
     fc0:	1f 92       	push	r1
     fc2:	7f 92       	push	r7
     fc4:	1f 92       	push	r1
     fc6:	8f 92       	push	r8
     fc8:	1f 92       	push	r1
     fca:	9f 92       	push	r9
     fcc:	9f 93       	push	r25
     fce:	8f 93       	push	r24
     fd0:	ff 92       	push	r15
     fd2:	ef 92       	push	r14
     fd4:	bf 92       	push	r11
     fd6:	af 92       	push	r10
     fd8:	df 92       	push	r13
     fda:	cf 92       	push	r12
     fdc:	e9 d3       	rcall	.+2002   	; 0x17b0 <sprintf>
     fde:	c6 01       	movw	r24, r12
     fe0:	b8 d2       	rcall	.+1392   	; 0x1552 <UART_SendString>
     fe2:	c8 01       	movw	r24, r16
     fe4:	09 dc       	rcall	.-2030   	; 0x7f8 <LL_Next>
     fe6:	8c 01       	movw	r16, r24
     fe8:	0f b6       	in	r0, 0x3f	; 63
     fea:	f8 94       	cli
     fec:	de bf       	out	0x3e, r29	; 62
     fee:	0f be       	out	0x3f, r0	; 63
     ff0:	cd bf       	out	0x3d, r28	; 61
     ff2:	c8 01       	movw	r24, r16
     ff4:	27 dc       	rcall	.-1970   	; 0x844 <LL_GetClass>
     ff6:	85 30       	cpi	r24, 0x05	; 5
     ff8:	79 f6       	brne	.-98     	; 0xf98 <SYS_Pause+0xb4>
     ffa:	0f 2e       	mov	r0, r31
     ffc:	f0 ed       	ldi	r31, 0xD0	; 208
     ffe:	cf 2e       	mov	r12, r31
    1000:	f4 e0       	ldi	r31, 0x04	; 4
    1002:	df 2e       	mov	r13, r31
    1004:	f0 2d       	mov	r31, r0
    1006:	00 e0       	ldi	r16, 0x00	; 0
    1008:	10 e0       	ldi	r17, 0x00	; 0
    100a:	0f 2e       	mov	r0, r31
    100c:	f4 ef       	ldi	r31, 0xF4	; 244
    100e:	af 2e       	mov	r10, r31
    1010:	f1 e0       	ldi	r31, 0x01	; 1
    1012:	bf 2e       	mov	r11, r31
    1014:	f0 2d       	mov	r31, r0
    1016:	7e 01       	movw	r14, r28
    1018:	f7 e9       	ldi	r31, 0x97	; 151
    101a:	ef 0e       	add	r14, r31
    101c:	f1 1c       	adc	r15, r1
    101e:	f6 01       	movw	r30, r12
    1020:	80 85       	ldd	r24, Z+8	; 0x08
    1022:	1f 92       	push	r1
    1024:	8f 93       	push	r24
    1026:	1f 93       	push	r17
    1028:	0f 93       	push	r16
    102a:	bf 92       	push	r11
    102c:	af 92       	push	r10
    102e:	ff 92       	push	r15
    1030:	ef 92       	push	r14
    1032:	be d3       	rcall	.+1916   	; 0x17b0 <sprintf>
    1034:	c7 01       	movw	r24, r14
    1036:	8d d2       	rcall	.+1306   	; 0x1552 <UART_SendString>
    1038:	0f 5f       	subi	r16, 0xFF	; 255
    103a:	1f 4f       	sbci	r17, 0xFF	; 255
    103c:	f9 e0       	ldi	r31, 0x09	; 9
    103e:	cf 0e       	add	r12, r31
    1040:	d1 1c       	adc	r13, r1
    1042:	0f b6       	in	r0, 0x3f	; 63
    1044:	f8 94       	cli
    1046:	de bf       	out	0x3e, r29	; 62
    1048:	0f be       	out	0x3f, r0	; 63
    104a:	cd bf       	out	0x3d, r28	; 61
    104c:	07 30       	cpi	r16, 0x07	; 7
    104e:	11 05       	cpc	r17, r1
    1050:	31 f7       	brne	.-52     	; 0x101e <SYS_Pause+0x13a>
    1052:	80 91 18 05 	lds	r24, 0x0518	; 0x800518 <STAGE2>
    1056:	90 91 19 05 	lds	r25, 0x0519	; 0x800519 <STAGE2+0x1>
    105a:	f9 db       	rcall	.-2062   	; 0x84e <LL_GetRefl>
    105c:	48 2e       	mov	r4, r24
    105e:	39 2e       	mov	r3, r25
    1060:	60 90 18 05 	lds	r6, 0x0518	; 0x800518 <STAGE2>
    1064:	50 90 19 05 	lds	r5, 0x0519	; 0x800519 <STAGE2+0x1>
    1068:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <STAGE1>
    106c:	90 91 cd 04 	lds	r25, 0x04CD	; 0x8004cd <STAGE1+0x1>
    1070:	f4 db       	rcall	.-2072   	; 0x85a <LL_GetMag>
    1072:	78 2e       	mov	r7, r24
    1074:	90 90 cc 04 	lds	r9, 0x04CC	; 0x8004cc <STAGE1>
    1078:	80 90 cd 04 	lds	r8, 0x04CD	; 0x8004cd <STAGE1+0x1>
    107c:	00 91 af 04 	lds	r16, 0x04AF	; 0x8004af <TAIL>
    1080:	10 91 b0 04 	lds	r17, 0x04B0	; 0x8004b0 <TAIL+0x1>
    1084:	f8 01       	movw	r30, r16
    1086:	b2 80       	ldd	r11, Z+2	; 0x02
    1088:	a3 80       	ldd	r10, Z+3	; 0x03
    108a:	d0 90 ac 04 	lds	r13, 0x04AC	; 0x8004ac <FRONT>
    108e:	c0 90 ad 04 	lds	r12, 0x04AD	; 0x8004ad <FRONT+0x1>
    1092:	f0 90 aa 04 	lds	r15, 0x04AA	; 0x8004aa <HEAD>
    1096:	e0 90 ab 04 	lds	r14, 0x04AB	; 0x8004ab <HEAD+0x1>
    109a:	8f 2d       	mov	r24, r15
    109c:	9e 2d       	mov	r25, r14
    109e:	c1 db       	rcall	.-2174   	; 0x822 <LL_Size>
    10a0:	3f 92       	push	r3
    10a2:	4f 92       	push	r4
    10a4:	5f 92       	push	r5
    10a6:	6f 92       	push	r6
    10a8:	1f 92       	push	r1
    10aa:	7f 92       	push	r7
    10ac:	8f 92       	push	r8
    10ae:	9f 92       	push	r9
    10b0:	af 92       	push	r10
    10b2:	bf 92       	push	r11
    10b4:	cf 92       	push	r12
    10b6:	df 92       	push	r13
    10b8:	1f 93       	push	r17
    10ba:	0f 93       	push	r16
    10bc:	ef 92       	push	r14
    10be:	ff 92       	push	r15
    10c0:	1f 92       	push	r1
    10c2:	8f 93       	push	r24
    10c4:	8b e0       	ldi	r24, 0x0B	; 11
    10c6:	92 e0       	ldi	r25, 0x02	; 2
    10c8:	9f 93       	push	r25
    10ca:	8f 93       	push	r24
    10cc:	8e 01       	movw	r16, r28
    10ce:	0b 59       	subi	r16, 0x9B	; 155
    10d0:	1f 4f       	sbci	r17, 0xFF	; 255
    10d2:	1f 93       	push	r17
    10d4:	0f 93       	push	r16
    10d6:	6c d3       	rcall	.+1752   	; 0x17b0 <sprintf>
    10d8:	c8 01       	movw	r24, r16
    10da:	3b d2       	rcall	.+1142   	; 0x1552 <UART_SendString>
    10dc:	0f b6       	in	r0, 0x3f	; 63
    10de:	f8 94       	cli
    10e0:	de bf       	out	0x3e, r29	; 62
    10e2:	0f be       	out	0x3f, r0	; 63
    10e4:	cd bf       	out	0x3d, r28	; 61
    10e6:	89 b1       	in	r24, 0x09	; 9
    10e8:	83 70       	andi	r24, 0x03	; 3
    10ea:	e9 f7       	brne	.-6      	; 0x10e6 <SYS_Pause+0x202>
    10ec:	84 e2       	ldi	r24, 0x24	; 36
    10ee:	91 e0       	ldi	r25, 0x01	; 1
    10f0:	30 d2       	rcall	.+1120   	; 0x1552 <UART_SendString>
    10f2:	10 92 1a 05 	sts	0x051A, r1	; 0x80051a <g_PauseRequest>
    10f6:	80 e8       	ldi	r24, 0x80	; 128
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	b6 dc       	rcall	.-1684   	; 0xa68 <PWM>
    10fc:	78 94       	sei
    10fe:	c6 50       	subi	r28, 0x06	; 6
    1100:	df 4f       	sbci	r29, 0xFF	; 255
    1102:	0f b6       	in	r0, 0x3f	; 63
    1104:	f8 94       	cli
    1106:	de bf       	out	0x3e, r29	; 62
    1108:	0f be       	out	0x3f, r0	; 63
    110a:	cd bf       	out	0x3d, r28	; 61
    110c:	df 91       	pop	r29
    110e:	cf 91       	pop	r28
    1110:	1f 91       	pop	r17
    1112:	0f 91       	pop	r16
    1114:	ff 90       	pop	r15
    1116:	ef 90       	pop	r14
    1118:	df 90       	pop	r13
    111a:	cf 90       	pop	r12
    111c:	bf 90       	pop	r11
    111e:	af 90       	pop	r10
    1120:	9f 90       	pop	r9
    1122:	8f 90       	pop	r8
    1124:	7f 90       	pop	r7
    1126:	6f 90       	pop	r6
    1128:	5f 90       	pop	r5
    112a:	4f 90       	pop	r4
    112c:	3f 90       	pop	r3
    112e:	08 95       	ret

00001130 <SYS_Rampdown>:
    1130:	ff 92       	push	r15
    1132:	0f 93       	push	r16
    1134:	1f 93       	push	r17
    1136:	cf 93       	push	r28
    1138:	df 93       	push	r29
    113a:	cd b7       	in	r28, 0x3d	; 61
    113c:	de b7       	in	r29, 0x3e	; 62
    113e:	ca 56       	subi	r28, 0x6A	; 106
    1140:	d1 09       	sbc	r29, r1
    1142:	0f b6       	in	r0, 0x3f	; 63
    1144:	f8 94       	cli
    1146:	de bf       	out	0x3e, r29	; 62
    1148:	0f be       	out	0x3f, r0	; 63
    114a:	cd bf       	out	0x3d, r28	; 61
    114c:	fe 01       	movw	r30, r28
    114e:	31 96       	adiw	r30, 0x01	; 1
    1150:	86 e0       	ldi	r24, 0x06	; 6
    1152:	df 01       	movw	r26, r30
    1154:	1d 92       	st	X+, r1
    1156:	8a 95       	dec	r24
    1158:	e9 f7       	brne	.-6      	; 0x1154 <SYS_Rampdown+0x24>
    115a:	00 91 ac 04 	lds	r16, 0x04AC	; 0x8004ac <FRONT>
    115e:	10 91 ad 04 	lds	r17, 0x04AD	; 0x8004ad <FRONT+0x1>
    1162:	f8 94       	cli
    1164:	1b b8       	out	0x0b, r1	; 11
    1166:	18 b8       	out	0x08, r1	; 8
    1168:	80 e0       	ldi	r24, 0x00	; 0
    116a:	90 e0       	ldi	r25, 0x00	; 0
    116c:	7d dc       	rcall	.-1798   	; 0xa68 <PWM>
    116e:	81 e9       	ldi	r24, 0x91	; 145
    1170:	92 e0       	ldi	r25, 0x02	; 2
    1172:	ef d1       	rcall	.+990    	; 0x1552 <UART_SendString>
    1174:	f1 2c       	mov	r15, r1
    1176:	0f c0       	rjmp	.+30     	; 0x1196 <SYS_Rampdown+0x66>
    1178:	f3 94       	inc	r15
    117a:	c8 01       	movw	r24, r16
    117c:	63 db       	rcall	.-2362   	; 0x844 <LL_GetClass>
    117e:	e1 e0       	ldi	r30, 0x01	; 1
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	ec 0f       	add	r30, r28
    1184:	fd 1f       	adc	r31, r29
    1186:	e8 0f       	add	r30, r24
    1188:	f1 1d       	adc	r31, r1
    118a:	80 81       	ld	r24, Z
    118c:	8f 5f       	subi	r24, 0xFF	; 255
    118e:	80 83       	st	Z, r24
    1190:	c8 01       	movw	r24, r16
    1192:	32 db       	rcall	.-2460   	; 0x7f8 <LL_Next>
    1194:	8c 01       	movw	r16, r24
    1196:	c8 01       	movw	r24, r16
    1198:	7a db       	rcall	.-2316   	; 0x88e <LL_GetStatus>
    119a:	83 30       	cpi	r24, 0x03	; 3
    119c:	69 f3       	breq	.-38     	; 0x1178 <SYS_Rampdown+0x48>
    119e:	8d 81       	ldd	r24, Y+5	; 0x05
    11a0:	1f 92       	push	r1
    11a2:	8f 93       	push	r24
    11a4:	8b 81       	ldd	r24, Y+3	; 0x03
    11a6:	1f 92       	push	r1
    11a8:	8f 93       	push	r24
    11aa:	8c 81       	ldd	r24, Y+4	; 0x04
    11ac:	1f 92       	push	r1
    11ae:	8f 93       	push	r24
    11b0:	89 81       	ldd	r24, Y+1	; 0x01
    11b2:	1f 92       	push	r1
    11b4:	8f 93       	push	r24
    11b6:	8a 81       	ldd	r24, Y+2	; 0x02
    11b8:	1f 92       	push	r1
    11ba:	8f 93       	push	r24
    11bc:	1f 92       	push	r1
    11be:	ff 92       	push	r15
    11c0:	86 eb       	ldi	r24, 0xB6	; 182
    11c2:	92 e0       	ldi	r25, 0x02	; 2
    11c4:	9f 93       	push	r25
    11c6:	8f 93       	push	r24
    11c8:	8e 01       	movw	r16, r28
    11ca:	09 5f       	subi	r16, 0xF9	; 249
    11cc:	1f 4f       	sbci	r17, 0xFF	; 255
    11ce:	1f 93       	push	r17
    11d0:	0f 93       	push	r16
    11d2:	ee d2       	rcall	.+1500   	; 0x17b0 <sprintf>
    11d4:	c8 01       	movw	r24, r16
    11d6:	bd d1       	rcall	.+890    	; 0x1552 <UART_SendString>
    11d8:	0f b6       	in	r0, 0x3f	; 63
    11da:	f8 94       	cli
    11dc:	de bf       	out	0x3e, r29	; 62
    11de:	0f be       	out	0x3f, r0	; 63
    11e0:	cd bf       	out	0x3d, r28	; 61
    11e2:	c6 59       	subi	r28, 0x96	; 150
    11e4:	df 4f       	sbci	r29, 0xFF	; 255
    11e6:	0f b6       	in	r0, 0x3f	; 63
    11e8:	f8 94       	cli
    11ea:	de bf       	out	0x3e, r29	; 62
    11ec:	0f be       	out	0x3f, r0	; 63
    11ee:	cd bf       	out	0x3d, r28	; 61
    11f0:	df 91       	pop	r29
    11f2:	cf 91       	pop	r28
    11f4:	1f 91       	pop	r17
    11f6:	0f 91       	pop	r16
    11f8:	ff 90       	pop	r15
    11fa:	08 95       	ret

000011fc <SYS_Unclassified>:
void SYS_Unclassified()
{
    11fc:	0f 93       	push	r16
    11fe:	1f 93       	push	r17
    1200:	cf 93       	push	r28
    1202:	df 93       	push	r29
    1204:	cd b7       	in	r28, 0x3d	; 61
    1206:	de b7       	in	r29, 0x3e	; 62
    1208:	e2 97       	sbiw	r28, 0x32	; 50
    120a:	0f b6       	in	r0, 0x3f	; 63
    120c:	f8 94       	cli
    120e:	de bf       	out	0x3e, r29	; 62
    1210:	0f be       	out	0x3f, r0	; 63
    1212:	cd bf       	out	0x3d, r28	; 61
	cli();
    1214:	f8 94       	cli
	PWM(0);
    1216:	80 e0       	ldi	r24, 0x00	; 0
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	26 dc       	rcall	.-1972   	; 0xa68 <PWM>
	UART_SendString("\r\n\r\n\r\nUNCLASSIFIED ITEM DETECTED\r\n\r\n\r\n");
    121c:	8c e9       	ldi	r24, 0x9C	; 156
    121e:	93 e0       	ldi	r25, 0x03	; 3
    1220:	98 d1       	rcall	.+816    	; 0x1552 <UART_SendString>
	char buffer[50];
	sprintf(buffer, "Item statistics:\r\nReflectance: %u, Magnetic: %u\r\n", LL_GetRefl(HEAD->prev), LL_GetMag(HEAD->prev));
    1222:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <HEAD>
    1226:	f0 91 ab 04 	lds	r31, 0x04AB	; 0x8004ab <HEAD+0x1>
    122a:	84 81       	ldd	r24, Z+4	; 0x04
    122c:	95 81       	ldd	r25, Z+5	; 0x05
    122e:	15 db       	rcall	.-2518   	; 0x85a <LL_GetMag>
    1230:	18 2f       	mov	r17, r24
    1232:	e0 91 aa 04 	lds	r30, 0x04AA	; 0x8004aa <HEAD>
    1236:	f0 91 ab 04 	lds	r31, 0x04AB	; 0x8004ab <HEAD+0x1>
    123a:	84 81       	ldd	r24, Z+4	; 0x04
    123c:	95 81       	ldd	r25, Z+5	; 0x05
    123e:	07 db       	rcall	.-2546   	; 0x84e <LL_GetRefl>
    1240:	1f 92       	push	r1
    1242:	1f 93       	push	r17
    1244:	9f 93       	push	r25
    1246:	8f 93       	push	r24
    1248:	83 ec       	ldi	r24, 0xC3	; 195
    124a:	93 e0       	ldi	r25, 0x03	; 3
    124c:	9f 93       	push	r25
    124e:	8f 93       	push	r24
    1250:	8e 01       	movw	r16, r28
    1252:	0f 5f       	subi	r16, 0xFF	; 255
    1254:	1f 4f       	sbci	r17, 0xFF	; 255
    1256:	1f 93       	push	r17
    1258:	0f 93       	push	r16
	UART_SendString(buffer);
    125a:	aa d2       	rcall	.+1364   	; 0x17b0 <sprintf>
    125c:	c8 01       	movw	r24, r16
    125e:	79 d1       	rcall	.+754    	; 0x1552 <UART_SendString>
	UART_SendString("\r\n\r\n\r\nPlease remove item and push both buttons to resume\r\n\r\n\r\n");
    1260:	85 ef       	ldi	r24, 0xF5	; 245
    1262:	93 e0       	ldi	r25, 0x03	; 3
    1264:	76 d1       	rcall	.+748    	; 0x1552 <UART_SendString>
    1266:	0f b6       	in	r0, 0x3f	; 63
    1268:	f8 94       	cli
    126a:	de bf       	out	0x3e, r29	; 62
    126c:	0f be       	out	0x3f, r0	; 63
    126e:	cd bf       	out	0x3d, r28	; 61
	while(1)
	{
		if((PIND & 0x03) == 0x00) // Both Buttons
    1270:	89 b1       	in	r24, 0x09	; 9
    1272:	83 70       	andi	r24, 0x03	; 3
		{
			UART_SendString("Starting System!\r\n");
    1274:	e9 f7       	brne	.-6      	; 0x1270 <SYS_Unclassified+0x74>
    1276:	84 e2       	ldi	r24, 0x24	; 36
    1278:	91 e0       	ldi	r25, 0x01	; 1
    127a:	6b d1       	rcall	.+726    	; 0x1552 <UART_SendString>
			PWM(0x80);
    127c:	80 e8       	ldi	r24, 0x80	; 128
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	f3 db       	rcall	.-2074   	; 0xa68 <PWM>
    1282:	10 92 c8 04 	sts	0x04C8, r1	; 0x8004c8 <g_UnclassifiedRequest>
			g_UnclassifiedRequest = 0;
    1286:	78 94       	sei
			sei();
    1288:	e2 96       	adiw	r28, 0x32	; 50
			break;
		}
	}
	return;
}
    128a:	0f b6       	in	r0, 0x3f	; 63
    128c:	f8 94       	cli
    128e:	de bf       	out	0x3e, r29	; 62
    1290:	0f be       	out	0x3f, r0	; 63
    1292:	cd bf       	out	0x3d, r28	; 61
    1294:	df 91       	pop	r29
    1296:	cf 91       	pop	r28
    1298:	1f 91       	pop	r17
    129a:	0f 91       	pop	r16
    129c:	08 95       	ret

0000129e <SYS_Missing>:
    129e:	0f 93       	push	r16
void SYS_Missing()
{
    12a0:	1f 93       	push	r17
    12a2:	cf 93       	push	r28
    12a4:	df 93       	push	r29
    12a6:	cd b7       	in	r28, 0x3d	; 61
    12a8:	de b7       	in	r29, 0x3e	; 62
    12aa:	e2 97       	sbiw	r28, 0x32	; 50
    12ac:	0f b6       	in	r0, 0x3f	; 63
    12ae:	f8 94       	cli
    12b0:	de bf       	out	0x3e, r29	; 62
    12b2:	0f be       	out	0x3f, r0	; 63
    12b4:	cd bf       	out	0x3d, r28	; 61
	cli();
    12b6:	f8 94       	cli
	PWM(0);
    12b8:	80 e0       	ldi	r24, 0x00	; 0
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	d5 db       	rcall	.-2134   	; 0xa68 <PWM>
	char buffer[50];
	extern list* HEAD;
	extern list* N_1;
	UART_SendString("\r\n\r\n\r\nITEM MISSING\r\n\r\n\r\n");
    12be:	84 e3       	ldi	r24, 0x34	; 52
    12c0:	94 e0       	ldi	r25, 0x04	; 4
    12c2:	47 d1       	rcall	.+654    	; 0x1552 <UART_SendString>
	UART_SendString("\r\n\r\n\r\nITEM MISSING\r\n\r\n\r\n");
    12c4:	84 e3       	ldi	r24, 0x34	; 52
    12c6:	94 e0       	ldi	r25, 0x04	; 4
    12c8:	44 d1       	rcall	.+648    	; 0x1552 <UART_SendString>
	UART_SendString("\r\n\r\n\r\nITEM MISSING\r\n\r\n\r\n");
    12ca:	84 e3       	ldi	r24, 0x34	; 52
    12cc:	94 e0       	ldi	r25, 0x04	; 4
    12ce:	41 d1       	rcall	.+642    	; 0x1552 <UART_SendString>
    12d0:	80 91 ce 04 	lds	r24, 0x04CE	; 0x8004ce <N_1>
	sprintf(buffer, "System Tick: %u, Head Tick: %u Prev Tick: %u\r\n\r\n\r\n",g_Timer, LL_GetTick(HEAD), LL_GetTick(N_1));
    12d4:	90 91 cf 04 	lds	r25, 0x04CF	; 0x8004cf <N_1+0x1>
    12d8:	e5 da       	rcall	.-2614   	; 0x8a4 <LL_GetTick>
    12da:	18 2f       	mov	r17, r24
    12dc:	09 2f       	mov	r16, r25
    12de:	80 91 aa 04 	lds	r24, 0x04AA	; 0x8004aa <HEAD>
    12e2:	90 91 ab 04 	lds	r25, 0x04AB	; 0x8004ab <HEAD+0x1>
    12e6:	de da       	rcall	.-2628   	; 0x8a4 <LL_GetTick>
    12e8:	20 91 c9 04 	lds	r18, 0x04C9	; 0x8004c9 <g_Timer>
    12ec:	30 91 ca 04 	lds	r19, 0x04CA	; 0x8004ca <g_Timer+0x1>
    12f0:	0f 93       	push	r16
    12f2:	1f 93       	push	r17
    12f4:	9f 93       	push	r25
    12f6:	8f 93       	push	r24
    12f8:	3f 93       	push	r19
    12fa:	2f 93       	push	r18
    12fc:	8d e4       	ldi	r24, 0x4D	; 77
    12fe:	94 e0       	ldi	r25, 0x04	; 4
    1300:	9f 93       	push	r25
    1302:	8f 93       	push	r24
    1304:	8e 01       	movw	r16, r28
    1306:	0f 5f       	subi	r16, 0xFF	; 255
    1308:	1f 4f       	sbci	r17, 0xFF	; 255
    130a:	1f 93       	push	r17
    130c:	0f 93       	push	r16
    130e:	50 d2       	rcall	.+1184   	; 0x17b0 <sprintf>
	UART_SendString(buffer);	
    1310:	c8 01       	movw	r24, r16
    1312:	1f d1       	rcall	.+574    	; 0x1552 <UART_SendString>
    1314:	80 e8       	ldi	r24, 0x80	; 128
	UART_SendString("Press both buttons to resume...\r\n");
    1316:	94 e0       	ldi	r25, 0x04	; 4
    1318:	1c d1       	rcall	.+568    	; 0x1552 <UART_SendString>
    131a:	0f b6       	in	r0, 0x3f	; 63
    131c:	f8 94       	cli
    131e:	de bf       	out	0x3e, r29	; 62
    1320:	0f be       	out	0x3f, r0	; 63
    1322:	cd bf       	out	0x3d, r28	; 61
    1324:	89 b1       	in	r24, 0x09	; 9
	while(1)
	{
		if((PIND & 0x03) == 0x00) // Both Buttons
    1326:	83 70       	andi	r24, 0x03	; 3
    1328:	e9 f7       	brne	.-6      	; 0x1324 <SYS_Missing+0x86>
    132a:	84 e2       	ldi	r24, 0x24	; 36
		{
			UART_SendString("Starting System!\r\n");
    132c:	91 e0       	ldi	r25, 0x01	; 1
    132e:	11 d1       	rcall	.+546    	; 0x1552 <UART_SendString>
    1330:	80 e8       	ldi	r24, 0x80	; 128
    1332:	90 e0       	ldi	r25, 0x00	; 0
			PWM(0x80);
    1334:	99 db       	rcall	.-2254   	; 0xa68 <PWM>
    1336:	10 92 ae 04 	sts	0x04AE, r1	; 0x8004ae <g_MissingRequest>
    133a:	78 94       	sei
			g_MissingRequest = 0;
    133c:	e2 96       	adiw	r28, 0x32	; 50
    133e:	0f b6       	in	r0, 0x3f	; 63
			sei();
    1340:	f8 94       	cli
			break;
		}
	}
	return;
    1342:	de bf       	out	0x3e, r29	; 62
    1344:	0f be       	out	0x3f, r0	; 63
    1346:	cd bf       	out	0x3d, r28	; 61
    1348:	df 91       	pop	r29
    134a:	cf 91       	pop	r28
    134c:	1f 91       	pop	r17
    134e:	0f 91       	pop	r16
    1350:	08 95       	ret

00001352 <__vector_17>:
    1352:	1f 92       	push	r1
    1354:	0f 92       	push	r0
    1356:	0f b6       	in	r0, 0x3f	; 63
/*-----------------------------------------------------------*/

volatile uint16_t _timer_tick = 0;

ISR (TIMER1_COMPA_vect)    // Timer1 ISR
{
    1358:	0f 92       	push	r0
    135a:	11 24       	eor	r1, r1
    135c:	0b b6       	in	r0, 0x3b	; 59
    135e:	0f 92       	push	r0
    1360:	ef 92       	push	r14
    1362:	ff 92       	push	r15
    1364:	0f 93       	push	r16
    1366:	1f 93       	push	r17
    1368:	2f 93       	push	r18
    136a:	3f 93       	push	r19
    136c:	4f 93       	push	r20
    136e:	5f 93       	push	r21
    1370:	6f 93       	push	r22
    1372:	7f 93       	push	r23
    1374:	8f 93       	push	r24
    1376:	9f 93       	push	r25
    1378:	af 93       	push	r26
    137a:	bf 93       	push	r27
    137c:	cf 93       	push	r28
    137e:	df 93       	push	r29
    1380:	ef 93       	push	r30
    1382:	ff 93       	push	r31
	* \brief 	This is the system scheduler
	*			Clock Driven scheduling was used to implement this project
	*			The clock operates on 444 us frame size
	*			Worst case utilization is around 350 / 444 us
	*/	
	_timer_tick++;
    1384:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <_timer_tick>
    1388:	90 91 a9 04 	lds	r25, 0x04A9	; 0x8004a9 <_timer_tick+0x1>
    138c:	01 96       	adiw	r24, 0x01	; 1
    138e:	90 93 a9 04 	sts	0x04A9, r25	; 0x8004a9 <_timer_tick+0x1>
    1392:	80 93 a8 04 	sts	0x04A8, r24	; 0x8004a8 <_timer_tick>
    1396:	c0 ed       	ldi	r28, 0xD0	; 208
    1398:	d4 e0       	ldi	r29, 0x04	; 4
    139a:	0f 2e       	mov	r0, r31
    139c:	f8 e1       	ldi	r31, 0x18	; 24
    139e:	ef 2e       	mov	r14, r31
    13a0:	f5 e0       	ldi	r31, 0x05	; 5
    13a2:	ff 2e       	mov	r15, r31
    13a4:	f0 2d       	mov	r31, r0
    13a6:	8e 01       	movw	r16, r28
	size_t i;
	
	for (i = 0; i < MAX_TIMERS; i++) {
		
		// If the timer is enabled and expired
		if ((_timer[i].callback != NULL) && (_timer[i].expiry == _timer_tick)) {
    13a8:	ec 81       	ldd	r30, Y+4	; 0x04
    13aa:	fd 81       	ldd	r31, Y+5	; 0x05
    13ac:	30 97       	sbiw	r30, 0x00	; 0
    13ae:	09 f1       	breq	.+66     	; 0x13f2 <__vector_17+0xa0>
    13b0:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <_timer_tick>
    13b4:	90 91 a9 04 	lds	r25, 0x04A9	; 0x8004a9 <_timer_tick+0x1>
    13b8:	28 81       	ld	r18, Y
    13ba:	39 81       	ldd	r19, Y+1	; 0x01
    13bc:	28 17       	cp	r18, r24
    13be:	39 07       	cpc	r19, r25
    13c0:	c1 f4       	brne	.+48     	; 0x13f2 <__vector_17+0xa0>

			// If the timer is not blocked invoke the callback
			if (_timer[i].state == READY) _timer[i].callback(_timer[i].arg);
    13c2:	88 85       	ldd	r24, Y+8	; 0x08
    13c4:	82 30       	cpi	r24, 0x02	; 2
    13c6:	19 f4       	brne	.+6      	; 0x13ce <__vector_17+0x7c>
    13c8:	8e 81       	ldd	r24, Y+6	; 0x06
    13ca:	9f 81       	ldd	r25, Y+7	; 0x07
    13cc:	09 95       	icall
			
			if (_timer[i].periodic > 0) {
    13ce:	d8 01       	movw	r26, r16
    13d0:	12 96       	adiw	r26, 0x02	; 2
    13d2:	8d 91       	ld	r24, X+
    13d4:	9c 91       	ld	r25, X
    13d6:	13 97       	sbiw	r26, 0x03	; 3
    13d8:	00 97       	sbiw	r24, 0x00	; 0
    13da:	41 f0       	breq	.+16     	; 0x13ec <__vector_17+0x9a>
				
				// Recalculate expiry
				_timer[i].expiry += _timer[i].periodic;
    13dc:	2d 91       	ld	r18, X+
    13de:	3c 91       	ld	r19, X
    13e0:	11 97       	sbiw	r26, 0x01	; 1
    13e2:	82 0f       	add	r24, r18
    13e4:	93 1f       	adc	r25, r19
    13e6:	8d 93       	st	X+, r24
    13e8:	9c 93       	st	X, r25
    13ea:	03 c0       	rjmp	.+6      	; 0x13f2 <__vector_17+0xa0>
				} else {
				// Disable Timer
				_timer[i].callback = NULL;
    13ec:	f8 01       	movw	r30, r16
    13ee:	15 82       	std	Z+5, r1	; 0x05
    13f0:	14 82       	std	Z+4, r1	; 0x04
    13f2:	29 96       	adiw	r28, 0x09	; 9
	*			Worst case utilization is around 350 / 444 us
	*/	
	_timer_tick++;
	size_t i;
	
	for (i = 0; i < MAX_TIMERS; i++) {
    13f4:	ce 15       	cp	r28, r14
    13f6:	df 05       	cpc	r29, r15
    13f8:	b1 f6       	brne	.-84     	; 0x13a6 <__vector_17+0x54>
				// Disable Timer
				_timer[i].callback = NULL;
			}
		}
	}
}
    13fa:	ff 91       	pop	r31
    13fc:	ef 91       	pop	r30
    13fe:	df 91       	pop	r29
    1400:	cf 91       	pop	r28
    1402:	bf 91       	pop	r27
    1404:	af 91       	pop	r26
    1406:	9f 91       	pop	r25
    1408:	8f 91       	pop	r24
    140a:	7f 91       	pop	r23
    140c:	6f 91       	pop	r22
    140e:	5f 91       	pop	r21
    1410:	4f 91       	pop	r20
    1412:	3f 91       	pop	r19
    1414:	2f 91       	pop	r18
    1416:	1f 91       	pop	r17
    1418:	0f 91       	pop	r16
    141a:	ff 90       	pop	r15
    141c:	ef 90       	pop	r14
    141e:	0f 90       	pop	r0
    1420:	0b be       	out	0x3b, r0	; 59
    1422:	0f 90       	pop	r0
    1424:	0f be       	out	0x3f, r0	; 63
    1426:	0f 90       	pop	r0
    1428:	1f 90       	pop	r1
    142a:	18 95       	reti

0000142c <TIMER_Init>:
	* \brief 	Initializes Timer1 (Scheduler)
	*
	* \return 	NULL
	*/	
	
    TCNT1 = 0x0000;
    142c:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    1430:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
	
	// 12C0 == 600us, 960 = 300 us, 0x0DE0 = 444us, 0x06F0 = 222us, 0x0A68 = 333us, 0x0898 = 275 us, 0x848 = 265us
	
	// At 6/2 adc
	OCR1A = 0x0848;
    1434:	88 e4       	ldi	r24, 0x48	; 72
    1436:	98 e0       	ldi	r25, 0x08	; 8
    1438:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
    143c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>

	// Timer mode with no prescaling and CTC mode (reset counter on compare mode)   
    TCCR1A = 0x00;
    1440:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    TCCR1B = (1<<CS10) | (1<<WGM12);
    1444:	89 e0       	ldi	r24, 0x09	; 9
    1446:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>

	// Enable timer1 output compare interrupt  
    TIMSK1 = (1 << OCIE1A) ;   
    144a:	82 e0       	ldi	r24, 0x02	; 2
    144c:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
	
	// Allocate scheduler array
	memset(_timer, 0, sizeof(_timer));
    1450:	88 e4       	ldi	r24, 0x48	; 72
    1452:	e0 ed       	ldi	r30, 0xD0	; 208
    1454:	f4 e0       	ldi	r31, 0x04	; 4
    1456:	df 01       	movw	r26, r30
    1458:	1d 92       	st	X+, r1
    145a:	8a 95       	dec	r24
    145c:	e9 f7       	brne	.-6      	; 0x1458 <TIMER_Init+0x2c>
    145e:	08 95       	ret

00001460 <TIMER_Create>:

	return;
} // TIMER_Init

int TIMER_Create(uint16_t timeout, int periodic, void (*callback)(void *), void *arg)
{
    1460:	0f 93       	push	r16
    1462:	1f 93       	push	r17
    1464:	cf 93       	push	r28
    1466:	df 93       	push	r29
    1468:	8b 01       	movw	r16, r22
	int handle = -1;
	size_t i;
	
	for(i = 0; i < MAX_TIMERS; i++)
	{
		if (_timer[i].callback == NULL) break;
    146a:	60 91 d4 04 	lds	r22, 0x04D4	; 0x8004d4 <_timer+0x4>
    146e:	70 91 d5 04 	lds	r23, 0x04D5	; 0x8004d5 <_timer+0x5>
    1472:	67 2b       	or	r22, r23
    1474:	09 f4       	brne	.+2      	; 0x1478 <TIMER_Create+0x18>
    1476:	49 c0       	rjmp	.+146    	; 0x150a <TIMER_Create+0xaa>
    1478:	e0 ed       	ldi	r30, 0xD0	; 208
    147a:	f4 e0       	ldi	r31, 0x04	; 4
	* \return	0 on fail, _timer handle on success
	*/	
	int handle = -1;
	size_t i;
	
	for(i = 0; i < MAX_TIMERS; i++)
    147c:	a1 e0       	ldi	r26, 0x01	; 1
    147e:	b0 e0       	ldi	r27, 0x00	; 0
	{
		if (_timer[i].callback == NULL) break;
    1480:	c5 85       	ldd	r28, Z+13	; 0x0d
    1482:	d6 85       	ldd	r29, Z+14	; 0x0e
    1484:	cd 2b       	or	r28, r29
    1486:	09 f4       	brne	.+2      	; 0x148a <TIMER_Create+0x2a>
    1488:	42 c0       	rjmp	.+132    	; 0x150e <TIMER_Create+0xae>
	* \return	0 on fail, _timer handle on success
	*/	
	int handle = -1;
	size_t i;
	
	for(i = 0; i < MAX_TIMERS; i++)
    148a:	11 96       	adiw	r26, 0x01	; 1
    148c:	39 96       	adiw	r30, 0x09	; 9
    148e:	a8 30       	cpi	r26, 0x08	; 8
    1490:	b1 05       	cpc	r27, r1
    1492:	b1 f7       	brne	.-20     	; 0x1480 <TIMER_Create+0x20>
		}
		
	handle = i;	
	return handle;
	}
    return 0;
    1494:	80 e0       	ldi	r24, 0x00	; 0
    1496:	90 e0       	ldi	r25, 0x00	; 0
    1498:	3f c0       	rjmp	.+126    	; 0x1518 <TIMER_Create+0xb8>
	{
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
		{
			if (periodic != 0) 
			{
				_timer[i].periodic = timeout;
    149a:	fd 01       	movw	r30, r26
    149c:	ee 0f       	add	r30, r30
    149e:	ff 1f       	adc	r31, r31
    14a0:	ee 0f       	add	r30, r30
    14a2:	ff 1f       	adc	r31, r31
    14a4:	ee 0f       	add	r30, r30
    14a6:	ff 1f       	adc	r31, r31
    14a8:	ea 0f       	add	r30, r26
    14aa:	fb 1f       	adc	r31, r27
    14ac:	e0 53       	subi	r30, 0x30	; 48
    14ae:	fb 4f       	sbci	r31, 0xFB	; 251
    14b0:	93 83       	std	Z+3, r25	; 0x03
    14b2:	82 83       	std	Z+2, r24	; 0x02
    14b4:	0d c0       	rjmp	.+26     	; 0x14d0 <TIMER_Create+0x70>
			} 
			else 
			{
				_timer[i].periodic = 0;
    14b6:	fd 01       	movw	r30, r26
    14b8:	ee 0f       	add	r30, r30
    14ba:	ff 1f       	adc	r31, r31
    14bc:	ee 0f       	add	r30, r30
    14be:	ff 1f       	adc	r31, r31
    14c0:	ee 0f       	add	r30, r30
    14c2:	ff 1f       	adc	r31, r31
    14c4:	ea 0f       	add	r30, r26
    14c6:	fb 1f       	adc	r31, r27
    14c8:	e0 53       	subi	r30, 0x30	; 48
    14ca:	fb 4f       	sbci	r31, 0xFB	; 251
    14cc:	13 82       	std	Z+3, r1	; 0x03
    14ce:	12 82       	std	Z+2, r1	; 0x02
			}
			
			_timer[i].callback = callback;
    14d0:	fd 01       	movw	r30, r26
    14d2:	ee 0f       	add	r30, r30
    14d4:	ff 1f       	adc	r31, r31
    14d6:	ee 0f       	add	r30, r30
    14d8:	ff 1f       	adc	r31, r31
    14da:	ee 0f       	add	r30, r30
    14dc:	ff 1f       	adc	r31, r31
    14de:	ea 0f       	add	r30, r26
    14e0:	fb 1f       	adc	r31, r27
    14e2:	e0 53       	subi	r30, 0x30	; 48
    14e4:	fb 4f       	sbci	r31, 0xFB	; 251
    14e6:	55 83       	std	Z+5, r21	; 0x05
    14e8:	44 83       	std	Z+4, r20	; 0x04
			_timer[i].arg = arg;
    14ea:	37 83       	std	Z+7, r19	; 0x07
    14ec:	26 83       	std	Z+6, r18	; 0x06
			_timer[i].expiry = timeout + _timer_tick;
    14ee:	20 91 a8 04 	lds	r18, 0x04A8	; 0x8004a8 <_timer_tick>
    14f2:	30 91 a9 04 	lds	r19, 0x04A9	; 0x8004a9 <_timer_tick+0x1>
    14f6:	82 0f       	add	r24, r18
    14f8:	93 1f       	adc	r25, r19
    14fa:	91 83       	std	Z+1, r25	; 0x01
    14fc:	80 83       	st	Z, r24
			_timer[i].state = READY;
    14fe:	82 e0       	ldi	r24, 0x02	; 2
    1500:	80 87       	std	Z+8, r24	; 0x08
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1502:	7f bf       	out	0x3f, r23	; 63
			
		}
		
	handle = i;	
	return handle;
    1504:	8a 2f       	mov	r24, r26
    1506:	9b 2f       	mov	r25, r27
    1508:	07 c0       	rjmp	.+14     	; 0x1518 <TIMER_Create+0xb8>
	* \return	0 on fail, _timer handle on success
	*/	
	int handle = -1;
	size_t i;
	
	for(i = 0; i < MAX_TIMERS; i++)
    150a:	a0 e0       	ldi	r26, 0x00	; 0
    150c:	b0 e0       	ldi	r27, 0x00	; 0
		if (_timer[i].callback == NULL) break;
	}
	
	if (i < MAX_TIMERS)
	{
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    150e:	7f b7       	in	r23, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1510:	f8 94       	cli
		{
			if (periodic != 0) 
    1512:	01 2b       	or	r16, r17
    1514:	11 f6       	brne	.-124    	; 0x149a <TIMER_Create+0x3a>
    1516:	cf cf       	rjmp	.-98     	; 0x14b6 <TIMER_Create+0x56>
		
	handle = i;	
	return handle;
	}
    return 0;
} // TIMER_Create
    1518:	df 91       	pop	r29
    151a:	cf 91       	pop	r28
    151c:	1f 91       	pop	r17
    151e:	0f 91       	pop	r16
    1520:	08 95       	ret

00001522 <UART_Init>:
	/*! 
	* \brief 	Initializes UART
	*/	

	// BAUD 9600
	UBRR1H = (uint8_t)((((uint32_t)FOSC)/((uint32_t)9600*16)-1)>>8);
    1522:	10 92 cd 00 	sts	0x00CD, r1	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7e00cd>
	UBRR1L = (uint8_t)(((uint32_t)FOSC)/((uint32_t)9600*16)-1) & 0x0ff;
    1526:	83 e3       	ldi	r24, 0x33	; 51
    1528:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7e00cc>
	
	// Enable Transmit Receive
	UCSR1B |= (1 << RXEN1) | (1 << TXEN1);
    152c:	e9 ec       	ldi	r30, 0xC9	; 201
    152e:	f0 e0       	ldi	r31, 0x00	; 0
    1530:	80 81       	ld	r24, Z
    1532:	88 61       	ori	r24, 0x18	; 24
    1534:	80 83       	st	Z, r24
	UCSR1C |= (1 << UCSZ11) | (1 << UCSZ10);
    1536:	ea ec       	ldi	r30, 0xCA	; 202
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	80 81       	ld	r24, Z
    153c:	86 60       	ori	r24, 0x06	; 6
    153e:	80 83       	st	Z, r24
    1540:	08 95       	ret

00001542 <UART_SendChar>:
	*		
	* \param	a character
	*/	

	// Wait while UART is busy
	while ((UCSR1A & (1 << UDRE1)) == 0) {;}
    1542:	e8 ec       	ldi	r30, 0xC8	; 200
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	90 81       	ld	r25, Z
    1548:	95 ff       	sbrs	r25, 5
    154a:	fd cf       	rjmp	.-6      	; 0x1546 <UART_SendChar+0x4>
	UDR1 = c;
    154c:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
    1550:	08 95       	ret

00001552 <UART_SendString>:
	
}

void UART_SendString(const char* str)
{
    1552:	cf 93       	push	r28
    1554:	df 93       	push	r29
    1556:	ec 01       	movw	r28, r24
	* \param	a string
	*/

	// Send all char except \0
	uint16_t counter = 0;
	while(str[counter] != '\0')
    1558:	88 81       	ld	r24, Y
    155a:	88 23       	and	r24, r24
    155c:	29 f0       	breq	.+10     	; 0x1568 <UART_SendString+0x16>
    155e:	21 96       	adiw	r28, 0x01	; 1
	{
		UART_SendChar(str[counter]);
    1560:	f0 df       	rcall	.-32     	; 0x1542 <UART_SendChar>
	* \param	a string
	*/

	// Send all char except \0
	uint16_t counter = 0;
	while(str[counter] != '\0')
    1562:	89 91       	ld	r24, Y+
    1564:	81 11       	cpse	r24, r1
    1566:	fc cf       	rjmp	.-8      	; 0x1560 <UART_SendString+0xe>
	{
		UART_SendChar(str[counter]);
		counter++;
	}
}
    1568:	df 91       	pop	r29
    156a:	cf 91       	pop	r28
    156c:	08 95       	ret

0000156e <malloc>:
    156e:	0f 93       	push	r16
    1570:	1f 93       	push	r17
    1572:	cf 93       	push	r28
    1574:	df 93       	push	r29
    1576:	82 30       	cpi	r24, 0x02	; 2
    1578:	91 05       	cpc	r25, r1
    157a:	10 f4       	brcc	.+4      	; 0x1580 <malloc+0x12>
    157c:	82 e0       	ldi	r24, 0x02	; 2
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	e0 91 2e 05 	lds	r30, 0x052E	; 0x80052e <__flp>
    1584:	f0 91 2f 05 	lds	r31, 0x052F	; 0x80052f <__flp+0x1>
    1588:	20 e0       	ldi	r18, 0x00	; 0
    158a:	30 e0       	ldi	r19, 0x00	; 0
    158c:	a0 e0       	ldi	r26, 0x00	; 0
    158e:	b0 e0       	ldi	r27, 0x00	; 0
    1590:	30 97       	sbiw	r30, 0x00	; 0
    1592:	19 f1       	breq	.+70     	; 0x15da <malloc+0x6c>
    1594:	40 81       	ld	r20, Z
    1596:	51 81       	ldd	r21, Z+1	; 0x01
    1598:	02 81       	ldd	r16, Z+2	; 0x02
    159a:	13 81       	ldd	r17, Z+3	; 0x03
    159c:	48 17       	cp	r20, r24
    159e:	59 07       	cpc	r21, r25
    15a0:	c8 f0       	brcs	.+50     	; 0x15d4 <malloc+0x66>
    15a2:	84 17       	cp	r24, r20
    15a4:	95 07       	cpc	r25, r21
    15a6:	69 f4       	brne	.+26     	; 0x15c2 <malloc+0x54>
    15a8:	10 97       	sbiw	r26, 0x00	; 0
    15aa:	31 f0       	breq	.+12     	; 0x15b8 <malloc+0x4a>
    15ac:	12 96       	adiw	r26, 0x02	; 2
    15ae:	0c 93       	st	X, r16
    15b0:	12 97       	sbiw	r26, 0x02	; 2
    15b2:	13 96       	adiw	r26, 0x03	; 3
    15b4:	1c 93       	st	X, r17
    15b6:	27 c0       	rjmp	.+78     	; 0x1606 <malloc+0x98>
    15b8:	00 93 2e 05 	sts	0x052E, r16	; 0x80052e <__flp>
    15bc:	10 93 2f 05 	sts	0x052F, r17	; 0x80052f <__flp+0x1>
    15c0:	22 c0       	rjmp	.+68     	; 0x1606 <malloc+0x98>
    15c2:	21 15       	cp	r18, r1
    15c4:	31 05       	cpc	r19, r1
    15c6:	19 f0       	breq	.+6      	; 0x15ce <malloc+0x60>
    15c8:	42 17       	cp	r20, r18
    15ca:	53 07       	cpc	r21, r19
    15cc:	18 f4       	brcc	.+6      	; 0x15d4 <malloc+0x66>
    15ce:	9a 01       	movw	r18, r20
    15d0:	bd 01       	movw	r22, r26
    15d2:	ef 01       	movw	r28, r30
    15d4:	df 01       	movw	r26, r30
    15d6:	f8 01       	movw	r30, r16
    15d8:	db cf       	rjmp	.-74     	; 0x1590 <malloc+0x22>
    15da:	21 15       	cp	r18, r1
    15dc:	31 05       	cpc	r19, r1
    15de:	f9 f0       	breq	.+62     	; 0x161e <malloc+0xb0>
    15e0:	28 1b       	sub	r18, r24
    15e2:	39 0b       	sbc	r19, r25
    15e4:	24 30       	cpi	r18, 0x04	; 4
    15e6:	31 05       	cpc	r19, r1
    15e8:	80 f4       	brcc	.+32     	; 0x160a <malloc+0x9c>
    15ea:	8a 81       	ldd	r24, Y+2	; 0x02
    15ec:	9b 81       	ldd	r25, Y+3	; 0x03
    15ee:	61 15       	cp	r22, r1
    15f0:	71 05       	cpc	r23, r1
    15f2:	21 f0       	breq	.+8      	; 0x15fc <malloc+0x8e>
    15f4:	fb 01       	movw	r30, r22
    15f6:	93 83       	std	Z+3, r25	; 0x03
    15f8:	82 83       	std	Z+2, r24	; 0x02
    15fa:	04 c0       	rjmp	.+8      	; 0x1604 <malloc+0x96>
    15fc:	90 93 2f 05 	sts	0x052F, r25	; 0x80052f <__flp+0x1>
    1600:	80 93 2e 05 	sts	0x052E, r24	; 0x80052e <__flp>
    1604:	fe 01       	movw	r30, r28
    1606:	32 96       	adiw	r30, 0x02	; 2
    1608:	44 c0       	rjmp	.+136    	; 0x1692 <malloc+0x124>
    160a:	fe 01       	movw	r30, r28
    160c:	e2 0f       	add	r30, r18
    160e:	f3 1f       	adc	r31, r19
    1610:	81 93       	st	Z+, r24
    1612:	91 93       	st	Z+, r25
    1614:	22 50       	subi	r18, 0x02	; 2
    1616:	31 09       	sbc	r19, r1
    1618:	39 83       	std	Y+1, r19	; 0x01
    161a:	28 83       	st	Y, r18
    161c:	3a c0       	rjmp	.+116    	; 0x1692 <malloc+0x124>
    161e:	20 91 2c 05 	lds	r18, 0x052C	; 0x80052c <__brkval>
    1622:	30 91 2d 05 	lds	r19, 0x052D	; 0x80052d <__brkval+0x1>
    1626:	23 2b       	or	r18, r19
    1628:	41 f4       	brne	.+16     	; 0x163a <malloc+0xcc>
    162a:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    162e:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    1632:	30 93 2d 05 	sts	0x052D, r19	; 0x80052d <__brkval+0x1>
    1636:	20 93 2c 05 	sts	0x052C, r18	; 0x80052c <__brkval>
    163a:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    163e:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    1642:	21 15       	cp	r18, r1
    1644:	31 05       	cpc	r19, r1
    1646:	41 f4       	brne	.+16     	; 0x1658 <malloc+0xea>
    1648:	2d b7       	in	r18, 0x3d	; 61
    164a:	3e b7       	in	r19, 0x3e	; 62
    164c:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    1650:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    1654:	24 1b       	sub	r18, r20
    1656:	35 0b       	sbc	r19, r21
    1658:	e0 91 2c 05 	lds	r30, 0x052C	; 0x80052c <__brkval>
    165c:	f0 91 2d 05 	lds	r31, 0x052D	; 0x80052d <__brkval+0x1>
    1660:	e2 17       	cp	r30, r18
    1662:	f3 07       	cpc	r31, r19
    1664:	a0 f4       	brcc	.+40     	; 0x168e <malloc+0x120>
    1666:	2e 1b       	sub	r18, r30
    1668:	3f 0b       	sbc	r19, r31
    166a:	28 17       	cp	r18, r24
    166c:	39 07       	cpc	r19, r25
    166e:	78 f0       	brcs	.+30     	; 0x168e <malloc+0x120>
    1670:	ac 01       	movw	r20, r24
    1672:	4e 5f       	subi	r20, 0xFE	; 254
    1674:	5f 4f       	sbci	r21, 0xFF	; 255
    1676:	24 17       	cp	r18, r20
    1678:	35 07       	cpc	r19, r21
    167a:	48 f0       	brcs	.+18     	; 0x168e <malloc+0x120>
    167c:	4e 0f       	add	r20, r30
    167e:	5f 1f       	adc	r21, r31
    1680:	50 93 2d 05 	sts	0x052D, r21	; 0x80052d <__brkval+0x1>
    1684:	40 93 2c 05 	sts	0x052C, r20	; 0x80052c <__brkval>
    1688:	81 93       	st	Z+, r24
    168a:	91 93       	st	Z+, r25
    168c:	02 c0       	rjmp	.+4      	; 0x1692 <malloc+0x124>
    168e:	e0 e0       	ldi	r30, 0x00	; 0
    1690:	f0 e0       	ldi	r31, 0x00	; 0
    1692:	cf 01       	movw	r24, r30
    1694:	df 91       	pop	r29
    1696:	cf 91       	pop	r28
    1698:	1f 91       	pop	r17
    169a:	0f 91       	pop	r16
    169c:	08 95       	ret

0000169e <free>:
    169e:	cf 93       	push	r28
    16a0:	df 93       	push	r29
    16a2:	00 97       	sbiw	r24, 0x00	; 0
    16a4:	09 f4       	brne	.+2      	; 0x16a8 <free+0xa>
    16a6:	81 c0       	rjmp	.+258    	; 0x17aa <free+0x10c>
    16a8:	fc 01       	movw	r30, r24
    16aa:	32 97       	sbiw	r30, 0x02	; 2
    16ac:	13 82       	std	Z+3, r1	; 0x03
    16ae:	12 82       	std	Z+2, r1	; 0x02
    16b0:	a0 91 2e 05 	lds	r26, 0x052E	; 0x80052e <__flp>
    16b4:	b0 91 2f 05 	lds	r27, 0x052F	; 0x80052f <__flp+0x1>
    16b8:	10 97       	sbiw	r26, 0x00	; 0
    16ba:	81 f4       	brne	.+32     	; 0x16dc <free+0x3e>
    16bc:	20 81       	ld	r18, Z
    16be:	31 81       	ldd	r19, Z+1	; 0x01
    16c0:	82 0f       	add	r24, r18
    16c2:	93 1f       	adc	r25, r19
    16c4:	20 91 2c 05 	lds	r18, 0x052C	; 0x80052c <__brkval>
    16c8:	30 91 2d 05 	lds	r19, 0x052D	; 0x80052d <__brkval+0x1>
    16cc:	28 17       	cp	r18, r24
    16ce:	39 07       	cpc	r19, r25
    16d0:	51 f5       	brne	.+84     	; 0x1726 <free+0x88>
    16d2:	f0 93 2d 05 	sts	0x052D, r31	; 0x80052d <__brkval+0x1>
    16d6:	e0 93 2c 05 	sts	0x052C, r30	; 0x80052c <__brkval>
    16da:	67 c0       	rjmp	.+206    	; 0x17aa <free+0x10c>
    16dc:	ed 01       	movw	r28, r26
    16de:	20 e0       	ldi	r18, 0x00	; 0
    16e0:	30 e0       	ldi	r19, 0x00	; 0
    16e2:	ce 17       	cp	r28, r30
    16e4:	df 07       	cpc	r29, r31
    16e6:	40 f4       	brcc	.+16     	; 0x16f8 <free+0x5a>
    16e8:	4a 81       	ldd	r20, Y+2	; 0x02
    16ea:	5b 81       	ldd	r21, Y+3	; 0x03
    16ec:	9e 01       	movw	r18, r28
    16ee:	41 15       	cp	r20, r1
    16f0:	51 05       	cpc	r21, r1
    16f2:	f1 f0       	breq	.+60     	; 0x1730 <free+0x92>
    16f4:	ea 01       	movw	r28, r20
    16f6:	f5 cf       	rjmp	.-22     	; 0x16e2 <free+0x44>
    16f8:	d3 83       	std	Z+3, r29	; 0x03
    16fa:	c2 83       	std	Z+2, r28	; 0x02
    16fc:	40 81       	ld	r20, Z
    16fe:	51 81       	ldd	r21, Z+1	; 0x01
    1700:	84 0f       	add	r24, r20
    1702:	95 1f       	adc	r25, r21
    1704:	c8 17       	cp	r28, r24
    1706:	d9 07       	cpc	r29, r25
    1708:	59 f4       	brne	.+22     	; 0x1720 <free+0x82>
    170a:	88 81       	ld	r24, Y
    170c:	99 81       	ldd	r25, Y+1	; 0x01
    170e:	84 0f       	add	r24, r20
    1710:	95 1f       	adc	r25, r21
    1712:	02 96       	adiw	r24, 0x02	; 2
    1714:	91 83       	std	Z+1, r25	; 0x01
    1716:	80 83       	st	Z, r24
    1718:	8a 81       	ldd	r24, Y+2	; 0x02
    171a:	9b 81       	ldd	r25, Y+3	; 0x03
    171c:	93 83       	std	Z+3, r25	; 0x03
    171e:	82 83       	std	Z+2, r24	; 0x02
    1720:	21 15       	cp	r18, r1
    1722:	31 05       	cpc	r19, r1
    1724:	29 f4       	brne	.+10     	; 0x1730 <free+0x92>
    1726:	f0 93 2f 05 	sts	0x052F, r31	; 0x80052f <__flp+0x1>
    172a:	e0 93 2e 05 	sts	0x052E, r30	; 0x80052e <__flp>
    172e:	3d c0       	rjmp	.+122    	; 0x17aa <free+0x10c>
    1730:	e9 01       	movw	r28, r18
    1732:	fb 83       	std	Y+3, r31	; 0x03
    1734:	ea 83       	std	Y+2, r30	; 0x02
    1736:	49 91       	ld	r20, Y+
    1738:	59 91       	ld	r21, Y+
    173a:	c4 0f       	add	r28, r20
    173c:	d5 1f       	adc	r29, r21
    173e:	ec 17       	cp	r30, r28
    1740:	fd 07       	cpc	r31, r29
    1742:	61 f4       	brne	.+24     	; 0x175c <free+0xbe>
    1744:	80 81       	ld	r24, Z
    1746:	91 81       	ldd	r25, Z+1	; 0x01
    1748:	84 0f       	add	r24, r20
    174a:	95 1f       	adc	r25, r21
    174c:	02 96       	adiw	r24, 0x02	; 2
    174e:	e9 01       	movw	r28, r18
    1750:	99 83       	std	Y+1, r25	; 0x01
    1752:	88 83       	st	Y, r24
    1754:	82 81       	ldd	r24, Z+2	; 0x02
    1756:	93 81       	ldd	r25, Z+3	; 0x03
    1758:	9b 83       	std	Y+3, r25	; 0x03
    175a:	8a 83       	std	Y+2, r24	; 0x02
    175c:	e0 e0       	ldi	r30, 0x00	; 0
    175e:	f0 e0       	ldi	r31, 0x00	; 0
    1760:	12 96       	adiw	r26, 0x02	; 2
    1762:	8d 91       	ld	r24, X+
    1764:	9c 91       	ld	r25, X
    1766:	13 97       	sbiw	r26, 0x03	; 3
    1768:	00 97       	sbiw	r24, 0x00	; 0
    176a:	19 f0       	breq	.+6      	; 0x1772 <free+0xd4>
    176c:	fd 01       	movw	r30, r26
    176e:	dc 01       	movw	r26, r24
    1770:	f7 cf       	rjmp	.-18     	; 0x1760 <free+0xc2>
    1772:	8d 91       	ld	r24, X+
    1774:	9c 91       	ld	r25, X
    1776:	11 97       	sbiw	r26, 0x01	; 1
    1778:	9d 01       	movw	r18, r26
    177a:	2e 5f       	subi	r18, 0xFE	; 254
    177c:	3f 4f       	sbci	r19, 0xFF	; 255
    177e:	82 0f       	add	r24, r18
    1780:	93 1f       	adc	r25, r19
    1782:	20 91 2c 05 	lds	r18, 0x052C	; 0x80052c <__brkval>
    1786:	30 91 2d 05 	lds	r19, 0x052D	; 0x80052d <__brkval+0x1>
    178a:	28 17       	cp	r18, r24
    178c:	39 07       	cpc	r19, r25
    178e:	69 f4       	brne	.+26     	; 0x17aa <free+0x10c>
    1790:	30 97       	sbiw	r30, 0x00	; 0
    1792:	29 f4       	brne	.+10     	; 0x179e <free+0x100>
    1794:	10 92 2f 05 	sts	0x052F, r1	; 0x80052f <__flp+0x1>
    1798:	10 92 2e 05 	sts	0x052E, r1	; 0x80052e <__flp>
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <free+0x104>
    179e:	13 82       	std	Z+3, r1	; 0x03
    17a0:	12 82       	std	Z+2, r1	; 0x02
    17a2:	b0 93 2d 05 	sts	0x052D, r27	; 0x80052d <__brkval+0x1>
    17a6:	a0 93 2c 05 	sts	0x052C, r26	; 0x80052c <__brkval>
    17aa:	df 91       	pop	r29
    17ac:	cf 91       	pop	r28
    17ae:	08 95       	ret

000017b0 <sprintf>:
    17b0:	0f 93       	push	r16
    17b2:	1f 93       	push	r17
    17b4:	cf 93       	push	r28
    17b6:	df 93       	push	r29
    17b8:	cd b7       	in	r28, 0x3d	; 61
    17ba:	de b7       	in	r29, 0x3e	; 62
    17bc:	2e 97       	sbiw	r28, 0x0e	; 14
    17be:	0f b6       	in	r0, 0x3f	; 63
    17c0:	f8 94       	cli
    17c2:	de bf       	out	0x3e, r29	; 62
    17c4:	0f be       	out	0x3f, r0	; 63
    17c6:	cd bf       	out	0x3d, r28	; 61
    17c8:	0d 89       	ldd	r16, Y+21	; 0x15
    17ca:	1e 89       	ldd	r17, Y+22	; 0x16
    17cc:	86 e0       	ldi	r24, 0x06	; 6
    17ce:	8c 83       	std	Y+4, r24	; 0x04
    17d0:	1a 83       	std	Y+2, r17	; 0x02
    17d2:	09 83       	std	Y+1, r16	; 0x01
    17d4:	8f ef       	ldi	r24, 0xFF	; 255
    17d6:	9f e7       	ldi	r25, 0x7F	; 127
    17d8:	9e 83       	std	Y+6, r25	; 0x06
    17da:	8d 83       	std	Y+5, r24	; 0x05
    17dc:	ae 01       	movw	r20, r28
    17de:	47 5e       	subi	r20, 0xE7	; 231
    17e0:	5f 4f       	sbci	r21, 0xFF	; 255
    17e2:	6f 89       	ldd	r22, Y+23	; 0x17
    17e4:	78 8d       	ldd	r23, Y+24	; 0x18
    17e6:	ce 01       	movw	r24, r28
    17e8:	01 96       	adiw	r24, 0x01	; 1
    17ea:	10 d0       	rcall	.+32     	; 0x180c <vfprintf>
    17ec:	ef 81       	ldd	r30, Y+7	; 0x07
    17ee:	f8 85       	ldd	r31, Y+8	; 0x08
    17f0:	e0 0f       	add	r30, r16
    17f2:	f1 1f       	adc	r31, r17
    17f4:	10 82       	st	Z, r1
    17f6:	2e 96       	adiw	r28, 0x0e	; 14
    17f8:	0f b6       	in	r0, 0x3f	; 63
    17fa:	f8 94       	cli
    17fc:	de bf       	out	0x3e, r29	; 62
    17fe:	0f be       	out	0x3f, r0	; 63
    1800:	cd bf       	out	0x3d, r28	; 61
    1802:	df 91       	pop	r29
    1804:	cf 91       	pop	r28
    1806:	1f 91       	pop	r17
    1808:	0f 91       	pop	r16
    180a:	08 95       	ret

0000180c <vfprintf>:
    180c:	2f 92       	push	r2
    180e:	3f 92       	push	r3
    1810:	4f 92       	push	r4
    1812:	5f 92       	push	r5
    1814:	6f 92       	push	r6
    1816:	7f 92       	push	r7
    1818:	8f 92       	push	r8
    181a:	9f 92       	push	r9
    181c:	af 92       	push	r10
    181e:	bf 92       	push	r11
    1820:	cf 92       	push	r12
    1822:	df 92       	push	r13
    1824:	ef 92       	push	r14
    1826:	ff 92       	push	r15
    1828:	0f 93       	push	r16
    182a:	1f 93       	push	r17
    182c:	cf 93       	push	r28
    182e:	df 93       	push	r29
    1830:	cd b7       	in	r28, 0x3d	; 61
    1832:	de b7       	in	r29, 0x3e	; 62
    1834:	2b 97       	sbiw	r28, 0x0b	; 11
    1836:	0f b6       	in	r0, 0x3f	; 63
    1838:	f8 94       	cli
    183a:	de bf       	out	0x3e, r29	; 62
    183c:	0f be       	out	0x3f, r0	; 63
    183e:	cd bf       	out	0x3d, r28	; 61
    1840:	6c 01       	movw	r12, r24
    1842:	7b 01       	movw	r14, r22
    1844:	8a 01       	movw	r16, r20
    1846:	fc 01       	movw	r30, r24
    1848:	17 82       	std	Z+7, r1	; 0x07
    184a:	16 82       	std	Z+6, r1	; 0x06
    184c:	83 81       	ldd	r24, Z+3	; 0x03
    184e:	81 ff       	sbrs	r24, 1
    1850:	bf c1       	rjmp	.+894    	; 0x1bd0 <vfprintf+0x3c4>
    1852:	ce 01       	movw	r24, r28
    1854:	01 96       	adiw	r24, 0x01	; 1
    1856:	3c 01       	movw	r6, r24
    1858:	f6 01       	movw	r30, r12
    185a:	93 81       	ldd	r25, Z+3	; 0x03
    185c:	f7 01       	movw	r30, r14
    185e:	93 fd       	sbrc	r25, 3
    1860:	85 91       	lpm	r24, Z+
    1862:	93 ff       	sbrs	r25, 3
    1864:	81 91       	ld	r24, Z+
    1866:	7f 01       	movw	r14, r30
    1868:	88 23       	and	r24, r24
    186a:	09 f4       	brne	.+2      	; 0x186e <vfprintf+0x62>
    186c:	ad c1       	rjmp	.+858    	; 0x1bc8 <vfprintf+0x3bc>
    186e:	85 32       	cpi	r24, 0x25	; 37
    1870:	39 f4       	brne	.+14     	; 0x1880 <vfprintf+0x74>
    1872:	93 fd       	sbrc	r25, 3
    1874:	85 91       	lpm	r24, Z+
    1876:	93 ff       	sbrs	r25, 3
    1878:	81 91       	ld	r24, Z+
    187a:	7f 01       	movw	r14, r30
    187c:	85 32       	cpi	r24, 0x25	; 37
    187e:	21 f4       	brne	.+8      	; 0x1888 <vfprintf+0x7c>
    1880:	b6 01       	movw	r22, r12
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	d6 d1       	rcall	.+940    	; 0x1c32 <fputc>
    1886:	e8 cf       	rjmp	.-48     	; 0x1858 <vfprintf+0x4c>
    1888:	91 2c       	mov	r9, r1
    188a:	21 2c       	mov	r2, r1
    188c:	31 2c       	mov	r3, r1
    188e:	ff e1       	ldi	r31, 0x1F	; 31
    1890:	f3 15       	cp	r31, r3
    1892:	d8 f0       	brcs	.+54     	; 0x18ca <vfprintf+0xbe>
    1894:	8b 32       	cpi	r24, 0x2B	; 43
    1896:	79 f0       	breq	.+30     	; 0x18b6 <vfprintf+0xaa>
    1898:	38 f4       	brcc	.+14     	; 0x18a8 <vfprintf+0x9c>
    189a:	80 32       	cpi	r24, 0x20	; 32
    189c:	79 f0       	breq	.+30     	; 0x18bc <vfprintf+0xb0>
    189e:	83 32       	cpi	r24, 0x23	; 35
    18a0:	a1 f4       	brne	.+40     	; 0x18ca <vfprintf+0xbe>
    18a2:	23 2d       	mov	r18, r3
    18a4:	20 61       	ori	r18, 0x10	; 16
    18a6:	1d c0       	rjmp	.+58     	; 0x18e2 <vfprintf+0xd6>
    18a8:	8d 32       	cpi	r24, 0x2D	; 45
    18aa:	61 f0       	breq	.+24     	; 0x18c4 <vfprintf+0xb8>
    18ac:	80 33       	cpi	r24, 0x30	; 48
    18ae:	69 f4       	brne	.+26     	; 0x18ca <vfprintf+0xbe>
    18b0:	23 2d       	mov	r18, r3
    18b2:	21 60       	ori	r18, 0x01	; 1
    18b4:	16 c0       	rjmp	.+44     	; 0x18e2 <vfprintf+0xd6>
    18b6:	83 2d       	mov	r24, r3
    18b8:	82 60       	ori	r24, 0x02	; 2
    18ba:	38 2e       	mov	r3, r24
    18bc:	e3 2d       	mov	r30, r3
    18be:	e4 60       	ori	r30, 0x04	; 4
    18c0:	3e 2e       	mov	r3, r30
    18c2:	2a c0       	rjmp	.+84     	; 0x1918 <vfprintf+0x10c>
    18c4:	f3 2d       	mov	r31, r3
    18c6:	f8 60       	ori	r31, 0x08	; 8
    18c8:	1d c0       	rjmp	.+58     	; 0x1904 <vfprintf+0xf8>
    18ca:	37 fc       	sbrc	r3, 7
    18cc:	2d c0       	rjmp	.+90     	; 0x1928 <vfprintf+0x11c>
    18ce:	20 ed       	ldi	r18, 0xD0	; 208
    18d0:	28 0f       	add	r18, r24
    18d2:	2a 30       	cpi	r18, 0x0A	; 10
    18d4:	40 f0       	brcs	.+16     	; 0x18e6 <vfprintf+0xda>
    18d6:	8e 32       	cpi	r24, 0x2E	; 46
    18d8:	b9 f4       	brne	.+46     	; 0x1908 <vfprintf+0xfc>
    18da:	36 fc       	sbrc	r3, 6
    18dc:	75 c1       	rjmp	.+746    	; 0x1bc8 <vfprintf+0x3bc>
    18de:	23 2d       	mov	r18, r3
    18e0:	20 64       	ori	r18, 0x40	; 64
    18e2:	32 2e       	mov	r3, r18
    18e4:	19 c0       	rjmp	.+50     	; 0x1918 <vfprintf+0x10c>
    18e6:	36 fe       	sbrs	r3, 6
    18e8:	06 c0       	rjmp	.+12     	; 0x18f6 <vfprintf+0xea>
    18ea:	8a e0       	ldi	r24, 0x0A	; 10
    18ec:	98 9e       	mul	r9, r24
    18ee:	20 0d       	add	r18, r0
    18f0:	11 24       	eor	r1, r1
    18f2:	92 2e       	mov	r9, r18
    18f4:	11 c0       	rjmp	.+34     	; 0x1918 <vfprintf+0x10c>
    18f6:	ea e0       	ldi	r30, 0x0A	; 10
    18f8:	2e 9e       	mul	r2, r30
    18fa:	20 0d       	add	r18, r0
    18fc:	11 24       	eor	r1, r1
    18fe:	22 2e       	mov	r2, r18
    1900:	f3 2d       	mov	r31, r3
    1902:	f0 62       	ori	r31, 0x20	; 32
    1904:	3f 2e       	mov	r3, r31
    1906:	08 c0       	rjmp	.+16     	; 0x1918 <vfprintf+0x10c>
    1908:	8c 36       	cpi	r24, 0x6C	; 108
    190a:	21 f4       	brne	.+8      	; 0x1914 <vfprintf+0x108>
    190c:	83 2d       	mov	r24, r3
    190e:	80 68       	ori	r24, 0x80	; 128
    1910:	38 2e       	mov	r3, r24
    1912:	02 c0       	rjmp	.+4      	; 0x1918 <vfprintf+0x10c>
    1914:	88 36       	cpi	r24, 0x68	; 104
    1916:	41 f4       	brne	.+16     	; 0x1928 <vfprintf+0x11c>
    1918:	f7 01       	movw	r30, r14
    191a:	93 fd       	sbrc	r25, 3
    191c:	85 91       	lpm	r24, Z+
    191e:	93 ff       	sbrs	r25, 3
    1920:	81 91       	ld	r24, Z+
    1922:	7f 01       	movw	r14, r30
    1924:	81 11       	cpse	r24, r1
    1926:	b3 cf       	rjmp	.-154    	; 0x188e <vfprintf+0x82>
    1928:	98 2f       	mov	r25, r24
    192a:	9f 7d       	andi	r25, 0xDF	; 223
    192c:	95 54       	subi	r25, 0x45	; 69
    192e:	93 30       	cpi	r25, 0x03	; 3
    1930:	28 f4       	brcc	.+10     	; 0x193c <vfprintf+0x130>
    1932:	0c 5f       	subi	r16, 0xFC	; 252
    1934:	1f 4f       	sbci	r17, 0xFF	; 255
    1936:	9f e3       	ldi	r25, 0x3F	; 63
    1938:	99 83       	std	Y+1, r25	; 0x01
    193a:	0d c0       	rjmp	.+26     	; 0x1956 <vfprintf+0x14a>
    193c:	83 36       	cpi	r24, 0x63	; 99
    193e:	31 f0       	breq	.+12     	; 0x194c <vfprintf+0x140>
    1940:	83 37       	cpi	r24, 0x73	; 115
    1942:	71 f0       	breq	.+28     	; 0x1960 <vfprintf+0x154>
    1944:	83 35       	cpi	r24, 0x53	; 83
    1946:	09 f0       	breq	.+2      	; 0x194a <vfprintf+0x13e>
    1948:	55 c0       	rjmp	.+170    	; 0x19f4 <vfprintf+0x1e8>
    194a:	20 c0       	rjmp	.+64     	; 0x198c <vfprintf+0x180>
    194c:	f8 01       	movw	r30, r16
    194e:	80 81       	ld	r24, Z
    1950:	89 83       	std	Y+1, r24	; 0x01
    1952:	0e 5f       	subi	r16, 0xFE	; 254
    1954:	1f 4f       	sbci	r17, 0xFF	; 255
    1956:	88 24       	eor	r8, r8
    1958:	83 94       	inc	r8
    195a:	91 2c       	mov	r9, r1
    195c:	53 01       	movw	r10, r6
    195e:	12 c0       	rjmp	.+36     	; 0x1984 <vfprintf+0x178>
    1960:	28 01       	movw	r4, r16
    1962:	f2 e0       	ldi	r31, 0x02	; 2
    1964:	4f 0e       	add	r4, r31
    1966:	51 1c       	adc	r5, r1
    1968:	f8 01       	movw	r30, r16
    196a:	a0 80       	ld	r10, Z
    196c:	b1 80       	ldd	r11, Z+1	; 0x01
    196e:	36 fe       	sbrs	r3, 6
    1970:	03 c0       	rjmp	.+6      	; 0x1978 <vfprintf+0x16c>
    1972:	69 2d       	mov	r22, r9
    1974:	70 e0       	ldi	r23, 0x00	; 0
    1976:	02 c0       	rjmp	.+4      	; 0x197c <vfprintf+0x170>
    1978:	6f ef       	ldi	r22, 0xFF	; 255
    197a:	7f ef       	ldi	r23, 0xFF	; 255
    197c:	c5 01       	movw	r24, r10
    197e:	4e d1       	rcall	.+668    	; 0x1c1c <strnlen>
    1980:	4c 01       	movw	r8, r24
    1982:	82 01       	movw	r16, r4
    1984:	f3 2d       	mov	r31, r3
    1986:	ff 77       	andi	r31, 0x7F	; 127
    1988:	3f 2e       	mov	r3, r31
    198a:	15 c0       	rjmp	.+42     	; 0x19b6 <vfprintf+0x1aa>
    198c:	28 01       	movw	r4, r16
    198e:	22 e0       	ldi	r18, 0x02	; 2
    1990:	42 0e       	add	r4, r18
    1992:	51 1c       	adc	r5, r1
    1994:	f8 01       	movw	r30, r16
    1996:	a0 80       	ld	r10, Z
    1998:	b1 80       	ldd	r11, Z+1	; 0x01
    199a:	36 fe       	sbrs	r3, 6
    199c:	03 c0       	rjmp	.+6      	; 0x19a4 <vfprintf+0x198>
    199e:	69 2d       	mov	r22, r9
    19a0:	70 e0       	ldi	r23, 0x00	; 0
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <vfprintf+0x19c>
    19a4:	6f ef       	ldi	r22, 0xFF	; 255
    19a6:	7f ef       	ldi	r23, 0xFF	; 255
    19a8:	c5 01       	movw	r24, r10
    19aa:	2d d1       	rcall	.+602    	; 0x1c06 <strnlen_P>
    19ac:	4c 01       	movw	r8, r24
    19ae:	f3 2d       	mov	r31, r3
    19b0:	f0 68       	ori	r31, 0x80	; 128
    19b2:	3f 2e       	mov	r3, r31
    19b4:	82 01       	movw	r16, r4
    19b6:	33 fc       	sbrc	r3, 3
    19b8:	19 c0       	rjmp	.+50     	; 0x19ec <vfprintf+0x1e0>
    19ba:	82 2d       	mov	r24, r2
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	88 16       	cp	r8, r24
    19c0:	99 06       	cpc	r9, r25
    19c2:	a0 f4       	brcc	.+40     	; 0x19ec <vfprintf+0x1e0>
    19c4:	b6 01       	movw	r22, r12
    19c6:	80 e2       	ldi	r24, 0x20	; 32
    19c8:	90 e0       	ldi	r25, 0x00	; 0
    19ca:	33 d1       	rcall	.+614    	; 0x1c32 <fputc>
    19cc:	2a 94       	dec	r2
    19ce:	f5 cf       	rjmp	.-22     	; 0x19ba <vfprintf+0x1ae>
    19d0:	f5 01       	movw	r30, r10
    19d2:	37 fc       	sbrc	r3, 7
    19d4:	85 91       	lpm	r24, Z+
    19d6:	37 fe       	sbrs	r3, 7
    19d8:	81 91       	ld	r24, Z+
    19da:	5f 01       	movw	r10, r30
    19dc:	b6 01       	movw	r22, r12
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	28 d1       	rcall	.+592    	; 0x1c32 <fputc>
    19e2:	21 10       	cpse	r2, r1
    19e4:	2a 94       	dec	r2
    19e6:	21 e0       	ldi	r18, 0x01	; 1
    19e8:	82 1a       	sub	r8, r18
    19ea:	91 08       	sbc	r9, r1
    19ec:	81 14       	cp	r8, r1
    19ee:	91 04       	cpc	r9, r1
    19f0:	79 f7       	brne	.-34     	; 0x19d0 <vfprintf+0x1c4>
    19f2:	e1 c0       	rjmp	.+450    	; 0x1bb6 <vfprintf+0x3aa>
    19f4:	84 36       	cpi	r24, 0x64	; 100
    19f6:	11 f0       	breq	.+4      	; 0x19fc <vfprintf+0x1f0>
    19f8:	89 36       	cpi	r24, 0x69	; 105
    19fa:	39 f5       	brne	.+78     	; 0x1a4a <vfprintf+0x23e>
    19fc:	f8 01       	movw	r30, r16
    19fe:	37 fe       	sbrs	r3, 7
    1a00:	07 c0       	rjmp	.+14     	; 0x1a10 <vfprintf+0x204>
    1a02:	60 81       	ld	r22, Z
    1a04:	71 81       	ldd	r23, Z+1	; 0x01
    1a06:	82 81       	ldd	r24, Z+2	; 0x02
    1a08:	93 81       	ldd	r25, Z+3	; 0x03
    1a0a:	0c 5f       	subi	r16, 0xFC	; 252
    1a0c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a0e:	08 c0       	rjmp	.+16     	; 0x1a20 <vfprintf+0x214>
    1a10:	60 81       	ld	r22, Z
    1a12:	71 81       	ldd	r23, Z+1	; 0x01
    1a14:	07 2e       	mov	r0, r23
    1a16:	00 0c       	add	r0, r0
    1a18:	88 0b       	sbc	r24, r24
    1a1a:	99 0b       	sbc	r25, r25
    1a1c:	0e 5f       	subi	r16, 0xFE	; 254
    1a1e:	1f 4f       	sbci	r17, 0xFF	; 255
    1a20:	f3 2d       	mov	r31, r3
    1a22:	ff 76       	andi	r31, 0x6F	; 111
    1a24:	3f 2e       	mov	r3, r31
    1a26:	97 ff       	sbrs	r25, 7
    1a28:	09 c0       	rjmp	.+18     	; 0x1a3c <vfprintf+0x230>
    1a2a:	90 95       	com	r25
    1a2c:	80 95       	com	r24
    1a2e:	70 95       	com	r23
    1a30:	61 95       	neg	r22
    1a32:	7f 4f       	sbci	r23, 0xFF	; 255
    1a34:	8f 4f       	sbci	r24, 0xFF	; 255
    1a36:	9f 4f       	sbci	r25, 0xFF	; 255
    1a38:	f0 68       	ori	r31, 0x80	; 128
    1a3a:	3f 2e       	mov	r3, r31
    1a3c:	2a e0       	ldi	r18, 0x0A	; 10
    1a3e:	30 e0       	ldi	r19, 0x00	; 0
    1a40:	a3 01       	movw	r20, r6
    1a42:	33 d1       	rcall	.+614    	; 0x1caa <__ultoa_invert>
    1a44:	88 2e       	mov	r8, r24
    1a46:	86 18       	sub	r8, r6
    1a48:	44 c0       	rjmp	.+136    	; 0x1ad2 <vfprintf+0x2c6>
    1a4a:	85 37       	cpi	r24, 0x75	; 117
    1a4c:	31 f4       	brne	.+12     	; 0x1a5a <vfprintf+0x24e>
    1a4e:	23 2d       	mov	r18, r3
    1a50:	2f 7e       	andi	r18, 0xEF	; 239
    1a52:	b2 2e       	mov	r11, r18
    1a54:	2a e0       	ldi	r18, 0x0A	; 10
    1a56:	30 e0       	ldi	r19, 0x00	; 0
    1a58:	25 c0       	rjmp	.+74     	; 0x1aa4 <vfprintf+0x298>
    1a5a:	93 2d       	mov	r25, r3
    1a5c:	99 7f       	andi	r25, 0xF9	; 249
    1a5e:	b9 2e       	mov	r11, r25
    1a60:	8f 36       	cpi	r24, 0x6F	; 111
    1a62:	c1 f0       	breq	.+48     	; 0x1a94 <vfprintf+0x288>
    1a64:	18 f4       	brcc	.+6      	; 0x1a6c <vfprintf+0x260>
    1a66:	88 35       	cpi	r24, 0x58	; 88
    1a68:	79 f0       	breq	.+30     	; 0x1a88 <vfprintf+0x27c>
    1a6a:	ae c0       	rjmp	.+348    	; 0x1bc8 <vfprintf+0x3bc>
    1a6c:	80 37       	cpi	r24, 0x70	; 112
    1a6e:	19 f0       	breq	.+6      	; 0x1a76 <vfprintf+0x26a>
    1a70:	88 37       	cpi	r24, 0x78	; 120
    1a72:	21 f0       	breq	.+8      	; 0x1a7c <vfprintf+0x270>
    1a74:	a9 c0       	rjmp	.+338    	; 0x1bc8 <vfprintf+0x3bc>
    1a76:	e9 2f       	mov	r30, r25
    1a78:	e0 61       	ori	r30, 0x10	; 16
    1a7a:	be 2e       	mov	r11, r30
    1a7c:	b4 fe       	sbrs	r11, 4
    1a7e:	0d c0       	rjmp	.+26     	; 0x1a9a <vfprintf+0x28e>
    1a80:	fb 2d       	mov	r31, r11
    1a82:	f4 60       	ori	r31, 0x04	; 4
    1a84:	bf 2e       	mov	r11, r31
    1a86:	09 c0       	rjmp	.+18     	; 0x1a9a <vfprintf+0x28e>
    1a88:	34 fe       	sbrs	r3, 4
    1a8a:	0a c0       	rjmp	.+20     	; 0x1aa0 <vfprintf+0x294>
    1a8c:	29 2f       	mov	r18, r25
    1a8e:	26 60       	ori	r18, 0x06	; 6
    1a90:	b2 2e       	mov	r11, r18
    1a92:	06 c0       	rjmp	.+12     	; 0x1aa0 <vfprintf+0x294>
    1a94:	28 e0       	ldi	r18, 0x08	; 8
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	05 c0       	rjmp	.+10     	; 0x1aa4 <vfprintf+0x298>
    1a9a:	20 e1       	ldi	r18, 0x10	; 16
    1a9c:	30 e0       	ldi	r19, 0x00	; 0
    1a9e:	02 c0       	rjmp	.+4      	; 0x1aa4 <vfprintf+0x298>
    1aa0:	20 e1       	ldi	r18, 0x10	; 16
    1aa2:	32 e0       	ldi	r19, 0x02	; 2
    1aa4:	f8 01       	movw	r30, r16
    1aa6:	b7 fe       	sbrs	r11, 7
    1aa8:	07 c0       	rjmp	.+14     	; 0x1ab8 <vfprintf+0x2ac>
    1aaa:	60 81       	ld	r22, Z
    1aac:	71 81       	ldd	r23, Z+1	; 0x01
    1aae:	82 81       	ldd	r24, Z+2	; 0x02
    1ab0:	93 81       	ldd	r25, Z+3	; 0x03
    1ab2:	0c 5f       	subi	r16, 0xFC	; 252
    1ab4:	1f 4f       	sbci	r17, 0xFF	; 255
    1ab6:	06 c0       	rjmp	.+12     	; 0x1ac4 <vfprintf+0x2b8>
    1ab8:	60 81       	ld	r22, Z
    1aba:	71 81       	ldd	r23, Z+1	; 0x01
    1abc:	80 e0       	ldi	r24, 0x00	; 0
    1abe:	90 e0       	ldi	r25, 0x00	; 0
    1ac0:	0e 5f       	subi	r16, 0xFE	; 254
    1ac2:	1f 4f       	sbci	r17, 0xFF	; 255
    1ac4:	a3 01       	movw	r20, r6
    1ac6:	f1 d0       	rcall	.+482    	; 0x1caa <__ultoa_invert>
    1ac8:	88 2e       	mov	r8, r24
    1aca:	86 18       	sub	r8, r6
    1acc:	fb 2d       	mov	r31, r11
    1ace:	ff 77       	andi	r31, 0x7F	; 127
    1ad0:	3f 2e       	mov	r3, r31
    1ad2:	36 fe       	sbrs	r3, 6
    1ad4:	0d c0       	rjmp	.+26     	; 0x1af0 <vfprintf+0x2e4>
    1ad6:	23 2d       	mov	r18, r3
    1ad8:	2e 7f       	andi	r18, 0xFE	; 254
    1ada:	a2 2e       	mov	r10, r18
    1adc:	89 14       	cp	r8, r9
    1ade:	58 f4       	brcc	.+22     	; 0x1af6 <vfprintf+0x2ea>
    1ae0:	34 fe       	sbrs	r3, 4
    1ae2:	0b c0       	rjmp	.+22     	; 0x1afa <vfprintf+0x2ee>
    1ae4:	32 fc       	sbrc	r3, 2
    1ae6:	09 c0       	rjmp	.+18     	; 0x1afa <vfprintf+0x2ee>
    1ae8:	83 2d       	mov	r24, r3
    1aea:	8e 7e       	andi	r24, 0xEE	; 238
    1aec:	a8 2e       	mov	r10, r24
    1aee:	05 c0       	rjmp	.+10     	; 0x1afa <vfprintf+0x2ee>
    1af0:	b8 2c       	mov	r11, r8
    1af2:	a3 2c       	mov	r10, r3
    1af4:	03 c0       	rjmp	.+6      	; 0x1afc <vfprintf+0x2f0>
    1af6:	b8 2c       	mov	r11, r8
    1af8:	01 c0       	rjmp	.+2      	; 0x1afc <vfprintf+0x2f0>
    1afa:	b9 2c       	mov	r11, r9
    1afc:	a4 fe       	sbrs	r10, 4
    1afe:	0f c0       	rjmp	.+30     	; 0x1b1e <vfprintf+0x312>
    1b00:	fe 01       	movw	r30, r28
    1b02:	e8 0d       	add	r30, r8
    1b04:	f1 1d       	adc	r31, r1
    1b06:	80 81       	ld	r24, Z
    1b08:	80 33       	cpi	r24, 0x30	; 48
    1b0a:	21 f4       	brne	.+8      	; 0x1b14 <vfprintf+0x308>
    1b0c:	9a 2d       	mov	r25, r10
    1b0e:	99 7e       	andi	r25, 0xE9	; 233
    1b10:	a9 2e       	mov	r10, r25
    1b12:	09 c0       	rjmp	.+18     	; 0x1b26 <vfprintf+0x31a>
    1b14:	a2 fe       	sbrs	r10, 2
    1b16:	06 c0       	rjmp	.+12     	; 0x1b24 <vfprintf+0x318>
    1b18:	b3 94       	inc	r11
    1b1a:	b3 94       	inc	r11
    1b1c:	04 c0       	rjmp	.+8      	; 0x1b26 <vfprintf+0x31a>
    1b1e:	8a 2d       	mov	r24, r10
    1b20:	86 78       	andi	r24, 0x86	; 134
    1b22:	09 f0       	breq	.+2      	; 0x1b26 <vfprintf+0x31a>
    1b24:	b3 94       	inc	r11
    1b26:	a3 fc       	sbrc	r10, 3
    1b28:	10 c0       	rjmp	.+32     	; 0x1b4a <vfprintf+0x33e>
    1b2a:	a0 fe       	sbrs	r10, 0
    1b2c:	06 c0       	rjmp	.+12     	; 0x1b3a <vfprintf+0x32e>
    1b2e:	b2 14       	cp	r11, r2
    1b30:	80 f4       	brcc	.+32     	; 0x1b52 <vfprintf+0x346>
    1b32:	28 0c       	add	r2, r8
    1b34:	92 2c       	mov	r9, r2
    1b36:	9b 18       	sub	r9, r11
    1b38:	0d c0       	rjmp	.+26     	; 0x1b54 <vfprintf+0x348>
    1b3a:	b2 14       	cp	r11, r2
    1b3c:	58 f4       	brcc	.+22     	; 0x1b54 <vfprintf+0x348>
    1b3e:	b6 01       	movw	r22, r12
    1b40:	80 e2       	ldi	r24, 0x20	; 32
    1b42:	90 e0       	ldi	r25, 0x00	; 0
    1b44:	76 d0       	rcall	.+236    	; 0x1c32 <fputc>
    1b46:	b3 94       	inc	r11
    1b48:	f8 cf       	rjmp	.-16     	; 0x1b3a <vfprintf+0x32e>
    1b4a:	b2 14       	cp	r11, r2
    1b4c:	18 f4       	brcc	.+6      	; 0x1b54 <vfprintf+0x348>
    1b4e:	2b 18       	sub	r2, r11
    1b50:	02 c0       	rjmp	.+4      	; 0x1b56 <vfprintf+0x34a>
    1b52:	98 2c       	mov	r9, r8
    1b54:	21 2c       	mov	r2, r1
    1b56:	a4 fe       	sbrs	r10, 4
    1b58:	0f c0       	rjmp	.+30     	; 0x1b78 <vfprintf+0x36c>
    1b5a:	b6 01       	movw	r22, r12
    1b5c:	80 e3       	ldi	r24, 0x30	; 48
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	68 d0       	rcall	.+208    	; 0x1c32 <fputc>
    1b62:	a2 fe       	sbrs	r10, 2
    1b64:	16 c0       	rjmp	.+44     	; 0x1b92 <vfprintf+0x386>
    1b66:	a1 fc       	sbrc	r10, 1
    1b68:	03 c0       	rjmp	.+6      	; 0x1b70 <vfprintf+0x364>
    1b6a:	88 e7       	ldi	r24, 0x78	; 120
    1b6c:	90 e0       	ldi	r25, 0x00	; 0
    1b6e:	02 c0       	rjmp	.+4      	; 0x1b74 <vfprintf+0x368>
    1b70:	88 e5       	ldi	r24, 0x58	; 88
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	b6 01       	movw	r22, r12
    1b76:	0c c0       	rjmp	.+24     	; 0x1b90 <vfprintf+0x384>
    1b78:	8a 2d       	mov	r24, r10
    1b7a:	86 78       	andi	r24, 0x86	; 134
    1b7c:	51 f0       	breq	.+20     	; 0x1b92 <vfprintf+0x386>
    1b7e:	a1 fe       	sbrs	r10, 1
    1b80:	02 c0       	rjmp	.+4      	; 0x1b86 <vfprintf+0x37a>
    1b82:	8b e2       	ldi	r24, 0x2B	; 43
    1b84:	01 c0       	rjmp	.+2      	; 0x1b88 <vfprintf+0x37c>
    1b86:	80 e2       	ldi	r24, 0x20	; 32
    1b88:	a7 fc       	sbrc	r10, 7
    1b8a:	8d e2       	ldi	r24, 0x2D	; 45
    1b8c:	b6 01       	movw	r22, r12
    1b8e:	90 e0       	ldi	r25, 0x00	; 0
    1b90:	50 d0       	rcall	.+160    	; 0x1c32 <fputc>
    1b92:	89 14       	cp	r8, r9
    1b94:	30 f4       	brcc	.+12     	; 0x1ba2 <vfprintf+0x396>
    1b96:	b6 01       	movw	r22, r12
    1b98:	80 e3       	ldi	r24, 0x30	; 48
    1b9a:	90 e0       	ldi	r25, 0x00	; 0
    1b9c:	4a d0       	rcall	.+148    	; 0x1c32 <fputc>
    1b9e:	9a 94       	dec	r9
    1ba0:	f8 cf       	rjmp	.-16     	; 0x1b92 <vfprintf+0x386>
    1ba2:	8a 94       	dec	r8
    1ba4:	f3 01       	movw	r30, r6
    1ba6:	e8 0d       	add	r30, r8
    1ba8:	f1 1d       	adc	r31, r1
    1baa:	80 81       	ld	r24, Z
    1bac:	b6 01       	movw	r22, r12
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	40 d0       	rcall	.+128    	; 0x1c32 <fputc>
    1bb2:	81 10       	cpse	r8, r1
    1bb4:	f6 cf       	rjmp	.-20     	; 0x1ba2 <vfprintf+0x396>
    1bb6:	22 20       	and	r2, r2
    1bb8:	09 f4       	brne	.+2      	; 0x1bbc <vfprintf+0x3b0>
    1bba:	4e ce       	rjmp	.-868    	; 0x1858 <vfprintf+0x4c>
    1bbc:	b6 01       	movw	r22, r12
    1bbe:	80 e2       	ldi	r24, 0x20	; 32
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	37 d0       	rcall	.+110    	; 0x1c32 <fputc>
    1bc4:	2a 94       	dec	r2
    1bc6:	f7 cf       	rjmp	.-18     	; 0x1bb6 <vfprintf+0x3aa>
    1bc8:	f6 01       	movw	r30, r12
    1bca:	86 81       	ldd	r24, Z+6	; 0x06
    1bcc:	97 81       	ldd	r25, Z+7	; 0x07
    1bce:	02 c0       	rjmp	.+4      	; 0x1bd4 <vfprintf+0x3c8>
    1bd0:	8f ef       	ldi	r24, 0xFF	; 255
    1bd2:	9f ef       	ldi	r25, 0xFF	; 255
    1bd4:	2b 96       	adiw	r28, 0x0b	; 11
    1bd6:	0f b6       	in	r0, 0x3f	; 63
    1bd8:	f8 94       	cli
    1bda:	de bf       	out	0x3e, r29	; 62
    1bdc:	0f be       	out	0x3f, r0	; 63
    1bde:	cd bf       	out	0x3d, r28	; 61
    1be0:	df 91       	pop	r29
    1be2:	cf 91       	pop	r28
    1be4:	1f 91       	pop	r17
    1be6:	0f 91       	pop	r16
    1be8:	ff 90       	pop	r15
    1bea:	ef 90       	pop	r14
    1bec:	df 90       	pop	r13
    1bee:	cf 90       	pop	r12
    1bf0:	bf 90       	pop	r11
    1bf2:	af 90       	pop	r10
    1bf4:	9f 90       	pop	r9
    1bf6:	8f 90       	pop	r8
    1bf8:	7f 90       	pop	r7
    1bfa:	6f 90       	pop	r6
    1bfc:	5f 90       	pop	r5
    1bfe:	4f 90       	pop	r4
    1c00:	3f 90       	pop	r3
    1c02:	2f 90       	pop	r2
    1c04:	08 95       	ret

00001c06 <strnlen_P>:
    1c06:	fc 01       	movw	r30, r24
    1c08:	05 90       	lpm	r0, Z+
    1c0a:	61 50       	subi	r22, 0x01	; 1
    1c0c:	70 40       	sbci	r23, 0x00	; 0
    1c0e:	01 10       	cpse	r0, r1
    1c10:	d8 f7       	brcc	.-10     	; 0x1c08 <strnlen_P+0x2>
    1c12:	80 95       	com	r24
    1c14:	90 95       	com	r25
    1c16:	8e 0f       	add	r24, r30
    1c18:	9f 1f       	adc	r25, r31
    1c1a:	08 95       	ret

00001c1c <strnlen>:
    1c1c:	fc 01       	movw	r30, r24
    1c1e:	61 50       	subi	r22, 0x01	; 1
    1c20:	70 40       	sbci	r23, 0x00	; 0
    1c22:	01 90       	ld	r0, Z+
    1c24:	01 10       	cpse	r0, r1
    1c26:	d8 f7       	brcc	.-10     	; 0x1c1e <strnlen+0x2>
    1c28:	80 95       	com	r24
    1c2a:	90 95       	com	r25
    1c2c:	8e 0f       	add	r24, r30
    1c2e:	9f 1f       	adc	r25, r31
    1c30:	08 95       	ret

00001c32 <fputc>:
    1c32:	0f 93       	push	r16
    1c34:	1f 93       	push	r17
    1c36:	cf 93       	push	r28
    1c38:	df 93       	push	r29
    1c3a:	fb 01       	movw	r30, r22
    1c3c:	23 81       	ldd	r18, Z+3	; 0x03
    1c3e:	21 fd       	sbrc	r18, 1
    1c40:	03 c0       	rjmp	.+6      	; 0x1c48 <fputc+0x16>
    1c42:	8f ef       	ldi	r24, 0xFF	; 255
    1c44:	9f ef       	ldi	r25, 0xFF	; 255
    1c46:	2c c0       	rjmp	.+88     	; 0x1ca0 <fputc+0x6e>
    1c48:	22 ff       	sbrs	r18, 2
    1c4a:	16 c0       	rjmp	.+44     	; 0x1c78 <fputc+0x46>
    1c4c:	46 81       	ldd	r20, Z+6	; 0x06
    1c4e:	57 81       	ldd	r21, Z+7	; 0x07
    1c50:	24 81       	ldd	r18, Z+4	; 0x04
    1c52:	35 81       	ldd	r19, Z+5	; 0x05
    1c54:	42 17       	cp	r20, r18
    1c56:	53 07       	cpc	r21, r19
    1c58:	44 f4       	brge	.+16     	; 0x1c6a <fputc+0x38>
    1c5a:	a0 81       	ld	r26, Z
    1c5c:	b1 81       	ldd	r27, Z+1	; 0x01
    1c5e:	9d 01       	movw	r18, r26
    1c60:	2f 5f       	subi	r18, 0xFF	; 255
    1c62:	3f 4f       	sbci	r19, 0xFF	; 255
    1c64:	31 83       	std	Z+1, r19	; 0x01
    1c66:	20 83       	st	Z, r18
    1c68:	8c 93       	st	X, r24
    1c6a:	26 81       	ldd	r18, Z+6	; 0x06
    1c6c:	37 81       	ldd	r19, Z+7	; 0x07
    1c6e:	2f 5f       	subi	r18, 0xFF	; 255
    1c70:	3f 4f       	sbci	r19, 0xFF	; 255
    1c72:	37 83       	std	Z+7, r19	; 0x07
    1c74:	26 83       	std	Z+6, r18	; 0x06
    1c76:	14 c0       	rjmp	.+40     	; 0x1ca0 <fputc+0x6e>
    1c78:	8b 01       	movw	r16, r22
    1c7a:	ec 01       	movw	r28, r24
    1c7c:	fb 01       	movw	r30, r22
    1c7e:	00 84       	ldd	r0, Z+8	; 0x08
    1c80:	f1 85       	ldd	r31, Z+9	; 0x09
    1c82:	e0 2d       	mov	r30, r0
    1c84:	09 95       	icall
    1c86:	89 2b       	or	r24, r25
    1c88:	e1 f6       	brne	.-72     	; 0x1c42 <fputc+0x10>
    1c8a:	d8 01       	movw	r26, r16
    1c8c:	16 96       	adiw	r26, 0x06	; 6
    1c8e:	8d 91       	ld	r24, X+
    1c90:	9c 91       	ld	r25, X
    1c92:	17 97       	sbiw	r26, 0x07	; 7
    1c94:	01 96       	adiw	r24, 0x01	; 1
    1c96:	17 96       	adiw	r26, 0x07	; 7
    1c98:	9c 93       	st	X, r25
    1c9a:	8e 93       	st	-X, r24
    1c9c:	16 97       	sbiw	r26, 0x06	; 6
    1c9e:	ce 01       	movw	r24, r28
    1ca0:	df 91       	pop	r29
    1ca2:	cf 91       	pop	r28
    1ca4:	1f 91       	pop	r17
    1ca6:	0f 91       	pop	r16
    1ca8:	08 95       	ret

00001caa <__ultoa_invert>:
    1caa:	fa 01       	movw	r30, r20
    1cac:	aa 27       	eor	r26, r26
    1cae:	28 30       	cpi	r18, 0x08	; 8
    1cb0:	51 f1       	breq	.+84     	; 0x1d06 <__ultoa_invert+0x5c>
    1cb2:	20 31       	cpi	r18, 0x10	; 16
    1cb4:	81 f1       	breq	.+96     	; 0x1d16 <__ultoa_invert+0x6c>
    1cb6:	e8 94       	clt
    1cb8:	6f 93       	push	r22
    1cba:	6e 7f       	andi	r22, 0xFE	; 254
    1cbc:	6e 5f       	subi	r22, 0xFE	; 254
    1cbe:	7f 4f       	sbci	r23, 0xFF	; 255
    1cc0:	8f 4f       	sbci	r24, 0xFF	; 255
    1cc2:	9f 4f       	sbci	r25, 0xFF	; 255
    1cc4:	af 4f       	sbci	r26, 0xFF	; 255
    1cc6:	b1 e0       	ldi	r27, 0x01	; 1
    1cc8:	3e d0       	rcall	.+124    	; 0x1d46 <__ultoa_invert+0x9c>
    1cca:	b4 e0       	ldi	r27, 0x04	; 4
    1ccc:	3c d0       	rcall	.+120    	; 0x1d46 <__ultoa_invert+0x9c>
    1cce:	67 0f       	add	r22, r23
    1cd0:	78 1f       	adc	r23, r24
    1cd2:	89 1f       	adc	r24, r25
    1cd4:	9a 1f       	adc	r25, r26
    1cd6:	a1 1d       	adc	r26, r1
    1cd8:	68 0f       	add	r22, r24
    1cda:	79 1f       	adc	r23, r25
    1cdc:	8a 1f       	adc	r24, r26
    1cde:	91 1d       	adc	r25, r1
    1ce0:	a1 1d       	adc	r26, r1
    1ce2:	6a 0f       	add	r22, r26
    1ce4:	71 1d       	adc	r23, r1
    1ce6:	81 1d       	adc	r24, r1
    1ce8:	91 1d       	adc	r25, r1
    1cea:	a1 1d       	adc	r26, r1
    1cec:	20 d0       	rcall	.+64     	; 0x1d2e <__ultoa_invert+0x84>
    1cee:	09 f4       	brne	.+2      	; 0x1cf2 <__ultoa_invert+0x48>
    1cf0:	68 94       	set
    1cf2:	3f 91       	pop	r19
    1cf4:	2a e0       	ldi	r18, 0x0A	; 10
    1cf6:	26 9f       	mul	r18, r22
    1cf8:	11 24       	eor	r1, r1
    1cfa:	30 19       	sub	r19, r0
    1cfc:	30 5d       	subi	r19, 0xD0	; 208
    1cfe:	31 93       	st	Z+, r19
    1d00:	de f6       	brtc	.-74     	; 0x1cb8 <__ultoa_invert+0xe>
    1d02:	cf 01       	movw	r24, r30
    1d04:	08 95       	ret
    1d06:	46 2f       	mov	r20, r22
    1d08:	47 70       	andi	r20, 0x07	; 7
    1d0a:	40 5d       	subi	r20, 0xD0	; 208
    1d0c:	41 93       	st	Z+, r20
    1d0e:	b3 e0       	ldi	r27, 0x03	; 3
    1d10:	0f d0       	rcall	.+30     	; 0x1d30 <__ultoa_invert+0x86>
    1d12:	c9 f7       	brne	.-14     	; 0x1d06 <__ultoa_invert+0x5c>
    1d14:	f6 cf       	rjmp	.-20     	; 0x1d02 <__ultoa_invert+0x58>
    1d16:	46 2f       	mov	r20, r22
    1d18:	4f 70       	andi	r20, 0x0F	; 15
    1d1a:	40 5d       	subi	r20, 0xD0	; 208
    1d1c:	4a 33       	cpi	r20, 0x3A	; 58
    1d1e:	18 f0       	brcs	.+6      	; 0x1d26 <__ultoa_invert+0x7c>
    1d20:	49 5d       	subi	r20, 0xD9	; 217
    1d22:	31 fd       	sbrc	r19, 1
    1d24:	40 52       	subi	r20, 0x20	; 32
    1d26:	41 93       	st	Z+, r20
    1d28:	02 d0       	rcall	.+4      	; 0x1d2e <__ultoa_invert+0x84>
    1d2a:	a9 f7       	brne	.-22     	; 0x1d16 <__ultoa_invert+0x6c>
    1d2c:	ea cf       	rjmp	.-44     	; 0x1d02 <__ultoa_invert+0x58>
    1d2e:	b4 e0       	ldi	r27, 0x04	; 4
    1d30:	a6 95       	lsr	r26
    1d32:	97 95       	ror	r25
    1d34:	87 95       	ror	r24
    1d36:	77 95       	ror	r23
    1d38:	67 95       	ror	r22
    1d3a:	ba 95       	dec	r27
    1d3c:	c9 f7       	brne	.-14     	; 0x1d30 <__ultoa_invert+0x86>
    1d3e:	00 97       	sbiw	r24, 0x00	; 0
    1d40:	61 05       	cpc	r22, r1
    1d42:	71 05       	cpc	r23, r1
    1d44:	08 95       	ret
    1d46:	9b 01       	movw	r18, r22
    1d48:	ac 01       	movw	r20, r24
    1d4a:	0a 2e       	mov	r0, r26
    1d4c:	06 94       	lsr	r0
    1d4e:	57 95       	ror	r21
    1d50:	47 95       	ror	r20
    1d52:	37 95       	ror	r19
    1d54:	27 95       	ror	r18
    1d56:	ba 95       	dec	r27
    1d58:	c9 f7       	brne	.-14     	; 0x1d4c <__ultoa_invert+0xa2>
    1d5a:	62 0f       	add	r22, r18
    1d5c:	73 1f       	adc	r23, r19
    1d5e:	84 1f       	adc	r24, r20
    1d60:	95 1f       	adc	r25, r21
    1d62:	a0 1d       	adc	r26, r0
    1d64:	08 95       	ret

00001d66 <_exit>:
    1d66:	f8 94       	cli

00001d68 <__stop_program>:
    1d68:	ff cf       	rjmp	.-2      	; 0x1d68 <__stop_program>
