
RTOS_MQTT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001df18  08010000  08010000  00030000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000414c  0802df18  0802df18  0004df18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08000200  08000200  00010200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08000204  08000204  00010204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000244  20000000  08000208  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001f0c0  20000244  0800044c  00020244  2**2
                  ALLOC
  8 ._user_heap_stack 00001804  2001f304  0800044c  0002f304  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00052064  2**0
                  CONTENTS, READONLY
 10 .debug_info   0004e47e  00000000  00000000  00052094  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000088bd  00000000  00000000  000a0512  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00002ab0  00000000  00000000  000a8dd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00002960  00000000  00000000  000ab880  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001afdb  00000000  00000000  000ae1e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000dbf3  00000000  00000000  000c91bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000d6dae  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000c180  00000000  00000000  000d6e2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .RxDecripSection 00000080  2007c000  2007c000  0005c000  2**2
                  ALLOC
 19 .TxDescripSection 00000080  2007c080  2007c080  0005c080  2**2
                  ALLOC
 20 .RxarraySection 000017d0  2007c100  2007c100  0005c100  2**2
                  ALLOC
 21 .TxarraySection 000017d0  2007d8d0  2007d8d0  0005d8d0  2**2
                  ALLOC

Disassembly of section .text:

08010000 <__do_global_dtors_aux>:
 8010000:	b510      	push	{r4, lr}
 8010002:	4c05      	ldr	r4, [pc, #20]	; (8010018 <__do_global_dtors_aux+0x18>)
 8010004:	7823      	ldrb	r3, [r4, #0]
 8010006:	b933      	cbnz	r3, 8010016 <__do_global_dtors_aux+0x16>
 8010008:	4b04      	ldr	r3, [pc, #16]	; (801001c <__do_global_dtors_aux+0x1c>)
 801000a:	b113      	cbz	r3, 8010012 <__do_global_dtors_aux+0x12>
 801000c:	4804      	ldr	r0, [pc, #16]	; (8010020 <__do_global_dtors_aux+0x20>)
 801000e:	f3af 8000 	nop.w
 8010012:	2301      	movs	r3, #1
 8010014:	7023      	strb	r3, [r4, #0]
 8010016:	bd10      	pop	{r4, pc}
 8010018:	20000244 	.word	0x20000244
 801001c:	00000000 	.word	0x00000000
 8010020:	0802df00 	.word	0x0802df00

08010024 <frame_dummy>:
 8010024:	b508      	push	{r3, lr}
 8010026:	4b03      	ldr	r3, [pc, #12]	; (8010034 <frame_dummy+0x10>)
 8010028:	b11b      	cbz	r3, 8010032 <frame_dummy+0xe>
 801002a:	4903      	ldr	r1, [pc, #12]	; (8010038 <frame_dummy+0x14>)
 801002c:	4803      	ldr	r0, [pc, #12]	; (801003c <frame_dummy+0x18>)
 801002e:	f3af 8000 	nop.w
 8010032:	bd08      	pop	{r3, pc}
 8010034:	00000000 	.word	0x00000000
 8010038:	20000248 	.word	0x20000248
 801003c:	0802df00 	.word	0x0802df00

08010040 <strcmp>:
 8010040:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010044:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010048:	2a01      	cmp	r2, #1
 801004a:	bf28      	it	cs
 801004c:	429a      	cmpcs	r2, r3
 801004e:	d0f7      	beq.n	8010040 <strcmp>
 8010050:	1ad0      	subs	r0, r2, r3
 8010052:	4770      	bx	lr

08010054 <strlen>:
 8010054:	4603      	mov	r3, r0
 8010056:	f813 2b01 	ldrb.w	r2, [r3], #1
 801005a:	2a00      	cmp	r2, #0
 801005c:	d1fb      	bne.n	8010056 <strlen+0x2>
 801005e:	1a18      	subs	r0, r3, r0
 8010060:	3801      	subs	r0, #1
 8010062:	4770      	bx	lr
	...

08010070 <memchr>:
 8010070:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8010074:	2a10      	cmp	r2, #16
 8010076:	db2b      	blt.n	80100d0 <memchr+0x60>
 8010078:	f010 0f07 	tst.w	r0, #7
 801007c:	d008      	beq.n	8010090 <memchr+0x20>
 801007e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010082:	3a01      	subs	r2, #1
 8010084:	428b      	cmp	r3, r1
 8010086:	d02d      	beq.n	80100e4 <memchr+0x74>
 8010088:	f010 0f07 	tst.w	r0, #7
 801008c:	b342      	cbz	r2, 80100e0 <memchr+0x70>
 801008e:	d1f6      	bne.n	801007e <memchr+0xe>
 8010090:	b4f0      	push	{r4, r5, r6, r7}
 8010092:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010096:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801009a:	f022 0407 	bic.w	r4, r2, #7
 801009e:	f07f 0700 	mvns.w	r7, #0
 80100a2:	2300      	movs	r3, #0
 80100a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80100a8:	3c08      	subs	r4, #8
 80100aa:	ea85 0501 	eor.w	r5, r5, r1
 80100ae:	ea86 0601 	eor.w	r6, r6, r1
 80100b2:	fa85 f547 	uadd8	r5, r5, r7
 80100b6:	faa3 f587 	sel	r5, r3, r7
 80100ba:	fa86 f647 	uadd8	r6, r6, r7
 80100be:	faa5 f687 	sel	r6, r5, r7
 80100c2:	b98e      	cbnz	r6, 80100e8 <memchr+0x78>
 80100c4:	d1ee      	bne.n	80100a4 <memchr+0x34>
 80100c6:	bcf0      	pop	{r4, r5, r6, r7}
 80100c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80100cc:	f002 0207 	and.w	r2, r2, #7
 80100d0:	b132      	cbz	r2, 80100e0 <memchr+0x70>
 80100d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80100d6:	3a01      	subs	r2, #1
 80100d8:	ea83 0301 	eor.w	r3, r3, r1
 80100dc:	b113      	cbz	r3, 80100e4 <memchr+0x74>
 80100de:	d1f8      	bne.n	80100d2 <memchr+0x62>
 80100e0:	2000      	movs	r0, #0
 80100e2:	4770      	bx	lr
 80100e4:	3801      	subs	r0, #1
 80100e6:	4770      	bx	lr
 80100e8:	2d00      	cmp	r5, #0
 80100ea:	bf06      	itte	eq
 80100ec:	4635      	moveq	r5, r6
 80100ee:	3803      	subeq	r0, #3
 80100f0:	3807      	subne	r0, #7
 80100f2:	f015 0f01 	tst.w	r5, #1
 80100f6:	d107      	bne.n	8010108 <memchr+0x98>
 80100f8:	3001      	adds	r0, #1
 80100fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80100fe:	bf02      	ittt	eq
 8010100:	3001      	addeq	r0, #1
 8010102:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8010106:	3001      	addeq	r0, #1
 8010108:	bcf0      	pop	{r4, r5, r6, r7}
 801010a:	3801      	subs	r0, #1
 801010c:	4770      	bx	lr
 801010e:	bf00      	nop

08010110 <__aeabi_drsub>:
 8010110:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8010114:	e002      	b.n	801011c <__adddf3>
 8010116:	bf00      	nop

08010118 <__aeabi_dsub>:
 8010118:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0801011c <__adddf3>:
 801011c:	b530      	push	{r4, r5, lr}
 801011e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8010122:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8010126:	ea94 0f05 	teq	r4, r5
 801012a:	bf08      	it	eq
 801012c:	ea90 0f02 	teqeq	r0, r2
 8010130:	bf1f      	itttt	ne
 8010132:	ea54 0c00 	orrsne.w	ip, r4, r0
 8010136:	ea55 0c02 	orrsne.w	ip, r5, r2
 801013a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 801013e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010142:	f000 80e2 	beq.w	801030a <__adddf3+0x1ee>
 8010146:	ea4f 5454 	mov.w	r4, r4, lsr #21
 801014a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 801014e:	bfb8      	it	lt
 8010150:	426d      	neglt	r5, r5
 8010152:	dd0c      	ble.n	801016e <__adddf3+0x52>
 8010154:	442c      	add	r4, r5
 8010156:	ea80 0202 	eor.w	r2, r0, r2
 801015a:	ea81 0303 	eor.w	r3, r1, r3
 801015e:	ea82 0000 	eor.w	r0, r2, r0
 8010162:	ea83 0101 	eor.w	r1, r3, r1
 8010166:	ea80 0202 	eor.w	r2, r0, r2
 801016a:	ea81 0303 	eor.w	r3, r1, r3
 801016e:	2d36      	cmp	r5, #54	; 0x36
 8010170:	bf88      	it	hi
 8010172:	bd30      	pophi	{r4, r5, pc}
 8010174:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8010178:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801017c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8010180:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8010184:	d002      	beq.n	801018c <__adddf3+0x70>
 8010186:	4240      	negs	r0, r0
 8010188:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801018c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8010190:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010194:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8010198:	d002      	beq.n	80101a0 <__adddf3+0x84>
 801019a:	4252      	negs	r2, r2
 801019c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80101a0:	ea94 0f05 	teq	r4, r5
 80101a4:	f000 80a7 	beq.w	80102f6 <__adddf3+0x1da>
 80101a8:	f1a4 0401 	sub.w	r4, r4, #1
 80101ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80101b0:	db0d      	blt.n	80101ce <__adddf3+0xb2>
 80101b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80101b6:	fa22 f205 	lsr.w	r2, r2, r5
 80101ba:	1880      	adds	r0, r0, r2
 80101bc:	f141 0100 	adc.w	r1, r1, #0
 80101c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80101c4:	1880      	adds	r0, r0, r2
 80101c6:	fa43 f305 	asr.w	r3, r3, r5
 80101ca:	4159      	adcs	r1, r3
 80101cc:	e00e      	b.n	80101ec <__adddf3+0xd0>
 80101ce:	f1a5 0520 	sub.w	r5, r5, #32
 80101d2:	f10e 0e20 	add.w	lr, lr, #32
 80101d6:	2a01      	cmp	r2, #1
 80101d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80101dc:	bf28      	it	cs
 80101de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80101e2:	fa43 f305 	asr.w	r3, r3, r5
 80101e6:	18c0      	adds	r0, r0, r3
 80101e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80101ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80101f0:	d507      	bpl.n	8010202 <__adddf3+0xe6>
 80101f2:	f04f 0e00 	mov.w	lr, #0
 80101f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80101fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80101fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8010202:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8010206:	d31b      	bcc.n	8010240 <__adddf3+0x124>
 8010208:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 801020c:	d30c      	bcc.n	8010228 <__adddf3+0x10c>
 801020e:	0849      	lsrs	r1, r1, #1
 8010210:	ea5f 0030 	movs.w	r0, r0, rrx
 8010214:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8010218:	f104 0401 	add.w	r4, r4, #1
 801021c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8010220:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8010224:	f080 809a 	bcs.w	801035c <__adddf3+0x240>
 8010228:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 801022c:	bf08      	it	eq
 801022e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8010232:	f150 0000 	adcs.w	r0, r0, #0
 8010236:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801023a:	ea41 0105 	orr.w	r1, r1, r5
 801023e:	bd30      	pop	{r4, r5, pc}
 8010240:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8010244:	4140      	adcs	r0, r0
 8010246:	eb41 0101 	adc.w	r1, r1, r1
 801024a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 801024e:	f1a4 0401 	sub.w	r4, r4, #1
 8010252:	d1e9      	bne.n	8010228 <__adddf3+0x10c>
 8010254:	f091 0f00 	teq	r1, #0
 8010258:	bf04      	itt	eq
 801025a:	4601      	moveq	r1, r0
 801025c:	2000      	moveq	r0, #0
 801025e:	fab1 f381 	clz	r3, r1
 8010262:	bf08      	it	eq
 8010264:	3320      	addeq	r3, #32
 8010266:	f1a3 030b 	sub.w	r3, r3, #11
 801026a:	f1b3 0220 	subs.w	r2, r3, #32
 801026e:	da0c      	bge.n	801028a <__adddf3+0x16e>
 8010270:	320c      	adds	r2, #12
 8010272:	dd08      	ble.n	8010286 <__adddf3+0x16a>
 8010274:	f102 0c14 	add.w	ip, r2, #20
 8010278:	f1c2 020c 	rsb	r2, r2, #12
 801027c:	fa01 f00c 	lsl.w	r0, r1, ip
 8010280:	fa21 f102 	lsr.w	r1, r1, r2
 8010284:	e00c      	b.n	80102a0 <__adddf3+0x184>
 8010286:	f102 0214 	add.w	r2, r2, #20
 801028a:	bfd8      	it	le
 801028c:	f1c2 0c20 	rsble	ip, r2, #32
 8010290:	fa01 f102 	lsl.w	r1, r1, r2
 8010294:	fa20 fc0c 	lsr.w	ip, r0, ip
 8010298:	bfdc      	itt	le
 801029a:	ea41 010c 	orrle.w	r1, r1, ip
 801029e:	4090      	lslle	r0, r2
 80102a0:	1ae4      	subs	r4, r4, r3
 80102a2:	bfa2      	ittt	ge
 80102a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80102a8:	4329      	orrge	r1, r5
 80102aa:	bd30      	popge	{r4, r5, pc}
 80102ac:	ea6f 0404 	mvn.w	r4, r4
 80102b0:	3c1f      	subs	r4, #31
 80102b2:	da1c      	bge.n	80102ee <__adddf3+0x1d2>
 80102b4:	340c      	adds	r4, #12
 80102b6:	dc0e      	bgt.n	80102d6 <__adddf3+0x1ba>
 80102b8:	f104 0414 	add.w	r4, r4, #20
 80102bc:	f1c4 0220 	rsb	r2, r4, #32
 80102c0:	fa20 f004 	lsr.w	r0, r0, r4
 80102c4:	fa01 f302 	lsl.w	r3, r1, r2
 80102c8:	ea40 0003 	orr.w	r0, r0, r3
 80102cc:	fa21 f304 	lsr.w	r3, r1, r4
 80102d0:	ea45 0103 	orr.w	r1, r5, r3
 80102d4:	bd30      	pop	{r4, r5, pc}
 80102d6:	f1c4 040c 	rsb	r4, r4, #12
 80102da:	f1c4 0220 	rsb	r2, r4, #32
 80102de:	fa20 f002 	lsr.w	r0, r0, r2
 80102e2:	fa01 f304 	lsl.w	r3, r1, r4
 80102e6:	ea40 0003 	orr.w	r0, r0, r3
 80102ea:	4629      	mov	r1, r5
 80102ec:	bd30      	pop	{r4, r5, pc}
 80102ee:	fa21 f004 	lsr.w	r0, r1, r4
 80102f2:	4629      	mov	r1, r5
 80102f4:	bd30      	pop	{r4, r5, pc}
 80102f6:	f094 0f00 	teq	r4, #0
 80102fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80102fe:	bf06      	itte	eq
 8010300:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8010304:	3401      	addeq	r4, #1
 8010306:	3d01      	subne	r5, #1
 8010308:	e74e      	b.n	80101a8 <__adddf3+0x8c>
 801030a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 801030e:	bf18      	it	ne
 8010310:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010314:	d029      	beq.n	801036a <__adddf3+0x24e>
 8010316:	ea94 0f05 	teq	r4, r5
 801031a:	bf08      	it	eq
 801031c:	ea90 0f02 	teqeq	r0, r2
 8010320:	d005      	beq.n	801032e <__adddf3+0x212>
 8010322:	ea54 0c00 	orrs.w	ip, r4, r0
 8010326:	bf04      	itt	eq
 8010328:	4619      	moveq	r1, r3
 801032a:	4610      	moveq	r0, r2
 801032c:	bd30      	pop	{r4, r5, pc}
 801032e:	ea91 0f03 	teq	r1, r3
 8010332:	bf1e      	ittt	ne
 8010334:	2100      	movne	r1, #0
 8010336:	2000      	movne	r0, #0
 8010338:	bd30      	popne	{r4, r5, pc}
 801033a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 801033e:	d105      	bne.n	801034c <__adddf3+0x230>
 8010340:	0040      	lsls	r0, r0, #1
 8010342:	4149      	adcs	r1, r1
 8010344:	bf28      	it	cs
 8010346:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 801034a:	bd30      	pop	{r4, r5, pc}
 801034c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8010350:	bf3c      	itt	cc
 8010352:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8010356:	bd30      	popcc	{r4, r5, pc}
 8010358:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 801035c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8010360:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010364:	f04f 0000 	mov.w	r0, #0
 8010368:	bd30      	pop	{r4, r5, pc}
 801036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 801036e:	bf1a      	itte	ne
 8010370:	4619      	movne	r1, r3
 8010372:	4610      	movne	r0, r2
 8010374:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8010378:	bf1c      	itt	ne
 801037a:	460b      	movne	r3, r1
 801037c:	4602      	movne	r2, r0
 801037e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010382:	bf06      	itte	eq
 8010384:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8010388:	ea91 0f03 	teqeq	r1, r3
 801038c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8010390:	bd30      	pop	{r4, r5, pc}
 8010392:	bf00      	nop

08010394 <__aeabi_ui2d>:
 8010394:	f090 0f00 	teq	r0, #0
 8010398:	bf04      	itt	eq
 801039a:	2100      	moveq	r1, #0
 801039c:	4770      	bxeq	lr
 801039e:	b530      	push	{r4, r5, lr}
 80103a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80103a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80103a8:	f04f 0500 	mov.w	r5, #0
 80103ac:	f04f 0100 	mov.w	r1, #0
 80103b0:	e750      	b.n	8010254 <__adddf3+0x138>
 80103b2:	bf00      	nop

080103b4 <__aeabi_i2d>:
 80103b4:	f090 0f00 	teq	r0, #0
 80103b8:	bf04      	itt	eq
 80103ba:	2100      	moveq	r1, #0
 80103bc:	4770      	bxeq	lr
 80103be:	b530      	push	{r4, r5, lr}
 80103c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80103c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80103c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80103cc:	bf48      	it	mi
 80103ce:	4240      	negmi	r0, r0
 80103d0:	f04f 0100 	mov.w	r1, #0
 80103d4:	e73e      	b.n	8010254 <__adddf3+0x138>
 80103d6:	bf00      	nop

080103d8 <__aeabi_f2d>:
 80103d8:	0042      	lsls	r2, r0, #1
 80103da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80103de:	ea4f 0131 	mov.w	r1, r1, rrx
 80103e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80103e6:	bf1f      	itttt	ne
 80103e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80103ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80103f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80103f4:	4770      	bxne	lr
 80103f6:	f092 0f00 	teq	r2, #0
 80103fa:	bf14      	ite	ne
 80103fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8010400:	4770      	bxeq	lr
 8010402:	b530      	push	{r4, r5, lr}
 8010404:	f44f 7460 	mov.w	r4, #896	; 0x380
 8010408:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 801040c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010410:	e720      	b.n	8010254 <__adddf3+0x138>
 8010412:	bf00      	nop

08010414 <__aeabi_ul2d>:
 8010414:	ea50 0201 	orrs.w	r2, r0, r1
 8010418:	bf08      	it	eq
 801041a:	4770      	bxeq	lr
 801041c:	b530      	push	{r4, r5, lr}
 801041e:	f04f 0500 	mov.w	r5, #0
 8010422:	e00a      	b.n	801043a <__aeabi_l2d+0x16>

08010424 <__aeabi_l2d>:
 8010424:	ea50 0201 	orrs.w	r2, r0, r1
 8010428:	bf08      	it	eq
 801042a:	4770      	bxeq	lr
 801042c:	b530      	push	{r4, r5, lr}
 801042e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8010432:	d502      	bpl.n	801043a <__aeabi_l2d+0x16>
 8010434:	4240      	negs	r0, r0
 8010436:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801043a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 801043e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8010442:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8010446:	f43f aedc 	beq.w	8010202 <__adddf3+0xe6>
 801044a:	f04f 0203 	mov.w	r2, #3
 801044e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010452:	bf18      	it	ne
 8010454:	3203      	addne	r2, #3
 8010456:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 801045a:	bf18      	it	ne
 801045c:	3203      	addne	r2, #3
 801045e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8010462:	f1c2 0320 	rsb	r3, r2, #32
 8010466:	fa00 fc03 	lsl.w	ip, r0, r3
 801046a:	fa20 f002 	lsr.w	r0, r0, r2
 801046e:	fa01 fe03 	lsl.w	lr, r1, r3
 8010472:	ea40 000e 	orr.w	r0, r0, lr
 8010476:	fa21 f102 	lsr.w	r1, r1, r2
 801047a:	4414      	add	r4, r2
 801047c:	e6c1      	b.n	8010202 <__adddf3+0xe6>
 801047e:	bf00      	nop

08010480 <__aeabi_dmul>:
 8010480:	b570      	push	{r4, r5, r6, lr}
 8010482:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8010486:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 801048a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 801048e:	bf1d      	ittte	ne
 8010490:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8010494:	ea94 0f0c 	teqne	r4, ip
 8010498:	ea95 0f0c 	teqne	r5, ip
 801049c:	f000 f8de 	bleq	801065c <__aeabi_dmul+0x1dc>
 80104a0:	442c      	add	r4, r5
 80104a2:	ea81 0603 	eor.w	r6, r1, r3
 80104a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80104aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80104ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80104b2:	bf18      	it	ne
 80104b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80104b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80104bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80104c0:	d038      	beq.n	8010534 <__aeabi_dmul+0xb4>
 80104c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80104c6:	f04f 0500 	mov.w	r5, #0
 80104ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80104ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80104d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80104d6:	f04f 0600 	mov.w	r6, #0
 80104da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80104de:	f09c 0f00 	teq	ip, #0
 80104e2:	bf18      	it	ne
 80104e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80104e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80104ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80104f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80104f4:	d204      	bcs.n	8010500 <__aeabi_dmul+0x80>
 80104f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80104fa:	416d      	adcs	r5, r5
 80104fc:	eb46 0606 	adc.w	r6, r6, r6
 8010500:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8010504:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8010508:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 801050c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8010510:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8010514:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8010518:	bf88      	it	hi
 801051a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 801051e:	d81e      	bhi.n	801055e <__aeabi_dmul+0xde>
 8010520:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8010524:	bf08      	it	eq
 8010526:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 801052a:	f150 0000 	adcs.w	r0, r0, #0
 801052e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010532:	bd70      	pop	{r4, r5, r6, pc}
 8010534:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8010538:	ea46 0101 	orr.w	r1, r6, r1
 801053c:	ea40 0002 	orr.w	r0, r0, r2
 8010540:	ea81 0103 	eor.w	r1, r1, r3
 8010544:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8010548:	bfc2      	ittt	gt
 801054a:	ebd4 050c 	rsbsgt	r5, r4, ip
 801054e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8010552:	bd70      	popgt	{r4, r5, r6, pc}
 8010554:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010558:	f04f 0e00 	mov.w	lr, #0
 801055c:	3c01      	subs	r4, #1
 801055e:	f300 80ab 	bgt.w	80106b8 <__aeabi_dmul+0x238>
 8010562:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8010566:	bfde      	ittt	le
 8010568:	2000      	movle	r0, #0
 801056a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 801056e:	bd70      	pople	{r4, r5, r6, pc}
 8010570:	f1c4 0400 	rsb	r4, r4, #0
 8010574:	3c20      	subs	r4, #32
 8010576:	da35      	bge.n	80105e4 <__aeabi_dmul+0x164>
 8010578:	340c      	adds	r4, #12
 801057a:	dc1b      	bgt.n	80105b4 <__aeabi_dmul+0x134>
 801057c:	f104 0414 	add.w	r4, r4, #20
 8010580:	f1c4 0520 	rsb	r5, r4, #32
 8010584:	fa00 f305 	lsl.w	r3, r0, r5
 8010588:	fa20 f004 	lsr.w	r0, r0, r4
 801058c:	fa01 f205 	lsl.w	r2, r1, r5
 8010590:	ea40 0002 	orr.w	r0, r0, r2
 8010594:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8010598:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801059c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80105a0:	fa21 f604 	lsr.w	r6, r1, r4
 80105a4:	eb42 0106 	adc.w	r1, r2, r6
 80105a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80105ac:	bf08      	it	eq
 80105ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80105b2:	bd70      	pop	{r4, r5, r6, pc}
 80105b4:	f1c4 040c 	rsb	r4, r4, #12
 80105b8:	f1c4 0520 	rsb	r5, r4, #32
 80105bc:	fa00 f304 	lsl.w	r3, r0, r4
 80105c0:	fa20 f005 	lsr.w	r0, r0, r5
 80105c4:	fa01 f204 	lsl.w	r2, r1, r4
 80105c8:	ea40 0002 	orr.w	r0, r0, r2
 80105cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80105d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80105d4:	f141 0100 	adc.w	r1, r1, #0
 80105d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80105dc:	bf08      	it	eq
 80105de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80105e2:	bd70      	pop	{r4, r5, r6, pc}
 80105e4:	f1c4 0520 	rsb	r5, r4, #32
 80105e8:	fa00 f205 	lsl.w	r2, r0, r5
 80105ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80105f0:	fa20 f304 	lsr.w	r3, r0, r4
 80105f4:	fa01 f205 	lsl.w	r2, r1, r5
 80105f8:	ea43 0302 	orr.w	r3, r3, r2
 80105fc:	fa21 f004 	lsr.w	r0, r1, r4
 8010600:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010604:	fa21 f204 	lsr.w	r2, r1, r4
 8010608:	ea20 0002 	bic.w	r0, r0, r2
 801060c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8010610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010614:	bf08      	it	eq
 8010616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801061a:	bd70      	pop	{r4, r5, r6, pc}
 801061c:	f094 0f00 	teq	r4, #0
 8010620:	d10f      	bne.n	8010642 <__aeabi_dmul+0x1c2>
 8010622:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8010626:	0040      	lsls	r0, r0, #1
 8010628:	eb41 0101 	adc.w	r1, r1, r1
 801062c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8010630:	bf08      	it	eq
 8010632:	3c01      	subeq	r4, #1
 8010634:	d0f7      	beq.n	8010626 <__aeabi_dmul+0x1a6>
 8010636:	ea41 0106 	orr.w	r1, r1, r6
 801063a:	f095 0f00 	teq	r5, #0
 801063e:	bf18      	it	ne
 8010640:	4770      	bxne	lr
 8010642:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8010646:	0052      	lsls	r2, r2, #1
 8010648:	eb43 0303 	adc.w	r3, r3, r3
 801064c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8010650:	bf08      	it	eq
 8010652:	3d01      	subeq	r5, #1
 8010654:	d0f7      	beq.n	8010646 <__aeabi_dmul+0x1c6>
 8010656:	ea43 0306 	orr.w	r3, r3, r6
 801065a:	4770      	bx	lr
 801065c:	ea94 0f0c 	teq	r4, ip
 8010660:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8010664:	bf18      	it	ne
 8010666:	ea95 0f0c 	teqne	r5, ip
 801066a:	d00c      	beq.n	8010686 <__aeabi_dmul+0x206>
 801066c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010670:	bf18      	it	ne
 8010672:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010676:	d1d1      	bne.n	801061c <__aeabi_dmul+0x19c>
 8010678:	ea81 0103 	eor.w	r1, r1, r3
 801067c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8010680:	f04f 0000 	mov.w	r0, #0
 8010684:	bd70      	pop	{r4, r5, r6, pc}
 8010686:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 801068a:	bf06      	itte	eq
 801068c:	4610      	moveq	r0, r2
 801068e:	4619      	moveq	r1, r3
 8010690:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010694:	d019      	beq.n	80106ca <__aeabi_dmul+0x24a>
 8010696:	ea94 0f0c 	teq	r4, ip
 801069a:	d102      	bne.n	80106a2 <__aeabi_dmul+0x222>
 801069c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80106a0:	d113      	bne.n	80106ca <__aeabi_dmul+0x24a>
 80106a2:	ea95 0f0c 	teq	r5, ip
 80106a6:	d105      	bne.n	80106b4 <__aeabi_dmul+0x234>
 80106a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80106ac:	bf1c      	itt	ne
 80106ae:	4610      	movne	r0, r2
 80106b0:	4619      	movne	r1, r3
 80106b2:	d10a      	bne.n	80106ca <__aeabi_dmul+0x24a>
 80106b4:	ea81 0103 	eor.w	r1, r1, r3
 80106b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80106bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80106c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80106c4:	f04f 0000 	mov.w	r0, #0
 80106c8:	bd70      	pop	{r4, r5, r6, pc}
 80106ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80106ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80106d2:	bd70      	pop	{r4, r5, r6, pc}

080106d4 <__aeabi_ddiv>:
 80106d4:	b570      	push	{r4, r5, r6, lr}
 80106d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80106da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80106de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80106e2:	bf1d      	ittte	ne
 80106e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80106e8:	ea94 0f0c 	teqne	r4, ip
 80106ec:	ea95 0f0c 	teqne	r5, ip
 80106f0:	f000 f8a7 	bleq	8010842 <__aeabi_ddiv+0x16e>
 80106f4:	eba4 0405 	sub.w	r4, r4, r5
 80106f8:	ea81 0e03 	eor.w	lr, r1, r3
 80106fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8010700:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8010704:	f000 8088 	beq.w	8010818 <__aeabi_ddiv+0x144>
 8010708:	ea4f 3303 	mov.w	r3, r3, lsl #12
 801070c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8010710:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8010714:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8010718:	ea4f 2202 	mov.w	r2, r2, lsl #8
 801071c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8010720:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8010724:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8010728:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 801072c:	429d      	cmp	r5, r3
 801072e:	bf08      	it	eq
 8010730:	4296      	cmpeq	r6, r2
 8010732:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8010736:	f504 7440 	add.w	r4, r4, #768	; 0x300
 801073a:	d202      	bcs.n	8010742 <__aeabi_ddiv+0x6e>
 801073c:	085b      	lsrs	r3, r3, #1
 801073e:	ea4f 0232 	mov.w	r2, r2, rrx
 8010742:	1ab6      	subs	r6, r6, r2
 8010744:	eb65 0503 	sbc.w	r5, r5, r3
 8010748:	085b      	lsrs	r3, r3, #1
 801074a:	ea4f 0232 	mov.w	r2, r2, rrx
 801074e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8010752:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8010756:	ebb6 0e02 	subs.w	lr, r6, r2
 801075a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801075e:	bf22      	ittt	cs
 8010760:	1ab6      	subcs	r6, r6, r2
 8010762:	4675      	movcs	r5, lr
 8010764:	ea40 000c 	orrcs.w	r0, r0, ip
 8010768:	085b      	lsrs	r3, r3, #1
 801076a:	ea4f 0232 	mov.w	r2, r2, rrx
 801076e:	ebb6 0e02 	subs.w	lr, r6, r2
 8010772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010776:	bf22      	ittt	cs
 8010778:	1ab6      	subcs	r6, r6, r2
 801077a:	4675      	movcs	r5, lr
 801077c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8010780:	085b      	lsrs	r3, r3, #1
 8010782:	ea4f 0232 	mov.w	r2, r2, rrx
 8010786:	ebb6 0e02 	subs.w	lr, r6, r2
 801078a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801078e:	bf22      	ittt	cs
 8010790:	1ab6      	subcs	r6, r6, r2
 8010792:	4675      	movcs	r5, lr
 8010794:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8010798:	085b      	lsrs	r3, r3, #1
 801079a:	ea4f 0232 	mov.w	r2, r2, rrx
 801079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80107a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80107a6:	bf22      	ittt	cs
 80107a8:	1ab6      	subcs	r6, r6, r2
 80107aa:	4675      	movcs	r5, lr
 80107ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80107b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80107b4:	d018      	beq.n	80107e8 <__aeabi_ddiv+0x114>
 80107b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80107ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80107be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80107c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80107c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80107ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80107ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80107d2:	d1c0      	bne.n	8010756 <__aeabi_ddiv+0x82>
 80107d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80107d8:	d10b      	bne.n	80107f2 <__aeabi_ddiv+0x11e>
 80107da:	ea41 0100 	orr.w	r1, r1, r0
 80107de:	f04f 0000 	mov.w	r0, #0
 80107e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80107e6:	e7b6      	b.n	8010756 <__aeabi_ddiv+0x82>
 80107e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80107ec:	bf04      	itt	eq
 80107ee:	4301      	orreq	r1, r0
 80107f0:	2000      	moveq	r0, #0
 80107f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80107f6:	bf88      	it	hi
 80107f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80107fc:	f63f aeaf 	bhi.w	801055e <__aeabi_dmul+0xde>
 8010800:	ebb5 0c03 	subs.w	ip, r5, r3
 8010804:	bf04      	itt	eq
 8010806:	ebb6 0c02 	subseq.w	ip, r6, r2
 801080a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 801080e:	f150 0000 	adcs.w	r0, r0, #0
 8010812:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8010816:	bd70      	pop	{r4, r5, r6, pc}
 8010818:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 801081c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8010820:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8010824:	bfc2      	ittt	gt
 8010826:	ebd4 050c 	rsbsgt	r5, r4, ip
 801082a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 801082e:	bd70      	popgt	{r4, r5, r6, pc}
 8010830:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010834:	f04f 0e00 	mov.w	lr, #0
 8010838:	3c01      	subs	r4, #1
 801083a:	e690      	b.n	801055e <__aeabi_dmul+0xde>
 801083c:	ea45 0e06 	orr.w	lr, r5, r6
 8010840:	e68d      	b.n	801055e <__aeabi_dmul+0xde>
 8010842:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8010846:	ea94 0f0c 	teq	r4, ip
 801084a:	bf08      	it	eq
 801084c:	ea95 0f0c 	teqeq	r5, ip
 8010850:	f43f af3b 	beq.w	80106ca <__aeabi_dmul+0x24a>
 8010854:	ea94 0f0c 	teq	r4, ip
 8010858:	d10a      	bne.n	8010870 <__aeabi_ddiv+0x19c>
 801085a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 801085e:	f47f af34 	bne.w	80106ca <__aeabi_dmul+0x24a>
 8010862:	ea95 0f0c 	teq	r5, ip
 8010866:	f47f af25 	bne.w	80106b4 <__aeabi_dmul+0x234>
 801086a:	4610      	mov	r0, r2
 801086c:	4619      	mov	r1, r3
 801086e:	e72c      	b.n	80106ca <__aeabi_dmul+0x24a>
 8010870:	ea95 0f0c 	teq	r5, ip
 8010874:	d106      	bne.n	8010884 <__aeabi_ddiv+0x1b0>
 8010876:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 801087a:	f43f aefd 	beq.w	8010678 <__aeabi_dmul+0x1f8>
 801087e:	4610      	mov	r0, r2
 8010880:	4619      	mov	r1, r3
 8010882:	e722      	b.n	80106ca <__aeabi_dmul+0x24a>
 8010884:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010888:	bf18      	it	ne
 801088a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801088e:	f47f aec5 	bne.w	801061c <__aeabi_dmul+0x19c>
 8010892:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8010896:	f47f af0d 	bne.w	80106b4 <__aeabi_dmul+0x234>
 801089a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 801089e:	f47f aeeb 	bne.w	8010678 <__aeabi_dmul+0x1f8>
 80108a2:	e712      	b.n	80106ca <__aeabi_dmul+0x24a>

080108a4 <__aeabi_d2uiz>:
 80108a4:	004a      	lsls	r2, r1, #1
 80108a6:	d211      	bcs.n	80108cc <__aeabi_d2uiz+0x28>
 80108a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80108ac:	d211      	bcs.n	80108d2 <__aeabi_d2uiz+0x2e>
 80108ae:	d50d      	bpl.n	80108cc <__aeabi_d2uiz+0x28>
 80108b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80108b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80108b8:	d40e      	bmi.n	80108d8 <__aeabi_d2uiz+0x34>
 80108ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80108be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80108c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80108c6:	fa23 f002 	lsr.w	r0, r3, r2
 80108ca:	4770      	bx	lr
 80108cc:	f04f 0000 	mov.w	r0, #0
 80108d0:	4770      	bx	lr
 80108d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80108d6:	d102      	bne.n	80108de <__aeabi_d2uiz+0x3a>
 80108d8:	f04f 30ff 	mov.w	r0, #4294967295
 80108dc:	4770      	bx	lr
 80108de:	f04f 0000 	mov.w	r0, #0
 80108e2:	4770      	bx	lr

080108e4 <__aeabi_uldivmod>:
 80108e4:	b953      	cbnz	r3, 80108fc <__aeabi_uldivmod+0x18>
 80108e6:	b94a      	cbnz	r2, 80108fc <__aeabi_uldivmod+0x18>
 80108e8:	2900      	cmp	r1, #0
 80108ea:	bf08      	it	eq
 80108ec:	2800      	cmpeq	r0, #0
 80108ee:	bf1c      	itt	ne
 80108f0:	f04f 31ff 	movne.w	r1, #4294967295
 80108f4:	f04f 30ff 	movne.w	r0, #4294967295
 80108f8:	f000 b97a 	b.w	8010bf0 <__aeabi_idiv0>
 80108fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8010900:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8010904:	f000 f806 	bl	8010914 <__udivmoddi4>
 8010908:	f8dd e004 	ldr.w	lr, [sp, #4]
 801090c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010910:	b004      	add	sp, #16
 8010912:	4770      	bx	lr

08010914 <__udivmoddi4>:
 8010914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010918:	468c      	mov	ip, r1
 801091a:	460d      	mov	r5, r1
 801091c:	4604      	mov	r4, r0
 801091e:	9e08      	ldr	r6, [sp, #32]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d151      	bne.n	80109c8 <__udivmoddi4+0xb4>
 8010924:	428a      	cmp	r2, r1
 8010926:	4617      	mov	r7, r2
 8010928:	d96d      	bls.n	8010a06 <__udivmoddi4+0xf2>
 801092a:	fab2 fe82 	clz	lr, r2
 801092e:	f1be 0f00 	cmp.w	lr, #0
 8010932:	d00b      	beq.n	801094c <__udivmoddi4+0x38>
 8010934:	f1ce 0c20 	rsb	ip, lr, #32
 8010938:	fa01 f50e 	lsl.w	r5, r1, lr
 801093c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8010940:	fa02 f70e 	lsl.w	r7, r2, lr
 8010944:	ea4c 0c05 	orr.w	ip, ip, r5
 8010948:	fa00 f40e 	lsl.w	r4, r0, lr
 801094c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8010950:	0c25      	lsrs	r5, r4, #16
 8010952:	fbbc f8fa 	udiv	r8, ip, sl
 8010956:	fa1f f987 	uxth.w	r9, r7
 801095a:	fb0a cc18 	mls	ip, sl, r8, ip
 801095e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8010962:	fb08 f309 	mul.w	r3, r8, r9
 8010966:	42ab      	cmp	r3, r5
 8010968:	d90a      	bls.n	8010980 <__udivmoddi4+0x6c>
 801096a:	19ed      	adds	r5, r5, r7
 801096c:	f108 32ff 	add.w	r2, r8, #4294967295
 8010970:	f080 8123 	bcs.w	8010bba <__udivmoddi4+0x2a6>
 8010974:	42ab      	cmp	r3, r5
 8010976:	f240 8120 	bls.w	8010bba <__udivmoddi4+0x2a6>
 801097a:	f1a8 0802 	sub.w	r8, r8, #2
 801097e:	443d      	add	r5, r7
 8010980:	1aed      	subs	r5, r5, r3
 8010982:	b2a4      	uxth	r4, r4
 8010984:	fbb5 f0fa 	udiv	r0, r5, sl
 8010988:	fb0a 5510 	mls	r5, sl, r0, r5
 801098c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8010990:	fb00 f909 	mul.w	r9, r0, r9
 8010994:	45a1      	cmp	r9, r4
 8010996:	d909      	bls.n	80109ac <__udivmoddi4+0x98>
 8010998:	19e4      	adds	r4, r4, r7
 801099a:	f100 33ff 	add.w	r3, r0, #4294967295
 801099e:	f080 810a 	bcs.w	8010bb6 <__udivmoddi4+0x2a2>
 80109a2:	45a1      	cmp	r9, r4
 80109a4:	f240 8107 	bls.w	8010bb6 <__udivmoddi4+0x2a2>
 80109a8:	3802      	subs	r0, #2
 80109aa:	443c      	add	r4, r7
 80109ac:	eba4 0409 	sub.w	r4, r4, r9
 80109b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80109b4:	2100      	movs	r1, #0
 80109b6:	2e00      	cmp	r6, #0
 80109b8:	d061      	beq.n	8010a7e <__udivmoddi4+0x16a>
 80109ba:	fa24 f40e 	lsr.w	r4, r4, lr
 80109be:	2300      	movs	r3, #0
 80109c0:	6034      	str	r4, [r6, #0]
 80109c2:	6073      	str	r3, [r6, #4]
 80109c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109c8:	428b      	cmp	r3, r1
 80109ca:	d907      	bls.n	80109dc <__udivmoddi4+0xc8>
 80109cc:	2e00      	cmp	r6, #0
 80109ce:	d054      	beq.n	8010a7a <__udivmoddi4+0x166>
 80109d0:	2100      	movs	r1, #0
 80109d2:	e886 0021 	stmia.w	r6, {r0, r5}
 80109d6:	4608      	mov	r0, r1
 80109d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109dc:	fab3 f183 	clz	r1, r3
 80109e0:	2900      	cmp	r1, #0
 80109e2:	f040 808e 	bne.w	8010b02 <__udivmoddi4+0x1ee>
 80109e6:	42ab      	cmp	r3, r5
 80109e8:	d302      	bcc.n	80109f0 <__udivmoddi4+0xdc>
 80109ea:	4282      	cmp	r2, r0
 80109ec:	f200 80fa 	bhi.w	8010be4 <__udivmoddi4+0x2d0>
 80109f0:	1a84      	subs	r4, r0, r2
 80109f2:	eb65 0503 	sbc.w	r5, r5, r3
 80109f6:	2001      	movs	r0, #1
 80109f8:	46ac      	mov	ip, r5
 80109fa:	2e00      	cmp	r6, #0
 80109fc:	d03f      	beq.n	8010a7e <__udivmoddi4+0x16a>
 80109fe:	e886 1010 	stmia.w	r6, {r4, ip}
 8010a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a06:	b912      	cbnz	r2, 8010a0e <__udivmoddi4+0xfa>
 8010a08:	2701      	movs	r7, #1
 8010a0a:	fbb7 f7f2 	udiv	r7, r7, r2
 8010a0e:	fab7 fe87 	clz	lr, r7
 8010a12:	f1be 0f00 	cmp.w	lr, #0
 8010a16:	d134      	bne.n	8010a82 <__udivmoddi4+0x16e>
 8010a18:	1beb      	subs	r3, r5, r7
 8010a1a:	0c3a      	lsrs	r2, r7, #16
 8010a1c:	fa1f fc87 	uxth.w	ip, r7
 8010a20:	2101      	movs	r1, #1
 8010a22:	fbb3 f8f2 	udiv	r8, r3, r2
 8010a26:	0c25      	lsrs	r5, r4, #16
 8010a28:	fb02 3318 	mls	r3, r2, r8, r3
 8010a2c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8010a30:	fb0c f308 	mul.w	r3, ip, r8
 8010a34:	42ab      	cmp	r3, r5
 8010a36:	d907      	bls.n	8010a48 <__udivmoddi4+0x134>
 8010a38:	19ed      	adds	r5, r5, r7
 8010a3a:	f108 30ff 	add.w	r0, r8, #4294967295
 8010a3e:	d202      	bcs.n	8010a46 <__udivmoddi4+0x132>
 8010a40:	42ab      	cmp	r3, r5
 8010a42:	f200 80d1 	bhi.w	8010be8 <__udivmoddi4+0x2d4>
 8010a46:	4680      	mov	r8, r0
 8010a48:	1aed      	subs	r5, r5, r3
 8010a4a:	b2a3      	uxth	r3, r4
 8010a4c:	fbb5 f0f2 	udiv	r0, r5, r2
 8010a50:	fb02 5510 	mls	r5, r2, r0, r5
 8010a54:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8010a58:	fb0c fc00 	mul.w	ip, ip, r0
 8010a5c:	45a4      	cmp	ip, r4
 8010a5e:	d907      	bls.n	8010a70 <__udivmoddi4+0x15c>
 8010a60:	19e4      	adds	r4, r4, r7
 8010a62:	f100 33ff 	add.w	r3, r0, #4294967295
 8010a66:	d202      	bcs.n	8010a6e <__udivmoddi4+0x15a>
 8010a68:	45a4      	cmp	ip, r4
 8010a6a:	f200 80b8 	bhi.w	8010bde <__udivmoddi4+0x2ca>
 8010a6e:	4618      	mov	r0, r3
 8010a70:	eba4 040c 	sub.w	r4, r4, ip
 8010a74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8010a78:	e79d      	b.n	80109b6 <__udivmoddi4+0xa2>
 8010a7a:	4631      	mov	r1, r6
 8010a7c:	4630      	mov	r0, r6
 8010a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a82:	f1ce 0420 	rsb	r4, lr, #32
 8010a86:	fa05 f30e 	lsl.w	r3, r5, lr
 8010a8a:	fa07 f70e 	lsl.w	r7, r7, lr
 8010a8e:	fa20 f804 	lsr.w	r8, r0, r4
 8010a92:	0c3a      	lsrs	r2, r7, #16
 8010a94:	fa25 f404 	lsr.w	r4, r5, r4
 8010a98:	ea48 0803 	orr.w	r8, r8, r3
 8010a9c:	fbb4 f1f2 	udiv	r1, r4, r2
 8010aa0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8010aa4:	fb02 4411 	mls	r4, r2, r1, r4
 8010aa8:	fa1f fc87 	uxth.w	ip, r7
 8010aac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8010ab0:	fb01 f30c 	mul.w	r3, r1, ip
 8010ab4:	42ab      	cmp	r3, r5
 8010ab6:	fa00 f40e 	lsl.w	r4, r0, lr
 8010aba:	d909      	bls.n	8010ad0 <__udivmoddi4+0x1bc>
 8010abc:	19ed      	adds	r5, r5, r7
 8010abe:	f101 30ff 	add.w	r0, r1, #4294967295
 8010ac2:	f080 808a 	bcs.w	8010bda <__udivmoddi4+0x2c6>
 8010ac6:	42ab      	cmp	r3, r5
 8010ac8:	f240 8087 	bls.w	8010bda <__udivmoddi4+0x2c6>
 8010acc:	3902      	subs	r1, #2
 8010ace:	443d      	add	r5, r7
 8010ad0:	1aeb      	subs	r3, r5, r3
 8010ad2:	fa1f f588 	uxth.w	r5, r8
 8010ad6:	fbb3 f0f2 	udiv	r0, r3, r2
 8010ada:	fb02 3310 	mls	r3, r2, r0, r3
 8010ade:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8010ae2:	fb00 f30c 	mul.w	r3, r0, ip
 8010ae6:	42ab      	cmp	r3, r5
 8010ae8:	d907      	bls.n	8010afa <__udivmoddi4+0x1e6>
 8010aea:	19ed      	adds	r5, r5, r7
 8010aec:	f100 38ff 	add.w	r8, r0, #4294967295
 8010af0:	d26f      	bcs.n	8010bd2 <__udivmoddi4+0x2be>
 8010af2:	42ab      	cmp	r3, r5
 8010af4:	d96d      	bls.n	8010bd2 <__udivmoddi4+0x2be>
 8010af6:	3802      	subs	r0, #2
 8010af8:	443d      	add	r5, r7
 8010afa:	1aeb      	subs	r3, r5, r3
 8010afc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8010b00:	e78f      	b.n	8010a22 <__udivmoddi4+0x10e>
 8010b02:	f1c1 0720 	rsb	r7, r1, #32
 8010b06:	fa22 f807 	lsr.w	r8, r2, r7
 8010b0a:	408b      	lsls	r3, r1
 8010b0c:	fa05 f401 	lsl.w	r4, r5, r1
 8010b10:	ea48 0303 	orr.w	r3, r8, r3
 8010b14:	fa20 fe07 	lsr.w	lr, r0, r7
 8010b18:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8010b1c:	40fd      	lsrs	r5, r7
 8010b1e:	ea4e 0e04 	orr.w	lr, lr, r4
 8010b22:	fbb5 f9fc 	udiv	r9, r5, ip
 8010b26:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8010b2a:	fb0c 5519 	mls	r5, ip, r9, r5
 8010b2e:	fa1f f883 	uxth.w	r8, r3
 8010b32:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8010b36:	fb09 f408 	mul.w	r4, r9, r8
 8010b3a:	42ac      	cmp	r4, r5
 8010b3c:	fa02 f201 	lsl.w	r2, r2, r1
 8010b40:	fa00 fa01 	lsl.w	sl, r0, r1
 8010b44:	d908      	bls.n	8010b58 <__udivmoddi4+0x244>
 8010b46:	18ed      	adds	r5, r5, r3
 8010b48:	f109 30ff 	add.w	r0, r9, #4294967295
 8010b4c:	d243      	bcs.n	8010bd6 <__udivmoddi4+0x2c2>
 8010b4e:	42ac      	cmp	r4, r5
 8010b50:	d941      	bls.n	8010bd6 <__udivmoddi4+0x2c2>
 8010b52:	f1a9 0902 	sub.w	r9, r9, #2
 8010b56:	441d      	add	r5, r3
 8010b58:	1b2d      	subs	r5, r5, r4
 8010b5a:	fa1f fe8e 	uxth.w	lr, lr
 8010b5e:	fbb5 f0fc 	udiv	r0, r5, ip
 8010b62:	fb0c 5510 	mls	r5, ip, r0, r5
 8010b66:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8010b6a:	fb00 f808 	mul.w	r8, r0, r8
 8010b6e:	45a0      	cmp	r8, r4
 8010b70:	d907      	bls.n	8010b82 <__udivmoddi4+0x26e>
 8010b72:	18e4      	adds	r4, r4, r3
 8010b74:	f100 35ff 	add.w	r5, r0, #4294967295
 8010b78:	d229      	bcs.n	8010bce <__udivmoddi4+0x2ba>
 8010b7a:	45a0      	cmp	r8, r4
 8010b7c:	d927      	bls.n	8010bce <__udivmoddi4+0x2ba>
 8010b7e:	3802      	subs	r0, #2
 8010b80:	441c      	add	r4, r3
 8010b82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8010b86:	eba4 0408 	sub.w	r4, r4, r8
 8010b8a:	fba0 8902 	umull	r8, r9, r0, r2
 8010b8e:	454c      	cmp	r4, r9
 8010b90:	46c6      	mov	lr, r8
 8010b92:	464d      	mov	r5, r9
 8010b94:	d315      	bcc.n	8010bc2 <__udivmoddi4+0x2ae>
 8010b96:	d012      	beq.n	8010bbe <__udivmoddi4+0x2aa>
 8010b98:	b156      	cbz	r6, 8010bb0 <__udivmoddi4+0x29c>
 8010b9a:	ebba 030e 	subs.w	r3, sl, lr
 8010b9e:	eb64 0405 	sbc.w	r4, r4, r5
 8010ba2:	fa04 f707 	lsl.w	r7, r4, r7
 8010ba6:	40cb      	lsrs	r3, r1
 8010ba8:	431f      	orrs	r7, r3
 8010baa:	40cc      	lsrs	r4, r1
 8010bac:	6037      	str	r7, [r6, #0]
 8010bae:	6074      	str	r4, [r6, #4]
 8010bb0:	2100      	movs	r1, #0
 8010bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	e6f8      	b.n	80109ac <__udivmoddi4+0x98>
 8010bba:	4690      	mov	r8, r2
 8010bbc:	e6e0      	b.n	8010980 <__udivmoddi4+0x6c>
 8010bbe:	45c2      	cmp	sl, r8
 8010bc0:	d2ea      	bcs.n	8010b98 <__udivmoddi4+0x284>
 8010bc2:	ebb8 0e02 	subs.w	lr, r8, r2
 8010bc6:	eb69 0503 	sbc.w	r5, r9, r3
 8010bca:	3801      	subs	r0, #1
 8010bcc:	e7e4      	b.n	8010b98 <__udivmoddi4+0x284>
 8010bce:	4628      	mov	r0, r5
 8010bd0:	e7d7      	b.n	8010b82 <__udivmoddi4+0x26e>
 8010bd2:	4640      	mov	r0, r8
 8010bd4:	e791      	b.n	8010afa <__udivmoddi4+0x1e6>
 8010bd6:	4681      	mov	r9, r0
 8010bd8:	e7be      	b.n	8010b58 <__udivmoddi4+0x244>
 8010bda:	4601      	mov	r1, r0
 8010bdc:	e778      	b.n	8010ad0 <__udivmoddi4+0x1bc>
 8010bde:	3802      	subs	r0, #2
 8010be0:	443c      	add	r4, r7
 8010be2:	e745      	b.n	8010a70 <__udivmoddi4+0x15c>
 8010be4:	4608      	mov	r0, r1
 8010be6:	e708      	b.n	80109fa <__udivmoddi4+0xe6>
 8010be8:	f1a8 0802 	sub.w	r8, r8, #2
 8010bec:	443d      	add	r5, r7
 8010bee:	e72b      	b.n	8010a48 <__udivmoddi4+0x134>

08010bf0 <__aeabi_idiv0>:
 8010bf0:	4770      	bx	lr
 8010bf2:	bf00      	nop

08010bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010bf4:	b580      	push	{r7, lr}
 8010bf6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010bf8:	2003      	movs	r0, #3
 8010bfa:	f000 f8f6 	bl	8010dea <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8010bfe:	2000      	movs	r0, #0
 8010c00:	f01a fc32 	bl	802b468 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8010c04:	f01a fa76 	bl	802b0f4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8010c08:	2300      	movs	r3, #0
}
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	bd80      	pop	{r7, pc}
	...

08010c10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010c10:	b480      	push	{r7}
 8010c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8010c14:	4b06      	ldr	r3, [pc, #24]	; (8010c30 <HAL_IncTick+0x20>)
 8010c16:	781b      	ldrb	r3, [r3, #0]
 8010c18:	461a      	mov	r2, r3
 8010c1a:	4b06      	ldr	r3, [pc, #24]	; (8010c34 <HAL_IncTick+0x24>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	4413      	add	r3, r2
 8010c20:	4a04      	ldr	r2, [pc, #16]	; (8010c34 <HAL_IncTick+0x24>)
 8010c22:	6013      	str	r3, [r2, #0]
}
 8010c24:	bf00      	nop
 8010c26:	46bd      	mov	sp, r7
 8010c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c2c:	4770      	bx	lr
 8010c2e:	bf00      	nop
 8010c30:	20000004 	.word	0x20000004
 8010c34:	20017490 	.word	0x20017490

08010c38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010c38:	b480      	push	{r7}
 8010c3a:	af00      	add	r7, sp, #0
  return uwTick;
 8010c3c:	4b03      	ldr	r3, [pc, #12]	; (8010c4c <HAL_GetTick+0x14>)
 8010c3e:	681b      	ldr	r3, [r3, #0]
}
 8010c40:	4618      	mov	r0, r3
 8010c42:	46bd      	mov	sp, r7
 8010c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c48:	4770      	bx	lr
 8010c4a:	bf00      	nop
 8010c4c:	20017490 	.word	0x20017490

08010c50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010c50:	b580      	push	{r7, lr}
 8010c52:	b084      	sub	sp, #16
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010c58:	f7ff ffee 	bl	8010c38 <HAL_GetTick>
 8010c5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c68:	d005      	beq.n	8010c76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8010c6a:	4b09      	ldr	r3, [pc, #36]	; (8010c90 <HAL_Delay+0x40>)
 8010c6c:	781b      	ldrb	r3, [r3, #0]
 8010c6e:	461a      	mov	r2, r3
 8010c70:	68fb      	ldr	r3, [r7, #12]
 8010c72:	4413      	add	r3, r2
 8010c74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8010c76:	bf00      	nop
 8010c78:	f7ff ffde 	bl	8010c38 <HAL_GetTick>
 8010c7c:	4602      	mov	r2, r0
 8010c7e:	68bb      	ldr	r3, [r7, #8]
 8010c80:	1ad2      	subs	r2, r2, r3
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	429a      	cmp	r2, r3
 8010c86:	d3f7      	bcc.n	8010c78 <HAL_Delay+0x28>
  {
  }
}
 8010c88:	bf00      	nop
 8010c8a:	3710      	adds	r7, #16
 8010c8c:	46bd      	mov	sp, r7
 8010c8e:	bd80      	pop	{r7, pc}
 8010c90:	20000004 	.word	0x20000004

08010c94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010c94:	b480      	push	{r7}
 8010c96:	b085      	sub	sp, #20
 8010c98:	af00      	add	r7, sp, #0
 8010c9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	f003 0307 	and.w	r3, r3, #7
 8010ca2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010ca4:	4b0b      	ldr	r3, [pc, #44]	; (8010cd4 <__NVIC_SetPriorityGrouping+0x40>)
 8010ca6:	68db      	ldr	r3, [r3, #12]
 8010ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010caa:	68ba      	ldr	r2, [r7, #8]
 8010cac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010cb0:	4013      	ands	r3, r2
 8010cb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010cb8:	68bb      	ldr	r3, [r7, #8]
 8010cba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8010cbc:	4b06      	ldr	r3, [pc, #24]	; (8010cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8010cbe:	4313      	orrs	r3, r2
 8010cc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010cc2:	4a04      	ldr	r2, [pc, #16]	; (8010cd4 <__NVIC_SetPriorityGrouping+0x40>)
 8010cc4:	68bb      	ldr	r3, [r7, #8]
 8010cc6:	60d3      	str	r3, [r2, #12]
}
 8010cc8:	bf00      	nop
 8010cca:	3714      	adds	r7, #20
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cd2:	4770      	bx	lr
 8010cd4:	e000ed00 	.word	0xe000ed00
 8010cd8:	05fa0000 	.word	0x05fa0000

08010cdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8010cdc:	b480      	push	{r7}
 8010cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010ce0:	4b04      	ldr	r3, [pc, #16]	; (8010cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8010ce2:	68db      	ldr	r3, [r3, #12]
 8010ce4:	0a1b      	lsrs	r3, r3, #8
 8010ce6:	f003 0307 	and.w	r3, r3, #7
}
 8010cea:	4618      	mov	r0, r3
 8010cec:	46bd      	mov	sp, r7
 8010cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf2:	4770      	bx	lr
 8010cf4:	e000ed00 	.word	0xe000ed00

08010cf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010cf8:	b480      	push	{r7}
 8010cfa:	b083      	sub	sp, #12
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	4603      	mov	r3, r0
 8010d00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	db0b      	blt.n	8010d22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010d0a:	4909      	ldr	r1, [pc, #36]	; (8010d30 <__NVIC_EnableIRQ+0x38>)
 8010d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d10:	095b      	lsrs	r3, r3, #5
 8010d12:	79fa      	ldrb	r2, [r7, #7]
 8010d14:	f002 021f 	and.w	r2, r2, #31
 8010d18:	2001      	movs	r0, #1
 8010d1a:	fa00 f202 	lsl.w	r2, r0, r2
 8010d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8010d22:	bf00      	nop
 8010d24:	370c      	adds	r7, #12
 8010d26:	46bd      	mov	sp, r7
 8010d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2c:	4770      	bx	lr
 8010d2e:	bf00      	nop
 8010d30:	e000e100 	.word	0xe000e100

08010d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8010d34:	b480      	push	{r7}
 8010d36:	b083      	sub	sp, #12
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	4603      	mov	r3, r0
 8010d3c:	6039      	str	r1, [r7, #0]
 8010d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	db0a      	blt.n	8010d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010d48:	490d      	ldr	r1, [pc, #52]	; (8010d80 <__NVIC_SetPriority+0x4c>)
 8010d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d4e:	683a      	ldr	r2, [r7, #0]
 8010d50:	b2d2      	uxtb	r2, r2
 8010d52:	0112      	lsls	r2, r2, #4
 8010d54:	b2d2      	uxtb	r2, r2
 8010d56:	440b      	add	r3, r1
 8010d58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8010d5c:	e00a      	b.n	8010d74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010d5e:	4909      	ldr	r1, [pc, #36]	; (8010d84 <__NVIC_SetPriority+0x50>)
 8010d60:	79fb      	ldrb	r3, [r7, #7]
 8010d62:	f003 030f 	and.w	r3, r3, #15
 8010d66:	3b04      	subs	r3, #4
 8010d68:	683a      	ldr	r2, [r7, #0]
 8010d6a:	b2d2      	uxtb	r2, r2
 8010d6c:	0112      	lsls	r2, r2, #4
 8010d6e:	b2d2      	uxtb	r2, r2
 8010d70:	440b      	add	r3, r1
 8010d72:	761a      	strb	r2, [r3, #24]
}
 8010d74:	bf00      	nop
 8010d76:	370c      	adds	r7, #12
 8010d78:	46bd      	mov	sp, r7
 8010d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d7e:	4770      	bx	lr
 8010d80:	e000e100 	.word	0xe000e100
 8010d84:	e000ed00 	.word	0xe000ed00

08010d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010d88:	b480      	push	{r7}
 8010d8a:	b089      	sub	sp, #36	; 0x24
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	60f8      	str	r0, [r7, #12]
 8010d90:	60b9      	str	r1, [r7, #8]
 8010d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	f003 0307 	and.w	r3, r3, #7
 8010d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010d9c:	69fb      	ldr	r3, [r7, #28]
 8010d9e:	f1c3 0307 	rsb	r3, r3, #7
 8010da2:	2b04      	cmp	r3, #4
 8010da4:	bf28      	it	cs
 8010da6:	2304      	movcs	r3, #4
 8010da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010daa:	69fb      	ldr	r3, [r7, #28]
 8010dac:	3304      	adds	r3, #4
 8010dae:	2b06      	cmp	r3, #6
 8010db0:	d902      	bls.n	8010db8 <NVIC_EncodePriority+0x30>
 8010db2:	69fb      	ldr	r3, [r7, #28]
 8010db4:	3b03      	subs	r3, #3
 8010db6:	e000      	b.n	8010dba <NVIC_EncodePriority+0x32>
 8010db8:	2300      	movs	r3, #0
 8010dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010dbc:	2201      	movs	r2, #1
 8010dbe:	69bb      	ldr	r3, [r7, #24]
 8010dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8010dc4:	1e5a      	subs	r2, r3, #1
 8010dc6:	68bb      	ldr	r3, [r7, #8]
 8010dc8:	401a      	ands	r2, r3
 8010dca:	697b      	ldr	r3, [r7, #20]
 8010dcc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010dce:	2101      	movs	r1, #1
 8010dd0:	697b      	ldr	r3, [r7, #20]
 8010dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8010dd6:	1e59      	subs	r1, r3, #1
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010ddc:	4313      	orrs	r3, r2
         );
}
 8010dde:	4618      	mov	r0, r3
 8010de0:	3724      	adds	r7, #36	; 0x24
 8010de2:	46bd      	mov	sp, r7
 8010de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de8:	4770      	bx	lr

08010dea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010dea:	b580      	push	{r7, lr}
 8010dec:	b082      	sub	sp, #8
 8010dee:	af00      	add	r7, sp, #0
 8010df0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010df2:	6878      	ldr	r0, [r7, #4]
 8010df4:	f7ff ff4e 	bl	8010c94 <__NVIC_SetPriorityGrouping>
}
 8010df8:	bf00      	nop
 8010dfa:	3708      	adds	r7, #8
 8010dfc:	46bd      	mov	sp, r7
 8010dfe:	bd80      	pop	{r7, pc}

08010e00 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8010e00:	b580      	push	{r7, lr}
 8010e02:	b086      	sub	sp, #24
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	4603      	mov	r3, r0
 8010e08:	60b9      	str	r1, [r7, #8]
 8010e0a:	607a      	str	r2, [r7, #4]
 8010e0c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8010e0e:	2300      	movs	r3, #0
 8010e10:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8010e12:	f7ff ff63 	bl	8010cdc <__NVIC_GetPriorityGrouping>
 8010e16:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010e18:	687a      	ldr	r2, [r7, #4]
 8010e1a:	68b9      	ldr	r1, [r7, #8]
 8010e1c:	6978      	ldr	r0, [r7, #20]
 8010e1e:	f7ff ffb3 	bl	8010d88 <NVIC_EncodePriority>
 8010e22:	4602      	mov	r2, r0
 8010e24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010e28:	4611      	mov	r1, r2
 8010e2a:	4618      	mov	r0, r3
 8010e2c:	f7ff ff82 	bl	8010d34 <__NVIC_SetPriority>
}
 8010e30:	bf00      	nop
 8010e32:	3718      	adds	r7, #24
 8010e34:	46bd      	mov	sp, r7
 8010e36:	bd80      	pop	{r7, pc}

08010e38 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	b082      	sub	sp, #8
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	4603      	mov	r3, r0
 8010e40:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010e46:	4618      	mov	r0, r3
 8010e48:	f7ff ff56 	bl	8010cf8 <__NVIC_EnableIRQ>
}
 8010e4c:	bf00      	nop
 8010e4e:	3708      	adds	r7, #8
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bd80      	pop	{r7, pc}

08010e54 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8010e54:	b480      	push	{r7}
 8010e56:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8010e58:	f3bf 8f5f 	dmb	sy
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8010e5c:	4a06      	ldr	r2, [pc, #24]	; (8010e78 <HAL_MPU_Disable+0x24>)
 8010e5e:	4b06      	ldr	r3, [pc, #24]	; (8010e78 <HAL_MPU_Disable+0x24>)
 8010e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010e66:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8010e68:	4b04      	ldr	r3, [pc, #16]	; (8010e7c <HAL_MPU_Disable+0x28>)
 8010e6a:	2200      	movs	r2, #0
 8010e6c:	605a      	str	r2, [r3, #4]
}
 8010e6e:	bf00      	nop
 8010e70:	46bd      	mov	sp, r7
 8010e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e76:	4770      	bx	lr
 8010e78:	e000ed00 	.word	0xe000ed00
 8010e7c:	e000ed90 	.word	0xe000ed90

08010e80 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8010e80:	b480      	push	{r7}
 8010e82:	b083      	sub	sp, #12
 8010e84:	af00      	add	r7, sp, #0
 8010e86:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8010e88:	4a0a      	ldr	r2, [pc, #40]	; (8010eb4 <HAL_MPU_Enable+0x34>)
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	f043 0301 	orr.w	r3, r3, #1
 8010e90:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8010e92:	4a09      	ldr	r2, [pc, #36]	; (8010eb8 <HAL_MPU_Enable+0x38>)
 8010e94:	4b08      	ldr	r3, [pc, #32]	; (8010eb8 <HAL_MPU_Enable+0x38>)
 8010e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010e9c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8010e9e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010ea2:	f3bf 8f6f 	isb	sy
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8010ea6:	bf00      	nop
 8010ea8:	370c      	adds	r7, #12
 8010eaa:	46bd      	mov	sp, r7
 8010eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb0:	4770      	bx	lr
 8010eb2:	bf00      	nop
 8010eb4:	e000ed90 	.word	0xe000ed90
 8010eb8:	e000ed00 	.word	0xe000ed00

08010ebc <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8010ebc:	b480      	push	{r7}
 8010ebe:	b083      	sub	sp, #12
 8010ec0:	af00      	add	r7, sp, #0
 8010ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8010ec4:	4a1e      	ldr	r2, [pc, #120]	; (8010f40 <HAL_MPU_ConfigRegion+0x84>)
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	785b      	ldrb	r3, [r3, #1]
 8010eca:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != RESET)
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	781b      	ldrb	r3, [r3, #0]
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d028      	beq.n	8010f26 <HAL_MPU_ConfigRegion+0x6a>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8010ed4:	4a1a      	ldr	r2, [pc, #104]	; (8010f40 <HAL_MPU_ConfigRegion+0x84>)
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	685b      	ldr	r3, [r3, #4]
 8010eda:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8010edc:	4918      	ldr	r1, [pc, #96]	; (8010f40 <HAL_MPU_ConfigRegion+0x84>)
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	7b1b      	ldrb	r3, [r3, #12]
 8010ee2:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	7adb      	ldrb	r3, [r3, #11]
 8010ee8:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8010eea:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	7a9b      	ldrb	r3, [r3, #10]
 8010ef0:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8010ef2:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	7b5b      	ldrb	r3, [r3, #13]
 8010ef8:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8010efa:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	7b9b      	ldrb	r3, [r3, #14]
 8010f00:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8010f02:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	7bdb      	ldrb	r3, [r3, #15]
 8010f08:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8010f0a:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	7a5b      	ldrb	r3, [r3, #9]
 8010f10:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8010f12:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	7a1b      	ldrb	r3, [r3, #8]
 8010f18:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8010f1a:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8010f1c:	687a      	ldr	r2, [r7, #4]
 8010f1e:	7812      	ldrb	r2, [r2, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8010f20:	4313      	orrs	r3, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8010f22:	610b      	str	r3, [r1, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8010f24:	e005      	b.n	8010f32 <HAL_MPU_ConfigRegion+0x76>
    MPU->RBAR = 0x00;
 8010f26:	4b06      	ldr	r3, [pc, #24]	; (8010f40 <HAL_MPU_ConfigRegion+0x84>)
 8010f28:	2200      	movs	r2, #0
 8010f2a:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8010f2c:	4b04      	ldr	r3, [pc, #16]	; (8010f40 <HAL_MPU_ConfigRegion+0x84>)
 8010f2e:	2200      	movs	r2, #0
 8010f30:	611a      	str	r2, [r3, #16]
}
 8010f32:	bf00      	nop
 8010f34:	370c      	adds	r7, #12
 8010f36:	46bd      	mov	sp, r7
 8010f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f3c:	4770      	bx	lr
 8010f3e:	bf00      	nop
 8010f40:	e000ed90 	.word	0xe000ed90

08010f44 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8010f44:	b580      	push	{r7, lr}
 8010f46:	b088      	sub	sp, #32
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8010f4c:	2300      	movs	r3, #0
 8010f4e:	61fb      	str	r3, [r7, #28]
 8010f50:	2300      	movs	r3, #0
 8010f52:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 8010f54:	4ba9      	ldr	r3, [pc, #676]	; (80111fc <HAL_ETH_Init+0x2b8>)
 8010f56:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8010f58:	2300      	movs	r3, #0
 8010f5a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d101      	bne.n	8010f6a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8010f66:	2301      	movs	r3, #1
 8010f68:	e183      	b.n	8011272 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010f70:	b2db      	uxtb	r3, r3
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d106      	bne.n	8010f84 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	2200      	movs	r2, #0
 8010f7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8010f7e:	6878      	ldr	r0, [r7, #4]
 8010f80:	f017 fcf6 	bl	8028970 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010f84:	4a9e      	ldr	r2, [pc, #632]	; (8011200 <HAL_ETH_Init+0x2bc>)
 8010f86:	4b9e      	ldr	r3, [pc, #632]	; (8011200 <HAL_ETH_Init+0x2bc>)
 8010f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010f8e:	6453      	str	r3, [r2, #68]	; 0x44
 8010f90:	4b9b      	ldr	r3, [pc, #620]	; (8011200 <HAL_ETH_Init+0x2bc>)
 8010f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010f98:	60bb      	str	r3, [r7, #8]
 8010f9a:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8010f9c:	4a99      	ldr	r2, [pc, #612]	; (8011204 <HAL_ETH_Init+0x2c0>)
 8010f9e:	4b99      	ldr	r3, [pc, #612]	; (8011204 <HAL_ETH_Init+0x2c0>)
 8010fa0:	685b      	ldr	r3, [r3, #4]
 8010fa2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8010fa6:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8010fa8:	4996      	ldr	r1, [pc, #600]	; (8011204 <HAL_ETH_Init+0x2c0>)
 8010faa:	4b96      	ldr	r3, [pc, #600]	; (8011204 <HAL_ETH_Init+0x2c0>)
 8010fac:	685a      	ldr	r2, [r3, #4]
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	6a1b      	ldr	r3, [r3, #32]
 8010fb2:	4313      	orrs	r3, r2
 8010fb4:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	687a      	ldr	r2, [r7, #4]
 8010fbc:	6812      	ldr	r2, [r2, #0]
 8010fbe:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8010fc2:	6812      	ldr	r2, [r2, #0]
 8010fc4:	f042 0201 	orr.w	r2, r2, #1
 8010fc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010fcc:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8010fce:	f7ff fe33 	bl	8010c38 <HAL_GetTick>
 8010fd2:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8010fd4:	e011      	b.n	8010ffa <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8010fd6:	f7ff fe2f 	bl	8010c38 <HAL_GetTick>
 8010fda:	4602      	mov	r2, r0
 8010fdc:	697b      	ldr	r3, [r7, #20]
 8010fde:	1ad3      	subs	r3, r2, r3
 8010fe0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8010fe4:	d909      	bls.n	8010ffa <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8010fe6:	687b      	ldr	r3, [r7, #4]
 8010fe8:	2203      	movs	r2, #3
 8010fea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	2200      	movs	r2, #0
 8010ff2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 8010ff6:	2303      	movs	r3, #3
 8010ff8:	e13b      	b.n	8011272 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	f003 0301 	and.w	r3, r3, #1
 8011008:	2b00      	cmp	r3, #0
 801100a:	d1e4      	bne.n	8010fd6 <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	681b      	ldr	r3, [r3, #0]
 8011010:	691b      	ldr	r3, [r3, #16]
 8011012:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8011014:	69fb      	ldr	r3, [r7, #28]
 8011016:	f023 031c 	bic.w	r3, r3, #28
 801101a:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 801101c:	f002 fcb2 	bl	8013984 <HAL_RCC_GetHCLKFreq>
 8011020:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 8011022:	69bb      	ldr	r3, [r7, #24]
 8011024:	4a78      	ldr	r2, [pc, #480]	; (8011208 <HAL_ETH_Init+0x2c4>)
 8011026:	4293      	cmp	r3, r2
 8011028:	d908      	bls.n	801103c <HAL_ETH_Init+0xf8>
 801102a:	69bb      	ldr	r3, [r7, #24]
 801102c:	4a77      	ldr	r2, [pc, #476]	; (801120c <HAL_ETH_Init+0x2c8>)
 801102e:	4293      	cmp	r3, r2
 8011030:	d804      	bhi.n	801103c <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8011032:	69fb      	ldr	r3, [r7, #28]
 8011034:	f043 0308 	orr.w	r3, r3, #8
 8011038:	61fb      	str	r3, [r7, #28]
 801103a:	e027      	b.n	801108c <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 801103c:	69bb      	ldr	r3, [r7, #24]
 801103e:	4a73      	ldr	r2, [pc, #460]	; (801120c <HAL_ETH_Init+0x2c8>)
 8011040:	4293      	cmp	r3, r2
 8011042:	d908      	bls.n	8011056 <HAL_ETH_Init+0x112>
 8011044:	69bb      	ldr	r3, [r7, #24]
 8011046:	4a72      	ldr	r2, [pc, #456]	; (8011210 <HAL_ETH_Init+0x2cc>)
 8011048:	4293      	cmp	r3, r2
 801104a:	d804      	bhi.n	8011056 <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 801104c:	69fb      	ldr	r3, [r7, #28]
 801104e:	f043 030c 	orr.w	r3, r3, #12
 8011052:	61fb      	str	r3, [r7, #28]
 8011054:	e01a      	b.n	801108c <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8011056:	69bb      	ldr	r3, [r7, #24]
 8011058:	4a6d      	ldr	r2, [pc, #436]	; (8011210 <HAL_ETH_Init+0x2cc>)
 801105a:	4293      	cmp	r3, r2
 801105c:	d903      	bls.n	8011066 <HAL_ETH_Init+0x122>
 801105e:	69bb      	ldr	r3, [r7, #24]
 8011060:	4a6c      	ldr	r2, [pc, #432]	; (8011214 <HAL_ETH_Init+0x2d0>)
 8011062:	4293      	cmp	r3, r2
 8011064:	d911      	bls.n	801108a <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 8011066:	69bb      	ldr	r3, [r7, #24]
 8011068:	4a6a      	ldr	r2, [pc, #424]	; (8011214 <HAL_ETH_Init+0x2d0>)
 801106a:	4293      	cmp	r3, r2
 801106c:	d908      	bls.n	8011080 <HAL_ETH_Init+0x13c>
 801106e:	69bb      	ldr	r3, [r7, #24]
 8011070:	4a69      	ldr	r2, [pc, #420]	; (8011218 <HAL_ETH_Init+0x2d4>)
 8011072:	4293      	cmp	r3, r2
 8011074:	d804      	bhi.n	8011080 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8011076:	69fb      	ldr	r3, [r7, #28]
 8011078:	f043 0304 	orr.w	r3, r3, #4
 801107c:	61fb      	str	r3, [r7, #28]
 801107e:	e005      	b.n	801108c <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8011080:	69fb      	ldr	r3, [r7, #28]
 8011082:	f043 0310 	orr.w	r3, r3, #16
 8011086:	61fb      	str	r3, [r7, #28]
 8011088:	e000      	b.n	801108c <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 801108a:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	69fa      	ldr	r2, [r7, #28]
 8011092:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8011094:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8011098:	2100      	movs	r1, #0
 801109a:	6878      	ldr	r0, [r7, #4]
 801109c:	f000 fc19 	bl	80118d2 <HAL_ETH_WritePHYRegister>
 80110a0:	4603      	mov	r3, r0
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d00b      	beq.n	80110be <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80110a6:	2301      	movs	r3, #1
 80110a8:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80110aa:	6939      	ldr	r1, [r7, #16]
 80110ac:	6878      	ldr	r0, [r7, #4]
 80110ae:	f000 fdcd 	bl	8011c4c <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	2201      	movs	r2, #1
 80110b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80110ba:	2301      	movs	r3, #1
 80110bc:	e0d9      	b.n	8011272 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80110be:	20ff      	movs	r0, #255	; 0xff
 80110c0:	f7ff fdc6 	bl	8010c50 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	685b      	ldr	r3, [r3, #4]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	f000 80a7 	beq.w	801121c <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80110ce:	f7ff fdb3 	bl	8010c38 <HAL_GetTick>
 80110d2:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80110d4:	f107 030c 	add.w	r3, r7, #12
 80110d8:	461a      	mov	r2, r3
 80110da:	2101      	movs	r1, #1
 80110dc:	6878      	ldr	r0, [r7, #4]
 80110de:	f000 fb90 	bl	8011802 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80110e2:	f7ff fda9 	bl	8010c38 <HAL_GetTick>
 80110e6:	4602      	mov	r2, r0
 80110e8:	697b      	ldr	r3, [r7, #20]
 80110ea:	1ad3      	subs	r3, r2, r3
 80110ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80110f0:	4293      	cmp	r3, r2
 80110f2:	d90f      	bls.n	8011114 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80110f4:	2301      	movs	r3, #1
 80110f6:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80110f8:	6939      	ldr	r1, [r7, #16]
 80110fa:	6878      	ldr	r0, [r7, #4]
 80110fc:	f000 fda6 	bl	8011c4c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	2201      	movs	r2, #1
 8011104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2200      	movs	r2, #0
 801110c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8011110:	2303      	movs	r3, #3
 8011112:	e0ae      	b.n	8011272 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8011114:	68fb      	ldr	r3, [r7, #12]
 8011116:	f003 0304 	and.w	r3, r3, #4
 801111a:	2b00      	cmp	r3, #0
 801111c:	d0da      	beq.n	80110d4 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 801111e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011122:	2100      	movs	r1, #0
 8011124:	6878      	ldr	r0, [r7, #4]
 8011126:	f000 fbd4 	bl	80118d2 <HAL_ETH_WritePHYRegister>
 801112a:	4603      	mov	r3, r0
 801112c:	2b00      	cmp	r3, #0
 801112e:	d00b      	beq.n	8011148 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8011130:	2301      	movs	r3, #1
 8011132:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8011134:	6939      	ldr	r1, [r7, #16]
 8011136:	6878      	ldr	r0, [r7, #4]
 8011138:	f000 fd88 	bl	8011c4c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	2201      	movs	r2, #1
 8011140:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8011144:	2301      	movs	r3, #1
 8011146:	e094      	b.n	8011272 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8011148:	f7ff fd76 	bl	8010c38 <HAL_GetTick>
 801114c:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 801114e:	f107 030c 	add.w	r3, r7, #12
 8011152:	461a      	mov	r2, r3
 8011154:	2101      	movs	r1, #1
 8011156:	6878      	ldr	r0, [r7, #4]
 8011158:	f000 fb53 	bl	8011802 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 801115c:	f7ff fd6c 	bl	8010c38 <HAL_GetTick>
 8011160:	4602      	mov	r2, r0
 8011162:	697b      	ldr	r3, [r7, #20]
 8011164:	1ad3      	subs	r3, r2, r3
 8011166:	f241 3288 	movw	r2, #5000	; 0x1388
 801116a:	4293      	cmp	r3, r2
 801116c:	d90f      	bls.n	801118e <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 801116e:	2301      	movs	r3, #1
 8011170:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8011172:	6939      	ldr	r1, [r7, #16]
 8011174:	6878      	ldr	r0, [r7, #4]
 8011176:	f000 fd69 	bl	8011c4c <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	2201      	movs	r2, #1
 801117e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	2200      	movs	r2, #0
 8011186:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 801118a:	2303      	movs	r3, #3
 801118c:	e071      	b.n	8011272 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	f003 0320 	and.w	r3, r3, #32
 8011194:	2b00      	cmp	r3, #0
 8011196:	d0da      	beq.n	801114e <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8011198:	f107 030c 	add.w	r3, r7, #12
 801119c:	461a      	mov	r2, r3
 801119e:	211f      	movs	r1, #31
 80111a0:	6878      	ldr	r0, [r7, #4]
 80111a2:	f000 fb2e 	bl	8011802 <HAL_ETH_ReadPHYRegister>
 80111a6:	4603      	mov	r3, r0
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d00b      	beq.n	80111c4 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80111ac:	2301      	movs	r3, #1
 80111ae:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80111b0:	6939      	ldr	r1, [r7, #16]
 80111b2:	6878      	ldr	r0, [r7, #4]
 80111b4:	f000 fd4a 	bl	8011c4c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	2201      	movs	r2, #1
 80111bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80111c0:	2301      	movs	r3, #1
 80111c2:	e056      	b.n	8011272 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80111c4:	68fb      	ldr	r3, [r7, #12]
 80111c6:	f003 0310 	and.w	r3, r3, #16
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d004      	beq.n	80111d8 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80111d4:	60da      	str	r2, [r3, #12]
 80111d6:	e002      	b.n	80111de <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	2200      	movs	r2, #0
 80111dc:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	f003 0304 	and.w	r3, r3, #4
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d003      	beq.n	80111f0 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	2200      	movs	r2, #0
 80111ec:	609a      	str	r2, [r3, #8]
 80111ee:	e037      	b.n	8011260 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80111f6:	609a      	str	r2, [r3, #8]
 80111f8:	e032      	b.n	8011260 <HAL_ETH_Init+0x31c>
 80111fa:	bf00      	nop
 80111fc:	03938700 	.word	0x03938700
 8011200:	40023800 	.word	0x40023800
 8011204:	40013800 	.word	0x40013800
 8011208:	01312cff 	.word	0x01312cff
 801120c:	02160ebf 	.word	0x02160ebf
 8011210:	039386ff 	.word	0x039386ff
 8011214:	05f5e0ff 	.word	0x05f5e0ff
 8011218:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	68db      	ldr	r3, [r3, #12]
 8011220:	08db      	lsrs	r3, r3, #3
 8011222:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	689b      	ldr	r3, [r3, #8]
 8011228:	085b      	lsrs	r3, r3, #1
 801122a:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 801122c:	4313      	orrs	r3, r2
 801122e:	b29b      	uxth	r3, r3
 8011230:	461a      	mov	r2, r3
 8011232:	2100      	movs	r1, #0
 8011234:	6878      	ldr	r0, [r7, #4]
 8011236:	f000 fb4c 	bl	80118d2 <HAL_ETH_WritePHYRegister>
 801123a:	4603      	mov	r3, r0
 801123c:	2b00      	cmp	r3, #0
 801123e:	d00b      	beq.n	8011258 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8011240:	2301      	movs	r3, #1
 8011242:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8011244:	6939      	ldr	r1, [r7, #16]
 8011246:	6878      	ldr	r0, [r7, #4]
 8011248:	f000 fd00 	bl	8011c4c <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	2201      	movs	r2, #1
 8011250:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8011254:	2301      	movs	r3, #1
 8011256:	e00c      	b.n	8011272 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8011258:	f640 70ff 	movw	r0, #4095	; 0xfff
 801125c:	f7ff fcf8 	bl	8010c50 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8011260:	6939      	ldr	r1, [r7, #16]
 8011262:	6878      	ldr	r0, [r7, #4]
 8011264:	f000 fcf2 	bl	8011c4c <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	2201      	movs	r2, #1
 801126c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8011270:	2300      	movs	r3, #0
}
 8011272:	4618      	mov	r0, r3
 8011274:	3720      	adds	r7, #32
 8011276:	46bd      	mov	sp, r7
 8011278:	bd80      	pop	{r7, pc}
 801127a:	bf00      	nop

0801127c <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 801127c:	b480      	push	{r7}
 801127e:	b087      	sub	sp, #28
 8011280:	af00      	add	r7, sp, #0
 8011282:	60f8      	str	r0, [r7, #12]
 8011284:	60b9      	str	r1, [r7, #8]
 8011286:	607a      	str	r2, [r7, #4]
 8011288:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 801128a:	2300      	movs	r3, #0
 801128c:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011294:	2b01      	cmp	r3, #1
 8011296:	d101      	bne.n	801129c <HAL_ETH_DMATxDescListInit+0x20>
 8011298:	2302      	movs	r3, #2
 801129a:	e052      	b.n	8011342 <HAL_ETH_DMATxDescListInit+0xc6>
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	2201      	movs	r2, #1
 80112a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80112a4:	68fb      	ldr	r3, [r7, #12]
 80112a6:	2202      	movs	r2, #2
 80112a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	68ba      	ldr	r2, [r7, #8]
 80112b0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 80112b2:	2300      	movs	r3, #0
 80112b4:	617b      	str	r3, [r7, #20]
 80112b6:	e030      	b.n	801131a <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the member (i) of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80112b8:	697b      	ldr	r3, [r7, #20]
 80112ba:	015b      	lsls	r3, r3, #5
 80112bc:	68ba      	ldr	r2, [r7, #8]
 80112be:	4413      	add	r3, r2
 80112c0:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80112c2:	693b      	ldr	r3, [r7, #16]
 80112c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80112c8:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80112ca:	697b      	ldr	r3, [r7, #20]
 80112cc:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80112d0:	fb02 f303 	mul.w	r3, r2, r3
 80112d4:	687a      	ldr	r2, [r7, #4]
 80112d6:	4413      	add	r3, r2
 80112d8:	461a      	mov	r2, r3
 80112da:	693b      	ldr	r3, [r7, #16]
 80112dc:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	69db      	ldr	r3, [r3, #28]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d105      	bne.n	80112f2 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80112e6:	693b      	ldr	r3, [r7, #16]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80112ee:	693b      	ldr	r3, [r7, #16]
 80112f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 80112f2:	683b      	ldr	r3, [r7, #0]
 80112f4:	1e5a      	subs	r2, r3, #1
 80112f6:	697b      	ldr	r3, [r7, #20]
 80112f8:	429a      	cmp	r2, r3
 80112fa:	d908      	bls.n	801130e <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80112fc:	697b      	ldr	r3, [r7, #20]
 80112fe:	3301      	adds	r3, #1
 8011300:	015b      	lsls	r3, r3, #5
 8011302:	68ba      	ldr	r2, [r7, #8]
 8011304:	4413      	add	r3, r2
 8011306:	461a      	mov	r2, r3
 8011308:	693b      	ldr	r3, [r7, #16]
 801130a:	60da      	str	r2, [r3, #12]
 801130c:	e002      	b.n	8011314 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 801130e:	68ba      	ldr	r2, [r7, #8]
 8011310:	693b      	ldr	r3, [r7, #16]
 8011312:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 8011314:	697b      	ldr	r3, [r7, #20]
 8011316:	3301      	adds	r3, #1
 8011318:	617b      	str	r3, [r7, #20]
 801131a:	697a      	ldr	r2, [r7, #20]
 801131c:	683b      	ldr	r3, [r7, #0]
 801131e:	429a      	cmp	r2, r3
 8011320:	d3ca      	bcc.n	80112b8 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	6819      	ldr	r1, [r3, #0]
 8011326:	68ba      	ldr	r2, [r7, #8]
 8011328:	f241 0310 	movw	r3, #4112	; 0x1010
 801132c:	440b      	add	r3, r1
 801132e:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8011330:	68fb      	ldr	r3, [r7, #12]
 8011332:	2201      	movs	r2, #1
 8011334:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	2200      	movs	r2, #0
 801133c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8011340:	2300      	movs	r3, #0
}
 8011342:	4618      	mov	r0, r3
 8011344:	371c      	adds	r7, #28
 8011346:	46bd      	mov	sp, r7
 8011348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801134c:	4770      	bx	lr

0801134e <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 801134e:	b480      	push	{r7}
 8011350:	b087      	sub	sp, #28
 8011352:	af00      	add	r7, sp, #0
 8011354:	60f8      	str	r0, [r7, #12]
 8011356:	60b9      	str	r1, [r7, #8]
 8011358:	607a      	str	r2, [r7, #4]
 801135a:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 801135c:	2300      	movs	r3, #0
 801135e:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011366:	2b01      	cmp	r3, #1
 8011368:	d101      	bne.n	801136e <HAL_ETH_DMARxDescListInit+0x20>
 801136a:	2302      	movs	r3, #2
 801136c:	e056      	b.n	801141c <HAL_ETH_DMARxDescListInit+0xce>
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	2201      	movs	r2, #1
 8011372:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	2202      	movs	r2, #2
 801137a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	68ba      	ldr	r2, [r7, #8]
 8011382:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8011384:	2300      	movs	r3, #0
 8011386:	617b      	str	r3, [r7, #20]
 8011388:	e034      	b.n	80113f4 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the member (i) of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 801138a:	697b      	ldr	r3, [r7, #20]
 801138c:	015b      	lsls	r3, r3, #5
 801138e:	68ba      	ldr	r2, [r7, #8]
 8011390:	4413      	add	r3, r2
 8011392:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8011394:	693b      	ldr	r3, [r7, #16]
 8011396:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801139a:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 801139c:	693b      	ldr	r3, [r7, #16]
 801139e:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80113a2:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80113a4:	697b      	ldr	r3, [r7, #20]
 80113a6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80113aa:	fb02 f303 	mul.w	r3, r2, r3
 80113ae:	687a      	ldr	r2, [r7, #4]
 80113b0:	4413      	add	r3, r2
 80113b2:	461a      	mov	r2, r3
 80113b4:	693b      	ldr	r3, [r7, #16]
 80113b6:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	699b      	ldr	r3, [r3, #24]
 80113bc:	2b01      	cmp	r3, #1
 80113be:	d105      	bne.n	80113cc <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80113c0:	693b      	ldr	r3, [r7, #16]
 80113c2:	685b      	ldr	r3, [r3, #4]
 80113c4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80113c8:	693b      	ldr	r3, [r7, #16]
 80113ca:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 80113cc:	683b      	ldr	r3, [r7, #0]
 80113ce:	1e5a      	subs	r2, r3, #1
 80113d0:	697b      	ldr	r3, [r7, #20]
 80113d2:	429a      	cmp	r2, r3
 80113d4:	d908      	bls.n	80113e8 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 80113d6:	697b      	ldr	r3, [r7, #20]
 80113d8:	3301      	adds	r3, #1
 80113da:	015b      	lsls	r3, r3, #5
 80113dc:	68ba      	ldr	r2, [r7, #8]
 80113de:	4413      	add	r3, r2
 80113e0:	461a      	mov	r2, r3
 80113e2:	693b      	ldr	r3, [r7, #16]
 80113e4:	60da      	str	r2, [r3, #12]
 80113e6:	e002      	b.n	80113ee <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80113e8:	68ba      	ldr	r2, [r7, #8]
 80113ea:	693b      	ldr	r3, [r7, #16]
 80113ec:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 80113ee:	697b      	ldr	r3, [r7, #20]
 80113f0:	3301      	adds	r3, #1
 80113f2:	617b      	str	r3, [r7, #20]
 80113f4:	697a      	ldr	r2, [r7, #20]
 80113f6:	683b      	ldr	r3, [r7, #0]
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d3c6      	bcc.n	801138a <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	6819      	ldr	r1, [r3, #0]
 8011400:	68ba      	ldr	r2, [r7, #8]
 8011402:	f241 030c 	movw	r3, #4108	; 0x100c
 8011406:	440b      	add	r3, r1
 8011408:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	2201      	movs	r2, #1
 801140e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	2200      	movs	r2, #0
 8011416:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 801141a:	2300      	movs	r3, #0
}
 801141c:	4618      	mov	r0, r3
 801141e:	371c      	adds	r7, #28
 8011420:	46bd      	mov	sp, r7
 8011422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011426:	4770      	bx	lr

08011428 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8011428:	b480      	push	{r7}
 801142a:	b087      	sub	sp, #28
 801142c:	af00      	add	r7, sp, #0
 801142e:	6078      	str	r0, [r7, #4]
 8011430:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8011432:	2300      	movs	r3, #0
 8011434:	617b      	str	r3, [r7, #20]
 8011436:	2300      	movs	r3, #0
 8011438:	60fb      	str	r3, [r7, #12]
 801143a:	2300      	movs	r3, #0
 801143c:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011444:	2b01      	cmp	r3, #1
 8011446:	d101      	bne.n	801144c <HAL_ETH_TransmitFrame+0x24>
 8011448:	2302      	movs	r3, #2
 801144a:	e0cd      	b.n	80115e8 <HAL_ETH_TransmitFrame+0x1c0>
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	2201      	movs	r2, #1
 8011450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	2202      	movs	r2, #2
 8011458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 801145c:	683b      	ldr	r3, [r7, #0]
 801145e:	2b00      	cmp	r3, #0
 8011460:	d109      	bne.n	8011476 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	2201      	movs	r2, #1
 8011466:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	2200      	movs	r2, #0
 801146e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8011472:	2301      	movs	r3, #1
 8011474:	e0b8      	b.n	80115e8 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	2b00      	cmp	r3, #0
 801147e:	da09      	bge.n	8011494 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	2212      	movs	r2, #18
 8011484:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	2200      	movs	r2, #0
 801148c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8011490:	2301      	movs	r3, #1
 8011492:	e0a9      	b.n	80115e8 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8011494:	683b      	ldr	r3, [r7, #0]
 8011496:	f240 52f4 	movw	r2, #1524	; 0x5f4
 801149a:	4293      	cmp	r3, r2
 801149c:	d915      	bls.n	80114ca <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 801149e:	683b      	ldr	r3, [r7, #0]
 80114a0:	4a54      	ldr	r2, [pc, #336]	; (80115f4 <HAL_ETH_TransmitFrame+0x1cc>)
 80114a2:	fba2 2303 	umull	r2, r3, r2, r3
 80114a6:	0a9b      	lsrs	r3, r3, #10
 80114a8:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80114aa:	683a      	ldr	r2, [r7, #0]
 80114ac:	4b51      	ldr	r3, [pc, #324]	; (80115f4 <HAL_ETH_TransmitFrame+0x1cc>)
 80114ae:	fba3 1302 	umull	r1, r3, r3, r2
 80114b2:	0a9b      	lsrs	r3, r3, #10
 80114b4:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80114b8:	fb01 f303 	mul.w	r3, r1, r3
 80114bc:	1ad3      	subs	r3, r2, r3
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d005      	beq.n	80114ce <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80114c2:	697b      	ldr	r3, [r7, #20]
 80114c4:	3301      	adds	r3, #1
 80114c6:	617b      	str	r3, [r7, #20]
 80114c8:	e001      	b.n	80114ce <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 80114ca:	2301      	movs	r3, #1
 80114cc:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 80114ce:	697b      	ldr	r3, [r7, #20]
 80114d0:	2b01      	cmp	r3, #1
 80114d2:	d11c      	bne.n	801150e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114d8:	687a      	ldr	r2, [r7, #4]
 80114da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80114dc:	6812      	ldr	r2, [r2, #0]
 80114de:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80114e2:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114e8:	683a      	ldr	r2, [r7, #0]
 80114ea:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80114ee:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114f4:	687a      	ldr	r2, [r7, #4]
 80114f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80114f8:	6812      	ldr	r2, [r2, #0]
 80114fa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80114fe:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011504:	68db      	ldr	r3, [r3, #12]
 8011506:	461a      	mov	r2, r3
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	62da      	str	r2, [r3, #44]	; 0x2c
 801150c:	e04b      	b.n	80115a6 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 801150e:	2300      	movs	r3, #0
 8011510:	613b      	str	r3, [r7, #16]
 8011512:	e044      	b.n	801159e <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011518:	687a      	ldr	r2, [r7, #4]
 801151a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 801151c:	6812      	ldr	r2, [r2, #0]
 801151e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8011522:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8011524:	693b      	ldr	r3, [r7, #16]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d107      	bne.n	801153a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801152e:	687a      	ldr	r2, [r7, #4]
 8011530:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011532:	6812      	ldr	r2, [r2, #0]
 8011534:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8011538:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801153e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8011542:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8011544:	697b      	ldr	r3, [r7, #20]
 8011546:	1e5a      	subs	r2, r3, #1
 8011548:	693b      	ldr	r3, [r7, #16]
 801154a:	429a      	cmp	r2, r3
 801154c:	d116      	bne.n	801157c <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011552:	687a      	ldr	r2, [r7, #4]
 8011554:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011556:	6812      	ldr	r2, [r2, #0]
 8011558:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 801155c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 801155e:	697b      	ldr	r3, [r7, #20]
 8011560:	4a25      	ldr	r2, [pc, #148]	; (80115f8 <HAL_ETH_TransmitFrame+0x1d0>)
 8011562:	fb02 f203 	mul.w	r2, r2, r3
 8011566:	683b      	ldr	r3, [r7, #0]
 8011568:	4413      	add	r3, r2
 801156a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 801156e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011574:	68fa      	ldr	r2, [r7, #12]
 8011576:	f3c2 020c 	ubfx	r2, r2, #0, #13
 801157a:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011580:	687a      	ldr	r2, [r7, #4]
 8011582:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011584:	6812      	ldr	r2, [r2, #0]
 8011586:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 801158a:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011590:	68db      	ldr	r3, [r3, #12]
 8011592:	461a      	mov	r2, r3
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8011598:	693b      	ldr	r3, [r7, #16]
 801159a:	3301      	adds	r3, #1
 801159c:	613b      	str	r3, [r7, #16]
 801159e:	693a      	ldr	r2, [r7, #16]
 80115a0:	697b      	ldr	r3, [r7, #20]
 80115a2:	429a      	cmp	r2, r3
 80115a4:	d3b6      	bcc.n	8011514 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	681a      	ldr	r2, [r3, #0]
 80115aa:	f241 0314 	movw	r3, #4116	; 0x1014
 80115ae:	4413      	add	r3, r2
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	f003 0304 	and.w	r3, r3, #4
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d00d      	beq.n	80115d6 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	681a      	ldr	r2, [r3, #0]
 80115be:	f241 0314 	movw	r3, #4116	; 0x1014
 80115c2:	4413      	add	r3, r2
 80115c4:	2204      	movs	r2, #4
 80115c6:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	681a      	ldr	r2, [r3, #0]
 80115cc:	f241 0304 	movw	r3, #4100	; 0x1004
 80115d0:	4413      	add	r3, r2
 80115d2:	2200      	movs	r2, #0
 80115d4:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	2201      	movs	r2, #1
 80115da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	2200      	movs	r2, #0
 80115e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80115e6:	2300      	movs	r3, #0
}
 80115e8:	4618      	mov	r0, r3
 80115ea:	371c      	adds	r7, #28
 80115ec:	46bd      	mov	sp, r7
 80115ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115f2:	4770      	bx	lr
 80115f4:	ac02b00b 	.word	0xac02b00b
 80115f8:	fffffa0c 	.word	0xfffffa0c

080115fc <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80115fc:	b480      	push	{r7}
 80115fe:	b085      	sub	sp, #20
 8011600:	af00      	add	r7, sp, #0
 8011602:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8011604:	2300      	movs	r3, #0
 8011606:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801160e:	2b01      	cmp	r3, #1
 8011610:	d101      	bne.n	8011616 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8011612:	2302      	movs	r3, #2
 8011614:	e074      	b.n	8011700 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	2201      	movs	r2, #1
 801161a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	2202      	movs	r2, #2
 8011622:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8011626:	e05a      	b.n	80116de <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	3301      	adds	r3, #1
 801162c:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801163c:	d10d      	bne.n	801165a <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	2201      	movs	r2, #1
 801164a:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011650:	68db      	ldr	r3, [r3, #12]
 8011652:	461a      	mov	r2, r3
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	629a      	str	r2, [r3, #40]	; 0x28
 8011658:	e041      	b.n	80116de <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011664:	2b00      	cmp	r3, #0
 8011666:	d10b      	bne.n	8011680 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801166c:	1c5a      	adds	r2, r3, #1
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011676:	68db      	ldr	r3, [r3, #12]
 8011678:	461a      	mov	r2, r3
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	629a      	str	r2, [r3, #40]	; 0x28
 801167e:	e02e      	b.n	80116de <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801168c:	1c5a      	adds	r2, r3, #1
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011696:	2b01      	cmp	r3, #1
 8011698:	d103      	bne.n	80116a2 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	0c1b      	lsrs	r3, r3, #16
 80116aa:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80116ae:	1f1a      	subs	r2, r3, #4
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80116b8:	689a      	ldr	r2, [r3, #8]
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116c2:	68db      	ldr	r3, [r3, #12]
 80116c4:	461a      	mov	r2, r3
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	2201      	movs	r2, #1
 80116ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	2200      	movs	r2, #0
 80116d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 80116da:	2300      	movs	r3, #0
 80116dc:	e010      	b.n	8011700 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	db02      	blt.n	80116ee <HAL_ETH_GetReceivedFrame_IT+0xf2>
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	2b03      	cmp	r3, #3
 80116ec:	d99c      	bls.n	8011628 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	2201      	movs	r2, #1
 80116f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	2200      	movs	r2, #0
 80116fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80116fe:	2301      	movs	r3, #1
}
 8011700:	4618      	mov	r0, r3
 8011702:	3714      	adds	r7, #20
 8011704:	46bd      	mov	sp, r7
 8011706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801170a:	4770      	bx	lr

0801170c <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 801170c:	b580      	push	{r7, lr}
 801170e:	b082      	sub	sp, #8
 8011710:	af00      	add	r7, sp, #0
 8011712:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	681a      	ldr	r2, [r3, #0]
 8011718:	f241 0314 	movw	r3, #4116	; 0x1014
 801171c:	4413      	add	r3, r2
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011724:	2b40      	cmp	r3, #64	; 0x40
 8011726:	d112      	bne.n	801174e <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8011728:	6878      	ldr	r0, [r7, #4]
 801172a:	f017 f9e1 	bl	8028af0 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	681a      	ldr	r2, [r3, #0]
 8011732:	f241 0314 	movw	r3, #4116	; 0x1014
 8011736:	4413      	add	r3, r2
 8011738:	2240      	movs	r2, #64	; 0x40
 801173a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	2201      	movs	r2, #1
 8011740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8011744:	687b      	ldr	r3, [r7, #4]
 8011746:	2200      	movs	r2, #0
 8011748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801174c:	e01b      	b.n	8011786 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681a      	ldr	r2, [r3, #0]
 8011752:	f241 0314 	movw	r3, #4116	; 0x1014
 8011756:	4413      	add	r3, r2
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	f003 0301 	and.w	r3, r3, #1
 801175e:	2b01      	cmp	r3, #1
 8011760:	d111      	bne.n	8011786 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8011762:	6878      	ldr	r0, [r7, #4]
 8011764:	f000 f839 	bl	80117da <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	681a      	ldr	r2, [r3, #0]
 801176c:	f241 0314 	movw	r3, #4116	; 0x1014
 8011770:	4413      	add	r3, r2
 8011772:	2201      	movs	r2, #1
 8011774:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	2201      	movs	r2, #1
 801177a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	2200      	movs	r2, #0
 8011782:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	681a      	ldr	r2, [r3, #0]
 801178a:	f241 0314 	movw	r3, #4116	; 0x1014
 801178e:	4413      	add	r3, r2
 8011790:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011794:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	681a      	ldr	r2, [r3, #0]
 801179a:	f241 0314 	movw	r3, #4116	; 0x1014
 801179e:	4413      	add	r3, r2
 80117a0:	681b      	ldr	r3, [r3, #0]
 80117a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80117a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80117aa:	d112      	bne.n	80117d2 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80117ac:	6878      	ldr	r0, [r7, #4]
 80117ae:	f000 f81e 	bl	80117ee <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	681a      	ldr	r2, [r3, #0]
 80117b6:	f241 0314 	movw	r3, #4116	; 0x1014
 80117ba:	4413      	add	r3, r2
 80117bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80117c0:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	2201      	movs	r2, #1
 80117c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	2200      	movs	r2, #0
 80117ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 80117d2:	bf00      	nop
 80117d4:	3708      	adds	r7, #8
 80117d6:	46bd      	mov	sp, r7
 80117d8:	bd80      	pop	{r7, pc}

080117da <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80117da:	b480      	push	{r7}
 80117dc:	b083      	sub	sp, #12
 80117de:	af00      	add	r7, sp, #0
 80117e0:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80117e2:	bf00      	nop
 80117e4:	370c      	adds	r7, #12
 80117e6:	46bd      	mov	sp, r7
 80117e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ec:	4770      	bx	lr

080117ee <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80117ee:	b480      	push	{r7}
 80117f0:	b083      	sub	sp, #12
 80117f2:	af00      	add	r7, sp, #0
 80117f4:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 80117f6:	bf00      	nop
 80117f8:	370c      	adds	r7, #12
 80117fa:	46bd      	mov	sp, r7
 80117fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011800:	4770      	bx	lr

08011802 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8011802:	b580      	push	{r7, lr}
 8011804:	b086      	sub	sp, #24
 8011806:	af00      	add	r7, sp, #0
 8011808:	60f8      	str	r0, [r7, #12]
 801180a:	460b      	mov	r3, r1
 801180c:	607a      	str	r2, [r7, #4]
 801180e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 8011810:	2300      	movs	r3, #0
 8011812:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8011814:	2300      	movs	r3, #0
 8011816:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801181e:	b2db      	uxtb	r3, r3
 8011820:	2b82      	cmp	r3, #130	; 0x82
 8011822:	d101      	bne.n	8011828 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8011824:	2302      	movs	r3, #2
 8011826:	e050      	b.n	80118ca <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	2282      	movs	r2, #130	; 0x82
 801182c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	691b      	ldr	r3, [r3, #16]
 8011836:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8011838:	697b      	ldr	r3, [r7, #20]
 801183a:	f003 031c 	and.w	r3, r3, #28
 801183e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8011840:	68fb      	ldr	r3, [r7, #12]
 8011842:	8a1b      	ldrh	r3, [r3, #16]
 8011844:	02db      	lsls	r3, r3, #11
 8011846:	b29b      	uxth	r3, r3
 8011848:	697a      	ldr	r2, [r7, #20]
 801184a:	4313      	orrs	r3, r2
 801184c:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 801184e:	897b      	ldrh	r3, [r7, #10]
 8011850:	019b      	lsls	r3, r3, #6
 8011852:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8011856:	697a      	ldr	r2, [r7, #20]
 8011858:	4313      	orrs	r3, r2
 801185a:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 801185c:	697b      	ldr	r3, [r7, #20]
 801185e:	f023 0302 	bic.w	r3, r3, #2
 8011862:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8011864:	697b      	ldr	r3, [r7, #20]
 8011866:	f043 0301 	orr.w	r3, r3, #1
 801186a:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	697a      	ldr	r2, [r7, #20]
 8011872:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8011874:	f7ff f9e0 	bl	8010c38 <HAL_GetTick>
 8011878:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 801187a:	e015      	b.n	80118a8 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 801187c:	f7ff f9dc 	bl	8010c38 <HAL_GetTick>
 8011880:	4602      	mov	r2, r0
 8011882:	693b      	ldr	r3, [r7, #16]
 8011884:	1ad3      	subs	r3, r2, r3
 8011886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801188a:	d309      	bcc.n	80118a0 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 801188c:	68fb      	ldr	r3, [r7, #12]
 801188e:	2201      	movs	r2, #1
 8011890:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	2200      	movs	r2, #0
 8011898:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 801189c:	2303      	movs	r3, #3
 801189e:	e014      	b.n	80118ca <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	691b      	ldr	r3, [r3, #16]
 80118a6:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80118a8:	697b      	ldr	r3, [r7, #20]
 80118aa:	f003 0301 	and.w	r3, r3, #1
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d1e4      	bne.n	801187c <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	695b      	ldr	r3, [r3, #20]
 80118b8:	b29b      	uxth	r3, r3
 80118ba:	461a      	mov	r2, r3
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	2201      	movs	r2, #1
 80118c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80118c8:	2300      	movs	r3, #0
}
 80118ca:	4618      	mov	r0, r3
 80118cc:	3718      	adds	r7, #24
 80118ce:	46bd      	mov	sp, r7
 80118d0:	bd80      	pop	{r7, pc}

080118d2 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80118d2:	b580      	push	{r7, lr}
 80118d4:	b086      	sub	sp, #24
 80118d6:	af00      	add	r7, sp, #0
 80118d8:	60f8      	str	r0, [r7, #12]
 80118da:	460b      	mov	r3, r1
 80118dc:	607a      	str	r2, [r7, #4]
 80118de:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 80118e0:	2300      	movs	r3, #0
 80118e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80118e4:	2300      	movs	r3, #0
 80118e6:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80118ee:	b2db      	uxtb	r3, r3
 80118f0:	2b42      	cmp	r3, #66	; 0x42
 80118f2:	d101      	bne.n	80118f8 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80118f4:	2302      	movs	r3, #2
 80118f6:	e04e      	b.n	8011996 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	2242      	movs	r2, #66	; 0x42
 80118fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	691b      	ldr	r3, [r3, #16]
 8011906:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8011908:	697b      	ldr	r3, [r7, #20]
 801190a:	f003 031c 	and.w	r3, r3, #28
 801190e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	8a1b      	ldrh	r3, [r3, #16]
 8011914:	02db      	lsls	r3, r3, #11
 8011916:	b29b      	uxth	r3, r3
 8011918:	697a      	ldr	r2, [r7, #20]
 801191a:	4313      	orrs	r3, r2
 801191c:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 801191e:	897b      	ldrh	r3, [r7, #10]
 8011920:	019b      	lsls	r3, r3, #6
 8011922:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8011926:	697a      	ldr	r2, [r7, #20]
 8011928:	4313      	orrs	r3, r2
 801192a:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 801192c:	697b      	ldr	r3, [r7, #20]
 801192e:	f043 0302 	orr.w	r3, r3, #2
 8011932:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8011934:	697b      	ldr	r3, [r7, #20]
 8011936:	f043 0301 	orr.w	r3, r3, #1
 801193a:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 801193c:	68fb      	ldr	r3, [r7, #12]
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	687a      	ldr	r2, [r7, #4]
 8011942:	b292      	uxth	r2, r2
 8011944:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	697a      	ldr	r2, [r7, #20]
 801194c:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 801194e:	f7ff f973 	bl	8010c38 <HAL_GetTick>
 8011952:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8011954:	e015      	b.n	8011982 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8011956:	f7ff f96f 	bl	8010c38 <HAL_GetTick>
 801195a:	4602      	mov	r2, r0
 801195c:	693b      	ldr	r3, [r7, #16]
 801195e:	1ad3      	subs	r3, r2, r3
 8011960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011964:	d309      	bcc.n	801197a <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8011966:	68fb      	ldr	r3, [r7, #12]
 8011968:	2201      	movs	r2, #1
 801196a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	2200      	movs	r2, #0
 8011972:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8011976:	2303      	movs	r3, #3
 8011978:	e00d      	b.n	8011996 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 801197a:	68fb      	ldr	r3, [r7, #12]
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	691b      	ldr	r3, [r3, #16]
 8011980:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8011982:	697b      	ldr	r3, [r7, #20]
 8011984:	f003 0301 	and.w	r3, r3, #1
 8011988:	2b00      	cmp	r3, #0
 801198a:	d1e4      	bne.n	8011956 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	2201      	movs	r2, #1
 8011990:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8011994:	2300      	movs	r3, #0
}
 8011996:	4618      	mov	r0, r3
 8011998:	3718      	adds	r7, #24
 801199a:	46bd      	mov	sp, r7
 801199c:	bd80      	pop	{r7, pc}

0801199e <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 801199e:	b580      	push	{r7, lr}
 80119a0:	b082      	sub	sp, #8
 80119a2:	af00      	add	r7, sp, #0
 80119a4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80119ac:	2b01      	cmp	r3, #1
 80119ae:	d101      	bne.n	80119b4 <HAL_ETH_Start+0x16>
 80119b0:	2302      	movs	r3, #2
 80119b2:	e01f      	b.n	80119f4 <HAL_ETH_Start+0x56>
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2201      	movs	r2, #1
 80119b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	2202      	movs	r2, #2
 80119c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80119c4:	6878      	ldr	r0, [r7, #4]
 80119c6:	f000 fb41 	bl	801204c <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80119ca:	6878      	ldr	r0, [r7, #4]
 80119cc:	f000 fb78 	bl	80120c0 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80119d0:	6878      	ldr	r0, [r7, #4]
 80119d2:	f000 fc0f 	bl	80121f4 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80119d6:	6878      	ldr	r0, [r7, #4]
 80119d8:	f000 fbac 	bl	8012134 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80119dc:	6878      	ldr	r0, [r7, #4]
 80119de:	f000 fbd9 	bl	8012194 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	2201      	movs	r2, #1
 80119e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	2200      	movs	r2, #0
 80119ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80119f2:	2300      	movs	r3, #0
}
 80119f4:	4618      	mov	r0, r3
 80119f6:	3708      	adds	r7, #8
 80119f8:	46bd      	mov	sp, r7
 80119fa:	bd80      	pop	{r7, pc}

080119fc <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 80119fc:	b580      	push	{r7, lr}
 80119fe:	b082      	sub	sp, #8
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011a0a:	2b01      	cmp	r3, #1
 8011a0c:	d101      	bne.n	8011a12 <HAL_ETH_Stop+0x16>
 8011a0e:	2302      	movs	r3, #2
 8011a10:	e01f      	b.n	8011a52 <HAL_ETH_Stop+0x56>
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	2201      	movs	r2, #1
 8011a16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	2202      	movs	r2, #2
 8011a1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8011a22:	6878      	ldr	r0, [r7, #4]
 8011a24:	f000 fb9e 	bl	8012164 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8011a28:	6878      	ldr	r0, [r7, #4]
 8011a2a:	f000 fbcb 	bl	80121c4 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f000 fb63 	bl	80120fa <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8011a34:	6878      	ldr	r0, [r7, #4]
 8011a36:	f000 fbdd 	bl	80121f4 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8011a3a:	6878      	ldr	r0, [r7, #4]
 8011a3c:	f000 fb23 	bl	8012086 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	2201      	movs	r2, #1
 8011a44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2200      	movs	r2, #0
 8011a4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8011a50:	2300      	movs	r3, #0
}
 8011a52:	4618      	mov	r0, r3
 8011a54:	3708      	adds	r7, #8
 8011a56:	46bd      	mov	sp, r7
 8011a58:	bd80      	pop	{r7, pc}
	...

08011a5c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8011a5c:	b580      	push	{r7, lr}
 8011a5e:	b084      	sub	sp, #16
 8011a60:	af00      	add	r7, sp, #0
 8011a62:	6078      	str	r0, [r7, #4]
 8011a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8011a66:	2300      	movs	r3, #0
 8011a68:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011a70:	2b01      	cmp	r3, #1
 8011a72:	d101      	bne.n	8011a78 <HAL_ETH_ConfigMAC+0x1c>
 8011a74:	2302      	movs	r3, #2
 8011a76:	e0e3      	b.n	8011c40 <HAL_ETH_ConfigMAC+0x1e4>
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	2201      	movs	r2, #1
 8011a7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	2202      	movs	r2, #2
 8011a84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8011a88:	683b      	ldr	r3, [r7, #0]
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	f000 80b0 	beq.w	8011bf0 <HAL_ETH_ConfigMAC+0x194>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8011a98:	68fa      	ldr	r2, [r7, #12]
 8011a9a:	4b6b      	ldr	r3, [pc, #428]	; (8011c48 <HAL_ETH_ConfigMAC+0x1ec>)
 8011a9c:	4013      	ands	r3, r2
 8011a9e:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8011aa0:	683b      	ldr	r3, [r7, #0]
 8011aa2:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8011aa4:	683b      	ldr	r3, [r7, #0]
 8011aa6:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8011aa8:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8011aaa:	683b      	ldr	r3, [r7, #0]
 8011aac:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8011aae:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8011ab0:	683b      	ldr	r3, [r7, #0]
 8011ab2:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8011ab4:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8011aba:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8011abc:	683b      	ldr	r3, [r7, #0]
 8011abe:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8011ac0:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8011ac2:	683b      	ldr	r3, [r7, #0]
 8011ac4:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8011ac6:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8011acc:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8011ad2:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8011ad4:	683b      	ldr	r3, [r7, #0]
 8011ad6:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8011ad8:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8011ada:	683b      	ldr	r3, [r7, #0]
 8011adc:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8011ade:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8011ae0:	683b      	ldr	r3, [r7, #0]
 8011ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8011ae4:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8011ae6:	683b      	ldr	r3, [r7, #0]
 8011ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8011aea:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8011aec:	68fa      	ldr	r2, [r7, #12]
 8011aee:	4313      	orrs	r3, r2
 8011af0:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	68fa      	ldr	r2, [r7, #12]
 8011af8:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8011b02:	2001      	movs	r0, #1
 8011b04:	f7ff f8a4 	bl	8010c50 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	681b      	ldr	r3, [r3, #0]
 8011b0c:	68fa      	ldr	r2, [r7, #12]
 8011b0e:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	683a      	ldr	r2, [r7, #0]
 8011b16:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8011b18:	683a      	ldr	r2, [r7, #0]
 8011b1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8011b1c:	4311      	orrs	r1, r2
                                          macconf->PassControlFrames |
 8011b1e:	683a      	ldr	r2, [r7, #0]
 8011b20:	6b52      	ldr	r2, [r2, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8011b22:	4311      	orrs	r1, r2
                                          macconf->BroadcastFramesReception | 
 8011b24:	683a      	ldr	r2, [r7, #0]
 8011b26:	6b92      	ldr	r2, [r2, #56]	; 0x38
                                          macconf->PassControlFrames |
 8011b28:	4311      	orrs	r1, r2
                                          macconf->DestinationAddrFilter |
 8011b2a:	683a      	ldr	r2, [r7, #0]
 8011b2c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8011b2e:	4311      	orrs	r1, r2
                                          macconf->PromiscuousMode |
 8011b30:	683a      	ldr	r2, [r7, #0]
 8011b32:	6c12      	ldr	r2, [r2, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8011b34:	4311      	orrs	r1, r2
                                          macconf->MulticastFramesFilter |
 8011b36:	683a      	ldr	r2, [r7, #0]
 8011b38:	6c52      	ldr	r2, [r2, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8011b3a:	4311      	orrs	r1, r2
                                          macconf->UnicastFramesFilter);
 8011b3c:	683a      	ldr	r2, [r7, #0]
 8011b3e:	6c92      	ldr	r2, [r2, #72]	; 0x48
                                          macconf->MulticastFramesFilter |
 8011b40:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8011b42:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	685b      	ldr	r3, [r3, #4]
 8011b4a:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8011b4c:	2001      	movs	r0, #1
 8011b4e:	f7ff f87f 	bl	8010c50 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	68fa      	ldr	r2, [r7, #12]
 8011b58:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	683a      	ldr	r2, [r7, #0]
 8011b60:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8011b62:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	683a      	ldr	r2, [r7, #0]
 8011b6a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8011b6c:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	699b      	ldr	r3, [r3, #24]
 8011b74:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8011b76:	68fa      	ldr	r2, [r7, #12]
 8011b78:	f64f 7341 	movw	r3, #65345	; 0xff41
 8011b7c:	4013      	ands	r3, r2
 8011b7e:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8011b80:	683b      	ldr	r3, [r7, #0]
 8011b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011b84:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8011b86:	683b      	ldr	r3, [r7, #0]
 8011b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8011b8a:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8011b8c:	683b      	ldr	r3, [r7, #0]
 8011b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8011b90:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8011b92:	683b      	ldr	r3, [r7, #0]
 8011b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8011b96:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8011b98:	683b      	ldr	r3, [r7, #0]
 8011b9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8011b9c:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8011b9e:	683b      	ldr	r3, [r7, #0]
 8011ba0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8011ba2:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8011ba4:	68fa      	ldr	r2, [r7, #12]
 8011ba6:	4313      	orrs	r3, r2
 8011ba8:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	68fa      	ldr	r2, [r7, #12]
 8011bb0:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	699b      	ldr	r3, [r3, #24]
 8011bb8:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8011bba:	2001      	movs	r0, #1
 8011bbc:	f7ff f848 	bl	8010c50 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	68fa      	ldr	r2, [r7, #12]
 8011bc6:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	683a      	ldr	r2, [r7, #0]
 8011bce:	6ed1      	ldr	r1, [r2, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8011bd0:	683a      	ldr	r2, [r7, #0]
 8011bd2:	6f12      	ldr	r2, [r2, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8011bd4:	430a      	orrs	r2, r1
 8011bd6:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	69db      	ldr	r3, [r3, #28]
 8011bde:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8011be0:	2001      	movs	r0, #1
 8011be2:	f7ff f835 	bl	8010c50 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	68fa      	ldr	r2, [r7, #12]
 8011bec:	61da      	str	r2, [r3, #28]
 8011bee:	e01e      	b.n	8011c2e <HAL_ETH_ConfigMAC+0x1d2>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 8011bf8:	68fb      	ldr	r3, [r7, #12]
 8011bfa:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8011bfe:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	689a      	ldr	r2, [r3, #8]
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	68db      	ldr	r3, [r3, #12]
 8011c08:	4313      	orrs	r3, r2
 8011c0a:	68fa      	ldr	r2, [r7, #12]
 8011c0c:	4313      	orrs	r3, r2
 8011c0e:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	68fa      	ldr	r2, [r7, #12]
 8011c16:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8011c20:	2001      	movs	r0, #1
 8011c22:	f7ff f815 	bl	8010c50 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	68fa      	ldr	r2, [r7, #12]
 8011c2c:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	2201      	movs	r2, #1
 8011c32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	2200      	movs	r2, #0
 8011c3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8011c3e:	2300      	movs	r3, #0
}
 8011c40:	4618      	mov	r0, r3
 8011c42:	3710      	adds	r7, #16
 8011c44:	46bd      	mov	sp, r7
 8011c46:	bd80      	pop	{r7, pc}
 8011c48:	ff20810f 	.word	0xff20810f

08011c4c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8011c4c:	b580      	push	{r7, lr}
 8011c4e:	b0b0      	sub	sp, #192	; 0xc0
 8011c50:	af00      	add	r7, sp, #0
 8011c52:	6078      	str	r0, [r7, #4]
 8011c54:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8011c56:	2300      	movs	r3, #0
 8011c58:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8011c5c:	683b      	ldr	r3, [r7, #0]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d007      	beq.n	8011c72 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011c68:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8011c70:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8011c72:	2300      	movs	r3, #0
 8011c74:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8011c76:	2300      	movs	r3, #0
 8011c78:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8011c7a:	2300      	movs	r3, #0
 8011c7c:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8011c7e:	2300      	movs	r3, #0
 8011c80:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8011c82:	2300      	movs	r3, #0
 8011c84:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8011c86:	2300      	movs	r3, #0
 8011c88:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	69db      	ldr	r3, [r3, #28]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d103      	bne.n	8011c9a <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8011c92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011c96:	663b      	str	r3, [r7, #96]	; 0x60
 8011c98:	e001      	b.n	8011c9e <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8011c9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011ca2:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8011ca8:	2300      	movs	r3, #0
 8011caa:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8011cac:	2300      	movs	r3, #0
 8011cae:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8011cb8:	2340      	movs	r3, #64	; 0x40
 8011cba:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8011cc2:	2300      	movs	r3, #0
 8011cc4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8011cc8:	2300      	movs	r3, #0
 8011cca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8011cce:	2300      	movs	r3, #0
 8011cd0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8011cd4:	2300      	movs	r3, #0
 8011cd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8011cda:	2300      	movs	r3, #0
 8011cdc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8011cec:	2380      	movs	r3, #128	; 0x80
 8011cee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8011cf2:	2300      	movs	r3, #0
 8011cf4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8011cfe:	2300      	movs	r3, #0
 8011d00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8011d04:	2300      	movs	r3, #0
 8011d06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8011d10:	2300      	movs	r3, #0
 8011d12:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8011d20:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011d24:	4baa      	ldr	r3, [pc, #680]	; (8011fd0 <ETH_MACDMAConfig+0x384>)
 8011d26:	4013      	ands	r3, r2
 8011d28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8011d2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8011d2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8011d30:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8011d32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8011d34:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8011d36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8011d38:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8011d3e:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8011d40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8011d42:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8011d44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8011d46:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8011d4c:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8011d4e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8011d50:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8011d52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8011d54:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8011d56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8011d58:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8011d5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8011d5c:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8011d5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8011d60:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8011d62:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011d66:	4313      	orrs	r3, r2
 8011d68:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011d74:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8011d80:	2001      	movs	r0, #1
 8011d82:	f7fe ff65 	bl	8010c50 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011d8e:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	681b      	ldr	r3, [r3, #0]
 8011d94:	6f79      	ldr	r1, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8011d96:	6fba      	ldr	r2, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8011d98:	4311      	orrs	r1, r2
                                        macinit.PassControlFrames |
 8011d9a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8011d9c:	4311      	orrs	r1, r2
                                        macinit.BroadcastFramesReception | 
 8011d9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8011da2:	4311      	orrs	r1, r2
                                        macinit.DestinationAddrFilter |
 8011da4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8011da8:	4311      	orrs	r1, r2
                                        macinit.PromiscuousMode |
 8011daa:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8011dae:	4311      	orrs	r1, r2
                                        macinit.MulticastFramesFilter |
 8011db0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8011db4:	4311      	orrs	r1, r2
                                        macinit.UnicastFramesFilter);
 8011db6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
                                        macinit.MulticastFramesFilter |
 8011dba:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8011dbc:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	685b      	ldr	r3, [r3, #4]
 8011dc4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8011dc8:	2001      	movs	r0, #1
 8011dca:	f7fe ff41 	bl	8010c50 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011dd6:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011de0:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8011dea:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	699b      	ldr	r3, [r3, #24]
 8011df2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8011df6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011dfa:	f64f 7341 	movw	r3, #65345	; 0xff41
 8011dfe:	4013      	ands	r3, r2
 8011e00:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8011e04:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011e08:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8011e0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8011e0e:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8011e10:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8011e14:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8011e16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8011e1a:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8011e1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8011e20:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8011e22:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8011e26:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8011e28:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011e2c:	4313      	orrs	r3, r2
 8011e2e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011e3a:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	681b      	ldr	r3, [r3, #0]
 8011e40:	699b      	ldr	r3, [r3, #24]
 8011e42:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8011e46:	2001      	movs	r0, #1
 8011e48:	f7fe ff02 	bl	8010c50 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011e54:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	681b      	ldr	r3, [r3, #0]
 8011e5a:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8011e5e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8011e62:	430a      	orrs	r2, r1
 8011e64:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	681b      	ldr	r3, [r3, #0]
 8011e6a:	69db      	ldr	r3, [r3, #28]
 8011e6c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8011e70:	2001      	movs	r0, #1
 8011e72:	f7fe feed 	bl	8010c50 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011e7e:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8011e80:	2300      	movs	r3, #0
 8011e82:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8011e84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011e88:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8011e8e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011e92:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8011e94:	2300      	movs	r3, #0
 8011e96:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8011e98:	2300      	movs	r3, #0
 8011e9a:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8011ea0:	2300      	movs	r3, #0
 8011ea2:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8011ea4:	2304      	movs	r3, #4
 8011ea6:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8011ea8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011eac:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8011eae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011eb2:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8011eb4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011eb8:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8011eba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011ebe:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8011ec0:	2380      	movs	r3, #128	; 0x80
 8011ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 8011ec4:	2300      	movs	r3, #0
 8011ec6:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8011ec8:	2300      	movs	r3, #0
 8011eca:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	681a      	ldr	r2, [r3, #0]
 8011ed0:	f241 0318 	movw	r3, #4120	; 0x1018
 8011ed4:	4413      	add	r3, r2
 8011ed6:	681b      	ldr	r3, [r3, #0]
 8011ed8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8011edc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011ee0:	4b3c      	ldr	r3, [pc, #240]	; (8011fd4 <ETH_MACDMAConfig+0x388>)
 8011ee2:	4013      	ands	r3, r2
 8011ee4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8011ee8:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8011eea:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8011eec:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8011eee:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8011ef0:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8011ef2:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8011ef4:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8011ef6:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8011ef8:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8011efa:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8011efc:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8011efe:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8011f00:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8011f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8011f04:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8011f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8011f08:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8011f0a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011f0e:	4313      	orrs	r3, r2
 8011f10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	681a      	ldr	r2, [r3, #0]
 8011f18:	f241 0318 	movw	r3, #4120	; 0x1018
 8011f1c:	4413      	add	r3, r2
 8011f1e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011f22:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	681a      	ldr	r2, [r3, #0]
 8011f28:	f241 0318 	movw	r3, #4120	; 0x1018
 8011f2c:	4413      	add	r3, r2
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8011f34:	2001      	movs	r0, #1
 8011f36:	f7fe fe8b 	bl	8010c50 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	681a      	ldr	r2, [r3, #0]
 8011f3e:	f241 0318 	movw	r3, #4120	; 0x1018
 8011f42:	4413      	add	r3, r2
 8011f44:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011f48:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8011f50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8011f52:	4311      	orrs	r1, r2
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8011f54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8011f56:	4311      	orrs	r1, r2
                                          dmainit.TxDMABurstLength |
 8011f58:	6bba      	ldr	r2, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8011f5a:	4311      	orrs	r1, r2
                                          dmainit.EnhancedDescriptorFormat |
 8011f5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8011f5e:	4311      	orrs	r1, r2
                                          (dmainit.DescriptorSkipLength << 2) |
 8011f60:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011f62:	0092      	lsls	r2, r2, #2
                                          dmainit.EnhancedDescriptorFormat |
 8011f64:	4311      	orrs	r1, r2
                                          dmainit.DMAArbitration |
 8011f66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 8011f68:	430a      	orrs	r2, r1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8011f6a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8011f6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011f72:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8011f82:	2001      	movs	r0, #1
 8011f84:	f7fe fe64 	bl	8010c50 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	681b      	ldr	r3, [r3, #0]
 8011f8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011f90:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011f94:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	699b      	ldr	r3, [r3, #24]
 8011f9a:	2b01      	cmp	r3, #1
 8011f9c:	d10d      	bne.n	8011fba <ETH_MACDMAConfig+0x36e>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	6819      	ldr	r1, [r3, #0]
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	681a      	ldr	r2, [r3, #0]
 8011fa6:	f241 031c 	movw	r3, #4124	; 0x101c
 8011faa:	4413      	add	r3, r2
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	4a0a      	ldr	r2, [pc, #40]	; (8011fd8 <ETH_MACDMAConfig+0x38c>)
 8011fb0:	431a      	orrs	r2, r3
 8011fb2:	f241 031c 	movw	r3, #4124	; 0x101c
 8011fb6:	440b      	add	r3, r1
 8011fb8:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	695b      	ldr	r3, [r3, #20]
 8011fbe:	461a      	mov	r2, r3
 8011fc0:	2100      	movs	r1, #0
 8011fc2:	6878      	ldr	r0, [r7, #4]
 8011fc4:	f000 f80a 	bl	8011fdc <ETH_MACAddressConfig>
}
 8011fc8:	bf00      	nop
 8011fca:	37c0      	adds	r7, #192	; 0xc0
 8011fcc:	46bd      	mov	sp, r7
 8011fce:	bd80      	pop	{r7, pc}
 8011fd0:	ff20810f 	.word	0xff20810f
 8011fd4:	f8de3f23 	.word	0xf8de3f23
 8011fd8:	00010040 	.word	0x00010040

08011fdc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8011fdc:	b480      	push	{r7}
 8011fde:	b087      	sub	sp, #28
 8011fe0:	af00      	add	r7, sp, #0
 8011fe2:	60f8      	str	r0, [r7, #12]
 8011fe4:	60b9      	str	r1, [r7, #8]
 8011fe6:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	3305      	adds	r3, #5
 8011fec:	781b      	ldrb	r3, [r3, #0]
 8011fee:	021b      	lsls	r3, r3, #8
 8011ff0:	687a      	ldr	r2, [r7, #4]
 8011ff2:	3204      	adds	r2, #4
 8011ff4:	7812      	ldrb	r2, [r2, #0]
 8011ff6:	4313      	orrs	r3, r2
 8011ff8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8011ffa:	68ba      	ldr	r2, [r7, #8]
 8011ffc:	4b11      	ldr	r3, [pc, #68]	; (8012044 <ETH_MACAddressConfig+0x68>)
 8011ffe:	4413      	add	r3, r2
 8012000:	461a      	mov	r2, r3
 8012002:	697b      	ldr	r3, [r7, #20]
 8012004:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	3303      	adds	r3, #3
 801200a:	781b      	ldrb	r3, [r3, #0]
 801200c:	061a      	lsls	r2, r3, #24
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	3302      	adds	r3, #2
 8012012:	781b      	ldrb	r3, [r3, #0]
 8012014:	041b      	lsls	r3, r3, #16
 8012016:	431a      	orrs	r2, r3
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	3301      	adds	r3, #1
 801201c:	781b      	ldrb	r3, [r3, #0]
 801201e:	021b      	lsls	r3, r3, #8
 8012020:	4313      	orrs	r3, r2
 8012022:	687a      	ldr	r2, [r7, #4]
 8012024:	7812      	ldrb	r2, [r2, #0]
 8012026:	4313      	orrs	r3, r2
 8012028:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 801202a:	68ba      	ldr	r2, [r7, #8]
 801202c:	4b06      	ldr	r3, [pc, #24]	; (8012048 <ETH_MACAddressConfig+0x6c>)
 801202e:	4413      	add	r3, r2
 8012030:	461a      	mov	r2, r3
 8012032:	697b      	ldr	r3, [r7, #20]
 8012034:	6013      	str	r3, [r2, #0]
}
 8012036:	bf00      	nop
 8012038:	371c      	adds	r7, #28
 801203a:	46bd      	mov	sp, r7
 801203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012040:	4770      	bx	lr
 8012042:	bf00      	nop
 8012044:	40028040 	.word	0x40028040
 8012048:	40028044 	.word	0x40028044

0801204c <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 801204c:	b580      	push	{r7, lr}
 801204e:	b084      	sub	sp, #16
 8012050:	af00      	add	r7, sp, #0
 8012052:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8012054:	2300      	movs	r3, #0
 8012056:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	687a      	ldr	r2, [r7, #4]
 801205e:	6812      	ldr	r2, [r2, #0]
 8012060:	6812      	ldr	r2, [r2, #0]
 8012062:	f042 0208 	orr.w	r2, r2, #8
 8012066:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	681b      	ldr	r3, [r3, #0]
 801206e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8012070:	2001      	movs	r0, #1
 8012072:	f7fe fded 	bl	8010c50 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	68fa      	ldr	r2, [r7, #12]
 801207c:	601a      	str	r2, [r3, #0]
}
 801207e:	bf00      	nop
 8012080:	3710      	adds	r7, #16
 8012082:	46bd      	mov	sp, r7
 8012084:	bd80      	pop	{r7, pc}

08012086 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8012086:	b580      	push	{r7, lr}
 8012088:	b084      	sub	sp, #16
 801208a:	af00      	add	r7, sp, #0
 801208c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 801208e:	2300      	movs	r3, #0
 8012090:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	681b      	ldr	r3, [r3, #0]
 8012096:	687a      	ldr	r2, [r7, #4]
 8012098:	6812      	ldr	r2, [r2, #0]
 801209a:	6812      	ldr	r2, [r2, #0]
 801209c:	f022 0208 	bic.w	r2, r2, #8
 80120a0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80120aa:	2001      	movs	r0, #1
 80120ac:	f7fe fdd0 	bl	8010c50 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	681b      	ldr	r3, [r3, #0]
 80120b4:	68fa      	ldr	r2, [r7, #12]
 80120b6:	601a      	str	r2, [r3, #0]
}
 80120b8:	bf00      	nop
 80120ba:	3710      	adds	r7, #16
 80120bc:	46bd      	mov	sp, r7
 80120be:	bd80      	pop	{r7, pc}

080120c0 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80120c0:	b580      	push	{r7, lr}
 80120c2:	b084      	sub	sp, #16
 80120c4:	af00      	add	r7, sp, #0
 80120c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80120c8:	2300      	movs	r3, #0
 80120ca:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	687a      	ldr	r2, [r7, #4]
 80120d2:	6812      	ldr	r2, [r2, #0]
 80120d4:	6812      	ldr	r2, [r2, #0]
 80120d6:	f042 0204 	orr.w	r2, r2, #4
 80120da:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80120e4:	2001      	movs	r0, #1
 80120e6:	f7fe fdb3 	bl	8010c50 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	68fa      	ldr	r2, [r7, #12]
 80120f0:	601a      	str	r2, [r3, #0]
}
 80120f2:	bf00      	nop
 80120f4:	3710      	adds	r7, #16
 80120f6:	46bd      	mov	sp, r7
 80120f8:	bd80      	pop	{r7, pc}

080120fa <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80120fa:	b580      	push	{r7, lr}
 80120fc:	b084      	sub	sp, #16
 80120fe:	af00      	add	r7, sp, #0
 8012100:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8012102:	2300      	movs	r3, #0
 8012104:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	687a      	ldr	r2, [r7, #4]
 801210c:	6812      	ldr	r2, [r2, #0]
 801210e:	6812      	ldr	r2, [r2, #0]
 8012110:	f022 0204 	bic.w	r2, r2, #4
 8012114:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 801211e:	2001      	movs	r0, #1
 8012120:	f7fe fd96 	bl	8010c50 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	68fa      	ldr	r2, [r7, #12]
 801212a:	601a      	str	r2, [r3, #0]
}
 801212c:	bf00      	nop
 801212e:	3710      	adds	r7, #16
 8012130:	46bd      	mov	sp, r7
 8012132:	bd80      	pop	{r7, pc}

08012134 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8012134:	b480      	push	{r7}
 8012136:	b083      	sub	sp, #12
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	6819      	ldr	r1, [r3, #0]
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	681a      	ldr	r2, [r3, #0]
 8012144:	f241 0318 	movw	r3, #4120	; 0x1018
 8012148:	4413      	add	r3, r2
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8012150:	f241 0318 	movw	r3, #4120	; 0x1018
 8012154:	440b      	add	r3, r1
 8012156:	601a      	str	r2, [r3, #0]
}
 8012158:	bf00      	nop
 801215a:	370c      	adds	r7, #12
 801215c:	46bd      	mov	sp, r7
 801215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012162:	4770      	bx	lr

08012164 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8012164:	b480      	push	{r7}
 8012166:	b083      	sub	sp, #12
 8012168:	af00      	add	r7, sp, #0
 801216a:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	6819      	ldr	r1, [r3, #0]
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	681a      	ldr	r2, [r3, #0]
 8012174:	f241 0318 	movw	r3, #4120	; 0x1018
 8012178:	4413      	add	r3, r2
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8012180:	f241 0318 	movw	r3, #4120	; 0x1018
 8012184:	440b      	add	r3, r1
 8012186:	601a      	str	r2, [r3, #0]
}
 8012188:	bf00      	nop
 801218a:	370c      	adds	r7, #12
 801218c:	46bd      	mov	sp, r7
 801218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012192:	4770      	bx	lr

08012194 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8012194:	b480      	push	{r7}
 8012196:	b083      	sub	sp, #12
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	6819      	ldr	r1, [r3, #0]
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	681a      	ldr	r2, [r3, #0]
 80121a4:	f241 0318 	movw	r3, #4120	; 0x1018
 80121a8:	4413      	add	r3, r2
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	f043 0202 	orr.w	r2, r3, #2
 80121b0:	f241 0318 	movw	r3, #4120	; 0x1018
 80121b4:	440b      	add	r3, r1
 80121b6:	601a      	str	r2, [r3, #0]
}
 80121b8:	bf00      	nop
 80121ba:	370c      	adds	r7, #12
 80121bc:	46bd      	mov	sp, r7
 80121be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c2:	4770      	bx	lr

080121c4 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80121c4:	b480      	push	{r7}
 80121c6:	b083      	sub	sp, #12
 80121c8:	af00      	add	r7, sp, #0
 80121ca:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	6819      	ldr	r1, [r3, #0]
 80121d0:	687b      	ldr	r3, [r7, #4]
 80121d2:	681a      	ldr	r2, [r3, #0]
 80121d4:	f241 0318 	movw	r3, #4120	; 0x1018
 80121d8:	4413      	add	r3, r2
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	f023 0202 	bic.w	r2, r3, #2
 80121e0:	f241 0318 	movw	r3, #4120	; 0x1018
 80121e4:	440b      	add	r3, r1
 80121e6:	601a      	str	r2, [r3, #0]
}
 80121e8:	bf00      	nop
 80121ea:	370c      	adds	r7, #12
 80121ec:	46bd      	mov	sp, r7
 80121ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f2:	4770      	bx	lr

080121f4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b084      	sub	sp, #16
 80121f8:	af00      	add	r7, sp, #0
 80121fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80121fc:	2300      	movs	r3, #0
 80121fe:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	6819      	ldr	r1, [r3, #0]
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	681a      	ldr	r2, [r3, #0]
 8012208:	f241 0318 	movw	r3, #4120	; 0x1018
 801220c:	4413      	add	r3, r2
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8012214:	f241 0318 	movw	r3, #4120	; 0x1018
 8012218:	440b      	add	r3, r1
 801221a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681a      	ldr	r2, [r3, #0]
 8012220:	f241 0318 	movw	r3, #4120	; 0x1018
 8012224:	4413      	add	r3, r2
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 801222a:	2001      	movs	r0, #1
 801222c:	f7fe fd10 	bl	8010c50 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	6819      	ldr	r1, [r3, #0]
 8012234:	68fa      	ldr	r2, [r7, #12]
 8012236:	f241 0318 	movw	r3, #4120	; 0x1018
 801223a:	440b      	add	r3, r1
 801223c:	601a      	str	r2, [r3, #0]
}
 801223e:	bf00      	nop
 8012240:	3710      	adds	r7, #16
 8012242:	46bd      	mov	sp, r7
 8012244:	bd80      	pop	{r7, pc}
	...

08012248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8012248:	b480      	push	{r7}
 801224a:	b089      	sub	sp, #36	; 0x24
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
 8012250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8012252:	2300      	movs	r3, #0
 8012254:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8012256:	2300      	movs	r3, #0
 8012258:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 801225a:	2300      	movs	r3, #0
 801225c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 801225e:	2300      	movs	r3, #0
 8012260:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8012262:	2300      	movs	r3, #0
 8012264:	61fb      	str	r3, [r7, #28]
 8012266:	e175      	b.n	8012554 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8012268:	2201      	movs	r2, #1
 801226a:	69fb      	ldr	r3, [r7, #28]
 801226c:	fa02 f303 	lsl.w	r3, r2, r3
 8012270:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8012272:	683b      	ldr	r3, [r7, #0]
 8012274:	681a      	ldr	r2, [r3, #0]
 8012276:	697b      	ldr	r3, [r7, #20]
 8012278:	4013      	ands	r3, r2
 801227a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 801227c:	693a      	ldr	r2, [r7, #16]
 801227e:	697b      	ldr	r3, [r7, #20]
 8012280:	429a      	cmp	r2, r3
 8012282:	f040 8164 	bne.w	801254e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8012286:	683b      	ldr	r3, [r7, #0]
 8012288:	685b      	ldr	r3, [r3, #4]
 801228a:	2b01      	cmp	r3, #1
 801228c:	d00b      	beq.n	80122a6 <HAL_GPIO_Init+0x5e>
 801228e:	683b      	ldr	r3, [r7, #0]
 8012290:	685b      	ldr	r3, [r3, #4]
 8012292:	2b02      	cmp	r3, #2
 8012294:	d007      	beq.n	80122a6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8012296:	683b      	ldr	r3, [r7, #0]
 8012298:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801229a:	2b11      	cmp	r3, #17
 801229c:	d003      	beq.n	80122a6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801229e:	683b      	ldr	r3, [r7, #0]
 80122a0:	685b      	ldr	r3, [r3, #4]
 80122a2:	2b12      	cmp	r3, #18
 80122a4:	d130      	bne.n	8012308 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	689b      	ldr	r3, [r3, #8]
 80122aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80122ac:	69fb      	ldr	r3, [r7, #28]
 80122ae:	005b      	lsls	r3, r3, #1
 80122b0:	2203      	movs	r2, #3
 80122b2:	fa02 f303 	lsl.w	r3, r2, r3
 80122b6:	43db      	mvns	r3, r3
 80122b8:	69ba      	ldr	r2, [r7, #24]
 80122ba:	4013      	ands	r3, r2
 80122bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80122be:	683b      	ldr	r3, [r7, #0]
 80122c0:	68da      	ldr	r2, [r3, #12]
 80122c2:	69fb      	ldr	r3, [r7, #28]
 80122c4:	005b      	lsls	r3, r3, #1
 80122c6:	fa02 f303 	lsl.w	r3, r2, r3
 80122ca:	69ba      	ldr	r2, [r7, #24]
 80122cc:	4313      	orrs	r3, r2
 80122ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	69ba      	ldr	r2, [r7, #24]
 80122d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	685b      	ldr	r3, [r3, #4]
 80122da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80122dc:	2201      	movs	r2, #1
 80122de:	69fb      	ldr	r3, [r7, #28]
 80122e0:	fa02 f303 	lsl.w	r3, r2, r3
 80122e4:	43db      	mvns	r3, r3
 80122e6:	69ba      	ldr	r2, [r7, #24]
 80122e8:	4013      	ands	r3, r2
 80122ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80122ec:	683b      	ldr	r3, [r7, #0]
 80122ee:	685b      	ldr	r3, [r3, #4]
 80122f0:	091b      	lsrs	r3, r3, #4
 80122f2:	f003 0201 	and.w	r2, r3, #1
 80122f6:	69fb      	ldr	r3, [r7, #28]
 80122f8:	fa02 f303 	lsl.w	r3, r2, r3
 80122fc:	69ba      	ldr	r2, [r7, #24]
 80122fe:	4313      	orrs	r3, r2
 8012300:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	69ba      	ldr	r2, [r7, #24]
 8012306:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	68db      	ldr	r3, [r3, #12]
 801230c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 801230e:	69fb      	ldr	r3, [r7, #28]
 8012310:	005b      	lsls	r3, r3, #1
 8012312:	2203      	movs	r2, #3
 8012314:	fa02 f303 	lsl.w	r3, r2, r3
 8012318:	43db      	mvns	r3, r3
 801231a:	69ba      	ldr	r2, [r7, #24]
 801231c:	4013      	ands	r3, r2
 801231e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8012320:	683b      	ldr	r3, [r7, #0]
 8012322:	689a      	ldr	r2, [r3, #8]
 8012324:	69fb      	ldr	r3, [r7, #28]
 8012326:	005b      	lsls	r3, r3, #1
 8012328:	fa02 f303 	lsl.w	r3, r2, r3
 801232c:	69ba      	ldr	r2, [r7, #24]
 801232e:	4313      	orrs	r3, r2
 8012330:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	69ba      	ldr	r2, [r7, #24]
 8012336:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8012338:	683b      	ldr	r3, [r7, #0]
 801233a:	685b      	ldr	r3, [r3, #4]
 801233c:	2b02      	cmp	r3, #2
 801233e:	d003      	beq.n	8012348 <HAL_GPIO_Init+0x100>
 8012340:	683b      	ldr	r3, [r7, #0]
 8012342:	685b      	ldr	r3, [r3, #4]
 8012344:	2b12      	cmp	r3, #18
 8012346:	d123      	bne.n	8012390 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8012348:	69fb      	ldr	r3, [r7, #28]
 801234a:	08da      	lsrs	r2, r3, #3
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	3208      	adds	r2, #8
 8012350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8012356:	69fb      	ldr	r3, [r7, #28]
 8012358:	f003 0307 	and.w	r3, r3, #7
 801235c:	009b      	lsls	r3, r3, #2
 801235e:	220f      	movs	r2, #15
 8012360:	fa02 f303 	lsl.w	r3, r2, r3
 8012364:	43db      	mvns	r3, r3
 8012366:	69ba      	ldr	r2, [r7, #24]
 8012368:	4013      	ands	r3, r2
 801236a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 801236c:	683b      	ldr	r3, [r7, #0]
 801236e:	691a      	ldr	r2, [r3, #16]
 8012370:	69fb      	ldr	r3, [r7, #28]
 8012372:	f003 0307 	and.w	r3, r3, #7
 8012376:	009b      	lsls	r3, r3, #2
 8012378:	fa02 f303 	lsl.w	r3, r2, r3
 801237c:	69ba      	ldr	r2, [r7, #24]
 801237e:	4313      	orrs	r3, r2
 8012380:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8012382:	69fb      	ldr	r3, [r7, #28]
 8012384:	08da      	lsrs	r2, r3, #3
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	3208      	adds	r2, #8
 801238a:	69b9      	ldr	r1, [r7, #24]
 801238c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8012396:	69fb      	ldr	r3, [r7, #28]
 8012398:	005b      	lsls	r3, r3, #1
 801239a:	2203      	movs	r2, #3
 801239c:	fa02 f303 	lsl.w	r3, r2, r3
 80123a0:	43db      	mvns	r3, r3
 80123a2:	69ba      	ldr	r2, [r7, #24]
 80123a4:	4013      	ands	r3, r2
 80123a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	685b      	ldr	r3, [r3, #4]
 80123ac:	f003 0203 	and.w	r2, r3, #3
 80123b0:	69fb      	ldr	r3, [r7, #28]
 80123b2:	005b      	lsls	r3, r3, #1
 80123b4:	fa02 f303 	lsl.w	r3, r2, r3
 80123b8:	69ba      	ldr	r2, [r7, #24]
 80123ba:	4313      	orrs	r3, r2
 80123bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	69ba      	ldr	r2, [r7, #24]
 80123c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80123c4:	683b      	ldr	r3, [r7, #0]
 80123c6:	685b      	ldr	r3, [r3, #4]
 80123c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	f000 80be 	beq.w	801254e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80123d2:	4a65      	ldr	r2, [pc, #404]	; (8012568 <HAL_GPIO_Init+0x320>)
 80123d4:	4b64      	ldr	r3, [pc, #400]	; (8012568 <HAL_GPIO_Init+0x320>)
 80123d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80123d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80123dc:	6453      	str	r3, [r2, #68]	; 0x44
 80123de:	4b62      	ldr	r3, [pc, #392]	; (8012568 <HAL_GPIO_Init+0x320>)
 80123e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80123e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80123e6:	60fb      	str	r3, [r7, #12]
 80123e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80123ea:	4a60      	ldr	r2, [pc, #384]	; (801256c <HAL_GPIO_Init+0x324>)
 80123ec:	69fb      	ldr	r3, [r7, #28]
 80123ee:	089b      	lsrs	r3, r3, #2
 80123f0:	3302      	adds	r3, #2
 80123f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80123f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80123f8:	69fb      	ldr	r3, [r7, #28]
 80123fa:	f003 0303 	and.w	r3, r3, #3
 80123fe:	009b      	lsls	r3, r3, #2
 8012400:	220f      	movs	r2, #15
 8012402:	fa02 f303 	lsl.w	r3, r2, r3
 8012406:	43db      	mvns	r3, r3
 8012408:	69ba      	ldr	r2, [r7, #24]
 801240a:	4013      	ands	r3, r2
 801240c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	4a57      	ldr	r2, [pc, #348]	; (8012570 <HAL_GPIO_Init+0x328>)
 8012412:	4293      	cmp	r3, r2
 8012414:	d037      	beq.n	8012486 <HAL_GPIO_Init+0x23e>
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	4a56      	ldr	r2, [pc, #344]	; (8012574 <HAL_GPIO_Init+0x32c>)
 801241a:	4293      	cmp	r3, r2
 801241c:	d031      	beq.n	8012482 <HAL_GPIO_Init+0x23a>
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	4a55      	ldr	r2, [pc, #340]	; (8012578 <HAL_GPIO_Init+0x330>)
 8012422:	4293      	cmp	r3, r2
 8012424:	d02b      	beq.n	801247e <HAL_GPIO_Init+0x236>
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	4a54      	ldr	r2, [pc, #336]	; (801257c <HAL_GPIO_Init+0x334>)
 801242a:	4293      	cmp	r3, r2
 801242c:	d025      	beq.n	801247a <HAL_GPIO_Init+0x232>
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	4a53      	ldr	r2, [pc, #332]	; (8012580 <HAL_GPIO_Init+0x338>)
 8012432:	4293      	cmp	r3, r2
 8012434:	d01f      	beq.n	8012476 <HAL_GPIO_Init+0x22e>
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	4a52      	ldr	r2, [pc, #328]	; (8012584 <HAL_GPIO_Init+0x33c>)
 801243a:	4293      	cmp	r3, r2
 801243c:	d019      	beq.n	8012472 <HAL_GPIO_Init+0x22a>
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	4a51      	ldr	r2, [pc, #324]	; (8012588 <HAL_GPIO_Init+0x340>)
 8012442:	4293      	cmp	r3, r2
 8012444:	d013      	beq.n	801246e <HAL_GPIO_Init+0x226>
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	4a50      	ldr	r2, [pc, #320]	; (801258c <HAL_GPIO_Init+0x344>)
 801244a:	4293      	cmp	r3, r2
 801244c:	d00d      	beq.n	801246a <HAL_GPIO_Init+0x222>
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	4a4f      	ldr	r2, [pc, #316]	; (8012590 <HAL_GPIO_Init+0x348>)
 8012452:	4293      	cmp	r3, r2
 8012454:	d007      	beq.n	8012466 <HAL_GPIO_Init+0x21e>
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	4a4e      	ldr	r2, [pc, #312]	; (8012594 <HAL_GPIO_Init+0x34c>)
 801245a:	4293      	cmp	r3, r2
 801245c:	d101      	bne.n	8012462 <HAL_GPIO_Init+0x21a>
 801245e:	2309      	movs	r3, #9
 8012460:	e012      	b.n	8012488 <HAL_GPIO_Init+0x240>
 8012462:	230a      	movs	r3, #10
 8012464:	e010      	b.n	8012488 <HAL_GPIO_Init+0x240>
 8012466:	2308      	movs	r3, #8
 8012468:	e00e      	b.n	8012488 <HAL_GPIO_Init+0x240>
 801246a:	2307      	movs	r3, #7
 801246c:	e00c      	b.n	8012488 <HAL_GPIO_Init+0x240>
 801246e:	2306      	movs	r3, #6
 8012470:	e00a      	b.n	8012488 <HAL_GPIO_Init+0x240>
 8012472:	2305      	movs	r3, #5
 8012474:	e008      	b.n	8012488 <HAL_GPIO_Init+0x240>
 8012476:	2304      	movs	r3, #4
 8012478:	e006      	b.n	8012488 <HAL_GPIO_Init+0x240>
 801247a:	2303      	movs	r3, #3
 801247c:	e004      	b.n	8012488 <HAL_GPIO_Init+0x240>
 801247e:	2302      	movs	r3, #2
 8012480:	e002      	b.n	8012488 <HAL_GPIO_Init+0x240>
 8012482:	2301      	movs	r3, #1
 8012484:	e000      	b.n	8012488 <HAL_GPIO_Init+0x240>
 8012486:	2300      	movs	r3, #0
 8012488:	69fa      	ldr	r2, [r7, #28]
 801248a:	f002 0203 	and.w	r2, r2, #3
 801248e:	0092      	lsls	r2, r2, #2
 8012490:	4093      	lsls	r3, r2
 8012492:	69ba      	ldr	r2, [r7, #24]
 8012494:	4313      	orrs	r3, r2
 8012496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8012498:	4934      	ldr	r1, [pc, #208]	; (801256c <HAL_GPIO_Init+0x324>)
 801249a:	69fb      	ldr	r3, [r7, #28]
 801249c:	089b      	lsrs	r3, r3, #2
 801249e:	3302      	adds	r3, #2
 80124a0:	69ba      	ldr	r2, [r7, #24]
 80124a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80124a6:	4b3c      	ldr	r3, [pc, #240]	; (8012598 <HAL_GPIO_Init+0x350>)
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80124ac:	693b      	ldr	r3, [r7, #16]
 80124ae:	43db      	mvns	r3, r3
 80124b0:	69ba      	ldr	r2, [r7, #24]
 80124b2:	4013      	ands	r3, r2
 80124b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80124b6:	683b      	ldr	r3, [r7, #0]
 80124b8:	685b      	ldr	r3, [r3, #4]
 80124ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d003      	beq.n	80124ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80124c2:	69ba      	ldr	r2, [r7, #24]
 80124c4:	693b      	ldr	r3, [r7, #16]
 80124c6:	4313      	orrs	r3, r2
 80124c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80124ca:	4a33      	ldr	r2, [pc, #204]	; (8012598 <HAL_GPIO_Init+0x350>)
 80124cc:	69bb      	ldr	r3, [r7, #24]
 80124ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80124d0:	4b31      	ldr	r3, [pc, #196]	; (8012598 <HAL_GPIO_Init+0x350>)
 80124d2:	685b      	ldr	r3, [r3, #4]
 80124d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80124d6:	693b      	ldr	r3, [r7, #16]
 80124d8:	43db      	mvns	r3, r3
 80124da:	69ba      	ldr	r2, [r7, #24]
 80124dc:	4013      	ands	r3, r2
 80124de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80124e0:	683b      	ldr	r3, [r7, #0]
 80124e2:	685b      	ldr	r3, [r3, #4]
 80124e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d003      	beq.n	80124f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80124ec:	69ba      	ldr	r2, [r7, #24]
 80124ee:	693b      	ldr	r3, [r7, #16]
 80124f0:	4313      	orrs	r3, r2
 80124f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80124f4:	4a28      	ldr	r2, [pc, #160]	; (8012598 <HAL_GPIO_Init+0x350>)
 80124f6:	69bb      	ldr	r3, [r7, #24]
 80124f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80124fa:	4b27      	ldr	r3, [pc, #156]	; (8012598 <HAL_GPIO_Init+0x350>)
 80124fc:	689b      	ldr	r3, [r3, #8]
 80124fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8012500:	693b      	ldr	r3, [r7, #16]
 8012502:	43db      	mvns	r3, r3
 8012504:	69ba      	ldr	r2, [r7, #24]
 8012506:	4013      	ands	r3, r2
 8012508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801250a:	683b      	ldr	r3, [r7, #0]
 801250c:	685b      	ldr	r3, [r3, #4]
 801250e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012512:	2b00      	cmp	r3, #0
 8012514:	d003      	beq.n	801251e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8012516:	69ba      	ldr	r2, [r7, #24]
 8012518:	693b      	ldr	r3, [r7, #16]
 801251a:	4313      	orrs	r3, r2
 801251c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801251e:	4a1e      	ldr	r2, [pc, #120]	; (8012598 <HAL_GPIO_Init+0x350>)
 8012520:	69bb      	ldr	r3, [r7, #24]
 8012522:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8012524:	4b1c      	ldr	r3, [pc, #112]	; (8012598 <HAL_GPIO_Init+0x350>)
 8012526:	68db      	ldr	r3, [r3, #12]
 8012528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801252a:	693b      	ldr	r3, [r7, #16]
 801252c:	43db      	mvns	r3, r3
 801252e:	69ba      	ldr	r2, [r7, #24]
 8012530:	4013      	ands	r3, r2
 8012532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8012534:	683b      	ldr	r3, [r7, #0]
 8012536:	685b      	ldr	r3, [r3, #4]
 8012538:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801253c:	2b00      	cmp	r3, #0
 801253e:	d003      	beq.n	8012548 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8012540:	69ba      	ldr	r2, [r7, #24]
 8012542:	693b      	ldr	r3, [r7, #16]
 8012544:	4313      	orrs	r3, r2
 8012546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8012548:	4a13      	ldr	r2, [pc, #76]	; (8012598 <HAL_GPIO_Init+0x350>)
 801254a:	69bb      	ldr	r3, [r7, #24]
 801254c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 801254e:	69fb      	ldr	r3, [r7, #28]
 8012550:	3301      	adds	r3, #1
 8012552:	61fb      	str	r3, [r7, #28]
 8012554:	69fb      	ldr	r3, [r7, #28]
 8012556:	2b0f      	cmp	r3, #15
 8012558:	f67f ae86 	bls.w	8012268 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 801255c:	bf00      	nop
 801255e:	3724      	adds	r7, #36	; 0x24
 8012560:	46bd      	mov	sp, r7
 8012562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012566:	4770      	bx	lr
 8012568:	40023800 	.word	0x40023800
 801256c:	40013800 	.word	0x40013800
 8012570:	40020000 	.word	0x40020000
 8012574:	40020400 	.word	0x40020400
 8012578:	40020800 	.word	0x40020800
 801257c:	40020c00 	.word	0x40020c00
 8012580:	40021000 	.word	0x40021000
 8012584:	40021400 	.word	0x40021400
 8012588:	40021800 	.word	0x40021800
 801258c:	40021c00 	.word	0x40021c00
 8012590:	40022000 	.word	0x40022000
 8012594:	40022400 	.word	0x40022400
 8012598:	40013c00 	.word	0x40013c00

0801259c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801259c:	b480      	push	{r7}
 801259e:	b083      	sub	sp, #12
 80125a0:	af00      	add	r7, sp, #0
 80125a2:	6078      	str	r0, [r7, #4]
 80125a4:	460b      	mov	r3, r1
 80125a6:	807b      	strh	r3, [r7, #2]
 80125a8:	4613      	mov	r3, r2
 80125aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80125ac:	787b      	ldrb	r3, [r7, #1]
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d003      	beq.n	80125ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80125b2:	887a      	ldrh	r2, [r7, #2]
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80125b8:	e003      	b.n	80125c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80125ba:	887b      	ldrh	r3, [r7, #2]
 80125bc:	041a      	lsls	r2, r3, #16
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	619a      	str	r2, [r3, #24]
}
 80125c2:	bf00      	nop
 80125c4:	370c      	adds	r7, #12
 80125c6:	46bd      	mov	sp, r7
 80125c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125cc:	4770      	bx	lr

080125ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80125ce:	b480      	push	{r7}
 80125d0:	b085      	sub	sp, #20
 80125d2:	af00      	add	r7, sp, #0
 80125d4:	6078      	str	r0, [r7, #4]
 80125d6:	460b      	mov	r3, r1
 80125d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	695b      	ldr	r3, [r3, #20]
 80125de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80125e0:	887a      	ldrh	r2, [r7, #2]
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	4013      	ands	r3, r2
 80125e6:	041a      	lsls	r2, r3, #16
 80125e8:	68fb      	ldr	r3, [r7, #12]
 80125ea:	43d9      	mvns	r1, r3
 80125ec:	887b      	ldrh	r3, [r7, #2]
 80125ee:	400b      	ands	r3, r1
 80125f0:	431a      	orrs	r2, r3
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	619a      	str	r2, [r3, #24]
}
 80125f6:	bf00      	nop
 80125f8:	3714      	adds	r7, #20
 80125fa:	46bd      	mov	sp, r7
 80125fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012600:	4770      	bx	lr
	...

08012604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8012604:	b580      	push	{r7, lr}
 8012606:	b082      	sub	sp, #8
 8012608:	af00      	add	r7, sp, #0
 801260a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	2b00      	cmp	r3, #0
 8012610:	d101      	bne.n	8012616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8012612:	2301      	movs	r3, #1
 8012614:	e07e      	b.n	8012714 <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801261c:	b2db      	uxtb	r3, r3
 801261e:	2b00      	cmp	r3, #0
 8012620:	d106      	bne.n	8012630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	2200      	movs	r2, #0
 8012626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 801262a:	6878      	ldr	r0, [r7, #4]
 801262c:	f018 fd8a 	bl	802b144 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	2224      	movs	r2, #36	; 0x24
 8012634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	687a      	ldr	r2, [r7, #4]
 801263e:	6812      	ldr	r2, [r2, #0]
 8012640:	6812      	ldr	r2, [r2, #0]
 8012642:	f022 0201 	bic.w	r2, r2, #1
 8012646:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	687a      	ldr	r2, [r7, #4]
 801264e:	6852      	ldr	r2, [r2, #4]
 8012650:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8012654:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	687a      	ldr	r2, [r7, #4]
 801265c:	6812      	ldr	r2, [r2, #0]
 801265e:	6892      	ldr	r2, [r2, #8]
 8012660:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012664:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	68db      	ldr	r3, [r3, #12]
 801266a:	2b01      	cmp	r3, #1
 801266c:	d107      	bne.n	801267e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	681b      	ldr	r3, [r3, #0]
 8012672:	687a      	ldr	r2, [r7, #4]
 8012674:	6892      	ldr	r2, [r2, #8]
 8012676:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801267a:	609a      	str	r2, [r3, #8]
 801267c:	e006      	b.n	801268c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	687a      	ldr	r2, [r7, #4]
 8012684:	6892      	ldr	r2, [r2, #8]
 8012686:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 801268a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	68db      	ldr	r3, [r3, #12]
 8012690:	2b02      	cmp	r3, #2
 8012692:	d104      	bne.n	801269e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	681b      	ldr	r3, [r3, #0]
 8012698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801269c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	681a      	ldr	r2, [r3, #0]
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	681b      	ldr	r3, [r3, #0]
 80126a6:	6859      	ldr	r1, [r3, #4]
 80126a8:	4b1c      	ldr	r3, [pc, #112]	; (801271c <HAL_I2C_Init+0x118>)
 80126aa:	430b      	orrs	r3, r1
 80126ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	687a      	ldr	r2, [r7, #4]
 80126b4:	6812      	ldr	r2, [r2, #0]
 80126b6:	68d2      	ldr	r2, [r2, #12]
 80126b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80126bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	687a      	ldr	r2, [r7, #4]
 80126c4:	6911      	ldr	r1, [r2, #16]
 80126c6:	687a      	ldr	r2, [r7, #4]
 80126c8:	6952      	ldr	r2, [r2, #20]
 80126ca:	4311      	orrs	r1, r2
 80126cc:	687a      	ldr	r2, [r7, #4]
 80126ce:	6992      	ldr	r2, [r2, #24]
 80126d0:	0212      	lsls	r2, r2, #8
 80126d2:	430a      	orrs	r2, r1
 80126d4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	687a      	ldr	r2, [r7, #4]
 80126dc:	69d1      	ldr	r1, [r2, #28]
 80126de:	687a      	ldr	r2, [r7, #4]
 80126e0:	6a12      	ldr	r2, [r2, #32]
 80126e2:	430a      	orrs	r2, r1
 80126e4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	687a      	ldr	r2, [r7, #4]
 80126ec:	6812      	ldr	r2, [r2, #0]
 80126ee:	6812      	ldr	r2, [r2, #0]
 80126f0:	f042 0201 	orr.w	r2, r2, #1
 80126f4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	2200      	movs	r2, #0
 80126fa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	2220      	movs	r2, #32
 8012700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	2200      	movs	r2, #0
 8012708:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	2200      	movs	r2, #0
 801270e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8012712:	2300      	movs	r3, #0
}
 8012714:	4618      	mov	r0, r3
 8012716:	3708      	adds	r7, #8
 8012718:	46bd      	mov	sp, r7
 801271a:	bd80      	pop	{r7, pc}
 801271c:	02008000 	.word	0x02008000

08012720 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b088      	sub	sp, #32
 8012724:	af02      	add	r7, sp, #8
 8012726:	60f8      	str	r0, [r7, #12]
 8012728:	607a      	str	r2, [r7, #4]
 801272a:	461a      	mov	r2, r3
 801272c:	460b      	mov	r3, r1
 801272e:	817b      	strh	r3, [r7, #10]
 8012730:	4613      	mov	r3, r2
 8012732:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801273a:	b2db      	uxtb	r3, r3
 801273c:	2b20      	cmp	r3, #32
 801273e:	f040 80da 	bne.w	80128f6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012748:	2b01      	cmp	r3, #1
 801274a:	d101      	bne.n	8012750 <HAL_I2C_Master_Transmit+0x30>
 801274c:	2302      	movs	r3, #2
 801274e:	e0d3      	b.n	80128f8 <HAL_I2C_Master_Transmit+0x1d8>
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	2201      	movs	r2, #1
 8012754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8012758:	f7fe fa6e 	bl	8010c38 <HAL_GetTick>
 801275c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 801275e:	697b      	ldr	r3, [r7, #20]
 8012760:	9300      	str	r3, [sp, #0]
 8012762:	2319      	movs	r3, #25
 8012764:	2201      	movs	r2, #1
 8012766:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801276a:	68f8      	ldr	r0, [r7, #12]
 801276c:	f000 f9e6 	bl	8012b3c <I2C_WaitOnFlagUntilTimeout>
 8012770:	4603      	mov	r3, r0
 8012772:	2b00      	cmp	r3, #0
 8012774:	d001      	beq.n	801277a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8012776:	2301      	movs	r3, #1
 8012778:	e0be      	b.n	80128f8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	2221      	movs	r2, #33	; 0x21
 801277e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	2210      	movs	r2, #16
 8012786:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	2200      	movs	r2, #0
 801278e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	687a      	ldr	r2, [r7, #4]
 8012794:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8012796:	68fb      	ldr	r3, [r7, #12]
 8012798:	893a      	ldrh	r2, [r7, #8]
 801279a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	2200      	movs	r2, #0
 80127a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80127a6:	b29b      	uxth	r3, r3
 80127a8:	2bff      	cmp	r3, #255	; 0xff
 80127aa:	d90e      	bls.n	80127ca <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80127ac:	68fb      	ldr	r3, [r7, #12]
 80127ae:	22ff      	movs	r2, #255	; 0xff
 80127b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80127b6:	b2da      	uxtb	r2, r3
 80127b8:	8979      	ldrh	r1, [r7, #10]
 80127ba:	4b51      	ldr	r3, [pc, #324]	; (8012900 <HAL_I2C_Master_Transmit+0x1e0>)
 80127bc:	9300      	str	r3, [sp, #0]
 80127be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80127c2:	68f8      	ldr	r0, [r7, #12]
 80127c4:	f000 fb48 	bl	8012e58 <I2C_TransferConfig>
 80127c8:	e06c      	b.n	80128a4 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80127ca:	68fb      	ldr	r3, [r7, #12]
 80127cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80127ce:	b29a      	uxth	r2, r3
 80127d0:	68fb      	ldr	r3, [r7, #12]
 80127d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80127d8:	b2da      	uxtb	r2, r3
 80127da:	8979      	ldrh	r1, [r7, #10]
 80127dc:	4b48      	ldr	r3, [pc, #288]	; (8012900 <HAL_I2C_Master_Transmit+0x1e0>)
 80127de:	9300      	str	r3, [sp, #0]
 80127e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80127e4:	68f8      	ldr	r0, [r7, #12]
 80127e6:	f000 fb37 	bl	8012e58 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80127ea:	e05b      	b.n	80128a4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80127ec:	697a      	ldr	r2, [r7, #20]
 80127ee:	6a39      	ldr	r1, [r7, #32]
 80127f0:	68f8      	ldr	r0, [r7, #12]
 80127f2:	f000 f9e3 	bl	8012bbc <I2C_WaitOnTXISFlagUntilTimeout>
 80127f6:	4603      	mov	r3, r0
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d001      	beq.n	8012800 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80127fc:	2301      	movs	r3, #1
 80127fe:	e07b      	b.n	80128f8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8012800:	68fb      	ldr	r3, [r7, #12]
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	68fa      	ldr	r2, [r7, #12]
 8012806:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8012808:	7812      	ldrb	r2, [r2, #0]
 801280a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012810:	1c5a      	adds	r2, r3, #1
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8012816:	68fb      	ldr	r3, [r7, #12]
 8012818:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801281a:	b29b      	uxth	r3, r3
 801281c:	3b01      	subs	r3, #1
 801281e:	b29a      	uxth	r2, r3
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012828:	3b01      	subs	r3, #1
 801282a:	b29a      	uxth	r2, r3
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012834:	b29b      	uxth	r3, r3
 8012836:	2b00      	cmp	r3, #0
 8012838:	d034      	beq.n	80128a4 <HAL_I2C_Master_Transmit+0x184>
 801283a:	68fb      	ldr	r3, [r7, #12]
 801283c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801283e:	2b00      	cmp	r3, #0
 8012840:	d130      	bne.n	80128a4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8012842:	697b      	ldr	r3, [r7, #20]
 8012844:	9300      	str	r3, [sp, #0]
 8012846:	6a3b      	ldr	r3, [r7, #32]
 8012848:	2200      	movs	r2, #0
 801284a:	2180      	movs	r1, #128	; 0x80
 801284c:	68f8      	ldr	r0, [r7, #12]
 801284e:	f000 f975 	bl	8012b3c <I2C_WaitOnFlagUntilTimeout>
 8012852:	4603      	mov	r3, r0
 8012854:	2b00      	cmp	r3, #0
 8012856:	d001      	beq.n	801285c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8012858:	2301      	movs	r3, #1
 801285a:	e04d      	b.n	80128f8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012860:	b29b      	uxth	r3, r3
 8012862:	2bff      	cmp	r3, #255	; 0xff
 8012864:	d90e      	bls.n	8012884 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	22ff      	movs	r2, #255	; 0xff
 801286a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012870:	b2da      	uxtb	r2, r3
 8012872:	8979      	ldrh	r1, [r7, #10]
 8012874:	2300      	movs	r3, #0
 8012876:	9300      	str	r3, [sp, #0]
 8012878:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 801287c:	68f8      	ldr	r0, [r7, #12]
 801287e:	f000 faeb 	bl	8012e58 <I2C_TransferConfig>
 8012882:	e00f      	b.n	80128a4 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012888:	b29a      	uxth	r2, r3
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012892:	b2da      	uxtb	r2, r3
 8012894:	8979      	ldrh	r1, [r7, #10]
 8012896:	2300      	movs	r3, #0
 8012898:	9300      	str	r3, [sp, #0]
 801289a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801289e:	68f8      	ldr	r0, [r7, #12]
 80128a0:	f000 fada 	bl	8012e58 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80128a4:	68fb      	ldr	r3, [r7, #12]
 80128a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80128a8:	b29b      	uxth	r3, r3
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d19e      	bne.n	80127ec <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80128ae:	697a      	ldr	r2, [r7, #20]
 80128b0:	6a39      	ldr	r1, [r7, #32]
 80128b2:	68f8      	ldr	r0, [r7, #12]
 80128b4:	f000 f9c2 	bl	8012c3c <I2C_WaitOnSTOPFlagUntilTimeout>
 80128b8:	4603      	mov	r3, r0
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d001      	beq.n	80128c2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80128be:	2301      	movs	r3, #1
 80128c0:	e01a      	b.n	80128f8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80128c2:	68fb      	ldr	r3, [r7, #12]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	2220      	movs	r2, #32
 80128c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	681a      	ldr	r2, [r3, #0]
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	6859      	ldr	r1, [r3, #4]
 80128d4:	4b0b      	ldr	r3, [pc, #44]	; (8012904 <HAL_I2C_Master_Transmit+0x1e4>)
 80128d6:	400b      	ands	r3, r1
 80128d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	2220      	movs	r2, #32
 80128de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	2200      	movs	r2, #0
 80128e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	2200      	movs	r2, #0
 80128ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80128f2:	2300      	movs	r3, #0
 80128f4:	e000      	b.n	80128f8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80128f6:	2302      	movs	r3, #2
  }
}
 80128f8:	4618      	mov	r0, r3
 80128fa:	3718      	adds	r7, #24
 80128fc:	46bd      	mov	sp, r7
 80128fe:	bd80      	pop	{r7, pc}
 8012900:	80002000 	.word	0x80002000
 8012904:	fe00e800 	.word	0xfe00e800

08012908 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8012908:	b580      	push	{r7, lr}
 801290a:	b088      	sub	sp, #32
 801290c:	af02      	add	r7, sp, #8
 801290e:	60f8      	str	r0, [r7, #12]
 8012910:	607a      	str	r2, [r7, #4]
 8012912:	461a      	mov	r2, r3
 8012914:	460b      	mov	r3, r1
 8012916:	817b      	strh	r3, [r7, #10]
 8012918:	4613      	mov	r3, r2
 801291a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012922:	b2db      	uxtb	r3, r3
 8012924:	2b20      	cmp	r3, #32
 8012926:	f040 80db 	bne.w	8012ae0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012930:	2b01      	cmp	r3, #1
 8012932:	d101      	bne.n	8012938 <HAL_I2C_Master_Receive+0x30>
 8012934:	2302      	movs	r3, #2
 8012936:	e0d4      	b.n	8012ae2 <HAL_I2C_Master_Receive+0x1da>
 8012938:	68fb      	ldr	r3, [r7, #12]
 801293a:	2201      	movs	r2, #1
 801293c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8012940:	f7fe f97a 	bl	8010c38 <HAL_GetTick>
 8012944:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8012946:	697b      	ldr	r3, [r7, #20]
 8012948:	9300      	str	r3, [sp, #0]
 801294a:	2319      	movs	r3, #25
 801294c:	2201      	movs	r2, #1
 801294e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8012952:	68f8      	ldr	r0, [r7, #12]
 8012954:	f000 f8f2 	bl	8012b3c <I2C_WaitOnFlagUntilTimeout>
 8012958:	4603      	mov	r3, r0
 801295a:	2b00      	cmp	r3, #0
 801295c:	d001      	beq.n	8012962 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 801295e:	2301      	movs	r3, #1
 8012960:	e0bf      	b.n	8012ae2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	2222      	movs	r2, #34	; 0x22
 8012966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	2210      	movs	r2, #16
 801296e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	2200      	movs	r2, #0
 8012976:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	687a      	ldr	r2, [r7, #4]
 801297c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	893a      	ldrh	r2, [r7, #8]
 8012982:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	2200      	movs	r2, #0
 8012988:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801298a:	68fb      	ldr	r3, [r7, #12]
 801298c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801298e:	b29b      	uxth	r3, r3
 8012990:	2bff      	cmp	r3, #255	; 0xff
 8012992:	d90e      	bls.n	80129b2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	22ff      	movs	r2, #255	; 0xff
 8012998:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 801299a:	68fb      	ldr	r3, [r7, #12]
 801299c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801299e:	b2da      	uxtb	r2, r3
 80129a0:	8979      	ldrh	r1, [r7, #10]
 80129a2:	4b52      	ldr	r3, [pc, #328]	; (8012aec <HAL_I2C_Master_Receive+0x1e4>)
 80129a4:	9300      	str	r3, [sp, #0]
 80129a6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80129aa:	68f8      	ldr	r0, [r7, #12]
 80129ac:	f000 fa54 	bl	8012e58 <I2C_TransferConfig>
 80129b0:	e06d      	b.n	8012a8e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80129b6:	b29a      	uxth	r2, r3
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80129c0:	b2da      	uxtb	r2, r3
 80129c2:	8979      	ldrh	r1, [r7, #10]
 80129c4:	4b49      	ldr	r3, [pc, #292]	; (8012aec <HAL_I2C_Master_Receive+0x1e4>)
 80129c6:	9300      	str	r3, [sp, #0]
 80129c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80129cc:	68f8      	ldr	r0, [r7, #12]
 80129ce:	f000 fa43 	bl	8012e58 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80129d2:	e05c      	b.n	8012a8e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80129d4:	697a      	ldr	r2, [r7, #20]
 80129d6:	6a39      	ldr	r1, [r7, #32]
 80129d8:	68f8      	ldr	r0, [r7, #12]
 80129da:	f000 f96b 	bl	8012cb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80129de:	4603      	mov	r3, r0
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d001      	beq.n	80129e8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80129e4:	2301      	movs	r3, #1
 80129e6:	e07c      	b.n	8012ae2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80129e8:	68fb      	ldr	r3, [r7, #12]
 80129ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80129ec:	68fa      	ldr	r2, [r7, #12]
 80129ee:	6812      	ldr	r2, [r2, #0]
 80129f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80129f2:	b2d2      	uxtb	r2, r2
 80129f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80129fa:	1c5a      	adds	r2, r3, #1
 80129fc:	68fb      	ldr	r3, [r7, #12]
 80129fe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8012a00:	68fb      	ldr	r3, [r7, #12]
 8012a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012a04:	3b01      	subs	r3, #1
 8012a06:	b29a      	uxth	r2, r3
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012a10:	b29b      	uxth	r3, r3
 8012a12:	3b01      	subs	r3, #1
 8012a14:	b29a      	uxth	r2, r3
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8012a1a:	68fb      	ldr	r3, [r7, #12]
 8012a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012a1e:	b29b      	uxth	r3, r3
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d034      	beq.n	8012a8e <HAL_I2C_Master_Receive+0x186>
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d130      	bne.n	8012a8e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8012a2c:	697b      	ldr	r3, [r7, #20]
 8012a2e:	9300      	str	r3, [sp, #0]
 8012a30:	6a3b      	ldr	r3, [r7, #32]
 8012a32:	2200      	movs	r2, #0
 8012a34:	2180      	movs	r1, #128	; 0x80
 8012a36:	68f8      	ldr	r0, [r7, #12]
 8012a38:	f000 f880 	bl	8012b3c <I2C_WaitOnFlagUntilTimeout>
 8012a3c:	4603      	mov	r3, r0
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d001      	beq.n	8012a46 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8012a42:	2301      	movs	r3, #1
 8012a44:	e04d      	b.n	8012ae2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012a4a:	b29b      	uxth	r3, r3
 8012a4c:	2bff      	cmp	r3, #255	; 0xff
 8012a4e:	d90e      	bls.n	8012a6e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	22ff      	movs	r2, #255	; 0xff
 8012a54:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8012a56:	68fb      	ldr	r3, [r7, #12]
 8012a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012a5a:	b2da      	uxtb	r2, r3
 8012a5c:	8979      	ldrh	r1, [r7, #10]
 8012a5e:	2300      	movs	r3, #0
 8012a60:	9300      	str	r3, [sp, #0]
 8012a62:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8012a66:	68f8      	ldr	r0, [r7, #12]
 8012a68:	f000 f9f6 	bl	8012e58 <I2C_TransferConfig>
 8012a6c:	e00f      	b.n	8012a8e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8012a6e:	68fb      	ldr	r3, [r7, #12]
 8012a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012a72:	b29a      	uxth	r2, r3
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012a7c:	b2da      	uxtb	r2, r3
 8012a7e:	8979      	ldrh	r1, [r7, #10]
 8012a80:	2300      	movs	r3, #0
 8012a82:	9300      	str	r3, [sp, #0]
 8012a84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012a88:	68f8      	ldr	r0, [r7, #12]
 8012a8a:	f000 f9e5 	bl	8012e58 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012a92:	b29b      	uxth	r3, r3
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d19d      	bne.n	80129d4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8012a98:	697a      	ldr	r2, [r7, #20]
 8012a9a:	6a39      	ldr	r1, [r7, #32]
 8012a9c:	68f8      	ldr	r0, [r7, #12]
 8012a9e:	f000 f8cd 	bl	8012c3c <I2C_WaitOnSTOPFlagUntilTimeout>
 8012aa2:	4603      	mov	r3, r0
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d001      	beq.n	8012aac <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8012aa8:	2301      	movs	r3, #1
 8012aaa:	e01a      	b.n	8012ae2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	2220      	movs	r2, #32
 8012ab2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	681a      	ldr	r2, [r3, #0]
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	6859      	ldr	r1, [r3, #4]
 8012abe:	4b0c      	ldr	r3, [pc, #48]	; (8012af0 <HAL_I2C_Master_Receive+0x1e8>)
 8012ac0:	400b      	ands	r3, r1
 8012ac2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	2220      	movs	r2, #32
 8012ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8012acc:	68fb      	ldr	r3, [r7, #12]
 8012ace:	2200      	movs	r2, #0
 8012ad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	2200      	movs	r2, #0
 8012ad8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8012adc:	2300      	movs	r3, #0
 8012ade:	e000      	b.n	8012ae2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8012ae0:	2302      	movs	r3, #2
  }
}
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	3718      	adds	r7, #24
 8012ae6:	46bd      	mov	sp, r7
 8012ae8:	bd80      	pop	{r7, pc}
 8012aea:	bf00      	nop
 8012aec:	80002400 	.word	0x80002400
 8012af0:	fe00e800 	.word	0xfe00e800

08012af4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8012af4:	b480      	push	{r7}
 8012af6:	b083      	sub	sp, #12
 8012af8:	af00      	add	r7, sp, #0
 8012afa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	699b      	ldr	r3, [r3, #24]
 8012b02:	f003 0302 	and.w	r3, r3, #2
 8012b06:	2b02      	cmp	r3, #2
 8012b08:	d103      	bne.n	8012b12 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	2200      	movs	r2, #0
 8012b10:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	699b      	ldr	r3, [r3, #24]
 8012b18:	f003 0301 	and.w	r3, r3, #1
 8012b1c:	2b01      	cmp	r3, #1
 8012b1e:	d007      	beq.n	8012b30 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	687a      	ldr	r2, [r7, #4]
 8012b26:	6812      	ldr	r2, [r2, #0]
 8012b28:	6992      	ldr	r2, [r2, #24]
 8012b2a:	f042 0201 	orr.w	r2, r2, #1
 8012b2e:	619a      	str	r2, [r3, #24]
  }
}
 8012b30:	bf00      	nop
 8012b32:	370c      	adds	r7, #12
 8012b34:	46bd      	mov	sp, r7
 8012b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b3a:	4770      	bx	lr

08012b3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	b084      	sub	sp, #16
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	60f8      	str	r0, [r7, #12]
 8012b44:	60b9      	str	r1, [r7, #8]
 8012b46:	603b      	str	r3, [r7, #0]
 8012b48:	4613      	mov	r3, r2
 8012b4a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8012b4c:	e022      	b.n	8012b94 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012b4e:	683b      	ldr	r3, [r7, #0]
 8012b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012b54:	d01e      	beq.n	8012b94 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012b56:	f7fe f86f 	bl	8010c38 <HAL_GetTick>
 8012b5a:	4602      	mov	r2, r0
 8012b5c:	69bb      	ldr	r3, [r7, #24]
 8012b5e:	1ad2      	subs	r2, r2, r3
 8012b60:	683b      	ldr	r3, [r7, #0]
 8012b62:	429a      	cmp	r2, r3
 8012b64:	d802      	bhi.n	8012b6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8012b66:	683b      	ldr	r3, [r7, #0]
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d113      	bne.n	8012b94 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012b70:	f043 0220 	orr.w	r2, r3, #32
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8012b78:	68fb      	ldr	r3, [r7, #12]
 8012b7a:	2220      	movs	r2, #32
 8012b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	2200      	movs	r2, #0
 8012b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8012b88:	68fb      	ldr	r3, [r7, #12]
 8012b8a:	2200      	movs	r2, #0
 8012b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8012b90:	2301      	movs	r3, #1
 8012b92:	e00f      	b.n	8012bb4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8012b94:	68fb      	ldr	r3, [r7, #12]
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	699a      	ldr	r2, [r3, #24]
 8012b9a:	68bb      	ldr	r3, [r7, #8]
 8012b9c:	401a      	ands	r2, r3
 8012b9e:	68bb      	ldr	r3, [r7, #8]
 8012ba0:	429a      	cmp	r2, r3
 8012ba2:	bf0c      	ite	eq
 8012ba4:	2301      	moveq	r3, #1
 8012ba6:	2300      	movne	r3, #0
 8012ba8:	b2db      	uxtb	r3, r3
 8012baa:	461a      	mov	r2, r3
 8012bac:	79fb      	ldrb	r3, [r7, #7]
 8012bae:	429a      	cmp	r2, r3
 8012bb0:	d0cd      	beq.n	8012b4e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8012bb2:	2300      	movs	r3, #0
}
 8012bb4:	4618      	mov	r0, r3
 8012bb6:	3710      	adds	r7, #16
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	bd80      	pop	{r7, pc}

08012bbc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8012bbc:	b580      	push	{r7, lr}
 8012bbe:	b084      	sub	sp, #16
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	60f8      	str	r0, [r7, #12]
 8012bc4:	60b9      	str	r1, [r7, #8]
 8012bc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8012bc8:	e02c      	b.n	8012c24 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8012bca:	687a      	ldr	r2, [r7, #4]
 8012bcc:	68b9      	ldr	r1, [r7, #8]
 8012bce:	68f8      	ldr	r0, [r7, #12]
 8012bd0:	f000 f8dc 	bl	8012d8c <I2C_IsAcknowledgeFailed>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d001      	beq.n	8012bde <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8012bda:	2301      	movs	r3, #1
 8012bdc:	e02a      	b.n	8012c34 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012bde:	68bb      	ldr	r3, [r7, #8]
 8012be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012be4:	d01e      	beq.n	8012c24 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012be6:	f7fe f827 	bl	8010c38 <HAL_GetTick>
 8012bea:	4602      	mov	r2, r0
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	1ad2      	subs	r2, r2, r3
 8012bf0:	68bb      	ldr	r3, [r7, #8]
 8012bf2:	429a      	cmp	r2, r3
 8012bf4:	d802      	bhi.n	8012bfc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8012bf6:	68bb      	ldr	r3, [r7, #8]
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d113      	bne.n	8012c24 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012c00:	f043 0220 	orr.w	r2, r3, #32
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8012c08:	68fb      	ldr	r3, [r7, #12]
 8012c0a:	2220      	movs	r2, #32
 8012c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8012c10:	68fb      	ldr	r3, [r7, #12]
 8012c12:	2200      	movs	r2, #0
 8012c14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8012c18:	68fb      	ldr	r3, [r7, #12]
 8012c1a:	2200      	movs	r2, #0
 8012c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8012c20:	2301      	movs	r3, #1
 8012c22:	e007      	b.n	8012c34 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8012c24:	68fb      	ldr	r3, [r7, #12]
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	699b      	ldr	r3, [r3, #24]
 8012c2a:	f003 0302 	and.w	r3, r3, #2
 8012c2e:	2b02      	cmp	r3, #2
 8012c30:	d1cb      	bne.n	8012bca <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8012c32:	2300      	movs	r3, #0
}
 8012c34:	4618      	mov	r0, r3
 8012c36:	3710      	adds	r7, #16
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	bd80      	pop	{r7, pc}

08012c3c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8012c3c:	b580      	push	{r7, lr}
 8012c3e:	b084      	sub	sp, #16
 8012c40:	af00      	add	r7, sp, #0
 8012c42:	60f8      	str	r0, [r7, #12]
 8012c44:	60b9      	str	r1, [r7, #8]
 8012c46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012c48:	e028      	b.n	8012c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8012c4a:	687a      	ldr	r2, [r7, #4]
 8012c4c:	68b9      	ldr	r1, [r7, #8]
 8012c4e:	68f8      	ldr	r0, [r7, #12]
 8012c50:	f000 f89c 	bl	8012d8c <I2C_IsAcknowledgeFailed>
 8012c54:	4603      	mov	r3, r0
 8012c56:	2b00      	cmp	r3, #0
 8012c58:	d001      	beq.n	8012c5e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8012c5a:	2301      	movs	r3, #1
 8012c5c:	e026      	b.n	8012cac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012c5e:	f7fd ffeb 	bl	8010c38 <HAL_GetTick>
 8012c62:	4602      	mov	r2, r0
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	1ad2      	subs	r2, r2, r3
 8012c68:	68bb      	ldr	r3, [r7, #8]
 8012c6a:	429a      	cmp	r2, r3
 8012c6c:	d802      	bhi.n	8012c74 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8012c6e:	68bb      	ldr	r3, [r7, #8]
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	d113      	bne.n	8012c9c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012c74:	68fb      	ldr	r3, [r7, #12]
 8012c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012c78:	f043 0220 	orr.w	r2, r3, #32
 8012c7c:	68fb      	ldr	r3, [r7, #12]
 8012c7e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	2220      	movs	r2, #32
 8012c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	2200      	movs	r2, #0
 8012c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	2200      	movs	r2, #0
 8012c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8012c98:	2301      	movs	r3, #1
 8012c9a:	e007      	b.n	8012cac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	681b      	ldr	r3, [r3, #0]
 8012ca0:	699b      	ldr	r3, [r3, #24]
 8012ca2:	f003 0320 	and.w	r3, r3, #32
 8012ca6:	2b20      	cmp	r3, #32
 8012ca8:	d1cf      	bne.n	8012c4a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8012caa:	2300      	movs	r3, #0
}
 8012cac:	4618      	mov	r0, r3
 8012cae:	3710      	adds	r7, #16
 8012cb0:	46bd      	mov	sp, r7
 8012cb2:	bd80      	pop	{r7, pc}

08012cb4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	b084      	sub	sp, #16
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	60f8      	str	r0, [r7, #12]
 8012cbc:	60b9      	str	r1, [r7, #8]
 8012cbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8012cc0:	e055      	b.n	8012d6e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8012cc2:	687a      	ldr	r2, [r7, #4]
 8012cc4:	68b9      	ldr	r1, [r7, #8]
 8012cc6:	68f8      	ldr	r0, [r7, #12]
 8012cc8:	f000 f860 	bl	8012d8c <I2C_IsAcknowledgeFailed>
 8012ccc:	4603      	mov	r3, r0
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d001      	beq.n	8012cd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	e053      	b.n	8012d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	681b      	ldr	r3, [r3, #0]
 8012cda:	699b      	ldr	r3, [r3, #24]
 8012cdc:	f003 0320 	and.w	r3, r3, #32
 8012ce0:	2b20      	cmp	r3, #32
 8012ce2:	d129      	bne.n	8012d38 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	699b      	ldr	r3, [r3, #24]
 8012cea:	f003 0304 	and.w	r3, r3, #4
 8012cee:	2b04      	cmp	r3, #4
 8012cf0:	d105      	bne.n	8012cfe <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d001      	beq.n	8012cfe <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	e03f      	b.n	8012d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	681b      	ldr	r3, [r3, #0]
 8012d02:	2220      	movs	r2, #32
 8012d04:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	681a      	ldr	r2, [r3, #0]
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	6859      	ldr	r1, [r3, #4]
 8012d10:	4b1d      	ldr	r3, [pc, #116]	; (8012d88 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8012d12:	400b      	ands	r3, r1
 8012d14:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	2200      	movs	r2, #0
 8012d1a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	2220      	movs	r2, #32
 8012d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	2200      	movs	r2, #0
 8012d28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	2200      	movs	r2, #0
 8012d30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8012d34:	2301      	movs	r3, #1
 8012d36:	e022      	b.n	8012d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012d38:	f7fd ff7e 	bl	8010c38 <HAL_GetTick>
 8012d3c:	4602      	mov	r2, r0
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	1ad2      	subs	r2, r2, r3
 8012d42:	68bb      	ldr	r3, [r7, #8]
 8012d44:	429a      	cmp	r2, r3
 8012d46:	d802      	bhi.n	8012d4e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8012d48:	68bb      	ldr	r3, [r7, #8]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d10f      	bne.n	8012d6e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012d52:	f043 0220 	orr.w	r2, r3, #32
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8012d5a:	68fb      	ldr	r3, [r7, #12]
 8012d5c:	2220      	movs	r2, #32
 8012d5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	2200      	movs	r2, #0
 8012d66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8012d6a:	2301      	movs	r3, #1
 8012d6c:	e007      	b.n	8012d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	681b      	ldr	r3, [r3, #0]
 8012d72:	699b      	ldr	r3, [r3, #24]
 8012d74:	f003 0304 	and.w	r3, r3, #4
 8012d78:	2b04      	cmp	r3, #4
 8012d7a:	d1a2      	bne.n	8012cc2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8012d7c:	2300      	movs	r3, #0
}
 8012d7e:	4618      	mov	r0, r3
 8012d80:	3710      	adds	r7, #16
 8012d82:	46bd      	mov	sp, r7
 8012d84:	bd80      	pop	{r7, pc}
 8012d86:	bf00      	nop
 8012d88:	fe00e800 	.word	0xfe00e800

08012d8c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8012d8c:	b580      	push	{r7, lr}
 8012d8e:	b084      	sub	sp, #16
 8012d90:	af00      	add	r7, sp, #0
 8012d92:	60f8      	str	r0, [r7, #12]
 8012d94:	60b9      	str	r1, [r7, #8]
 8012d96:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	699b      	ldr	r3, [r3, #24]
 8012d9e:	f003 0310 	and.w	r3, r3, #16
 8012da2:	2b10      	cmp	r3, #16
 8012da4:	d151      	bne.n	8012e4a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012da6:	e022      	b.n	8012dee <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8012da8:	68bb      	ldr	r3, [r7, #8]
 8012daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012dae:	d01e      	beq.n	8012dee <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012db0:	f7fd ff42 	bl	8010c38 <HAL_GetTick>
 8012db4:	4602      	mov	r2, r0
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	1ad2      	subs	r2, r2, r3
 8012dba:	68bb      	ldr	r3, [r7, #8]
 8012dbc:	429a      	cmp	r2, r3
 8012dbe:	d802      	bhi.n	8012dc6 <I2C_IsAcknowledgeFailed+0x3a>
 8012dc0:	68bb      	ldr	r3, [r7, #8]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d113      	bne.n	8012dee <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012dca:	f043 0220 	orr.w	r2, r3, #32
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	2220      	movs	r2, #32
 8012dd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	2200      	movs	r2, #0
 8012dde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8012de2:	68fb      	ldr	r3, [r7, #12]
 8012de4:	2200      	movs	r2, #0
 8012de6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8012dea:	2301      	movs	r3, #1
 8012dec:	e02e      	b.n	8012e4c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	699b      	ldr	r3, [r3, #24]
 8012df4:	f003 0320 	and.w	r3, r3, #32
 8012df8:	2b20      	cmp	r3, #32
 8012dfa:	d1d5      	bne.n	8012da8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	2210      	movs	r2, #16
 8012e02:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8012e04:	68fb      	ldr	r3, [r7, #12]
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	2220      	movs	r2, #32
 8012e0a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8012e0c:	68f8      	ldr	r0, [r7, #12]
 8012e0e:	f7ff fe71 	bl	8012af4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	681a      	ldr	r2, [r3, #0]
 8012e16:	68fb      	ldr	r3, [r7, #12]
 8012e18:	681b      	ldr	r3, [r3, #0]
 8012e1a:	6859      	ldr	r1, [r3, #4]
 8012e1c:	4b0d      	ldr	r3, [pc, #52]	; (8012e54 <I2C_IsAcknowledgeFailed+0xc8>)
 8012e1e:	400b      	ands	r3, r1
 8012e20:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012e26:	f043 0204 	orr.w	r2, r3, #4
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	2220      	movs	r2, #32
 8012e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	2200      	movs	r2, #0
 8012e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	2200      	movs	r2, #0
 8012e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8012e46:	2301      	movs	r3, #1
 8012e48:	e000      	b.n	8012e4c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8012e4a:	2300      	movs	r3, #0
}
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	3710      	adds	r7, #16
 8012e50:	46bd      	mov	sp, r7
 8012e52:	bd80      	pop	{r7, pc}
 8012e54:	fe00e800 	.word	0xfe00e800

08012e58 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8012e58:	b480      	push	{r7}
 8012e5a:	b085      	sub	sp, #20
 8012e5c:	af00      	add	r7, sp, #0
 8012e5e:	60f8      	str	r0, [r7, #12]
 8012e60:	607b      	str	r3, [r7, #4]
 8012e62:	460b      	mov	r3, r1
 8012e64:	817b      	strh	r3, [r7, #10]
 8012e66:	4613      	mov	r3, r2
 8012e68:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8012e6a:	68fb      	ldr	r3, [r7, #12]
 8012e6c:	681a      	ldr	r2, [r3, #0]
 8012e6e:	68fb      	ldr	r3, [r7, #12]
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	6859      	ldr	r1, [r3, #4]
 8012e74:	69bb      	ldr	r3, [r7, #24]
 8012e76:	0d5b      	lsrs	r3, r3, #21
 8012e78:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8012e7c:	4b0b      	ldr	r3, [pc, #44]	; (8012eac <I2C_TransferConfig+0x54>)
 8012e7e:	4303      	orrs	r3, r0
 8012e80:	43db      	mvns	r3, r3
 8012e82:	4019      	ands	r1, r3
 8012e84:	897b      	ldrh	r3, [r7, #10]
 8012e86:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8012e8a:	7a7b      	ldrb	r3, [r7, #9]
 8012e8c:	041b      	lsls	r3, r3, #16
 8012e8e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8012e92:	4318      	orrs	r0, r3
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	4318      	orrs	r0, r3
 8012e98:	69bb      	ldr	r3, [r7, #24]
 8012e9a:	4303      	orrs	r3, r0
 8012e9c:	430b      	orrs	r3, r1
 8012e9e:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8012ea0:	bf00      	nop
 8012ea2:	3714      	adds	r7, #20
 8012ea4:	46bd      	mov	sp, r7
 8012ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eaa:	4770      	bx	lr
 8012eac:	03ff63ff 	.word	0x03ff63ff

08012eb0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8012eb0:	b480      	push	{r7}
 8012eb2:	b083      	sub	sp, #12
 8012eb4:	af00      	add	r7, sp, #0
 8012eb6:	6078      	str	r0, [r7, #4]
 8012eb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012ec0:	b2db      	uxtb	r3, r3
 8012ec2:	2b20      	cmp	r3, #32
 8012ec4:	d138      	bne.n	8012f38 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012ecc:	2b01      	cmp	r3, #1
 8012ece:	d101      	bne.n	8012ed4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8012ed0:	2302      	movs	r3, #2
 8012ed2:	e032      	b.n	8012f3a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	2201      	movs	r2, #1
 8012ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	2224      	movs	r2, #36	; 0x24
 8012ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	687a      	ldr	r2, [r7, #4]
 8012eea:	6812      	ldr	r2, [r2, #0]
 8012eec:	6812      	ldr	r2, [r2, #0]
 8012eee:	f022 0201 	bic.w	r2, r2, #1
 8012ef2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	687a      	ldr	r2, [r7, #4]
 8012efa:	6812      	ldr	r2, [r2, #0]
 8012efc:	6812      	ldr	r2, [r2, #0]
 8012efe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8012f02:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	687a      	ldr	r2, [r7, #4]
 8012f0a:	6812      	ldr	r2, [r2, #0]
 8012f0c:	6811      	ldr	r1, [r2, #0]
 8012f0e:	683a      	ldr	r2, [r7, #0]
 8012f10:	430a      	orrs	r2, r1
 8012f12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	687a      	ldr	r2, [r7, #4]
 8012f1a:	6812      	ldr	r2, [r2, #0]
 8012f1c:	6812      	ldr	r2, [r2, #0]
 8012f1e:	f042 0201 	orr.w	r2, r2, #1
 8012f22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	2220      	movs	r2, #32
 8012f28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	2200      	movs	r2, #0
 8012f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8012f34:	2300      	movs	r3, #0
 8012f36:	e000      	b.n	8012f3a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8012f38:	2302      	movs	r3, #2
  }
}
 8012f3a:	4618      	mov	r0, r3
 8012f3c:	370c      	adds	r7, #12
 8012f3e:	46bd      	mov	sp, r7
 8012f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f44:	4770      	bx	lr

08012f46 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8012f46:	b480      	push	{r7}
 8012f48:	b085      	sub	sp, #20
 8012f4a:	af00      	add	r7, sp, #0
 8012f4c:	6078      	str	r0, [r7, #4]
 8012f4e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012f56:	b2db      	uxtb	r3, r3
 8012f58:	2b20      	cmp	r3, #32
 8012f5a:	d139      	bne.n	8012fd0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012f62:	2b01      	cmp	r3, #1
 8012f64:	d101      	bne.n	8012f6a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8012f66:	2302      	movs	r3, #2
 8012f68:	e033      	b.n	8012fd2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	2201      	movs	r2, #1
 8012f6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	2224      	movs	r2, #36	; 0x24
 8012f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	681b      	ldr	r3, [r3, #0]
 8012f7e:	687a      	ldr	r2, [r7, #4]
 8012f80:	6812      	ldr	r2, [r2, #0]
 8012f82:	6812      	ldr	r2, [r2, #0]
 8012f84:	f022 0201 	bic.w	r2, r2, #1
 8012f88:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8012f98:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8012f9a:	683b      	ldr	r3, [r7, #0]
 8012f9c:	021b      	lsls	r3, r3, #8
 8012f9e:	68fa      	ldr	r2, [r7, #12]
 8012fa0:	4313      	orrs	r3, r2
 8012fa2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	68fa      	ldr	r2, [r7, #12]
 8012faa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	687a      	ldr	r2, [r7, #4]
 8012fb2:	6812      	ldr	r2, [r2, #0]
 8012fb4:	6812      	ldr	r2, [r2, #0]
 8012fb6:	f042 0201 	orr.w	r2, r2, #1
 8012fba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	2220      	movs	r2, #32
 8012fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	2200      	movs	r2, #0
 8012fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8012fcc:	2300      	movs	r3, #0
 8012fce:	e000      	b.n	8012fd2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8012fd0:	2302      	movs	r3, #2
  }
}
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	3714      	adds	r7, #20
 8012fd6:	46bd      	mov	sp, r7
 8012fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fdc:	4770      	bx	lr
	...

08012fe0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8012fe0:	b480      	push	{r7}
 8012fe2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8012fe4:	4a05      	ldr	r2, [pc, #20]	; (8012ffc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8012fe6:	4b05      	ldr	r3, [pc, #20]	; (8012ffc <HAL_PWR_EnableBkUpAccess+0x1c>)
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012fee:	6013      	str	r3, [r2, #0]
}
 8012ff0:	bf00      	nop
 8012ff2:	46bd      	mov	sp, r7
 8012ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ff8:	4770      	bx	lr
 8012ffa:	bf00      	nop
 8012ffc:	40007000 	.word	0x40007000

08013000 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8013000:	b580      	push	{r7, lr}
 8013002:	b082      	sub	sp, #8
 8013004:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8013006:	2300      	movs	r3, #0
 8013008:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 801300a:	4a23      	ldr	r2, [pc, #140]	; (8013098 <HAL_PWREx_EnableOverDrive+0x98>)
 801300c:	4b22      	ldr	r3, [pc, #136]	; (8013098 <HAL_PWREx_EnableOverDrive+0x98>)
 801300e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013010:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013014:	6413      	str	r3, [r2, #64]	; 0x40
 8013016:	4b20      	ldr	r3, [pc, #128]	; (8013098 <HAL_PWREx_EnableOverDrive+0x98>)
 8013018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801301a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801301e:	603b      	str	r3, [r7, #0]
 8013020:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8013022:	4a1e      	ldr	r2, [pc, #120]	; (801309c <HAL_PWREx_EnableOverDrive+0x9c>)
 8013024:	4b1d      	ldr	r3, [pc, #116]	; (801309c <HAL_PWREx_EnableOverDrive+0x9c>)
 8013026:	681b      	ldr	r3, [r3, #0]
 8013028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801302c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 801302e:	f7fd fe03 	bl	8010c38 <HAL_GetTick>
 8013032:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8013034:	e009      	b.n	801304a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8013036:	f7fd fdff 	bl	8010c38 <HAL_GetTick>
 801303a:	4602      	mov	r2, r0
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	1ad3      	subs	r3, r2, r3
 8013040:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8013044:	d901      	bls.n	801304a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8013046:	2303      	movs	r3, #3
 8013048:	e022      	b.n	8013090 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 801304a:	4b14      	ldr	r3, [pc, #80]	; (801309c <HAL_PWREx_EnableOverDrive+0x9c>)
 801304c:	685b      	ldr	r3, [r3, #4]
 801304e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8013052:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013056:	d1ee      	bne.n	8013036 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8013058:	4a10      	ldr	r2, [pc, #64]	; (801309c <HAL_PWREx_EnableOverDrive+0x9c>)
 801305a:	4b10      	ldr	r3, [pc, #64]	; (801309c <HAL_PWREx_EnableOverDrive+0x9c>)
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8013062:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8013064:	f7fd fde8 	bl	8010c38 <HAL_GetTick>
 8013068:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 801306a:	e009      	b.n	8013080 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 801306c:	f7fd fde4 	bl	8010c38 <HAL_GetTick>
 8013070:	4602      	mov	r2, r0
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	1ad3      	subs	r3, r2, r3
 8013076:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801307a:	d901      	bls.n	8013080 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 801307c:	2303      	movs	r3, #3
 801307e:	e007      	b.n	8013090 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8013080:	4b06      	ldr	r3, [pc, #24]	; (801309c <HAL_PWREx_EnableOverDrive+0x9c>)
 8013082:	685b      	ldr	r3, [r3, #4]
 8013084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8013088:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801308c:	d1ee      	bne.n	801306c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 801308e:	2300      	movs	r3, #0
}
 8013090:	4618      	mov	r0, r3
 8013092:	3708      	adds	r7, #8
 8013094:	46bd      	mov	sp, r7
 8013096:	bd80      	pop	{r7, pc}
 8013098:	40023800 	.word	0x40023800
 801309c:	40007000 	.word	0x40007000

080130a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80130a0:	b580      	push	{r7, lr}
 80130a2:	b086      	sub	sp, #24
 80130a4:	af00      	add	r7, sp, #0
 80130a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80130a8:	2300      	movs	r3, #0
 80130aa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	2b00      	cmp	r3, #0
 80130b0:	d101      	bne.n	80130b6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80130b2:	2301      	movs	r3, #1
 80130b4:	e29b      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	f003 0301 	and.w	r3, r3, #1
 80130be:	2b00      	cmp	r3, #0
 80130c0:	f000 8087 	beq.w	80131d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80130c4:	4b96      	ldr	r3, [pc, #600]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80130c6:	689b      	ldr	r3, [r3, #8]
 80130c8:	f003 030c 	and.w	r3, r3, #12
 80130cc:	2b04      	cmp	r3, #4
 80130ce:	d00c      	beq.n	80130ea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80130d0:	4b93      	ldr	r3, [pc, #588]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80130d2:	689b      	ldr	r3, [r3, #8]
 80130d4:	f003 030c 	and.w	r3, r3, #12
 80130d8:	2b08      	cmp	r3, #8
 80130da:	d112      	bne.n	8013102 <HAL_RCC_OscConfig+0x62>
 80130dc:	4b90      	ldr	r3, [pc, #576]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80130de:	685b      	ldr	r3, [r3, #4]
 80130e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80130e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80130e8:	d10b      	bne.n	8013102 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80130ea:	4b8d      	ldr	r3, [pc, #564]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d06c      	beq.n	80131d0 <HAL_RCC_OscConfig+0x130>
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	685b      	ldr	r3, [r3, #4]
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d168      	bne.n	80131d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80130fe:	2301      	movs	r3, #1
 8013100:	e275      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	685b      	ldr	r3, [r3, #4]
 8013106:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801310a:	d106      	bne.n	801311a <HAL_RCC_OscConfig+0x7a>
 801310c:	4a84      	ldr	r2, [pc, #528]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801310e:	4b84      	ldr	r3, [pc, #528]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013110:	681b      	ldr	r3, [r3, #0]
 8013112:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8013116:	6013      	str	r3, [r2, #0]
 8013118:	e02e      	b.n	8013178 <HAL_RCC_OscConfig+0xd8>
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	685b      	ldr	r3, [r3, #4]
 801311e:	2b00      	cmp	r3, #0
 8013120:	d10c      	bne.n	801313c <HAL_RCC_OscConfig+0x9c>
 8013122:	4a7f      	ldr	r2, [pc, #508]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013124:	4b7e      	ldr	r3, [pc, #504]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013126:	681b      	ldr	r3, [r3, #0]
 8013128:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801312c:	6013      	str	r3, [r2, #0]
 801312e:	4a7c      	ldr	r2, [pc, #496]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013130:	4b7b      	ldr	r3, [pc, #492]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013138:	6013      	str	r3, [r2, #0]
 801313a:	e01d      	b.n	8013178 <HAL_RCC_OscConfig+0xd8>
 801313c:	687b      	ldr	r3, [r7, #4]
 801313e:	685b      	ldr	r3, [r3, #4]
 8013140:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8013144:	d10c      	bne.n	8013160 <HAL_RCC_OscConfig+0xc0>
 8013146:	4a76      	ldr	r2, [pc, #472]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013148:	4b75      	ldr	r3, [pc, #468]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801314a:	681b      	ldr	r3, [r3, #0]
 801314c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8013150:	6013      	str	r3, [r2, #0]
 8013152:	4a73      	ldr	r2, [pc, #460]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013154:	4b72      	ldr	r3, [pc, #456]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801315c:	6013      	str	r3, [r2, #0]
 801315e:	e00b      	b.n	8013178 <HAL_RCC_OscConfig+0xd8>
 8013160:	4a6f      	ldr	r2, [pc, #444]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013162:	4b6f      	ldr	r3, [pc, #444]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801316a:	6013      	str	r3, [r2, #0]
 801316c:	4a6c      	ldr	r2, [pc, #432]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801316e:	4b6c      	ldr	r3, [pc, #432]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013176:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	685b      	ldr	r3, [r3, #4]
 801317c:	2b00      	cmp	r3, #0
 801317e:	d013      	beq.n	80131a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013180:	f7fd fd5a 	bl	8010c38 <HAL_GetTick>
 8013184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8013186:	e008      	b.n	801319a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8013188:	f7fd fd56 	bl	8010c38 <HAL_GetTick>
 801318c:	4602      	mov	r2, r0
 801318e:	693b      	ldr	r3, [r7, #16]
 8013190:	1ad3      	subs	r3, r2, r3
 8013192:	2b64      	cmp	r3, #100	; 0x64
 8013194:	d901      	bls.n	801319a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8013196:	2303      	movs	r3, #3
 8013198:	e229      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801319a:	4b61      	ldr	r3, [pc, #388]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80131a2:	2b00      	cmp	r3, #0
 80131a4:	d0f0      	beq.n	8013188 <HAL_RCC_OscConfig+0xe8>
 80131a6:	e014      	b.n	80131d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80131a8:	f7fd fd46 	bl	8010c38 <HAL_GetTick>
 80131ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80131ae:	e008      	b.n	80131c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80131b0:	f7fd fd42 	bl	8010c38 <HAL_GetTick>
 80131b4:	4602      	mov	r2, r0
 80131b6:	693b      	ldr	r3, [r7, #16]
 80131b8:	1ad3      	subs	r3, r2, r3
 80131ba:	2b64      	cmp	r3, #100	; 0x64
 80131bc:	d901      	bls.n	80131c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80131be:	2303      	movs	r3, #3
 80131c0:	e215      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80131c2:	4b57      	ldr	r3, [pc, #348]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d1f0      	bne.n	80131b0 <HAL_RCC_OscConfig+0x110>
 80131ce:	e000      	b.n	80131d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80131d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	f003 0302 	and.w	r3, r3, #2
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d069      	beq.n	80132b2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80131de:	4b50      	ldr	r3, [pc, #320]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80131e0:	689b      	ldr	r3, [r3, #8]
 80131e2:	f003 030c 	and.w	r3, r3, #12
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	d00b      	beq.n	8013202 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80131ea:	4b4d      	ldr	r3, [pc, #308]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80131ec:	689b      	ldr	r3, [r3, #8]
 80131ee:	f003 030c 	and.w	r3, r3, #12
 80131f2:	2b08      	cmp	r3, #8
 80131f4:	d11c      	bne.n	8013230 <HAL_RCC_OscConfig+0x190>
 80131f6:	4b4a      	ldr	r3, [pc, #296]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80131f8:	685b      	ldr	r3, [r3, #4]
 80131fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d116      	bne.n	8013230 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8013202:	4b47      	ldr	r3, [pc, #284]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	f003 0302 	and.w	r3, r3, #2
 801320a:	2b00      	cmp	r3, #0
 801320c:	d005      	beq.n	801321a <HAL_RCC_OscConfig+0x17a>
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	68db      	ldr	r3, [r3, #12]
 8013212:	2b01      	cmp	r3, #1
 8013214:	d001      	beq.n	801321a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8013216:	2301      	movs	r3, #1
 8013218:	e1e9      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801321a:	4941      	ldr	r1, [pc, #260]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801321c:	4b40      	ldr	r3, [pc, #256]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	691b      	ldr	r3, [r3, #16]
 8013228:	00db      	lsls	r3, r3, #3
 801322a:	4313      	orrs	r3, r2
 801322c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801322e:	e040      	b.n	80132b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	68db      	ldr	r3, [r3, #12]
 8013234:	2b00      	cmp	r3, #0
 8013236:	d023      	beq.n	8013280 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8013238:	4a39      	ldr	r2, [pc, #228]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801323a:	4b39      	ldr	r3, [pc, #228]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801323c:	681b      	ldr	r3, [r3, #0]
 801323e:	f043 0301 	orr.w	r3, r3, #1
 8013242:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013244:	f7fd fcf8 	bl	8010c38 <HAL_GetTick>
 8013248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801324a:	e008      	b.n	801325e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801324c:	f7fd fcf4 	bl	8010c38 <HAL_GetTick>
 8013250:	4602      	mov	r2, r0
 8013252:	693b      	ldr	r3, [r7, #16]
 8013254:	1ad3      	subs	r3, r2, r3
 8013256:	2b02      	cmp	r3, #2
 8013258:	d901      	bls.n	801325e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 801325a:	2303      	movs	r3, #3
 801325c:	e1c7      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801325e:	4b30      	ldr	r3, [pc, #192]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013260:	681b      	ldr	r3, [r3, #0]
 8013262:	f003 0302 	and.w	r3, r3, #2
 8013266:	2b00      	cmp	r3, #0
 8013268:	d0f0      	beq.n	801324c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801326a:	492d      	ldr	r1, [pc, #180]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801326c:	4b2c      	ldr	r3, [pc, #176]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 801326e:	681b      	ldr	r3, [r3, #0]
 8013270:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	691b      	ldr	r3, [r3, #16]
 8013278:	00db      	lsls	r3, r3, #3
 801327a:	4313      	orrs	r3, r2
 801327c:	600b      	str	r3, [r1, #0]
 801327e:	e018      	b.n	80132b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8013280:	4a27      	ldr	r2, [pc, #156]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013282:	4b27      	ldr	r3, [pc, #156]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	f023 0301 	bic.w	r3, r3, #1
 801328a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801328c:	f7fd fcd4 	bl	8010c38 <HAL_GetTick>
 8013290:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8013292:	e008      	b.n	80132a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013294:	f7fd fcd0 	bl	8010c38 <HAL_GetTick>
 8013298:	4602      	mov	r2, r0
 801329a:	693b      	ldr	r3, [r7, #16]
 801329c:	1ad3      	subs	r3, r2, r3
 801329e:	2b02      	cmp	r3, #2
 80132a0:	d901      	bls.n	80132a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80132a2:	2303      	movs	r3, #3
 80132a4:	e1a3      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80132a6:	4b1e      	ldr	r3, [pc, #120]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	f003 0302 	and.w	r3, r3, #2
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d1f0      	bne.n	8013294 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	f003 0308 	and.w	r3, r3, #8
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d038      	beq.n	8013330 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	695b      	ldr	r3, [r3, #20]
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d019      	beq.n	80132fa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80132c6:	4a16      	ldr	r2, [pc, #88]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80132c8:	4b15      	ldr	r3, [pc, #84]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80132ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80132cc:	f043 0301 	orr.w	r3, r3, #1
 80132d0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80132d2:	f7fd fcb1 	bl	8010c38 <HAL_GetTick>
 80132d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80132d8:	e008      	b.n	80132ec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80132da:	f7fd fcad 	bl	8010c38 <HAL_GetTick>
 80132de:	4602      	mov	r2, r0
 80132e0:	693b      	ldr	r3, [r7, #16]
 80132e2:	1ad3      	subs	r3, r2, r3
 80132e4:	2b02      	cmp	r3, #2
 80132e6:	d901      	bls.n	80132ec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80132e8:	2303      	movs	r3, #3
 80132ea:	e180      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80132ec:	4b0c      	ldr	r3, [pc, #48]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80132ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80132f0:	f003 0302 	and.w	r3, r3, #2
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	d0f0      	beq.n	80132da <HAL_RCC_OscConfig+0x23a>
 80132f8:	e01a      	b.n	8013330 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80132fa:	4a09      	ldr	r2, [pc, #36]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80132fc:	4b08      	ldr	r3, [pc, #32]	; (8013320 <HAL_RCC_OscConfig+0x280>)
 80132fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013300:	f023 0301 	bic.w	r3, r3, #1
 8013304:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013306:	f7fd fc97 	bl	8010c38 <HAL_GetTick>
 801330a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 801330c:	e00a      	b.n	8013324 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801330e:	f7fd fc93 	bl	8010c38 <HAL_GetTick>
 8013312:	4602      	mov	r2, r0
 8013314:	693b      	ldr	r3, [r7, #16]
 8013316:	1ad3      	subs	r3, r2, r3
 8013318:	2b02      	cmp	r3, #2
 801331a:	d903      	bls.n	8013324 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 801331c:	2303      	movs	r3, #3
 801331e:	e166      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
 8013320:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8013324:	4b92      	ldr	r3, [pc, #584]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013326:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013328:	f003 0302 	and.w	r3, r3, #2
 801332c:	2b00      	cmp	r3, #0
 801332e:	d1ee      	bne.n	801330e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	f003 0304 	and.w	r3, r3, #4
 8013338:	2b00      	cmp	r3, #0
 801333a:	f000 80a4 	beq.w	8013486 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801333e:	4b8c      	ldr	r3, [pc, #560]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013342:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013346:	2b00      	cmp	r3, #0
 8013348:	d10d      	bne.n	8013366 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 801334a:	4a89      	ldr	r2, [pc, #548]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801334c:	4b88      	ldr	r3, [pc, #544]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801334e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013354:	6413      	str	r3, [r2, #64]	; 0x40
 8013356:	4b86      	ldr	r3, [pc, #536]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801335a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801335e:	60bb      	str	r3, [r7, #8]
 8013360:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8013362:	2301      	movs	r3, #1
 8013364:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013366:	4b83      	ldr	r3, [pc, #524]	; (8013574 <HAL_RCC_OscConfig+0x4d4>)
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801336e:	2b00      	cmp	r3, #0
 8013370:	d118      	bne.n	80133a4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8013372:	4a80      	ldr	r2, [pc, #512]	; (8013574 <HAL_RCC_OscConfig+0x4d4>)
 8013374:	4b7f      	ldr	r3, [pc, #508]	; (8013574 <HAL_RCC_OscConfig+0x4d4>)
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801337c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801337e:	f7fd fc5b 	bl	8010c38 <HAL_GetTick>
 8013382:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013384:	e008      	b.n	8013398 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013386:	f7fd fc57 	bl	8010c38 <HAL_GetTick>
 801338a:	4602      	mov	r2, r0
 801338c:	693b      	ldr	r3, [r7, #16]
 801338e:	1ad3      	subs	r3, r2, r3
 8013390:	2b64      	cmp	r3, #100	; 0x64
 8013392:	d901      	bls.n	8013398 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8013394:	2303      	movs	r3, #3
 8013396:	e12a      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013398:	4b76      	ldr	r3, [pc, #472]	; (8013574 <HAL_RCC_OscConfig+0x4d4>)
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	d0f0      	beq.n	8013386 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	689b      	ldr	r3, [r3, #8]
 80133a8:	2b01      	cmp	r3, #1
 80133aa:	d106      	bne.n	80133ba <HAL_RCC_OscConfig+0x31a>
 80133ac:	4a70      	ldr	r2, [pc, #448]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133ae:	4b70      	ldr	r3, [pc, #448]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80133b2:	f043 0301 	orr.w	r3, r3, #1
 80133b6:	6713      	str	r3, [r2, #112]	; 0x70
 80133b8:	e02d      	b.n	8013416 <HAL_RCC_OscConfig+0x376>
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	689b      	ldr	r3, [r3, #8]
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d10c      	bne.n	80133dc <HAL_RCC_OscConfig+0x33c>
 80133c2:	4a6b      	ldr	r2, [pc, #428]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133c4:	4b6a      	ldr	r3, [pc, #424]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80133c8:	f023 0301 	bic.w	r3, r3, #1
 80133cc:	6713      	str	r3, [r2, #112]	; 0x70
 80133ce:	4a68      	ldr	r2, [pc, #416]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133d0:	4b67      	ldr	r3, [pc, #412]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80133d4:	f023 0304 	bic.w	r3, r3, #4
 80133d8:	6713      	str	r3, [r2, #112]	; 0x70
 80133da:	e01c      	b.n	8013416 <HAL_RCC_OscConfig+0x376>
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	689b      	ldr	r3, [r3, #8]
 80133e0:	2b05      	cmp	r3, #5
 80133e2:	d10c      	bne.n	80133fe <HAL_RCC_OscConfig+0x35e>
 80133e4:	4a62      	ldr	r2, [pc, #392]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133e6:	4b62      	ldr	r3, [pc, #392]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80133ea:	f043 0304 	orr.w	r3, r3, #4
 80133ee:	6713      	str	r3, [r2, #112]	; 0x70
 80133f0:	4a5f      	ldr	r2, [pc, #380]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133f2:	4b5f      	ldr	r3, [pc, #380]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80133f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80133f6:	f043 0301 	orr.w	r3, r3, #1
 80133fa:	6713      	str	r3, [r2, #112]	; 0x70
 80133fc:	e00b      	b.n	8013416 <HAL_RCC_OscConfig+0x376>
 80133fe:	4a5c      	ldr	r2, [pc, #368]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013400:	4b5b      	ldr	r3, [pc, #364]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013404:	f023 0301 	bic.w	r3, r3, #1
 8013408:	6713      	str	r3, [r2, #112]	; 0x70
 801340a:	4a59      	ldr	r2, [pc, #356]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801340c:	4b58      	ldr	r3, [pc, #352]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801340e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013410:	f023 0304 	bic.w	r3, r3, #4
 8013414:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8013416:	687b      	ldr	r3, [r7, #4]
 8013418:	689b      	ldr	r3, [r3, #8]
 801341a:	2b00      	cmp	r3, #0
 801341c:	d015      	beq.n	801344a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801341e:	f7fd fc0b 	bl	8010c38 <HAL_GetTick>
 8013422:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8013424:	e00a      	b.n	801343c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013426:	f7fd fc07 	bl	8010c38 <HAL_GetTick>
 801342a:	4602      	mov	r2, r0
 801342c:	693b      	ldr	r3, [r7, #16]
 801342e:	1ad3      	subs	r3, r2, r3
 8013430:	f241 3288 	movw	r2, #5000	; 0x1388
 8013434:	4293      	cmp	r3, r2
 8013436:	d901      	bls.n	801343c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8013438:	2303      	movs	r3, #3
 801343a:	e0d8      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801343c:	4b4c      	ldr	r3, [pc, #304]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801343e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013440:	f003 0302 	and.w	r3, r3, #2
 8013444:	2b00      	cmp	r3, #0
 8013446:	d0ee      	beq.n	8013426 <HAL_RCC_OscConfig+0x386>
 8013448:	e014      	b.n	8013474 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801344a:	f7fd fbf5 	bl	8010c38 <HAL_GetTick>
 801344e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8013450:	e00a      	b.n	8013468 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013452:	f7fd fbf1 	bl	8010c38 <HAL_GetTick>
 8013456:	4602      	mov	r2, r0
 8013458:	693b      	ldr	r3, [r7, #16]
 801345a:	1ad3      	subs	r3, r2, r3
 801345c:	f241 3288 	movw	r2, #5000	; 0x1388
 8013460:	4293      	cmp	r3, r2
 8013462:	d901      	bls.n	8013468 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8013464:	2303      	movs	r3, #3
 8013466:	e0c2      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8013468:	4b41      	ldr	r3, [pc, #260]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801346a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801346c:	f003 0302 	and.w	r3, r3, #2
 8013470:	2b00      	cmp	r3, #0
 8013472:	d1ee      	bne.n	8013452 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8013474:	7dfb      	ldrb	r3, [r7, #23]
 8013476:	2b01      	cmp	r3, #1
 8013478:	d105      	bne.n	8013486 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801347a:	4a3d      	ldr	r2, [pc, #244]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801347c:	4b3c      	ldr	r3, [pc, #240]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013480:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8013484:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	699b      	ldr	r3, [r3, #24]
 801348a:	2b00      	cmp	r3, #0
 801348c:	f000 80ae 	beq.w	80135ec <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8013490:	4b37      	ldr	r3, [pc, #220]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013492:	689b      	ldr	r3, [r3, #8]
 8013494:	f003 030c 	and.w	r3, r3, #12
 8013498:	2b08      	cmp	r3, #8
 801349a:	d06d      	beq.n	8013578 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	699b      	ldr	r3, [r3, #24]
 80134a0:	2b02      	cmp	r3, #2
 80134a2:	d14b      	bne.n	801353c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80134a4:	4a32      	ldr	r2, [pc, #200]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80134a6:	4b32      	ldr	r3, [pc, #200]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80134ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80134b0:	f7fd fbc2 	bl	8010c38 <HAL_GetTick>
 80134b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80134b6:	e008      	b.n	80134ca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80134b8:	f7fd fbbe 	bl	8010c38 <HAL_GetTick>
 80134bc:	4602      	mov	r2, r0
 80134be:	693b      	ldr	r3, [r7, #16]
 80134c0:	1ad3      	subs	r3, r2, r3
 80134c2:	2b02      	cmp	r3, #2
 80134c4:	d901      	bls.n	80134ca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80134c6:	2303      	movs	r3, #3
 80134c8:	e091      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80134ca:	4b29      	ldr	r3, [pc, #164]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d1f0      	bne.n	80134b8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80134d6:	4926      	ldr	r1, [pc, #152]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	69da      	ldr	r2, [r3, #28]
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	6a1b      	ldr	r3, [r3, #32]
 80134e0:	431a      	orrs	r2, r3
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134e6:	019b      	lsls	r3, r3, #6
 80134e8:	431a      	orrs	r2, r3
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80134ee:	085b      	lsrs	r3, r3, #1
 80134f0:	3b01      	subs	r3, #1
 80134f2:	041b      	lsls	r3, r3, #16
 80134f4:	431a      	orrs	r2, r3
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134fa:	061b      	lsls	r3, r3, #24
 80134fc:	431a      	orrs	r2, r3
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013502:	071b      	lsls	r3, r3, #28
 8013504:	4313      	orrs	r3, r2
 8013506:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8013508:	4a19      	ldr	r2, [pc, #100]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801350a:	4b19      	ldr	r3, [pc, #100]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013512:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013514:	f7fd fb90 	bl	8010c38 <HAL_GetTick>
 8013518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801351a:	e008      	b.n	801352e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801351c:	f7fd fb8c 	bl	8010c38 <HAL_GetTick>
 8013520:	4602      	mov	r2, r0
 8013522:	693b      	ldr	r3, [r7, #16]
 8013524:	1ad3      	subs	r3, r2, r3
 8013526:	2b02      	cmp	r3, #2
 8013528:	d901      	bls.n	801352e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 801352a:	2303      	movs	r3, #3
 801352c:	e05f      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801352e:	4b10      	ldr	r3, [pc, #64]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013536:	2b00      	cmp	r3, #0
 8013538:	d0f0      	beq.n	801351c <HAL_RCC_OscConfig+0x47c>
 801353a:	e057      	b.n	80135ec <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801353c:	4a0c      	ldr	r2, [pc, #48]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 801353e:	4b0c      	ldr	r3, [pc, #48]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8013546:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013548:	f7fd fb76 	bl	8010c38 <HAL_GetTick>
 801354c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801354e:	e008      	b.n	8013562 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013550:	f7fd fb72 	bl	8010c38 <HAL_GetTick>
 8013554:	4602      	mov	r2, r0
 8013556:	693b      	ldr	r3, [r7, #16]
 8013558:	1ad3      	subs	r3, r2, r3
 801355a:	2b02      	cmp	r3, #2
 801355c:	d901      	bls.n	8013562 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 801355e:	2303      	movs	r3, #3
 8013560:	e045      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8013562:	4b03      	ldr	r3, [pc, #12]	; (8013570 <HAL_RCC_OscConfig+0x4d0>)
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801356a:	2b00      	cmp	r3, #0
 801356c:	d1f0      	bne.n	8013550 <HAL_RCC_OscConfig+0x4b0>
 801356e:	e03d      	b.n	80135ec <HAL_RCC_OscConfig+0x54c>
 8013570:	40023800 	.word	0x40023800
 8013574:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8013578:	4b1f      	ldr	r3, [pc, #124]	; (80135f8 <HAL_RCC_OscConfig+0x558>)
 801357a:	685b      	ldr	r3, [r3, #4]
 801357c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	699b      	ldr	r3, [r3, #24]
 8013582:	2b01      	cmp	r3, #1
 8013584:	d030      	beq.n	80135e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8013590:	429a      	cmp	r2, r3
 8013592:	d129      	bne.n	80135e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801359e:	429a      	cmp	r2, r3
 80135a0:	d122      	bne.n	80135e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80135a2:	68fa      	ldr	r2, [r7, #12]
 80135a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80135a8:	4013      	ands	r3, r2
 80135aa:	687a      	ldr	r2, [r7, #4]
 80135ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80135ae:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80135b0:	4293      	cmp	r3, r2
 80135b2:	d119      	bne.n	80135e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80135be:	085b      	lsrs	r3, r3, #1
 80135c0:	3b01      	subs	r3, #1
 80135c2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80135c4:	429a      	cmp	r2, r3
 80135c6:	d10f      	bne.n	80135e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80135d2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80135d4:	429a      	cmp	r2, r3
 80135d6:	d107      	bne.n	80135e8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80135d8:	68fb      	ldr	r3, [r7, #12]
 80135da:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80135e2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80135e4:	429a      	cmp	r2, r3
 80135e6:	d001      	beq.n	80135ec <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80135e8:	2301      	movs	r3, #1
 80135ea:	e000      	b.n	80135ee <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80135ec:	2300      	movs	r3, #0
}
 80135ee:	4618      	mov	r0, r3
 80135f0:	3718      	adds	r7, #24
 80135f2:	46bd      	mov	sp, r7
 80135f4:	bd80      	pop	{r7, pc}
 80135f6:	bf00      	nop
 80135f8:	40023800 	.word	0x40023800

080135fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80135fc:	b580      	push	{r7, lr}
 80135fe:	b084      	sub	sp, #16
 8013600:	af00      	add	r7, sp, #0
 8013602:	6078      	str	r0, [r7, #4]
 8013604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8013606:	2300      	movs	r3, #0
 8013608:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d101      	bne.n	8013614 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8013610:	2301      	movs	r3, #1
 8013612:	e0d0      	b.n	80137b6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8013614:	4b6a      	ldr	r3, [pc, #424]	; (80137c0 <HAL_RCC_ClockConfig+0x1c4>)
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	f003 020f 	and.w	r2, r3, #15
 801361c:	683b      	ldr	r3, [r7, #0]
 801361e:	429a      	cmp	r2, r3
 8013620:	d210      	bcs.n	8013644 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013622:	4967      	ldr	r1, [pc, #412]	; (80137c0 <HAL_RCC_ClockConfig+0x1c4>)
 8013624:	4b66      	ldr	r3, [pc, #408]	; (80137c0 <HAL_RCC_ClockConfig+0x1c4>)
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	f023 020f 	bic.w	r2, r3, #15
 801362c:	683b      	ldr	r3, [r7, #0]
 801362e:	4313      	orrs	r3, r2
 8013630:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013632:	4b63      	ldr	r3, [pc, #396]	; (80137c0 <HAL_RCC_ClockConfig+0x1c4>)
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	f003 020f 	and.w	r2, r3, #15
 801363a:	683b      	ldr	r3, [r7, #0]
 801363c:	429a      	cmp	r2, r3
 801363e:	d001      	beq.n	8013644 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8013640:	2301      	movs	r3, #1
 8013642:	e0b8      	b.n	80137b6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	681b      	ldr	r3, [r3, #0]
 8013648:	f003 0302 	and.w	r3, r3, #2
 801364c:	2b00      	cmp	r3, #0
 801364e:	d020      	beq.n	8013692 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	681b      	ldr	r3, [r3, #0]
 8013654:	f003 0304 	and.w	r3, r3, #4
 8013658:	2b00      	cmp	r3, #0
 801365a:	d005      	beq.n	8013668 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 801365c:	4a59      	ldr	r2, [pc, #356]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 801365e:	4b59      	ldr	r3, [pc, #356]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 8013660:	689b      	ldr	r3, [r3, #8]
 8013662:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8013666:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	f003 0308 	and.w	r3, r3, #8
 8013670:	2b00      	cmp	r3, #0
 8013672:	d005      	beq.n	8013680 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8013674:	4a53      	ldr	r2, [pc, #332]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 8013676:	4b53      	ldr	r3, [pc, #332]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 8013678:	689b      	ldr	r3, [r3, #8]
 801367a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 801367e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8013680:	4950      	ldr	r1, [pc, #320]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 8013682:	4b50      	ldr	r3, [pc, #320]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 8013684:	689b      	ldr	r3, [r3, #8]
 8013686:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	689b      	ldr	r3, [r3, #8]
 801368e:	4313      	orrs	r3, r2
 8013690:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	f003 0301 	and.w	r3, r3, #1
 801369a:	2b00      	cmp	r3, #0
 801369c:	d040      	beq.n	8013720 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	685b      	ldr	r3, [r3, #4]
 80136a2:	2b01      	cmp	r3, #1
 80136a4:	d107      	bne.n	80136b6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80136a6:	4b47      	ldr	r3, [pc, #284]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d115      	bne.n	80136de <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80136b2:	2301      	movs	r3, #1
 80136b4:	e07f      	b.n	80137b6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	685b      	ldr	r3, [r3, #4]
 80136ba:	2b02      	cmp	r3, #2
 80136bc:	d107      	bne.n	80136ce <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80136be:	4b41      	ldr	r3, [pc, #260]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d109      	bne.n	80136de <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80136ca:	2301      	movs	r3, #1
 80136cc:	e073      	b.n	80137b6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80136ce:	4b3d      	ldr	r3, [pc, #244]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	f003 0302 	and.w	r3, r3, #2
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d101      	bne.n	80136de <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80136da:	2301      	movs	r3, #1
 80136dc:	e06b      	b.n	80137b6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80136de:	4939      	ldr	r1, [pc, #228]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 80136e0:	4b38      	ldr	r3, [pc, #224]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 80136e2:	689b      	ldr	r3, [r3, #8]
 80136e4:	f023 0203 	bic.w	r2, r3, #3
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	685b      	ldr	r3, [r3, #4]
 80136ec:	4313      	orrs	r3, r2
 80136ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80136f0:	f7fd faa2 	bl	8010c38 <HAL_GetTick>
 80136f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80136f6:	e00a      	b.n	801370e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80136f8:	f7fd fa9e 	bl	8010c38 <HAL_GetTick>
 80136fc:	4602      	mov	r2, r0
 80136fe:	68fb      	ldr	r3, [r7, #12]
 8013700:	1ad3      	subs	r3, r2, r3
 8013702:	f241 3288 	movw	r2, #5000	; 0x1388
 8013706:	4293      	cmp	r3, r2
 8013708:	d901      	bls.n	801370e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 801370a:	2303      	movs	r3, #3
 801370c:	e053      	b.n	80137b6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801370e:	4b2d      	ldr	r3, [pc, #180]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 8013710:	689b      	ldr	r3, [r3, #8]
 8013712:	f003 020c 	and.w	r2, r3, #12
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	685b      	ldr	r3, [r3, #4]
 801371a:	009b      	lsls	r3, r3, #2
 801371c:	429a      	cmp	r2, r3
 801371e:	d1eb      	bne.n	80136f8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8013720:	4b27      	ldr	r3, [pc, #156]	; (80137c0 <HAL_RCC_ClockConfig+0x1c4>)
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	f003 020f 	and.w	r2, r3, #15
 8013728:	683b      	ldr	r3, [r7, #0]
 801372a:	429a      	cmp	r2, r3
 801372c:	d910      	bls.n	8013750 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801372e:	4924      	ldr	r1, [pc, #144]	; (80137c0 <HAL_RCC_ClockConfig+0x1c4>)
 8013730:	4b23      	ldr	r3, [pc, #140]	; (80137c0 <HAL_RCC_ClockConfig+0x1c4>)
 8013732:	681b      	ldr	r3, [r3, #0]
 8013734:	f023 020f 	bic.w	r2, r3, #15
 8013738:	683b      	ldr	r3, [r7, #0]
 801373a:	4313      	orrs	r3, r2
 801373c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801373e:	4b20      	ldr	r3, [pc, #128]	; (80137c0 <HAL_RCC_ClockConfig+0x1c4>)
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	f003 020f 	and.w	r2, r3, #15
 8013746:	683b      	ldr	r3, [r7, #0]
 8013748:	429a      	cmp	r2, r3
 801374a:	d001      	beq.n	8013750 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 801374c:	2301      	movs	r3, #1
 801374e:	e032      	b.n	80137b6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013750:	687b      	ldr	r3, [r7, #4]
 8013752:	681b      	ldr	r3, [r3, #0]
 8013754:	f003 0304 	and.w	r3, r3, #4
 8013758:	2b00      	cmp	r3, #0
 801375a:	d008      	beq.n	801376e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 801375c:	4919      	ldr	r1, [pc, #100]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 801375e:	4b19      	ldr	r3, [pc, #100]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 8013760:	689b      	ldr	r3, [r3, #8]
 8013762:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8013766:	687b      	ldr	r3, [r7, #4]
 8013768:	68db      	ldr	r3, [r3, #12]
 801376a:	4313      	orrs	r3, r2
 801376c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	f003 0308 	and.w	r3, r3, #8
 8013776:	2b00      	cmp	r3, #0
 8013778:	d009      	beq.n	801378e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 801377a:	4912      	ldr	r1, [pc, #72]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 801377c:	4b11      	ldr	r3, [pc, #68]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 801377e:	689b      	ldr	r3, [r3, #8]
 8013780:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	691b      	ldr	r3, [r3, #16]
 8013788:	00db      	lsls	r3, r3, #3
 801378a:	4313      	orrs	r3, r2
 801378c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 801378e:	f000 f821 	bl	80137d4 <HAL_RCC_GetSysClockFreq>
 8013792:	4601      	mov	r1, r0
 8013794:	4b0b      	ldr	r3, [pc, #44]	; (80137c4 <HAL_RCC_ClockConfig+0x1c8>)
 8013796:	689b      	ldr	r3, [r3, #8]
 8013798:	091b      	lsrs	r3, r3, #4
 801379a:	f003 030f 	and.w	r3, r3, #15
 801379e:	4a0a      	ldr	r2, [pc, #40]	; (80137c8 <HAL_RCC_ClockConfig+0x1cc>)
 80137a0:	5cd3      	ldrb	r3, [r2, r3]
 80137a2:	fa21 f303 	lsr.w	r3, r1, r3
 80137a6:	4a09      	ldr	r2, [pc, #36]	; (80137cc <HAL_RCC_ClockConfig+0x1d0>)
 80137a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80137aa:	4b09      	ldr	r3, [pc, #36]	; (80137d0 <HAL_RCC_ClockConfig+0x1d4>)
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	4618      	mov	r0, r3
 80137b0:	f017 fe5a 	bl	802b468 <HAL_InitTick>

  return HAL_OK;
 80137b4:	2300      	movs	r3, #0
}
 80137b6:	4618      	mov	r0, r3
 80137b8:	3710      	adds	r7, #16
 80137ba:	46bd      	mov	sp, r7
 80137bc:	bd80      	pop	{r7, pc}
 80137be:	bf00      	nop
 80137c0:	40023c00 	.word	0x40023c00
 80137c4:	40023800 	.word	0x40023800
 80137c8:	08031d8c 	.word	0x08031d8c
 80137cc:	20000028 	.word	0x20000028
 80137d0:	20000000 	.word	0x20000000

080137d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80137d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137d8:	b08f      	sub	sp, #60	; 0x3c
 80137da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80137dc:	2300      	movs	r3, #0
 80137de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80137e0:	2300      	movs	r3, #0
 80137e2:	637b      	str	r3, [r7, #52]	; 0x34
 80137e4:	2300      	movs	r3, #0
 80137e6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0;
 80137e8:	2300      	movs	r3, #0
 80137ea:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80137ec:	4b62      	ldr	r3, [pc, #392]	; (8013978 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80137ee:	689b      	ldr	r3, [r3, #8]
 80137f0:	f003 030c 	and.w	r3, r3, #12
 80137f4:	2b04      	cmp	r3, #4
 80137f6:	d007      	beq.n	8013808 <HAL_RCC_GetSysClockFreq+0x34>
 80137f8:	2b08      	cmp	r3, #8
 80137fa:	d008      	beq.n	801380e <HAL_RCC_GetSysClockFreq+0x3a>
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	f040 80b2 	bne.w	8013966 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8013802:	4b5e      	ldr	r3, [pc, #376]	; (801397c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8013804:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8013806:	e0b1      	b.n	801396c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8013808:	4b5d      	ldr	r3, [pc, #372]	; (8013980 <HAL_RCC_GetSysClockFreq+0x1ac>)
 801380a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 801380c:	e0ae      	b.n	801396c <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 801380e:	4b5a      	ldr	r3, [pc, #360]	; (8013978 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8013810:	685b      	ldr	r3, [r3, #4]
 8013812:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013816:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8013818:	4b57      	ldr	r3, [pc, #348]	; (8013978 <HAL_RCC_GetSysClockFreq+0x1a4>)
 801381a:	685b      	ldr	r3, [r3, #4]
 801381c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8013820:	2b00      	cmp	r3, #0
 8013822:	d04e      	beq.n	80138c2 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8013824:	4b54      	ldr	r3, [pc, #336]	; (8013978 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8013826:	685b      	ldr	r3, [r3, #4]
 8013828:	099b      	lsrs	r3, r3, #6
 801382a:	f04f 0400 	mov.w	r4, #0
 801382e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8013832:	f04f 0200 	mov.w	r2, #0
 8013836:	ea01 0103 	and.w	r1, r1, r3
 801383a:	ea02 0204 	and.w	r2, r2, r4
 801383e:	460b      	mov	r3, r1
 8013840:	4614      	mov	r4, r2
 8013842:	0160      	lsls	r0, r4, #5
 8013844:	6278      	str	r0, [r7, #36]	; 0x24
 8013846:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013848:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 801384c:	6278      	str	r0, [r7, #36]	; 0x24
 801384e:	015b      	lsls	r3, r3, #5
 8013850:	623b      	str	r3, [r7, #32]
 8013852:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8013856:	1a5b      	subs	r3, r3, r1
 8013858:	eb64 0402 	sbc.w	r4, r4, r2
 801385c:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8013860:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8013864:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8013868:	ebb8 0803 	subs.w	r8, r8, r3
 801386c:	eb69 0904 	sbc.w	r9, r9, r4
 8013870:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8013874:	61fb      	str	r3, [r7, #28]
 8013876:	69fb      	ldr	r3, [r7, #28]
 8013878:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801387c:	61fb      	str	r3, [r7, #28]
 801387e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8013882:	61bb      	str	r3, [r7, #24]
 8013884:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8013888:	eb18 0801 	adds.w	r8, r8, r1
 801388c:	eb49 0902 	adc.w	r9, r9, r2
 8013890:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8013894:	617b      	str	r3, [r7, #20]
 8013896:	697b      	ldr	r3, [r7, #20]
 8013898:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 801389c:	617b      	str	r3, [r7, #20]
 801389e:	ea4f 2348 	mov.w	r3, r8, lsl #9
 80138a2:	613b      	str	r3, [r7, #16]
 80138a4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80138a8:	4640      	mov	r0, r8
 80138aa:	4649      	mov	r1, r9
 80138ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138ae:	f04f 0400 	mov.w	r4, #0
 80138b2:	461a      	mov	r2, r3
 80138b4:	4623      	mov	r3, r4
 80138b6:	f7fd f815 	bl	80108e4 <__aeabi_uldivmod>
 80138ba:	4603      	mov	r3, r0
 80138bc:	460c      	mov	r4, r1
 80138be:	637b      	str	r3, [r7, #52]	; 0x34
 80138c0:	e043      	b.n	801394a <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80138c2:	4b2d      	ldr	r3, [pc, #180]	; (8013978 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80138c4:	685b      	ldr	r3, [r3, #4]
 80138c6:	099b      	lsrs	r3, r3, #6
 80138c8:	f04f 0400 	mov.w	r4, #0
 80138cc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80138d0:	f04f 0200 	mov.w	r2, #0
 80138d4:	ea01 0103 	and.w	r1, r1, r3
 80138d8:	ea02 0204 	and.w	r2, r2, r4
 80138dc:	460b      	mov	r3, r1
 80138de:	4614      	mov	r4, r2
 80138e0:	0160      	lsls	r0, r4, #5
 80138e2:	60f8      	str	r0, [r7, #12]
 80138e4:	68f8      	ldr	r0, [r7, #12]
 80138e6:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80138ea:	60f8      	str	r0, [r7, #12]
 80138ec:	015b      	lsls	r3, r3, #5
 80138ee:	60bb      	str	r3, [r7, #8]
 80138f0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80138f4:	1a5b      	subs	r3, r3, r1
 80138f6:	eb64 0402 	sbc.w	r4, r4, r2
 80138fa:	01a6      	lsls	r6, r4, #6
 80138fc:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8013900:	019d      	lsls	r5, r3, #6
 8013902:	1aed      	subs	r5, r5, r3
 8013904:	eb66 0604 	sbc.w	r6, r6, r4
 8013908:	00f3      	lsls	r3, r6, #3
 801390a:	607b      	str	r3, [r7, #4]
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8013912:	607b      	str	r3, [r7, #4]
 8013914:	00eb      	lsls	r3, r5, #3
 8013916:	603b      	str	r3, [r7, #0]
 8013918:	e897 0060 	ldmia.w	r7, {r5, r6}
 801391c:	186d      	adds	r5, r5, r1
 801391e:	eb46 0602 	adc.w	r6, r6, r2
 8013922:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8013926:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 801392a:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 801392e:	4655      	mov	r5, sl
 8013930:	465e      	mov	r6, fp
 8013932:	4628      	mov	r0, r5
 8013934:	4631      	mov	r1, r6
 8013936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013938:	f04f 0400 	mov.w	r4, #0
 801393c:	461a      	mov	r2, r3
 801393e:	4623      	mov	r3, r4
 8013940:	f7fc ffd0 	bl	80108e4 <__aeabi_uldivmod>
 8013944:	4603      	mov	r3, r0
 8013946:	460c      	mov	r4, r1
 8013948:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 801394a:	4b0b      	ldr	r3, [pc, #44]	; (8013978 <HAL_RCC_GetSysClockFreq+0x1a4>)
 801394c:	685b      	ldr	r3, [r3, #4]
 801394e:	0c1b      	lsrs	r3, r3, #16
 8013950:	f003 0303 	and.w	r3, r3, #3
 8013954:	3301      	adds	r3, #1
 8013956:	005b      	lsls	r3, r3, #1
 8013958:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco / pllp;
 801395a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801395c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801395e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013962:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8013964:	e002      	b.n	801396c <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8013966:	4b05      	ldr	r3, [pc, #20]	; (801397c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8013968:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 801396a:	bf00      	nop
    }
  }
  return sysclockfreq;
 801396c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 801396e:	4618      	mov	r0, r3
 8013970:	373c      	adds	r7, #60	; 0x3c
 8013972:	46bd      	mov	sp, r7
 8013974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013978:	40023800 	.word	0x40023800
 801397c:	00f42400 	.word	0x00f42400
 8013980:	007a1200 	.word	0x007a1200

08013984 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8013984:	b480      	push	{r7}
 8013986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8013988:	4b03      	ldr	r3, [pc, #12]	; (8013998 <HAL_RCC_GetHCLKFreq+0x14>)
 801398a:	681b      	ldr	r3, [r3, #0]
}
 801398c:	4618      	mov	r0, r3
 801398e:	46bd      	mov	sp, r7
 8013990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013994:	4770      	bx	lr
 8013996:	bf00      	nop
 8013998:	20000028 	.word	0x20000028

0801399c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801399c:	b580      	push	{r7, lr}
 801399e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80139a0:	f7ff fff0 	bl	8013984 <HAL_RCC_GetHCLKFreq>
 80139a4:	4601      	mov	r1, r0
 80139a6:	4b05      	ldr	r3, [pc, #20]	; (80139bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80139a8:	689b      	ldr	r3, [r3, #8]
 80139aa:	0a9b      	lsrs	r3, r3, #10
 80139ac:	f003 0307 	and.w	r3, r3, #7
 80139b0:	4a03      	ldr	r2, [pc, #12]	; (80139c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80139b2:	5cd3      	ldrb	r3, [r2, r3]
 80139b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80139b8:	4618      	mov	r0, r3
 80139ba:	bd80      	pop	{r7, pc}
 80139bc:	40023800 	.word	0x40023800
 80139c0:	08031d9c 	.word	0x08031d9c

080139c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80139c4:	b580      	push	{r7, lr}
 80139c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80139c8:	f7ff ffdc 	bl	8013984 <HAL_RCC_GetHCLKFreq>
 80139cc:	4601      	mov	r1, r0
 80139ce:	4b05      	ldr	r3, [pc, #20]	; (80139e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80139d0:	689b      	ldr	r3, [r3, #8]
 80139d2:	0b5b      	lsrs	r3, r3, #13
 80139d4:	f003 0307 	and.w	r3, r3, #7
 80139d8:	4a03      	ldr	r2, [pc, #12]	; (80139e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80139da:	5cd3      	ldrb	r3, [r2, r3]
 80139dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80139e0:	4618      	mov	r0, r3
 80139e2:	bd80      	pop	{r7, pc}
 80139e4:	40023800 	.word	0x40023800
 80139e8:	08031d9c 	.word	0x08031d9c

080139ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80139ec:	b480      	push	{r7}
 80139ee:	b083      	sub	sp, #12
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	6078      	str	r0, [r7, #4]
 80139f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	220f      	movs	r2, #15
 80139fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80139fc:	4b12      	ldr	r3, [pc, #72]	; (8013a48 <HAL_RCC_GetClockConfig+0x5c>)
 80139fe:	689b      	ldr	r3, [r3, #8]
 8013a00:	f003 0203 	and.w	r2, r3, #3
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8013a08:	4b0f      	ldr	r3, [pc, #60]	; (8013a48 <HAL_RCC_GetClockConfig+0x5c>)
 8013a0a:	689b      	ldr	r3, [r3, #8]
 8013a0c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8013a14:	4b0c      	ldr	r3, [pc, #48]	; (8013a48 <HAL_RCC_GetClockConfig+0x5c>)
 8013a16:	689b      	ldr	r3, [r3, #8]
 8013a18:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8013a20:	4b09      	ldr	r3, [pc, #36]	; (8013a48 <HAL_RCC_GetClockConfig+0x5c>)
 8013a22:	689b      	ldr	r3, [r3, #8]
 8013a24:	08db      	lsrs	r3, r3, #3
 8013a26:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8013a2e:	4b07      	ldr	r3, [pc, #28]	; (8013a4c <HAL_RCC_GetClockConfig+0x60>)
 8013a30:	681b      	ldr	r3, [r3, #0]
 8013a32:	f003 020f 	and.w	r2, r3, #15
 8013a36:	683b      	ldr	r3, [r7, #0]
 8013a38:	601a      	str	r2, [r3, #0]
}
 8013a3a:	bf00      	nop
 8013a3c:	370c      	adds	r7, #12
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a44:	4770      	bx	lr
 8013a46:	bf00      	nop
 8013a48:	40023800 	.word	0x40023800
 8013a4c:	40023c00 	.word	0x40023c00

08013a50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8013a50:	b580      	push	{r7, lr}
 8013a52:	b088      	sub	sp, #32
 8013a54:	af00      	add	r7, sp, #0
 8013a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8013a58:	2300      	movs	r3, #0
 8013a5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8013a5c:	2300      	movs	r3, #0
 8013a5e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8013a60:	2300      	movs	r3, #0
 8013a62:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8013a64:	2300      	movs	r3, #0
 8013a66:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8013a68:	2300      	movs	r3, #0
 8013a6a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	681b      	ldr	r3, [r3, #0]
 8013a70:	f003 0301 	and.w	r3, r3, #1
 8013a74:	2b00      	cmp	r3, #0
 8013a76:	d012      	beq.n	8013a9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8013a78:	4a69      	ldr	r2, [pc, #420]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013a7a:	4b69      	ldr	r3, [pc, #420]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013a7c:	689b      	ldr	r3, [r3, #8]
 8013a7e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8013a82:	6093      	str	r3, [r2, #8]
 8013a84:	4966      	ldr	r1, [pc, #408]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013a86:	4b66      	ldr	r3, [pc, #408]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013a88:	689a      	ldr	r2, [r3, #8]
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013a8e:	4313      	orrs	r3, r2
 8013a90:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	d101      	bne.n	8013a9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8013a9a:	2301      	movs	r3, #1
 8013a9c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d017      	beq.n	8013ada <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8013aaa:	495d      	ldr	r1, [pc, #372]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013aac:	4b5c      	ldr	r3, [pc, #368]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013ab2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013aba:	4313      	orrs	r3, r2
 8013abc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013ac4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013ac8:	d101      	bne.n	8013ace <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8013aca:	2301      	movs	r3, #1
 8013acc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d101      	bne.n	8013ada <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8013ad6:	2301      	movs	r3, #1
 8013ad8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d017      	beq.n	8013b16 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8013ae6:	494e      	ldr	r1, [pc, #312]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013ae8:	4b4d      	ldr	r3, [pc, #308]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013aea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013aee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013af6:	4313      	orrs	r3, r2
 8013af8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013b00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8013b04:	d101      	bne.n	8013b0a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8013b06:	2301      	movs	r3, #1
 8013b08:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d101      	bne.n	8013b16 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8013b12:	2301      	movs	r3, #1
 8013b14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d001      	beq.n	8013b26 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8013b22:	2301      	movs	r3, #1
 8013b24:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	681b      	ldr	r3, [r3, #0]
 8013b2a:	f003 0320 	and.w	r3, r3, #32
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	f000 808b 	beq.w	8013c4a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8013b34:	4a3a      	ldr	r2, [pc, #232]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013b36:	4b3a      	ldr	r3, [pc, #232]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013b3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013b3e:	6413      	str	r3, [r2, #64]	; 0x40
 8013b40:	4b37      	ldr	r3, [pc, #220]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013b44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013b48:	60bb      	str	r3, [r7, #8]
 8013b4a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8013b4c:	4a35      	ldr	r2, [pc, #212]	; (8013c24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8013b4e:	4b35      	ldr	r3, [pc, #212]	; (8013c24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013b56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013b58:	f7fd f86e 	bl	8010c38 <HAL_GetTick>
 8013b5c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8013b5e:	e008      	b.n	8013b72 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013b60:	f7fd f86a 	bl	8010c38 <HAL_GetTick>
 8013b64:	4602      	mov	r2, r0
 8013b66:	697b      	ldr	r3, [r7, #20]
 8013b68:	1ad3      	subs	r3, r2, r3
 8013b6a:	2b64      	cmp	r3, #100	; 0x64
 8013b6c:	d901      	bls.n	8013b72 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8013b6e:	2303      	movs	r3, #3
 8013b70:	e38d      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8013b72:	4b2c      	ldr	r3, [pc, #176]	; (8013c24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013b7a:	2b00      	cmp	r3, #0
 8013b7c:	d0f0      	beq.n	8013b60 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8013b7e:	4b28      	ldr	r3, [pc, #160]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013b82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013b86:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8013b88:	693b      	ldr	r3, [r7, #16]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d035      	beq.n	8013bfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013b92:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8013b96:	693b      	ldr	r3, [r7, #16]
 8013b98:	429a      	cmp	r2, r3
 8013b9a:	d02e      	beq.n	8013bfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8013b9c:	4b20      	ldr	r3, [pc, #128]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013ba0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013ba4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8013ba6:	4a1e      	ldr	r2, [pc, #120]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013ba8:	4b1d      	ldr	r3, [pc, #116]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8013bb0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8013bb2:	4a1b      	ldr	r2, [pc, #108]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013bb4:	4b1a      	ldr	r3, [pc, #104]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013bb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013bbc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8013bbe:	4a18      	ldr	r2, [pc, #96]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013bc0:	693b      	ldr	r3, [r7, #16]
 8013bc2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8013bc4:	4b16      	ldr	r3, [pc, #88]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013bc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013bc8:	f003 0301 	and.w	r3, r3, #1
 8013bcc:	2b01      	cmp	r3, #1
 8013bce:	d114      	bne.n	8013bfa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013bd0:	f7fd f832 	bl	8010c38 <HAL_GetTick>
 8013bd4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8013bd6:	e00a      	b.n	8013bee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8013bd8:	f7fd f82e 	bl	8010c38 <HAL_GetTick>
 8013bdc:	4602      	mov	r2, r0
 8013bde:	697b      	ldr	r3, [r7, #20]
 8013be0:	1ad3      	subs	r3, r2, r3
 8013be2:	f241 3288 	movw	r2, #5000	; 0x1388
 8013be6:	4293      	cmp	r3, r2
 8013be8:	d901      	bls.n	8013bee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8013bea:	2303      	movs	r3, #3
 8013bec:	e34f      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8013bee:	4b0c      	ldr	r3, [pc, #48]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013bf2:	f003 0302 	and.w	r3, r3, #2
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d0ee      	beq.n	8013bd8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013bfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013c02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8013c06:	d111      	bne.n	8013c2c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8013c08:	4805      	ldr	r0, [pc, #20]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013c0a:	4b05      	ldr	r3, [pc, #20]	; (8013c20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8013c0c:	689b      	ldr	r3, [r3, #8]
 8013c0e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8013c16:	4b04      	ldr	r3, [pc, #16]	; (8013c28 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8013c18:	400b      	ands	r3, r1
 8013c1a:	4313      	orrs	r3, r2
 8013c1c:	6083      	str	r3, [r0, #8]
 8013c1e:	e00b      	b.n	8013c38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8013c20:	40023800 	.word	0x40023800
 8013c24:	40007000 	.word	0x40007000
 8013c28:	0ffffcff 	.word	0x0ffffcff
 8013c2c:	4ab2      	ldr	r2, [pc, #712]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c2e:	4bb2      	ldr	r3, [pc, #712]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c30:	689b      	ldr	r3, [r3, #8]
 8013c32:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8013c36:	6093      	str	r3, [r2, #8]
 8013c38:	49af      	ldr	r1, [pc, #700]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c3a:	4baf      	ldr	r3, [pc, #700]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c3c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013c46:	4313      	orrs	r3, r2
 8013c48:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8013c4a:	687b      	ldr	r3, [r7, #4]
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	f003 0310 	and.w	r3, r3, #16
 8013c52:	2b00      	cmp	r3, #0
 8013c54:	d010      	beq.n	8013c78 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8013c56:	4aa8      	ldr	r2, [pc, #672]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c58:	4ba7      	ldr	r3, [pc, #668]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013c5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8013c62:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8013c66:	49a4      	ldr	r1, [pc, #656]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c68:	4ba3      	ldr	r3, [pc, #652]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c6a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013c72:	4313      	orrs	r3, r2
 8013c74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	d00a      	beq.n	8013c9a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8013c84:	499c      	ldr	r1, [pc, #624]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c86:	4b9c      	ldr	r3, [pc, #624]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8013c94:	4313      	orrs	r3, r2
 8013c96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d00a      	beq.n	8013cbc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8013ca6:	4994      	ldr	r1, [pc, #592]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013ca8:	4b93      	ldr	r3, [pc, #588]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013cae:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013cb6:	4313      	orrs	r3, r2
 8013cb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	681b      	ldr	r3, [r3, #0]
 8013cc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d00a      	beq.n	8013cde <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8013cc8:	498b      	ldr	r1, [pc, #556]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013cca:	4b8b      	ldr	r3, [pc, #556]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013cd0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013cd8:	4313      	orrs	r3, r2
 8013cda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	d00a      	beq.n	8013d00 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8013cea:	4983      	ldr	r1, [pc, #524]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013cec:	4b82      	ldr	r3, [pc, #520]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013cf2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013cfa:	4313      	orrs	r3, r2
 8013cfc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	681b      	ldr	r3, [r3, #0]
 8013d04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d00a      	beq.n	8013d22 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8013d0c:	497a      	ldr	r1, [pc, #488]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d0e:	4b7a      	ldr	r3, [pc, #488]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013d14:	f023 0203 	bic.w	r2, r3, #3
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013d1c:	4313      	orrs	r3, r2
 8013d1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d00a      	beq.n	8013d44 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8013d2e:	4972      	ldr	r1, [pc, #456]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d30:	4b71      	ldr	r3, [pc, #452]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013d36:	f023 020c 	bic.w	r2, r3, #12
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013d3e:	4313      	orrs	r3, r2
 8013d40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d00a      	beq.n	8013d66 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8013d50:	4969      	ldr	r1, [pc, #420]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d52:	4b69      	ldr	r3, [pc, #420]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013d58:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013d60:	4313      	orrs	r3, r2
 8013d62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8013d6e:	2b00      	cmp	r3, #0
 8013d70:	d00a      	beq.n	8013d88 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8013d72:	4961      	ldr	r1, [pc, #388]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d74:	4b60      	ldr	r3, [pc, #384]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013d7a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013d82:	4313      	orrs	r3, r2
 8013d84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d00a      	beq.n	8013daa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8013d94:	4958      	ldr	r1, [pc, #352]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d96:	4b58      	ldr	r3, [pc, #352]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013d9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8013da0:	687b      	ldr	r3, [r7, #4]
 8013da2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013da4:	4313      	orrs	r3, r2
 8013da6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d00a      	beq.n	8013dcc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8013db6:	4950      	ldr	r1, [pc, #320]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013db8:	4b4f      	ldr	r3, [pc, #316]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013dbe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013dc6:	4313      	orrs	r3, r2
 8013dc8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	681b      	ldr	r3, [r3, #0]
 8013dd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	d00a      	beq.n	8013dee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8013dd8:	4947      	ldr	r1, [pc, #284]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013dda:	4b47      	ldr	r3, [pc, #284]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013de0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013de8:	4313      	orrs	r3, r2
 8013dea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013df6:	2b00      	cmp	r3, #0
 8013df8:	d00a      	beq.n	8013e10 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8013dfa:	493f      	ldr	r1, [pc, #252]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013dfc:	4b3e      	ldr	r3, [pc, #248]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013e02:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8013e0a:	4313      	orrs	r3, r2
 8013e0c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d00a      	beq.n	8013e32 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8013e1c:	4936      	ldr	r1, [pc, #216]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013e1e:	4b36      	ldr	r3, [pc, #216]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013e24:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013e2c:	4313      	orrs	r3, r2
 8013e2e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d011      	beq.n	8013e62 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8013e3e:	492e      	ldr	r1, [pc, #184]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013e40:	4b2d      	ldr	r3, [pc, #180]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013e46:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013e4e:	4313      	orrs	r3, r2
 8013e50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013e58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8013e5c:	d101      	bne.n	8013e62 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8013e5e:	2301      	movs	r3, #1
 8013e60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	f003 0308 	and.w	r3, r3, #8
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d001      	beq.n	8013e72 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8013e6e:	2301      	movs	r3, #1
 8013e70:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d00a      	beq.n	8013e94 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8013e7e:	491e      	ldr	r1, [pc, #120]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013e80:	4b1d      	ldr	r3, [pc, #116]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013e86:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013e8e:	4313      	orrs	r3, r2
 8013e90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d00b      	beq.n	8013eb8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8013ea0:	4915      	ldr	r1, [pc, #84]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013ea2:	4b15      	ldr	r3, [pc, #84]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013ea8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8013eb2:	4313      	orrs	r3, r2
 8013eb4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	681b      	ldr	r3, [r3, #0]
 8013ebc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d00b      	beq.n	8013edc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8013ec4:	490c      	ldr	r1, [pc, #48]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013ec6:	4b0c      	ldr	r3, [pc, #48]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013ecc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013ed6:	4313      	orrs	r3, r2
 8013ed8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d00e      	beq.n	8013f06 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8013ee8:	4903      	ldr	r1, [pc, #12]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013eea:	4b03      	ldr	r3, [pc, #12]	; (8013ef8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8013eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013ef0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	e001      	b.n	8013efc <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8013ef8:	40023800 	.word	0x40023800
 8013efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013f00:	4313      	orrs	r3, r2
 8013f02:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	681b      	ldr	r3, [r3, #0]
 8013f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d00b      	beq.n	8013f2a <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8013f12:	4981      	ldr	r1, [pc, #516]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013f14:	4b80      	ldr	r3, [pc, #512]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013f16:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013f1a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013f24:	4313      	orrs	r3, r2
 8013f26:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8013f2a:	69fb      	ldr	r3, [r7, #28]
 8013f2c:	2b01      	cmp	r3, #1
 8013f2e:	d006      	beq.n	8013f3e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	f000 80d6 	beq.w	80140ea <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8013f3e:	4a76      	ldr	r2, [pc, #472]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013f40:	4b75      	ldr	r3, [pc, #468]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013f42:	681b      	ldr	r3, [r3, #0]
 8013f44:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8013f48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013f4a:	f7fc fe75 	bl	8010c38 <HAL_GetTick>
 8013f4e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8013f50:	e008      	b.n	8013f64 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8013f52:	f7fc fe71 	bl	8010c38 <HAL_GetTick>
 8013f56:	4602      	mov	r2, r0
 8013f58:	697b      	ldr	r3, [r7, #20]
 8013f5a:	1ad3      	subs	r3, r2, r3
 8013f5c:	2b64      	cmp	r3, #100	; 0x64
 8013f5e:	d901      	bls.n	8013f64 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8013f60:	2303      	movs	r3, #3
 8013f62:	e194      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8013f64:	4b6c      	ldr	r3, [pc, #432]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d1f0      	bne.n	8013f52 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	681b      	ldr	r3, [r3, #0]
 8013f74:	f003 0301 	and.w	r3, r3, #1
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	d021      	beq.n	8013fc0 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d11d      	bne.n	8013fc0 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8013f84:	4b64      	ldr	r3, [pc, #400]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013f86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013f8a:	0c1b      	lsrs	r3, r3, #16
 8013f8c:	f003 0303 	and.w	r3, r3, #3
 8013f90:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8013f92:	4b61      	ldr	r3, [pc, #388]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013f98:	0e1b      	lsrs	r3, r3, #24
 8013f9a:	f003 030f 	and.w	r3, r3, #15
 8013f9e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8013fa0:	495d      	ldr	r1, [pc, #372]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	685b      	ldr	r3, [r3, #4]
 8013fa6:	019a      	lsls	r2, r3, #6
 8013fa8:	693b      	ldr	r3, [r7, #16]
 8013faa:	041b      	lsls	r3, r3, #16
 8013fac:	431a      	orrs	r2, r3
 8013fae:	68fb      	ldr	r3, [r7, #12]
 8013fb0:	061b      	lsls	r3, r3, #24
 8013fb2:	431a      	orrs	r2, r3
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	689b      	ldr	r3, [r3, #8]
 8013fb8:	071b      	lsls	r3, r3, #28
 8013fba:	4313      	orrs	r3, r2
 8013fbc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	681b      	ldr	r3, [r3, #0]
 8013fc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d004      	beq.n	8013fd6 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013fd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013fd4:	d00a      	beq.n	8013fec <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	681b      	ldr	r3, [r3, #0]
 8013fda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d02e      	beq.n	8014040 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013fe6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8013fea:	d129      	bne.n	8014040 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8013fec:	4b4a      	ldr	r3, [pc, #296]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013ff2:	0c1b      	lsrs	r3, r3, #16
 8013ff4:	f003 0303 	and.w	r3, r3, #3
 8013ff8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8013ffa:	4b47      	ldr	r3, [pc, #284]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8013ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014000:	0f1b      	lsrs	r3, r3, #28
 8014002:	f003 0307 	and.w	r3, r3, #7
 8014006:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8014008:	4943      	ldr	r1, [pc, #268]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	685b      	ldr	r3, [r3, #4]
 801400e:	019a      	lsls	r2, r3, #6
 8014010:	693b      	ldr	r3, [r7, #16]
 8014012:	041b      	lsls	r3, r3, #16
 8014014:	431a      	orrs	r2, r3
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	68db      	ldr	r3, [r3, #12]
 801401a:	061b      	lsls	r3, r3, #24
 801401c:	431a      	orrs	r2, r3
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	071b      	lsls	r3, r3, #28
 8014022:	4313      	orrs	r3, r2
 8014024:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8014028:	493b      	ldr	r1, [pc, #236]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801402a:	4b3b      	ldr	r3, [pc, #236]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801402c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014030:	f023 021f 	bic.w	r2, r3, #31
 8014034:	687b      	ldr	r3, [r7, #4]
 8014036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014038:	3b01      	subs	r3, #1
 801403a:	4313      	orrs	r3, r2
 801403c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8014048:	2b00      	cmp	r3, #0
 801404a:	d01d      	beq.n	8014088 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 801404c:	4b32      	ldr	r3, [pc, #200]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801404e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014052:	0e1b      	lsrs	r3, r3, #24
 8014054:	f003 030f 	and.w	r3, r3, #15
 8014058:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 801405a:	4b2f      	ldr	r3, [pc, #188]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801405c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014060:	0f1b      	lsrs	r3, r3, #28
 8014062:	f003 0307 	and.w	r3, r3, #7
 8014066:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8014068:	492b      	ldr	r1, [pc, #172]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	685b      	ldr	r3, [r3, #4]
 801406e:	019a      	lsls	r2, r3, #6
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	691b      	ldr	r3, [r3, #16]
 8014074:	041b      	lsls	r3, r3, #16
 8014076:	431a      	orrs	r2, r3
 8014078:	693b      	ldr	r3, [r7, #16]
 801407a:	061b      	lsls	r3, r3, #24
 801407c:	431a      	orrs	r2, r3
 801407e:	68fb      	ldr	r3, [r7, #12]
 8014080:	071b      	lsls	r3, r3, #28
 8014082:	4313      	orrs	r3, r2
 8014084:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8014090:	2b00      	cmp	r3, #0
 8014092:	d011      	beq.n	80140b8 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8014094:	4920      	ldr	r1, [pc, #128]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	685b      	ldr	r3, [r3, #4]
 801409a:	019a      	lsls	r2, r3, #6
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	691b      	ldr	r3, [r3, #16]
 80140a0:	041b      	lsls	r3, r3, #16
 80140a2:	431a      	orrs	r2, r3
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	68db      	ldr	r3, [r3, #12]
 80140a8:	061b      	lsls	r3, r3, #24
 80140aa:	431a      	orrs	r2, r3
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	689b      	ldr	r3, [r3, #8]
 80140b0:	071b      	lsls	r3, r3, #28
 80140b2:	4313      	orrs	r3, r2
 80140b4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80140b8:	4a17      	ldr	r2, [pc, #92]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80140ba:	4b17      	ldr	r3, [pc, #92]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80140bc:	681b      	ldr	r3, [r3, #0]
 80140be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80140c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80140c4:	f7fc fdb8 	bl	8010c38 <HAL_GetTick>
 80140c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80140ca:	e008      	b.n	80140de <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80140cc:	f7fc fdb4 	bl	8010c38 <HAL_GetTick>
 80140d0:	4602      	mov	r2, r0
 80140d2:	697b      	ldr	r3, [r7, #20]
 80140d4:	1ad3      	subs	r3, r2, r3
 80140d6:	2b64      	cmp	r3, #100	; 0x64
 80140d8:	d901      	bls.n	80140de <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80140da:	2303      	movs	r3, #3
 80140dc:	e0d7      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80140de:	4b0e      	ldr	r3, [pc, #56]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d0f0      	beq.n	80140cc <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80140ea:	69bb      	ldr	r3, [r7, #24]
 80140ec:	2b01      	cmp	r3, #1
 80140ee:	f040 80cd 	bne.w	801428c <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80140f2:	4a09      	ldr	r2, [pc, #36]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80140f4:	4b08      	ldr	r3, [pc, #32]	; (8014118 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80140f6:	681b      	ldr	r3, [r3, #0]
 80140f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80140fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80140fe:	f7fc fd9b 	bl	8010c38 <HAL_GetTick>
 8014102:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8014104:	e00a      	b.n	801411c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8014106:	f7fc fd97 	bl	8010c38 <HAL_GetTick>
 801410a:	4602      	mov	r2, r0
 801410c:	697b      	ldr	r3, [r7, #20]
 801410e:	1ad3      	subs	r3, r2, r3
 8014110:	2b64      	cmp	r3, #100	; 0x64
 8014112:	d903      	bls.n	801411c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8014114:	2303      	movs	r3, #3
 8014116:	e0ba      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8014118:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 801411c:	4b5e      	ldr	r3, [pc, #376]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801411e:	681b      	ldr	r3, [r3, #0]
 8014120:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8014124:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8014128:	d0ed      	beq.n	8014106 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	681b      	ldr	r3, [r3, #0]
 801412e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8014132:	2b00      	cmp	r3, #0
 8014134:	d003      	beq.n	801413e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8014136:	687b      	ldr	r3, [r7, #4]
 8014138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801413a:	2b00      	cmp	r3, #0
 801413c:	d009      	beq.n	8014152 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8014146:	2b00      	cmp	r3, #0
 8014148:	d02e      	beq.n	80141a8 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801414e:	2b00      	cmp	r3, #0
 8014150:	d12a      	bne.n	80141a8 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8014152:	4b51      	ldr	r3, [pc, #324]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014158:	0c1b      	lsrs	r3, r3, #16
 801415a:	f003 0303 	and.w	r3, r3, #3
 801415e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8014160:	4b4d      	ldr	r3, [pc, #308]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014166:	0f1b      	lsrs	r3, r3, #28
 8014168:	f003 0307 	and.w	r3, r3, #7
 801416c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 801416e:	494a      	ldr	r1, [pc, #296]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	695b      	ldr	r3, [r3, #20]
 8014174:	019a      	lsls	r2, r3, #6
 8014176:	693b      	ldr	r3, [r7, #16]
 8014178:	041b      	lsls	r3, r3, #16
 801417a:	431a      	orrs	r2, r3
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	699b      	ldr	r3, [r3, #24]
 8014180:	061b      	lsls	r3, r3, #24
 8014182:	431a      	orrs	r2, r3
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	071b      	lsls	r3, r3, #28
 8014188:	4313      	orrs	r3, r2
 801418a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 801418e:	4942      	ldr	r1, [pc, #264]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014190:	4b41      	ldr	r3, [pc, #260]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014192:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014196:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801419e:	3b01      	subs	r3, #1
 80141a0:	021b      	lsls	r3, r3, #8
 80141a2:	4313      	orrs	r3, r2
 80141a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d022      	beq.n	80141fa <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80141b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80141bc:	d11d      	bne.n	80141fa <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80141be:	4b36      	ldr	r3, [pc, #216]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80141c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80141c4:	0e1b      	lsrs	r3, r3, #24
 80141c6:	f003 030f 	and.w	r3, r3, #15
 80141ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80141cc:	4b32      	ldr	r3, [pc, #200]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80141ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80141d2:	0f1b      	lsrs	r3, r3, #28
 80141d4:	f003 0307 	and.w	r3, r3, #7
 80141d8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80141da:	492f      	ldr	r1, [pc, #188]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	695b      	ldr	r3, [r3, #20]
 80141e0:	019a      	lsls	r2, r3, #6
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	6a1b      	ldr	r3, [r3, #32]
 80141e6:	041b      	lsls	r3, r3, #16
 80141e8:	431a      	orrs	r2, r3
 80141ea:	693b      	ldr	r3, [r7, #16]
 80141ec:	061b      	lsls	r3, r3, #24
 80141ee:	431a      	orrs	r2, r3
 80141f0:	68fb      	ldr	r3, [r7, #12]
 80141f2:	071b      	lsls	r3, r3, #28
 80141f4:	4313      	orrs	r3, r2
 80141f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	681b      	ldr	r3, [r3, #0]
 80141fe:	f003 0308 	and.w	r3, r3, #8
 8014202:	2b00      	cmp	r3, #0
 8014204:	d028      	beq.n	8014258 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8014206:	4b24      	ldr	r3, [pc, #144]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014208:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801420c:	0e1b      	lsrs	r3, r3, #24
 801420e:	f003 030f 	and.w	r3, r3, #15
 8014212:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8014214:	4b20      	ldr	r3, [pc, #128]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801421a:	0c1b      	lsrs	r3, r3, #16
 801421c:	f003 0303 	and.w	r3, r3, #3
 8014220:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8014222:	491d      	ldr	r1, [pc, #116]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	695b      	ldr	r3, [r3, #20]
 8014228:	019a      	lsls	r2, r3, #6
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	041b      	lsls	r3, r3, #16
 801422e:	431a      	orrs	r2, r3
 8014230:	693b      	ldr	r3, [r7, #16]
 8014232:	061b      	lsls	r3, r3, #24
 8014234:	431a      	orrs	r2, r3
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	69db      	ldr	r3, [r3, #28]
 801423a:	071b      	lsls	r3, r3, #28
 801423c:	4313      	orrs	r3, r2
 801423e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8014242:	4915      	ldr	r1, [pc, #84]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014244:	4b14      	ldr	r3, [pc, #80]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014246:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801424a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014252:	4313      	orrs	r3, r2
 8014254:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8014258:	4a0f      	ldr	r2, [pc, #60]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801425a:	4b0f      	ldr	r3, [pc, #60]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014262:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014264:	f7fc fce8 	bl	8010c38 <HAL_GetTick>
 8014268:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 801426a:	e008      	b.n	801427e <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 801426c:	f7fc fce4 	bl	8010c38 <HAL_GetTick>
 8014270:	4602      	mov	r2, r0
 8014272:	697b      	ldr	r3, [r7, #20]
 8014274:	1ad3      	subs	r3, r2, r3
 8014276:	2b64      	cmp	r3, #100	; 0x64
 8014278:	d901      	bls.n	801427e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 801427a:	2303      	movs	r3, #3
 801427c:	e007      	b.n	801428e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 801427e:	4b06      	ldr	r3, [pc, #24]	; (8014298 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8014280:	681b      	ldr	r3, [r3, #0]
 8014282:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8014286:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801428a:	d1ef      	bne.n	801426c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 801428c:	2300      	movs	r3, #0
}
 801428e:	4618      	mov	r0, r3
 8014290:	3720      	adds	r7, #32
 8014292:	46bd      	mov	sp, r7
 8014294:	bd80      	pop	{r7, pc}
 8014296:	bf00      	nop
 8014298:	40023800 	.word	0x40023800

0801429c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 801429c:	b580      	push	{r7, lr}
 801429e:	b082      	sub	sp, #8
 80142a0:	af00      	add	r7, sp, #0
 80142a2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d101      	bne.n	80142ae <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80142aa:	2301      	movs	r3, #1
 80142ac:	e081      	b.n	80143b2 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	7f5b      	ldrb	r3, [r3, #29]
 80142b2:	b2db      	uxtb	r3, r3
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d105      	bne.n	80142c4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	2200      	movs	r2, #0
 80142bc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80142be:	6878      	ldr	r0, [r7, #4]
 80142c0:	f016 ffb6 	bl	802b230 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	2202      	movs	r2, #2
 80142c8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	22ca      	movs	r2, #202	; 0xca
 80142d0:	625a      	str	r2, [r3, #36]	; 0x24
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	681b      	ldr	r3, [r3, #0]
 80142d6:	2253      	movs	r2, #83	; 0x53
 80142d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80142da:	6878      	ldr	r0, [r7, #4]
 80142dc:	f000 faac 	bl	8014838 <RTC_EnterInitMode>
 80142e0:	4603      	mov	r3, r0
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d008      	beq.n	80142f8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	681b      	ldr	r3, [r3, #0]
 80142ea:	22ff      	movs	r2, #255	; 0xff
 80142ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80142ee:	687b      	ldr	r3, [r7, #4]
 80142f0:	2204      	movs	r2, #4
 80142f2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80142f4:	2301      	movs	r3, #1
 80142f6:	e05c      	b.n	80143b2 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	681a      	ldr	r2, [r3, #0]
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	681b      	ldr	r3, [r3, #0]
 8014300:	6899      	ldr	r1, [r3, #8]
 8014302:	4b2e      	ldr	r3, [pc, #184]	; (80143bc <HAL_RTC_Init+0x120>)
 8014304:	400b      	ands	r3, r1
 8014306:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	681b      	ldr	r3, [r3, #0]
 801430c:	687a      	ldr	r2, [r7, #4]
 801430e:	6812      	ldr	r2, [r2, #0]
 8014310:	6891      	ldr	r1, [r2, #8]
 8014312:	687a      	ldr	r2, [r7, #4]
 8014314:	6850      	ldr	r0, [r2, #4]
 8014316:	687a      	ldr	r2, [r7, #4]
 8014318:	6912      	ldr	r2, [r2, #16]
 801431a:	4310      	orrs	r0, r2
 801431c:	687a      	ldr	r2, [r7, #4]
 801431e:	6952      	ldr	r2, [r2, #20]
 8014320:	4302      	orrs	r2, r0
 8014322:	430a      	orrs	r2, r1
 8014324:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	687a      	ldr	r2, [r7, #4]
 801432c:	68d2      	ldr	r2, [r2, #12]
 801432e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	681b      	ldr	r3, [r3, #0]
 8014334:	687a      	ldr	r2, [r7, #4]
 8014336:	6812      	ldr	r2, [r2, #0]
 8014338:	6911      	ldr	r1, [r2, #16]
 801433a:	687a      	ldr	r2, [r7, #4]
 801433c:	6892      	ldr	r2, [r2, #8]
 801433e:	0412      	lsls	r2, r2, #16
 8014340:	430a      	orrs	r2, r1
 8014342:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	687a      	ldr	r2, [r7, #4]
 801434a:	6812      	ldr	r2, [r2, #0]
 801434c:	68d2      	ldr	r2, [r2, #12]
 801434e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014352:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	681b      	ldr	r3, [r3, #0]
 8014358:	689b      	ldr	r3, [r3, #8]
 801435a:	f003 0320 	and.w	r3, r3, #32
 801435e:	2b00      	cmp	r3, #0
 8014360:	d10e      	bne.n	8014380 <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8014362:	6878      	ldr	r0, [r7, #4]
 8014364:	f000 fa40 	bl	80147e8 <HAL_RTC_WaitForSynchro>
 8014368:	4603      	mov	r3, r0
 801436a:	2b00      	cmp	r3, #0
 801436c:	d008      	beq.n	8014380 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	681b      	ldr	r3, [r3, #0]
 8014372:	22ff      	movs	r2, #255	; 0xff
 8014374:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	2204      	movs	r2, #4
 801437a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 801437c:	2301      	movs	r3, #1
 801437e:	e018      	b.n	80143b2 <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	687a      	ldr	r2, [r7, #4]
 8014386:	6812      	ldr	r2, [r2, #0]
 8014388:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 801438a:	f022 0208 	bic.w	r2, r2, #8
 801438e:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	687a      	ldr	r2, [r7, #4]
 8014396:	6812      	ldr	r2, [r2, #0]
 8014398:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 801439a:	687a      	ldr	r2, [r7, #4]
 801439c:	6992      	ldr	r2, [r2, #24]
 801439e:	430a      	orrs	r2, r1
 80143a0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	22ff      	movs	r2, #255	; 0xff
 80143a8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	2201      	movs	r2, #1
 80143ae:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80143b0:	2300      	movs	r3, #0
  }
}
 80143b2:	4618      	mov	r0, r3
 80143b4:	3708      	adds	r7, #8
 80143b6:	46bd      	mov	sp, r7
 80143b8:	bd80      	pop	{r7, pc}
 80143ba:	bf00      	nop
 80143bc:	ff8fffbf 	.word	0xff8fffbf

080143c0 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80143c0:	b590      	push	{r4, r7, lr}
 80143c2:	b087      	sub	sp, #28
 80143c4:	af00      	add	r7, sp, #0
 80143c6:	60f8      	str	r0, [r7, #12]
 80143c8:	60b9      	str	r1, [r7, #8]
 80143ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80143cc:	2300      	movs	r3, #0
 80143ce:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	7f1b      	ldrb	r3, [r3, #28]
 80143d4:	2b01      	cmp	r3, #1
 80143d6:	d101      	bne.n	80143dc <HAL_RTC_SetTime+0x1c>
 80143d8:	2302      	movs	r3, #2
 80143da:	e0a8      	b.n	801452e <HAL_RTC_SetTime+0x16e>
 80143dc:	68fb      	ldr	r3, [r7, #12]
 80143de:	2201      	movs	r2, #1
 80143e0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80143e2:	68fb      	ldr	r3, [r7, #12]
 80143e4:	2202      	movs	r2, #2
 80143e6:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d126      	bne.n	801443c <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80143ee:	68fb      	ldr	r3, [r7, #12]
 80143f0:	681b      	ldr	r3, [r3, #0]
 80143f2:	689b      	ldr	r3, [r3, #8]
 80143f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d102      	bne.n	8014402 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80143fc:	68bb      	ldr	r3, [r7, #8]
 80143fe:	2200      	movs	r2, #0
 8014400:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8014402:	68bb      	ldr	r3, [r7, #8]
 8014404:	781b      	ldrb	r3, [r3, #0]
 8014406:	4618      	mov	r0, r3
 8014408:	f000 fa42 	bl	8014890 <RTC_ByteToBcd2>
 801440c:	4603      	mov	r3, r0
 801440e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8014410:	68bb      	ldr	r3, [r7, #8]
 8014412:	785b      	ldrb	r3, [r3, #1]
 8014414:	4618      	mov	r0, r3
 8014416:	f000 fa3b 	bl	8014890 <RTC_ByteToBcd2>
 801441a:	4603      	mov	r3, r0
 801441c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 801441e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8014420:	68bb      	ldr	r3, [r7, #8]
 8014422:	789b      	ldrb	r3, [r3, #2]
 8014424:	4618      	mov	r0, r3
 8014426:	f000 fa33 	bl	8014890 <RTC_ByteToBcd2>
 801442a:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 801442c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8014430:	68bb      	ldr	r3, [r7, #8]
 8014432:	7b1b      	ldrb	r3, [r3, #12]
 8014434:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8014436:	4313      	orrs	r3, r2
 8014438:	617b      	str	r3, [r7, #20]
 801443a:	e018      	b.n	801446e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 801443c:	68fb      	ldr	r3, [r7, #12]
 801443e:	681b      	ldr	r3, [r3, #0]
 8014440:	689b      	ldr	r3, [r3, #8]
 8014442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014446:	2b00      	cmp	r3, #0
 8014448:	d102      	bne.n	8014450 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 801444a:	68bb      	ldr	r3, [r7, #8]
 801444c:	2200      	movs	r2, #0
 801444e:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8014450:	68bb      	ldr	r3, [r7, #8]
 8014452:	781b      	ldrb	r3, [r3, #0]
 8014454:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 8014456:	68bb      	ldr	r3, [r7, #8]
 8014458:	785b      	ldrb	r3, [r3, #1]
 801445a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 801445c:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 801445e:	68ba      	ldr	r2, [r7, #8]
 8014460:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8014462:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8014464:	68bb      	ldr	r3, [r7, #8]
 8014466:	7b1b      	ldrb	r3, [r3, #12]
 8014468:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 801446a:	4313      	orrs	r3, r2
 801446c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801446e:	68fb      	ldr	r3, [r7, #12]
 8014470:	681b      	ldr	r3, [r3, #0]
 8014472:	22ca      	movs	r2, #202	; 0xca
 8014474:	625a      	str	r2, [r3, #36]	; 0x24
 8014476:	68fb      	ldr	r3, [r7, #12]
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	2253      	movs	r2, #83	; 0x53
 801447c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 801447e:	68f8      	ldr	r0, [r7, #12]
 8014480:	f000 f9da 	bl	8014838 <RTC_EnterInitMode>
 8014484:	4603      	mov	r3, r0
 8014486:	2b00      	cmp	r3, #0
 8014488:	d00b      	beq.n	80144a2 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801448a:	68fb      	ldr	r3, [r7, #12]
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	22ff      	movs	r2, #255	; 0xff
 8014490:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8014492:	68fb      	ldr	r3, [r7, #12]
 8014494:	2204      	movs	r2, #4
 8014496:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8014498:	68fb      	ldr	r3, [r7, #12]
 801449a:	2200      	movs	r2, #0
 801449c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 801449e:	2301      	movs	r3, #1
 80144a0:	e045      	b.n	801452e <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	681a      	ldr	r2, [r3, #0]
 80144a6:	6979      	ldr	r1, [r7, #20]
 80144a8:	4b23      	ldr	r3, [pc, #140]	; (8014538 <HAL_RTC_SetTime+0x178>)
 80144aa:	400b      	ands	r3, r1
 80144ac:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80144ae:	68fb      	ldr	r3, [r7, #12]
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	68fa      	ldr	r2, [r7, #12]
 80144b4:	6812      	ldr	r2, [r2, #0]
 80144b6:	6892      	ldr	r2, [r2, #8]
 80144b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80144bc:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80144be:	68fb      	ldr	r3, [r7, #12]
 80144c0:	681b      	ldr	r3, [r3, #0]
 80144c2:	68fa      	ldr	r2, [r7, #12]
 80144c4:	6812      	ldr	r2, [r2, #0]
 80144c6:	6891      	ldr	r1, [r2, #8]
 80144c8:	68ba      	ldr	r2, [r7, #8]
 80144ca:	6910      	ldr	r0, [r2, #16]
 80144cc:	68ba      	ldr	r2, [r7, #8]
 80144ce:	6952      	ldr	r2, [r2, #20]
 80144d0:	4302      	orrs	r2, r0
 80144d2:	430a      	orrs	r2, r1
 80144d4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80144d6:	68fb      	ldr	r3, [r7, #12]
 80144d8:	681b      	ldr	r3, [r3, #0]
 80144da:	68fa      	ldr	r2, [r7, #12]
 80144dc:	6812      	ldr	r2, [r2, #0]
 80144de:	68d2      	ldr	r2, [r2, #12]
 80144e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80144e4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80144e6:	68fb      	ldr	r3, [r7, #12]
 80144e8:	681b      	ldr	r3, [r3, #0]
 80144ea:	689b      	ldr	r3, [r3, #8]
 80144ec:	f003 0320 	and.w	r3, r3, #32
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	d111      	bne.n	8014518 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80144f4:	68f8      	ldr	r0, [r7, #12]
 80144f6:	f000 f977 	bl	80147e8 <HAL_RTC_WaitForSynchro>
 80144fa:	4603      	mov	r3, r0
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d00b      	beq.n	8014518 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014500:	68fb      	ldr	r3, [r7, #12]
 8014502:	681b      	ldr	r3, [r3, #0]
 8014504:	22ff      	movs	r2, #255	; 0xff
 8014506:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	2204      	movs	r2, #4
 801450c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 801450e:	68fb      	ldr	r3, [r7, #12]
 8014510:	2200      	movs	r2, #0
 8014512:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8014514:	2301      	movs	r3, #1
 8014516:	e00a      	b.n	801452e <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014518:	68fb      	ldr	r3, [r7, #12]
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	22ff      	movs	r2, #255	; 0xff
 801451e:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8014520:	68fb      	ldr	r3, [r7, #12]
 8014522:	2201      	movs	r2, #1
 8014524:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8014526:	68fb      	ldr	r3, [r7, #12]
 8014528:	2200      	movs	r2, #0
 801452a:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 801452c:	2300      	movs	r3, #0
  }
}
 801452e:	4618      	mov	r0, r3
 8014530:	371c      	adds	r7, #28
 8014532:	46bd      	mov	sp, r7
 8014534:	bd90      	pop	{r4, r7, pc}
 8014536:	bf00      	nop
 8014538:	007f7f7f 	.word	0x007f7f7f

0801453c <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 801453c:	b580      	push	{r7, lr}
 801453e:	b086      	sub	sp, #24
 8014540:	af00      	add	r7, sp, #0
 8014542:	60f8      	str	r0, [r7, #12]
 8014544:	60b9      	str	r1, [r7, #8]
 8014546:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8014548:	2300      	movs	r3, #0
 801454a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds values from the correspondent registers*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8014552:	68bb      	ldr	r3, [r7, #8]
 8014554:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	691b      	ldr	r3, [r3, #16]
 801455c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8014560:	68bb      	ldr	r3, [r7, #8]
 8014562:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	681a      	ldr	r2, [r3, #0]
 801456a:	4b22      	ldr	r3, [pc, #136]	; (80145f4 <HAL_RTC_GetTime+0xb8>)
 801456c:	4013      	ands	r3, r2
 801456e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8014570:	697b      	ldr	r3, [r7, #20]
 8014572:	0c1b      	lsrs	r3, r3, #16
 8014574:	b2db      	uxtb	r3, r3
 8014576:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801457a:	b2da      	uxtb	r2, r3
 801457c:	68bb      	ldr	r3, [r7, #8]
 801457e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8014580:	697b      	ldr	r3, [r7, #20]
 8014582:	0a1b      	lsrs	r3, r3, #8
 8014584:	b2db      	uxtb	r3, r3
 8014586:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801458a:	b2da      	uxtb	r2, r3
 801458c:	68bb      	ldr	r3, [r7, #8]
 801458e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8014590:	697b      	ldr	r3, [r7, #20]
 8014592:	b2db      	uxtb	r3, r3
 8014594:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014598:	b2da      	uxtb	r2, r3
 801459a:	68bb      	ldr	r3, [r7, #8]
 801459c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);
 801459e:	697b      	ldr	r3, [r7, #20]
 80145a0:	0c1b      	lsrs	r3, r3, #16
 80145a2:	b2db      	uxtb	r3, r3
 80145a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80145a8:	b2da      	uxtb	r2, r3
 80145aa:	68bb      	ldr	r3, [r7, #8]
 80145ac:	731a      	strb	r2, [r3, #12]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	2b00      	cmp	r3, #0
 80145b2:	d11a      	bne.n	80145ea <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80145b4:	68bb      	ldr	r3, [r7, #8]
 80145b6:	781b      	ldrb	r3, [r3, #0]
 80145b8:	4618      	mov	r0, r3
 80145ba:	f000 f987 	bl	80148cc <RTC_Bcd2ToByte>
 80145be:	4603      	mov	r3, r0
 80145c0:	461a      	mov	r2, r3
 80145c2:	68bb      	ldr	r3, [r7, #8]
 80145c4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80145c6:	68bb      	ldr	r3, [r7, #8]
 80145c8:	785b      	ldrb	r3, [r3, #1]
 80145ca:	4618      	mov	r0, r3
 80145cc:	f000 f97e 	bl	80148cc <RTC_Bcd2ToByte>
 80145d0:	4603      	mov	r3, r0
 80145d2:	461a      	mov	r2, r3
 80145d4:	68bb      	ldr	r3, [r7, #8]
 80145d6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80145d8:	68bb      	ldr	r3, [r7, #8]
 80145da:	789b      	ldrb	r3, [r3, #2]
 80145dc:	4618      	mov	r0, r3
 80145de:	f000 f975 	bl	80148cc <RTC_Bcd2ToByte>
 80145e2:	4603      	mov	r3, r0
 80145e4:	461a      	mov	r2, r3
 80145e6:	68bb      	ldr	r3, [r7, #8]
 80145e8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80145ea:	2300      	movs	r3, #0
}
 80145ec:	4618      	mov	r0, r3
 80145ee:	3718      	adds	r7, #24
 80145f0:	46bd      	mov	sp, r7
 80145f2:	bd80      	pop	{r7, pc}
 80145f4:	007f7f7f 	.word	0x007f7f7f

080145f8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80145f8:	b590      	push	{r4, r7, lr}
 80145fa:	b087      	sub	sp, #28
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	60f8      	str	r0, [r7, #12]
 8014600:	60b9      	str	r1, [r7, #8]
 8014602:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8014604:	2300      	movs	r3, #0
 8014606:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	7f1b      	ldrb	r3, [r3, #28]
 801460c:	2b01      	cmp	r3, #1
 801460e:	d101      	bne.n	8014614 <HAL_RTC_SetDate+0x1c>
 8014610:	2302      	movs	r3, #2
 8014612:	e092      	b.n	801473a <HAL_RTC_SetDate+0x142>
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	2201      	movs	r2, #1
 8014618:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 801461a:	68fb      	ldr	r3, [r7, #12]
 801461c:	2202      	movs	r2, #2
 801461e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8014620:	687b      	ldr	r3, [r7, #4]
 8014622:	2b00      	cmp	r3, #0
 8014624:	d10e      	bne.n	8014644 <HAL_RTC_SetDate+0x4c>
 8014626:	68bb      	ldr	r3, [r7, #8]
 8014628:	785b      	ldrb	r3, [r3, #1]
 801462a:	f003 0310 	and.w	r3, r3, #16
 801462e:	2b00      	cmp	r3, #0
 8014630:	d008      	beq.n	8014644 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8014632:	68bb      	ldr	r3, [r7, #8]
 8014634:	785b      	ldrb	r3, [r3, #1]
 8014636:	f023 0310 	bic.w	r3, r3, #16
 801463a:	b2db      	uxtb	r3, r3
 801463c:	330a      	adds	r3, #10
 801463e:	b2da      	uxtb	r2, r3
 8014640:	68bb      	ldr	r3, [r7, #8]
 8014642:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	2b00      	cmp	r3, #0
 8014648:	d11c      	bne.n	8014684 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 801464a:	68bb      	ldr	r3, [r7, #8]
 801464c:	78db      	ldrb	r3, [r3, #3]
 801464e:	4618      	mov	r0, r3
 8014650:	f000 f91e 	bl	8014890 <RTC_ByteToBcd2>
 8014654:	4603      	mov	r3, r0
 8014656:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8014658:	68bb      	ldr	r3, [r7, #8]
 801465a:	785b      	ldrb	r3, [r3, #1]
 801465c:	4618      	mov	r0, r3
 801465e:	f000 f917 	bl	8014890 <RTC_ByteToBcd2>
 8014662:	4603      	mov	r3, r0
 8014664:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8014666:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8014668:	68bb      	ldr	r3, [r7, #8]
 801466a:	789b      	ldrb	r3, [r3, #2]
 801466c:	4618      	mov	r0, r3
 801466e:	f000 f90f 	bl	8014890 <RTC_ByteToBcd2>
 8014672:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8014674:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	781b      	ldrb	r3, [r3, #0]
 801467c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 801467e:	4313      	orrs	r3, r2
 8014680:	617b      	str	r3, [r7, #20]
 8014682:	e00e      	b.n	80146a2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8014684:	68bb      	ldr	r3, [r7, #8]
 8014686:	78db      	ldrb	r3, [r3, #3]
 8014688:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 801468a:	68bb      	ldr	r3, [r7, #8]
 801468c:	785b      	ldrb	r3, [r3, #1]
 801468e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8014690:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8014692:	68ba      	ldr	r2, [r7, #8]
 8014694:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8014696:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8014698:	68bb      	ldr	r3, [r7, #8]
 801469a:	781b      	ldrb	r3, [r3, #0]
 801469c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 801469e:	4313      	orrs	r3, r2
 80146a0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80146a2:	68fb      	ldr	r3, [r7, #12]
 80146a4:	681b      	ldr	r3, [r3, #0]
 80146a6:	22ca      	movs	r2, #202	; 0xca
 80146a8:	625a      	str	r2, [r3, #36]	; 0x24
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	681b      	ldr	r3, [r3, #0]
 80146ae:	2253      	movs	r2, #83	; 0x53
 80146b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80146b2:	68f8      	ldr	r0, [r7, #12]
 80146b4:	f000 f8c0 	bl	8014838 <RTC_EnterInitMode>
 80146b8:	4603      	mov	r3, r0
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d00b      	beq.n	80146d6 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80146be:	68fb      	ldr	r3, [r7, #12]
 80146c0:	681b      	ldr	r3, [r3, #0]
 80146c2:	22ff      	movs	r2, #255	; 0xff
 80146c4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80146c6:	68fb      	ldr	r3, [r7, #12]
 80146c8:	2204      	movs	r2, #4
 80146ca:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80146cc:	68fb      	ldr	r3, [r7, #12]
 80146ce:	2200      	movs	r2, #0
 80146d0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80146d2:	2301      	movs	r3, #1
 80146d4:	e031      	b.n	801473a <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	681a      	ldr	r2, [r3, #0]
 80146da:	6979      	ldr	r1, [r7, #20]
 80146dc:	4b19      	ldr	r3, [pc, #100]	; (8014744 <HAL_RTC_SetDate+0x14c>)
 80146de:	400b      	ands	r3, r1
 80146e0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80146e2:	68fb      	ldr	r3, [r7, #12]
 80146e4:	681b      	ldr	r3, [r3, #0]
 80146e6:	68fa      	ldr	r2, [r7, #12]
 80146e8:	6812      	ldr	r2, [r2, #0]
 80146ea:	68d2      	ldr	r2, [r2, #12]
 80146ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80146f0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80146f2:	68fb      	ldr	r3, [r7, #12]
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	689b      	ldr	r3, [r3, #8]
 80146f8:	f003 0320 	and.w	r3, r3, #32
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	d111      	bne.n	8014724 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8014700:	68f8      	ldr	r0, [r7, #12]
 8014702:	f000 f871 	bl	80147e8 <HAL_RTC_WaitForSynchro>
 8014706:	4603      	mov	r3, r0
 8014708:	2b00      	cmp	r3, #0
 801470a:	d00b      	beq.n	8014724 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801470c:	68fb      	ldr	r3, [r7, #12]
 801470e:	681b      	ldr	r3, [r3, #0]
 8014710:	22ff      	movs	r2, #255	; 0xff
 8014712:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8014714:	68fb      	ldr	r3, [r7, #12]
 8014716:	2204      	movs	r2, #4
 8014718:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	2200      	movs	r2, #0
 801471e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8014720:	2301      	movs	r3, #1
 8014722:	e00a      	b.n	801473a <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8014724:	68fb      	ldr	r3, [r7, #12]
 8014726:	681b      	ldr	r3, [r3, #0]
 8014728:	22ff      	movs	r2, #255	; 0xff
 801472a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 801472c:	68fb      	ldr	r3, [r7, #12]
 801472e:	2201      	movs	r2, #1
 8014730:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	2200      	movs	r2, #0
 8014736:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8014738:	2300      	movs	r3, #0
  }
}
 801473a:	4618      	mov	r0, r3
 801473c:	371c      	adds	r7, #28
 801473e:	46bd      	mov	sp, r7
 8014740:	bd90      	pop	{r4, r7, pc}
 8014742:	bf00      	nop
 8014744:	00ffff3f 	.word	0x00ffff3f

08014748 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8014748:	b580      	push	{r7, lr}
 801474a:	b086      	sub	sp, #24
 801474c:	af00      	add	r7, sp, #0
 801474e:	60f8      	str	r0, [r7, #12]
 8014750:	60b9      	str	r1, [r7, #8]
 8014752:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8014754:	2300      	movs	r3, #0
 8014756:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8014758:	68fb      	ldr	r3, [r7, #12]
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	685a      	ldr	r2, [r3, #4]
 801475e:	4b21      	ldr	r3, [pc, #132]	; (80147e4 <HAL_RTC_GetDate+0x9c>)
 8014760:	4013      	ands	r3, r2
 8014762:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8014764:	697b      	ldr	r3, [r7, #20]
 8014766:	0c1b      	lsrs	r3, r3, #16
 8014768:	b2da      	uxtb	r2, r3
 801476a:	68bb      	ldr	r3, [r7, #8]
 801476c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 801476e:	697b      	ldr	r3, [r7, #20]
 8014770:	0a1b      	lsrs	r3, r3, #8
 8014772:	b2db      	uxtb	r3, r3
 8014774:	f003 031f 	and.w	r3, r3, #31
 8014778:	b2da      	uxtb	r2, r3
 801477a:	68bb      	ldr	r3, [r7, #8]
 801477c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 801477e:	697b      	ldr	r3, [r7, #20]
 8014780:	b2db      	uxtb	r3, r3
 8014782:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014786:	b2da      	uxtb	r2, r3
 8014788:	68bb      	ldr	r3, [r7, #8]
 801478a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13);
 801478c:	697b      	ldr	r3, [r7, #20]
 801478e:	0b5b      	lsrs	r3, r3, #13
 8014790:	b2db      	uxtb	r3, r3
 8014792:	f003 0307 	and.w	r3, r3, #7
 8014796:	b2da      	uxtb	r2, r3
 8014798:	68bb      	ldr	r3, [r7, #8]
 801479a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d11a      	bne.n	80147d8 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80147a2:	68bb      	ldr	r3, [r7, #8]
 80147a4:	78db      	ldrb	r3, [r3, #3]
 80147a6:	4618      	mov	r0, r3
 80147a8:	f000 f890 	bl	80148cc <RTC_Bcd2ToByte>
 80147ac:	4603      	mov	r3, r0
 80147ae:	461a      	mov	r2, r3
 80147b0:	68bb      	ldr	r3, [r7, #8]
 80147b2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80147b4:	68bb      	ldr	r3, [r7, #8]
 80147b6:	785b      	ldrb	r3, [r3, #1]
 80147b8:	4618      	mov	r0, r3
 80147ba:	f000 f887 	bl	80148cc <RTC_Bcd2ToByte>
 80147be:	4603      	mov	r3, r0
 80147c0:	461a      	mov	r2, r3
 80147c2:	68bb      	ldr	r3, [r7, #8]
 80147c4:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80147c6:	68bb      	ldr	r3, [r7, #8]
 80147c8:	789b      	ldrb	r3, [r3, #2]
 80147ca:	4618      	mov	r0, r3
 80147cc:	f000 f87e 	bl	80148cc <RTC_Bcd2ToByte>
 80147d0:	4603      	mov	r3, r0
 80147d2:	461a      	mov	r2, r3
 80147d4:	68bb      	ldr	r3, [r7, #8]
 80147d6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80147d8:	2300      	movs	r3, #0
}
 80147da:	4618      	mov	r0, r3
 80147dc:	3718      	adds	r7, #24
 80147de:	46bd      	mov	sp, r7
 80147e0:	bd80      	pop	{r7, pc}
 80147e2:	bf00      	nop
 80147e4:	00ffff3f 	.word	0x00ffff3f

080147e8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80147e8:	b580      	push	{r7, lr}
 80147ea:	b084      	sub	sp, #16
 80147ec:	af00      	add	r7, sp, #0
 80147ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80147f0:	2300      	movs	r3, #0
 80147f2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	681b      	ldr	r3, [r3, #0]
 80147f8:	687a      	ldr	r2, [r7, #4]
 80147fa:	6812      	ldr	r2, [r2, #0]
 80147fc:	68d2      	ldr	r2, [r2, #12]
 80147fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8014802:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8014804:	f7fc fa18 	bl	8010c38 <HAL_GetTick>
 8014808:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 801480a:	e009      	b.n	8014820 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 801480c:	f7fc fa14 	bl	8010c38 <HAL_GetTick>
 8014810:	4602      	mov	r2, r0
 8014812:	68fb      	ldr	r3, [r7, #12]
 8014814:	1ad3      	subs	r3, r2, r3
 8014816:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801481a:	d901      	bls.n	8014820 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 801481c:	2303      	movs	r3, #3
 801481e:	e007      	b.n	8014830 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	681b      	ldr	r3, [r3, #0]
 8014824:	68db      	ldr	r3, [r3, #12]
 8014826:	f003 0320 	and.w	r3, r3, #32
 801482a:	2b00      	cmp	r3, #0
 801482c:	d0ee      	beq.n	801480c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 801482e:	2300      	movs	r3, #0
}
 8014830:	4618      	mov	r0, r3
 8014832:	3710      	adds	r7, #16
 8014834:	46bd      	mov	sp, r7
 8014836:	bd80      	pop	{r7, pc}

08014838 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8014838:	b580      	push	{r7, lr}
 801483a:	b084      	sub	sp, #16
 801483c:	af00      	add	r7, sp, #0
 801483e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8014840:	2300      	movs	r3, #0
 8014842:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	681b      	ldr	r3, [r3, #0]
 8014848:	68db      	ldr	r3, [r3, #12]
 801484a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801484e:	2b00      	cmp	r3, #0
 8014850:	d119      	bne.n	8014886 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	f04f 32ff 	mov.w	r2, #4294967295
 801485a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 801485c:	f7fc f9ec 	bl	8010c38 <HAL_GetTick>
 8014860:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8014862:	e009      	b.n	8014878 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8014864:	f7fc f9e8 	bl	8010c38 <HAL_GetTick>
 8014868:	4602      	mov	r2, r0
 801486a:	68fb      	ldr	r3, [r7, #12]
 801486c:	1ad3      	subs	r3, r2, r3
 801486e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8014872:	d901      	bls.n	8014878 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8014874:	2303      	movs	r3, #3
 8014876:	e007      	b.n	8014888 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	68db      	ldr	r3, [r3, #12]
 801487e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014882:	2b00      	cmp	r3, #0
 8014884:	d0ee      	beq.n	8014864 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8014886:	2300      	movs	r3, #0
}
 8014888:	4618      	mov	r0, r3
 801488a:	3710      	adds	r7, #16
 801488c:	46bd      	mov	sp, r7
 801488e:	bd80      	pop	{r7, pc}

08014890 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8014890:	b480      	push	{r7}
 8014892:	b085      	sub	sp, #20
 8014894:	af00      	add	r7, sp, #0
 8014896:	4603      	mov	r3, r0
 8014898:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 801489a:	2300      	movs	r3, #0
 801489c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 801489e:	e005      	b.n	80148ac <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	3301      	adds	r3, #1
 80148a4:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 80148a6:	79fb      	ldrb	r3, [r7, #7]
 80148a8:	3b0a      	subs	r3, #10
 80148aa:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 80148ac:	79fb      	ldrb	r3, [r7, #7]
 80148ae:	2b09      	cmp	r3, #9
 80148b0:	d8f6      	bhi.n	80148a0 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 80148b2:	68fb      	ldr	r3, [r7, #12]
 80148b4:	b2db      	uxtb	r3, r3
 80148b6:	011b      	lsls	r3, r3, #4
 80148b8:	b2da      	uxtb	r2, r3
 80148ba:	79fb      	ldrb	r3, [r7, #7]
 80148bc:	4313      	orrs	r3, r2
 80148be:	b2db      	uxtb	r3, r3
}
 80148c0:	4618      	mov	r0, r3
 80148c2:	3714      	adds	r7, #20
 80148c4:	46bd      	mov	sp, r7
 80148c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ca:	4770      	bx	lr

080148cc <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80148cc:	b480      	push	{r7}
 80148ce:	b085      	sub	sp, #20
 80148d0:	af00      	add	r7, sp, #0
 80148d2:	4603      	mov	r3, r0
 80148d4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80148d6:	2300      	movs	r3, #0
 80148d8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80148da:	79fb      	ldrb	r3, [r7, #7]
 80148dc:	091b      	lsrs	r3, r3, #4
 80148de:	b2db      	uxtb	r3, r3
 80148e0:	461a      	mov	r2, r3
 80148e2:	4613      	mov	r3, r2
 80148e4:	009b      	lsls	r3, r3, #2
 80148e6:	4413      	add	r3, r2
 80148e8:	005b      	lsls	r3, r3, #1
 80148ea:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80148ec:	79fb      	ldrb	r3, [r7, #7]
 80148ee:	f003 030f 	and.w	r3, r3, #15
 80148f2:	b2da      	uxtb	r2, r3
 80148f4:	68fb      	ldr	r3, [r7, #12]
 80148f6:	b2db      	uxtb	r3, r3
 80148f8:	4413      	add	r3, r2
 80148fa:	b2db      	uxtb	r3, r3
}
 80148fc:	4618      	mov	r0, r3
 80148fe:	3714      	adds	r7, #20
 8014900:	46bd      	mov	sp, r7
 8014902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014906:	4770      	bx	lr

08014908 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8014908:	b580      	push	{r7, lr}
 801490a:	b084      	sub	sp, #16
 801490c:	af00      	add	r7, sp, #0
 801490e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d101      	bne.n	801491a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8014916:	2301      	movs	r3, #1
 8014918:	e09b      	b.n	8014a52 <HAL_SPI_Init+0x14a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801491e:	2b00      	cmp	r3, #0
 8014920:	d108      	bne.n	8014934 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	685b      	ldr	r3, [r3, #4]
 8014926:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801492a:	d009      	beq.n	8014940 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	2200      	movs	r2, #0
 8014930:	61da      	str	r2, [r3, #28]
 8014932:	e005      	b.n	8014940 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	2200      	movs	r2, #0
 8014938:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	2200      	movs	r2, #0
 801493e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	2200      	movs	r2, #0
 8014944:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 801494c:	b2db      	uxtb	r3, r3
 801494e:	2b00      	cmp	r3, #0
 8014950:	d106      	bne.n	8014960 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	2200      	movs	r2, #0
 8014956:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801495a:	6878      	ldr	r0, [r7, #4]
 801495c:	f016 fc82 	bl	802b264 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	2202      	movs	r2, #2
 8014964:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	681b      	ldr	r3, [r3, #0]
 801496c:	687a      	ldr	r2, [r7, #4]
 801496e:	6812      	ldr	r2, [r2, #0]
 8014970:	6812      	ldr	r2, [r2, #0]
 8014972:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014976:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	68db      	ldr	r3, [r3, #12]
 801497c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8014980:	d902      	bls.n	8014988 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8014982:	2300      	movs	r3, #0
 8014984:	60fb      	str	r3, [r7, #12]
 8014986:	e002      	b.n	801498e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8014988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801498c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	68db      	ldr	r3, [r3, #12]
 8014992:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8014996:	d007      	beq.n	80149a8 <HAL_SPI_Init+0xa0>
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	68db      	ldr	r3, [r3, #12]
 801499c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80149a0:	d002      	beq.n	80149a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	2200      	movs	r2, #0
 80149a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	687a      	ldr	r2, [r7, #4]
 80149ae:	6852      	ldr	r2, [r2, #4]
 80149b0:	f402 7182 	and.w	r1, r2, #260	; 0x104
 80149b4:	687a      	ldr	r2, [r7, #4]
 80149b6:	6892      	ldr	r2, [r2, #8]
 80149b8:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 80149bc:	4311      	orrs	r1, r2
 80149be:	687a      	ldr	r2, [r7, #4]
 80149c0:	6912      	ldr	r2, [r2, #16]
 80149c2:	f002 0202 	and.w	r2, r2, #2
 80149c6:	4311      	orrs	r1, r2
 80149c8:	687a      	ldr	r2, [r7, #4]
 80149ca:	6952      	ldr	r2, [r2, #20]
 80149cc:	f002 0201 	and.w	r2, r2, #1
 80149d0:	4311      	orrs	r1, r2
 80149d2:	687a      	ldr	r2, [r7, #4]
 80149d4:	6992      	ldr	r2, [r2, #24]
 80149d6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80149da:	4311      	orrs	r1, r2
 80149dc:	687a      	ldr	r2, [r7, #4]
 80149de:	69d2      	ldr	r2, [r2, #28]
 80149e0:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80149e4:	4311      	orrs	r1, r2
 80149e6:	687a      	ldr	r2, [r7, #4]
 80149e8:	6a12      	ldr	r2, [r2, #32]
 80149ea:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80149ee:	4311      	orrs	r1, r2
 80149f0:	687a      	ldr	r2, [r7, #4]
 80149f2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80149f4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80149f8:	430a      	orrs	r2, r1
 80149fa:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	681b      	ldr	r3, [r3, #0]
 8014a00:	687a      	ldr	r2, [r7, #4]
 8014a02:	6992      	ldr	r2, [r2, #24]
 8014a04:	0c12      	lsrs	r2, r2, #16
 8014a06:	f002 0104 	and.w	r1, r2, #4
 8014a0a:	687a      	ldr	r2, [r7, #4]
 8014a0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8014a0e:	f002 0210 	and.w	r2, r2, #16
 8014a12:	4311      	orrs	r1, r2
 8014a14:	687a      	ldr	r2, [r7, #4]
 8014a16:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8014a18:	f002 0208 	and.w	r2, r2, #8
 8014a1c:	4311      	orrs	r1, r2
 8014a1e:	687a      	ldr	r2, [r7, #4]
 8014a20:	68d2      	ldr	r2, [r2, #12]
 8014a22:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8014a26:	4311      	orrs	r1, r2
 8014a28:	68fa      	ldr	r2, [r7, #12]
 8014a2a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8014a2e:	430a      	orrs	r2, r1
 8014a30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	681b      	ldr	r3, [r3, #0]
 8014a36:	687a      	ldr	r2, [r7, #4]
 8014a38:	6812      	ldr	r2, [r2, #0]
 8014a3a:	69d2      	ldr	r2, [r2, #28]
 8014a3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8014a40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	2200      	movs	r2, #0
 8014a46:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	2201      	movs	r2, #1
 8014a4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8014a50:	2300      	movs	r3, #0
}
 8014a52:	4618      	mov	r0, r3
 8014a54:	3710      	adds	r7, #16
 8014a56:	46bd      	mov	sp, r7
 8014a58:	bd80      	pop	{r7, pc}

08014a5a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8014a5a:	b580      	push	{r7, lr}
 8014a5c:	b082      	sub	sp, #8
 8014a5e:	af00      	add	r7, sp, #0
 8014a60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d101      	bne.n	8014a6c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8014a68:	2301      	movs	r3, #1
 8014a6a:	e049      	b.n	8014b00 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8014a72:	b2db      	uxtb	r3, r3
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d106      	bne.n	8014a86 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	2200      	movs	r2, #0
 8014a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8014a80:	6878      	ldr	r0, [r7, #4]
 8014a82:	f016 fc51 	bl	802b328 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	2202      	movs	r2, #2
 8014a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8014a8e:	687b      	ldr	r3, [r7, #4]
 8014a90:	681a      	ldr	r2, [r3, #0]
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	3304      	adds	r3, #4
 8014a96:	4619      	mov	r1, r3
 8014a98:	4610      	mov	r0, r2
 8014a9a:	f000 faaf 	bl	8014ffc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	2201      	movs	r2, #1
 8014aa2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	2201      	movs	r2, #1
 8014aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	2201      	movs	r2, #1
 8014ab2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	2201      	movs	r2, #1
 8014aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	2201      	movs	r2, #1
 8014ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	2201      	movs	r2, #1
 8014aca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	2201      	movs	r2, #1
 8014ad2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	2201      	movs	r2, #1
 8014ada:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	2201      	movs	r2, #1
 8014ae2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	2201      	movs	r2, #1
 8014aea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	2201      	movs	r2, #1
 8014af2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	2201      	movs	r2, #1
 8014afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8014afe:	2300      	movs	r3, #0
}
 8014b00:	4618      	mov	r0, r3
 8014b02:	3708      	adds	r7, #8
 8014b04:	46bd      	mov	sp, r7
 8014b06:	bd80      	pop	{r7, pc}

08014b08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8014b08:	b480      	push	{r7}
 8014b0a:	b085      	sub	sp, #20
 8014b0c:	af00      	add	r7, sp, #0
 8014b0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8014b16:	b2db      	uxtb	r3, r3
 8014b18:	2b01      	cmp	r3, #1
 8014b1a:	d001      	beq.n	8014b20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8014b1c:	2301      	movs	r3, #1
 8014b1e:	e054      	b.n	8014bca <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	2202      	movs	r2, #2
 8014b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	681b      	ldr	r3, [r3, #0]
 8014b2c:	687a      	ldr	r2, [r7, #4]
 8014b2e:	6812      	ldr	r2, [r2, #0]
 8014b30:	68d2      	ldr	r2, [r2, #12]
 8014b32:	f042 0201 	orr.w	r2, r2, #1
 8014b36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	4a26      	ldr	r2, [pc, #152]	; (8014bd8 <HAL_TIM_Base_Start_IT+0xd0>)
 8014b3e:	4293      	cmp	r3, r2
 8014b40:	d022      	beq.n	8014b88 <HAL_TIM_Base_Start_IT+0x80>
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	681b      	ldr	r3, [r3, #0]
 8014b46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014b4a:	d01d      	beq.n	8014b88 <HAL_TIM_Base_Start_IT+0x80>
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	681b      	ldr	r3, [r3, #0]
 8014b50:	4a22      	ldr	r2, [pc, #136]	; (8014bdc <HAL_TIM_Base_Start_IT+0xd4>)
 8014b52:	4293      	cmp	r3, r2
 8014b54:	d018      	beq.n	8014b88 <HAL_TIM_Base_Start_IT+0x80>
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	681b      	ldr	r3, [r3, #0]
 8014b5a:	4a21      	ldr	r2, [pc, #132]	; (8014be0 <HAL_TIM_Base_Start_IT+0xd8>)
 8014b5c:	4293      	cmp	r3, r2
 8014b5e:	d013      	beq.n	8014b88 <HAL_TIM_Base_Start_IT+0x80>
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	4a1f      	ldr	r2, [pc, #124]	; (8014be4 <HAL_TIM_Base_Start_IT+0xdc>)
 8014b66:	4293      	cmp	r3, r2
 8014b68:	d00e      	beq.n	8014b88 <HAL_TIM_Base_Start_IT+0x80>
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	4a1e      	ldr	r2, [pc, #120]	; (8014be8 <HAL_TIM_Base_Start_IT+0xe0>)
 8014b70:	4293      	cmp	r3, r2
 8014b72:	d009      	beq.n	8014b88 <HAL_TIM_Base_Start_IT+0x80>
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	681b      	ldr	r3, [r3, #0]
 8014b78:	4a1c      	ldr	r2, [pc, #112]	; (8014bec <HAL_TIM_Base_Start_IT+0xe4>)
 8014b7a:	4293      	cmp	r3, r2
 8014b7c:	d004      	beq.n	8014b88 <HAL_TIM_Base_Start_IT+0x80>
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	681b      	ldr	r3, [r3, #0]
 8014b82:	4a1b      	ldr	r2, [pc, #108]	; (8014bf0 <HAL_TIM_Base_Start_IT+0xe8>)
 8014b84:	4293      	cmp	r3, r2
 8014b86:	d115      	bne.n	8014bb4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	681b      	ldr	r3, [r3, #0]
 8014b8c:	689a      	ldr	r2, [r3, #8]
 8014b8e:	4b19      	ldr	r3, [pc, #100]	; (8014bf4 <HAL_TIM_Base_Start_IT+0xec>)
 8014b90:	4013      	ands	r3, r2
 8014b92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8014b94:	68fb      	ldr	r3, [r7, #12]
 8014b96:	2b06      	cmp	r3, #6
 8014b98:	d015      	beq.n	8014bc6 <HAL_TIM_Base_Start_IT+0xbe>
 8014b9a:	68fb      	ldr	r3, [r7, #12]
 8014b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014ba0:	d011      	beq.n	8014bc6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	681b      	ldr	r3, [r3, #0]
 8014ba6:	687a      	ldr	r2, [r7, #4]
 8014ba8:	6812      	ldr	r2, [r2, #0]
 8014baa:	6812      	ldr	r2, [r2, #0]
 8014bac:	f042 0201 	orr.w	r2, r2, #1
 8014bb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8014bb2:	e008      	b.n	8014bc6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	681b      	ldr	r3, [r3, #0]
 8014bb8:	687a      	ldr	r2, [r7, #4]
 8014bba:	6812      	ldr	r2, [r2, #0]
 8014bbc:	6812      	ldr	r2, [r2, #0]
 8014bbe:	f042 0201 	orr.w	r2, r2, #1
 8014bc2:	601a      	str	r2, [r3, #0]
 8014bc4:	e000      	b.n	8014bc8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8014bc6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8014bc8:	2300      	movs	r3, #0
}
 8014bca:	4618      	mov	r0, r3
 8014bcc:	3714      	adds	r7, #20
 8014bce:	46bd      	mov	sp, r7
 8014bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bd4:	4770      	bx	lr
 8014bd6:	bf00      	nop
 8014bd8:	40010000 	.word	0x40010000
 8014bdc:	40000400 	.word	0x40000400
 8014be0:	40000800 	.word	0x40000800
 8014be4:	40000c00 	.word	0x40000c00
 8014be8:	40010400 	.word	0x40010400
 8014bec:	40014000 	.word	0x40014000
 8014bf0:	40001800 	.word	0x40001800
 8014bf4:	00010007 	.word	0x00010007

08014bf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8014bf8:	b580      	push	{r7, lr}
 8014bfa:	b082      	sub	sp, #8
 8014bfc:	af00      	add	r7, sp, #0
 8014bfe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	691b      	ldr	r3, [r3, #16]
 8014c06:	f003 0302 	and.w	r3, r3, #2
 8014c0a:	2b02      	cmp	r3, #2
 8014c0c:	d122      	bne.n	8014c54 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	681b      	ldr	r3, [r3, #0]
 8014c12:	68db      	ldr	r3, [r3, #12]
 8014c14:	f003 0302 	and.w	r3, r3, #2
 8014c18:	2b02      	cmp	r3, #2
 8014c1a:	d11b      	bne.n	8014c54 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8014c1c:	687b      	ldr	r3, [r7, #4]
 8014c1e:	681b      	ldr	r3, [r3, #0]
 8014c20:	f06f 0202 	mvn.w	r2, #2
 8014c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	2201      	movs	r2, #1
 8014c2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	699b      	ldr	r3, [r3, #24]
 8014c32:	f003 0303 	and.w	r3, r3, #3
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	d003      	beq.n	8014c42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8014c3a:	6878      	ldr	r0, [r7, #4]
 8014c3c:	f000 f9c0 	bl	8014fc0 <HAL_TIM_IC_CaptureCallback>
 8014c40:	e005      	b.n	8014c4e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8014c42:	6878      	ldr	r0, [r7, #4]
 8014c44:	f000 f9b2 	bl	8014fac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014c48:	6878      	ldr	r0, [r7, #4]
 8014c4a:	f000 f9c3 	bl	8014fd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	2200      	movs	r2, #0
 8014c52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	691b      	ldr	r3, [r3, #16]
 8014c5a:	f003 0304 	and.w	r3, r3, #4
 8014c5e:	2b04      	cmp	r3, #4
 8014c60:	d122      	bne.n	8014ca8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8014c62:	687b      	ldr	r3, [r7, #4]
 8014c64:	681b      	ldr	r3, [r3, #0]
 8014c66:	68db      	ldr	r3, [r3, #12]
 8014c68:	f003 0304 	and.w	r3, r3, #4
 8014c6c:	2b04      	cmp	r3, #4
 8014c6e:	d11b      	bne.n	8014ca8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	f06f 0204 	mvn.w	r2, #4
 8014c78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	2202      	movs	r2, #2
 8014c7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	681b      	ldr	r3, [r3, #0]
 8014c84:	699b      	ldr	r3, [r3, #24]
 8014c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8014c8a:	2b00      	cmp	r3, #0
 8014c8c:	d003      	beq.n	8014c96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014c8e:	6878      	ldr	r0, [r7, #4]
 8014c90:	f000 f996 	bl	8014fc0 <HAL_TIM_IC_CaptureCallback>
 8014c94:	e005      	b.n	8014ca2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8014c96:	6878      	ldr	r0, [r7, #4]
 8014c98:	f000 f988 	bl	8014fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014c9c:	6878      	ldr	r0, [r7, #4]
 8014c9e:	f000 f999 	bl	8014fd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	2200      	movs	r2, #0
 8014ca6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	691b      	ldr	r3, [r3, #16]
 8014cae:	f003 0308 	and.w	r3, r3, #8
 8014cb2:	2b08      	cmp	r3, #8
 8014cb4:	d122      	bne.n	8014cfc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	68db      	ldr	r3, [r3, #12]
 8014cbc:	f003 0308 	and.w	r3, r3, #8
 8014cc0:	2b08      	cmp	r3, #8
 8014cc2:	d11b      	bne.n	8014cfc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	681b      	ldr	r3, [r3, #0]
 8014cc8:	f06f 0208 	mvn.w	r2, #8
 8014ccc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	2204      	movs	r2, #4
 8014cd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	681b      	ldr	r3, [r3, #0]
 8014cd8:	69db      	ldr	r3, [r3, #28]
 8014cda:	f003 0303 	and.w	r3, r3, #3
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	d003      	beq.n	8014cea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014ce2:	6878      	ldr	r0, [r7, #4]
 8014ce4:	f000 f96c 	bl	8014fc0 <HAL_TIM_IC_CaptureCallback>
 8014ce8:	e005      	b.n	8014cf6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8014cea:	6878      	ldr	r0, [r7, #4]
 8014cec:	f000 f95e 	bl	8014fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014cf0:	6878      	ldr	r0, [r7, #4]
 8014cf2:	f000 f96f 	bl	8014fd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	2200      	movs	r2, #0
 8014cfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	681b      	ldr	r3, [r3, #0]
 8014d00:	691b      	ldr	r3, [r3, #16]
 8014d02:	f003 0310 	and.w	r3, r3, #16
 8014d06:	2b10      	cmp	r3, #16
 8014d08:	d122      	bne.n	8014d50 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	68db      	ldr	r3, [r3, #12]
 8014d10:	f003 0310 	and.w	r3, r3, #16
 8014d14:	2b10      	cmp	r3, #16
 8014d16:	d11b      	bne.n	8014d50 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8014d18:	687b      	ldr	r3, [r7, #4]
 8014d1a:	681b      	ldr	r3, [r3, #0]
 8014d1c:	f06f 0210 	mvn.w	r2, #16
 8014d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	2208      	movs	r2, #8
 8014d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	681b      	ldr	r3, [r3, #0]
 8014d2c:	69db      	ldr	r3, [r3, #28]
 8014d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	d003      	beq.n	8014d3e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014d36:	6878      	ldr	r0, [r7, #4]
 8014d38:	f000 f942 	bl	8014fc0 <HAL_TIM_IC_CaptureCallback>
 8014d3c:	e005      	b.n	8014d4a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8014d3e:	6878      	ldr	r0, [r7, #4]
 8014d40:	f000 f934 	bl	8014fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014d44:	6878      	ldr	r0, [r7, #4]
 8014d46:	f000 f945 	bl	8014fd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	691b      	ldr	r3, [r3, #16]
 8014d56:	f003 0301 	and.w	r3, r3, #1
 8014d5a:	2b01      	cmp	r3, #1
 8014d5c:	d10e      	bne.n	8014d7c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	681b      	ldr	r3, [r3, #0]
 8014d62:	68db      	ldr	r3, [r3, #12]
 8014d64:	f003 0301 	and.w	r3, r3, #1
 8014d68:	2b01      	cmp	r3, #1
 8014d6a:	d107      	bne.n	8014d7c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	681b      	ldr	r3, [r3, #0]
 8014d70:	f06f 0201 	mvn.w	r2, #1
 8014d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8014d76:	6878      	ldr	r0, [r7, #4]
 8014d78:	f016 f99a 	bl	802b0b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	681b      	ldr	r3, [r3, #0]
 8014d80:	691b      	ldr	r3, [r3, #16]
 8014d82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014d86:	2b80      	cmp	r3, #128	; 0x80
 8014d88:	d10e      	bne.n	8014da8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	681b      	ldr	r3, [r3, #0]
 8014d8e:	68db      	ldr	r3, [r3, #12]
 8014d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014d94:	2b80      	cmp	r3, #128	; 0x80
 8014d96:	d107      	bne.n	8014da8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	681b      	ldr	r3, [r3, #0]
 8014d9c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8014da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8014da2:	6878      	ldr	r0, [r7, #4]
 8014da4:	f000 fafc 	bl	80153a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	691b      	ldr	r3, [r3, #16]
 8014dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014db6:	d10e      	bne.n	8014dd6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	681b      	ldr	r3, [r3, #0]
 8014dbc:	68db      	ldr	r3, [r3, #12]
 8014dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014dc2:	2b80      	cmp	r3, #128	; 0x80
 8014dc4:	d107      	bne.n	8014dd6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	681b      	ldr	r3, [r3, #0]
 8014dca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8014dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8014dd0:	6878      	ldr	r0, [r7, #4]
 8014dd2:	f000 faef 	bl	80153b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	681b      	ldr	r3, [r3, #0]
 8014dda:	691b      	ldr	r3, [r3, #16]
 8014ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014de0:	2b40      	cmp	r3, #64	; 0x40
 8014de2:	d10e      	bne.n	8014e02 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	681b      	ldr	r3, [r3, #0]
 8014de8:	68db      	ldr	r3, [r3, #12]
 8014dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014dee:	2b40      	cmp	r3, #64	; 0x40
 8014df0:	d107      	bne.n	8014e02 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8014df2:	687b      	ldr	r3, [r7, #4]
 8014df4:	681b      	ldr	r3, [r3, #0]
 8014df6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8014dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8014dfc:	6878      	ldr	r0, [r7, #4]
 8014dfe:	f000 f8f3 	bl	8014fe8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	691b      	ldr	r3, [r3, #16]
 8014e08:	f003 0320 	and.w	r3, r3, #32
 8014e0c:	2b20      	cmp	r3, #32
 8014e0e:	d10e      	bne.n	8014e2e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	681b      	ldr	r3, [r3, #0]
 8014e14:	68db      	ldr	r3, [r3, #12]
 8014e16:	f003 0320 	and.w	r3, r3, #32
 8014e1a:	2b20      	cmp	r3, #32
 8014e1c:	d107      	bne.n	8014e2e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	681b      	ldr	r3, [r3, #0]
 8014e22:	f06f 0220 	mvn.w	r2, #32
 8014e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8014e28:	6878      	ldr	r0, [r7, #4]
 8014e2a:	f000 faaf 	bl	801538c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8014e2e:	bf00      	nop
 8014e30:	3708      	adds	r7, #8
 8014e32:	46bd      	mov	sp, r7
 8014e34:	bd80      	pop	{r7, pc}
	...

08014e38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8014e38:	b580      	push	{r7, lr}
 8014e3a:	b084      	sub	sp, #16
 8014e3c:	af00      	add	r7, sp, #0
 8014e3e:	6078      	str	r0, [r7, #4]
 8014e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014e48:	2b01      	cmp	r3, #1
 8014e4a:	d101      	bne.n	8014e50 <HAL_TIM_ConfigClockSource+0x18>
 8014e4c:	2302      	movs	r3, #2
 8014e4e:	e0a6      	b.n	8014f9e <HAL_TIM_ConfigClockSource+0x166>
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	2201      	movs	r2, #1
 8014e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	2202      	movs	r2, #2
 8014e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	681b      	ldr	r3, [r3, #0]
 8014e64:	689b      	ldr	r3, [r3, #8]
 8014e66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8014e68:	68fa      	ldr	r2, [r7, #12]
 8014e6a:	4b4f      	ldr	r3, [pc, #316]	; (8014fa8 <HAL_TIM_ConfigClockSource+0x170>)
 8014e6c:	4013      	ands	r3, r2
 8014e6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014e70:	68fb      	ldr	r3, [r7, #12]
 8014e72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8014e76:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	681b      	ldr	r3, [r3, #0]
 8014e7c:	68fa      	ldr	r2, [r7, #12]
 8014e7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8014e80:	683b      	ldr	r3, [r7, #0]
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	2b40      	cmp	r3, #64	; 0x40
 8014e86:	d067      	beq.n	8014f58 <HAL_TIM_ConfigClockSource+0x120>
 8014e88:	2b40      	cmp	r3, #64	; 0x40
 8014e8a:	d80b      	bhi.n	8014ea4 <HAL_TIM_ConfigClockSource+0x6c>
 8014e8c:	2b10      	cmp	r3, #16
 8014e8e:	d073      	beq.n	8014f78 <HAL_TIM_ConfigClockSource+0x140>
 8014e90:	2b10      	cmp	r3, #16
 8014e92:	d802      	bhi.n	8014e9a <HAL_TIM_ConfigClockSource+0x62>
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d06f      	beq.n	8014f78 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8014e98:	e078      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8014e9a:	2b20      	cmp	r3, #32
 8014e9c:	d06c      	beq.n	8014f78 <HAL_TIM_ConfigClockSource+0x140>
 8014e9e:	2b30      	cmp	r3, #48	; 0x30
 8014ea0:	d06a      	beq.n	8014f78 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8014ea2:	e073      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8014ea4:	2b70      	cmp	r3, #112	; 0x70
 8014ea6:	d00d      	beq.n	8014ec4 <HAL_TIM_ConfigClockSource+0x8c>
 8014ea8:	2b70      	cmp	r3, #112	; 0x70
 8014eaa:	d804      	bhi.n	8014eb6 <HAL_TIM_ConfigClockSource+0x7e>
 8014eac:	2b50      	cmp	r3, #80	; 0x50
 8014eae:	d033      	beq.n	8014f18 <HAL_TIM_ConfigClockSource+0xe0>
 8014eb0:	2b60      	cmp	r3, #96	; 0x60
 8014eb2:	d041      	beq.n	8014f38 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8014eb4:	e06a      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8014eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014eba:	d066      	beq.n	8014f8a <HAL_TIM_ConfigClockSource+0x152>
 8014ebc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014ec0:	d017      	beq.n	8014ef2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8014ec2:	e063      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	6818      	ldr	r0, [r3, #0]
 8014ec8:	683b      	ldr	r3, [r7, #0]
 8014eca:	6899      	ldr	r1, [r3, #8]
 8014ecc:	683b      	ldr	r3, [r7, #0]
 8014ece:	685a      	ldr	r2, [r3, #4]
 8014ed0:	683b      	ldr	r3, [r7, #0]
 8014ed2:	68db      	ldr	r3, [r3, #12]
 8014ed4:	f000 f9ac 	bl	8015230 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	689b      	ldr	r3, [r3, #8]
 8014ede:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8014ee0:	68fb      	ldr	r3, [r7, #12]
 8014ee2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8014ee6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	681b      	ldr	r3, [r3, #0]
 8014eec:	68fa      	ldr	r2, [r7, #12]
 8014eee:	609a      	str	r2, [r3, #8]
      break;
 8014ef0:	e04c      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	6818      	ldr	r0, [r3, #0]
 8014ef6:	683b      	ldr	r3, [r7, #0]
 8014ef8:	6899      	ldr	r1, [r3, #8]
 8014efa:	683b      	ldr	r3, [r7, #0]
 8014efc:	685a      	ldr	r2, [r3, #4]
 8014efe:	683b      	ldr	r3, [r7, #0]
 8014f00:	68db      	ldr	r3, [r3, #12]
 8014f02:	f000 f995 	bl	8015230 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	681b      	ldr	r3, [r3, #0]
 8014f0a:	687a      	ldr	r2, [r7, #4]
 8014f0c:	6812      	ldr	r2, [r2, #0]
 8014f0e:	6892      	ldr	r2, [r2, #8]
 8014f10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8014f14:	609a      	str	r2, [r3, #8]
      break;
 8014f16:	e039      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	6818      	ldr	r0, [r3, #0]
 8014f1c:	683b      	ldr	r3, [r7, #0]
 8014f1e:	6859      	ldr	r1, [r3, #4]
 8014f20:	683b      	ldr	r3, [r7, #0]
 8014f22:	68db      	ldr	r3, [r3, #12]
 8014f24:	461a      	mov	r2, r3
 8014f26:	f000 f909 	bl	801513c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	681b      	ldr	r3, [r3, #0]
 8014f2e:	2150      	movs	r1, #80	; 0x50
 8014f30:	4618      	mov	r0, r3
 8014f32:	f000 f962 	bl	80151fa <TIM_ITRx_SetConfig>
      break;
 8014f36:	e029      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	6818      	ldr	r0, [r3, #0]
 8014f3c:	683b      	ldr	r3, [r7, #0]
 8014f3e:	6859      	ldr	r1, [r3, #4]
 8014f40:	683b      	ldr	r3, [r7, #0]
 8014f42:	68db      	ldr	r3, [r3, #12]
 8014f44:	461a      	mov	r2, r3
 8014f46:	f000 f928 	bl	801519a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	681b      	ldr	r3, [r3, #0]
 8014f4e:	2160      	movs	r1, #96	; 0x60
 8014f50:	4618      	mov	r0, r3
 8014f52:	f000 f952 	bl	80151fa <TIM_ITRx_SetConfig>
      break;
 8014f56:	e019      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	6818      	ldr	r0, [r3, #0]
 8014f5c:	683b      	ldr	r3, [r7, #0]
 8014f5e:	6859      	ldr	r1, [r3, #4]
 8014f60:	683b      	ldr	r3, [r7, #0]
 8014f62:	68db      	ldr	r3, [r3, #12]
 8014f64:	461a      	mov	r2, r3
 8014f66:	f000 f8e9 	bl	801513c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	2140      	movs	r1, #64	; 0x40
 8014f70:	4618      	mov	r0, r3
 8014f72:	f000 f942 	bl	80151fa <TIM_ITRx_SetConfig>
      break;
 8014f76:	e009      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	681a      	ldr	r2, [r3, #0]
 8014f7c:	683b      	ldr	r3, [r7, #0]
 8014f7e:	681b      	ldr	r3, [r3, #0]
 8014f80:	4619      	mov	r1, r3
 8014f82:	4610      	mov	r0, r2
 8014f84:	f000 f939 	bl	80151fa <TIM_ITRx_SetConfig>
        break;
 8014f88:	e000      	b.n	8014f8c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8014f8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8014f8c:	687b      	ldr	r3, [r7, #4]
 8014f8e:	2201      	movs	r2, #1
 8014f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	2200      	movs	r2, #0
 8014f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8014f9c:	2300      	movs	r3, #0
}
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	3710      	adds	r7, #16
 8014fa2:	46bd      	mov	sp, r7
 8014fa4:	bd80      	pop	{r7, pc}
 8014fa6:	bf00      	nop
 8014fa8:	fffeff88 	.word	0xfffeff88

08014fac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8014fac:	b480      	push	{r7}
 8014fae:	b083      	sub	sp, #12
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8014fb4:	bf00      	nop
 8014fb6:	370c      	adds	r7, #12
 8014fb8:	46bd      	mov	sp, r7
 8014fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fbe:	4770      	bx	lr

08014fc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8014fc0:	b480      	push	{r7}
 8014fc2:	b083      	sub	sp, #12
 8014fc4:	af00      	add	r7, sp, #0
 8014fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8014fc8:	bf00      	nop
 8014fca:	370c      	adds	r7, #12
 8014fcc:	46bd      	mov	sp, r7
 8014fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fd2:	4770      	bx	lr

08014fd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8014fd4:	b480      	push	{r7}
 8014fd6:	b083      	sub	sp, #12
 8014fd8:	af00      	add	r7, sp, #0
 8014fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8014fdc:	bf00      	nop
 8014fde:	370c      	adds	r7, #12
 8014fe0:	46bd      	mov	sp, r7
 8014fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fe6:	4770      	bx	lr

08014fe8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8014fe8:	b480      	push	{r7}
 8014fea:	b083      	sub	sp, #12
 8014fec:	af00      	add	r7, sp, #0
 8014fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8014ff0:	bf00      	nop
 8014ff2:	370c      	adds	r7, #12
 8014ff4:	46bd      	mov	sp, r7
 8014ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ffa:	4770      	bx	lr

08014ffc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8014ffc:	b480      	push	{r7}
 8014ffe:	b085      	sub	sp, #20
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
 8015004:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8015006:	687b      	ldr	r3, [r7, #4]
 8015008:	681b      	ldr	r3, [r3, #0]
 801500a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	4a40      	ldr	r2, [pc, #256]	; (8015110 <TIM_Base_SetConfig+0x114>)
 8015010:	4293      	cmp	r3, r2
 8015012:	d013      	beq.n	801503c <TIM_Base_SetConfig+0x40>
 8015014:	687b      	ldr	r3, [r7, #4]
 8015016:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801501a:	d00f      	beq.n	801503c <TIM_Base_SetConfig+0x40>
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	4a3d      	ldr	r2, [pc, #244]	; (8015114 <TIM_Base_SetConfig+0x118>)
 8015020:	4293      	cmp	r3, r2
 8015022:	d00b      	beq.n	801503c <TIM_Base_SetConfig+0x40>
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	4a3c      	ldr	r2, [pc, #240]	; (8015118 <TIM_Base_SetConfig+0x11c>)
 8015028:	4293      	cmp	r3, r2
 801502a:	d007      	beq.n	801503c <TIM_Base_SetConfig+0x40>
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	4a3b      	ldr	r2, [pc, #236]	; (801511c <TIM_Base_SetConfig+0x120>)
 8015030:	4293      	cmp	r3, r2
 8015032:	d003      	beq.n	801503c <TIM_Base_SetConfig+0x40>
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	4a3a      	ldr	r2, [pc, #232]	; (8015120 <TIM_Base_SetConfig+0x124>)
 8015038:	4293      	cmp	r3, r2
 801503a:	d108      	bne.n	801504e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8015042:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8015044:	683b      	ldr	r3, [r7, #0]
 8015046:	685b      	ldr	r3, [r3, #4]
 8015048:	68fa      	ldr	r2, [r7, #12]
 801504a:	4313      	orrs	r3, r2
 801504c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	4a2f      	ldr	r2, [pc, #188]	; (8015110 <TIM_Base_SetConfig+0x114>)
 8015052:	4293      	cmp	r3, r2
 8015054:	d02b      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801505c:	d027      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	4a2c      	ldr	r2, [pc, #176]	; (8015114 <TIM_Base_SetConfig+0x118>)
 8015062:	4293      	cmp	r3, r2
 8015064:	d023      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	4a2b      	ldr	r2, [pc, #172]	; (8015118 <TIM_Base_SetConfig+0x11c>)
 801506a:	4293      	cmp	r3, r2
 801506c:	d01f      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 801506e:	687b      	ldr	r3, [r7, #4]
 8015070:	4a2a      	ldr	r2, [pc, #168]	; (801511c <TIM_Base_SetConfig+0x120>)
 8015072:	4293      	cmp	r3, r2
 8015074:	d01b      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	4a29      	ldr	r2, [pc, #164]	; (8015120 <TIM_Base_SetConfig+0x124>)
 801507a:	4293      	cmp	r3, r2
 801507c:	d017      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	4a28      	ldr	r2, [pc, #160]	; (8015124 <TIM_Base_SetConfig+0x128>)
 8015082:	4293      	cmp	r3, r2
 8015084:	d013      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 8015086:	687b      	ldr	r3, [r7, #4]
 8015088:	4a27      	ldr	r2, [pc, #156]	; (8015128 <TIM_Base_SetConfig+0x12c>)
 801508a:	4293      	cmp	r3, r2
 801508c:	d00f      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	4a26      	ldr	r2, [pc, #152]	; (801512c <TIM_Base_SetConfig+0x130>)
 8015092:	4293      	cmp	r3, r2
 8015094:	d00b      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	4a25      	ldr	r2, [pc, #148]	; (8015130 <TIM_Base_SetConfig+0x134>)
 801509a:	4293      	cmp	r3, r2
 801509c:	d007      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	4a24      	ldr	r2, [pc, #144]	; (8015134 <TIM_Base_SetConfig+0x138>)
 80150a2:	4293      	cmp	r3, r2
 80150a4:	d003      	beq.n	80150ae <TIM_Base_SetConfig+0xb2>
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	4a23      	ldr	r2, [pc, #140]	; (8015138 <TIM_Base_SetConfig+0x13c>)
 80150aa:	4293      	cmp	r3, r2
 80150ac:	d108      	bne.n	80150c0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80150ae:	68fb      	ldr	r3, [r7, #12]
 80150b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80150b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80150b6:	683b      	ldr	r3, [r7, #0]
 80150b8:	68db      	ldr	r3, [r3, #12]
 80150ba:	68fa      	ldr	r2, [r7, #12]
 80150bc:	4313      	orrs	r3, r2
 80150be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80150c0:	68fb      	ldr	r3, [r7, #12]
 80150c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80150c6:	683b      	ldr	r3, [r7, #0]
 80150c8:	695b      	ldr	r3, [r3, #20]
 80150ca:	4313      	orrs	r3, r2
 80150cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	68fa      	ldr	r2, [r7, #12]
 80150d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80150d4:	683b      	ldr	r3, [r7, #0]
 80150d6:	689a      	ldr	r2, [r3, #8]
 80150d8:	687b      	ldr	r3, [r7, #4]
 80150da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80150dc:	683b      	ldr	r3, [r7, #0]
 80150de:	681a      	ldr	r2, [r3, #0]
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80150e4:	687b      	ldr	r3, [r7, #4]
 80150e6:	4a0a      	ldr	r2, [pc, #40]	; (8015110 <TIM_Base_SetConfig+0x114>)
 80150e8:	4293      	cmp	r3, r2
 80150ea:	d003      	beq.n	80150f4 <TIM_Base_SetConfig+0xf8>
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	4a0c      	ldr	r2, [pc, #48]	; (8015120 <TIM_Base_SetConfig+0x124>)
 80150f0:	4293      	cmp	r3, r2
 80150f2:	d103      	bne.n	80150fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80150f4:	683b      	ldr	r3, [r7, #0]
 80150f6:	691a      	ldr	r2, [r3, #16]
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	2201      	movs	r2, #1
 8015100:	615a      	str	r2, [r3, #20]
}
 8015102:	bf00      	nop
 8015104:	3714      	adds	r7, #20
 8015106:	46bd      	mov	sp, r7
 8015108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801510c:	4770      	bx	lr
 801510e:	bf00      	nop
 8015110:	40010000 	.word	0x40010000
 8015114:	40000400 	.word	0x40000400
 8015118:	40000800 	.word	0x40000800
 801511c:	40000c00 	.word	0x40000c00
 8015120:	40010400 	.word	0x40010400
 8015124:	40014000 	.word	0x40014000
 8015128:	40014400 	.word	0x40014400
 801512c:	40014800 	.word	0x40014800
 8015130:	40001800 	.word	0x40001800
 8015134:	40001c00 	.word	0x40001c00
 8015138:	40002000 	.word	0x40002000

0801513c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801513c:	b480      	push	{r7}
 801513e:	b087      	sub	sp, #28
 8015140:	af00      	add	r7, sp, #0
 8015142:	60f8      	str	r0, [r7, #12]
 8015144:	60b9      	str	r1, [r7, #8]
 8015146:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8015148:	68fb      	ldr	r3, [r7, #12]
 801514a:	6a1b      	ldr	r3, [r3, #32]
 801514c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801514e:	68fb      	ldr	r3, [r7, #12]
 8015150:	6a1b      	ldr	r3, [r3, #32]
 8015152:	f023 0201 	bic.w	r2, r3, #1
 8015156:	68fb      	ldr	r3, [r7, #12]
 8015158:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801515a:	68fb      	ldr	r3, [r7, #12]
 801515c:	699b      	ldr	r3, [r3, #24]
 801515e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8015160:	693b      	ldr	r3, [r7, #16]
 8015162:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8015166:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	011b      	lsls	r3, r3, #4
 801516c:	693a      	ldr	r2, [r7, #16]
 801516e:	4313      	orrs	r3, r2
 8015170:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8015172:	697b      	ldr	r3, [r7, #20]
 8015174:	f023 030a 	bic.w	r3, r3, #10
 8015178:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801517a:	697a      	ldr	r2, [r7, #20]
 801517c:	68bb      	ldr	r3, [r7, #8]
 801517e:	4313      	orrs	r3, r2
 8015180:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8015182:	68fb      	ldr	r3, [r7, #12]
 8015184:	693a      	ldr	r2, [r7, #16]
 8015186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8015188:	68fb      	ldr	r3, [r7, #12]
 801518a:	697a      	ldr	r2, [r7, #20]
 801518c:	621a      	str	r2, [r3, #32]
}
 801518e:	bf00      	nop
 8015190:	371c      	adds	r7, #28
 8015192:	46bd      	mov	sp, r7
 8015194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015198:	4770      	bx	lr

0801519a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801519a:	b480      	push	{r7}
 801519c:	b087      	sub	sp, #28
 801519e:	af00      	add	r7, sp, #0
 80151a0:	60f8      	str	r0, [r7, #12]
 80151a2:	60b9      	str	r1, [r7, #8]
 80151a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	6a1b      	ldr	r3, [r3, #32]
 80151aa:	f023 0210 	bic.w	r2, r3, #16
 80151ae:	68fb      	ldr	r3, [r7, #12]
 80151b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80151b2:	68fb      	ldr	r3, [r7, #12]
 80151b4:	699b      	ldr	r3, [r3, #24]
 80151b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80151b8:	68fb      	ldr	r3, [r7, #12]
 80151ba:	6a1b      	ldr	r3, [r3, #32]
 80151bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80151be:	697b      	ldr	r3, [r7, #20]
 80151c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80151c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	031b      	lsls	r3, r3, #12
 80151ca:	697a      	ldr	r2, [r7, #20]
 80151cc:	4313      	orrs	r3, r2
 80151ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80151d0:	693b      	ldr	r3, [r7, #16]
 80151d2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80151d6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80151d8:	68bb      	ldr	r3, [r7, #8]
 80151da:	011b      	lsls	r3, r3, #4
 80151dc:	693a      	ldr	r2, [r7, #16]
 80151de:	4313      	orrs	r3, r2
 80151e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80151e2:	68fb      	ldr	r3, [r7, #12]
 80151e4:	697a      	ldr	r2, [r7, #20]
 80151e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80151e8:	68fb      	ldr	r3, [r7, #12]
 80151ea:	693a      	ldr	r2, [r7, #16]
 80151ec:	621a      	str	r2, [r3, #32]
}
 80151ee:	bf00      	nop
 80151f0:	371c      	adds	r7, #28
 80151f2:	46bd      	mov	sp, r7
 80151f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151f8:	4770      	bx	lr

080151fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80151fa:	b480      	push	{r7}
 80151fc:	b085      	sub	sp, #20
 80151fe:	af00      	add	r7, sp, #0
 8015200:	6078      	str	r0, [r7, #4]
 8015202:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	689b      	ldr	r3, [r3, #8]
 8015208:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801520a:	68fb      	ldr	r3, [r7, #12]
 801520c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8015210:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8015212:	683a      	ldr	r2, [r7, #0]
 8015214:	68fb      	ldr	r3, [r7, #12]
 8015216:	4313      	orrs	r3, r2
 8015218:	f043 0307 	orr.w	r3, r3, #7
 801521c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	68fa      	ldr	r2, [r7, #12]
 8015222:	609a      	str	r2, [r3, #8]
}
 8015224:	bf00      	nop
 8015226:	3714      	adds	r7, #20
 8015228:	46bd      	mov	sp, r7
 801522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801522e:	4770      	bx	lr

08015230 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8015230:	b480      	push	{r7}
 8015232:	b087      	sub	sp, #28
 8015234:	af00      	add	r7, sp, #0
 8015236:	60f8      	str	r0, [r7, #12]
 8015238:	60b9      	str	r1, [r7, #8]
 801523a:	607a      	str	r2, [r7, #4]
 801523c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	689b      	ldr	r3, [r3, #8]
 8015242:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8015244:	697b      	ldr	r3, [r7, #20]
 8015246:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801524a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801524c:	683b      	ldr	r3, [r7, #0]
 801524e:	021a      	lsls	r2, r3, #8
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	431a      	orrs	r2, r3
 8015254:	68bb      	ldr	r3, [r7, #8]
 8015256:	4313      	orrs	r3, r2
 8015258:	697a      	ldr	r2, [r7, #20]
 801525a:	4313      	orrs	r3, r2
 801525c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801525e:	68fb      	ldr	r3, [r7, #12]
 8015260:	697a      	ldr	r2, [r7, #20]
 8015262:	609a      	str	r2, [r3, #8]
}
 8015264:	bf00      	nop
 8015266:	371c      	adds	r7, #28
 8015268:	46bd      	mov	sp, r7
 801526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801526e:	4770      	bx	lr

08015270 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8015270:	b480      	push	{r7}
 8015272:	b085      	sub	sp, #20
 8015274:	af00      	add	r7, sp, #0
 8015276:	6078      	str	r0, [r7, #4]
 8015278:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8015280:	2b01      	cmp	r3, #1
 8015282:	d101      	bne.n	8015288 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8015284:	2302      	movs	r3, #2
 8015286:	e06d      	b.n	8015364 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	2201      	movs	r2, #1
 801528c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8015290:	687b      	ldr	r3, [r7, #4]
 8015292:	2202      	movs	r2, #2
 8015294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	681b      	ldr	r3, [r3, #0]
 801529c:	685b      	ldr	r3, [r3, #4]
 801529e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	681b      	ldr	r3, [r3, #0]
 80152a4:	689b      	ldr	r3, [r3, #8]
 80152a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	681b      	ldr	r3, [r3, #0]
 80152ac:	4a30      	ldr	r2, [pc, #192]	; (8015370 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80152ae:	4293      	cmp	r3, r2
 80152b0:	d004      	beq.n	80152bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80152b2:	687b      	ldr	r3, [r7, #4]
 80152b4:	681b      	ldr	r3, [r3, #0]
 80152b6:	4a2f      	ldr	r2, [pc, #188]	; (8015374 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80152b8:	4293      	cmp	r3, r2
 80152ba:	d108      	bne.n	80152ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80152bc:	68fb      	ldr	r3, [r7, #12]
 80152be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80152c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80152c4:	683b      	ldr	r3, [r7, #0]
 80152c6:	685b      	ldr	r3, [r3, #4]
 80152c8:	68fa      	ldr	r2, [r7, #12]
 80152ca:	4313      	orrs	r3, r2
 80152cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80152ce:	68fb      	ldr	r3, [r7, #12]
 80152d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80152d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80152d6:	683b      	ldr	r3, [r7, #0]
 80152d8:	681b      	ldr	r3, [r3, #0]
 80152da:	68fa      	ldr	r2, [r7, #12]
 80152dc:	4313      	orrs	r3, r2
 80152de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	681b      	ldr	r3, [r3, #0]
 80152e4:	68fa      	ldr	r2, [r7, #12]
 80152e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	681b      	ldr	r3, [r3, #0]
 80152ec:	4a20      	ldr	r2, [pc, #128]	; (8015370 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80152ee:	4293      	cmp	r3, r2
 80152f0:	d022      	beq.n	8015338 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	681b      	ldr	r3, [r3, #0]
 80152f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80152fa:	d01d      	beq.n	8015338 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	681b      	ldr	r3, [r3, #0]
 8015300:	4a1d      	ldr	r2, [pc, #116]	; (8015378 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8015302:	4293      	cmp	r3, r2
 8015304:	d018      	beq.n	8015338 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8015306:	687b      	ldr	r3, [r7, #4]
 8015308:	681b      	ldr	r3, [r3, #0]
 801530a:	4a1c      	ldr	r2, [pc, #112]	; (801537c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 801530c:	4293      	cmp	r3, r2
 801530e:	d013      	beq.n	8015338 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	681b      	ldr	r3, [r3, #0]
 8015314:	4a1a      	ldr	r2, [pc, #104]	; (8015380 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8015316:	4293      	cmp	r3, r2
 8015318:	d00e      	beq.n	8015338 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	4a15      	ldr	r2, [pc, #84]	; (8015374 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8015320:	4293      	cmp	r3, r2
 8015322:	d009      	beq.n	8015338 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	681b      	ldr	r3, [r3, #0]
 8015328:	4a16      	ldr	r2, [pc, #88]	; (8015384 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801532a:	4293      	cmp	r3, r2
 801532c:	d004      	beq.n	8015338 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	681b      	ldr	r3, [r3, #0]
 8015332:	4a15      	ldr	r2, [pc, #84]	; (8015388 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8015334:	4293      	cmp	r3, r2
 8015336:	d10c      	bne.n	8015352 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8015338:	68bb      	ldr	r3, [r7, #8]
 801533a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801533e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8015340:	683b      	ldr	r3, [r7, #0]
 8015342:	689b      	ldr	r3, [r3, #8]
 8015344:	68ba      	ldr	r2, [r7, #8]
 8015346:	4313      	orrs	r3, r2
 8015348:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	681b      	ldr	r3, [r3, #0]
 801534e:	68ba      	ldr	r2, [r7, #8]
 8015350:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8015352:	687b      	ldr	r3, [r7, #4]
 8015354:	2201      	movs	r2, #1
 8015356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	2200      	movs	r2, #0
 801535e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8015362:	2300      	movs	r3, #0
}
 8015364:	4618      	mov	r0, r3
 8015366:	3714      	adds	r7, #20
 8015368:	46bd      	mov	sp, r7
 801536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801536e:	4770      	bx	lr
 8015370:	40010000 	.word	0x40010000
 8015374:	40010400 	.word	0x40010400
 8015378:	40000400 	.word	0x40000400
 801537c:	40000800 	.word	0x40000800
 8015380:	40000c00 	.word	0x40000c00
 8015384:	40014000 	.word	0x40014000
 8015388:	40001800 	.word	0x40001800

0801538c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801538c:	b480      	push	{r7}
 801538e:	b083      	sub	sp, #12
 8015390:	af00      	add	r7, sp, #0
 8015392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8015394:	bf00      	nop
 8015396:	370c      	adds	r7, #12
 8015398:	46bd      	mov	sp, r7
 801539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801539e:	4770      	bx	lr

080153a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80153a0:	b480      	push	{r7}
 80153a2:	b083      	sub	sp, #12
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80153a8:	bf00      	nop
 80153aa:	370c      	adds	r7, #12
 80153ac:	46bd      	mov	sp, r7
 80153ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b2:	4770      	bx	lr

080153b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80153b4:	b480      	push	{r7}
 80153b6:	b083      	sub	sp, #12
 80153b8:	af00      	add	r7, sp, #0
 80153ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80153bc:	bf00      	nop
 80153be:	370c      	adds	r7, #12
 80153c0:	46bd      	mov	sp, r7
 80153c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153c6:	4770      	bx	lr

080153c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80153c8:	b580      	push	{r7, lr}
 80153ca:	b082      	sub	sp, #8
 80153cc:	af00      	add	r7, sp, #0
 80153ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d101      	bne.n	80153da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80153d6:	2301      	movs	r3, #1
 80153d8:	e040      	b.n	801545c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80153da:	687b      	ldr	r3, [r7, #4]
 80153dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80153de:	2b00      	cmp	r3, #0
 80153e0:	d106      	bne.n	80153f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	2200      	movs	r2, #0
 80153e6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80153ea:	6878      	ldr	r0, [r7, #4]
 80153ec:	f015 fff8 	bl	802b3e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80153f0:	687b      	ldr	r3, [r7, #4]
 80153f2:	2224      	movs	r2, #36	; 0x24
 80153f4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	681b      	ldr	r3, [r3, #0]
 80153fa:	687a      	ldr	r2, [r7, #4]
 80153fc:	6812      	ldr	r2, [r2, #0]
 80153fe:	6812      	ldr	r2, [r2, #0]
 8015400:	f022 0201 	bic.w	r2, r2, #1
 8015404:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8015406:	6878      	ldr	r0, [r7, #4]
 8015408:	f000 f98e 	bl	8015728 <UART_SetConfig>
 801540c:	4603      	mov	r3, r0
 801540e:	2b01      	cmp	r3, #1
 8015410:	d101      	bne.n	8015416 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8015412:	2301      	movs	r3, #1
 8015414:	e022      	b.n	801545c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801541a:	2b00      	cmp	r3, #0
 801541c:	d002      	beq.n	8015424 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 801541e:	6878      	ldr	r0, [r7, #4]
 8015420:	f000 fbe2 	bl	8015be8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	681b      	ldr	r3, [r3, #0]
 8015428:	687a      	ldr	r2, [r7, #4]
 801542a:	6812      	ldr	r2, [r2, #0]
 801542c:	6852      	ldr	r2, [r2, #4]
 801542e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8015432:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	681b      	ldr	r3, [r3, #0]
 8015438:	687a      	ldr	r2, [r7, #4]
 801543a:	6812      	ldr	r2, [r2, #0]
 801543c:	6892      	ldr	r2, [r2, #8]
 801543e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8015442:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	681b      	ldr	r3, [r3, #0]
 8015448:	687a      	ldr	r2, [r7, #4]
 801544a:	6812      	ldr	r2, [r2, #0]
 801544c:	6812      	ldr	r2, [r2, #0]
 801544e:	f042 0201 	orr.w	r2, r2, #1
 8015452:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8015454:	6878      	ldr	r0, [r7, #4]
 8015456:	f000 fc69 	bl	8015d2c <UART_CheckIdleState>
 801545a:	4603      	mov	r3, r0
}
 801545c:	4618      	mov	r0, r3
 801545e:	3708      	adds	r7, #8
 8015460:	46bd      	mov	sp, r7
 8015462:	bd80      	pop	{r7, pc}

08015464 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015464:	b580      	push	{r7, lr}
 8015466:	b08a      	sub	sp, #40	; 0x28
 8015468:	af02      	add	r7, sp, #8
 801546a:	60f8      	str	r0, [r7, #12]
 801546c:	60b9      	str	r1, [r7, #8]
 801546e:	603b      	str	r3, [r7, #0]
 8015470:	4613      	mov	r3, r2
 8015472:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8015474:	68fb      	ldr	r3, [r7, #12]
 8015476:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015478:	2b20      	cmp	r3, #32
 801547a:	d17f      	bne.n	801557c <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 801547c:	68bb      	ldr	r3, [r7, #8]
 801547e:	2b00      	cmp	r3, #0
 8015480:	d002      	beq.n	8015488 <HAL_UART_Transmit+0x24>
 8015482:	88fb      	ldrh	r3, [r7, #6]
 8015484:	2b00      	cmp	r3, #0
 8015486:	d101      	bne.n	801548c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8015488:	2301      	movs	r3, #1
 801548a:	e078      	b.n	801557e <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8015492:	2b01      	cmp	r3, #1
 8015494:	d101      	bne.n	801549a <HAL_UART_Transmit+0x36>
 8015496:	2302      	movs	r3, #2
 8015498:	e071      	b.n	801557e <HAL_UART_Transmit+0x11a>
 801549a:	68fb      	ldr	r3, [r7, #12]
 801549c:	2201      	movs	r2, #1
 801549e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	2200      	movs	r2, #0
 80154a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80154aa:	68fb      	ldr	r3, [r7, #12]
 80154ac:	2221      	movs	r2, #33	; 0x21
 80154ae:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80154b0:	f7fb fbc2 	bl	8010c38 <HAL_GetTick>
 80154b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80154b6:	68fb      	ldr	r3, [r7, #12]
 80154b8:	88fa      	ldrh	r2, [r7, #6]
 80154ba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80154be:	68fb      	ldr	r3, [r7, #12]
 80154c0:	88fa      	ldrh	r2, [r7, #6]
 80154c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80154c6:	68fb      	ldr	r3, [r7, #12]
 80154c8:	689b      	ldr	r3, [r3, #8]
 80154ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80154ce:	d108      	bne.n	80154e2 <HAL_UART_Transmit+0x7e>
 80154d0:	68fb      	ldr	r3, [r7, #12]
 80154d2:	691b      	ldr	r3, [r3, #16]
 80154d4:	2b00      	cmp	r3, #0
 80154d6:	d104      	bne.n	80154e2 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80154d8:	2300      	movs	r3, #0
 80154da:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80154dc:	68bb      	ldr	r3, [r7, #8]
 80154de:	61bb      	str	r3, [r7, #24]
 80154e0:	e003      	b.n	80154ea <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80154e2:	68bb      	ldr	r3, [r7, #8]
 80154e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80154e6:	2300      	movs	r3, #0
 80154e8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80154ea:	68fb      	ldr	r3, [r7, #12]
 80154ec:	2200      	movs	r2, #0
 80154ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80154f2:	e02b      	b.n	801554c <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80154f4:	683b      	ldr	r3, [r7, #0]
 80154f6:	9300      	str	r3, [sp, #0]
 80154f8:	697b      	ldr	r3, [r7, #20]
 80154fa:	2200      	movs	r2, #0
 80154fc:	2180      	movs	r1, #128	; 0x80
 80154fe:	68f8      	ldr	r0, [r7, #12]
 8015500:	f000 fc5d 	bl	8015dbe <UART_WaitOnFlagUntilTimeout>
 8015504:	4603      	mov	r3, r0
 8015506:	2b00      	cmp	r3, #0
 8015508:	d001      	beq.n	801550e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 801550a:	2303      	movs	r3, #3
 801550c:	e037      	b.n	801557e <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 801550e:	69fb      	ldr	r3, [r7, #28]
 8015510:	2b00      	cmp	r3, #0
 8015512:	d10a      	bne.n	801552a <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8015514:	68fb      	ldr	r3, [r7, #12]
 8015516:	681b      	ldr	r3, [r3, #0]
 8015518:	69ba      	ldr	r2, [r7, #24]
 801551a:	8812      	ldrh	r2, [r2, #0]
 801551c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8015520:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8015522:	69bb      	ldr	r3, [r7, #24]
 8015524:	3302      	adds	r3, #2
 8015526:	61bb      	str	r3, [r7, #24]
 8015528:	e007      	b.n	801553a <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801552a:	68fb      	ldr	r3, [r7, #12]
 801552c:	681b      	ldr	r3, [r3, #0]
 801552e:	69fa      	ldr	r2, [r7, #28]
 8015530:	7812      	ldrb	r2, [r2, #0]
 8015532:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8015534:	69fb      	ldr	r3, [r7, #28]
 8015536:	3301      	adds	r3, #1
 8015538:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801553a:	68fb      	ldr	r3, [r7, #12]
 801553c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8015540:	b29b      	uxth	r3, r3
 8015542:	3b01      	subs	r3, #1
 8015544:	b29a      	uxth	r2, r3
 8015546:	68fb      	ldr	r3, [r7, #12]
 8015548:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8015552:	b29b      	uxth	r3, r3
 8015554:	2b00      	cmp	r3, #0
 8015556:	d1cd      	bne.n	80154f4 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8015558:	683b      	ldr	r3, [r7, #0]
 801555a:	9300      	str	r3, [sp, #0]
 801555c:	697b      	ldr	r3, [r7, #20]
 801555e:	2200      	movs	r2, #0
 8015560:	2140      	movs	r1, #64	; 0x40
 8015562:	68f8      	ldr	r0, [r7, #12]
 8015564:	f000 fc2b 	bl	8015dbe <UART_WaitOnFlagUntilTimeout>
 8015568:	4603      	mov	r3, r0
 801556a:	2b00      	cmp	r3, #0
 801556c:	d001      	beq.n	8015572 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 801556e:	2303      	movs	r3, #3
 8015570:	e005      	b.n	801557e <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	2220      	movs	r2, #32
 8015576:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8015578:	2300      	movs	r3, #0
 801557a:	e000      	b.n	801557e <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 801557c:	2302      	movs	r3, #2
  }
}
 801557e:	4618      	mov	r0, r3
 8015580:	3720      	adds	r7, #32
 8015582:	46bd      	mov	sp, r7
 8015584:	bd80      	pop	{r7, pc}

08015586 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015586:	b580      	push	{r7, lr}
 8015588:	b08a      	sub	sp, #40	; 0x28
 801558a:	af02      	add	r7, sp, #8
 801558c:	60f8      	str	r0, [r7, #12]
 801558e:	60b9      	str	r1, [r7, #8]
 8015590:	603b      	str	r3, [r7, #0]
 8015592:	4613      	mov	r3, r2
 8015594:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8015596:	68fb      	ldr	r3, [r7, #12]
 8015598:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801559a:	2b20      	cmp	r3, #32
 801559c:	f040 80be 	bne.w	801571c <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 80155a0:	68bb      	ldr	r3, [r7, #8]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d002      	beq.n	80155ac <HAL_UART_Receive+0x26>
 80155a6:	88fb      	ldrh	r3, [r7, #6]
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	d101      	bne.n	80155b0 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80155ac:	2301      	movs	r3, #1
 80155ae:	e0b6      	b.n	801571e <HAL_UART_Receive+0x198>
    }

    __HAL_LOCK(huart);
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80155b6:	2b01      	cmp	r3, #1
 80155b8:	d101      	bne.n	80155be <HAL_UART_Receive+0x38>
 80155ba:	2302      	movs	r3, #2
 80155bc:	e0af      	b.n	801571e <HAL_UART_Receive+0x198>
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	2201      	movs	r2, #1
 80155c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	2200      	movs	r2, #0
 80155ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	2222      	movs	r2, #34	; 0x22
 80155d2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80155d4:	68fb      	ldr	r3, [r7, #12]
 80155d6:	2200      	movs	r2, #0
 80155d8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80155da:	f7fb fb2d 	bl	8010c38 <HAL_GetTick>
 80155de:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	88fa      	ldrh	r2, [r7, #6]
 80155e4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	88fa      	ldrh	r2, [r7, #6]
 80155ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	689b      	ldr	r3, [r3, #8]
 80155f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80155f8:	d10e      	bne.n	8015618 <HAL_UART_Receive+0x92>
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	691b      	ldr	r3, [r3, #16]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	d105      	bne.n	801560e <HAL_UART_Receive+0x88>
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	f240 12ff 	movw	r2, #511	; 0x1ff
 8015608:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 801560c:	e02d      	b.n	801566a <HAL_UART_Receive+0xe4>
 801560e:	68fb      	ldr	r3, [r7, #12]
 8015610:	22ff      	movs	r2, #255	; 0xff
 8015612:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8015616:	e028      	b.n	801566a <HAL_UART_Receive+0xe4>
 8015618:	68fb      	ldr	r3, [r7, #12]
 801561a:	689b      	ldr	r3, [r3, #8]
 801561c:	2b00      	cmp	r3, #0
 801561e:	d10d      	bne.n	801563c <HAL_UART_Receive+0xb6>
 8015620:	68fb      	ldr	r3, [r7, #12]
 8015622:	691b      	ldr	r3, [r3, #16]
 8015624:	2b00      	cmp	r3, #0
 8015626:	d104      	bne.n	8015632 <HAL_UART_Receive+0xac>
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	22ff      	movs	r2, #255	; 0xff
 801562c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8015630:	e01b      	b.n	801566a <HAL_UART_Receive+0xe4>
 8015632:	68fb      	ldr	r3, [r7, #12]
 8015634:	227f      	movs	r2, #127	; 0x7f
 8015636:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 801563a:	e016      	b.n	801566a <HAL_UART_Receive+0xe4>
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	689b      	ldr	r3, [r3, #8]
 8015640:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8015644:	d10d      	bne.n	8015662 <HAL_UART_Receive+0xdc>
 8015646:	68fb      	ldr	r3, [r7, #12]
 8015648:	691b      	ldr	r3, [r3, #16]
 801564a:	2b00      	cmp	r3, #0
 801564c:	d104      	bne.n	8015658 <HAL_UART_Receive+0xd2>
 801564e:	68fb      	ldr	r3, [r7, #12]
 8015650:	227f      	movs	r2, #127	; 0x7f
 8015652:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8015656:	e008      	b.n	801566a <HAL_UART_Receive+0xe4>
 8015658:	68fb      	ldr	r3, [r7, #12]
 801565a:	223f      	movs	r2, #63	; 0x3f
 801565c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8015660:	e003      	b.n	801566a <HAL_UART_Receive+0xe4>
 8015662:	68fb      	ldr	r3, [r7, #12]
 8015664:	2200      	movs	r2, #0
 8015666:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 801566a:	68fb      	ldr	r3, [r7, #12]
 801566c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8015670:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015672:	68fb      	ldr	r3, [r7, #12]
 8015674:	689b      	ldr	r3, [r3, #8]
 8015676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801567a:	d108      	bne.n	801568e <HAL_UART_Receive+0x108>
 801567c:	68fb      	ldr	r3, [r7, #12]
 801567e:	691b      	ldr	r3, [r3, #16]
 8015680:	2b00      	cmp	r3, #0
 8015682:	d104      	bne.n	801568e <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8015684:	2300      	movs	r3, #0
 8015686:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8015688:	68bb      	ldr	r3, [r7, #8]
 801568a:	61bb      	str	r3, [r7, #24]
 801568c:	e003      	b.n	8015696 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 801568e:	68bb      	ldr	r3, [r7, #8]
 8015690:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8015692:	2300      	movs	r3, #0
 8015694:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8015696:	68fb      	ldr	r3, [r7, #12]
 8015698:	2200      	movs	r2, #0
 801569a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 801569e:	e032      	b.n	8015706 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80156a0:	683b      	ldr	r3, [r7, #0]
 80156a2:	9300      	str	r3, [sp, #0]
 80156a4:	697b      	ldr	r3, [r7, #20]
 80156a6:	2200      	movs	r2, #0
 80156a8:	2120      	movs	r1, #32
 80156aa:	68f8      	ldr	r0, [r7, #12]
 80156ac:	f000 fb87 	bl	8015dbe <UART_WaitOnFlagUntilTimeout>
 80156b0:	4603      	mov	r3, r0
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d001      	beq.n	80156ba <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80156b6:	2303      	movs	r3, #3
 80156b8:	e031      	b.n	801571e <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 80156ba:	69fb      	ldr	r3, [r7, #28]
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d10c      	bne.n	80156da <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80156c0:	68fb      	ldr	r3, [r7, #12]
 80156c2:	681b      	ldr	r3, [r3, #0]
 80156c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80156c6:	b29a      	uxth	r2, r3
 80156c8:	8a7b      	ldrh	r3, [r7, #18]
 80156ca:	4013      	ands	r3, r2
 80156cc:	b29a      	uxth	r2, r3
 80156ce:	69bb      	ldr	r3, [r7, #24]
 80156d0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80156d2:	69bb      	ldr	r3, [r7, #24]
 80156d4:	3302      	adds	r3, #2
 80156d6:	61bb      	str	r3, [r7, #24]
 80156d8:	e00c      	b.n	80156f4 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80156da:	68fb      	ldr	r3, [r7, #12]
 80156dc:	681b      	ldr	r3, [r3, #0]
 80156de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80156e0:	b2da      	uxtb	r2, r3
 80156e2:	8a7b      	ldrh	r3, [r7, #18]
 80156e4:	b2db      	uxtb	r3, r3
 80156e6:	4013      	ands	r3, r2
 80156e8:	b2da      	uxtb	r2, r3
 80156ea:	69fb      	ldr	r3, [r7, #28]
 80156ec:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80156ee:	69fb      	ldr	r3, [r7, #28]
 80156f0:	3301      	adds	r3, #1
 80156f2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80156f4:	68fb      	ldr	r3, [r7, #12]
 80156f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80156fa:	b29b      	uxth	r3, r3
 80156fc:	3b01      	subs	r3, #1
 80156fe:	b29a      	uxth	r2, r3
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8015706:	68fb      	ldr	r3, [r7, #12]
 8015708:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 801570c:	b29b      	uxth	r3, r3
 801570e:	2b00      	cmp	r3, #0
 8015710:	d1c6      	bne.n	80156a0 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8015712:	68fb      	ldr	r3, [r7, #12]
 8015714:	2220      	movs	r2, #32
 8015716:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8015718:	2300      	movs	r3, #0
 801571a:	e000      	b.n	801571e <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 801571c:	2302      	movs	r3, #2
  }
}
 801571e:	4618      	mov	r0, r3
 8015720:	3720      	adds	r7, #32
 8015722:	46bd      	mov	sp, r7
 8015724:	bd80      	pop	{r7, pc}
	...

08015728 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8015728:	b580      	push	{r7, lr}
 801572a:	b088      	sub	sp, #32
 801572c:	af00      	add	r7, sp, #0
 801572e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8015730:	2300      	movs	r3, #0
 8015732:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	689a      	ldr	r2, [r3, #8]
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	691b      	ldr	r3, [r3, #16]
 801573c:	431a      	orrs	r2, r3
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	695b      	ldr	r3, [r3, #20]
 8015742:	431a      	orrs	r2, r3
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	69db      	ldr	r3, [r3, #28]
 8015748:	4313      	orrs	r3, r2
 801574a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	681a      	ldr	r2, [r3, #0]
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	681b      	ldr	r3, [r3, #0]
 8015754:	6819      	ldr	r1, [r3, #0]
 8015756:	4bb3      	ldr	r3, [pc, #716]	; (8015a24 <UART_SetConfig+0x2fc>)
 8015758:	400b      	ands	r3, r1
 801575a:	6979      	ldr	r1, [r7, #20]
 801575c:	430b      	orrs	r3, r1
 801575e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	681b      	ldr	r3, [r3, #0]
 8015764:	687a      	ldr	r2, [r7, #4]
 8015766:	6812      	ldr	r2, [r2, #0]
 8015768:	6852      	ldr	r2, [r2, #4]
 801576a:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 801576e:	687a      	ldr	r2, [r7, #4]
 8015770:	68d2      	ldr	r2, [r2, #12]
 8015772:	430a      	orrs	r2, r1
 8015774:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	699b      	ldr	r3, [r3, #24]
 801577a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 801577c:	687b      	ldr	r3, [r7, #4]
 801577e:	6a1b      	ldr	r3, [r3, #32]
 8015780:	697a      	ldr	r2, [r7, #20]
 8015782:	4313      	orrs	r3, r2
 8015784:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	681b      	ldr	r3, [r3, #0]
 801578a:	687a      	ldr	r2, [r7, #4]
 801578c:	6812      	ldr	r2, [r2, #0]
 801578e:	6892      	ldr	r2, [r2, #8]
 8015790:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8015794:	697a      	ldr	r2, [r7, #20]
 8015796:	430a      	orrs	r2, r1
 8015798:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	4aa2      	ldr	r2, [pc, #648]	; (8015a28 <UART_SetConfig+0x300>)
 80157a0:	4293      	cmp	r3, r2
 80157a2:	d121      	bne.n	80157e8 <UART_SetConfig+0xc0>
 80157a4:	4ba1      	ldr	r3, [pc, #644]	; (8015a2c <UART_SetConfig+0x304>)
 80157a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80157aa:	f003 0303 	and.w	r3, r3, #3
 80157ae:	2b03      	cmp	r3, #3
 80157b0:	d816      	bhi.n	80157e0 <UART_SetConfig+0xb8>
 80157b2:	a201      	add	r2, pc, #4	; (adr r2, 80157b8 <UART_SetConfig+0x90>)
 80157b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157b8:	080157c9 	.word	0x080157c9
 80157bc:	080157d5 	.word	0x080157d5
 80157c0:	080157cf 	.word	0x080157cf
 80157c4:	080157db 	.word	0x080157db
 80157c8:	2301      	movs	r3, #1
 80157ca:	77fb      	strb	r3, [r7, #31]
 80157cc:	e150      	b.n	8015a70 <UART_SetConfig+0x348>
 80157ce:	2302      	movs	r3, #2
 80157d0:	77fb      	strb	r3, [r7, #31]
 80157d2:	e14d      	b.n	8015a70 <UART_SetConfig+0x348>
 80157d4:	2304      	movs	r3, #4
 80157d6:	77fb      	strb	r3, [r7, #31]
 80157d8:	e14a      	b.n	8015a70 <UART_SetConfig+0x348>
 80157da:	2308      	movs	r3, #8
 80157dc:	77fb      	strb	r3, [r7, #31]
 80157de:	e147      	b.n	8015a70 <UART_SetConfig+0x348>
 80157e0:	2310      	movs	r3, #16
 80157e2:	77fb      	strb	r3, [r7, #31]
 80157e4:	bf00      	nop
 80157e6:	e143      	b.n	8015a70 <UART_SetConfig+0x348>
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	681b      	ldr	r3, [r3, #0]
 80157ec:	4a90      	ldr	r2, [pc, #576]	; (8015a30 <UART_SetConfig+0x308>)
 80157ee:	4293      	cmp	r3, r2
 80157f0:	d134      	bne.n	801585c <UART_SetConfig+0x134>
 80157f2:	4b8e      	ldr	r3, [pc, #568]	; (8015a2c <UART_SetConfig+0x304>)
 80157f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80157f8:	f003 030c 	and.w	r3, r3, #12
 80157fc:	2b0c      	cmp	r3, #12
 80157fe:	d829      	bhi.n	8015854 <UART_SetConfig+0x12c>
 8015800:	a201      	add	r2, pc, #4	; (adr r2, 8015808 <UART_SetConfig+0xe0>)
 8015802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015806:	bf00      	nop
 8015808:	0801583d 	.word	0x0801583d
 801580c:	08015855 	.word	0x08015855
 8015810:	08015855 	.word	0x08015855
 8015814:	08015855 	.word	0x08015855
 8015818:	08015849 	.word	0x08015849
 801581c:	08015855 	.word	0x08015855
 8015820:	08015855 	.word	0x08015855
 8015824:	08015855 	.word	0x08015855
 8015828:	08015843 	.word	0x08015843
 801582c:	08015855 	.word	0x08015855
 8015830:	08015855 	.word	0x08015855
 8015834:	08015855 	.word	0x08015855
 8015838:	0801584f 	.word	0x0801584f
 801583c:	2300      	movs	r3, #0
 801583e:	77fb      	strb	r3, [r7, #31]
 8015840:	e116      	b.n	8015a70 <UART_SetConfig+0x348>
 8015842:	2302      	movs	r3, #2
 8015844:	77fb      	strb	r3, [r7, #31]
 8015846:	e113      	b.n	8015a70 <UART_SetConfig+0x348>
 8015848:	2304      	movs	r3, #4
 801584a:	77fb      	strb	r3, [r7, #31]
 801584c:	e110      	b.n	8015a70 <UART_SetConfig+0x348>
 801584e:	2308      	movs	r3, #8
 8015850:	77fb      	strb	r3, [r7, #31]
 8015852:	e10d      	b.n	8015a70 <UART_SetConfig+0x348>
 8015854:	2310      	movs	r3, #16
 8015856:	77fb      	strb	r3, [r7, #31]
 8015858:	bf00      	nop
 801585a:	e109      	b.n	8015a70 <UART_SetConfig+0x348>
 801585c:	687b      	ldr	r3, [r7, #4]
 801585e:	681b      	ldr	r3, [r3, #0]
 8015860:	4a74      	ldr	r2, [pc, #464]	; (8015a34 <UART_SetConfig+0x30c>)
 8015862:	4293      	cmp	r3, r2
 8015864:	d120      	bne.n	80158a8 <UART_SetConfig+0x180>
 8015866:	4b71      	ldr	r3, [pc, #452]	; (8015a2c <UART_SetConfig+0x304>)
 8015868:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801586c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8015870:	2b10      	cmp	r3, #16
 8015872:	d00f      	beq.n	8015894 <UART_SetConfig+0x16c>
 8015874:	2b10      	cmp	r3, #16
 8015876:	d802      	bhi.n	801587e <UART_SetConfig+0x156>
 8015878:	2b00      	cmp	r3, #0
 801587a:	d005      	beq.n	8015888 <UART_SetConfig+0x160>
 801587c:	e010      	b.n	80158a0 <UART_SetConfig+0x178>
 801587e:	2b20      	cmp	r3, #32
 8015880:	d005      	beq.n	801588e <UART_SetConfig+0x166>
 8015882:	2b30      	cmp	r3, #48	; 0x30
 8015884:	d009      	beq.n	801589a <UART_SetConfig+0x172>
 8015886:	e00b      	b.n	80158a0 <UART_SetConfig+0x178>
 8015888:	2300      	movs	r3, #0
 801588a:	77fb      	strb	r3, [r7, #31]
 801588c:	e0f0      	b.n	8015a70 <UART_SetConfig+0x348>
 801588e:	2302      	movs	r3, #2
 8015890:	77fb      	strb	r3, [r7, #31]
 8015892:	e0ed      	b.n	8015a70 <UART_SetConfig+0x348>
 8015894:	2304      	movs	r3, #4
 8015896:	77fb      	strb	r3, [r7, #31]
 8015898:	e0ea      	b.n	8015a70 <UART_SetConfig+0x348>
 801589a:	2308      	movs	r3, #8
 801589c:	77fb      	strb	r3, [r7, #31]
 801589e:	e0e7      	b.n	8015a70 <UART_SetConfig+0x348>
 80158a0:	2310      	movs	r3, #16
 80158a2:	77fb      	strb	r3, [r7, #31]
 80158a4:	bf00      	nop
 80158a6:	e0e3      	b.n	8015a70 <UART_SetConfig+0x348>
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	681b      	ldr	r3, [r3, #0]
 80158ac:	4a62      	ldr	r2, [pc, #392]	; (8015a38 <UART_SetConfig+0x310>)
 80158ae:	4293      	cmp	r3, r2
 80158b0:	d120      	bne.n	80158f4 <UART_SetConfig+0x1cc>
 80158b2:	4b5e      	ldr	r3, [pc, #376]	; (8015a2c <UART_SetConfig+0x304>)
 80158b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80158b8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80158bc:	2b40      	cmp	r3, #64	; 0x40
 80158be:	d00f      	beq.n	80158e0 <UART_SetConfig+0x1b8>
 80158c0:	2b40      	cmp	r3, #64	; 0x40
 80158c2:	d802      	bhi.n	80158ca <UART_SetConfig+0x1a2>
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d005      	beq.n	80158d4 <UART_SetConfig+0x1ac>
 80158c8:	e010      	b.n	80158ec <UART_SetConfig+0x1c4>
 80158ca:	2b80      	cmp	r3, #128	; 0x80
 80158cc:	d005      	beq.n	80158da <UART_SetConfig+0x1b2>
 80158ce:	2bc0      	cmp	r3, #192	; 0xc0
 80158d0:	d009      	beq.n	80158e6 <UART_SetConfig+0x1be>
 80158d2:	e00b      	b.n	80158ec <UART_SetConfig+0x1c4>
 80158d4:	2300      	movs	r3, #0
 80158d6:	77fb      	strb	r3, [r7, #31]
 80158d8:	e0ca      	b.n	8015a70 <UART_SetConfig+0x348>
 80158da:	2302      	movs	r3, #2
 80158dc:	77fb      	strb	r3, [r7, #31]
 80158de:	e0c7      	b.n	8015a70 <UART_SetConfig+0x348>
 80158e0:	2304      	movs	r3, #4
 80158e2:	77fb      	strb	r3, [r7, #31]
 80158e4:	e0c4      	b.n	8015a70 <UART_SetConfig+0x348>
 80158e6:	2308      	movs	r3, #8
 80158e8:	77fb      	strb	r3, [r7, #31]
 80158ea:	e0c1      	b.n	8015a70 <UART_SetConfig+0x348>
 80158ec:	2310      	movs	r3, #16
 80158ee:	77fb      	strb	r3, [r7, #31]
 80158f0:	bf00      	nop
 80158f2:	e0bd      	b.n	8015a70 <UART_SetConfig+0x348>
 80158f4:	687b      	ldr	r3, [r7, #4]
 80158f6:	681b      	ldr	r3, [r3, #0]
 80158f8:	4a50      	ldr	r2, [pc, #320]	; (8015a3c <UART_SetConfig+0x314>)
 80158fa:	4293      	cmp	r3, r2
 80158fc:	d124      	bne.n	8015948 <UART_SetConfig+0x220>
 80158fe:	4b4b      	ldr	r3, [pc, #300]	; (8015a2c <UART_SetConfig+0x304>)
 8015900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015904:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8015908:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801590c:	d012      	beq.n	8015934 <UART_SetConfig+0x20c>
 801590e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015912:	d802      	bhi.n	801591a <UART_SetConfig+0x1f2>
 8015914:	2b00      	cmp	r3, #0
 8015916:	d007      	beq.n	8015928 <UART_SetConfig+0x200>
 8015918:	e012      	b.n	8015940 <UART_SetConfig+0x218>
 801591a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801591e:	d006      	beq.n	801592e <UART_SetConfig+0x206>
 8015920:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015924:	d009      	beq.n	801593a <UART_SetConfig+0x212>
 8015926:	e00b      	b.n	8015940 <UART_SetConfig+0x218>
 8015928:	2300      	movs	r3, #0
 801592a:	77fb      	strb	r3, [r7, #31]
 801592c:	e0a0      	b.n	8015a70 <UART_SetConfig+0x348>
 801592e:	2302      	movs	r3, #2
 8015930:	77fb      	strb	r3, [r7, #31]
 8015932:	e09d      	b.n	8015a70 <UART_SetConfig+0x348>
 8015934:	2304      	movs	r3, #4
 8015936:	77fb      	strb	r3, [r7, #31]
 8015938:	e09a      	b.n	8015a70 <UART_SetConfig+0x348>
 801593a:	2308      	movs	r3, #8
 801593c:	77fb      	strb	r3, [r7, #31]
 801593e:	e097      	b.n	8015a70 <UART_SetConfig+0x348>
 8015940:	2310      	movs	r3, #16
 8015942:	77fb      	strb	r3, [r7, #31]
 8015944:	bf00      	nop
 8015946:	e093      	b.n	8015a70 <UART_SetConfig+0x348>
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	681b      	ldr	r3, [r3, #0]
 801594c:	4a3c      	ldr	r2, [pc, #240]	; (8015a40 <UART_SetConfig+0x318>)
 801594e:	4293      	cmp	r3, r2
 8015950:	d124      	bne.n	801599c <UART_SetConfig+0x274>
 8015952:	4b36      	ldr	r3, [pc, #216]	; (8015a2c <UART_SetConfig+0x304>)
 8015954:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015958:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 801595c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015960:	d012      	beq.n	8015988 <UART_SetConfig+0x260>
 8015962:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015966:	d802      	bhi.n	801596e <UART_SetConfig+0x246>
 8015968:	2b00      	cmp	r3, #0
 801596a:	d007      	beq.n	801597c <UART_SetConfig+0x254>
 801596c:	e012      	b.n	8015994 <UART_SetConfig+0x26c>
 801596e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015972:	d006      	beq.n	8015982 <UART_SetConfig+0x25a>
 8015974:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8015978:	d009      	beq.n	801598e <UART_SetConfig+0x266>
 801597a:	e00b      	b.n	8015994 <UART_SetConfig+0x26c>
 801597c:	2301      	movs	r3, #1
 801597e:	77fb      	strb	r3, [r7, #31]
 8015980:	e076      	b.n	8015a70 <UART_SetConfig+0x348>
 8015982:	2302      	movs	r3, #2
 8015984:	77fb      	strb	r3, [r7, #31]
 8015986:	e073      	b.n	8015a70 <UART_SetConfig+0x348>
 8015988:	2304      	movs	r3, #4
 801598a:	77fb      	strb	r3, [r7, #31]
 801598c:	e070      	b.n	8015a70 <UART_SetConfig+0x348>
 801598e:	2308      	movs	r3, #8
 8015990:	77fb      	strb	r3, [r7, #31]
 8015992:	e06d      	b.n	8015a70 <UART_SetConfig+0x348>
 8015994:	2310      	movs	r3, #16
 8015996:	77fb      	strb	r3, [r7, #31]
 8015998:	bf00      	nop
 801599a:	e069      	b.n	8015a70 <UART_SetConfig+0x348>
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	681b      	ldr	r3, [r3, #0]
 80159a0:	4a28      	ldr	r2, [pc, #160]	; (8015a44 <UART_SetConfig+0x31c>)
 80159a2:	4293      	cmp	r3, r2
 80159a4:	d124      	bne.n	80159f0 <UART_SetConfig+0x2c8>
 80159a6:	4b21      	ldr	r3, [pc, #132]	; (8015a2c <UART_SetConfig+0x304>)
 80159a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80159ac:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80159b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80159b4:	d012      	beq.n	80159dc <UART_SetConfig+0x2b4>
 80159b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80159ba:	d802      	bhi.n	80159c2 <UART_SetConfig+0x29a>
 80159bc:	2b00      	cmp	r3, #0
 80159be:	d007      	beq.n	80159d0 <UART_SetConfig+0x2a8>
 80159c0:	e012      	b.n	80159e8 <UART_SetConfig+0x2c0>
 80159c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80159c6:	d006      	beq.n	80159d6 <UART_SetConfig+0x2ae>
 80159c8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80159cc:	d009      	beq.n	80159e2 <UART_SetConfig+0x2ba>
 80159ce:	e00b      	b.n	80159e8 <UART_SetConfig+0x2c0>
 80159d0:	2300      	movs	r3, #0
 80159d2:	77fb      	strb	r3, [r7, #31]
 80159d4:	e04c      	b.n	8015a70 <UART_SetConfig+0x348>
 80159d6:	2302      	movs	r3, #2
 80159d8:	77fb      	strb	r3, [r7, #31]
 80159da:	e049      	b.n	8015a70 <UART_SetConfig+0x348>
 80159dc:	2304      	movs	r3, #4
 80159de:	77fb      	strb	r3, [r7, #31]
 80159e0:	e046      	b.n	8015a70 <UART_SetConfig+0x348>
 80159e2:	2308      	movs	r3, #8
 80159e4:	77fb      	strb	r3, [r7, #31]
 80159e6:	e043      	b.n	8015a70 <UART_SetConfig+0x348>
 80159e8:	2310      	movs	r3, #16
 80159ea:	77fb      	strb	r3, [r7, #31]
 80159ec:	bf00      	nop
 80159ee:	e03f      	b.n	8015a70 <UART_SetConfig+0x348>
 80159f0:	687b      	ldr	r3, [r7, #4]
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	4a14      	ldr	r2, [pc, #80]	; (8015a48 <UART_SetConfig+0x320>)
 80159f6:	4293      	cmp	r3, r2
 80159f8:	d138      	bne.n	8015a6c <UART_SetConfig+0x344>
 80159fa:	4b0c      	ldr	r3, [pc, #48]	; (8015a2c <UART_SetConfig+0x304>)
 80159fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8015a00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8015a04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8015a08:	d026      	beq.n	8015a58 <UART_SetConfig+0x330>
 8015a0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8015a0e:	d802      	bhi.n	8015a16 <UART_SetConfig+0x2ee>
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	d01b      	beq.n	8015a4c <UART_SetConfig+0x324>
 8015a14:	e026      	b.n	8015a64 <UART_SetConfig+0x33c>
 8015a16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015a1a:	d01a      	beq.n	8015a52 <UART_SetConfig+0x32a>
 8015a1c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8015a20:	d01d      	beq.n	8015a5e <UART_SetConfig+0x336>
 8015a22:	e01f      	b.n	8015a64 <UART_SetConfig+0x33c>
 8015a24:	efff69f3 	.word	0xefff69f3
 8015a28:	40011000 	.word	0x40011000
 8015a2c:	40023800 	.word	0x40023800
 8015a30:	40004400 	.word	0x40004400
 8015a34:	40004800 	.word	0x40004800
 8015a38:	40004c00 	.word	0x40004c00
 8015a3c:	40005000 	.word	0x40005000
 8015a40:	40011400 	.word	0x40011400
 8015a44:	40007800 	.word	0x40007800
 8015a48:	40007c00 	.word	0x40007c00
 8015a4c:	2300      	movs	r3, #0
 8015a4e:	77fb      	strb	r3, [r7, #31]
 8015a50:	e00e      	b.n	8015a70 <UART_SetConfig+0x348>
 8015a52:	2302      	movs	r3, #2
 8015a54:	77fb      	strb	r3, [r7, #31]
 8015a56:	e00b      	b.n	8015a70 <UART_SetConfig+0x348>
 8015a58:	2304      	movs	r3, #4
 8015a5a:	77fb      	strb	r3, [r7, #31]
 8015a5c:	e008      	b.n	8015a70 <UART_SetConfig+0x348>
 8015a5e:	2308      	movs	r3, #8
 8015a60:	77fb      	strb	r3, [r7, #31]
 8015a62:	e005      	b.n	8015a70 <UART_SetConfig+0x348>
 8015a64:	2310      	movs	r3, #16
 8015a66:	77fb      	strb	r3, [r7, #31]
 8015a68:	bf00      	nop
 8015a6a:	e001      	b.n	8015a70 <UART_SetConfig+0x348>
 8015a6c:	2310      	movs	r3, #16
 8015a6e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	69db      	ldr	r3, [r3, #28]
 8015a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015a78:	d15c      	bne.n	8015b34 <UART_SetConfig+0x40c>
  {
    switch (clocksource)
 8015a7a:	7ffb      	ldrb	r3, [r7, #31]
 8015a7c:	2b08      	cmp	r3, #8
 8015a7e:	d828      	bhi.n	8015ad2 <UART_SetConfig+0x3aa>
 8015a80:	a201      	add	r2, pc, #4	; (adr r2, 8015a88 <UART_SetConfig+0x360>)
 8015a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a86:	bf00      	nop
 8015a88:	08015aad 	.word	0x08015aad
 8015a8c:	08015ab5 	.word	0x08015ab5
 8015a90:	08015abd 	.word	0x08015abd
 8015a94:	08015ad3 	.word	0x08015ad3
 8015a98:	08015ac3 	.word	0x08015ac3
 8015a9c:	08015ad3 	.word	0x08015ad3
 8015aa0:	08015ad3 	.word	0x08015ad3
 8015aa4:	08015ad3 	.word	0x08015ad3
 8015aa8:	08015acb 	.word	0x08015acb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015aac:	f7fd ff76 	bl	801399c <HAL_RCC_GetPCLK1Freq>
 8015ab0:	61b8      	str	r0, [r7, #24]
        break;
 8015ab2:	e013      	b.n	8015adc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015ab4:	f7fd ff86 	bl	80139c4 <HAL_RCC_GetPCLK2Freq>
 8015ab8:	61b8      	str	r0, [r7, #24]
        break;
 8015aba:	e00f      	b.n	8015adc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015abc:	4b49      	ldr	r3, [pc, #292]	; (8015be4 <UART_SetConfig+0x4bc>)
 8015abe:	61bb      	str	r3, [r7, #24]
        break;
 8015ac0:	e00c      	b.n	8015adc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015ac2:	f7fd fe87 	bl	80137d4 <HAL_RCC_GetSysClockFreq>
 8015ac6:	61b8      	str	r0, [r7, #24]
        break;
 8015ac8:	e008      	b.n	8015adc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015aca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015ace:	61bb      	str	r3, [r7, #24]
        break;
 8015ad0:	e004      	b.n	8015adc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8015ad2:	2300      	movs	r3, #0
 8015ad4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8015ad6:	2301      	movs	r3, #1
 8015ad8:	77bb      	strb	r3, [r7, #30]
        break;
 8015ada:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8015adc:	69bb      	ldr	r3, [r7, #24]
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d074      	beq.n	8015bcc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8015ae2:	69bb      	ldr	r3, [r7, #24]
 8015ae4:	005a      	lsls	r2, r3, #1
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	685b      	ldr	r3, [r3, #4]
 8015aea:	085b      	lsrs	r3, r3, #1
 8015aec:	441a      	add	r2, r3
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	685b      	ldr	r3, [r3, #4]
 8015af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8015af6:	b29b      	uxth	r3, r3
 8015af8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015afa:	693b      	ldr	r3, [r7, #16]
 8015afc:	2b0f      	cmp	r3, #15
 8015afe:	d916      	bls.n	8015b2e <UART_SetConfig+0x406>
 8015b00:	693b      	ldr	r3, [r7, #16]
 8015b02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015b06:	d212      	bcs.n	8015b2e <UART_SetConfig+0x406>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8015b08:	693b      	ldr	r3, [r7, #16]
 8015b0a:	b29b      	uxth	r3, r3
 8015b0c:	f023 030f 	bic.w	r3, r3, #15
 8015b10:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8015b12:	693b      	ldr	r3, [r7, #16]
 8015b14:	085b      	lsrs	r3, r3, #1
 8015b16:	b29b      	uxth	r3, r3
 8015b18:	f003 0307 	and.w	r3, r3, #7
 8015b1c:	b29a      	uxth	r2, r3
 8015b1e:	89fb      	ldrh	r3, [r7, #14]
 8015b20:	4313      	orrs	r3, r2
 8015b22:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	681b      	ldr	r3, [r3, #0]
 8015b28:	89fa      	ldrh	r2, [r7, #14]
 8015b2a:	60da      	str	r2, [r3, #12]
 8015b2c:	e04e      	b.n	8015bcc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8015b2e:	2301      	movs	r3, #1
 8015b30:	77bb      	strb	r3, [r7, #30]
 8015b32:	e04b      	b.n	8015bcc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8015b34:	7ffb      	ldrb	r3, [r7, #31]
 8015b36:	2b08      	cmp	r3, #8
 8015b38:	d827      	bhi.n	8015b8a <UART_SetConfig+0x462>
 8015b3a:	a201      	add	r2, pc, #4	; (adr r2, 8015b40 <UART_SetConfig+0x418>)
 8015b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b40:	08015b65 	.word	0x08015b65
 8015b44:	08015b6d 	.word	0x08015b6d
 8015b48:	08015b75 	.word	0x08015b75
 8015b4c:	08015b8b 	.word	0x08015b8b
 8015b50:	08015b7b 	.word	0x08015b7b
 8015b54:	08015b8b 	.word	0x08015b8b
 8015b58:	08015b8b 	.word	0x08015b8b
 8015b5c:	08015b8b 	.word	0x08015b8b
 8015b60:	08015b83 	.word	0x08015b83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015b64:	f7fd ff1a 	bl	801399c <HAL_RCC_GetPCLK1Freq>
 8015b68:	61b8      	str	r0, [r7, #24]
        break;
 8015b6a:	e013      	b.n	8015b94 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015b6c:	f7fd ff2a 	bl	80139c4 <HAL_RCC_GetPCLK2Freq>
 8015b70:	61b8      	str	r0, [r7, #24]
        break;
 8015b72:	e00f      	b.n	8015b94 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015b74:	4b1b      	ldr	r3, [pc, #108]	; (8015be4 <UART_SetConfig+0x4bc>)
 8015b76:	61bb      	str	r3, [r7, #24]
        break;
 8015b78:	e00c      	b.n	8015b94 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015b7a:	f7fd fe2b 	bl	80137d4 <HAL_RCC_GetSysClockFreq>
 8015b7e:	61b8      	str	r0, [r7, #24]
        break;
 8015b80:	e008      	b.n	8015b94 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015b82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015b86:	61bb      	str	r3, [r7, #24]
        break;
 8015b88:	e004      	b.n	8015b94 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8015b8a:	2300      	movs	r3, #0
 8015b8c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8015b8e:	2301      	movs	r3, #1
 8015b90:	77bb      	strb	r3, [r7, #30]
        break;
 8015b92:	bf00      	nop
    }

    if (pclk != 0U)
 8015b94:	69bb      	ldr	r3, [r7, #24]
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	d018      	beq.n	8015bcc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	685b      	ldr	r3, [r3, #4]
 8015b9e:	085a      	lsrs	r2, r3, #1
 8015ba0:	69bb      	ldr	r3, [r7, #24]
 8015ba2:	441a      	add	r2, r3
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	685b      	ldr	r3, [r3, #4]
 8015ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8015bac:	b29b      	uxth	r3, r3
 8015bae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015bb0:	693b      	ldr	r3, [r7, #16]
 8015bb2:	2b0f      	cmp	r3, #15
 8015bb4:	d908      	bls.n	8015bc8 <UART_SetConfig+0x4a0>
 8015bb6:	693b      	ldr	r3, [r7, #16]
 8015bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015bbc:	d204      	bcs.n	8015bc8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = usartdiv;
 8015bbe:	687b      	ldr	r3, [r7, #4]
 8015bc0:	681b      	ldr	r3, [r3, #0]
 8015bc2:	693a      	ldr	r2, [r7, #16]
 8015bc4:	60da      	str	r2, [r3, #12]
 8015bc6:	e001      	b.n	8015bcc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8015bc8:	2301      	movs	r3, #1
 8015bca:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	2200      	movs	r2, #0
 8015bd0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8015bd2:	687b      	ldr	r3, [r7, #4]
 8015bd4:	2200      	movs	r2, #0
 8015bd6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8015bd8:	7fbb      	ldrb	r3, [r7, #30]
}
 8015bda:	4618      	mov	r0, r3
 8015bdc:	3720      	adds	r7, #32
 8015bde:	46bd      	mov	sp, r7
 8015be0:	bd80      	pop	{r7, pc}
 8015be2:	bf00      	nop
 8015be4:	00f42400 	.word	0x00f42400

08015be8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8015be8:	b480      	push	{r7}
 8015bea:	b083      	sub	sp, #12
 8015bec:	af00      	add	r7, sp, #0
 8015bee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015bf4:	f003 0301 	and.w	r3, r3, #1
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d00a      	beq.n	8015c12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	687a      	ldr	r2, [r7, #4]
 8015c02:	6812      	ldr	r2, [r2, #0]
 8015c04:	6852      	ldr	r2, [r2, #4]
 8015c06:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8015c0a:	687a      	ldr	r2, [r7, #4]
 8015c0c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8015c0e:	430a      	orrs	r2, r1
 8015c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c16:	f003 0302 	and.w	r3, r3, #2
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d00a      	beq.n	8015c34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8015c1e:	687b      	ldr	r3, [r7, #4]
 8015c20:	681b      	ldr	r3, [r3, #0]
 8015c22:	687a      	ldr	r2, [r7, #4]
 8015c24:	6812      	ldr	r2, [r2, #0]
 8015c26:	6852      	ldr	r2, [r2, #4]
 8015c28:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8015c2c:	687a      	ldr	r2, [r7, #4]
 8015c2e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8015c30:	430a      	orrs	r2, r1
 8015c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8015c34:	687b      	ldr	r3, [r7, #4]
 8015c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c38:	f003 0304 	and.w	r3, r3, #4
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d00a      	beq.n	8015c56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	681b      	ldr	r3, [r3, #0]
 8015c44:	687a      	ldr	r2, [r7, #4]
 8015c46:	6812      	ldr	r2, [r2, #0]
 8015c48:	6852      	ldr	r2, [r2, #4]
 8015c4a:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8015c4e:	687a      	ldr	r2, [r7, #4]
 8015c50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8015c52:	430a      	orrs	r2, r1
 8015c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8015c56:	687b      	ldr	r3, [r7, #4]
 8015c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c5a:	f003 0308 	and.w	r3, r3, #8
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d00a      	beq.n	8015c78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	687a      	ldr	r2, [r7, #4]
 8015c68:	6812      	ldr	r2, [r2, #0]
 8015c6a:	6852      	ldr	r2, [r2, #4]
 8015c6c:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8015c70:	687a      	ldr	r2, [r7, #4]
 8015c72:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8015c74:	430a      	orrs	r2, r1
 8015c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c7c:	f003 0310 	and.w	r3, r3, #16
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d00a      	beq.n	8015c9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	681b      	ldr	r3, [r3, #0]
 8015c88:	687a      	ldr	r2, [r7, #4]
 8015c8a:	6812      	ldr	r2, [r2, #0]
 8015c8c:	6892      	ldr	r2, [r2, #8]
 8015c8e:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8015c92:	687a      	ldr	r2, [r7, #4]
 8015c94:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8015c96:	430a      	orrs	r2, r1
 8015c98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c9e:	f003 0320 	and.w	r3, r3, #32
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d00a      	beq.n	8015cbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	681b      	ldr	r3, [r3, #0]
 8015caa:	687a      	ldr	r2, [r7, #4]
 8015cac:	6812      	ldr	r2, [r2, #0]
 8015cae:	6892      	ldr	r2, [r2, #8]
 8015cb0:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8015cb4:	687a      	ldr	r2, [r7, #4]
 8015cb6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8015cb8:	430a      	orrs	r2, r1
 8015cba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	d01a      	beq.n	8015cfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	681b      	ldr	r3, [r3, #0]
 8015ccc:	687a      	ldr	r2, [r7, #4]
 8015cce:	6812      	ldr	r2, [r2, #0]
 8015cd0:	6852      	ldr	r2, [r2, #4]
 8015cd2:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8015cd6:	687a      	ldr	r2, [r7, #4]
 8015cd8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8015cda:	430a      	orrs	r2, r1
 8015cdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015ce2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015ce6:	d10a      	bne.n	8015cfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8015ce8:	687b      	ldr	r3, [r7, #4]
 8015cea:	681b      	ldr	r3, [r3, #0]
 8015cec:	687a      	ldr	r2, [r7, #4]
 8015cee:	6812      	ldr	r2, [r2, #0]
 8015cf0:	6852      	ldr	r2, [r2, #4]
 8015cf2:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8015cf6:	687a      	ldr	r2, [r7, #4]
 8015cf8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8015cfa:	430a      	orrs	r2, r1
 8015cfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8015cfe:	687b      	ldr	r3, [r7, #4]
 8015d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d00a      	beq.n	8015d20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	681b      	ldr	r3, [r3, #0]
 8015d0e:	687a      	ldr	r2, [r7, #4]
 8015d10:	6812      	ldr	r2, [r2, #0]
 8015d12:	6852      	ldr	r2, [r2, #4]
 8015d14:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8015d18:	687a      	ldr	r2, [r7, #4]
 8015d1a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8015d1c:	430a      	orrs	r2, r1
 8015d1e:	605a      	str	r2, [r3, #4]
  }
}
 8015d20:	bf00      	nop
 8015d22:	370c      	adds	r7, #12
 8015d24:	46bd      	mov	sp, r7
 8015d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d2a:	4770      	bx	lr

08015d2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015d2c:	b580      	push	{r7, lr}
 8015d2e:	b086      	sub	sp, #24
 8015d30:	af02      	add	r7, sp, #8
 8015d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	2200      	movs	r2, #0
 8015d38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015d3c:	f7fa ff7c 	bl	8010c38 <HAL_GetTick>
 8015d40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	681b      	ldr	r3, [r3, #0]
 8015d46:	681b      	ldr	r3, [r3, #0]
 8015d48:	f003 0308 	and.w	r3, r3, #8
 8015d4c:	2b08      	cmp	r3, #8
 8015d4e:	d10e      	bne.n	8015d6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015d50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015d54:	9300      	str	r3, [sp, #0]
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	2200      	movs	r2, #0
 8015d5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8015d5e:	6878      	ldr	r0, [r7, #4]
 8015d60:	f000 f82d 	bl	8015dbe <UART_WaitOnFlagUntilTimeout>
 8015d64:	4603      	mov	r3, r0
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	d001      	beq.n	8015d6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015d6a:	2303      	movs	r3, #3
 8015d6c:	e023      	b.n	8015db6 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	681b      	ldr	r3, [r3, #0]
 8015d72:	681b      	ldr	r3, [r3, #0]
 8015d74:	f003 0304 	and.w	r3, r3, #4
 8015d78:	2b04      	cmp	r3, #4
 8015d7a:	d10e      	bne.n	8015d9a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015d7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015d80:	9300      	str	r3, [sp, #0]
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	2200      	movs	r2, #0
 8015d86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8015d8a:	6878      	ldr	r0, [r7, #4]
 8015d8c:	f000 f817 	bl	8015dbe <UART_WaitOnFlagUntilTimeout>
 8015d90:	4603      	mov	r3, r0
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	d001      	beq.n	8015d9a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015d96:	2303      	movs	r3, #3
 8015d98:	e00d      	b.n	8015db6 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	2220      	movs	r2, #32
 8015d9e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	2220      	movs	r2, #32
 8015da4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	2200      	movs	r2, #0
 8015daa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	2200      	movs	r2, #0
 8015db0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8015db4:	2300      	movs	r3, #0
}
 8015db6:	4618      	mov	r0, r3
 8015db8:	3710      	adds	r7, #16
 8015dba:	46bd      	mov	sp, r7
 8015dbc:	bd80      	pop	{r7, pc}

08015dbe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8015dbe:	b580      	push	{r7, lr}
 8015dc0:	b084      	sub	sp, #16
 8015dc2:	af00      	add	r7, sp, #0
 8015dc4:	60f8      	str	r0, [r7, #12]
 8015dc6:	60b9      	str	r1, [r7, #8]
 8015dc8:	603b      	str	r3, [r7, #0]
 8015dca:	4613      	mov	r3, r2
 8015dcc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015dce:	e05e      	b.n	8015e8e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015dd0:	69bb      	ldr	r3, [r7, #24]
 8015dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015dd6:	d05a      	beq.n	8015e8e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015dd8:	f7fa ff2e 	bl	8010c38 <HAL_GetTick>
 8015ddc:	4602      	mov	r2, r0
 8015dde:	683b      	ldr	r3, [r7, #0]
 8015de0:	1ad2      	subs	r2, r2, r3
 8015de2:	69bb      	ldr	r3, [r7, #24]
 8015de4:	429a      	cmp	r2, r3
 8015de6:	d802      	bhi.n	8015dee <UART_WaitOnFlagUntilTimeout+0x30>
 8015de8:	69bb      	ldr	r3, [r7, #24]
 8015dea:	2b00      	cmp	r3, #0
 8015dec:	d11b      	bne.n	8015e26 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8015dee:	68fb      	ldr	r3, [r7, #12]
 8015df0:	681b      	ldr	r3, [r3, #0]
 8015df2:	68fa      	ldr	r2, [r7, #12]
 8015df4:	6812      	ldr	r2, [r2, #0]
 8015df6:	6812      	ldr	r2, [r2, #0]
 8015df8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8015dfc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015dfe:	68fb      	ldr	r3, [r7, #12]
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	68fa      	ldr	r2, [r7, #12]
 8015e04:	6812      	ldr	r2, [r2, #0]
 8015e06:	6892      	ldr	r2, [r2, #8]
 8015e08:	f022 0201 	bic.w	r2, r2, #1
 8015e0c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8015e0e:	68fb      	ldr	r3, [r7, #12]
 8015e10:	2220      	movs	r2, #32
 8015e12:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8015e14:	68fb      	ldr	r3, [r7, #12]
 8015e16:	2220      	movs	r2, #32
 8015e18:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8015e1a:	68fb      	ldr	r3, [r7, #12]
 8015e1c:	2200      	movs	r2, #0
 8015e1e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8015e22:	2303      	movs	r3, #3
 8015e24:	e043      	b.n	8015eae <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8015e26:	68fb      	ldr	r3, [r7, #12]
 8015e28:	681b      	ldr	r3, [r3, #0]
 8015e2a:	681b      	ldr	r3, [r3, #0]
 8015e2c:	f003 0304 	and.w	r3, r3, #4
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d02c      	beq.n	8015e8e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8015e34:	68fb      	ldr	r3, [r7, #12]
 8015e36:	681b      	ldr	r3, [r3, #0]
 8015e38:	69db      	ldr	r3, [r3, #28]
 8015e3a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015e3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015e42:	d124      	bne.n	8015e8e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015e44:	68fb      	ldr	r3, [r7, #12]
 8015e46:	681b      	ldr	r3, [r3, #0]
 8015e48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015e4c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8015e4e:	68fb      	ldr	r3, [r7, #12]
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	68fa      	ldr	r2, [r7, #12]
 8015e54:	6812      	ldr	r2, [r2, #0]
 8015e56:	6812      	ldr	r2, [r2, #0]
 8015e58:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8015e5c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015e5e:	68fb      	ldr	r3, [r7, #12]
 8015e60:	681b      	ldr	r3, [r3, #0]
 8015e62:	68fa      	ldr	r2, [r7, #12]
 8015e64:	6812      	ldr	r2, [r2, #0]
 8015e66:	6892      	ldr	r2, [r2, #8]
 8015e68:	f022 0201 	bic.w	r2, r2, #1
 8015e6c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8015e6e:	68fb      	ldr	r3, [r7, #12]
 8015e70:	2220      	movs	r2, #32
 8015e72:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8015e74:	68fb      	ldr	r3, [r7, #12]
 8015e76:	2220      	movs	r2, #32
 8015e78:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	2220      	movs	r2, #32
 8015e7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015e82:	68fb      	ldr	r3, [r7, #12]
 8015e84:	2200      	movs	r2, #0
 8015e86:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8015e8a:	2303      	movs	r3, #3
 8015e8c:	e00f      	b.n	8015eae <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015e8e:	68fb      	ldr	r3, [r7, #12]
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	69da      	ldr	r2, [r3, #28]
 8015e94:	68bb      	ldr	r3, [r7, #8]
 8015e96:	401a      	ands	r2, r3
 8015e98:	68bb      	ldr	r3, [r7, #8]
 8015e9a:	429a      	cmp	r2, r3
 8015e9c:	bf0c      	ite	eq
 8015e9e:	2301      	moveq	r3, #1
 8015ea0:	2300      	movne	r3, #0
 8015ea2:	b2db      	uxtb	r3, r3
 8015ea4:	461a      	mov	r2, r3
 8015ea6:	79fb      	ldrb	r3, [r7, #7]
 8015ea8:	429a      	cmp	r2, r3
 8015eaa:	d091      	beq.n	8015dd0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8015eac:	2300      	movs	r3, #0
}
 8015eae:	4618      	mov	r0, r3
 8015eb0:	3710      	adds	r7, #16
 8015eb2:	46bd      	mov	sp, r7
 8015eb4:	bd80      	pop	{r7, pc}

08015eb6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8015eb6:	b480      	push	{r7}
 8015eb8:	b085      	sub	sp, #20
 8015eba:	af00      	add	r7, sp, #0
 8015ebc:	4603      	mov	r3, r0
 8015ebe:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8015ec0:	2300      	movs	r3, #0
 8015ec2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8015ec4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8015ec8:	2b84      	cmp	r3, #132	; 0x84
 8015eca:	d005      	beq.n	8015ed8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8015ecc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8015ed0:	68fb      	ldr	r3, [r7, #12]
 8015ed2:	4413      	add	r3, r2
 8015ed4:	3303      	adds	r3, #3
 8015ed6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8015ed8:	68fb      	ldr	r3, [r7, #12]
}
 8015eda:	4618      	mov	r0, r3
 8015edc:	3714      	adds	r7, #20
 8015ede:	46bd      	mov	sp, r7
 8015ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ee4:	4770      	bx	lr

08015ee6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8015ee6:	b480      	push	{r7}
 8015ee8:	b083      	sub	sp, #12
 8015eea:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015eec:	f3ef 8305 	mrs	r3, IPSR
 8015ef0:	607b      	str	r3, [r7, #4]
  return(result);
 8015ef2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8015ef4:	2b00      	cmp	r3, #0
 8015ef6:	bf14      	ite	ne
 8015ef8:	2301      	movne	r3, #1
 8015efa:	2300      	moveq	r3, #0
 8015efc:	b2db      	uxtb	r3, r3
}
 8015efe:	4618      	mov	r0, r3
 8015f00:	370c      	adds	r7, #12
 8015f02:	46bd      	mov	sp, r7
 8015f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f08:	4770      	bx	lr

08015f0a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8015f0a:	b580      	push	{r7, lr}
 8015f0c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8015f0e:	f002 f9d9 	bl	80182c4 <vTaskStartScheduler>
  
  return osOK;
 8015f12:	2300      	movs	r3, #0
}
 8015f14:	4618      	mov	r0, r3
 8015f16:	bd80      	pop	{r7, pc}

08015f18 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8015f18:	b580      	push	{r7, lr}
 8015f1a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8015f1c:	f7ff ffe3 	bl	8015ee6 <inHandlerMode>
 8015f20:	4603      	mov	r3, r0
 8015f22:	2b00      	cmp	r3, #0
 8015f24:	d003      	beq.n	8015f2e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8015f26:	f002 faeb 	bl	8018500 <xTaskGetTickCountFromISR>
 8015f2a:	4603      	mov	r3, r0
 8015f2c:	e002      	b.n	8015f34 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8015f2e:	f002 fad7 	bl	80184e0 <xTaskGetTickCount>
 8015f32:	4603      	mov	r3, r0
  }
}
 8015f34:	4618      	mov	r0, r3
 8015f36:	bd80      	pop	{r7, pc}

08015f38 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8015f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015f3a:	b089      	sub	sp, #36	; 0x24
 8015f3c:	af04      	add	r7, sp, #16
 8015f3e:	6078      	str	r0, [r7, #4]
 8015f40:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	695b      	ldr	r3, [r3, #20]
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d020      	beq.n	8015f8c <osThreadCreate+0x54>
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	699b      	ldr	r3, [r3, #24]
 8015f4e:	2b00      	cmp	r3, #0
 8015f50:	d01c      	beq.n	8015f8c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	685c      	ldr	r4, [r3, #4]
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	681d      	ldr	r5, [r3, #0]
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	691e      	ldr	r6, [r3, #16]
 8015f5e:	687b      	ldr	r3, [r7, #4]
 8015f60:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8015f64:	4618      	mov	r0, r3
 8015f66:	f7ff ffa6 	bl	8015eb6 <makeFreeRtosPriority>
 8015f6a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	695b      	ldr	r3, [r3, #20]
 8015f70:	687a      	ldr	r2, [r7, #4]
 8015f72:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015f74:	9202      	str	r2, [sp, #8]
 8015f76:	9301      	str	r3, [sp, #4]
 8015f78:	9100      	str	r1, [sp, #0]
 8015f7a:	683b      	ldr	r3, [r7, #0]
 8015f7c:	4632      	mov	r2, r6
 8015f7e:	4629      	mov	r1, r5
 8015f80:	4620      	mov	r0, r4
 8015f82:	f001 feae 	bl	8017ce2 <xTaskCreateStatic>
 8015f86:	4603      	mov	r3, r0
 8015f88:	60fb      	str	r3, [r7, #12]
 8015f8a:	e01c      	b.n	8015fc6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015f8c:	687b      	ldr	r3, [r7, #4]
 8015f8e:	685c      	ldr	r4, [r3, #4]
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015f98:	b29e      	uxth	r6, r3
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8015fa0:	4618      	mov	r0, r3
 8015fa2:	f7ff ff88 	bl	8015eb6 <makeFreeRtosPriority>
 8015fa6:	4602      	mov	r2, r0
 8015fa8:	f107 030c 	add.w	r3, r7, #12
 8015fac:	9301      	str	r3, [sp, #4]
 8015fae:	9200      	str	r2, [sp, #0]
 8015fb0:	683b      	ldr	r3, [r7, #0]
 8015fb2:	4632      	mov	r2, r6
 8015fb4:	4629      	mov	r1, r5
 8015fb6:	4620      	mov	r0, r4
 8015fb8:	f001 fef3 	bl	8017da2 <xTaskCreate>
 8015fbc:	4603      	mov	r3, r0
 8015fbe:	2b01      	cmp	r3, #1
 8015fc0:	d001      	beq.n	8015fc6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8015fc2:	2300      	movs	r3, #0
 8015fc4:	e000      	b.n	8015fc8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8015fc6:	68fb      	ldr	r3, [r7, #12]
}
 8015fc8:	4618      	mov	r0, r3
 8015fca:	3714      	adds	r7, #20
 8015fcc:	46bd      	mov	sp, r7
 8015fce:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015fd0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8015fd0:	b580      	push	{r7, lr}
 8015fd2:	b084      	sub	sp, #16
 8015fd4:	af00      	add	r7, sp, #0
 8015fd6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8015fdc:	68fb      	ldr	r3, [r7, #12]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d001      	beq.n	8015fe6 <osDelay+0x16>
 8015fe2:	68fb      	ldr	r3, [r7, #12]
 8015fe4:	e000      	b.n	8015fe8 <osDelay+0x18>
 8015fe6:	2301      	movs	r3, #1
 8015fe8:	4618      	mov	r0, r3
 8015fea:	f002 f811 	bl	8018010 <vTaskDelay>
  
  return osOK;
 8015fee:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8015ff0:	4618      	mov	r0, r3
 8015ff2:	3710      	adds	r7, #16
 8015ff4:	46bd      	mov	sp, r7
 8015ff6:	bd80      	pop	{r7, pc}

08015ff8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8015ff8:	b580      	push	{r7, lr}
 8015ffa:	b082      	sub	sp, #8
 8015ffc:	af00      	add	r7, sp, #0
 8015ffe:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	685b      	ldr	r3, [r3, #4]
 8016004:	2b00      	cmp	r3, #0
 8016006:	d007      	beq.n	8016018 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	685b      	ldr	r3, [r3, #4]
 801600c:	4619      	mov	r1, r3
 801600e:	2001      	movs	r0, #1
 8016010:	f001 f87f 	bl	8017112 <xQueueCreateMutexStatic>
 8016014:	4603      	mov	r3, r0
 8016016:	e003      	b.n	8016020 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8016018:	2001      	movs	r0, #1
 801601a:	f001 f862 	bl	80170e2 <xQueueCreateMutex>
 801601e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8016020:	4618      	mov	r0, r3
 8016022:	3708      	adds	r7, #8
 8016024:	46bd      	mov	sp, r7
 8016026:	bd80      	pop	{r7, pc}

08016028 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8016028:	b580      	push	{r7, lr}
 801602a:	b084      	sub	sp, #16
 801602c:	af00      	add	r7, sp, #0
 801602e:	6078      	str	r0, [r7, #4]
 8016030:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8016032:	2300      	movs	r3, #0
 8016034:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d101      	bne.n	8016040 <osMutexWait+0x18>
    return osErrorParameter;
 801603c:	2380      	movs	r3, #128	; 0x80
 801603e:	e03a      	b.n	80160b6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8016040:	2300      	movs	r3, #0
 8016042:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8016044:	683b      	ldr	r3, [r7, #0]
 8016046:	f1b3 3fff 	cmp.w	r3, #4294967295
 801604a:	d103      	bne.n	8016054 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 801604c:	f04f 33ff 	mov.w	r3, #4294967295
 8016050:	60fb      	str	r3, [r7, #12]
 8016052:	e009      	b.n	8016068 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8016054:	683b      	ldr	r3, [r7, #0]
 8016056:	2b00      	cmp	r3, #0
 8016058:	d006      	beq.n	8016068 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 801605a:	683b      	ldr	r3, [r7, #0]
 801605c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	2b00      	cmp	r3, #0
 8016062:	d101      	bne.n	8016068 <osMutexWait+0x40>
      ticks = 1;
 8016064:	2301      	movs	r3, #1
 8016066:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8016068:	f7ff ff3d 	bl	8015ee6 <inHandlerMode>
 801606c:	4603      	mov	r3, r0
 801606e:	2b00      	cmp	r3, #0
 8016070:	d017      	beq.n	80160a2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8016072:	f107 0308 	add.w	r3, r7, #8
 8016076:	461a      	mov	r2, r3
 8016078:	2100      	movs	r1, #0
 801607a:	6878      	ldr	r0, [r7, #4]
 801607c:	f001 fc86 	bl	801798c <xQueueReceiveFromISR>
 8016080:	4603      	mov	r3, r0
 8016082:	2b01      	cmp	r3, #1
 8016084:	d001      	beq.n	801608a <osMutexWait+0x62>
      return osErrorOS;
 8016086:	23ff      	movs	r3, #255	; 0xff
 8016088:	e015      	b.n	80160b6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 801608a:	68bb      	ldr	r3, [r7, #8]
 801608c:	2b00      	cmp	r3, #0
 801608e:	d011      	beq.n	80160b4 <osMutexWait+0x8c>
 8016090:	4b0b      	ldr	r3, [pc, #44]	; (80160c0 <osMutexWait+0x98>)
 8016092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016096:	601a      	str	r2, [r3, #0]
 8016098:	f3bf 8f4f 	dsb	sy
 801609c:	f3bf 8f6f 	isb	sy
 80160a0:	e008      	b.n	80160b4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80160a2:	68f9      	ldr	r1, [r7, #12]
 80160a4:	6878      	ldr	r0, [r7, #4]
 80160a6:	f001 fb61 	bl	801776c <xQueueSemaphoreTake>
 80160aa:	4603      	mov	r3, r0
 80160ac:	2b01      	cmp	r3, #1
 80160ae:	d001      	beq.n	80160b4 <osMutexWait+0x8c>
    return osErrorOS;
 80160b0:	23ff      	movs	r3, #255	; 0xff
 80160b2:	e000      	b.n	80160b6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80160b4:	2300      	movs	r3, #0
}
 80160b6:	4618      	mov	r0, r3
 80160b8:	3710      	adds	r7, #16
 80160ba:	46bd      	mov	sp, r7
 80160bc:	bd80      	pop	{r7, pc}
 80160be:	bf00      	nop
 80160c0:	e000ed04 	.word	0xe000ed04

080160c4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80160c4:	b580      	push	{r7, lr}
 80160c6:	b084      	sub	sp, #16
 80160c8:	af00      	add	r7, sp, #0
 80160ca:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80160cc:	2300      	movs	r3, #0
 80160ce:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80160d0:	2300      	movs	r3, #0
 80160d2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80160d4:	f7ff ff07 	bl	8015ee6 <inHandlerMode>
 80160d8:	4603      	mov	r3, r0
 80160da:	2b00      	cmp	r3, #0
 80160dc:	d016      	beq.n	801610c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80160de:	f107 0308 	add.w	r3, r7, #8
 80160e2:	4619      	mov	r1, r3
 80160e4:	6878      	ldr	r0, [r7, #4]
 80160e6:	f001 f9cd 	bl	8017484 <xQueueGiveFromISR>
 80160ea:	4603      	mov	r3, r0
 80160ec:	2b01      	cmp	r3, #1
 80160ee:	d001      	beq.n	80160f4 <osMutexRelease+0x30>
      return osErrorOS;
 80160f0:	23ff      	movs	r3, #255	; 0xff
 80160f2:	e017      	b.n	8016124 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80160f4:	68bb      	ldr	r3, [r7, #8]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d013      	beq.n	8016122 <osMutexRelease+0x5e>
 80160fa:	4b0c      	ldr	r3, [pc, #48]	; (801612c <osMutexRelease+0x68>)
 80160fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016100:	601a      	str	r2, [r3, #0]
 8016102:	f3bf 8f4f 	dsb	sy
 8016106:	f3bf 8f6f 	isb	sy
 801610a:	e00a      	b.n	8016122 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 801610c:	2300      	movs	r3, #0
 801610e:	2200      	movs	r2, #0
 8016110:	2100      	movs	r1, #0
 8016112:	6878      	ldr	r0, [r7, #4]
 8016114:	f001 f818 	bl	8017148 <xQueueGenericSend>
 8016118:	4603      	mov	r3, r0
 801611a:	2b01      	cmp	r3, #1
 801611c:	d001      	beq.n	8016122 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 801611e:	23ff      	movs	r3, #255	; 0xff
 8016120:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8016122:	68fb      	ldr	r3, [r7, #12]
}
 8016124:	4618      	mov	r0, r3
 8016126:	3710      	adds	r7, #16
 8016128:	46bd      	mov	sp, r7
 801612a:	bd80      	pop	{r7, pc}
 801612c:	e000ed04 	.word	0xe000ed04

08016130 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8016130:	b580      	push	{r7, lr}
 8016132:	b086      	sub	sp, #24
 8016134:	af02      	add	r7, sp, #8
 8016136:	6078      	str	r0, [r7, #4]
 8016138:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	685b      	ldr	r3, [r3, #4]
 801613e:	2b00      	cmp	r3, #0
 8016140:	d010      	beq.n	8016164 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8016142:	683b      	ldr	r3, [r7, #0]
 8016144:	2b01      	cmp	r3, #1
 8016146:	d10b      	bne.n	8016160 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8016148:	687b      	ldr	r3, [r7, #4]
 801614a:	685a      	ldr	r2, [r3, #4]
 801614c:	2303      	movs	r3, #3
 801614e:	9300      	str	r3, [sp, #0]
 8016150:	4613      	mov	r3, r2
 8016152:	2200      	movs	r2, #0
 8016154:	2100      	movs	r1, #0
 8016156:	2001      	movs	r0, #1
 8016158:	f000 fecc 	bl	8016ef4 <xQueueGenericCreateStatic>
 801615c:	4603      	mov	r3, r0
 801615e:	e016      	b.n	801618e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8016160:	2300      	movs	r3, #0
 8016162:	e014      	b.n	801618e <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8016164:	683b      	ldr	r3, [r7, #0]
 8016166:	2b01      	cmp	r3, #1
 8016168:	d110      	bne.n	801618c <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 801616a:	2203      	movs	r2, #3
 801616c:	2100      	movs	r1, #0
 801616e:	2001      	movs	r0, #1
 8016170:	f000 ff3d 	bl	8016fee <xQueueGenericCreate>
 8016174:	60f8      	str	r0, [r7, #12]
 8016176:	68fb      	ldr	r3, [r7, #12]
 8016178:	2b00      	cmp	r3, #0
 801617a:	d005      	beq.n	8016188 <osSemaphoreCreate+0x58>
 801617c:	2300      	movs	r3, #0
 801617e:	2200      	movs	r2, #0
 8016180:	2100      	movs	r1, #0
 8016182:	68f8      	ldr	r0, [r7, #12]
 8016184:	f000 ffe0 	bl	8017148 <xQueueGenericSend>
      return sema;
 8016188:	68fb      	ldr	r3, [r7, #12]
 801618a:	e000      	b.n	801618e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 801618c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 801618e:	4618      	mov	r0, r3
 8016190:	3710      	adds	r7, #16
 8016192:	46bd      	mov	sp, r7
 8016194:	bd80      	pop	{r7, pc}
	...

08016198 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8016198:	b580      	push	{r7, lr}
 801619a:	b084      	sub	sp, #16
 801619c:	af00      	add	r7, sp, #0
 801619e:	6078      	str	r0, [r7, #4]
 80161a0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80161a2:	2300      	movs	r3, #0
 80161a4:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d101      	bne.n	80161b0 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80161ac:	2380      	movs	r3, #128	; 0x80
 80161ae:	e03a      	b.n	8016226 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80161b0:	2300      	movs	r3, #0
 80161b2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80161b4:	683b      	ldr	r3, [r7, #0]
 80161b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80161ba:	d103      	bne.n	80161c4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80161bc:	f04f 33ff 	mov.w	r3, #4294967295
 80161c0:	60fb      	str	r3, [r7, #12]
 80161c2:	e009      	b.n	80161d8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80161c4:	683b      	ldr	r3, [r7, #0]
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d006      	beq.n	80161d8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80161ca:	683b      	ldr	r3, [r7, #0]
 80161cc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80161ce:	68fb      	ldr	r3, [r7, #12]
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	d101      	bne.n	80161d8 <osSemaphoreWait+0x40>
      ticks = 1;
 80161d4:	2301      	movs	r3, #1
 80161d6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80161d8:	f7ff fe85 	bl	8015ee6 <inHandlerMode>
 80161dc:	4603      	mov	r3, r0
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d017      	beq.n	8016212 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80161e2:	f107 0308 	add.w	r3, r7, #8
 80161e6:	461a      	mov	r2, r3
 80161e8:	2100      	movs	r1, #0
 80161ea:	6878      	ldr	r0, [r7, #4]
 80161ec:	f001 fbce 	bl	801798c <xQueueReceiveFromISR>
 80161f0:	4603      	mov	r3, r0
 80161f2:	2b01      	cmp	r3, #1
 80161f4:	d001      	beq.n	80161fa <osSemaphoreWait+0x62>
      return osErrorOS;
 80161f6:	23ff      	movs	r3, #255	; 0xff
 80161f8:	e015      	b.n	8016226 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80161fa:	68bb      	ldr	r3, [r7, #8]
 80161fc:	2b00      	cmp	r3, #0
 80161fe:	d011      	beq.n	8016224 <osSemaphoreWait+0x8c>
 8016200:	4b0b      	ldr	r3, [pc, #44]	; (8016230 <osSemaphoreWait+0x98>)
 8016202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016206:	601a      	str	r2, [r3, #0]
 8016208:	f3bf 8f4f 	dsb	sy
 801620c:	f3bf 8f6f 	isb	sy
 8016210:	e008      	b.n	8016224 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8016212:	68f9      	ldr	r1, [r7, #12]
 8016214:	6878      	ldr	r0, [r7, #4]
 8016216:	f001 faa9 	bl	801776c <xQueueSemaphoreTake>
 801621a:	4603      	mov	r3, r0
 801621c:	2b01      	cmp	r3, #1
 801621e:	d001      	beq.n	8016224 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8016220:	23ff      	movs	r3, #255	; 0xff
 8016222:	e000      	b.n	8016226 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8016224:	2300      	movs	r3, #0
}
 8016226:	4618      	mov	r0, r3
 8016228:	3710      	adds	r7, #16
 801622a:	46bd      	mov	sp, r7
 801622c:	bd80      	pop	{r7, pc}
 801622e:	bf00      	nop
 8016230:	e000ed04 	.word	0xe000ed04

08016234 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8016234:	b580      	push	{r7, lr}
 8016236:	b084      	sub	sp, #16
 8016238:	af00      	add	r7, sp, #0
 801623a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 801623c:	2300      	movs	r3, #0
 801623e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8016240:	2300      	movs	r3, #0
 8016242:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8016244:	f7ff fe4f 	bl	8015ee6 <inHandlerMode>
 8016248:	4603      	mov	r3, r0
 801624a:	2b00      	cmp	r3, #0
 801624c:	d016      	beq.n	801627c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801624e:	f107 0308 	add.w	r3, r7, #8
 8016252:	4619      	mov	r1, r3
 8016254:	6878      	ldr	r0, [r7, #4]
 8016256:	f001 f915 	bl	8017484 <xQueueGiveFromISR>
 801625a:	4603      	mov	r3, r0
 801625c:	2b01      	cmp	r3, #1
 801625e:	d001      	beq.n	8016264 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8016260:	23ff      	movs	r3, #255	; 0xff
 8016262:	e017      	b.n	8016294 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8016264:	68bb      	ldr	r3, [r7, #8]
 8016266:	2b00      	cmp	r3, #0
 8016268:	d013      	beq.n	8016292 <osSemaphoreRelease+0x5e>
 801626a:	4b0c      	ldr	r3, [pc, #48]	; (801629c <osSemaphoreRelease+0x68>)
 801626c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016270:	601a      	str	r2, [r3, #0]
 8016272:	f3bf 8f4f 	dsb	sy
 8016276:	f3bf 8f6f 	isb	sy
 801627a:	e00a      	b.n	8016292 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 801627c:	2300      	movs	r3, #0
 801627e:	2200      	movs	r2, #0
 8016280:	2100      	movs	r1, #0
 8016282:	6878      	ldr	r0, [r7, #4]
 8016284:	f000 ff60 	bl	8017148 <xQueueGenericSend>
 8016288:	4603      	mov	r3, r0
 801628a:	2b01      	cmp	r3, #1
 801628c:	d001      	beq.n	8016292 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 801628e:	23ff      	movs	r3, #255	; 0xff
 8016290:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8016292:	68fb      	ldr	r3, [r7, #12]
}
 8016294:	4618      	mov	r0, r3
 8016296:	3710      	adds	r7, #16
 8016298:	46bd      	mov	sp, r7
 801629a:	bd80      	pop	{r7, pc}
 801629c:	e000ed04 	.word	0xe000ed04

080162a0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80162a0:	b590      	push	{r4, r7, lr}
 80162a2:	b085      	sub	sp, #20
 80162a4:	af02      	add	r7, sp, #8
 80162a6:	6078      	str	r0, [r7, #4]
 80162a8:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	689b      	ldr	r3, [r3, #8]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d012      	beq.n	80162d8 <osMessageCreate+0x38>
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	68db      	ldr	r3, [r3, #12]
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	d00e      	beq.n	80162d8 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	6818      	ldr	r0, [r3, #0]
 80162be:	687b      	ldr	r3, [r7, #4]
 80162c0:	6859      	ldr	r1, [r3, #4]
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	689a      	ldr	r2, [r3, #8]
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	68dc      	ldr	r4, [r3, #12]
 80162ca:	2300      	movs	r3, #0
 80162cc:	9300      	str	r3, [sp, #0]
 80162ce:	4623      	mov	r3, r4
 80162d0:	f000 fe10 	bl	8016ef4 <xQueueGenericCreateStatic>
 80162d4:	4603      	mov	r3, r0
 80162d6:	e008      	b.n	80162ea <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	6818      	ldr	r0, [r3, #0]
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	685b      	ldr	r3, [r3, #4]
 80162e0:	2200      	movs	r2, #0
 80162e2:	4619      	mov	r1, r3
 80162e4:	f000 fe83 	bl	8016fee <xQueueGenericCreate>
 80162e8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80162ea:	4618      	mov	r0, r3
 80162ec:	370c      	adds	r7, #12
 80162ee:	46bd      	mov	sp, r7
 80162f0:	bd90      	pop	{r4, r7, pc}
	...

080162f4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80162f4:	b580      	push	{r7, lr}
 80162f6:	b086      	sub	sp, #24
 80162f8:	af00      	add	r7, sp, #0
 80162fa:	60f8      	str	r0, [r7, #12]
 80162fc:	60b9      	str	r1, [r7, #8]
 80162fe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8016300:	2300      	movs	r3, #0
 8016302:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8016308:	697b      	ldr	r3, [r7, #20]
 801630a:	2b00      	cmp	r3, #0
 801630c:	d101      	bne.n	8016312 <osMessagePut+0x1e>
    ticks = 1;
 801630e:	2301      	movs	r3, #1
 8016310:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8016312:	f7ff fde8 	bl	8015ee6 <inHandlerMode>
 8016316:	4603      	mov	r3, r0
 8016318:	2b00      	cmp	r3, #0
 801631a:	d018      	beq.n	801634e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801631c:	f107 0210 	add.w	r2, r7, #16
 8016320:	f107 0108 	add.w	r1, r7, #8
 8016324:	2300      	movs	r3, #0
 8016326:	68f8      	ldr	r0, [r7, #12]
 8016328:	f001 f810 	bl	801734c <xQueueGenericSendFromISR>
 801632c:	4603      	mov	r3, r0
 801632e:	2b01      	cmp	r3, #1
 8016330:	d001      	beq.n	8016336 <osMessagePut+0x42>
      return osErrorOS;
 8016332:	23ff      	movs	r3, #255	; 0xff
 8016334:	e018      	b.n	8016368 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8016336:	693b      	ldr	r3, [r7, #16]
 8016338:	2b00      	cmp	r3, #0
 801633a:	d014      	beq.n	8016366 <osMessagePut+0x72>
 801633c:	4b0c      	ldr	r3, [pc, #48]	; (8016370 <osMessagePut+0x7c>)
 801633e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016342:	601a      	str	r2, [r3, #0]
 8016344:	f3bf 8f4f 	dsb	sy
 8016348:	f3bf 8f6f 	isb	sy
 801634c:	e00b      	b.n	8016366 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801634e:	f107 0108 	add.w	r1, r7, #8
 8016352:	2300      	movs	r3, #0
 8016354:	697a      	ldr	r2, [r7, #20]
 8016356:	68f8      	ldr	r0, [r7, #12]
 8016358:	f000 fef6 	bl	8017148 <xQueueGenericSend>
 801635c:	4603      	mov	r3, r0
 801635e:	2b01      	cmp	r3, #1
 8016360:	d001      	beq.n	8016366 <osMessagePut+0x72>
      return osErrorOS;
 8016362:	23ff      	movs	r3, #255	; 0xff
 8016364:	e000      	b.n	8016368 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8016366:	2300      	movs	r3, #0
}
 8016368:	4618      	mov	r0, r3
 801636a:	3718      	adds	r7, #24
 801636c:	46bd      	mov	sp, r7
 801636e:	bd80      	pop	{r7, pc}
 8016370:	e000ed04 	.word	0xe000ed04

08016374 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8016374:	b590      	push	{r4, r7, lr}
 8016376:	b08b      	sub	sp, #44	; 0x2c
 8016378:	af00      	add	r7, sp, #0
 801637a:	60f8      	str	r0, [r7, #12]
 801637c:	60b9      	str	r1, [r7, #8]
 801637e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8016380:	68bb      	ldr	r3, [r7, #8]
 8016382:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8016384:	2300      	movs	r3, #0
 8016386:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8016388:	68bb      	ldr	r3, [r7, #8]
 801638a:	2b00      	cmp	r3, #0
 801638c:	d10a      	bne.n	80163a4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 801638e:	2380      	movs	r3, #128	; 0x80
 8016390:	617b      	str	r3, [r7, #20]
    return event;
 8016392:	68fb      	ldr	r3, [r7, #12]
 8016394:	461c      	mov	r4, r3
 8016396:	f107 0314 	add.w	r3, r7, #20
 801639a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801639e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80163a2:	e054      	b.n	801644e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80163a4:	2300      	movs	r3, #0
 80163a6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80163a8:	2300      	movs	r3, #0
 80163aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163b2:	d103      	bne.n	80163bc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80163b4:	f04f 33ff 	mov.w	r3, #4294967295
 80163b8:	627b      	str	r3, [r7, #36]	; 0x24
 80163ba:	e009      	b.n	80163d0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	2b00      	cmp	r3, #0
 80163c0:	d006      	beq.n	80163d0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80163c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	d101      	bne.n	80163d0 <osMessageGet+0x5c>
      ticks = 1;
 80163cc:	2301      	movs	r3, #1
 80163ce:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80163d0:	f7ff fd89 	bl	8015ee6 <inHandlerMode>
 80163d4:	4603      	mov	r3, r0
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d01c      	beq.n	8016414 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80163da:	f107 0220 	add.w	r2, r7, #32
 80163de:	f107 0314 	add.w	r3, r7, #20
 80163e2:	3304      	adds	r3, #4
 80163e4:	4619      	mov	r1, r3
 80163e6:	68b8      	ldr	r0, [r7, #8]
 80163e8:	f001 fad0 	bl	801798c <xQueueReceiveFromISR>
 80163ec:	4603      	mov	r3, r0
 80163ee:	2b01      	cmp	r3, #1
 80163f0:	d102      	bne.n	80163f8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80163f2:	2310      	movs	r3, #16
 80163f4:	617b      	str	r3, [r7, #20]
 80163f6:	e001      	b.n	80163fc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80163f8:	2300      	movs	r3, #0
 80163fa:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80163fc:	6a3b      	ldr	r3, [r7, #32]
 80163fe:	2b00      	cmp	r3, #0
 8016400:	d01d      	beq.n	801643e <osMessageGet+0xca>
 8016402:	4b15      	ldr	r3, [pc, #84]	; (8016458 <osMessageGet+0xe4>)
 8016404:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016408:	601a      	str	r2, [r3, #0]
 801640a:	f3bf 8f4f 	dsb	sy
 801640e:	f3bf 8f6f 	isb	sy
 8016412:	e014      	b.n	801643e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8016414:	f107 0314 	add.w	r3, r7, #20
 8016418:	3304      	adds	r3, #4
 801641a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801641c:	4619      	mov	r1, r3
 801641e:	68b8      	ldr	r0, [r7, #8]
 8016420:	f001 f8c2 	bl	80175a8 <xQueueReceive>
 8016424:	4603      	mov	r3, r0
 8016426:	2b01      	cmp	r3, #1
 8016428:	d102      	bne.n	8016430 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801642a:	2310      	movs	r3, #16
 801642c:	617b      	str	r3, [r7, #20]
 801642e:	e006      	b.n	801643e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8016430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016432:	2b00      	cmp	r3, #0
 8016434:	d101      	bne.n	801643a <osMessageGet+0xc6>
 8016436:	2300      	movs	r3, #0
 8016438:	e000      	b.n	801643c <osMessageGet+0xc8>
 801643a:	2340      	movs	r3, #64	; 0x40
 801643c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801643e:	68fb      	ldr	r3, [r7, #12]
 8016440:	461c      	mov	r4, r3
 8016442:	f107 0314 	add.w	r3, r7, #20
 8016446:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801644a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801644e:	68f8      	ldr	r0, [r7, #12]
 8016450:	372c      	adds	r7, #44	; 0x2c
 8016452:	46bd      	mov	sp, r7
 8016454:	bd90      	pop	{r4, r7, pc}
 8016456:	bf00      	nop
 8016458:	e000ed04 	.word	0xe000ed04

0801645c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801645c:	b480      	push	{r7}
 801645e:	b083      	sub	sp, #12
 8016460:	af00      	add	r7, sp, #0
 8016462:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016464:	687b      	ldr	r3, [r7, #4]
 8016466:	f103 0208 	add.w	r2, r3, #8
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	f04f 32ff 	mov.w	r2, #4294967295
 8016474:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016476:	687b      	ldr	r3, [r7, #4]
 8016478:	f103 0208 	add.w	r2, r3, #8
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	f103 0208 	add.w	r2, r3, #8
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	2200      	movs	r2, #0
 801648e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8016490:	bf00      	nop
 8016492:	370c      	adds	r7, #12
 8016494:	46bd      	mov	sp, r7
 8016496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801649a:	4770      	bx	lr

0801649c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801649c:	b480      	push	{r7}
 801649e:	b083      	sub	sp, #12
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	2200      	movs	r2, #0
 80164a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80164aa:	bf00      	nop
 80164ac:	370c      	adds	r7, #12
 80164ae:	46bd      	mov	sp, r7
 80164b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164b4:	4770      	bx	lr

080164b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80164b6:	b480      	push	{r7}
 80164b8:	b085      	sub	sp, #20
 80164ba:	af00      	add	r7, sp, #0
 80164bc:	6078      	str	r0, [r7, #4]
 80164be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	685b      	ldr	r3, [r3, #4]
 80164c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80164c6:	683b      	ldr	r3, [r7, #0]
 80164c8:	68fa      	ldr	r2, [r7, #12]
 80164ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	689a      	ldr	r2, [r3, #8]
 80164d0:	683b      	ldr	r3, [r7, #0]
 80164d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	689b      	ldr	r3, [r3, #8]
 80164d8:	683a      	ldr	r2, [r7, #0]
 80164da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80164dc:	68fb      	ldr	r3, [r7, #12]
 80164de:	683a      	ldr	r2, [r7, #0]
 80164e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80164e2:	683b      	ldr	r3, [r7, #0]
 80164e4:	687a      	ldr	r2, [r7, #4]
 80164e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	681b      	ldr	r3, [r3, #0]
 80164ec:	1c5a      	adds	r2, r3, #1
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	601a      	str	r2, [r3, #0]
}
 80164f2:	bf00      	nop
 80164f4:	3714      	adds	r7, #20
 80164f6:	46bd      	mov	sp, r7
 80164f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164fc:	4770      	bx	lr

080164fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80164fe:	b480      	push	{r7}
 8016500:	b085      	sub	sp, #20
 8016502:	af00      	add	r7, sp, #0
 8016504:	6078      	str	r0, [r7, #4]
 8016506:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8016508:	683b      	ldr	r3, [r7, #0]
 801650a:	681b      	ldr	r3, [r3, #0]
 801650c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801650e:	68bb      	ldr	r3, [r7, #8]
 8016510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016514:	d103      	bne.n	801651e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	691b      	ldr	r3, [r3, #16]
 801651a:	60fb      	str	r3, [r7, #12]
 801651c:	e00c      	b.n	8016538 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	3308      	adds	r3, #8
 8016522:	60fb      	str	r3, [r7, #12]
 8016524:	e002      	b.n	801652c <vListInsert+0x2e>
 8016526:	68fb      	ldr	r3, [r7, #12]
 8016528:	685b      	ldr	r3, [r3, #4]
 801652a:	60fb      	str	r3, [r7, #12]
 801652c:	68fb      	ldr	r3, [r7, #12]
 801652e:	685b      	ldr	r3, [r3, #4]
 8016530:	681a      	ldr	r2, [r3, #0]
 8016532:	68bb      	ldr	r3, [r7, #8]
 8016534:	429a      	cmp	r2, r3
 8016536:	d9f6      	bls.n	8016526 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8016538:	68fb      	ldr	r3, [r7, #12]
 801653a:	685a      	ldr	r2, [r3, #4]
 801653c:	683b      	ldr	r3, [r7, #0]
 801653e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8016540:	683b      	ldr	r3, [r7, #0]
 8016542:	685b      	ldr	r3, [r3, #4]
 8016544:	683a      	ldr	r2, [r7, #0]
 8016546:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8016548:	683b      	ldr	r3, [r7, #0]
 801654a:	68fa      	ldr	r2, [r7, #12]
 801654c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801654e:	68fb      	ldr	r3, [r7, #12]
 8016550:	683a      	ldr	r2, [r7, #0]
 8016552:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8016554:	683b      	ldr	r3, [r7, #0]
 8016556:	687a      	ldr	r2, [r7, #4]
 8016558:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	681b      	ldr	r3, [r3, #0]
 801655e:	1c5a      	adds	r2, r3, #1
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	601a      	str	r2, [r3, #0]
}
 8016564:	bf00      	nop
 8016566:	3714      	adds	r7, #20
 8016568:	46bd      	mov	sp, r7
 801656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801656e:	4770      	bx	lr

08016570 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8016570:	b480      	push	{r7}
 8016572:	b085      	sub	sp, #20
 8016574:	af00      	add	r7, sp, #0
 8016576:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	691b      	ldr	r3, [r3, #16]
 801657c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801657e:	687b      	ldr	r3, [r7, #4]
 8016580:	685b      	ldr	r3, [r3, #4]
 8016582:	687a      	ldr	r2, [r7, #4]
 8016584:	6892      	ldr	r2, [r2, #8]
 8016586:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	689b      	ldr	r3, [r3, #8]
 801658c:	687a      	ldr	r2, [r7, #4]
 801658e:	6852      	ldr	r2, [r2, #4]
 8016590:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8016592:	68fb      	ldr	r3, [r7, #12]
 8016594:	685a      	ldr	r2, [r3, #4]
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	429a      	cmp	r2, r3
 801659a:	d103      	bne.n	80165a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	689a      	ldr	r2, [r3, #8]
 80165a0:	68fb      	ldr	r3, [r7, #12]
 80165a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80165a4:	687b      	ldr	r3, [r7, #4]
 80165a6:	2200      	movs	r2, #0
 80165a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80165aa:	68fb      	ldr	r3, [r7, #12]
 80165ac:	681b      	ldr	r3, [r3, #0]
 80165ae:	1e5a      	subs	r2, r3, #1
 80165b0:	68fb      	ldr	r3, [r7, #12]
 80165b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80165b4:	68fb      	ldr	r3, [r7, #12]
 80165b6:	681b      	ldr	r3, [r3, #0]
}
 80165b8:	4618      	mov	r0, r3
 80165ba:	3714      	adds	r7, #20
 80165bc:	46bd      	mov	sp, r7
 80165be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165c2:	4770      	bx	lr

080165c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80165c4:	b480      	push	{r7}
 80165c6:	b085      	sub	sp, #20
 80165c8:	af00      	add	r7, sp, #0
 80165ca:	60f8      	str	r0, [r7, #12]
 80165cc:	60b9      	str	r1, [r7, #8]
 80165ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80165d0:	68fb      	ldr	r3, [r7, #12]
 80165d2:	3b04      	subs	r3, #4
 80165d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80165d6:	68fb      	ldr	r3, [r7, #12]
 80165d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80165dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80165de:	68fb      	ldr	r3, [r7, #12]
 80165e0:	3b04      	subs	r3, #4
 80165e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80165e4:	68bb      	ldr	r3, [r7, #8]
 80165e6:	f023 0201 	bic.w	r2, r3, #1
 80165ea:	68fb      	ldr	r3, [r7, #12]
 80165ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80165ee:	68fb      	ldr	r3, [r7, #12]
 80165f0:	3b04      	subs	r3, #4
 80165f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80165f4:	4a0c      	ldr	r2, [pc, #48]	; (8016628 <pxPortInitialiseStack+0x64>)
 80165f6:	68fb      	ldr	r3, [r7, #12]
 80165f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80165fa:	68fb      	ldr	r3, [r7, #12]
 80165fc:	3b14      	subs	r3, #20
 80165fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016600:	687a      	ldr	r2, [r7, #4]
 8016602:	68fb      	ldr	r3, [r7, #12]
 8016604:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016606:	68fb      	ldr	r3, [r7, #12]
 8016608:	3b04      	subs	r3, #4
 801660a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801660c:	68fb      	ldr	r3, [r7, #12]
 801660e:	f06f 0202 	mvn.w	r2, #2
 8016612:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016614:	68fb      	ldr	r3, [r7, #12]
 8016616:	3b20      	subs	r3, #32
 8016618:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801661a:	68fb      	ldr	r3, [r7, #12]
}
 801661c:	4618      	mov	r0, r3
 801661e:	3714      	adds	r7, #20
 8016620:	46bd      	mov	sp, r7
 8016622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016626:	4770      	bx	lr
 8016628:	0801662d 	.word	0x0801662d

0801662c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801662c:	b480      	push	{r7}
 801662e:	b085      	sub	sp, #20
 8016630:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016632:	2300      	movs	r3, #0
 8016634:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016636:	4b13      	ldr	r3, [pc, #76]	; (8016684 <prvTaskExitError+0x58>)
 8016638:	681b      	ldr	r3, [r3, #0]
 801663a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801663e:	d00b      	beq.n	8016658 <prvTaskExitError+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8016640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016644:	b672      	cpsid	i
 8016646:	f383 8811 	msr	BASEPRI, r3
 801664a:	f3bf 8f6f 	isb	sy
 801664e:	f3bf 8f4f 	dsb	sy
 8016652:	b662      	cpsie	i
 8016654:	60fb      	str	r3, [r7, #12]
 8016656:	e7fe      	b.n	8016656 <prvTaskExitError+0x2a>
 8016658:	f04f 0350 	mov.w	r3, #80	; 0x50
 801665c:	b672      	cpsid	i
 801665e:	f383 8811 	msr	BASEPRI, r3
 8016662:	f3bf 8f6f 	isb	sy
 8016666:	f3bf 8f4f 	dsb	sy
 801666a:	b662      	cpsie	i
 801666c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801666e:	bf00      	nop
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	2b00      	cmp	r3, #0
 8016674:	d0fc      	beq.n	8016670 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016676:	bf00      	nop
 8016678:	3714      	adds	r7, #20
 801667a:	46bd      	mov	sp, r7
 801667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016680:	4770      	bx	lr
 8016682:	bf00      	nop
 8016684:	20000008 	.word	0x20000008
	...

08016690 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016690:	4b07      	ldr	r3, [pc, #28]	; (80166b0 <pxCurrentTCBConst2>)
 8016692:	6819      	ldr	r1, [r3, #0]
 8016694:	6808      	ldr	r0, [r1, #0]
 8016696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801669a:	f380 8809 	msr	PSP, r0
 801669e:	f3bf 8f6f 	isb	sy
 80166a2:	f04f 0000 	mov.w	r0, #0
 80166a6:	f380 8811 	msr	BASEPRI, r0
 80166aa:	4770      	bx	lr
 80166ac:	f3af 8000 	nop.w

080166b0 <pxCurrentTCBConst2>:
 80166b0:	20016a80 	.word	0x20016a80
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80166b4:	bf00      	nop
 80166b6:	bf00      	nop

080166b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80166b8:	4808      	ldr	r0, [pc, #32]	; (80166dc <prvPortStartFirstTask+0x24>)
 80166ba:	6800      	ldr	r0, [r0, #0]
 80166bc:	6800      	ldr	r0, [r0, #0]
 80166be:	f380 8808 	msr	MSP, r0
 80166c2:	f04f 0000 	mov.w	r0, #0
 80166c6:	f380 8814 	msr	CONTROL, r0
 80166ca:	b662      	cpsie	i
 80166cc:	b661      	cpsie	f
 80166ce:	f3bf 8f4f 	dsb	sy
 80166d2:	f3bf 8f6f 	isb	sy
 80166d6:	df00      	svc	0
 80166d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80166da:	bf00      	nop
 80166dc:	e000ed08 	.word	0xe000ed08

080166e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80166e0:	b580      	push	{r7, lr}
 80166e2:	b084      	sub	sp, #16
 80166e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80166e6:	4b36      	ldr	r3, [pc, #216]	; (80167c0 <xPortStartScheduler+0xe0>)
 80166e8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80166ea:	68fb      	ldr	r3, [r7, #12]
 80166ec:	781b      	ldrb	r3, [r3, #0]
 80166ee:	b2db      	uxtb	r3, r3
 80166f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80166f2:	68fb      	ldr	r3, [r7, #12]
 80166f4:	22ff      	movs	r2, #255	; 0xff
 80166f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80166f8:	68fb      	ldr	r3, [r7, #12]
 80166fa:	781b      	ldrb	r3, [r3, #0]
 80166fc:	b2db      	uxtb	r3, r3
 80166fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016700:	78fb      	ldrb	r3, [r7, #3]
 8016702:	b2db      	uxtb	r3, r3
 8016704:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8016708:	b2da      	uxtb	r2, r3
 801670a:	4b2e      	ldr	r3, [pc, #184]	; (80167c4 <xPortStartScheduler+0xe4>)
 801670c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801670e:	4b2e      	ldr	r3, [pc, #184]	; (80167c8 <xPortStartScheduler+0xe8>)
 8016710:	2207      	movs	r2, #7
 8016712:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016714:	e009      	b.n	801672a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016716:	4b2c      	ldr	r3, [pc, #176]	; (80167c8 <xPortStartScheduler+0xe8>)
 8016718:	681b      	ldr	r3, [r3, #0]
 801671a:	3b01      	subs	r3, #1
 801671c:	4a2a      	ldr	r2, [pc, #168]	; (80167c8 <xPortStartScheduler+0xe8>)
 801671e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016720:	78fb      	ldrb	r3, [r7, #3]
 8016722:	b2db      	uxtb	r3, r3
 8016724:	005b      	lsls	r3, r3, #1
 8016726:	b2db      	uxtb	r3, r3
 8016728:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801672a:	78fb      	ldrb	r3, [r7, #3]
 801672c:	b2db      	uxtb	r3, r3
 801672e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016732:	2b80      	cmp	r3, #128	; 0x80
 8016734:	d0ef      	beq.n	8016716 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016736:	4b24      	ldr	r3, [pc, #144]	; (80167c8 <xPortStartScheduler+0xe8>)
 8016738:	681b      	ldr	r3, [r3, #0]
 801673a:	f1c3 0307 	rsb	r3, r3, #7
 801673e:	2b04      	cmp	r3, #4
 8016740:	d00b      	beq.n	801675a <xPortStartScheduler+0x7a>
 8016742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016746:	b672      	cpsid	i
 8016748:	f383 8811 	msr	BASEPRI, r3
 801674c:	f3bf 8f6f 	isb	sy
 8016750:	f3bf 8f4f 	dsb	sy
 8016754:	b662      	cpsie	i
 8016756:	60bb      	str	r3, [r7, #8]
 8016758:	e7fe      	b.n	8016758 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801675a:	4b1b      	ldr	r3, [pc, #108]	; (80167c8 <xPortStartScheduler+0xe8>)
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	021b      	lsls	r3, r3, #8
 8016760:	4a19      	ldr	r2, [pc, #100]	; (80167c8 <xPortStartScheduler+0xe8>)
 8016762:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016764:	4b18      	ldr	r3, [pc, #96]	; (80167c8 <xPortStartScheduler+0xe8>)
 8016766:	681b      	ldr	r3, [r3, #0]
 8016768:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801676c:	4a16      	ldr	r2, [pc, #88]	; (80167c8 <xPortStartScheduler+0xe8>)
 801676e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016770:	687b      	ldr	r3, [r7, #4]
 8016772:	b2da      	uxtb	r2, r3
 8016774:	68fb      	ldr	r3, [r7, #12]
 8016776:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016778:	4a14      	ldr	r2, [pc, #80]	; (80167cc <xPortStartScheduler+0xec>)
 801677a:	4b14      	ldr	r3, [pc, #80]	; (80167cc <xPortStartScheduler+0xec>)
 801677c:	681b      	ldr	r3, [r3, #0]
 801677e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8016782:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016784:	4a11      	ldr	r2, [pc, #68]	; (80167cc <xPortStartScheduler+0xec>)
 8016786:	4b11      	ldr	r3, [pc, #68]	; (80167cc <xPortStartScheduler+0xec>)
 8016788:	681b      	ldr	r3, [r3, #0]
 801678a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801678e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016790:	f000 f8d4 	bl	801693c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016794:	4b0e      	ldr	r3, [pc, #56]	; (80167d0 <xPortStartScheduler+0xf0>)
 8016796:	2200      	movs	r2, #0
 8016798:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801679a:	f000 f8f3 	bl	8016984 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801679e:	4a0d      	ldr	r2, [pc, #52]	; (80167d4 <xPortStartScheduler+0xf4>)
 80167a0:	4b0c      	ldr	r3, [pc, #48]	; (80167d4 <xPortStartScheduler+0xf4>)
 80167a2:	681b      	ldr	r3, [r3, #0]
 80167a4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80167a8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80167aa:	f7ff ff85 	bl	80166b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80167ae:	f001 ff73 	bl	8018698 <vTaskSwitchContext>
	prvTaskExitError();
 80167b2:	f7ff ff3b 	bl	801662c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80167b6:	2300      	movs	r3, #0
}
 80167b8:	4618      	mov	r0, r3
 80167ba:	3710      	adds	r7, #16
 80167bc:	46bd      	mov	sp, r7
 80167be:	bd80      	pop	{r7, pc}
 80167c0:	e000e400 	.word	0xe000e400
 80167c4:	20000260 	.word	0x20000260
 80167c8:	20000264 	.word	0x20000264
 80167cc:	e000ed20 	.word	0xe000ed20
 80167d0:	20000008 	.word	0x20000008
 80167d4:	e000ef34 	.word	0xe000ef34

080167d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80167d8:	b480      	push	{r7}
 80167da:	b083      	sub	sp, #12
 80167dc:	af00      	add	r7, sp, #0
 80167de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167e2:	b672      	cpsid	i
 80167e4:	f383 8811 	msr	BASEPRI, r3
 80167e8:	f3bf 8f6f 	isb	sy
 80167ec:	f3bf 8f4f 	dsb	sy
 80167f0:	b662      	cpsie	i
 80167f2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80167f4:	4b0f      	ldr	r3, [pc, #60]	; (8016834 <vPortEnterCritical+0x5c>)
 80167f6:	681b      	ldr	r3, [r3, #0]
 80167f8:	3301      	adds	r3, #1
 80167fa:	4a0e      	ldr	r2, [pc, #56]	; (8016834 <vPortEnterCritical+0x5c>)
 80167fc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80167fe:	4b0d      	ldr	r3, [pc, #52]	; (8016834 <vPortEnterCritical+0x5c>)
 8016800:	681b      	ldr	r3, [r3, #0]
 8016802:	2b01      	cmp	r3, #1
 8016804:	d110      	bne.n	8016828 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016806:	4b0c      	ldr	r3, [pc, #48]	; (8016838 <vPortEnterCritical+0x60>)
 8016808:	681b      	ldr	r3, [r3, #0]
 801680a:	b2db      	uxtb	r3, r3
 801680c:	2b00      	cmp	r3, #0
 801680e:	d00b      	beq.n	8016828 <vPortEnterCritical+0x50>
 8016810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016814:	b672      	cpsid	i
 8016816:	f383 8811 	msr	BASEPRI, r3
 801681a:	f3bf 8f6f 	isb	sy
 801681e:	f3bf 8f4f 	dsb	sy
 8016822:	b662      	cpsie	i
 8016824:	603b      	str	r3, [r7, #0]
 8016826:	e7fe      	b.n	8016826 <vPortEnterCritical+0x4e>
	}
}
 8016828:	bf00      	nop
 801682a:	370c      	adds	r7, #12
 801682c:	46bd      	mov	sp, r7
 801682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016832:	4770      	bx	lr
 8016834:	20000008 	.word	0x20000008
 8016838:	e000ed04 	.word	0xe000ed04

0801683c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801683c:	b480      	push	{r7}
 801683e:	b083      	sub	sp, #12
 8016840:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016842:	4b12      	ldr	r3, [pc, #72]	; (801688c <vPortExitCritical+0x50>)
 8016844:	681b      	ldr	r3, [r3, #0]
 8016846:	2b00      	cmp	r3, #0
 8016848:	d10b      	bne.n	8016862 <vPortExitCritical+0x26>
 801684a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801684e:	b672      	cpsid	i
 8016850:	f383 8811 	msr	BASEPRI, r3
 8016854:	f3bf 8f6f 	isb	sy
 8016858:	f3bf 8f4f 	dsb	sy
 801685c:	b662      	cpsie	i
 801685e:	607b      	str	r3, [r7, #4]
 8016860:	e7fe      	b.n	8016860 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8016862:	4b0a      	ldr	r3, [pc, #40]	; (801688c <vPortExitCritical+0x50>)
 8016864:	681b      	ldr	r3, [r3, #0]
 8016866:	3b01      	subs	r3, #1
 8016868:	4a08      	ldr	r2, [pc, #32]	; (801688c <vPortExitCritical+0x50>)
 801686a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801686c:	4b07      	ldr	r3, [pc, #28]	; (801688c <vPortExitCritical+0x50>)
 801686e:	681b      	ldr	r3, [r3, #0]
 8016870:	2b00      	cmp	r3, #0
 8016872:	d104      	bne.n	801687e <vPortExitCritical+0x42>
 8016874:	2300      	movs	r3, #0
 8016876:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016878:	683b      	ldr	r3, [r7, #0]
 801687a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 801687e:	bf00      	nop
 8016880:	370c      	adds	r7, #12
 8016882:	46bd      	mov	sp, r7
 8016884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016888:	4770      	bx	lr
 801688a:	bf00      	nop
 801688c:	20000008 	.word	0x20000008

08016890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016890:	f3ef 8009 	mrs	r0, PSP
 8016894:	f3bf 8f6f 	isb	sy
 8016898:	4b15      	ldr	r3, [pc, #84]	; (80168f0 <pxCurrentTCBConst>)
 801689a:	681a      	ldr	r2, [r3, #0]
 801689c:	f01e 0f10 	tst.w	lr, #16
 80168a0:	bf08      	it	eq
 80168a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80168a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168aa:	6010      	str	r0, [r2, #0]
 80168ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80168b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80168b4:	b672      	cpsid	i
 80168b6:	f380 8811 	msr	BASEPRI, r0
 80168ba:	f3bf 8f4f 	dsb	sy
 80168be:	f3bf 8f6f 	isb	sy
 80168c2:	b662      	cpsie	i
 80168c4:	f001 fee8 	bl	8018698 <vTaskSwitchContext>
 80168c8:	f04f 0000 	mov.w	r0, #0
 80168cc:	f380 8811 	msr	BASEPRI, r0
 80168d0:	bc09      	pop	{r0, r3}
 80168d2:	6819      	ldr	r1, [r3, #0]
 80168d4:	6808      	ldr	r0, [r1, #0]
 80168d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168da:	f01e 0f10 	tst.w	lr, #16
 80168de:	bf08      	it	eq
 80168e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80168e4:	f380 8809 	msr	PSP, r0
 80168e8:	f3bf 8f6f 	isb	sy
 80168ec:	4770      	bx	lr
 80168ee:	bf00      	nop

080168f0 <pxCurrentTCBConst>:
 80168f0:	20016a80 	.word	0x20016a80
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80168f4:	bf00      	nop
 80168f6:	bf00      	nop

080168f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80168f8:	b580      	push	{r7, lr}
 80168fa:	b082      	sub	sp, #8
 80168fc:	af00      	add	r7, sp, #0
	__asm volatile
 80168fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016902:	b672      	cpsid	i
 8016904:	f383 8811 	msr	BASEPRI, r3
 8016908:	f3bf 8f6f 	isb	sy
 801690c:	f3bf 8f4f 	dsb	sy
 8016910:	b662      	cpsie	i
 8016912:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016914:	f001 fe06 	bl	8018524 <xTaskIncrementTick>
 8016918:	4603      	mov	r3, r0
 801691a:	2b00      	cmp	r3, #0
 801691c:	d003      	beq.n	8016926 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801691e:	4b06      	ldr	r3, [pc, #24]	; (8016938 <SysTick_Handler+0x40>)
 8016920:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016924:	601a      	str	r2, [r3, #0]
 8016926:	2300      	movs	r3, #0
 8016928:	603b      	str	r3, [r7, #0]
	__asm volatile
 801692a:	683b      	ldr	r3, [r7, #0]
 801692c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8016930:	bf00      	nop
 8016932:	3708      	adds	r7, #8
 8016934:	46bd      	mov	sp, r7
 8016936:	bd80      	pop	{r7, pc}
 8016938:	e000ed04 	.word	0xe000ed04

0801693c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801693c:	b480      	push	{r7}
 801693e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016940:	4b0b      	ldr	r3, [pc, #44]	; (8016970 <vPortSetupTimerInterrupt+0x34>)
 8016942:	2200      	movs	r2, #0
 8016944:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016946:	4b0b      	ldr	r3, [pc, #44]	; (8016974 <vPortSetupTimerInterrupt+0x38>)
 8016948:	2200      	movs	r2, #0
 801694a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801694c:	4a0a      	ldr	r2, [pc, #40]	; (8016978 <vPortSetupTimerInterrupt+0x3c>)
 801694e:	4b0b      	ldr	r3, [pc, #44]	; (801697c <vPortSetupTimerInterrupt+0x40>)
 8016950:	681b      	ldr	r3, [r3, #0]
 8016952:	490b      	ldr	r1, [pc, #44]	; (8016980 <vPortSetupTimerInterrupt+0x44>)
 8016954:	fba1 1303 	umull	r1, r3, r1, r3
 8016958:	099b      	lsrs	r3, r3, #6
 801695a:	3b01      	subs	r3, #1
 801695c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801695e:	4b04      	ldr	r3, [pc, #16]	; (8016970 <vPortSetupTimerInterrupt+0x34>)
 8016960:	2207      	movs	r2, #7
 8016962:	601a      	str	r2, [r3, #0]
}
 8016964:	bf00      	nop
 8016966:	46bd      	mov	sp, r7
 8016968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801696c:	4770      	bx	lr
 801696e:	bf00      	nop
 8016970:	e000e010 	.word	0xe000e010
 8016974:	e000e018 	.word	0xe000e018
 8016978:	e000e014 	.word	0xe000e014
 801697c:	20000028 	.word	0x20000028
 8016980:	10624dd3 	.word	0x10624dd3

08016984 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016984:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8016994 <vPortEnableVFP+0x10>
 8016988:	6801      	ldr	r1, [r0, #0]
 801698a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801698e:	6001      	str	r1, [r0, #0]
 8016990:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016992:	bf00      	nop
 8016994:	e000ed88 	.word	0xe000ed88

08016998 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016998:	b480      	push	{r7}
 801699a:	b085      	sub	sp, #20
 801699c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801699e:	f3ef 8305 	mrs	r3, IPSR
 80169a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80169a4:	68fb      	ldr	r3, [r7, #12]
 80169a6:	2b0f      	cmp	r3, #15
 80169a8:	d915      	bls.n	80169d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80169aa:	4a18      	ldr	r2, [pc, #96]	; (8016a0c <vPortValidateInterruptPriority+0x74>)
 80169ac:	68fb      	ldr	r3, [r7, #12]
 80169ae:	4413      	add	r3, r2
 80169b0:	781b      	ldrb	r3, [r3, #0]
 80169b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80169b4:	4b16      	ldr	r3, [pc, #88]	; (8016a10 <vPortValidateInterruptPriority+0x78>)
 80169b6:	781b      	ldrb	r3, [r3, #0]
 80169b8:	7afa      	ldrb	r2, [r7, #11]
 80169ba:	429a      	cmp	r2, r3
 80169bc:	d20b      	bcs.n	80169d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80169be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80169c2:	b672      	cpsid	i
 80169c4:	f383 8811 	msr	BASEPRI, r3
 80169c8:	f3bf 8f6f 	isb	sy
 80169cc:	f3bf 8f4f 	dsb	sy
 80169d0:	b662      	cpsie	i
 80169d2:	607b      	str	r3, [r7, #4]
 80169d4:	e7fe      	b.n	80169d4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80169d6:	4b0f      	ldr	r3, [pc, #60]	; (8016a14 <vPortValidateInterruptPriority+0x7c>)
 80169d8:	681b      	ldr	r3, [r3, #0]
 80169da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80169de:	4b0e      	ldr	r3, [pc, #56]	; (8016a18 <vPortValidateInterruptPriority+0x80>)
 80169e0:	681b      	ldr	r3, [r3, #0]
 80169e2:	429a      	cmp	r2, r3
 80169e4:	d90b      	bls.n	80169fe <vPortValidateInterruptPriority+0x66>
 80169e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80169ea:	b672      	cpsid	i
 80169ec:	f383 8811 	msr	BASEPRI, r3
 80169f0:	f3bf 8f6f 	isb	sy
 80169f4:	f3bf 8f4f 	dsb	sy
 80169f8:	b662      	cpsie	i
 80169fa:	603b      	str	r3, [r7, #0]
 80169fc:	e7fe      	b.n	80169fc <vPortValidateInterruptPriority+0x64>
	}
 80169fe:	bf00      	nop
 8016a00:	3714      	adds	r7, #20
 8016a02:	46bd      	mov	sp, r7
 8016a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a08:	4770      	bx	lr
 8016a0a:	bf00      	nop
 8016a0c:	e000e3f0 	.word	0xe000e3f0
 8016a10:	20000260 	.word	0x20000260
 8016a14:	e000ed0c 	.word	0xe000ed0c
 8016a18:	20000264 	.word	0x20000264

08016a1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016a1c:	b580      	push	{r7, lr}
 8016a1e:	b08a      	sub	sp, #40	; 0x28
 8016a20:	af00      	add	r7, sp, #0
 8016a22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016a24:	2300      	movs	r3, #0
 8016a26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016a28:	f001 fcae 	bl	8018388 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016a2c:	4b5c      	ldr	r3, [pc, #368]	; (8016ba0 <pvPortMalloc+0x184>)
 8016a2e:	681b      	ldr	r3, [r3, #0]
 8016a30:	2b00      	cmp	r3, #0
 8016a32:	d101      	bne.n	8016a38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016a34:	f000 f91a 	bl	8016c6c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016a38:	4b5a      	ldr	r3, [pc, #360]	; (8016ba4 <pvPortMalloc+0x188>)
 8016a3a:	681a      	ldr	r2, [r3, #0]
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	4013      	ands	r3, r2
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	f040 8090 	bne.w	8016b66 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016a46:	687b      	ldr	r3, [r7, #4]
 8016a48:	2b00      	cmp	r3, #0
 8016a4a:	d01e      	beq.n	8016a8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8016a4c:	2208      	movs	r2, #8
 8016a4e:	687b      	ldr	r3, [r7, #4]
 8016a50:	4413      	add	r3, r2
 8016a52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016a54:	687b      	ldr	r3, [r7, #4]
 8016a56:	f003 0307 	and.w	r3, r3, #7
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	d015      	beq.n	8016a8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8016a5e:	687b      	ldr	r3, [r7, #4]
 8016a60:	f023 0307 	bic.w	r3, r3, #7
 8016a64:	3308      	adds	r3, #8
 8016a66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016a68:	687b      	ldr	r3, [r7, #4]
 8016a6a:	f003 0307 	and.w	r3, r3, #7
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	d00b      	beq.n	8016a8a <pvPortMalloc+0x6e>
 8016a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a76:	b672      	cpsid	i
 8016a78:	f383 8811 	msr	BASEPRI, r3
 8016a7c:	f3bf 8f6f 	isb	sy
 8016a80:	f3bf 8f4f 	dsb	sy
 8016a84:	b662      	cpsie	i
 8016a86:	617b      	str	r3, [r7, #20]
 8016a88:	e7fe      	b.n	8016a88 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016a8a:	687b      	ldr	r3, [r7, #4]
 8016a8c:	2b00      	cmp	r3, #0
 8016a8e:	d06a      	beq.n	8016b66 <pvPortMalloc+0x14a>
 8016a90:	4b45      	ldr	r3, [pc, #276]	; (8016ba8 <pvPortMalloc+0x18c>)
 8016a92:	681b      	ldr	r3, [r3, #0]
 8016a94:	687a      	ldr	r2, [r7, #4]
 8016a96:	429a      	cmp	r2, r3
 8016a98:	d865      	bhi.n	8016b66 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016a9a:	4b44      	ldr	r3, [pc, #272]	; (8016bac <pvPortMalloc+0x190>)
 8016a9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016a9e:	4b43      	ldr	r3, [pc, #268]	; (8016bac <pvPortMalloc+0x190>)
 8016aa0:	681b      	ldr	r3, [r3, #0]
 8016aa2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016aa4:	e004      	b.n	8016ab0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8016aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016aa8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016aac:	681b      	ldr	r3, [r3, #0]
 8016aae:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ab2:	685a      	ldr	r2, [r3, #4]
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	429a      	cmp	r2, r3
 8016ab8:	d203      	bcs.n	8016ac2 <pvPortMalloc+0xa6>
 8016aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016abc:	681b      	ldr	r3, [r3, #0]
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d1f1      	bne.n	8016aa6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016ac2:	4b37      	ldr	r3, [pc, #220]	; (8016ba0 <pvPortMalloc+0x184>)
 8016ac4:	681b      	ldr	r3, [r3, #0]
 8016ac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016ac8:	429a      	cmp	r2, r3
 8016aca:	d04c      	beq.n	8016b66 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8016acc:	6a3b      	ldr	r3, [r7, #32]
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	2208      	movs	r2, #8
 8016ad2:	4413      	add	r3, r2
 8016ad4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ad8:	681a      	ldr	r2, [r3, #0]
 8016ada:	6a3b      	ldr	r3, [r7, #32]
 8016adc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8016ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ae0:	685a      	ldr	r2, [r3, #4]
 8016ae2:	687b      	ldr	r3, [r7, #4]
 8016ae4:	1ad2      	subs	r2, r2, r3
 8016ae6:	2308      	movs	r3, #8
 8016ae8:	005b      	lsls	r3, r3, #1
 8016aea:	429a      	cmp	r2, r3
 8016aec:	d920      	bls.n	8016b30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8016aee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016af0:	687b      	ldr	r3, [r7, #4]
 8016af2:	4413      	add	r3, r2
 8016af4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016af6:	69bb      	ldr	r3, [r7, #24]
 8016af8:	f003 0307 	and.w	r3, r3, #7
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	d00b      	beq.n	8016b18 <pvPortMalloc+0xfc>
 8016b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b04:	b672      	cpsid	i
 8016b06:	f383 8811 	msr	BASEPRI, r3
 8016b0a:	f3bf 8f6f 	isb	sy
 8016b0e:	f3bf 8f4f 	dsb	sy
 8016b12:	b662      	cpsie	i
 8016b14:	613b      	str	r3, [r7, #16]
 8016b16:	e7fe      	b.n	8016b16 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b1a:	685a      	ldr	r2, [r3, #4]
 8016b1c:	687b      	ldr	r3, [r7, #4]
 8016b1e:	1ad2      	subs	r2, r2, r3
 8016b20:	69bb      	ldr	r3, [r7, #24]
 8016b22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b26:	687a      	ldr	r2, [r7, #4]
 8016b28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016b2a:	69b8      	ldr	r0, [r7, #24]
 8016b2c:	f000 f900 	bl	8016d30 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016b30:	4b1d      	ldr	r3, [pc, #116]	; (8016ba8 <pvPortMalloc+0x18c>)
 8016b32:	681a      	ldr	r2, [r3, #0]
 8016b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b36:	685b      	ldr	r3, [r3, #4]
 8016b38:	1ad3      	subs	r3, r2, r3
 8016b3a:	4a1b      	ldr	r2, [pc, #108]	; (8016ba8 <pvPortMalloc+0x18c>)
 8016b3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016b3e:	4b1a      	ldr	r3, [pc, #104]	; (8016ba8 <pvPortMalloc+0x18c>)
 8016b40:	681a      	ldr	r2, [r3, #0]
 8016b42:	4b1b      	ldr	r3, [pc, #108]	; (8016bb0 <pvPortMalloc+0x194>)
 8016b44:	681b      	ldr	r3, [r3, #0]
 8016b46:	429a      	cmp	r2, r3
 8016b48:	d203      	bcs.n	8016b52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016b4a:	4b17      	ldr	r3, [pc, #92]	; (8016ba8 <pvPortMalloc+0x18c>)
 8016b4c:	681b      	ldr	r3, [r3, #0]
 8016b4e:	4a18      	ldr	r2, [pc, #96]	; (8016bb0 <pvPortMalloc+0x194>)
 8016b50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b54:	685a      	ldr	r2, [r3, #4]
 8016b56:	4b13      	ldr	r3, [pc, #76]	; (8016ba4 <pvPortMalloc+0x188>)
 8016b58:	681b      	ldr	r3, [r3, #0]
 8016b5a:	431a      	orrs	r2, r3
 8016b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b62:	2200      	movs	r2, #0
 8016b64:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016b66:	f001 fc1d 	bl	80183a4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8016b6a:	69fb      	ldr	r3, [r7, #28]
 8016b6c:	2b00      	cmp	r3, #0
 8016b6e:	d101      	bne.n	8016b74 <pvPortMalloc+0x158>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8016b70:	f012 fb25 	bl	80291be <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016b74:	69fb      	ldr	r3, [r7, #28]
 8016b76:	f003 0307 	and.w	r3, r3, #7
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d00b      	beq.n	8016b96 <pvPortMalloc+0x17a>
 8016b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b82:	b672      	cpsid	i
 8016b84:	f383 8811 	msr	BASEPRI, r3
 8016b88:	f3bf 8f6f 	isb	sy
 8016b8c:	f3bf 8f4f 	dsb	sy
 8016b90:	b662      	cpsie	i
 8016b92:	60fb      	str	r3, [r7, #12]
 8016b94:	e7fe      	b.n	8016b94 <pvPortMalloc+0x178>
	return pvReturn;
 8016b96:	69fb      	ldr	r3, [r7, #28]
}
 8016b98:	4618      	mov	r0, r3
 8016b9a:	3728      	adds	r7, #40	; 0x28
 8016b9c:	46bd      	mov	sp, r7
 8016b9e:	bd80      	pop	{r7, pc}
 8016ba0:	20016a70 	.word	0x20016a70
 8016ba4:	20016a7c 	.word	0x20016a7c
 8016ba8:	20016a74 	.word	0x20016a74
 8016bac:	20016a68 	.word	0x20016a68
 8016bb0:	20016a78 	.word	0x20016a78

08016bb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016bb4:	b580      	push	{r7, lr}
 8016bb6:	b086      	sub	sp, #24
 8016bb8:	af00      	add	r7, sp, #0
 8016bba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	2b00      	cmp	r3, #0
 8016bc4:	d04a      	beq.n	8016c5c <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8016bc6:	2308      	movs	r3, #8
 8016bc8:	425b      	negs	r3, r3
 8016bca:	697a      	ldr	r2, [r7, #20]
 8016bcc:	4413      	add	r3, r2
 8016bce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016bd0:	697b      	ldr	r3, [r7, #20]
 8016bd2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016bd4:	693b      	ldr	r3, [r7, #16]
 8016bd6:	685a      	ldr	r2, [r3, #4]
 8016bd8:	4b22      	ldr	r3, [pc, #136]	; (8016c64 <vPortFree+0xb0>)
 8016bda:	681b      	ldr	r3, [r3, #0]
 8016bdc:	4013      	ands	r3, r2
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d10b      	bne.n	8016bfa <vPortFree+0x46>
 8016be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016be6:	b672      	cpsid	i
 8016be8:	f383 8811 	msr	BASEPRI, r3
 8016bec:	f3bf 8f6f 	isb	sy
 8016bf0:	f3bf 8f4f 	dsb	sy
 8016bf4:	b662      	cpsie	i
 8016bf6:	60fb      	str	r3, [r7, #12]
 8016bf8:	e7fe      	b.n	8016bf8 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8016bfa:	693b      	ldr	r3, [r7, #16]
 8016bfc:	681b      	ldr	r3, [r3, #0]
 8016bfe:	2b00      	cmp	r3, #0
 8016c00:	d00b      	beq.n	8016c1a <vPortFree+0x66>
 8016c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c06:	b672      	cpsid	i
 8016c08:	f383 8811 	msr	BASEPRI, r3
 8016c0c:	f3bf 8f6f 	isb	sy
 8016c10:	f3bf 8f4f 	dsb	sy
 8016c14:	b662      	cpsie	i
 8016c16:	60bb      	str	r3, [r7, #8]
 8016c18:	e7fe      	b.n	8016c18 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016c1a:	693b      	ldr	r3, [r7, #16]
 8016c1c:	685a      	ldr	r2, [r3, #4]
 8016c1e:	4b11      	ldr	r3, [pc, #68]	; (8016c64 <vPortFree+0xb0>)
 8016c20:	681b      	ldr	r3, [r3, #0]
 8016c22:	4013      	ands	r3, r2
 8016c24:	2b00      	cmp	r3, #0
 8016c26:	d019      	beq.n	8016c5c <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016c28:	693b      	ldr	r3, [r7, #16]
 8016c2a:	681b      	ldr	r3, [r3, #0]
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d115      	bne.n	8016c5c <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016c30:	693b      	ldr	r3, [r7, #16]
 8016c32:	685a      	ldr	r2, [r3, #4]
 8016c34:	4b0b      	ldr	r3, [pc, #44]	; (8016c64 <vPortFree+0xb0>)
 8016c36:	681b      	ldr	r3, [r3, #0]
 8016c38:	43db      	mvns	r3, r3
 8016c3a:	401a      	ands	r2, r3
 8016c3c:	693b      	ldr	r3, [r7, #16]
 8016c3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016c40:	f001 fba2 	bl	8018388 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8016c44:	693b      	ldr	r3, [r7, #16]
 8016c46:	685a      	ldr	r2, [r3, #4]
 8016c48:	4b07      	ldr	r3, [pc, #28]	; (8016c68 <vPortFree+0xb4>)
 8016c4a:	681b      	ldr	r3, [r3, #0]
 8016c4c:	4413      	add	r3, r2
 8016c4e:	4a06      	ldr	r2, [pc, #24]	; (8016c68 <vPortFree+0xb4>)
 8016c50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8016c52:	6938      	ldr	r0, [r7, #16]
 8016c54:	f000 f86c 	bl	8016d30 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8016c58:	f001 fba4 	bl	80183a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8016c5c:	bf00      	nop
 8016c5e:	3718      	adds	r7, #24
 8016c60:	46bd      	mov	sp, r7
 8016c62:	bd80      	pop	{r7, pc}
 8016c64:	20016a7c 	.word	0x20016a7c
 8016c68:	20016a74 	.word	0x20016a74

08016c6c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016c6c:	b480      	push	{r7}
 8016c6e:	b085      	sub	sp, #20
 8016c70:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016c72:	f44f 33b4 	mov.w	r3, #92160	; 0x16800
 8016c76:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016c78:	4b27      	ldr	r3, [pc, #156]	; (8016d18 <prvHeapInit+0xac>)
 8016c7a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016c7c:	68fb      	ldr	r3, [r7, #12]
 8016c7e:	f003 0307 	and.w	r3, r3, #7
 8016c82:	2b00      	cmp	r3, #0
 8016c84:	d00c      	beq.n	8016ca0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8016c86:	68fb      	ldr	r3, [r7, #12]
 8016c88:	3307      	adds	r3, #7
 8016c8a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016c8c:	68fb      	ldr	r3, [r7, #12]
 8016c8e:	f023 0307 	bic.w	r3, r3, #7
 8016c92:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016c94:	68ba      	ldr	r2, [r7, #8]
 8016c96:	68fb      	ldr	r3, [r7, #12]
 8016c98:	1ad3      	subs	r3, r2, r3
 8016c9a:	4a1f      	ldr	r2, [pc, #124]	; (8016d18 <prvHeapInit+0xac>)
 8016c9c:	4413      	add	r3, r2
 8016c9e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016ca0:	68fb      	ldr	r3, [r7, #12]
 8016ca2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016ca4:	4a1d      	ldr	r2, [pc, #116]	; (8016d1c <prvHeapInit+0xb0>)
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016caa:	4b1c      	ldr	r3, [pc, #112]	; (8016d1c <prvHeapInit+0xb0>)
 8016cac:	2200      	movs	r2, #0
 8016cae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016cb0:	687a      	ldr	r2, [r7, #4]
 8016cb2:	68bb      	ldr	r3, [r7, #8]
 8016cb4:	4413      	add	r3, r2
 8016cb6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016cb8:	2208      	movs	r2, #8
 8016cba:	68fb      	ldr	r3, [r7, #12]
 8016cbc:	1a9b      	subs	r3, r3, r2
 8016cbe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016cc0:	68fb      	ldr	r3, [r7, #12]
 8016cc2:	f023 0307 	bic.w	r3, r3, #7
 8016cc6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8016cc8:	68fb      	ldr	r3, [r7, #12]
 8016cca:	4a15      	ldr	r2, [pc, #84]	; (8016d20 <prvHeapInit+0xb4>)
 8016ccc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016cce:	4b14      	ldr	r3, [pc, #80]	; (8016d20 <prvHeapInit+0xb4>)
 8016cd0:	681b      	ldr	r3, [r3, #0]
 8016cd2:	2200      	movs	r2, #0
 8016cd4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8016cd6:	4b12      	ldr	r3, [pc, #72]	; (8016d20 <prvHeapInit+0xb4>)
 8016cd8:	681b      	ldr	r3, [r3, #0]
 8016cda:	2200      	movs	r2, #0
 8016cdc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016cde:	687b      	ldr	r3, [r7, #4]
 8016ce0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8016ce2:	683b      	ldr	r3, [r7, #0]
 8016ce4:	68fa      	ldr	r2, [r7, #12]
 8016ce6:	1ad2      	subs	r2, r2, r3
 8016ce8:	683b      	ldr	r3, [r7, #0]
 8016cea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016cec:	4b0c      	ldr	r3, [pc, #48]	; (8016d20 <prvHeapInit+0xb4>)
 8016cee:	681a      	ldr	r2, [r3, #0]
 8016cf0:	683b      	ldr	r3, [r7, #0]
 8016cf2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016cf4:	683b      	ldr	r3, [r7, #0]
 8016cf6:	685b      	ldr	r3, [r3, #4]
 8016cf8:	4a0a      	ldr	r2, [pc, #40]	; (8016d24 <prvHeapInit+0xb8>)
 8016cfa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016cfc:	683b      	ldr	r3, [r7, #0]
 8016cfe:	685b      	ldr	r3, [r3, #4]
 8016d00:	4a09      	ldr	r2, [pc, #36]	; (8016d28 <prvHeapInit+0xbc>)
 8016d02:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016d04:	4b09      	ldr	r3, [pc, #36]	; (8016d2c <prvHeapInit+0xc0>)
 8016d06:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8016d0a:	601a      	str	r2, [r3, #0]
}
 8016d0c:	bf00      	nop
 8016d0e:	3714      	adds	r7, #20
 8016d10:	46bd      	mov	sp, r7
 8016d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d16:	4770      	bx	lr
 8016d18:	20000268 	.word	0x20000268
 8016d1c:	20016a68 	.word	0x20016a68
 8016d20:	20016a70 	.word	0x20016a70
 8016d24:	20016a78 	.word	0x20016a78
 8016d28:	20016a74 	.word	0x20016a74
 8016d2c:	20016a7c 	.word	0x20016a7c

08016d30 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016d30:	b480      	push	{r7}
 8016d32:	b085      	sub	sp, #20
 8016d34:	af00      	add	r7, sp, #0
 8016d36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016d38:	4b28      	ldr	r3, [pc, #160]	; (8016ddc <prvInsertBlockIntoFreeList+0xac>)
 8016d3a:	60fb      	str	r3, [r7, #12]
 8016d3c:	e002      	b.n	8016d44 <prvInsertBlockIntoFreeList+0x14>
 8016d3e:	68fb      	ldr	r3, [r7, #12]
 8016d40:	681b      	ldr	r3, [r3, #0]
 8016d42:	60fb      	str	r3, [r7, #12]
 8016d44:	68fb      	ldr	r3, [r7, #12]
 8016d46:	681a      	ldr	r2, [r3, #0]
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	429a      	cmp	r2, r3
 8016d4c:	d3f7      	bcc.n	8016d3e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016d4e:	68fb      	ldr	r3, [r7, #12]
 8016d50:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8016d52:	68fb      	ldr	r3, [r7, #12]
 8016d54:	685b      	ldr	r3, [r3, #4]
 8016d56:	68ba      	ldr	r2, [r7, #8]
 8016d58:	441a      	add	r2, r3
 8016d5a:	687b      	ldr	r3, [r7, #4]
 8016d5c:	429a      	cmp	r2, r3
 8016d5e:	d108      	bne.n	8016d72 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016d60:	68fb      	ldr	r3, [r7, #12]
 8016d62:	685a      	ldr	r2, [r3, #4]
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	685b      	ldr	r3, [r3, #4]
 8016d68:	441a      	add	r2, r3
 8016d6a:	68fb      	ldr	r3, [r7, #12]
 8016d6c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016d6e:	68fb      	ldr	r3, [r7, #12]
 8016d70:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	685b      	ldr	r3, [r3, #4]
 8016d7a:	68ba      	ldr	r2, [r7, #8]
 8016d7c:	441a      	add	r2, r3
 8016d7e:	68fb      	ldr	r3, [r7, #12]
 8016d80:	681b      	ldr	r3, [r3, #0]
 8016d82:	429a      	cmp	r2, r3
 8016d84:	d118      	bne.n	8016db8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8016d86:	68fb      	ldr	r3, [r7, #12]
 8016d88:	681a      	ldr	r2, [r3, #0]
 8016d8a:	4b15      	ldr	r3, [pc, #84]	; (8016de0 <prvInsertBlockIntoFreeList+0xb0>)
 8016d8c:	681b      	ldr	r3, [r3, #0]
 8016d8e:	429a      	cmp	r2, r3
 8016d90:	d00d      	beq.n	8016dae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016d92:	687b      	ldr	r3, [r7, #4]
 8016d94:	685a      	ldr	r2, [r3, #4]
 8016d96:	68fb      	ldr	r3, [r7, #12]
 8016d98:	681b      	ldr	r3, [r3, #0]
 8016d9a:	685b      	ldr	r3, [r3, #4]
 8016d9c:	441a      	add	r2, r3
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016da2:	68fb      	ldr	r3, [r7, #12]
 8016da4:	681b      	ldr	r3, [r3, #0]
 8016da6:	681a      	ldr	r2, [r3, #0]
 8016da8:	687b      	ldr	r3, [r7, #4]
 8016daa:	601a      	str	r2, [r3, #0]
 8016dac:	e008      	b.n	8016dc0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016dae:	4b0c      	ldr	r3, [pc, #48]	; (8016de0 <prvInsertBlockIntoFreeList+0xb0>)
 8016db0:	681a      	ldr	r2, [r3, #0]
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	601a      	str	r2, [r3, #0]
 8016db6:	e003      	b.n	8016dc0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016db8:	68fb      	ldr	r3, [r7, #12]
 8016dba:	681a      	ldr	r2, [r3, #0]
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016dc0:	68fa      	ldr	r2, [r7, #12]
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	429a      	cmp	r2, r3
 8016dc6:	d002      	beq.n	8016dce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8016dc8:	68fb      	ldr	r3, [r7, #12]
 8016dca:	687a      	ldr	r2, [r7, #4]
 8016dcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016dce:	bf00      	nop
 8016dd0:	3714      	adds	r7, #20
 8016dd2:	46bd      	mov	sp, r7
 8016dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dd8:	4770      	bx	lr
 8016dda:	bf00      	nop
 8016ddc:	20016a68 	.word	0x20016a68
 8016de0:	20016a70 	.word	0x20016a70

08016de4 <pvPortCalloc>:

void *pvPortCalloc(size_t count, size_t size)
{
 8016de4:	b580      	push	{r7, lr}
 8016de6:	b084      	sub	sp, #16
 8016de8:	af00      	add	r7, sp, #0
 8016dea:	6078      	str	r0, [r7, #4]
 8016dec:	6039      	str	r1, [r7, #0]
  void *p;

  /* allocate 'count' objects of size 'size' */
  p = pvPortMalloc(count * size);
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	683a      	ldr	r2, [r7, #0]
 8016df2:	fb02 f303 	mul.w	r3, r2, r3
 8016df6:	4618      	mov	r0, r3
 8016df8:	f7ff fe10 	bl	8016a1c <pvPortMalloc>
 8016dfc:	60f8      	str	r0, [r7, #12]
  if (p) {
 8016dfe:	68fb      	ldr	r3, [r7, #12]
 8016e00:	2b00      	cmp	r3, #0
 8016e02:	d008      	beq.n	8016e16 <pvPortCalloc+0x32>
    /* zero the memory */
    memset(p, 0, count * size);
 8016e04:	687b      	ldr	r3, [r7, #4]
 8016e06:	683a      	ldr	r2, [r7, #0]
 8016e08:	fb02 f303 	mul.w	r3, r2, r3
 8016e0c:	461a      	mov	r2, r3
 8016e0e:	2100      	movs	r1, #0
 8016e10:	68f8      	ldr	r0, [r7, #12]
 8016e12:	f014 fd21 	bl	802b858 <memset>
  }
  return p;
 8016e16:	68fb      	ldr	r3, [r7, #12]
}
 8016e18:	4618      	mov	r0, r3
 8016e1a:	3710      	adds	r7, #16
 8016e1c:	46bd      	mov	sp, r7
 8016e1e:	bd80      	pop	{r7, pc}

08016e20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8016e20:	b580      	push	{r7, lr}
 8016e22:	b084      	sub	sp, #16
 8016e24:	af00      	add	r7, sp, #0
 8016e26:	6078      	str	r0, [r7, #4]
 8016e28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016e2e:	68fb      	ldr	r3, [r7, #12]
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d10b      	bne.n	8016e4c <xQueueGenericReset+0x2c>
 8016e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e38:	b672      	cpsid	i
 8016e3a:	f383 8811 	msr	BASEPRI, r3
 8016e3e:	f3bf 8f6f 	isb	sy
 8016e42:	f3bf 8f4f 	dsb	sy
 8016e46:	b662      	cpsie	i
 8016e48:	60bb      	str	r3, [r7, #8]
 8016e4a:	e7fe      	b.n	8016e4a <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8016e4c:	f7ff fcc4 	bl	80167d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016e50:	68fb      	ldr	r3, [r7, #12]
 8016e52:	681a      	ldr	r2, [r3, #0]
 8016e54:	68fb      	ldr	r3, [r7, #12]
 8016e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016e58:	68f9      	ldr	r1, [r7, #12]
 8016e5a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8016e5c:	fb01 f303 	mul.w	r3, r1, r3
 8016e60:	441a      	add	r2, r3
 8016e62:	68fb      	ldr	r3, [r7, #12]
 8016e64:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8016e66:	68fb      	ldr	r3, [r7, #12]
 8016e68:	2200      	movs	r2, #0
 8016e6a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8016e6c:	68fb      	ldr	r3, [r7, #12]
 8016e6e:	681a      	ldr	r2, [r3, #0]
 8016e70:	68fb      	ldr	r3, [r7, #12]
 8016e72:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016e74:	68fb      	ldr	r3, [r7, #12]
 8016e76:	681a      	ldr	r2, [r3, #0]
 8016e78:	68fb      	ldr	r3, [r7, #12]
 8016e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016e7c:	3b01      	subs	r3, #1
 8016e7e:	68f9      	ldr	r1, [r7, #12]
 8016e80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8016e82:	fb01 f303 	mul.w	r3, r1, r3
 8016e86:	441a      	add	r2, r3
 8016e88:	68fb      	ldr	r3, [r7, #12]
 8016e8a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8016e8c:	68fb      	ldr	r3, [r7, #12]
 8016e8e:	22ff      	movs	r2, #255	; 0xff
 8016e90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8016e94:	68fb      	ldr	r3, [r7, #12]
 8016e96:	22ff      	movs	r2, #255	; 0xff
 8016e98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8016e9c:	683b      	ldr	r3, [r7, #0]
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	d114      	bne.n	8016ecc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016ea2:	68fb      	ldr	r3, [r7, #12]
 8016ea4:	691b      	ldr	r3, [r3, #16]
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	d01a      	beq.n	8016ee0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016eaa:	68fb      	ldr	r3, [r7, #12]
 8016eac:	3310      	adds	r3, #16
 8016eae:	4618      	mov	r0, r3
 8016eb0:	f001 fc84 	bl	80187bc <xTaskRemoveFromEventList>
 8016eb4:	4603      	mov	r3, r0
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d012      	beq.n	8016ee0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8016eba:	4b0d      	ldr	r3, [pc, #52]	; (8016ef0 <xQueueGenericReset+0xd0>)
 8016ebc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016ec0:	601a      	str	r2, [r3, #0]
 8016ec2:	f3bf 8f4f 	dsb	sy
 8016ec6:	f3bf 8f6f 	isb	sy
 8016eca:	e009      	b.n	8016ee0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8016ecc:	68fb      	ldr	r3, [r7, #12]
 8016ece:	3310      	adds	r3, #16
 8016ed0:	4618      	mov	r0, r3
 8016ed2:	f7ff fac3 	bl	801645c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8016ed6:	68fb      	ldr	r3, [r7, #12]
 8016ed8:	3324      	adds	r3, #36	; 0x24
 8016eda:	4618      	mov	r0, r3
 8016edc:	f7ff fabe 	bl	801645c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8016ee0:	f7ff fcac 	bl	801683c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8016ee4:	2301      	movs	r3, #1
}
 8016ee6:	4618      	mov	r0, r3
 8016ee8:	3710      	adds	r7, #16
 8016eea:	46bd      	mov	sp, r7
 8016eec:	bd80      	pop	{r7, pc}
 8016eee:	bf00      	nop
 8016ef0:	e000ed04 	.word	0xe000ed04

08016ef4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8016ef4:	b580      	push	{r7, lr}
 8016ef6:	b08e      	sub	sp, #56	; 0x38
 8016ef8:	af02      	add	r7, sp, #8
 8016efa:	60f8      	str	r0, [r7, #12]
 8016efc:	60b9      	str	r1, [r7, #8]
 8016efe:	607a      	str	r2, [r7, #4]
 8016f00:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016f02:	68fb      	ldr	r3, [r7, #12]
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	d10b      	bne.n	8016f20 <xQueueGenericCreateStatic+0x2c>
 8016f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f0c:	b672      	cpsid	i
 8016f0e:	f383 8811 	msr	BASEPRI, r3
 8016f12:	f3bf 8f6f 	isb	sy
 8016f16:	f3bf 8f4f 	dsb	sy
 8016f1a:	b662      	cpsie	i
 8016f1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8016f1e:	e7fe      	b.n	8016f1e <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8016f20:	683b      	ldr	r3, [r7, #0]
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	d10b      	bne.n	8016f3e <xQueueGenericCreateStatic+0x4a>
 8016f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f2a:	b672      	cpsid	i
 8016f2c:	f383 8811 	msr	BASEPRI, r3
 8016f30:	f3bf 8f6f 	isb	sy
 8016f34:	f3bf 8f4f 	dsb	sy
 8016f38:	b662      	cpsie	i
 8016f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8016f3c:	e7fe      	b.n	8016f3c <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8016f3e:	687b      	ldr	r3, [r7, #4]
 8016f40:	2b00      	cmp	r3, #0
 8016f42:	d002      	beq.n	8016f4a <xQueueGenericCreateStatic+0x56>
 8016f44:	68bb      	ldr	r3, [r7, #8]
 8016f46:	2b00      	cmp	r3, #0
 8016f48:	d001      	beq.n	8016f4e <xQueueGenericCreateStatic+0x5a>
 8016f4a:	2301      	movs	r3, #1
 8016f4c:	e000      	b.n	8016f50 <xQueueGenericCreateStatic+0x5c>
 8016f4e:	2300      	movs	r3, #0
 8016f50:	2b00      	cmp	r3, #0
 8016f52:	d10b      	bne.n	8016f6c <xQueueGenericCreateStatic+0x78>
 8016f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f58:	b672      	cpsid	i
 8016f5a:	f383 8811 	msr	BASEPRI, r3
 8016f5e:	f3bf 8f6f 	isb	sy
 8016f62:	f3bf 8f4f 	dsb	sy
 8016f66:	b662      	cpsie	i
 8016f68:	623b      	str	r3, [r7, #32]
 8016f6a:	e7fe      	b.n	8016f6a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	2b00      	cmp	r3, #0
 8016f70:	d102      	bne.n	8016f78 <xQueueGenericCreateStatic+0x84>
 8016f72:	68bb      	ldr	r3, [r7, #8]
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d101      	bne.n	8016f7c <xQueueGenericCreateStatic+0x88>
 8016f78:	2301      	movs	r3, #1
 8016f7a:	e000      	b.n	8016f7e <xQueueGenericCreateStatic+0x8a>
 8016f7c:	2300      	movs	r3, #0
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	d10b      	bne.n	8016f9a <xQueueGenericCreateStatic+0xa6>
 8016f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f86:	b672      	cpsid	i
 8016f88:	f383 8811 	msr	BASEPRI, r3
 8016f8c:	f3bf 8f6f 	isb	sy
 8016f90:	f3bf 8f4f 	dsb	sy
 8016f94:	b662      	cpsie	i
 8016f96:	61fb      	str	r3, [r7, #28]
 8016f98:	e7fe      	b.n	8016f98 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8016f9a:	2348      	movs	r3, #72	; 0x48
 8016f9c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8016f9e:	697b      	ldr	r3, [r7, #20]
 8016fa0:	2b48      	cmp	r3, #72	; 0x48
 8016fa2:	d00b      	beq.n	8016fbc <xQueueGenericCreateStatic+0xc8>
 8016fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016fa8:	b672      	cpsid	i
 8016faa:	f383 8811 	msr	BASEPRI, r3
 8016fae:	f3bf 8f6f 	isb	sy
 8016fb2:	f3bf 8f4f 	dsb	sy
 8016fb6:	b662      	cpsie	i
 8016fb8:	61bb      	str	r3, [r7, #24]
 8016fba:	e7fe      	b.n	8016fba <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8016fbc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016fbe:	683b      	ldr	r3, [r7, #0]
 8016fc0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8016fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d00d      	beq.n	8016fe4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8016fc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fca:	2201      	movs	r2, #1
 8016fcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016fd0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8016fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016fd6:	9300      	str	r3, [sp, #0]
 8016fd8:	4613      	mov	r3, r2
 8016fda:	687a      	ldr	r2, [r7, #4]
 8016fdc:	68b9      	ldr	r1, [r7, #8]
 8016fde:	68f8      	ldr	r0, [r7, #12]
 8016fe0:	f000 f846 	bl	8017070 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8016fe6:	4618      	mov	r0, r3
 8016fe8:	3730      	adds	r7, #48	; 0x30
 8016fea:	46bd      	mov	sp, r7
 8016fec:	bd80      	pop	{r7, pc}

08016fee <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8016fee:	b580      	push	{r7, lr}
 8016ff0:	b08a      	sub	sp, #40	; 0x28
 8016ff2:	af02      	add	r7, sp, #8
 8016ff4:	60f8      	str	r0, [r7, #12]
 8016ff6:	60b9      	str	r1, [r7, #8]
 8016ff8:	4613      	mov	r3, r2
 8016ffa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8016ffc:	68fb      	ldr	r3, [r7, #12]
 8016ffe:	2b00      	cmp	r3, #0
 8017000:	d10b      	bne.n	801701a <xQueueGenericCreate+0x2c>
 8017002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017006:	b672      	cpsid	i
 8017008:	f383 8811 	msr	BASEPRI, r3
 801700c:	f3bf 8f6f 	isb	sy
 8017010:	f3bf 8f4f 	dsb	sy
 8017014:	b662      	cpsie	i
 8017016:	613b      	str	r3, [r7, #16]
 8017018:	e7fe      	b.n	8017018 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801701a:	68bb      	ldr	r3, [r7, #8]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d102      	bne.n	8017026 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8017020:	2300      	movs	r3, #0
 8017022:	61fb      	str	r3, [r7, #28]
 8017024:	e004      	b.n	8017030 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017026:	68fb      	ldr	r3, [r7, #12]
 8017028:	68ba      	ldr	r2, [r7, #8]
 801702a:	fb02 f303 	mul.w	r3, r2, r3
 801702e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8017030:	69fb      	ldr	r3, [r7, #28]
 8017032:	3348      	adds	r3, #72	; 0x48
 8017034:	4618      	mov	r0, r3
 8017036:	f7ff fcf1 	bl	8016a1c <pvPortMalloc>
 801703a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801703c:	69bb      	ldr	r3, [r7, #24]
 801703e:	2b00      	cmp	r3, #0
 8017040:	d011      	beq.n	8017066 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8017042:	69bb      	ldr	r3, [r7, #24]
 8017044:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017046:	697b      	ldr	r3, [r7, #20]
 8017048:	3348      	adds	r3, #72	; 0x48
 801704a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801704c:	69bb      	ldr	r3, [r7, #24]
 801704e:	2200      	movs	r2, #0
 8017050:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8017054:	79fa      	ldrb	r2, [r7, #7]
 8017056:	69bb      	ldr	r3, [r7, #24]
 8017058:	9300      	str	r3, [sp, #0]
 801705a:	4613      	mov	r3, r2
 801705c:	697a      	ldr	r2, [r7, #20]
 801705e:	68b9      	ldr	r1, [r7, #8]
 8017060:	68f8      	ldr	r0, [r7, #12]
 8017062:	f000 f805 	bl	8017070 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8017066:	69bb      	ldr	r3, [r7, #24]
	}
 8017068:	4618      	mov	r0, r3
 801706a:	3720      	adds	r7, #32
 801706c:	46bd      	mov	sp, r7
 801706e:	bd80      	pop	{r7, pc}

08017070 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8017070:	b580      	push	{r7, lr}
 8017072:	b084      	sub	sp, #16
 8017074:	af00      	add	r7, sp, #0
 8017076:	60f8      	str	r0, [r7, #12]
 8017078:	60b9      	str	r1, [r7, #8]
 801707a:	607a      	str	r2, [r7, #4]
 801707c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801707e:	68bb      	ldr	r3, [r7, #8]
 8017080:	2b00      	cmp	r3, #0
 8017082:	d103      	bne.n	801708c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8017084:	69bb      	ldr	r3, [r7, #24]
 8017086:	69ba      	ldr	r2, [r7, #24]
 8017088:	601a      	str	r2, [r3, #0]
 801708a:	e002      	b.n	8017092 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801708c:	69bb      	ldr	r3, [r7, #24]
 801708e:	687a      	ldr	r2, [r7, #4]
 8017090:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8017092:	69bb      	ldr	r3, [r7, #24]
 8017094:	68fa      	ldr	r2, [r7, #12]
 8017096:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8017098:	69bb      	ldr	r3, [r7, #24]
 801709a:	68ba      	ldr	r2, [r7, #8]
 801709c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801709e:	2101      	movs	r1, #1
 80170a0:	69b8      	ldr	r0, [r7, #24]
 80170a2:	f7ff febd 	bl	8016e20 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80170a6:	bf00      	nop
 80170a8:	3710      	adds	r7, #16
 80170aa:	46bd      	mov	sp, r7
 80170ac:	bd80      	pop	{r7, pc}

080170ae <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80170ae:	b580      	push	{r7, lr}
 80170b0:	b082      	sub	sp, #8
 80170b2:	af00      	add	r7, sp, #0
 80170b4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80170b6:	687b      	ldr	r3, [r7, #4]
 80170b8:	2b00      	cmp	r3, #0
 80170ba:	d00e      	beq.n	80170da <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80170bc:	687b      	ldr	r3, [r7, #4]
 80170be:	2200      	movs	r2, #0
 80170c0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	2200      	movs	r2, #0
 80170c6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	2200      	movs	r2, #0
 80170cc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80170ce:	2300      	movs	r3, #0
 80170d0:	2200      	movs	r2, #0
 80170d2:	2100      	movs	r1, #0
 80170d4:	6878      	ldr	r0, [r7, #4]
 80170d6:	f000 f837 	bl	8017148 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80170da:	bf00      	nop
 80170dc:	3708      	adds	r7, #8
 80170de:	46bd      	mov	sp, r7
 80170e0:	bd80      	pop	{r7, pc}

080170e2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80170e2:	b580      	push	{r7, lr}
 80170e4:	b086      	sub	sp, #24
 80170e6:	af00      	add	r7, sp, #0
 80170e8:	4603      	mov	r3, r0
 80170ea:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80170ec:	2301      	movs	r3, #1
 80170ee:	617b      	str	r3, [r7, #20]
 80170f0:	2300      	movs	r3, #0
 80170f2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80170f4:	79fb      	ldrb	r3, [r7, #7]
 80170f6:	461a      	mov	r2, r3
 80170f8:	6939      	ldr	r1, [r7, #16]
 80170fa:	6978      	ldr	r0, [r7, #20]
 80170fc:	f7ff ff77 	bl	8016fee <xQueueGenericCreate>
 8017100:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8017102:	68f8      	ldr	r0, [r7, #12]
 8017104:	f7ff ffd3 	bl	80170ae <prvInitialiseMutex>

		return xNewQueue;
 8017108:	68fb      	ldr	r3, [r7, #12]
	}
 801710a:	4618      	mov	r0, r3
 801710c:	3718      	adds	r7, #24
 801710e:	46bd      	mov	sp, r7
 8017110:	bd80      	pop	{r7, pc}

08017112 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8017112:	b580      	push	{r7, lr}
 8017114:	b088      	sub	sp, #32
 8017116:	af02      	add	r7, sp, #8
 8017118:	4603      	mov	r3, r0
 801711a:	6039      	str	r1, [r7, #0]
 801711c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801711e:	2301      	movs	r3, #1
 8017120:	617b      	str	r3, [r7, #20]
 8017122:	2300      	movs	r3, #0
 8017124:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8017126:	79fb      	ldrb	r3, [r7, #7]
 8017128:	9300      	str	r3, [sp, #0]
 801712a:	683b      	ldr	r3, [r7, #0]
 801712c:	2200      	movs	r2, #0
 801712e:	6939      	ldr	r1, [r7, #16]
 8017130:	6978      	ldr	r0, [r7, #20]
 8017132:	f7ff fedf 	bl	8016ef4 <xQueueGenericCreateStatic>
 8017136:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8017138:	68f8      	ldr	r0, [r7, #12]
 801713a:	f7ff ffb8 	bl	80170ae <prvInitialiseMutex>

		return xNewQueue;
 801713e:	68fb      	ldr	r3, [r7, #12]
	}
 8017140:	4618      	mov	r0, r3
 8017142:	3718      	adds	r7, #24
 8017144:	46bd      	mov	sp, r7
 8017146:	bd80      	pop	{r7, pc}

08017148 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b08e      	sub	sp, #56	; 0x38
 801714c:	af00      	add	r7, sp, #0
 801714e:	60f8      	str	r0, [r7, #12]
 8017150:	60b9      	str	r1, [r7, #8]
 8017152:	607a      	str	r2, [r7, #4]
 8017154:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8017156:	2300      	movs	r3, #0
 8017158:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801715a:	68fb      	ldr	r3, [r7, #12]
 801715c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801715e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017160:	2b00      	cmp	r3, #0
 8017162:	d10b      	bne.n	801717c <xQueueGenericSend+0x34>
 8017164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017168:	b672      	cpsid	i
 801716a:	f383 8811 	msr	BASEPRI, r3
 801716e:	f3bf 8f6f 	isb	sy
 8017172:	f3bf 8f4f 	dsb	sy
 8017176:	b662      	cpsie	i
 8017178:	62bb      	str	r3, [r7, #40]	; 0x28
 801717a:	e7fe      	b.n	801717a <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801717c:	68bb      	ldr	r3, [r7, #8]
 801717e:	2b00      	cmp	r3, #0
 8017180:	d103      	bne.n	801718a <xQueueGenericSend+0x42>
 8017182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017186:	2b00      	cmp	r3, #0
 8017188:	d101      	bne.n	801718e <xQueueGenericSend+0x46>
 801718a:	2301      	movs	r3, #1
 801718c:	e000      	b.n	8017190 <xQueueGenericSend+0x48>
 801718e:	2300      	movs	r3, #0
 8017190:	2b00      	cmp	r3, #0
 8017192:	d10b      	bne.n	80171ac <xQueueGenericSend+0x64>
 8017194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017198:	b672      	cpsid	i
 801719a:	f383 8811 	msr	BASEPRI, r3
 801719e:	f3bf 8f6f 	isb	sy
 80171a2:	f3bf 8f4f 	dsb	sy
 80171a6:	b662      	cpsie	i
 80171a8:	627b      	str	r3, [r7, #36]	; 0x24
 80171aa:	e7fe      	b.n	80171aa <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80171ac:	683b      	ldr	r3, [r7, #0]
 80171ae:	2b02      	cmp	r3, #2
 80171b0:	d103      	bne.n	80171ba <xQueueGenericSend+0x72>
 80171b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80171b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80171b6:	2b01      	cmp	r3, #1
 80171b8:	d101      	bne.n	80171be <xQueueGenericSend+0x76>
 80171ba:	2301      	movs	r3, #1
 80171bc:	e000      	b.n	80171c0 <xQueueGenericSend+0x78>
 80171be:	2300      	movs	r3, #0
 80171c0:	2b00      	cmp	r3, #0
 80171c2:	d10b      	bne.n	80171dc <xQueueGenericSend+0x94>
 80171c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80171c8:	b672      	cpsid	i
 80171ca:	f383 8811 	msr	BASEPRI, r3
 80171ce:	f3bf 8f6f 	isb	sy
 80171d2:	f3bf 8f4f 	dsb	sy
 80171d6:	b662      	cpsie	i
 80171d8:	623b      	str	r3, [r7, #32]
 80171da:	e7fe      	b.n	80171da <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80171dc:	f001 fcac 	bl	8018b38 <xTaskGetSchedulerState>
 80171e0:	4603      	mov	r3, r0
 80171e2:	2b00      	cmp	r3, #0
 80171e4:	d102      	bne.n	80171ec <xQueueGenericSend+0xa4>
 80171e6:	687b      	ldr	r3, [r7, #4]
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	d101      	bne.n	80171f0 <xQueueGenericSend+0xa8>
 80171ec:	2301      	movs	r3, #1
 80171ee:	e000      	b.n	80171f2 <xQueueGenericSend+0xaa>
 80171f0:	2300      	movs	r3, #0
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d10b      	bne.n	801720e <xQueueGenericSend+0xc6>
 80171f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80171fa:	b672      	cpsid	i
 80171fc:	f383 8811 	msr	BASEPRI, r3
 8017200:	f3bf 8f6f 	isb	sy
 8017204:	f3bf 8f4f 	dsb	sy
 8017208:	b662      	cpsie	i
 801720a:	61fb      	str	r3, [r7, #28]
 801720c:	e7fe      	b.n	801720c <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801720e:	f7ff fae3 	bl	80167d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8017212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017214:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801721a:	429a      	cmp	r2, r3
 801721c:	d302      	bcc.n	8017224 <xQueueGenericSend+0xdc>
 801721e:	683b      	ldr	r3, [r7, #0]
 8017220:	2b02      	cmp	r3, #2
 8017222:	d129      	bne.n	8017278 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8017224:	683a      	ldr	r2, [r7, #0]
 8017226:	68b9      	ldr	r1, [r7, #8]
 8017228:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801722a:	f000 fc4a 	bl	8017ac2 <prvCopyDataToQueue>
 801722e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017234:	2b00      	cmp	r3, #0
 8017236:	d010      	beq.n	801725a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801723a:	3324      	adds	r3, #36	; 0x24
 801723c:	4618      	mov	r0, r3
 801723e:	f001 fabd 	bl	80187bc <xTaskRemoveFromEventList>
 8017242:	4603      	mov	r3, r0
 8017244:	2b00      	cmp	r3, #0
 8017246:	d013      	beq.n	8017270 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8017248:	4b3f      	ldr	r3, [pc, #252]	; (8017348 <xQueueGenericSend+0x200>)
 801724a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801724e:	601a      	str	r2, [r3, #0]
 8017250:	f3bf 8f4f 	dsb	sy
 8017254:	f3bf 8f6f 	isb	sy
 8017258:	e00a      	b.n	8017270 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801725a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801725c:	2b00      	cmp	r3, #0
 801725e:	d007      	beq.n	8017270 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8017260:	4b39      	ldr	r3, [pc, #228]	; (8017348 <xQueueGenericSend+0x200>)
 8017262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017266:	601a      	str	r2, [r3, #0]
 8017268:	f3bf 8f4f 	dsb	sy
 801726c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8017270:	f7ff fae4 	bl	801683c <vPortExitCritical>
				return pdPASS;
 8017274:	2301      	movs	r3, #1
 8017276:	e063      	b.n	8017340 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d103      	bne.n	8017286 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801727e:	f7ff fadd 	bl	801683c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8017282:	2300      	movs	r3, #0
 8017284:	e05c      	b.n	8017340 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017288:	2b00      	cmp	r3, #0
 801728a:	d106      	bne.n	801729a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801728c:	f107 0314 	add.w	r3, r7, #20
 8017290:	4618      	mov	r0, r3
 8017292:	f001 faf7 	bl	8018884 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017296:	2301      	movs	r3, #1
 8017298:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801729a:	f7ff facf 	bl	801683c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801729e:	f001 f873 	bl	8018388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80172a2:	f7ff fa99 	bl	80167d8 <vPortEnterCritical>
 80172a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80172ac:	b25b      	sxtb	r3, r3
 80172ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80172b2:	d103      	bne.n	80172bc <xQueueGenericSend+0x174>
 80172b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172b6:	2200      	movs	r2, #0
 80172b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80172bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80172c2:	b25b      	sxtb	r3, r3
 80172c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80172c8:	d103      	bne.n	80172d2 <xQueueGenericSend+0x18a>
 80172ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172cc:	2200      	movs	r2, #0
 80172ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80172d2:	f7ff fab3 	bl	801683c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80172d6:	1d3a      	adds	r2, r7, #4
 80172d8:	f107 0314 	add.w	r3, r7, #20
 80172dc:	4611      	mov	r1, r2
 80172de:	4618      	mov	r0, r3
 80172e0:	f001 fae6 	bl	80188b0 <xTaskCheckForTimeOut>
 80172e4:	4603      	mov	r3, r0
 80172e6:	2b00      	cmp	r3, #0
 80172e8:	d124      	bne.n	8017334 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80172ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80172ec:	f000 fce1 	bl	8017cb2 <prvIsQueueFull>
 80172f0:	4603      	mov	r3, r0
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	d018      	beq.n	8017328 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80172f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80172f8:	3310      	adds	r3, #16
 80172fa:	687a      	ldr	r2, [r7, #4]
 80172fc:	4611      	mov	r1, r2
 80172fe:	4618      	mov	r0, r3
 8017300:	f001 fa36 	bl	8018770 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8017304:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017306:	f000 fc6c 	bl	8017be2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801730a:	f001 f84b 	bl	80183a4 <xTaskResumeAll>
 801730e:	4603      	mov	r3, r0
 8017310:	2b00      	cmp	r3, #0
 8017312:	f47f af7c 	bne.w	801720e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8017316:	4b0c      	ldr	r3, [pc, #48]	; (8017348 <xQueueGenericSend+0x200>)
 8017318:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801731c:	601a      	str	r2, [r3, #0]
 801731e:	f3bf 8f4f 	dsb	sy
 8017322:	f3bf 8f6f 	isb	sy
 8017326:	e772      	b.n	801720e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8017328:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801732a:	f000 fc5a 	bl	8017be2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801732e:	f001 f839 	bl	80183a4 <xTaskResumeAll>
 8017332:	e76c      	b.n	801720e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8017334:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017336:	f000 fc54 	bl	8017be2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801733a:	f001 f833 	bl	80183a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801733e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8017340:	4618      	mov	r0, r3
 8017342:	3738      	adds	r7, #56	; 0x38
 8017344:	46bd      	mov	sp, r7
 8017346:	bd80      	pop	{r7, pc}
 8017348:	e000ed04 	.word	0xe000ed04

0801734c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801734c:	b580      	push	{r7, lr}
 801734e:	b08e      	sub	sp, #56	; 0x38
 8017350:	af00      	add	r7, sp, #0
 8017352:	60f8      	str	r0, [r7, #12]
 8017354:	60b9      	str	r1, [r7, #8]
 8017356:	607a      	str	r2, [r7, #4]
 8017358:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801735a:	68fb      	ldr	r3, [r7, #12]
 801735c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801735e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017360:	2b00      	cmp	r3, #0
 8017362:	d10b      	bne.n	801737c <xQueueGenericSendFromISR+0x30>
 8017364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017368:	b672      	cpsid	i
 801736a:	f383 8811 	msr	BASEPRI, r3
 801736e:	f3bf 8f6f 	isb	sy
 8017372:	f3bf 8f4f 	dsb	sy
 8017376:	b662      	cpsie	i
 8017378:	627b      	str	r3, [r7, #36]	; 0x24
 801737a:	e7fe      	b.n	801737a <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801737c:	68bb      	ldr	r3, [r7, #8]
 801737e:	2b00      	cmp	r3, #0
 8017380:	d103      	bne.n	801738a <xQueueGenericSendFromISR+0x3e>
 8017382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017386:	2b00      	cmp	r3, #0
 8017388:	d101      	bne.n	801738e <xQueueGenericSendFromISR+0x42>
 801738a:	2301      	movs	r3, #1
 801738c:	e000      	b.n	8017390 <xQueueGenericSendFromISR+0x44>
 801738e:	2300      	movs	r3, #0
 8017390:	2b00      	cmp	r3, #0
 8017392:	d10b      	bne.n	80173ac <xQueueGenericSendFromISR+0x60>
 8017394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017398:	b672      	cpsid	i
 801739a:	f383 8811 	msr	BASEPRI, r3
 801739e:	f3bf 8f6f 	isb	sy
 80173a2:	f3bf 8f4f 	dsb	sy
 80173a6:	b662      	cpsie	i
 80173a8:	623b      	str	r3, [r7, #32]
 80173aa:	e7fe      	b.n	80173aa <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80173ac:	683b      	ldr	r3, [r7, #0]
 80173ae:	2b02      	cmp	r3, #2
 80173b0:	d103      	bne.n	80173ba <xQueueGenericSendFromISR+0x6e>
 80173b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80173b6:	2b01      	cmp	r3, #1
 80173b8:	d101      	bne.n	80173be <xQueueGenericSendFromISR+0x72>
 80173ba:	2301      	movs	r3, #1
 80173bc:	e000      	b.n	80173c0 <xQueueGenericSendFromISR+0x74>
 80173be:	2300      	movs	r3, #0
 80173c0:	2b00      	cmp	r3, #0
 80173c2:	d10b      	bne.n	80173dc <xQueueGenericSendFromISR+0x90>
 80173c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80173c8:	b672      	cpsid	i
 80173ca:	f383 8811 	msr	BASEPRI, r3
 80173ce:	f3bf 8f6f 	isb	sy
 80173d2:	f3bf 8f4f 	dsb	sy
 80173d6:	b662      	cpsie	i
 80173d8:	61fb      	str	r3, [r7, #28]
 80173da:	e7fe      	b.n	80173da <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80173dc:	f7ff fadc 	bl	8016998 <vPortValidateInterruptPriority>
	__asm volatile
 80173e0:	f3ef 8211 	mrs	r2, BASEPRI
 80173e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80173e8:	b672      	cpsid	i
 80173ea:	f383 8811 	msr	BASEPRI, r3
 80173ee:	f3bf 8f6f 	isb	sy
 80173f2:	f3bf 8f4f 	dsb	sy
 80173f6:	b662      	cpsie	i
 80173f8:	61ba      	str	r2, [r7, #24]
 80173fa:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80173fc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80173fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8017400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017402:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017408:	429a      	cmp	r2, r3
 801740a:	d302      	bcc.n	8017412 <xQueueGenericSendFromISR+0xc6>
 801740c:	683b      	ldr	r3, [r7, #0]
 801740e:	2b02      	cmp	r3, #2
 8017410:	d12c      	bne.n	801746c <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8017412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017414:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017418:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801741c:	683a      	ldr	r2, [r7, #0]
 801741e:	68b9      	ldr	r1, [r7, #8]
 8017420:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017422:	f000 fb4e 	bl	8017ac2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8017426:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 801742a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801742e:	d112      	bne.n	8017456 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017434:	2b00      	cmp	r3, #0
 8017436:	d016      	beq.n	8017466 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801743a:	3324      	adds	r3, #36	; 0x24
 801743c:	4618      	mov	r0, r3
 801743e:	f001 f9bd 	bl	80187bc <xTaskRemoveFromEventList>
 8017442:	4603      	mov	r3, r0
 8017444:	2b00      	cmp	r3, #0
 8017446:	d00e      	beq.n	8017466 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	2b00      	cmp	r3, #0
 801744c:	d00b      	beq.n	8017466 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801744e:	687b      	ldr	r3, [r7, #4]
 8017450:	2201      	movs	r2, #1
 8017452:	601a      	str	r2, [r3, #0]
 8017454:	e007      	b.n	8017466 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8017456:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801745a:	3301      	adds	r3, #1
 801745c:	b2db      	uxtb	r3, r3
 801745e:	b25a      	sxtb	r2, r3
 8017460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017462:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8017466:	2301      	movs	r3, #1
 8017468:	637b      	str	r3, [r7, #52]	; 0x34
		{
 801746a:	e001      	b.n	8017470 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801746c:	2300      	movs	r3, #0
 801746e:	637b      	str	r3, [r7, #52]	; 0x34
 8017470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017472:	613b      	str	r3, [r7, #16]
	__asm volatile
 8017474:	693b      	ldr	r3, [r7, #16]
 8017476:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801747a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801747c:	4618      	mov	r0, r3
 801747e:	3738      	adds	r7, #56	; 0x38
 8017480:	46bd      	mov	sp, r7
 8017482:	bd80      	pop	{r7, pc}

08017484 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8017484:	b580      	push	{r7, lr}
 8017486:	b08e      	sub	sp, #56	; 0x38
 8017488:	af00      	add	r7, sp, #0
 801748a:	6078      	str	r0, [r7, #4]
 801748c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8017492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017494:	2b00      	cmp	r3, #0
 8017496:	d10b      	bne.n	80174b0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8017498:	f04f 0350 	mov.w	r3, #80	; 0x50
 801749c:	b672      	cpsid	i
 801749e:	f383 8811 	msr	BASEPRI, r3
 80174a2:	f3bf 8f6f 	isb	sy
 80174a6:	f3bf 8f4f 	dsb	sy
 80174aa:	b662      	cpsie	i
 80174ac:	623b      	str	r3, [r7, #32]
 80174ae:	e7fe      	b.n	80174ae <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80174b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80174b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d00b      	beq.n	80174d0 <xQueueGiveFromISR+0x4c>
 80174b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80174bc:	b672      	cpsid	i
 80174be:	f383 8811 	msr	BASEPRI, r3
 80174c2:	f3bf 8f6f 	isb	sy
 80174c6:	f3bf 8f4f 	dsb	sy
 80174ca:	b662      	cpsie	i
 80174cc:	61fb      	str	r3, [r7, #28]
 80174ce:	e7fe      	b.n	80174ce <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80174d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80174d2:	681b      	ldr	r3, [r3, #0]
 80174d4:	2b00      	cmp	r3, #0
 80174d6:	d103      	bne.n	80174e0 <xQueueGiveFromISR+0x5c>
 80174d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80174da:	689b      	ldr	r3, [r3, #8]
 80174dc:	2b00      	cmp	r3, #0
 80174de:	d101      	bne.n	80174e4 <xQueueGiveFromISR+0x60>
 80174e0:	2301      	movs	r3, #1
 80174e2:	e000      	b.n	80174e6 <xQueueGiveFromISR+0x62>
 80174e4:	2300      	movs	r3, #0
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	d10b      	bne.n	8017502 <xQueueGiveFromISR+0x7e>
 80174ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80174ee:	b672      	cpsid	i
 80174f0:	f383 8811 	msr	BASEPRI, r3
 80174f4:	f3bf 8f6f 	isb	sy
 80174f8:	f3bf 8f4f 	dsb	sy
 80174fc:	b662      	cpsie	i
 80174fe:	61bb      	str	r3, [r7, #24]
 8017500:	e7fe      	b.n	8017500 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017502:	f7ff fa49 	bl	8016998 <vPortValidateInterruptPriority>
	__asm volatile
 8017506:	f3ef 8211 	mrs	r2, BASEPRI
 801750a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801750e:	b672      	cpsid	i
 8017510:	f383 8811 	msr	BASEPRI, r3
 8017514:	f3bf 8f6f 	isb	sy
 8017518:	f3bf 8f4f 	dsb	sy
 801751c:	b662      	cpsie	i
 801751e:	617a      	str	r2, [r7, #20]
 8017520:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8017522:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8017524:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801752a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801752c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801752e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8017530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017532:	429a      	cmp	r2, r3
 8017534:	d92b      	bls.n	801758e <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8017536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017538:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801753c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8017540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017542:	1c5a      	adds	r2, r3, #1
 8017544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017546:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8017548:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801754c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017550:	d112      	bne.n	8017578 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017556:	2b00      	cmp	r3, #0
 8017558:	d016      	beq.n	8017588 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801755a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801755c:	3324      	adds	r3, #36	; 0x24
 801755e:	4618      	mov	r0, r3
 8017560:	f001 f92c 	bl	80187bc <xTaskRemoveFromEventList>
 8017564:	4603      	mov	r3, r0
 8017566:	2b00      	cmp	r3, #0
 8017568:	d00e      	beq.n	8017588 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801756a:	683b      	ldr	r3, [r7, #0]
 801756c:	2b00      	cmp	r3, #0
 801756e:	d00b      	beq.n	8017588 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8017570:	683b      	ldr	r3, [r7, #0]
 8017572:	2201      	movs	r2, #1
 8017574:	601a      	str	r2, [r3, #0]
 8017576:	e007      	b.n	8017588 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8017578:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801757c:	3301      	adds	r3, #1
 801757e:	b2db      	uxtb	r3, r3
 8017580:	b25a      	sxtb	r2, r3
 8017582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8017588:	2301      	movs	r3, #1
 801758a:	637b      	str	r3, [r7, #52]	; 0x34
 801758c:	e001      	b.n	8017592 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801758e:	2300      	movs	r3, #0
 8017590:	637b      	str	r3, [r7, #52]	; 0x34
 8017592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017594:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8017596:	68fb      	ldr	r3, [r7, #12]
 8017598:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801759c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801759e:	4618      	mov	r0, r3
 80175a0:	3738      	adds	r7, #56	; 0x38
 80175a2:	46bd      	mov	sp, r7
 80175a4:	bd80      	pop	{r7, pc}
	...

080175a8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80175a8:	b580      	push	{r7, lr}
 80175aa:	b08c      	sub	sp, #48	; 0x30
 80175ac:	af00      	add	r7, sp, #0
 80175ae:	60f8      	str	r0, [r7, #12]
 80175b0:	60b9      	str	r1, [r7, #8]
 80175b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80175b4:	2300      	movs	r3, #0
 80175b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80175b8:	68fb      	ldr	r3, [r7, #12]
 80175ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80175bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175be:	2b00      	cmp	r3, #0
 80175c0:	d10b      	bne.n	80175da <xQueueReceive+0x32>
	__asm volatile
 80175c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80175c6:	b672      	cpsid	i
 80175c8:	f383 8811 	msr	BASEPRI, r3
 80175cc:	f3bf 8f6f 	isb	sy
 80175d0:	f3bf 8f4f 	dsb	sy
 80175d4:	b662      	cpsie	i
 80175d6:	623b      	str	r3, [r7, #32]
 80175d8:	e7fe      	b.n	80175d8 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80175da:	68bb      	ldr	r3, [r7, #8]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d103      	bne.n	80175e8 <xQueueReceive+0x40>
 80175e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80175e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80175e4:	2b00      	cmp	r3, #0
 80175e6:	d101      	bne.n	80175ec <xQueueReceive+0x44>
 80175e8:	2301      	movs	r3, #1
 80175ea:	e000      	b.n	80175ee <xQueueReceive+0x46>
 80175ec:	2300      	movs	r3, #0
 80175ee:	2b00      	cmp	r3, #0
 80175f0:	d10b      	bne.n	801760a <xQueueReceive+0x62>
 80175f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80175f6:	b672      	cpsid	i
 80175f8:	f383 8811 	msr	BASEPRI, r3
 80175fc:	f3bf 8f6f 	isb	sy
 8017600:	f3bf 8f4f 	dsb	sy
 8017604:	b662      	cpsie	i
 8017606:	61fb      	str	r3, [r7, #28]
 8017608:	e7fe      	b.n	8017608 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801760a:	f001 fa95 	bl	8018b38 <xTaskGetSchedulerState>
 801760e:	4603      	mov	r3, r0
 8017610:	2b00      	cmp	r3, #0
 8017612:	d102      	bne.n	801761a <xQueueReceive+0x72>
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	2b00      	cmp	r3, #0
 8017618:	d101      	bne.n	801761e <xQueueReceive+0x76>
 801761a:	2301      	movs	r3, #1
 801761c:	e000      	b.n	8017620 <xQueueReceive+0x78>
 801761e:	2300      	movs	r3, #0
 8017620:	2b00      	cmp	r3, #0
 8017622:	d10b      	bne.n	801763c <xQueueReceive+0x94>
 8017624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017628:	b672      	cpsid	i
 801762a:	f383 8811 	msr	BASEPRI, r3
 801762e:	f3bf 8f6f 	isb	sy
 8017632:	f3bf 8f4f 	dsb	sy
 8017636:	b662      	cpsie	i
 8017638:	61bb      	str	r3, [r7, #24]
 801763a:	e7fe      	b.n	801763a <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801763c:	f7ff f8cc 	bl	80167d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017644:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017648:	2b00      	cmp	r3, #0
 801764a:	d01f      	beq.n	801768c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801764c:	68b9      	ldr	r1, [r7, #8]
 801764e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017650:	f000 faa1 	bl	8017b96 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017656:	1e5a      	subs	r2, r3, #1
 8017658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801765a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801765c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801765e:	691b      	ldr	r3, [r3, #16]
 8017660:	2b00      	cmp	r3, #0
 8017662:	d00f      	beq.n	8017684 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017666:	3310      	adds	r3, #16
 8017668:	4618      	mov	r0, r3
 801766a:	f001 f8a7 	bl	80187bc <xTaskRemoveFromEventList>
 801766e:	4603      	mov	r3, r0
 8017670:	2b00      	cmp	r3, #0
 8017672:	d007      	beq.n	8017684 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8017674:	4b3c      	ldr	r3, [pc, #240]	; (8017768 <xQueueReceive+0x1c0>)
 8017676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801767a:	601a      	str	r2, [r3, #0]
 801767c:	f3bf 8f4f 	dsb	sy
 8017680:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8017684:	f7ff f8da 	bl	801683c <vPortExitCritical>
				return pdPASS;
 8017688:	2301      	movs	r3, #1
 801768a:	e069      	b.n	8017760 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	2b00      	cmp	r3, #0
 8017690:	d103      	bne.n	801769a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8017692:	f7ff f8d3 	bl	801683c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8017696:	2300      	movs	r3, #0
 8017698:	e062      	b.n	8017760 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801769a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801769c:	2b00      	cmp	r3, #0
 801769e:	d106      	bne.n	80176ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80176a0:	f107 0310 	add.w	r3, r7, #16
 80176a4:	4618      	mov	r0, r3
 80176a6:	f001 f8ed 	bl	8018884 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80176aa:	2301      	movs	r3, #1
 80176ac:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80176ae:	f7ff f8c5 	bl	801683c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80176b2:	f000 fe69 	bl	8018388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80176b6:	f7ff f88f 	bl	80167d8 <vPortEnterCritical>
 80176ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80176c0:	b25b      	sxtb	r3, r3
 80176c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176c6:	d103      	bne.n	80176d0 <xQueueReceive+0x128>
 80176c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176ca:	2200      	movs	r2, #0
 80176cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80176d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80176d6:	b25b      	sxtb	r3, r3
 80176d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176dc:	d103      	bne.n	80176e6 <xQueueReceive+0x13e>
 80176de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80176e0:	2200      	movs	r2, #0
 80176e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80176e6:	f7ff f8a9 	bl	801683c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80176ea:	1d3a      	adds	r2, r7, #4
 80176ec:	f107 0310 	add.w	r3, r7, #16
 80176f0:	4611      	mov	r1, r2
 80176f2:	4618      	mov	r0, r3
 80176f4:	f001 f8dc 	bl	80188b0 <xTaskCheckForTimeOut>
 80176f8:	4603      	mov	r3, r0
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	d123      	bne.n	8017746 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80176fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017700:	f000 fac1 	bl	8017c86 <prvIsQueueEmpty>
 8017704:	4603      	mov	r3, r0
 8017706:	2b00      	cmp	r3, #0
 8017708:	d017      	beq.n	801773a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801770a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801770c:	3324      	adds	r3, #36	; 0x24
 801770e:	687a      	ldr	r2, [r7, #4]
 8017710:	4611      	mov	r1, r2
 8017712:	4618      	mov	r0, r3
 8017714:	f001 f82c 	bl	8018770 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8017718:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801771a:	f000 fa62 	bl	8017be2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801771e:	f000 fe41 	bl	80183a4 <xTaskResumeAll>
 8017722:	4603      	mov	r3, r0
 8017724:	2b00      	cmp	r3, #0
 8017726:	d189      	bne.n	801763c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8017728:	4b0f      	ldr	r3, [pc, #60]	; (8017768 <xQueueReceive+0x1c0>)
 801772a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801772e:	601a      	str	r2, [r3, #0]
 8017730:	f3bf 8f4f 	dsb	sy
 8017734:	f3bf 8f6f 	isb	sy
 8017738:	e780      	b.n	801763c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801773a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801773c:	f000 fa51 	bl	8017be2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8017740:	f000 fe30 	bl	80183a4 <xTaskResumeAll>
 8017744:	e77a      	b.n	801763c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8017746:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017748:	f000 fa4b 	bl	8017be2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801774c:	f000 fe2a 	bl	80183a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8017750:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8017752:	f000 fa98 	bl	8017c86 <prvIsQueueEmpty>
 8017756:	4603      	mov	r3, r0
 8017758:	2b00      	cmp	r3, #0
 801775a:	f43f af6f 	beq.w	801763c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801775e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8017760:	4618      	mov	r0, r3
 8017762:	3730      	adds	r7, #48	; 0x30
 8017764:	46bd      	mov	sp, r7
 8017766:	bd80      	pop	{r7, pc}
 8017768:	e000ed04 	.word	0xe000ed04

0801776c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801776c:	b580      	push	{r7, lr}
 801776e:	b08e      	sub	sp, #56	; 0x38
 8017770:	af00      	add	r7, sp, #0
 8017772:	6078      	str	r0, [r7, #4]
 8017774:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8017776:	2300      	movs	r3, #0
 8017778:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801777a:	687b      	ldr	r3, [r7, #4]
 801777c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801777e:	2300      	movs	r3, #0
 8017780:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8017782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017784:	2b00      	cmp	r3, #0
 8017786:	d10b      	bne.n	80177a0 <xQueueSemaphoreTake+0x34>
 8017788:	f04f 0350 	mov.w	r3, #80	; 0x50
 801778c:	b672      	cpsid	i
 801778e:	f383 8811 	msr	BASEPRI, r3
 8017792:	f3bf 8f6f 	isb	sy
 8017796:	f3bf 8f4f 	dsb	sy
 801779a:	b662      	cpsie	i
 801779c:	623b      	str	r3, [r7, #32]
 801779e:	e7fe      	b.n	801779e <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80177a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80177a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d00b      	beq.n	80177c0 <xQueueSemaphoreTake+0x54>
 80177a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80177ac:	b672      	cpsid	i
 80177ae:	f383 8811 	msr	BASEPRI, r3
 80177b2:	f3bf 8f6f 	isb	sy
 80177b6:	f3bf 8f4f 	dsb	sy
 80177ba:	b662      	cpsie	i
 80177bc:	61fb      	str	r3, [r7, #28]
 80177be:	e7fe      	b.n	80177be <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80177c0:	f001 f9ba 	bl	8018b38 <xTaskGetSchedulerState>
 80177c4:	4603      	mov	r3, r0
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d102      	bne.n	80177d0 <xQueueSemaphoreTake+0x64>
 80177ca:	683b      	ldr	r3, [r7, #0]
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d101      	bne.n	80177d4 <xQueueSemaphoreTake+0x68>
 80177d0:	2301      	movs	r3, #1
 80177d2:	e000      	b.n	80177d6 <xQueueSemaphoreTake+0x6a>
 80177d4:	2300      	movs	r3, #0
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	d10b      	bne.n	80177f2 <xQueueSemaphoreTake+0x86>
 80177da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80177de:	b672      	cpsid	i
 80177e0:	f383 8811 	msr	BASEPRI, r3
 80177e4:	f3bf 8f6f 	isb	sy
 80177e8:	f3bf 8f4f 	dsb	sy
 80177ec:	b662      	cpsie	i
 80177ee:	61bb      	str	r3, [r7, #24]
 80177f0:	e7fe      	b.n	80177f0 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80177f2:	f7fe fff1 	bl	80167d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80177f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80177f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80177fa:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80177fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80177fe:	2b00      	cmp	r3, #0
 8017800:	d024      	beq.n	801784c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8017802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017804:	1e5a      	subs	r2, r3, #1
 8017806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017808:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801780a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801780c:	681b      	ldr	r3, [r3, #0]
 801780e:	2b00      	cmp	r3, #0
 8017810:	d104      	bne.n	801781c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8017812:	f001 fb53 	bl	8018ebc <pvTaskIncrementMutexHeldCount>
 8017816:	4602      	mov	r2, r0
 8017818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801781a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801781c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801781e:	691b      	ldr	r3, [r3, #16]
 8017820:	2b00      	cmp	r3, #0
 8017822:	d00f      	beq.n	8017844 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017826:	3310      	adds	r3, #16
 8017828:	4618      	mov	r0, r3
 801782a:	f000 ffc7 	bl	80187bc <xTaskRemoveFromEventList>
 801782e:	4603      	mov	r3, r0
 8017830:	2b00      	cmp	r3, #0
 8017832:	d007      	beq.n	8017844 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8017834:	4b54      	ldr	r3, [pc, #336]	; (8017988 <xQueueSemaphoreTake+0x21c>)
 8017836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801783a:	601a      	str	r2, [r3, #0]
 801783c:	f3bf 8f4f 	dsb	sy
 8017840:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8017844:	f7fe fffa 	bl	801683c <vPortExitCritical>
				return pdPASS;
 8017848:	2301      	movs	r3, #1
 801784a:	e098      	b.n	801797e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801784c:	683b      	ldr	r3, [r7, #0]
 801784e:	2b00      	cmp	r3, #0
 8017850:	d112      	bne.n	8017878 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8017852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017854:	2b00      	cmp	r3, #0
 8017856:	d00b      	beq.n	8017870 <xQueueSemaphoreTake+0x104>
 8017858:	f04f 0350 	mov.w	r3, #80	; 0x50
 801785c:	b672      	cpsid	i
 801785e:	f383 8811 	msr	BASEPRI, r3
 8017862:	f3bf 8f6f 	isb	sy
 8017866:	f3bf 8f4f 	dsb	sy
 801786a:	b662      	cpsie	i
 801786c:	617b      	str	r3, [r7, #20]
 801786e:	e7fe      	b.n	801786e <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8017870:	f7fe ffe4 	bl	801683c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8017874:	2300      	movs	r3, #0
 8017876:	e082      	b.n	801797e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801787a:	2b00      	cmp	r3, #0
 801787c:	d106      	bne.n	801788c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801787e:	f107 030c 	add.w	r3, r7, #12
 8017882:	4618      	mov	r0, r3
 8017884:	f000 fffe 	bl	8018884 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017888:	2301      	movs	r3, #1
 801788a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801788c:	f7fe ffd6 	bl	801683c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8017890:	f000 fd7a 	bl	8018388 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017894:	f7fe ffa0 	bl	80167d8 <vPortEnterCritical>
 8017898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801789a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801789e:	b25b      	sxtb	r3, r3
 80178a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80178a4:	d103      	bne.n	80178ae <xQueueSemaphoreTake+0x142>
 80178a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80178a8:	2200      	movs	r2, #0
 80178aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80178ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80178b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80178b4:	b25b      	sxtb	r3, r3
 80178b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80178ba:	d103      	bne.n	80178c4 <xQueueSemaphoreTake+0x158>
 80178bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80178be:	2200      	movs	r2, #0
 80178c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80178c4:	f7fe ffba 	bl	801683c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80178c8:	463a      	mov	r2, r7
 80178ca:	f107 030c 	add.w	r3, r7, #12
 80178ce:	4611      	mov	r1, r2
 80178d0:	4618      	mov	r0, r3
 80178d2:	f000 ffed 	bl	80188b0 <xTaskCheckForTimeOut>
 80178d6:	4603      	mov	r3, r0
 80178d8:	2b00      	cmp	r3, #0
 80178da:	d132      	bne.n	8017942 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80178dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80178de:	f000 f9d2 	bl	8017c86 <prvIsQueueEmpty>
 80178e2:	4603      	mov	r3, r0
 80178e4:	2b00      	cmp	r3, #0
 80178e6:	d026      	beq.n	8017936 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80178e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80178ea:	681b      	ldr	r3, [r3, #0]
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d109      	bne.n	8017904 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80178f0:	f7fe ff72 	bl	80167d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80178f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80178f6:	689b      	ldr	r3, [r3, #8]
 80178f8:	4618      	mov	r0, r3
 80178fa:	f001 f93b 	bl	8018b74 <xTaskPriorityInherit>
 80178fe:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8017900:	f7fe ff9c 	bl	801683c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8017904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017906:	3324      	adds	r3, #36	; 0x24
 8017908:	683a      	ldr	r2, [r7, #0]
 801790a:	4611      	mov	r1, r2
 801790c:	4618      	mov	r0, r3
 801790e:	f000 ff2f 	bl	8018770 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8017912:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017914:	f000 f965 	bl	8017be2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8017918:	f000 fd44 	bl	80183a4 <xTaskResumeAll>
 801791c:	4603      	mov	r3, r0
 801791e:	2b00      	cmp	r3, #0
 8017920:	f47f af67 	bne.w	80177f2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8017924:	4b18      	ldr	r3, [pc, #96]	; (8017988 <xQueueSemaphoreTake+0x21c>)
 8017926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801792a:	601a      	str	r2, [r3, #0]
 801792c:	f3bf 8f4f 	dsb	sy
 8017930:	f3bf 8f6f 	isb	sy
 8017934:	e75d      	b.n	80177f2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8017936:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017938:	f000 f953 	bl	8017be2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801793c:	f000 fd32 	bl	80183a4 <xTaskResumeAll>
 8017940:	e757      	b.n	80177f2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8017942:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017944:	f000 f94d 	bl	8017be2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017948:	f000 fd2c 	bl	80183a4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801794c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801794e:	f000 f99a 	bl	8017c86 <prvIsQueueEmpty>
 8017952:	4603      	mov	r3, r0
 8017954:	2b00      	cmp	r3, #0
 8017956:	f43f af4c 	beq.w	80177f2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801795a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801795c:	2b00      	cmp	r3, #0
 801795e:	d00d      	beq.n	801797c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8017960:	f7fe ff3a 	bl	80167d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8017964:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017966:	f000 f894 	bl	8017a92 <prvGetDisinheritPriorityAfterTimeout>
 801796a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801796c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801796e:	689b      	ldr	r3, [r3, #8]
 8017970:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017972:	4618      	mov	r0, r3
 8017974:	f001 fa06 	bl	8018d84 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8017978:	f7fe ff60 	bl	801683c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801797c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801797e:	4618      	mov	r0, r3
 8017980:	3738      	adds	r7, #56	; 0x38
 8017982:	46bd      	mov	sp, r7
 8017984:	bd80      	pop	{r7, pc}
 8017986:	bf00      	nop
 8017988:	e000ed04 	.word	0xe000ed04

0801798c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801798c:	b580      	push	{r7, lr}
 801798e:	b08e      	sub	sp, #56	; 0x38
 8017990:	af00      	add	r7, sp, #0
 8017992:	60f8      	str	r0, [r7, #12]
 8017994:	60b9      	str	r1, [r7, #8]
 8017996:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8017998:	68fb      	ldr	r3, [r7, #12]
 801799a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801799c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801799e:	2b00      	cmp	r3, #0
 80179a0:	d10b      	bne.n	80179ba <xQueueReceiveFromISR+0x2e>
 80179a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80179a6:	b672      	cpsid	i
 80179a8:	f383 8811 	msr	BASEPRI, r3
 80179ac:	f3bf 8f6f 	isb	sy
 80179b0:	f3bf 8f4f 	dsb	sy
 80179b4:	b662      	cpsie	i
 80179b6:	623b      	str	r3, [r7, #32]
 80179b8:	e7fe      	b.n	80179b8 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80179ba:	68bb      	ldr	r3, [r7, #8]
 80179bc:	2b00      	cmp	r3, #0
 80179be:	d103      	bne.n	80179c8 <xQueueReceiveFromISR+0x3c>
 80179c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80179c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d101      	bne.n	80179cc <xQueueReceiveFromISR+0x40>
 80179c8:	2301      	movs	r3, #1
 80179ca:	e000      	b.n	80179ce <xQueueReceiveFromISR+0x42>
 80179cc:	2300      	movs	r3, #0
 80179ce:	2b00      	cmp	r3, #0
 80179d0:	d10b      	bne.n	80179ea <xQueueReceiveFromISR+0x5e>
 80179d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80179d6:	b672      	cpsid	i
 80179d8:	f383 8811 	msr	BASEPRI, r3
 80179dc:	f3bf 8f6f 	isb	sy
 80179e0:	f3bf 8f4f 	dsb	sy
 80179e4:	b662      	cpsie	i
 80179e6:	61fb      	str	r3, [r7, #28]
 80179e8:	e7fe      	b.n	80179e8 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80179ea:	f7fe ffd5 	bl	8016998 <vPortValidateInterruptPriority>
	__asm volatile
 80179ee:	f3ef 8211 	mrs	r2, BASEPRI
 80179f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80179f6:	b672      	cpsid	i
 80179f8:	f383 8811 	msr	BASEPRI, r3
 80179fc:	f3bf 8f6f 	isb	sy
 8017a00:	f3bf 8f4f 	dsb	sy
 8017a04:	b662      	cpsie	i
 8017a06:	61ba      	str	r2, [r7, #24]
 8017a08:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8017a0a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8017a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017a12:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a16:	2b00      	cmp	r3, #0
 8017a18:	d02f      	beq.n	8017a7a <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8017a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017a20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8017a24:	68b9      	ldr	r1, [r7, #8]
 8017a26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017a28:	f000 f8b5 	bl	8017b96 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8017a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017a2e:	1e5a      	subs	r2, r3, #1
 8017a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a32:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8017a34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a3c:	d112      	bne.n	8017a64 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a40:	691b      	ldr	r3, [r3, #16]
 8017a42:	2b00      	cmp	r3, #0
 8017a44:	d016      	beq.n	8017a74 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a48:	3310      	adds	r3, #16
 8017a4a:	4618      	mov	r0, r3
 8017a4c:	f000 feb6 	bl	80187bc <xTaskRemoveFromEventList>
 8017a50:	4603      	mov	r3, r0
 8017a52:	2b00      	cmp	r3, #0
 8017a54:	d00e      	beq.n	8017a74 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8017a56:	687b      	ldr	r3, [r7, #4]
 8017a58:	2b00      	cmp	r3, #0
 8017a5a:	d00b      	beq.n	8017a74 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8017a5c:	687b      	ldr	r3, [r7, #4]
 8017a5e:	2201      	movs	r2, #1
 8017a60:	601a      	str	r2, [r3, #0]
 8017a62:	e007      	b.n	8017a74 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8017a64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017a68:	3301      	adds	r3, #1
 8017a6a:	b2db      	uxtb	r3, r3
 8017a6c:	b25a      	sxtb	r2, r3
 8017a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017a70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8017a74:	2301      	movs	r3, #1
 8017a76:	637b      	str	r3, [r7, #52]	; 0x34
 8017a78:	e001      	b.n	8017a7e <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8017a7a:	2300      	movs	r3, #0
 8017a7c:	637b      	str	r3, [r7, #52]	; 0x34
 8017a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017a80:	613b      	str	r3, [r7, #16]
	__asm volatile
 8017a82:	693b      	ldr	r3, [r7, #16]
 8017a84:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8017a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8017a8a:	4618      	mov	r0, r3
 8017a8c:	3738      	adds	r7, #56	; 0x38
 8017a8e:	46bd      	mov	sp, r7
 8017a90:	bd80      	pop	{r7, pc}

08017a92 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8017a92:	b480      	push	{r7}
 8017a94:	b085      	sub	sp, #20
 8017a96:	af00      	add	r7, sp, #0
 8017a98:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8017a9a:	687b      	ldr	r3, [r7, #4]
 8017a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	d006      	beq.n	8017ab0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8017aa2:	687b      	ldr	r3, [r7, #4]
 8017aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017aa6:	681b      	ldr	r3, [r3, #0]
 8017aa8:	f1c3 0307 	rsb	r3, r3, #7
 8017aac:	60fb      	str	r3, [r7, #12]
 8017aae:	e001      	b.n	8017ab4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8017ab0:	2300      	movs	r3, #0
 8017ab2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8017ab4:	68fb      	ldr	r3, [r7, #12]
	}
 8017ab6:	4618      	mov	r0, r3
 8017ab8:	3714      	adds	r7, #20
 8017aba:	46bd      	mov	sp, r7
 8017abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ac0:	4770      	bx	lr

08017ac2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8017ac2:	b580      	push	{r7, lr}
 8017ac4:	b086      	sub	sp, #24
 8017ac6:	af00      	add	r7, sp, #0
 8017ac8:	60f8      	str	r0, [r7, #12]
 8017aca:	60b9      	str	r1, [r7, #8]
 8017acc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8017ace:	2300      	movs	r3, #0
 8017ad0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8017ad2:	68fb      	ldr	r3, [r7, #12]
 8017ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017ad6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8017ad8:	68fb      	ldr	r3, [r7, #12]
 8017ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	d10d      	bne.n	8017afc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017ae0:	68fb      	ldr	r3, [r7, #12]
 8017ae2:	681b      	ldr	r3, [r3, #0]
 8017ae4:	2b00      	cmp	r3, #0
 8017ae6:	d14d      	bne.n	8017b84 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017ae8:	68fb      	ldr	r3, [r7, #12]
 8017aea:	689b      	ldr	r3, [r3, #8]
 8017aec:	4618      	mov	r0, r3
 8017aee:	f001 f8c1 	bl	8018c74 <xTaskPriorityDisinherit>
 8017af2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8017af4:	68fb      	ldr	r3, [r7, #12]
 8017af6:	2200      	movs	r2, #0
 8017af8:	609a      	str	r2, [r3, #8]
 8017afa:	e043      	b.n	8017b84 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	2b00      	cmp	r3, #0
 8017b00:	d119      	bne.n	8017b36 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017b02:	68fb      	ldr	r3, [r7, #12]
 8017b04:	6858      	ldr	r0, [r3, #4]
 8017b06:	68fb      	ldr	r3, [r7, #12]
 8017b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017b0a:	461a      	mov	r2, r3
 8017b0c:	68b9      	ldr	r1, [r7, #8]
 8017b0e:	f013 fe7e 	bl	802b80e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017b12:	68fb      	ldr	r3, [r7, #12]
 8017b14:	685a      	ldr	r2, [r3, #4]
 8017b16:	68fb      	ldr	r3, [r7, #12]
 8017b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017b1a:	441a      	add	r2, r3
 8017b1c:	68fb      	ldr	r3, [r7, #12]
 8017b1e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017b20:	68fb      	ldr	r3, [r7, #12]
 8017b22:	685a      	ldr	r2, [r3, #4]
 8017b24:	68fb      	ldr	r3, [r7, #12]
 8017b26:	689b      	ldr	r3, [r3, #8]
 8017b28:	429a      	cmp	r2, r3
 8017b2a:	d32b      	bcc.n	8017b84 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8017b2c:	68fb      	ldr	r3, [r7, #12]
 8017b2e:	681a      	ldr	r2, [r3, #0]
 8017b30:	68fb      	ldr	r3, [r7, #12]
 8017b32:	605a      	str	r2, [r3, #4]
 8017b34:	e026      	b.n	8017b84 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8017b36:	68fb      	ldr	r3, [r7, #12]
 8017b38:	68d8      	ldr	r0, [r3, #12]
 8017b3a:	68fb      	ldr	r3, [r7, #12]
 8017b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017b3e:	461a      	mov	r2, r3
 8017b40:	68b9      	ldr	r1, [r7, #8]
 8017b42:	f013 fe64 	bl	802b80e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8017b46:	68fb      	ldr	r3, [r7, #12]
 8017b48:	68da      	ldr	r2, [r3, #12]
 8017b4a:	68fb      	ldr	r3, [r7, #12]
 8017b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017b4e:	425b      	negs	r3, r3
 8017b50:	441a      	add	r2, r3
 8017b52:	68fb      	ldr	r3, [r7, #12]
 8017b54:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017b56:	68fb      	ldr	r3, [r7, #12]
 8017b58:	68da      	ldr	r2, [r3, #12]
 8017b5a:	68fb      	ldr	r3, [r7, #12]
 8017b5c:	681b      	ldr	r3, [r3, #0]
 8017b5e:	429a      	cmp	r2, r3
 8017b60:	d207      	bcs.n	8017b72 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8017b62:	68fb      	ldr	r3, [r7, #12]
 8017b64:	689a      	ldr	r2, [r3, #8]
 8017b66:	68fb      	ldr	r3, [r7, #12]
 8017b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017b6a:	425b      	negs	r3, r3
 8017b6c:	441a      	add	r2, r3
 8017b6e:	68fb      	ldr	r3, [r7, #12]
 8017b70:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8017b72:	687b      	ldr	r3, [r7, #4]
 8017b74:	2b02      	cmp	r3, #2
 8017b76:	d105      	bne.n	8017b84 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017b78:	693b      	ldr	r3, [r7, #16]
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d002      	beq.n	8017b84 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8017b7e:	693b      	ldr	r3, [r7, #16]
 8017b80:	3b01      	subs	r3, #1
 8017b82:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8017b84:	693b      	ldr	r3, [r7, #16]
 8017b86:	1c5a      	adds	r2, r3, #1
 8017b88:	68fb      	ldr	r3, [r7, #12]
 8017b8a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8017b8c:	697b      	ldr	r3, [r7, #20]
}
 8017b8e:	4618      	mov	r0, r3
 8017b90:	3718      	adds	r7, #24
 8017b92:	46bd      	mov	sp, r7
 8017b94:	bd80      	pop	{r7, pc}

08017b96 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8017b96:	b580      	push	{r7, lr}
 8017b98:	b082      	sub	sp, #8
 8017b9a:	af00      	add	r7, sp, #0
 8017b9c:	6078      	str	r0, [r7, #4]
 8017b9e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017ba4:	2b00      	cmp	r3, #0
 8017ba6:	d018      	beq.n	8017bda <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017ba8:	687b      	ldr	r3, [r7, #4]
 8017baa:	68da      	ldr	r2, [r3, #12]
 8017bac:	687b      	ldr	r3, [r7, #4]
 8017bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017bb0:	441a      	add	r2, r3
 8017bb2:	687b      	ldr	r3, [r7, #4]
 8017bb4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	68da      	ldr	r2, [r3, #12]
 8017bba:	687b      	ldr	r3, [r7, #4]
 8017bbc:	689b      	ldr	r3, [r3, #8]
 8017bbe:	429a      	cmp	r2, r3
 8017bc0:	d303      	bcc.n	8017bca <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8017bc2:	687b      	ldr	r3, [r7, #4]
 8017bc4:	681a      	ldr	r2, [r3, #0]
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	68d9      	ldr	r1, [r3, #12]
 8017bce:	687b      	ldr	r3, [r7, #4]
 8017bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017bd2:	461a      	mov	r2, r3
 8017bd4:	6838      	ldr	r0, [r7, #0]
 8017bd6:	f013 fe1a 	bl	802b80e <memcpy>
	}
}
 8017bda:	bf00      	nop
 8017bdc:	3708      	adds	r7, #8
 8017bde:	46bd      	mov	sp, r7
 8017be0:	bd80      	pop	{r7, pc}

08017be2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8017be2:	b580      	push	{r7, lr}
 8017be4:	b084      	sub	sp, #16
 8017be6:	af00      	add	r7, sp, #0
 8017be8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8017bea:	f7fe fdf5 	bl	80167d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017bf4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017bf6:	e011      	b.n	8017c1c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017bfc:	2b00      	cmp	r3, #0
 8017bfe:	d012      	beq.n	8017c26 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	3324      	adds	r3, #36	; 0x24
 8017c04:	4618      	mov	r0, r3
 8017c06:	f000 fdd9 	bl	80187bc <xTaskRemoveFromEventList>
 8017c0a:	4603      	mov	r3, r0
 8017c0c:	2b00      	cmp	r3, #0
 8017c0e:	d001      	beq.n	8017c14 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8017c10:	f000 feb2 	bl	8018978 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8017c14:	7bfb      	ldrb	r3, [r7, #15]
 8017c16:	3b01      	subs	r3, #1
 8017c18:	b2db      	uxtb	r3, r3
 8017c1a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017c1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	dce9      	bgt.n	8017bf8 <prvUnlockQueue+0x16>
 8017c24:	e000      	b.n	8017c28 <prvUnlockQueue+0x46>
					break;
 8017c26:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8017c28:	687b      	ldr	r3, [r7, #4]
 8017c2a:	22ff      	movs	r2, #255	; 0xff
 8017c2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8017c30:	f7fe fe04 	bl	801683c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8017c34:	f7fe fdd0 	bl	80167d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017c3e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017c40:	e011      	b.n	8017c66 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017c42:	687b      	ldr	r3, [r7, #4]
 8017c44:	691b      	ldr	r3, [r3, #16]
 8017c46:	2b00      	cmp	r3, #0
 8017c48:	d012      	beq.n	8017c70 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017c4a:	687b      	ldr	r3, [r7, #4]
 8017c4c:	3310      	adds	r3, #16
 8017c4e:	4618      	mov	r0, r3
 8017c50:	f000 fdb4 	bl	80187bc <xTaskRemoveFromEventList>
 8017c54:	4603      	mov	r3, r0
 8017c56:	2b00      	cmp	r3, #0
 8017c58:	d001      	beq.n	8017c5e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8017c5a:	f000 fe8d 	bl	8018978 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8017c5e:	7bbb      	ldrb	r3, [r7, #14]
 8017c60:	3b01      	subs	r3, #1
 8017c62:	b2db      	uxtb	r3, r3
 8017c64:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017c66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	dce9      	bgt.n	8017c42 <prvUnlockQueue+0x60>
 8017c6e:	e000      	b.n	8017c72 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8017c70:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8017c72:	687b      	ldr	r3, [r7, #4]
 8017c74:	22ff      	movs	r2, #255	; 0xff
 8017c76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8017c7a:	f7fe fddf 	bl	801683c <vPortExitCritical>
}
 8017c7e:	bf00      	nop
 8017c80:	3710      	adds	r7, #16
 8017c82:	46bd      	mov	sp, r7
 8017c84:	bd80      	pop	{r7, pc}

08017c86 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8017c86:	b580      	push	{r7, lr}
 8017c88:	b084      	sub	sp, #16
 8017c8a:	af00      	add	r7, sp, #0
 8017c8c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017c8e:	f7fe fda3 	bl	80167d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d102      	bne.n	8017ca0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8017c9a:	2301      	movs	r3, #1
 8017c9c:	60fb      	str	r3, [r7, #12]
 8017c9e:	e001      	b.n	8017ca4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8017ca0:	2300      	movs	r3, #0
 8017ca2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017ca4:	f7fe fdca 	bl	801683c <vPortExitCritical>

	return xReturn;
 8017ca8:	68fb      	ldr	r3, [r7, #12]
}
 8017caa:	4618      	mov	r0, r3
 8017cac:	3710      	adds	r7, #16
 8017cae:	46bd      	mov	sp, r7
 8017cb0:	bd80      	pop	{r7, pc}

08017cb2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8017cb2:	b580      	push	{r7, lr}
 8017cb4:	b084      	sub	sp, #16
 8017cb6:	af00      	add	r7, sp, #0
 8017cb8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8017cba:	f7fe fd8d 	bl	80167d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8017cbe:	687b      	ldr	r3, [r7, #4]
 8017cc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017cc2:	687b      	ldr	r3, [r7, #4]
 8017cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017cc6:	429a      	cmp	r2, r3
 8017cc8:	d102      	bne.n	8017cd0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8017cca:	2301      	movs	r3, #1
 8017ccc:	60fb      	str	r3, [r7, #12]
 8017cce:	e001      	b.n	8017cd4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8017cd0:	2300      	movs	r3, #0
 8017cd2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8017cd4:	f7fe fdb2 	bl	801683c <vPortExitCritical>

	return xReturn;
 8017cd8:	68fb      	ldr	r3, [r7, #12]
}
 8017cda:	4618      	mov	r0, r3
 8017cdc:	3710      	adds	r7, #16
 8017cde:	46bd      	mov	sp, r7
 8017ce0:	bd80      	pop	{r7, pc}

08017ce2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8017ce2:	b580      	push	{r7, lr}
 8017ce4:	b08e      	sub	sp, #56	; 0x38
 8017ce6:	af04      	add	r7, sp, #16
 8017ce8:	60f8      	str	r0, [r7, #12]
 8017cea:	60b9      	str	r1, [r7, #8]
 8017cec:	607a      	str	r2, [r7, #4]
 8017cee:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8017cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017cf2:	2b00      	cmp	r3, #0
 8017cf4:	d10b      	bne.n	8017d0e <xTaskCreateStatic+0x2c>
	__asm volatile
 8017cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017cfa:	b672      	cpsid	i
 8017cfc:	f383 8811 	msr	BASEPRI, r3
 8017d00:	f3bf 8f6f 	isb	sy
 8017d04:	f3bf 8f4f 	dsb	sy
 8017d08:	b662      	cpsie	i
 8017d0a:	623b      	str	r3, [r7, #32]
 8017d0c:	e7fe      	b.n	8017d0c <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8017d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017d10:	2b00      	cmp	r3, #0
 8017d12:	d10b      	bne.n	8017d2c <xTaskCreateStatic+0x4a>
 8017d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017d18:	b672      	cpsid	i
 8017d1a:	f383 8811 	msr	BASEPRI, r3
 8017d1e:	f3bf 8f6f 	isb	sy
 8017d22:	f3bf 8f4f 	dsb	sy
 8017d26:	b662      	cpsie	i
 8017d28:	61fb      	str	r3, [r7, #28]
 8017d2a:	e7fe      	b.n	8017d2a <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8017d2c:	2354      	movs	r3, #84	; 0x54
 8017d2e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8017d30:	693b      	ldr	r3, [r7, #16]
 8017d32:	2b54      	cmp	r3, #84	; 0x54
 8017d34:	d00b      	beq.n	8017d4e <xTaskCreateStatic+0x6c>
 8017d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017d3a:	b672      	cpsid	i
 8017d3c:	f383 8811 	msr	BASEPRI, r3
 8017d40:	f3bf 8f6f 	isb	sy
 8017d44:	f3bf 8f4f 	dsb	sy
 8017d48:	b662      	cpsie	i
 8017d4a:	61bb      	str	r3, [r7, #24]
 8017d4c:	e7fe      	b.n	8017d4c <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8017d4e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8017d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d01e      	beq.n	8017d94 <xTaskCreateStatic+0xb2>
 8017d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017d58:	2b00      	cmp	r3, #0
 8017d5a:	d01b      	beq.n	8017d94 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8017d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017d5e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8017d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017d64:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8017d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d68:	2202      	movs	r2, #2
 8017d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8017d6e:	2300      	movs	r3, #0
 8017d70:	9303      	str	r3, [sp, #12]
 8017d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d74:	9302      	str	r3, [sp, #8]
 8017d76:	f107 0314 	add.w	r3, r7, #20
 8017d7a:	9301      	str	r3, [sp, #4]
 8017d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d7e:	9300      	str	r3, [sp, #0]
 8017d80:	683b      	ldr	r3, [r7, #0]
 8017d82:	687a      	ldr	r2, [r7, #4]
 8017d84:	68b9      	ldr	r1, [r7, #8]
 8017d86:	68f8      	ldr	r0, [r7, #12]
 8017d88:	f000 f850 	bl	8017e2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017d8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017d8e:	f000 f8d5 	bl	8017f3c <prvAddNewTaskToReadyList>
 8017d92:	e001      	b.n	8017d98 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8017d94:	2300      	movs	r3, #0
 8017d96:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8017d98:	697b      	ldr	r3, [r7, #20]
	}
 8017d9a:	4618      	mov	r0, r3
 8017d9c:	3728      	adds	r7, #40	; 0x28
 8017d9e:	46bd      	mov	sp, r7
 8017da0:	bd80      	pop	{r7, pc}

08017da2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8017da2:	b580      	push	{r7, lr}
 8017da4:	b08c      	sub	sp, #48	; 0x30
 8017da6:	af04      	add	r7, sp, #16
 8017da8:	60f8      	str	r0, [r7, #12]
 8017daa:	60b9      	str	r1, [r7, #8]
 8017dac:	603b      	str	r3, [r7, #0]
 8017dae:	4613      	mov	r3, r2
 8017db0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8017db2:	88fb      	ldrh	r3, [r7, #6]
 8017db4:	009b      	lsls	r3, r3, #2
 8017db6:	4618      	mov	r0, r3
 8017db8:	f7fe fe30 	bl	8016a1c <pvPortMalloc>
 8017dbc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8017dbe:	697b      	ldr	r3, [r7, #20]
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	d00e      	beq.n	8017de2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8017dc4:	2054      	movs	r0, #84	; 0x54
 8017dc6:	f7fe fe29 	bl	8016a1c <pvPortMalloc>
 8017dca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8017dcc:	69fb      	ldr	r3, [r7, #28]
 8017dce:	2b00      	cmp	r3, #0
 8017dd0:	d003      	beq.n	8017dda <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8017dd2:	69fb      	ldr	r3, [r7, #28]
 8017dd4:	697a      	ldr	r2, [r7, #20]
 8017dd6:	631a      	str	r2, [r3, #48]	; 0x30
 8017dd8:	e005      	b.n	8017de6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8017dda:	6978      	ldr	r0, [r7, #20]
 8017ddc:	f7fe feea 	bl	8016bb4 <vPortFree>
 8017de0:	e001      	b.n	8017de6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8017de2:	2300      	movs	r3, #0
 8017de4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8017de6:	69fb      	ldr	r3, [r7, #28]
 8017de8:	2b00      	cmp	r3, #0
 8017dea:	d017      	beq.n	8017e1c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8017dec:	69fb      	ldr	r3, [r7, #28]
 8017dee:	2200      	movs	r2, #0
 8017df0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8017df4:	88fa      	ldrh	r2, [r7, #6]
 8017df6:	2300      	movs	r3, #0
 8017df8:	9303      	str	r3, [sp, #12]
 8017dfa:	69fb      	ldr	r3, [r7, #28]
 8017dfc:	9302      	str	r3, [sp, #8]
 8017dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e00:	9301      	str	r3, [sp, #4]
 8017e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017e04:	9300      	str	r3, [sp, #0]
 8017e06:	683b      	ldr	r3, [r7, #0]
 8017e08:	68b9      	ldr	r1, [r7, #8]
 8017e0a:	68f8      	ldr	r0, [r7, #12]
 8017e0c:	f000 f80e 	bl	8017e2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8017e10:	69f8      	ldr	r0, [r7, #28]
 8017e12:	f000 f893 	bl	8017f3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8017e16:	2301      	movs	r3, #1
 8017e18:	61bb      	str	r3, [r7, #24]
 8017e1a:	e002      	b.n	8017e22 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8017e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8017e20:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8017e22:	69bb      	ldr	r3, [r7, #24]
	}
 8017e24:	4618      	mov	r0, r3
 8017e26:	3720      	adds	r7, #32
 8017e28:	46bd      	mov	sp, r7
 8017e2a:	bd80      	pop	{r7, pc}

08017e2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8017e2c:	b580      	push	{r7, lr}
 8017e2e:	b088      	sub	sp, #32
 8017e30:	af00      	add	r7, sp, #0
 8017e32:	60f8      	str	r0, [r7, #12]
 8017e34:	60b9      	str	r1, [r7, #8]
 8017e36:	607a      	str	r2, [r7, #4]
 8017e38:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8017e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017e3e:	6879      	ldr	r1, [r7, #4]
 8017e40:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8017e44:	440b      	add	r3, r1
 8017e46:	009b      	lsls	r3, r3, #2
 8017e48:	4413      	add	r3, r2
 8017e4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8017e4c:	69bb      	ldr	r3, [r7, #24]
 8017e4e:	f023 0307 	bic.w	r3, r3, #7
 8017e52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8017e54:	69bb      	ldr	r3, [r7, #24]
 8017e56:	f003 0307 	and.w	r3, r3, #7
 8017e5a:	2b00      	cmp	r3, #0
 8017e5c:	d00b      	beq.n	8017e76 <prvInitialiseNewTask+0x4a>
 8017e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e62:	b672      	cpsid	i
 8017e64:	f383 8811 	msr	BASEPRI, r3
 8017e68:	f3bf 8f6f 	isb	sy
 8017e6c:	f3bf 8f4f 	dsb	sy
 8017e70:	b662      	cpsie	i
 8017e72:	617b      	str	r3, [r7, #20]
 8017e74:	e7fe      	b.n	8017e74 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8017e76:	68bb      	ldr	r3, [r7, #8]
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	d01f      	beq.n	8017ebc <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8017e7c:	2300      	movs	r3, #0
 8017e7e:	61fb      	str	r3, [r7, #28]
 8017e80:	e012      	b.n	8017ea8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8017e82:	68ba      	ldr	r2, [r7, #8]
 8017e84:	69fb      	ldr	r3, [r7, #28]
 8017e86:	4413      	add	r3, r2
 8017e88:	7819      	ldrb	r1, [r3, #0]
 8017e8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017e8c:	69fb      	ldr	r3, [r7, #28]
 8017e8e:	4413      	add	r3, r2
 8017e90:	3334      	adds	r3, #52	; 0x34
 8017e92:	460a      	mov	r2, r1
 8017e94:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8017e96:	68ba      	ldr	r2, [r7, #8]
 8017e98:	69fb      	ldr	r3, [r7, #28]
 8017e9a:	4413      	add	r3, r2
 8017e9c:	781b      	ldrb	r3, [r3, #0]
 8017e9e:	2b00      	cmp	r3, #0
 8017ea0:	d006      	beq.n	8017eb0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8017ea2:	69fb      	ldr	r3, [r7, #28]
 8017ea4:	3301      	adds	r3, #1
 8017ea6:	61fb      	str	r3, [r7, #28]
 8017ea8:	69fb      	ldr	r3, [r7, #28]
 8017eaa:	2b0f      	cmp	r3, #15
 8017eac:	d9e9      	bls.n	8017e82 <prvInitialiseNewTask+0x56>
 8017eae:	e000      	b.n	8017eb2 <prvInitialiseNewTask+0x86>
			{
				break;
 8017eb0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8017eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eb4:	2200      	movs	r2, #0
 8017eb6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8017eba:	e003      	b.n	8017ec4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8017ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ebe:	2200      	movs	r2, #0
 8017ec0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8017ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ec6:	2b06      	cmp	r3, #6
 8017ec8:	d901      	bls.n	8017ece <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8017eca:	2306      	movs	r3, #6
 8017ecc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8017ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ed0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017ed2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8017ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ed6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017ed8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8017eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017edc:	2200      	movs	r2, #0
 8017ede:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8017ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ee2:	3304      	adds	r3, #4
 8017ee4:	4618      	mov	r0, r3
 8017ee6:	f7fe fad9 	bl	801649c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8017eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eec:	3318      	adds	r3, #24
 8017eee:	4618      	mov	r0, r3
 8017ef0:	f7fe fad4 	bl	801649c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8017ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ef6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017ef8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017efa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017efc:	f1c3 0207 	rsb	r2, r3, #7
 8017f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f02:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8017f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017f08:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8017f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f0c:	2200      	movs	r2, #0
 8017f0e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8017f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f12:	2200      	movs	r2, #0
 8017f14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017f18:	683a      	ldr	r2, [r7, #0]
 8017f1a:	68f9      	ldr	r1, [r7, #12]
 8017f1c:	69b8      	ldr	r0, [r7, #24]
 8017f1e:	f7fe fb51 	bl	80165c4 <pxPortInitialiseStack>
 8017f22:	4602      	mov	r2, r0
 8017f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f26:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8017f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	d002      	beq.n	8017f34 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8017f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017f30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017f32:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017f34:	bf00      	nop
 8017f36:	3720      	adds	r7, #32
 8017f38:	46bd      	mov	sp, r7
 8017f3a:	bd80      	pop	{r7, pc}

08017f3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8017f3c:	b580      	push	{r7, lr}
 8017f3e:	b082      	sub	sp, #8
 8017f40:	af00      	add	r7, sp, #0
 8017f42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8017f44:	f7fe fc48 	bl	80167d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8017f48:	4b2a      	ldr	r3, [pc, #168]	; (8017ff4 <prvAddNewTaskToReadyList+0xb8>)
 8017f4a:	681b      	ldr	r3, [r3, #0]
 8017f4c:	3301      	adds	r3, #1
 8017f4e:	4a29      	ldr	r2, [pc, #164]	; (8017ff4 <prvAddNewTaskToReadyList+0xb8>)
 8017f50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8017f52:	4b29      	ldr	r3, [pc, #164]	; (8017ff8 <prvAddNewTaskToReadyList+0xbc>)
 8017f54:	681b      	ldr	r3, [r3, #0]
 8017f56:	2b00      	cmp	r3, #0
 8017f58:	d109      	bne.n	8017f6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8017f5a:	4a27      	ldr	r2, [pc, #156]	; (8017ff8 <prvAddNewTaskToReadyList+0xbc>)
 8017f5c:	687b      	ldr	r3, [r7, #4]
 8017f5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8017f60:	4b24      	ldr	r3, [pc, #144]	; (8017ff4 <prvAddNewTaskToReadyList+0xb8>)
 8017f62:	681b      	ldr	r3, [r3, #0]
 8017f64:	2b01      	cmp	r3, #1
 8017f66:	d110      	bne.n	8017f8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8017f68:	f000 fd2a 	bl	80189c0 <prvInitialiseTaskLists>
 8017f6c:	e00d      	b.n	8017f8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8017f6e:	4b23      	ldr	r3, [pc, #140]	; (8017ffc <prvAddNewTaskToReadyList+0xc0>)
 8017f70:	681b      	ldr	r3, [r3, #0]
 8017f72:	2b00      	cmp	r3, #0
 8017f74:	d109      	bne.n	8017f8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8017f76:	4b20      	ldr	r3, [pc, #128]	; (8017ff8 <prvAddNewTaskToReadyList+0xbc>)
 8017f78:	681b      	ldr	r3, [r3, #0]
 8017f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017f80:	429a      	cmp	r2, r3
 8017f82:	d802      	bhi.n	8017f8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8017f84:	4a1c      	ldr	r2, [pc, #112]	; (8017ff8 <prvAddNewTaskToReadyList+0xbc>)
 8017f86:	687b      	ldr	r3, [r7, #4]
 8017f88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8017f8a:	4b1d      	ldr	r3, [pc, #116]	; (8018000 <prvAddNewTaskToReadyList+0xc4>)
 8017f8c:	681b      	ldr	r3, [r3, #0]
 8017f8e:	3301      	adds	r3, #1
 8017f90:	4a1b      	ldr	r2, [pc, #108]	; (8018000 <prvAddNewTaskToReadyList+0xc4>)
 8017f92:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8017f94:	687b      	ldr	r3, [r7, #4]
 8017f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017f98:	2201      	movs	r2, #1
 8017f9a:	409a      	lsls	r2, r3
 8017f9c:	4b19      	ldr	r3, [pc, #100]	; (8018004 <prvAddNewTaskToReadyList+0xc8>)
 8017f9e:	681b      	ldr	r3, [r3, #0]
 8017fa0:	4313      	orrs	r3, r2
 8017fa2:	4a18      	ldr	r2, [pc, #96]	; (8018004 <prvAddNewTaskToReadyList+0xc8>)
 8017fa4:	6013      	str	r3, [r2, #0]
 8017fa6:	687b      	ldr	r3, [r7, #4]
 8017fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017faa:	4613      	mov	r3, r2
 8017fac:	009b      	lsls	r3, r3, #2
 8017fae:	4413      	add	r3, r2
 8017fb0:	009b      	lsls	r3, r3, #2
 8017fb2:	4a15      	ldr	r2, [pc, #84]	; (8018008 <prvAddNewTaskToReadyList+0xcc>)
 8017fb4:	441a      	add	r2, r3
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	3304      	adds	r3, #4
 8017fba:	4619      	mov	r1, r3
 8017fbc:	4610      	mov	r0, r2
 8017fbe:	f7fe fa7a 	bl	80164b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8017fc2:	f7fe fc3b 	bl	801683c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8017fc6:	4b0d      	ldr	r3, [pc, #52]	; (8017ffc <prvAddNewTaskToReadyList+0xc0>)
 8017fc8:	681b      	ldr	r3, [r3, #0]
 8017fca:	2b00      	cmp	r3, #0
 8017fcc:	d00e      	beq.n	8017fec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8017fce:	4b0a      	ldr	r3, [pc, #40]	; (8017ff8 <prvAddNewTaskToReadyList+0xbc>)
 8017fd0:	681b      	ldr	r3, [r3, #0]
 8017fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017fd8:	429a      	cmp	r2, r3
 8017fda:	d207      	bcs.n	8017fec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8017fdc:	4b0b      	ldr	r3, [pc, #44]	; (801800c <prvAddNewTaskToReadyList+0xd0>)
 8017fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017fe2:	601a      	str	r2, [r3, #0]
 8017fe4:	f3bf 8f4f 	dsb	sy
 8017fe8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017fec:	bf00      	nop
 8017fee:	3708      	adds	r7, #8
 8017ff0:	46bd      	mov	sp, r7
 8017ff2:	bd80      	pop	{r7, pc}
 8017ff4:	20016b80 	.word	0x20016b80
 8017ff8:	20016a80 	.word	0x20016a80
 8017ffc:	20016b8c 	.word	0x20016b8c
 8018000:	20016b9c 	.word	0x20016b9c
 8018004:	20016b88 	.word	0x20016b88
 8018008:	20016a84 	.word	0x20016a84
 801800c:	e000ed04 	.word	0xe000ed04

08018010 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8018010:	b580      	push	{r7, lr}
 8018012:	b084      	sub	sp, #16
 8018014:	af00      	add	r7, sp, #0
 8018016:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8018018:	2300      	movs	r3, #0
 801801a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801801c:	687b      	ldr	r3, [r7, #4]
 801801e:	2b00      	cmp	r3, #0
 8018020:	d018      	beq.n	8018054 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8018022:	4b14      	ldr	r3, [pc, #80]	; (8018074 <vTaskDelay+0x64>)
 8018024:	681b      	ldr	r3, [r3, #0]
 8018026:	2b00      	cmp	r3, #0
 8018028:	d00b      	beq.n	8018042 <vTaskDelay+0x32>
 801802a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801802e:	b672      	cpsid	i
 8018030:	f383 8811 	msr	BASEPRI, r3
 8018034:	f3bf 8f6f 	isb	sy
 8018038:	f3bf 8f4f 	dsb	sy
 801803c:	b662      	cpsie	i
 801803e:	60bb      	str	r3, [r7, #8]
 8018040:	e7fe      	b.n	8018040 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8018042:	f000 f9a1 	bl	8018388 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8018046:	2100      	movs	r1, #0
 8018048:	6878      	ldr	r0, [r7, #4]
 801804a:	f000 ff4b 	bl	8018ee4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801804e:	f000 f9a9 	bl	80183a4 <xTaskResumeAll>
 8018052:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8018054:	68fb      	ldr	r3, [r7, #12]
 8018056:	2b00      	cmp	r3, #0
 8018058:	d107      	bne.n	801806a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801805a:	4b07      	ldr	r3, [pc, #28]	; (8018078 <vTaskDelay+0x68>)
 801805c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018060:	601a      	str	r2, [r3, #0]
 8018062:	f3bf 8f4f 	dsb	sy
 8018066:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801806a:	bf00      	nop
 801806c:	3710      	adds	r7, #16
 801806e:	46bd      	mov	sp, r7
 8018070:	bd80      	pop	{r7, pc}
 8018072:	bf00      	nop
 8018074:	20016ba8 	.word	0x20016ba8
 8018078:	e000ed04 	.word	0xe000ed04

0801807c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 801807c:	b580      	push	{r7, lr}
 801807e:	b084      	sub	sp, #16
 8018080:	af00      	add	r7, sp, #0
 8018082:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8018084:	f7fe fba8 	bl	80167d8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8018088:	687b      	ldr	r3, [r7, #4]
 801808a:	2b00      	cmp	r3, #0
 801808c:	d102      	bne.n	8018094 <vTaskSuspend+0x18>
 801808e:	4b3d      	ldr	r3, [pc, #244]	; (8018184 <vTaskSuspend+0x108>)
 8018090:	681b      	ldr	r3, [r3, #0]
 8018092:	e000      	b.n	8018096 <vTaskSuspend+0x1a>
 8018094:	687b      	ldr	r3, [r7, #4]
 8018096:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018098:	68fb      	ldr	r3, [r7, #12]
 801809a:	3304      	adds	r3, #4
 801809c:	4618      	mov	r0, r3
 801809e:	f7fe fa67 	bl	8016570 <uxListRemove>
 80180a2:	4603      	mov	r3, r0
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	d115      	bne.n	80180d4 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80180a8:	68fb      	ldr	r3, [r7, #12]
 80180aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80180ac:	4936      	ldr	r1, [pc, #216]	; (8018188 <vTaskSuspend+0x10c>)
 80180ae:	4613      	mov	r3, r2
 80180b0:	009b      	lsls	r3, r3, #2
 80180b2:	4413      	add	r3, r2
 80180b4:	009b      	lsls	r3, r3, #2
 80180b6:	440b      	add	r3, r1
 80180b8:	681b      	ldr	r3, [r3, #0]
 80180ba:	2b00      	cmp	r3, #0
 80180bc:	d10a      	bne.n	80180d4 <vTaskSuspend+0x58>
 80180be:	68fb      	ldr	r3, [r7, #12]
 80180c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80180c2:	2201      	movs	r2, #1
 80180c4:	fa02 f303 	lsl.w	r3, r2, r3
 80180c8:	43da      	mvns	r2, r3
 80180ca:	4b30      	ldr	r3, [pc, #192]	; (801818c <vTaskSuspend+0x110>)
 80180cc:	681b      	ldr	r3, [r3, #0]
 80180ce:	4013      	ands	r3, r2
 80180d0:	4a2e      	ldr	r2, [pc, #184]	; (801818c <vTaskSuspend+0x110>)
 80180d2:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80180d4:	68fb      	ldr	r3, [r7, #12]
 80180d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80180d8:	2b00      	cmp	r3, #0
 80180da:	d004      	beq.n	80180e6 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80180dc:	68fb      	ldr	r3, [r7, #12]
 80180de:	3318      	adds	r3, #24
 80180e0:	4618      	mov	r0, r3
 80180e2:	f7fe fa45 	bl	8016570 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80180e6:	68fb      	ldr	r3, [r7, #12]
 80180e8:	3304      	adds	r3, #4
 80180ea:	4619      	mov	r1, r3
 80180ec:	4828      	ldr	r0, [pc, #160]	; (8018190 <vTaskSuspend+0x114>)
 80180ee:	f7fe f9e2 	bl	80164b6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80180f2:	68fb      	ldr	r3, [r7, #12]
 80180f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80180f8:	b2db      	uxtb	r3, r3
 80180fa:	2b01      	cmp	r3, #1
 80180fc:	d103      	bne.n	8018106 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80180fe:	68fb      	ldr	r3, [r7, #12]
 8018100:	2200      	movs	r2, #0
 8018102:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8018106:	f7fe fb99 	bl	801683c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 801810a:	4b22      	ldr	r3, [pc, #136]	; (8018194 <vTaskSuspend+0x118>)
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	2b00      	cmp	r3, #0
 8018110:	d005      	beq.n	801811e <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8018112:	f7fe fb61 	bl	80167d8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8018116:	f000 fcef 	bl	8018af8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 801811a:	f7fe fb8f 	bl	801683c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 801811e:	4b19      	ldr	r3, [pc, #100]	; (8018184 <vTaskSuspend+0x108>)
 8018120:	681b      	ldr	r3, [r3, #0]
 8018122:	68fa      	ldr	r2, [r7, #12]
 8018124:	429a      	cmp	r2, r3
 8018126:	d128      	bne.n	801817a <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8018128:	4b1a      	ldr	r3, [pc, #104]	; (8018194 <vTaskSuspend+0x118>)
 801812a:	681b      	ldr	r3, [r3, #0]
 801812c:	2b00      	cmp	r3, #0
 801812e:	d018      	beq.n	8018162 <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8018130:	4b19      	ldr	r3, [pc, #100]	; (8018198 <vTaskSuspend+0x11c>)
 8018132:	681b      	ldr	r3, [r3, #0]
 8018134:	2b00      	cmp	r3, #0
 8018136:	d00b      	beq.n	8018150 <vTaskSuspend+0xd4>
 8018138:	f04f 0350 	mov.w	r3, #80	; 0x50
 801813c:	b672      	cpsid	i
 801813e:	f383 8811 	msr	BASEPRI, r3
 8018142:	f3bf 8f6f 	isb	sy
 8018146:	f3bf 8f4f 	dsb	sy
 801814a:	b662      	cpsie	i
 801814c:	60bb      	str	r3, [r7, #8]
 801814e:	e7fe      	b.n	801814e <vTaskSuspend+0xd2>
				portYIELD_WITHIN_API();
 8018150:	4b12      	ldr	r3, [pc, #72]	; (801819c <vTaskSuspend+0x120>)
 8018152:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018156:	601a      	str	r2, [r3, #0]
 8018158:	f3bf 8f4f 	dsb	sy
 801815c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8018160:	e00b      	b.n	801817a <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8018162:	4b0b      	ldr	r3, [pc, #44]	; (8018190 <vTaskSuspend+0x114>)
 8018164:	681a      	ldr	r2, [r3, #0]
 8018166:	4b0e      	ldr	r3, [pc, #56]	; (80181a0 <vTaskSuspend+0x124>)
 8018168:	681b      	ldr	r3, [r3, #0]
 801816a:	429a      	cmp	r2, r3
 801816c:	d103      	bne.n	8018176 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 801816e:	4b05      	ldr	r3, [pc, #20]	; (8018184 <vTaskSuspend+0x108>)
 8018170:	2200      	movs	r2, #0
 8018172:	601a      	str	r2, [r3, #0]
	}
 8018174:	e001      	b.n	801817a <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8018176:	f000 fa8f 	bl	8018698 <vTaskSwitchContext>
	}
 801817a:	bf00      	nop
 801817c:	3710      	adds	r7, #16
 801817e:	46bd      	mov	sp, r7
 8018180:	bd80      	pop	{r7, pc}
 8018182:	bf00      	nop
 8018184:	20016a80 	.word	0x20016a80
 8018188:	20016a84 	.word	0x20016a84
 801818c:	20016b88 	.word	0x20016b88
 8018190:	20016b6c 	.word	0x20016b6c
 8018194:	20016b8c 	.word	0x20016b8c
 8018198:	20016ba8 	.word	0x20016ba8
 801819c:	e000ed04 	.word	0xe000ed04
 80181a0:	20016b80 	.word	0x20016b80

080181a4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80181a4:	b480      	push	{r7}
 80181a6:	b087      	sub	sp, #28
 80181a8:	af00      	add	r7, sp, #0
 80181aa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80181ac:	2300      	movs	r3, #0
 80181ae:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 80181b0:	687b      	ldr	r3, [r7, #4]
 80181b2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80181b4:	687b      	ldr	r3, [r7, #4]
 80181b6:	2b00      	cmp	r3, #0
 80181b8:	d10b      	bne.n	80181d2 <prvTaskIsTaskSuspended+0x2e>
 80181ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80181be:	b672      	cpsid	i
 80181c0:	f383 8811 	msr	BASEPRI, r3
 80181c4:	f3bf 8f6f 	isb	sy
 80181c8:	f3bf 8f4f 	dsb	sy
 80181cc:	b662      	cpsie	i
 80181ce:	60fb      	str	r3, [r7, #12]
 80181d0:	e7fe      	b.n	80181d0 <prvTaskIsTaskSuspended+0x2c>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80181d2:	693b      	ldr	r3, [r7, #16]
 80181d4:	695b      	ldr	r3, [r3, #20]
 80181d6:	4a0a      	ldr	r2, [pc, #40]	; (8018200 <prvTaskIsTaskSuspended+0x5c>)
 80181d8:	4293      	cmp	r3, r2
 80181da:	d10a      	bne.n	80181f2 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80181dc:	693b      	ldr	r3, [r7, #16]
 80181de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80181e0:	4a08      	ldr	r2, [pc, #32]	; (8018204 <prvTaskIsTaskSuspended+0x60>)
 80181e2:	4293      	cmp	r3, r2
 80181e4:	d005      	beq.n	80181f2 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80181e6:	693b      	ldr	r3, [r7, #16]
 80181e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	d101      	bne.n	80181f2 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 80181ee:	2301      	movs	r3, #1
 80181f0:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80181f2:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80181f4:	4618      	mov	r0, r3
 80181f6:	371c      	adds	r7, #28
 80181f8:	46bd      	mov	sp, r7
 80181fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181fe:	4770      	bx	lr
 8018200:	20016b6c 	.word	0x20016b6c
 8018204:	20016b40 	.word	0x20016b40

08018208 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8018208:	b580      	push	{r7, lr}
 801820a:	b084      	sub	sp, #16
 801820c:	af00      	add	r7, sp, #0
 801820e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	2b00      	cmp	r3, #0
 8018218:	d10b      	bne.n	8018232 <vTaskResume+0x2a>
 801821a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801821e:	b672      	cpsid	i
 8018220:	f383 8811 	msr	BASEPRI, r3
 8018224:	f3bf 8f6f 	isb	sy
 8018228:	f3bf 8f4f 	dsb	sy
 801822c:	b662      	cpsie	i
 801822e:	60bb      	str	r3, [r7, #8]
 8018230:	e7fe      	b.n	8018230 <vTaskResume+0x28>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8018232:	4b20      	ldr	r3, [pc, #128]	; (80182b4 <vTaskResume+0xac>)
 8018234:	681b      	ldr	r3, [r3, #0]
 8018236:	68fa      	ldr	r2, [r7, #12]
 8018238:	429a      	cmp	r2, r3
 801823a:	d037      	beq.n	80182ac <vTaskResume+0xa4>
 801823c:	68fb      	ldr	r3, [r7, #12]
 801823e:	2b00      	cmp	r3, #0
 8018240:	d034      	beq.n	80182ac <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8018242:	f7fe fac9 	bl	80167d8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8018246:	68f8      	ldr	r0, [r7, #12]
 8018248:	f7ff ffac 	bl	80181a4 <prvTaskIsTaskSuspended>
 801824c:	4603      	mov	r3, r0
 801824e:	2b00      	cmp	r3, #0
 8018250:	d02a      	beq.n	80182a8 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8018252:	68fb      	ldr	r3, [r7, #12]
 8018254:	3304      	adds	r3, #4
 8018256:	4618      	mov	r0, r3
 8018258:	f7fe f98a 	bl	8016570 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801825c:	68fb      	ldr	r3, [r7, #12]
 801825e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018260:	2201      	movs	r2, #1
 8018262:	409a      	lsls	r2, r3
 8018264:	4b14      	ldr	r3, [pc, #80]	; (80182b8 <vTaskResume+0xb0>)
 8018266:	681b      	ldr	r3, [r3, #0]
 8018268:	4313      	orrs	r3, r2
 801826a:	4a13      	ldr	r2, [pc, #76]	; (80182b8 <vTaskResume+0xb0>)
 801826c:	6013      	str	r3, [r2, #0]
 801826e:	68fb      	ldr	r3, [r7, #12]
 8018270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018272:	4613      	mov	r3, r2
 8018274:	009b      	lsls	r3, r3, #2
 8018276:	4413      	add	r3, r2
 8018278:	009b      	lsls	r3, r3, #2
 801827a:	4a10      	ldr	r2, [pc, #64]	; (80182bc <vTaskResume+0xb4>)
 801827c:	441a      	add	r2, r3
 801827e:	68fb      	ldr	r3, [r7, #12]
 8018280:	3304      	adds	r3, #4
 8018282:	4619      	mov	r1, r3
 8018284:	4610      	mov	r0, r2
 8018286:	f7fe f916 	bl	80164b6 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801828a:	68fb      	ldr	r3, [r7, #12]
 801828c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801828e:	4b09      	ldr	r3, [pc, #36]	; (80182b4 <vTaskResume+0xac>)
 8018290:	681b      	ldr	r3, [r3, #0]
 8018292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018294:	429a      	cmp	r2, r3
 8018296:	d307      	bcc.n	80182a8 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8018298:	4b09      	ldr	r3, [pc, #36]	; (80182c0 <vTaskResume+0xb8>)
 801829a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801829e:	601a      	str	r2, [r3, #0]
 80182a0:	f3bf 8f4f 	dsb	sy
 80182a4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80182a8:	f7fe fac8 	bl	801683c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80182ac:	bf00      	nop
 80182ae:	3710      	adds	r7, #16
 80182b0:	46bd      	mov	sp, r7
 80182b2:	bd80      	pop	{r7, pc}
 80182b4:	20016a80 	.word	0x20016a80
 80182b8:	20016b88 	.word	0x20016b88
 80182bc:	20016a84 	.word	0x20016a84
 80182c0:	e000ed04 	.word	0xe000ed04

080182c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80182c4:	b580      	push	{r7, lr}
 80182c6:	b08a      	sub	sp, #40	; 0x28
 80182c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80182ca:	2300      	movs	r3, #0
 80182cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80182ce:	2300      	movs	r3, #0
 80182d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80182d2:	463a      	mov	r2, r7
 80182d4:	1d39      	adds	r1, r7, #4
 80182d6:	f107 0308 	add.w	r3, r7, #8
 80182da:	4618      	mov	r0, r3
 80182dc:	f010 ff76 	bl	80291cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80182e0:	6839      	ldr	r1, [r7, #0]
 80182e2:	687b      	ldr	r3, [r7, #4]
 80182e4:	68ba      	ldr	r2, [r7, #8]
 80182e6:	9202      	str	r2, [sp, #8]
 80182e8:	9301      	str	r3, [sp, #4]
 80182ea:	2300      	movs	r3, #0
 80182ec:	9300      	str	r3, [sp, #0]
 80182ee:	2300      	movs	r3, #0
 80182f0:	460a      	mov	r2, r1
 80182f2:	491f      	ldr	r1, [pc, #124]	; (8018370 <vTaskStartScheduler+0xac>)
 80182f4:	481f      	ldr	r0, [pc, #124]	; (8018374 <vTaskStartScheduler+0xb0>)
 80182f6:	f7ff fcf4 	bl	8017ce2 <xTaskCreateStatic>
 80182fa:	4602      	mov	r2, r0
 80182fc:	4b1e      	ldr	r3, [pc, #120]	; (8018378 <vTaskStartScheduler+0xb4>)
 80182fe:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8018300:	4b1d      	ldr	r3, [pc, #116]	; (8018378 <vTaskStartScheduler+0xb4>)
 8018302:	681b      	ldr	r3, [r3, #0]
 8018304:	2b00      	cmp	r3, #0
 8018306:	d002      	beq.n	801830e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8018308:	2301      	movs	r3, #1
 801830a:	617b      	str	r3, [r7, #20]
 801830c:	e001      	b.n	8018312 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801830e:	2300      	movs	r3, #0
 8018310:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8018312:	697b      	ldr	r3, [r7, #20]
 8018314:	2b01      	cmp	r3, #1
 8018316:	d117      	bne.n	8018348 <vTaskStartScheduler+0x84>
 8018318:	f04f 0350 	mov.w	r3, #80	; 0x50
 801831c:	b672      	cpsid	i
 801831e:	f383 8811 	msr	BASEPRI, r3
 8018322:	f3bf 8f6f 	isb	sy
 8018326:	f3bf 8f4f 	dsb	sy
 801832a:	b662      	cpsie	i
 801832c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801832e:	4b13      	ldr	r3, [pc, #76]	; (801837c <vTaskStartScheduler+0xb8>)
 8018330:	f04f 32ff 	mov.w	r2, #4294967295
 8018334:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8018336:	4b12      	ldr	r3, [pc, #72]	; (8018380 <vTaskStartScheduler+0xbc>)
 8018338:	2201      	movs	r2, #1
 801833a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801833c:	4b11      	ldr	r3, [pc, #68]	; (8018384 <vTaskStartScheduler+0xc0>)
 801833e:	2200      	movs	r2, #0
 8018340:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8018342:	f7fe f9cd 	bl	80166e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8018346:	e00f      	b.n	8018368 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8018348:	697b      	ldr	r3, [r7, #20]
 801834a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801834e:	d10b      	bne.n	8018368 <vTaskStartScheduler+0xa4>
 8018350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018354:	b672      	cpsid	i
 8018356:	f383 8811 	msr	BASEPRI, r3
 801835a:	f3bf 8f6f 	isb	sy
 801835e:	f3bf 8f4f 	dsb	sy
 8018362:	b662      	cpsie	i
 8018364:	60fb      	str	r3, [r7, #12]
 8018366:	e7fe      	b.n	8018366 <vTaskStartScheduler+0xa2>
}
 8018368:	bf00      	nop
 801836a:	3718      	adds	r7, #24
 801836c:	46bd      	mov	sp, r7
 801836e:	bd80      	pop	{r7, pc}
 8018370:	0802df18 	.word	0x0802df18
 8018374:	08018991 	.word	0x08018991
 8018378:	20016ba4 	.word	0x20016ba4
 801837c:	20016ba0 	.word	0x20016ba0
 8018380:	20016b8c 	.word	0x20016b8c
 8018384:	20016b84 	.word	0x20016b84

08018388 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8018388:	b480      	push	{r7}
 801838a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 801838c:	4b04      	ldr	r3, [pc, #16]	; (80183a0 <vTaskSuspendAll+0x18>)
 801838e:	681b      	ldr	r3, [r3, #0]
 8018390:	3301      	adds	r3, #1
 8018392:	4a03      	ldr	r2, [pc, #12]	; (80183a0 <vTaskSuspendAll+0x18>)
 8018394:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8018396:	bf00      	nop
 8018398:	46bd      	mov	sp, r7
 801839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801839e:	4770      	bx	lr
 80183a0:	20016ba8 	.word	0x20016ba8

080183a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80183a4:	b580      	push	{r7, lr}
 80183a6:	b084      	sub	sp, #16
 80183a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80183aa:	2300      	movs	r3, #0
 80183ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80183ae:	2300      	movs	r3, #0
 80183b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80183b2:	4b42      	ldr	r3, [pc, #264]	; (80184bc <xTaskResumeAll+0x118>)
 80183b4:	681b      	ldr	r3, [r3, #0]
 80183b6:	2b00      	cmp	r3, #0
 80183b8:	d10b      	bne.n	80183d2 <xTaskResumeAll+0x2e>
 80183ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80183be:	b672      	cpsid	i
 80183c0:	f383 8811 	msr	BASEPRI, r3
 80183c4:	f3bf 8f6f 	isb	sy
 80183c8:	f3bf 8f4f 	dsb	sy
 80183cc:	b662      	cpsie	i
 80183ce:	603b      	str	r3, [r7, #0]
 80183d0:	e7fe      	b.n	80183d0 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80183d2:	f7fe fa01 	bl	80167d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80183d6:	4b39      	ldr	r3, [pc, #228]	; (80184bc <xTaskResumeAll+0x118>)
 80183d8:	681b      	ldr	r3, [r3, #0]
 80183da:	3b01      	subs	r3, #1
 80183dc:	4a37      	ldr	r2, [pc, #220]	; (80184bc <xTaskResumeAll+0x118>)
 80183de:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80183e0:	4b36      	ldr	r3, [pc, #216]	; (80184bc <xTaskResumeAll+0x118>)
 80183e2:	681b      	ldr	r3, [r3, #0]
 80183e4:	2b00      	cmp	r3, #0
 80183e6:	d161      	bne.n	80184ac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80183e8:	4b35      	ldr	r3, [pc, #212]	; (80184c0 <xTaskResumeAll+0x11c>)
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	2b00      	cmp	r3, #0
 80183ee:	d05d      	beq.n	80184ac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80183f0:	e02e      	b.n	8018450 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80183f2:	4b34      	ldr	r3, [pc, #208]	; (80184c4 <xTaskResumeAll+0x120>)
 80183f4:	68db      	ldr	r3, [r3, #12]
 80183f6:	68db      	ldr	r3, [r3, #12]
 80183f8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80183fa:	68fb      	ldr	r3, [r7, #12]
 80183fc:	3318      	adds	r3, #24
 80183fe:	4618      	mov	r0, r3
 8018400:	f7fe f8b6 	bl	8016570 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018404:	68fb      	ldr	r3, [r7, #12]
 8018406:	3304      	adds	r3, #4
 8018408:	4618      	mov	r0, r3
 801840a:	f7fe f8b1 	bl	8016570 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801840e:	68fb      	ldr	r3, [r7, #12]
 8018410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018412:	2201      	movs	r2, #1
 8018414:	409a      	lsls	r2, r3
 8018416:	4b2c      	ldr	r3, [pc, #176]	; (80184c8 <xTaskResumeAll+0x124>)
 8018418:	681b      	ldr	r3, [r3, #0]
 801841a:	4313      	orrs	r3, r2
 801841c:	4a2a      	ldr	r2, [pc, #168]	; (80184c8 <xTaskResumeAll+0x124>)
 801841e:	6013      	str	r3, [r2, #0]
 8018420:	68fb      	ldr	r3, [r7, #12]
 8018422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018424:	4613      	mov	r3, r2
 8018426:	009b      	lsls	r3, r3, #2
 8018428:	4413      	add	r3, r2
 801842a:	009b      	lsls	r3, r3, #2
 801842c:	4a27      	ldr	r2, [pc, #156]	; (80184cc <xTaskResumeAll+0x128>)
 801842e:	441a      	add	r2, r3
 8018430:	68fb      	ldr	r3, [r7, #12]
 8018432:	3304      	adds	r3, #4
 8018434:	4619      	mov	r1, r3
 8018436:	4610      	mov	r0, r2
 8018438:	f7fe f83d 	bl	80164b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801843c:	68fb      	ldr	r3, [r7, #12]
 801843e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018440:	4b23      	ldr	r3, [pc, #140]	; (80184d0 <xTaskResumeAll+0x12c>)
 8018442:	681b      	ldr	r3, [r3, #0]
 8018444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018446:	429a      	cmp	r2, r3
 8018448:	d302      	bcc.n	8018450 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801844a:	4b22      	ldr	r3, [pc, #136]	; (80184d4 <xTaskResumeAll+0x130>)
 801844c:	2201      	movs	r2, #1
 801844e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8018450:	4b1c      	ldr	r3, [pc, #112]	; (80184c4 <xTaskResumeAll+0x120>)
 8018452:	681b      	ldr	r3, [r3, #0]
 8018454:	2b00      	cmp	r3, #0
 8018456:	d1cc      	bne.n	80183f2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8018458:	68fb      	ldr	r3, [r7, #12]
 801845a:	2b00      	cmp	r3, #0
 801845c:	d001      	beq.n	8018462 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801845e:	f000 fb4b 	bl	8018af8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8018462:	4b1d      	ldr	r3, [pc, #116]	; (80184d8 <xTaskResumeAll+0x134>)
 8018464:	681b      	ldr	r3, [r3, #0]
 8018466:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	2b00      	cmp	r3, #0
 801846c:	d010      	beq.n	8018490 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801846e:	f000 f859 	bl	8018524 <xTaskIncrementTick>
 8018472:	4603      	mov	r3, r0
 8018474:	2b00      	cmp	r3, #0
 8018476:	d002      	beq.n	801847e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8018478:	4b16      	ldr	r3, [pc, #88]	; (80184d4 <xTaskResumeAll+0x130>)
 801847a:	2201      	movs	r2, #1
 801847c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801847e:	687b      	ldr	r3, [r7, #4]
 8018480:	3b01      	subs	r3, #1
 8018482:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8018484:	687b      	ldr	r3, [r7, #4]
 8018486:	2b00      	cmp	r3, #0
 8018488:	d1f1      	bne.n	801846e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 801848a:	4b13      	ldr	r3, [pc, #76]	; (80184d8 <xTaskResumeAll+0x134>)
 801848c:	2200      	movs	r2, #0
 801848e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8018490:	4b10      	ldr	r3, [pc, #64]	; (80184d4 <xTaskResumeAll+0x130>)
 8018492:	681b      	ldr	r3, [r3, #0]
 8018494:	2b00      	cmp	r3, #0
 8018496:	d009      	beq.n	80184ac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8018498:	2301      	movs	r3, #1
 801849a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801849c:	4b0f      	ldr	r3, [pc, #60]	; (80184dc <xTaskResumeAll+0x138>)
 801849e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80184a2:	601a      	str	r2, [r3, #0]
 80184a4:	f3bf 8f4f 	dsb	sy
 80184a8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80184ac:	f7fe f9c6 	bl	801683c <vPortExitCritical>

	return xAlreadyYielded;
 80184b0:	68bb      	ldr	r3, [r7, #8]
}
 80184b2:	4618      	mov	r0, r3
 80184b4:	3710      	adds	r7, #16
 80184b6:	46bd      	mov	sp, r7
 80184b8:	bd80      	pop	{r7, pc}
 80184ba:	bf00      	nop
 80184bc:	20016ba8 	.word	0x20016ba8
 80184c0:	20016b80 	.word	0x20016b80
 80184c4:	20016b40 	.word	0x20016b40
 80184c8:	20016b88 	.word	0x20016b88
 80184cc:	20016a84 	.word	0x20016a84
 80184d0:	20016a80 	.word	0x20016a80
 80184d4:	20016b94 	.word	0x20016b94
 80184d8:	20016b90 	.word	0x20016b90
 80184dc:	e000ed04 	.word	0xe000ed04

080184e0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80184e0:	b480      	push	{r7}
 80184e2:	b083      	sub	sp, #12
 80184e4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80184e6:	4b05      	ldr	r3, [pc, #20]	; (80184fc <xTaskGetTickCount+0x1c>)
 80184e8:	681b      	ldr	r3, [r3, #0]
 80184ea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80184ec:	687b      	ldr	r3, [r7, #4]
}
 80184ee:	4618      	mov	r0, r3
 80184f0:	370c      	adds	r7, #12
 80184f2:	46bd      	mov	sp, r7
 80184f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184f8:	4770      	bx	lr
 80184fa:	bf00      	nop
 80184fc:	20016b84 	.word	0x20016b84

08018500 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8018500:	b580      	push	{r7, lr}
 8018502:	b082      	sub	sp, #8
 8018504:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8018506:	f7fe fa47 	bl	8016998 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801850a:	2300      	movs	r3, #0
 801850c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801850e:	4b04      	ldr	r3, [pc, #16]	; (8018520 <xTaskGetTickCountFromISR+0x20>)
 8018510:	681b      	ldr	r3, [r3, #0]
 8018512:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8018514:	683b      	ldr	r3, [r7, #0]
}
 8018516:	4618      	mov	r0, r3
 8018518:	3708      	adds	r7, #8
 801851a:	46bd      	mov	sp, r7
 801851c:	bd80      	pop	{r7, pc}
 801851e:	bf00      	nop
 8018520:	20016b84 	.word	0x20016b84

08018524 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8018524:	b580      	push	{r7, lr}
 8018526:	b086      	sub	sp, #24
 8018528:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801852a:	2300      	movs	r3, #0
 801852c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801852e:	4b4f      	ldr	r3, [pc, #316]	; (801866c <xTaskIncrementTick+0x148>)
 8018530:	681b      	ldr	r3, [r3, #0]
 8018532:	2b00      	cmp	r3, #0
 8018534:	f040 8089 	bne.w	801864a <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8018538:	4b4d      	ldr	r3, [pc, #308]	; (8018670 <xTaskIncrementTick+0x14c>)
 801853a:	681b      	ldr	r3, [r3, #0]
 801853c:	3301      	adds	r3, #1
 801853e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8018540:	4a4b      	ldr	r2, [pc, #300]	; (8018670 <xTaskIncrementTick+0x14c>)
 8018542:	693b      	ldr	r3, [r7, #16]
 8018544:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8018546:	693b      	ldr	r3, [r7, #16]
 8018548:	2b00      	cmp	r3, #0
 801854a:	d121      	bne.n	8018590 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801854c:	4b49      	ldr	r3, [pc, #292]	; (8018674 <xTaskIncrementTick+0x150>)
 801854e:	681b      	ldr	r3, [r3, #0]
 8018550:	681b      	ldr	r3, [r3, #0]
 8018552:	2b00      	cmp	r3, #0
 8018554:	d00b      	beq.n	801856e <xTaskIncrementTick+0x4a>
 8018556:	f04f 0350 	mov.w	r3, #80	; 0x50
 801855a:	b672      	cpsid	i
 801855c:	f383 8811 	msr	BASEPRI, r3
 8018560:	f3bf 8f6f 	isb	sy
 8018564:	f3bf 8f4f 	dsb	sy
 8018568:	b662      	cpsie	i
 801856a:	603b      	str	r3, [r7, #0]
 801856c:	e7fe      	b.n	801856c <xTaskIncrementTick+0x48>
 801856e:	4b41      	ldr	r3, [pc, #260]	; (8018674 <xTaskIncrementTick+0x150>)
 8018570:	681b      	ldr	r3, [r3, #0]
 8018572:	60fb      	str	r3, [r7, #12]
 8018574:	4b40      	ldr	r3, [pc, #256]	; (8018678 <xTaskIncrementTick+0x154>)
 8018576:	681b      	ldr	r3, [r3, #0]
 8018578:	4a3e      	ldr	r2, [pc, #248]	; (8018674 <xTaskIncrementTick+0x150>)
 801857a:	6013      	str	r3, [r2, #0]
 801857c:	4a3e      	ldr	r2, [pc, #248]	; (8018678 <xTaskIncrementTick+0x154>)
 801857e:	68fb      	ldr	r3, [r7, #12]
 8018580:	6013      	str	r3, [r2, #0]
 8018582:	4b3e      	ldr	r3, [pc, #248]	; (801867c <xTaskIncrementTick+0x158>)
 8018584:	681b      	ldr	r3, [r3, #0]
 8018586:	3301      	adds	r3, #1
 8018588:	4a3c      	ldr	r2, [pc, #240]	; (801867c <xTaskIncrementTick+0x158>)
 801858a:	6013      	str	r3, [r2, #0]
 801858c:	f000 fab4 	bl	8018af8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8018590:	4b3b      	ldr	r3, [pc, #236]	; (8018680 <xTaskIncrementTick+0x15c>)
 8018592:	681b      	ldr	r3, [r3, #0]
 8018594:	693a      	ldr	r2, [r7, #16]
 8018596:	429a      	cmp	r2, r3
 8018598:	d348      	bcc.n	801862c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801859a:	4b36      	ldr	r3, [pc, #216]	; (8018674 <xTaskIncrementTick+0x150>)
 801859c:	681b      	ldr	r3, [r3, #0]
 801859e:	681b      	ldr	r3, [r3, #0]
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	d104      	bne.n	80185ae <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80185a4:	4b36      	ldr	r3, [pc, #216]	; (8018680 <xTaskIncrementTick+0x15c>)
 80185a6:	f04f 32ff 	mov.w	r2, #4294967295
 80185aa:	601a      	str	r2, [r3, #0]
					break;
 80185ac:	e03e      	b.n	801862c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80185ae:	4b31      	ldr	r3, [pc, #196]	; (8018674 <xTaskIncrementTick+0x150>)
 80185b0:	681b      	ldr	r3, [r3, #0]
 80185b2:	68db      	ldr	r3, [r3, #12]
 80185b4:	68db      	ldr	r3, [r3, #12]
 80185b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80185b8:	68bb      	ldr	r3, [r7, #8]
 80185ba:	685b      	ldr	r3, [r3, #4]
 80185bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80185be:	693a      	ldr	r2, [r7, #16]
 80185c0:	687b      	ldr	r3, [r7, #4]
 80185c2:	429a      	cmp	r2, r3
 80185c4:	d203      	bcs.n	80185ce <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80185c6:	4a2e      	ldr	r2, [pc, #184]	; (8018680 <xTaskIncrementTick+0x15c>)
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80185cc:	e02e      	b.n	801862c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80185ce:	68bb      	ldr	r3, [r7, #8]
 80185d0:	3304      	adds	r3, #4
 80185d2:	4618      	mov	r0, r3
 80185d4:	f7fd ffcc 	bl	8016570 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80185d8:	68bb      	ldr	r3, [r7, #8]
 80185da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80185dc:	2b00      	cmp	r3, #0
 80185de:	d004      	beq.n	80185ea <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80185e0:	68bb      	ldr	r3, [r7, #8]
 80185e2:	3318      	adds	r3, #24
 80185e4:	4618      	mov	r0, r3
 80185e6:	f7fd ffc3 	bl	8016570 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80185ea:	68bb      	ldr	r3, [r7, #8]
 80185ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80185ee:	2201      	movs	r2, #1
 80185f0:	409a      	lsls	r2, r3
 80185f2:	4b24      	ldr	r3, [pc, #144]	; (8018684 <xTaskIncrementTick+0x160>)
 80185f4:	681b      	ldr	r3, [r3, #0]
 80185f6:	4313      	orrs	r3, r2
 80185f8:	4a22      	ldr	r2, [pc, #136]	; (8018684 <xTaskIncrementTick+0x160>)
 80185fa:	6013      	str	r3, [r2, #0]
 80185fc:	68bb      	ldr	r3, [r7, #8]
 80185fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018600:	4613      	mov	r3, r2
 8018602:	009b      	lsls	r3, r3, #2
 8018604:	4413      	add	r3, r2
 8018606:	009b      	lsls	r3, r3, #2
 8018608:	4a1f      	ldr	r2, [pc, #124]	; (8018688 <xTaskIncrementTick+0x164>)
 801860a:	441a      	add	r2, r3
 801860c:	68bb      	ldr	r3, [r7, #8]
 801860e:	3304      	adds	r3, #4
 8018610:	4619      	mov	r1, r3
 8018612:	4610      	mov	r0, r2
 8018614:	f7fd ff4f 	bl	80164b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8018618:	68bb      	ldr	r3, [r7, #8]
 801861a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801861c:	4b1b      	ldr	r3, [pc, #108]	; (801868c <xTaskIncrementTick+0x168>)
 801861e:	681b      	ldr	r3, [r3, #0]
 8018620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018622:	429a      	cmp	r2, r3
 8018624:	d3b9      	bcc.n	801859a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8018626:	2301      	movs	r3, #1
 8018628:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801862a:	e7b6      	b.n	801859a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801862c:	4b17      	ldr	r3, [pc, #92]	; (801868c <xTaskIncrementTick+0x168>)
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018632:	4915      	ldr	r1, [pc, #84]	; (8018688 <xTaskIncrementTick+0x164>)
 8018634:	4613      	mov	r3, r2
 8018636:	009b      	lsls	r3, r3, #2
 8018638:	4413      	add	r3, r2
 801863a:	009b      	lsls	r3, r3, #2
 801863c:	440b      	add	r3, r1
 801863e:	681b      	ldr	r3, [r3, #0]
 8018640:	2b01      	cmp	r3, #1
 8018642:	d907      	bls.n	8018654 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8018644:	2301      	movs	r3, #1
 8018646:	617b      	str	r3, [r7, #20]
 8018648:	e004      	b.n	8018654 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801864a:	4b11      	ldr	r3, [pc, #68]	; (8018690 <xTaskIncrementTick+0x16c>)
 801864c:	681b      	ldr	r3, [r3, #0]
 801864e:	3301      	adds	r3, #1
 8018650:	4a0f      	ldr	r2, [pc, #60]	; (8018690 <xTaskIncrementTick+0x16c>)
 8018652:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8018654:	4b0f      	ldr	r3, [pc, #60]	; (8018694 <xTaskIncrementTick+0x170>)
 8018656:	681b      	ldr	r3, [r3, #0]
 8018658:	2b00      	cmp	r3, #0
 801865a:	d001      	beq.n	8018660 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 801865c:	2301      	movs	r3, #1
 801865e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8018660:	697b      	ldr	r3, [r7, #20]
}
 8018662:	4618      	mov	r0, r3
 8018664:	3718      	adds	r7, #24
 8018666:	46bd      	mov	sp, r7
 8018668:	bd80      	pop	{r7, pc}
 801866a:	bf00      	nop
 801866c:	20016ba8 	.word	0x20016ba8
 8018670:	20016b84 	.word	0x20016b84
 8018674:	20016b38 	.word	0x20016b38
 8018678:	20016b3c 	.word	0x20016b3c
 801867c:	20016b98 	.word	0x20016b98
 8018680:	20016ba0 	.word	0x20016ba0
 8018684:	20016b88 	.word	0x20016b88
 8018688:	20016a84 	.word	0x20016a84
 801868c:	20016a80 	.word	0x20016a80
 8018690:	20016b90 	.word	0x20016b90
 8018694:	20016b94 	.word	0x20016b94

08018698 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8018698:	b580      	push	{r7, lr}
 801869a:	b086      	sub	sp, #24
 801869c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801869e:	4b2f      	ldr	r3, [pc, #188]	; (801875c <vTaskSwitchContext+0xc4>)
 80186a0:	681b      	ldr	r3, [r3, #0]
 80186a2:	2b00      	cmp	r3, #0
 80186a4:	d003      	beq.n	80186ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80186a6:	4b2e      	ldr	r3, [pc, #184]	; (8018760 <vTaskSwitchContext+0xc8>)
 80186a8:	2201      	movs	r2, #1
 80186aa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80186ac:	e051      	b.n	8018752 <vTaskSwitchContext+0xba>
		xYieldPending = pdFALSE;
 80186ae:	4b2c      	ldr	r3, [pc, #176]	; (8018760 <vTaskSwitchContext+0xc8>)
 80186b0:	2200      	movs	r2, #0
 80186b2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80186b4:	4b2b      	ldr	r3, [pc, #172]	; (8018764 <vTaskSwitchContext+0xcc>)
 80186b6:	681b      	ldr	r3, [r3, #0]
 80186b8:	681a      	ldr	r2, [r3, #0]
 80186ba:	4b2a      	ldr	r3, [pc, #168]	; (8018764 <vTaskSwitchContext+0xcc>)
 80186bc:	681b      	ldr	r3, [r3, #0]
 80186be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80186c0:	429a      	cmp	r2, r3
 80186c2:	d808      	bhi.n	80186d6 <vTaskSwitchContext+0x3e>
 80186c4:	4b27      	ldr	r3, [pc, #156]	; (8018764 <vTaskSwitchContext+0xcc>)
 80186c6:	681a      	ldr	r2, [r3, #0]
 80186c8:	4b26      	ldr	r3, [pc, #152]	; (8018764 <vTaskSwitchContext+0xcc>)
 80186ca:	681b      	ldr	r3, [r3, #0]
 80186cc:	3334      	adds	r3, #52	; 0x34
 80186ce:	4619      	mov	r1, r3
 80186d0:	4610      	mov	r0, r2
 80186d2:	f010 fd69 	bl	80291a8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80186d6:	4b24      	ldr	r3, [pc, #144]	; (8018768 <vTaskSwitchContext+0xd0>)
 80186d8:	681b      	ldr	r3, [r3, #0]
 80186da:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80186dc:	68fb      	ldr	r3, [r7, #12]
 80186de:	fab3 f383 	clz	r3, r3
 80186e2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80186e4:	7afb      	ldrb	r3, [r7, #11]
 80186e6:	f1c3 031f 	rsb	r3, r3, #31
 80186ea:	617b      	str	r3, [r7, #20]
 80186ec:	491f      	ldr	r1, [pc, #124]	; (801876c <vTaskSwitchContext+0xd4>)
 80186ee:	697a      	ldr	r2, [r7, #20]
 80186f0:	4613      	mov	r3, r2
 80186f2:	009b      	lsls	r3, r3, #2
 80186f4:	4413      	add	r3, r2
 80186f6:	009b      	lsls	r3, r3, #2
 80186f8:	440b      	add	r3, r1
 80186fa:	681b      	ldr	r3, [r3, #0]
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	d10b      	bne.n	8018718 <vTaskSwitchContext+0x80>
	__asm volatile
 8018700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018704:	b672      	cpsid	i
 8018706:	f383 8811 	msr	BASEPRI, r3
 801870a:	f3bf 8f6f 	isb	sy
 801870e:	f3bf 8f4f 	dsb	sy
 8018712:	b662      	cpsie	i
 8018714:	607b      	str	r3, [r7, #4]
 8018716:	e7fe      	b.n	8018716 <vTaskSwitchContext+0x7e>
 8018718:	697a      	ldr	r2, [r7, #20]
 801871a:	4613      	mov	r3, r2
 801871c:	009b      	lsls	r3, r3, #2
 801871e:	4413      	add	r3, r2
 8018720:	009b      	lsls	r3, r3, #2
 8018722:	4a12      	ldr	r2, [pc, #72]	; (801876c <vTaskSwitchContext+0xd4>)
 8018724:	4413      	add	r3, r2
 8018726:	613b      	str	r3, [r7, #16]
 8018728:	693b      	ldr	r3, [r7, #16]
 801872a:	685b      	ldr	r3, [r3, #4]
 801872c:	685a      	ldr	r2, [r3, #4]
 801872e:	693b      	ldr	r3, [r7, #16]
 8018730:	605a      	str	r2, [r3, #4]
 8018732:	693b      	ldr	r3, [r7, #16]
 8018734:	685a      	ldr	r2, [r3, #4]
 8018736:	693b      	ldr	r3, [r7, #16]
 8018738:	3308      	adds	r3, #8
 801873a:	429a      	cmp	r2, r3
 801873c:	d104      	bne.n	8018748 <vTaskSwitchContext+0xb0>
 801873e:	693b      	ldr	r3, [r7, #16]
 8018740:	685b      	ldr	r3, [r3, #4]
 8018742:	685a      	ldr	r2, [r3, #4]
 8018744:	693b      	ldr	r3, [r7, #16]
 8018746:	605a      	str	r2, [r3, #4]
 8018748:	693b      	ldr	r3, [r7, #16]
 801874a:	685b      	ldr	r3, [r3, #4]
 801874c:	68db      	ldr	r3, [r3, #12]
 801874e:	4a05      	ldr	r2, [pc, #20]	; (8018764 <vTaskSwitchContext+0xcc>)
 8018750:	6013      	str	r3, [r2, #0]
}
 8018752:	bf00      	nop
 8018754:	3718      	adds	r7, #24
 8018756:	46bd      	mov	sp, r7
 8018758:	bd80      	pop	{r7, pc}
 801875a:	bf00      	nop
 801875c:	20016ba8 	.word	0x20016ba8
 8018760:	20016b94 	.word	0x20016b94
 8018764:	20016a80 	.word	0x20016a80
 8018768:	20016b88 	.word	0x20016b88
 801876c:	20016a84 	.word	0x20016a84

08018770 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8018770:	b580      	push	{r7, lr}
 8018772:	b084      	sub	sp, #16
 8018774:	af00      	add	r7, sp, #0
 8018776:	6078      	str	r0, [r7, #4]
 8018778:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801877a:	687b      	ldr	r3, [r7, #4]
 801877c:	2b00      	cmp	r3, #0
 801877e:	d10b      	bne.n	8018798 <vTaskPlaceOnEventList+0x28>
 8018780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018784:	b672      	cpsid	i
 8018786:	f383 8811 	msr	BASEPRI, r3
 801878a:	f3bf 8f6f 	isb	sy
 801878e:	f3bf 8f4f 	dsb	sy
 8018792:	b662      	cpsie	i
 8018794:	60fb      	str	r3, [r7, #12]
 8018796:	e7fe      	b.n	8018796 <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018798:	4b07      	ldr	r3, [pc, #28]	; (80187b8 <vTaskPlaceOnEventList+0x48>)
 801879a:	681b      	ldr	r3, [r3, #0]
 801879c:	3318      	adds	r3, #24
 801879e:	4619      	mov	r1, r3
 80187a0:	6878      	ldr	r0, [r7, #4]
 80187a2:	f7fd feac 	bl	80164fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80187a6:	2101      	movs	r1, #1
 80187a8:	6838      	ldr	r0, [r7, #0]
 80187aa:	f000 fb9b 	bl	8018ee4 <prvAddCurrentTaskToDelayedList>
}
 80187ae:	bf00      	nop
 80187b0:	3710      	adds	r7, #16
 80187b2:	46bd      	mov	sp, r7
 80187b4:	bd80      	pop	{r7, pc}
 80187b6:	bf00      	nop
 80187b8:	20016a80 	.word	0x20016a80

080187bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80187bc:	b580      	push	{r7, lr}
 80187be:	b086      	sub	sp, #24
 80187c0:	af00      	add	r7, sp, #0
 80187c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80187c4:	687b      	ldr	r3, [r7, #4]
 80187c6:	68db      	ldr	r3, [r3, #12]
 80187c8:	68db      	ldr	r3, [r3, #12]
 80187ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80187cc:	693b      	ldr	r3, [r7, #16]
 80187ce:	2b00      	cmp	r3, #0
 80187d0:	d10b      	bne.n	80187ea <xTaskRemoveFromEventList+0x2e>
 80187d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187d6:	b672      	cpsid	i
 80187d8:	f383 8811 	msr	BASEPRI, r3
 80187dc:	f3bf 8f6f 	isb	sy
 80187e0:	f3bf 8f4f 	dsb	sy
 80187e4:	b662      	cpsie	i
 80187e6:	60fb      	str	r3, [r7, #12]
 80187e8:	e7fe      	b.n	80187e8 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80187ea:	693b      	ldr	r3, [r7, #16]
 80187ec:	3318      	adds	r3, #24
 80187ee:	4618      	mov	r0, r3
 80187f0:	f7fd febe 	bl	8016570 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80187f4:	4b1d      	ldr	r3, [pc, #116]	; (801886c <xTaskRemoveFromEventList+0xb0>)
 80187f6:	681b      	ldr	r3, [r3, #0]
 80187f8:	2b00      	cmp	r3, #0
 80187fa:	d11c      	bne.n	8018836 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80187fc:	693b      	ldr	r3, [r7, #16]
 80187fe:	3304      	adds	r3, #4
 8018800:	4618      	mov	r0, r3
 8018802:	f7fd feb5 	bl	8016570 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8018806:	693b      	ldr	r3, [r7, #16]
 8018808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801880a:	2201      	movs	r2, #1
 801880c:	409a      	lsls	r2, r3
 801880e:	4b18      	ldr	r3, [pc, #96]	; (8018870 <xTaskRemoveFromEventList+0xb4>)
 8018810:	681b      	ldr	r3, [r3, #0]
 8018812:	4313      	orrs	r3, r2
 8018814:	4a16      	ldr	r2, [pc, #88]	; (8018870 <xTaskRemoveFromEventList+0xb4>)
 8018816:	6013      	str	r3, [r2, #0]
 8018818:	693b      	ldr	r3, [r7, #16]
 801881a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801881c:	4613      	mov	r3, r2
 801881e:	009b      	lsls	r3, r3, #2
 8018820:	4413      	add	r3, r2
 8018822:	009b      	lsls	r3, r3, #2
 8018824:	4a13      	ldr	r2, [pc, #76]	; (8018874 <xTaskRemoveFromEventList+0xb8>)
 8018826:	441a      	add	r2, r3
 8018828:	693b      	ldr	r3, [r7, #16]
 801882a:	3304      	adds	r3, #4
 801882c:	4619      	mov	r1, r3
 801882e:	4610      	mov	r0, r2
 8018830:	f7fd fe41 	bl	80164b6 <vListInsertEnd>
 8018834:	e005      	b.n	8018842 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8018836:	693b      	ldr	r3, [r7, #16]
 8018838:	3318      	adds	r3, #24
 801883a:	4619      	mov	r1, r3
 801883c:	480e      	ldr	r0, [pc, #56]	; (8018878 <xTaskRemoveFromEventList+0xbc>)
 801883e:	f7fd fe3a 	bl	80164b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8018842:	693b      	ldr	r3, [r7, #16]
 8018844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018846:	4b0d      	ldr	r3, [pc, #52]	; (801887c <xTaskRemoveFromEventList+0xc0>)
 8018848:	681b      	ldr	r3, [r3, #0]
 801884a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801884c:	429a      	cmp	r2, r3
 801884e:	d905      	bls.n	801885c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8018850:	2301      	movs	r3, #1
 8018852:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8018854:	4b0a      	ldr	r3, [pc, #40]	; (8018880 <xTaskRemoveFromEventList+0xc4>)
 8018856:	2201      	movs	r2, #1
 8018858:	601a      	str	r2, [r3, #0]
 801885a:	e001      	b.n	8018860 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 801885c:	2300      	movs	r3, #0
 801885e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8018860:	697b      	ldr	r3, [r7, #20]
}
 8018862:	4618      	mov	r0, r3
 8018864:	3718      	adds	r7, #24
 8018866:	46bd      	mov	sp, r7
 8018868:	bd80      	pop	{r7, pc}
 801886a:	bf00      	nop
 801886c:	20016ba8 	.word	0x20016ba8
 8018870:	20016b88 	.word	0x20016b88
 8018874:	20016a84 	.word	0x20016a84
 8018878:	20016b40 	.word	0x20016b40
 801887c:	20016a80 	.word	0x20016a80
 8018880:	20016b94 	.word	0x20016b94

08018884 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8018884:	b480      	push	{r7}
 8018886:	b083      	sub	sp, #12
 8018888:	af00      	add	r7, sp, #0
 801888a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801888c:	4b06      	ldr	r3, [pc, #24]	; (80188a8 <vTaskInternalSetTimeOutState+0x24>)
 801888e:	681a      	ldr	r2, [r3, #0]
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8018894:	4b05      	ldr	r3, [pc, #20]	; (80188ac <vTaskInternalSetTimeOutState+0x28>)
 8018896:	681a      	ldr	r2, [r3, #0]
 8018898:	687b      	ldr	r3, [r7, #4]
 801889a:	605a      	str	r2, [r3, #4]
}
 801889c:	bf00      	nop
 801889e:	370c      	adds	r7, #12
 80188a0:	46bd      	mov	sp, r7
 80188a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188a6:	4770      	bx	lr
 80188a8:	20016b98 	.word	0x20016b98
 80188ac:	20016b84 	.word	0x20016b84

080188b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80188b0:	b580      	push	{r7, lr}
 80188b2:	b088      	sub	sp, #32
 80188b4:	af00      	add	r7, sp, #0
 80188b6:	6078      	str	r0, [r7, #4]
 80188b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d10b      	bne.n	80188d8 <xTaskCheckForTimeOut+0x28>
 80188c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80188c4:	b672      	cpsid	i
 80188c6:	f383 8811 	msr	BASEPRI, r3
 80188ca:	f3bf 8f6f 	isb	sy
 80188ce:	f3bf 8f4f 	dsb	sy
 80188d2:	b662      	cpsie	i
 80188d4:	613b      	str	r3, [r7, #16]
 80188d6:	e7fe      	b.n	80188d6 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 80188d8:	683b      	ldr	r3, [r7, #0]
 80188da:	2b00      	cmp	r3, #0
 80188dc:	d10b      	bne.n	80188f6 <xTaskCheckForTimeOut+0x46>
 80188de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80188e2:	b672      	cpsid	i
 80188e4:	f383 8811 	msr	BASEPRI, r3
 80188e8:	f3bf 8f6f 	isb	sy
 80188ec:	f3bf 8f4f 	dsb	sy
 80188f0:	b662      	cpsie	i
 80188f2:	60fb      	str	r3, [r7, #12]
 80188f4:	e7fe      	b.n	80188f4 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 80188f6:	f7fd ff6f 	bl	80167d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80188fa:	4b1d      	ldr	r3, [pc, #116]	; (8018970 <xTaskCheckForTimeOut+0xc0>)
 80188fc:	681b      	ldr	r3, [r3, #0]
 80188fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8018900:	687b      	ldr	r3, [r7, #4]
 8018902:	685b      	ldr	r3, [r3, #4]
 8018904:	69ba      	ldr	r2, [r7, #24]
 8018906:	1ad3      	subs	r3, r2, r3
 8018908:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801890a:	683b      	ldr	r3, [r7, #0]
 801890c:	681b      	ldr	r3, [r3, #0]
 801890e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018912:	d102      	bne.n	801891a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8018914:	2300      	movs	r3, #0
 8018916:	61fb      	str	r3, [r7, #28]
 8018918:	e023      	b.n	8018962 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801891a:	687b      	ldr	r3, [r7, #4]
 801891c:	681a      	ldr	r2, [r3, #0]
 801891e:	4b15      	ldr	r3, [pc, #84]	; (8018974 <xTaskCheckForTimeOut+0xc4>)
 8018920:	681b      	ldr	r3, [r3, #0]
 8018922:	429a      	cmp	r2, r3
 8018924:	d007      	beq.n	8018936 <xTaskCheckForTimeOut+0x86>
 8018926:	687b      	ldr	r3, [r7, #4]
 8018928:	685a      	ldr	r2, [r3, #4]
 801892a:	69bb      	ldr	r3, [r7, #24]
 801892c:	429a      	cmp	r2, r3
 801892e:	d802      	bhi.n	8018936 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8018930:	2301      	movs	r3, #1
 8018932:	61fb      	str	r3, [r7, #28]
 8018934:	e015      	b.n	8018962 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8018936:	683b      	ldr	r3, [r7, #0]
 8018938:	681a      	ldr	r2, [r3, #0]
 801893a:	697b      	ldr	r3, [r7, #20]
 801893c:	429a      	cmp	r2, r3
 801893e:	d90b      	bls.n	8018958 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8018940:	683b      	ldr	r3, [r7, #0]
 8018942:	681a      	ldr	r2, [r3, #0]
 8018944:	697b      	ldr	r3, [r7, #20]
 8018946:	1ad2      	subs	r2, r2, r3
 8018948:	683b      	ldr	r3, [r7, #0]
 801894a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801894c:	6878      	ldr	r0, [r7, #4]
 801894e:	f7ff ff99 	bl	8018884 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8018952:	2300      	movs	r3, #0
 8018954:	61fb      	str	r3, [r7, #28]
 8018956:	e004      	b.n	8018962 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8018958:	683b      	ldr	r3, [r7, #0]
 801895a:	2200      	movs	r2, #0
 801895c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801895e:	2301      	movs	r3, #1
 8018960:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8018962:	f7fd ff6b 	bl	801683c <vPortExitCritical>

	return xReturn;
 8018966:	69fb      	ldr	r3, [r7, #28]
}
 8018968:	4618      	mov	r0, r3
 801896a:	3720      	adds	r7, #32
 801896c:	46bd      	mov	sp, r7
 801896e:	bd80      	pop	{r7, pc}
 8018970:	20016b84 	.word	0x20016b84
 8018974:	20016b98 	.word	0x20016b98

08018978 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8018978:	b480      	push	{r7}
 801897a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801897c:	4b03      	ldr	r3, [pc, #12]	; (801898c <vTaskMissedYield+0x14>)
 801897e:	2201      	movs	r2, #1
 8018980:	601a      	str	r2, [r3, #0]
}
 8018982:	bf00      	nop
 8018984:	46bd      	mov	sp, r7
 8018986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801898a:	4770      	bx	lr
 801898c:	20016b94 	.word	0x20016b94

08018990 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8018990:	b580      	push	{r7, lr}
 8018992:	b082      	sub	sp, #8
 8018994:	af00      	add	r7, sp, #0
 8018996:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8018998:	f000 f852 	bl	8018a40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801899c:	4b06      	ldr	r3, [pc, #24]	; (80189b8 <prvIdleTask+0x28>)
 801899e:	681b      	ldr	r3, [r3, #0]
 80189a0:	2b01      	cmp	r3, #1
 80189a2:	d9f9      	bls.n	8018998 <prvIdleTask+0x8>
			{
				taskYIELD();
 80189a4:	4b05      	ldr	r3, [pc, #20]	; (80189bc <prvIdleTask+0x2c>)
 80189a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80189aa:	601a      	str	r2, [r3, #0]
 80189ac:	f3bf 8f4f 	dsb	sy
 80189b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80189b4:	e7f0      	b.n	8018998 <prvIdleTask+0x8>
 80189b6:	bf00      	nop
 80189b8:	20016a84 	.word	0x20016a84
 80189bc:	e000ed04 	.word	0xe000ed04

080189c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80189c0:	b580      	push	{r7, lr}
 80189c2:	b082      	sub	sp, #8
 80189c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80189c6:	2300      	movs	r3, #0
 80189c8:	607b      	str	r3, [r7, #4]
 80189ca:	e00c      	b.n	80189e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80189cc:	687a      	ldr	r2, [r7, #4]
 80189ce:	4613      	mov	r3, r2
 80189d0:	009b      	lsls	r3, r3, #2
 80189d2:	4413      	add	r3, r2
 80189d4:	009b      	lsls	r3, r3, #2
 80189d6:	4a12      	ldr	r2, [pc, #72]	; (8018a20 <prvInitialiseTaskLists+0x60>)
 80189d8:	4413      	add	r3, r2
 80189da:	4618      	mov	r0, r3
 80189dc:	f7fd fd3e 	bl	801645c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80189e0:	687b      	ldr	r3, [r7, #4]
 80189e2:	3301      	adds	r3, #1
 80189e4:	607b      	str	r3, [r7, #4]
 80189e6:	687b      	ldr	r3, [r7, #4]
 80189e8:	2b06      	cmp	r3, #6
 80189ea:	d9ef      	bls.n	80189cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80189ec:	480d      	ldr	r0, [pc, #52]	; (8018a24 <prvInitialiseTaskLists+0x64>)
 80189ee:	f7fd fd35 	bl	801645c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80189f2:	480d      	ldr	r0, [pc, #52]	; (8018a28 <prvInitialiseTaskLists+0x68>)
 80189f4:	f7fd fd32 	bl	801645c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80189f8:	480c      	ldr	r0, [pc, #48]	; (8018a2c <prvInitialiseTaskLists+0x6c>)
 80189fa:	f7fd fd2f 	bl	801645c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80189fe:	480c      	ldr	r0, [pc, #48]	; (8018a30 <prvInitialiseTaskLists+0x70>)
 8018a00:	f7fd fd2c 	bl	801645c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8018a04:	480b      	ldr	r0, [pc, #44]	; (8018a34 <prvInitialiseTaskLists+0x74>)
 8018a06:	f7fd fd29 	bl	801645c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8018a0a:	4b0b      	ldr	r3, [pc, #44]	; (8018a38 <prvInitialiseTaskLists+0x78>)
 8018a0c:	4a05      	ldr	r2, [pc, #20]	; (8018a24 <prvInitialiseTaskLists+0x64>)
 8018a0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8018a10:	4b0a      	ldr	r3, [pc, #40]	; (8018a3c <prvInitialiseTaskLists+0x7c>)
 8018a12:	4a05      	ldr	r2, [pc, #20]	; (8018a28 <prvInitialiseTaskLists+0x68>)
 8018a14:	601a      	str	r2, [r3, #0]
}
 8018a16:	bf00      	nop
 8018a18:	3708      	adds	r7, #8
 8018a1a:	46bd      	mov	sp, r7
 8018a1c:	bd80      	pop	{r7, pc}
 8018a1e:	bf00      	nop
 8018a20:	20016a84 	.word	0x20016a84
 8018a24:	20016b10 	.word	0x20016b10
 8018a28:	20016b24 	.word	0x20016b24
 8018a2c:	20016b40 	.word	0x20016b40
 8018a30:	20016b54 	.word	0x20016b54
 8018a34:	20016b6c 	.word	0x20016b6c
 8018a38:	20016b38 	.word	0x20016b38
 8018a3c:	20016b3c 	.word	0x20016b3c

08018a40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8018a40:	b580      	push	{r7, lr}
 8018a42:	b082      	sub	sp, #8
 8018a44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018a46:	e019      	b.n	8018a7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8018a48:	f7fd fec6 	bl	80167d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018a4c:	4b0f      	ldr	r3, [pc, #60]	; (8018a8c <prvCheckTasksWaitingTermination+0x4c>)
 8018a4e:	68db      	ldr	r3, [r3, #12]
 8018a50:	68db      	ldr	r3, [r3, #12]
 8018a52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018a54:	687b      	ldr	r3, [r7, #4]
 8018a56:	3304      	adds	r3, #4
 8018a58:	4618      	mov	r0, r3
 8018a5a:	f7fd fd89 	bl	8016570 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8018a5e:	4b0c      	ldr	r3, [pc, #48]	; (8018a90 <prvCheckTasksWaitingTermination+0x50>)
 8018a60:	681b      	ldr	r3, [r3, #0]
 8018a62:	3b01      	subs	r3, #1
 8018a64:	4a0a      	ldr	r2, [pc, #40]	; (8018a90 <prvCheckTasksWaitingTermination+0x50>)
 8018a66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8018a68:	4b0a      	ldr	r3, [pc, #40]	; (8018a94 <prvCheckTasksWaitingTermination+0x54>)
 8018a6a:	681b      	ldr	r3, [r3, #0]
 8018a6c:	3b01      	subs	r3, #1
 8018a6e:	4a09      	ldr	r2, [pc, #36]	; (8018a94 <prvCheckTasksWaitingTermination+0x54>)
 8018a70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8018a72:	f7fd fee3 	bl	801683c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8018a76:	6878      	ldr	r0, [r7, #4]
 8018a78:	f000 f80e 	bl	8018a98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018a7c:	4b05      	ldr	r3, [pc, #20]	; (8018a94 <prvCheckTasksWaitingTermination+0x54>)
 8018a7e:	681b      	ldr	r3, [r3, #0]
 8018a80:	2b00      	cmp	r3, #0
 8018a82:	d1e1      	bne.n	8018a48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8018a84:	bf00      	nop
 8018a86:	3708      	adds	r7, #8
 8018a88:	46bd      	mov	sp, r7
 8018a8a:	bd80      	pop	{r7, pc}
 8018a8c:	20016b54 	.word	0x20016b54
 8018a90:	20016b80 	.word	0x20016b80
 8018a94:	20016b68 	.word	0x20016b68

08018a98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8018a98:	b580      	push	{r7, lr}
 8018a9a:	b084      	sub	sp, #16
 8018a9c:	af00      	add	r7, sp, #0
 8018a9e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8018aa0:	687b      	ldr	r3, [r7, #4]
 8018aa2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8018aa6:	2b00      	cmp	r3, #0
 8018aa8:	d108      	bne.n	8018abc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8018aaa:	687b      	ldr	r3, [r7, #4]
 8018aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018aae:	4618      	mov	r0, r3
 8018ab0:	f7fe f880 	bl	8016bb4 <vPortFree>
				vPortFree( pxTCB );
 8018ab4:	6878      	ldr	r0, [r7, #4]
 8018ab6:	f7fe f87d 	bl	8016bb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8018aba:	e019      	b.n	8018af0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8018abc:	687b      	ldr	r3, [r7, #4]
 8018abe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8018ac2:	2b01      	cmp	r3, #1
 8018ac4:	d103      	bne.n	8018ace <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8018ac6:	6878      	ldr	r0, [r7, #4]
 8018ac8:	f7fe f874 	bl	8016bb4 <vPortFree>
	}
 8018acc:	e010      	b.n	8018af0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8018ace:	687b      	ldr	r3, [r7, #4]
 8018ad0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8018ad4:	2b02      	cmp	r3, #2
 8018ad6:	d00b      	beq.n	8018af0 <prvDeleteTCB+0x58>
 8018ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018adc:	b672      	cpsid	i
 8018ade:	f383 8811 	msr	BASEPRI, r3
 8018ae2:	f3bf 8f6f 	isb	sy
 8018ae6:	f3bf 8f4f 	dsb	sy
 8018aea:	b662      	cpsie	i
 8018aec:	60fb      	str	r3, [r7, #12]
 8018aee:	e7fe      	b.n	8018aee <prvDeleteTCB+0x56>
	}
 8018af0:	bf00      	nop
 8018af2:	3710      	adds	r7, #16
 8018af4:	46bd      	mov	sp, r7
 8018af6:	bd80      	pop	{r7, pc}

08018af8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8018af8:	b480      	push	{r7}
 8018afa:	b083      	sub	sp, #12
 8018afc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8018afe:	4b0c      	ldr	r3, [pc, #48]	; (8018b30 <prvResetNextTaskUnblockTime+0x38>)
 8018b00:	681b      	ldr	r3, [r3, #0]
 8018b02:	681b      	ldr	r3, [r3, #0]
 8018b04:	2b00      	cmp	r3, #0
 8018b06:	d104      	bne.n	8018b12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8018b08:	4b0a      	ldr	r3, [pc, #40]	; (8018b34 <prvResetNextTaskUnblockTime+0x3c>)
 8018b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8018b0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8018b10:	e008      	b.n	8018b24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018b12:	4b07      	ldr	r3, [pc, #28]	; (8018b30 <prvResetNextTaskUnblockTime+0x38>)
 8018b14:	681b      	ldr	r3, [r3, #0]
 8018b16:	68db      	ldr	r3, [r3, #12]
 8018b18:	68db      	ldr	r3, [r3, #12]
 8018b1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	685b      	ldr	r3, [r3, #4]
 8018b20:	4a04      	ldr	r2, [pc, #16]	; (8018b34 <prvResetNextTaskUnblockTime+0x3c>)
 8018b22:	6013      	str	r3, [r2, #0]
}
 8018b24:	bf00      	nop
 8018b26:	370c      	adds	r7, #12
 8018b28:	46bd      	mov	sp, r7
 8018b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b2e:	4770      	bx	lr
 8018b30:	20016b38 	.word	0x20016b38
 8018b34:	20016ba0 	.word	0x20016ba0

08018b38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8018b38:	b480      	push	{r7}
 8018b3a:	b083      	sub	sp, #12
 8018b3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8018b3e:	4b0b      	ldr	r3, [pc, #44]	; (8018b6c <xTaskGetSchedulerState+0x34>)
 8018b40:	681b      	ldr	r3, [r3, #0]
 8018b42:	2b00      	cmp	r3, #0
 8018b44:	d102      	bne.n	8018b4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8018b46:	2301      	movs	r3, #1
 8018b48:	607b      	str	r3, [r7, #4]
 8018b4a:	e008      	b.n	8018b5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018b4c:	4b08      	ldr	r3, [pc, #32]	; (8018b70 <xTaskGetSchedulerState+0x38>)
 8018b4e:	681b      	ldr	r3, [r3, #0]
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	d102      	bne.n	8018b5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8018b54:	2302      	movs	r3, #2
 8018b56:	607b      	str	r3, [r7, #4]
 8018b58:	e001      	b.n	8018b5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8018b5a:	2300      	movs	r3, #0
 8018b5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8018b5e:	687b      	ldr	r3, [r7, #4]
	}
 8018b60:	4618      	mov	r0, r3
 8018b62:	370c      	adds	r7, #12
 8018b64:	46bd      	mov	sp, r7
 8018b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b6a:	4770      	bx	lr
 8018b6c:	20016b8c 	.word	0x20016b8c
 8018b70:	20016ba8 	.word	0x20016ba8

08018b74 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8018b74:	b580      	push	{r7, lr}
 8018b76:	b084      	sub	sp, #16
 8018b78:	af00      	add	r7, sp, #0
 8018b7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8018b7c:	687b      	ldr	r3, [r7, #4]
 8018b7e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8018b80:	2300      	movs	r3, #0
 8018b82:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8018b84:	687b      	ldr	r3, [r7, #4]
 8018b86:	2b00      	cmp	r3, #0
 8018b88:	d069      	beq.n	8018c5e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8018b8a:	68bb      	ldr	r3, [r7, #8]
 8018b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018b8e:	4b36      	ldr	r3, [pc, #216]	; (8018c68 <xTaskPriorityInherit+0xf4>)
 8018b90:	681b      	ldr	r3, [r3, #0]
 8018b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018b94:	429a      	cmp	r2, r3
 8018b96:	d259      	bcs.n	8018c4c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8018b98:	68bb      	ldr	r3, [r7, #8]
 8018b9a:	699b      	ldr	r3, [r3, #24]
 8018b9c:	2b00      	cmp	r3, #0
 8018b9e:	db06      	blt.n	8018bae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018ba0:	4b31      	ldr	r3, [pc, #196]	; (8018c68 <xTaskPriorityInherit+0xf4>)
 8018ba2:	681b      	ldr	r3, [r3, #0]
 8018ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018ba6:	f1c3 0207 	rsb	r2, r3, #7
 8018baa:	68bb      	ldr	r3, [r7, #8]
 8018bac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8018bae:	68bb      	ldr	r3, [r7, #8]
 8018bb0:	6959      	ldr	r1, [r3, #20]
 8018bb2:	68bb      	ldr	r3, [r7, #8]
 8018bb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018bb6:	4613      	mov	r3, r2
 8018bb8:	009b      	lsls	r3, r3, #2
 8018bba:	4413      	add	r3, r2
 8018bbc:	009b      	lsls	r3, r3, #2
 8018bbe:	4a2b      	ldr	r2, [pc, #172]	; (8018c6c <xTaskPriorityInherit+0xf8>)
 8018bc0:	4413      	add	r3, r2
 8018bc2:	4299      	cmp	r1, r3
 8018bc4:	d13a      	bne.n	8018c3c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018bc6:	68bb      	ldr	r3, [r7, #8]
 8018bc8:	3304      	adds	r3, #4
 8018bca:	4618      	mov	r0, r3
 8018bcc:	f7fd fcd0 	bl	8016570 <uxListRemove>
 8018bd0:	4603      	mov	r3, r0
 8018bd2:	2b00      	cmp	r3, #0
 8018bd4:	d115      	bne.n	8018c02 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8018bd6:	68bb      	ldr	r3, [r7, #8]
 8018bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018bda:	4924      	ldr	r1, [pc, #144]	; (8018c6c <xTaskPriorityInherit+0xf8>)
 8018bdc:	4613      	mov	r3, r2
 8018bde:	009b      	lsls	r3, r3, #2
 8018be0:	4413      	add	r3, r2
 8018be2:	009b      	lsls	r3, r3, #2
 8018be4:	440b      	add	r3, r1
 8018be6:	681b      	ldr	r3, [r3, #0]
 8018be8:	2b00      	cmp	r3, #0
 8018bea:	d10a      	bne.n	8018c02 <xTaskPriorityInherit+0x8e>
 8018bec:	68bb      	ldr	r3, [r7, #8]
 8018bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018bf0:	2201      	movs	r2, #1
 8018bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8018bf6:	43da      	mvns	r2, r3
 8018bf8:	4b1d      	ldr	r3, [pc, #116]	; (8018c70 <xTaskPriorityInherit+0xfc>)
 8018bfa:	681b      	ldr	r3, [r3, #0]
 8018bfc:	4013      	ands	r3, r2
 8018bfe:	4a1c      	ldr	r2, [pc, #112]	; (8018c70 <xTaskPriorityInherit+0xfc>)
 8018c00:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018c02:	4b19      	ldr	r3, [pc, #100]	; (8018c68 <xTaskPriorityInherit+0xf4>)
 8018c04:	681b      	ldr	r3, [r3, #0]
 8018c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018c08:	68bb      	ldr	r3, [r7, #8]
 8018c0a:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8018c0c:	68bb      	ldr	r3, [r7, #8]
 8018c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018c10:	2201      	movs	r2, #1
 8018c12:	409a      	lsls	r2, r3
 8018c14:	4b16      	ldr	r3, [pc, #88]	; (8018c70 <xTaskPriorityInherit+0xfc>)
 8018c16:	681b      	ldr	r3, [r3, #0]
 8018c18:	4313      	orrs	r3, r2
 8018c1a:	4a15      	ldr	r2, [pc, #84]	; (8018c70 <xTaskPriorityInherit+0xfc>)
 8018c1c:	6013      	str	r3, [r2, #0]
 8018c1e:	68bb      	ldr	r3, [r7, #8]
 8018c20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018c22:	4613      	mov	r3, r2
 8018c24:	009b      	lsls	r3, r3, #2
 8018c26:	4413      	add	r3, r2
 8018c28:	009b      	lsls	r3, r3, #2
 8018c2a:	4a10      	ldr	r2, [pc, #64]	; (8018c6c <xTaskPriorityInherit+0xf8>)
 8018c2c:	441a      	add	r2, r3
 8018c2e:	68bb      	ldr	r3, [r7, #8]
 8018c30:	3304      	adds	r3, #4
 8018c32:	4619      	mov	r1, r3
 8018c34:	4610      	mov	r0, r2
 8018c36:	f7fd fc3e 	bl	80164b6 <vListInsertEnd>
 8018c3a:	e004      	b.n	8018c46 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018c3c:	4b0a      	ldr	r3, [pc, #40]	; (8018c68 <xTaskPriorityInherit+0xf4>)
 8018c3e:	681b      	ldr	r3, [r3, #0]
 8018c40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018c42:	68bb      	ldr	r3, [r7, #8]
 8018c44:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8018c46:	2301      	movs	r3, #1
 8018c48:	60fb      	str	r3, [r7, #12]
 8018c4a:	e008      	b.n	8018c5e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8018c4c:	68bb      	ldr	r3, [r7, #8]
 8018c4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018c50:	4b05      	ldr	r3, [pc, #20]	; (8018c68 <xTaskPriorityInherit+0xf4>)
 8018c52:	681b      	ldr	r3, [r3, #0]
 8018c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018c56:	429a      	cmp	r2, r3
 8018c58:	d201      	bcs.n	8018c5e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8018c5a:	2301      	movs	r3, #1
 8018c5c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8018c5e:	68fb      	ldr	r3, [r7, #12]
	}
 8018c60:	4618      	mov	r0, r3
 8018c62:	3710      	adds	r7, #16
 8018c64:	46bd      	mov	sp, r7
 8018c66:	bd80      	pop	{r7, pc}
 8018c68:	20016a80 	.word	0x20016a80
 8018c6c:	20016a84 	.word	0x20016a84
 8018c70:	20016b88 	.word	0x20016b88

08018c74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8018c74:	b580      	push	{r7, lr}
 8018c76:	b086      	sub	sp, #24
 8018c78:	af00      	add	r7, sp, #0
 8018c7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8018c7c:	687b      	ldr	r3, [r7, #4]
 8018c7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8018c80:	2300      	movs	r3, #0
 8018c82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018c84:	687b      	ldr	r3, [r7, #4]
 8018c86:	2b00      	cmp	r3, #0
 8018c88:	d070      	beq.n	8018d6c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8018c8a:	4b3b      	ldr	r3, [pc, #236]	; (8018d78 <xTaskPriorityDisinherit+0x104>)
 8018c8c:	681b      	ldr	r3, [r3, #0]
 8018c8e:	693a      	ldr	r2, [r7, #16]
 8018c90:	429a      	cmp	r2, r3
 8018c92:	d00b      	beq.n	8018cac <xTaskPriorityDisinherit+0x38>
 8018c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c98:	b672      	cpsid	i
 8018c9a:	f383 8811 	msr	BASEPRI, r3
 8018c9e:	f3bf 8f6f 	isb	sy
 8018ca2:	f3bf 8f4f 	dsb	sy
 8018ca6:	b662      	cpsie	i
 8018ca8:	60fb      	str	r3, [r7, #12]
 8018caa:	e7fe      	b.n	8018caa <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8018cac:	693b      	ldr	r3, [r7, #16]
 8018cae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	d10b      	bne.n	8018ccc <xTaskPriorityDisinherit+0x58>
 8018cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018cb8:	b672      	cpsid	i
 8018cba:	f383 8811 	msr	BASEPRI, r3
 8018cbe:	f3bf 8f6f 	isb	sy
 8018cc2:	f3bf 8f4f 	dsb	sy
 8018cc6:	b662      	cpsie	i
 8018cc8:	60bb      	str	r3, [r7, #8]
 8018cca:	e7fe      	b.n	8018cca <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8018ccc:	693b      	ldr	r3, [r7, #16]
 8018cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018cd0:	1e5a      	subs	r2, r3, #1
 8018cd2:	693b      	ldr	r3, [r7, #16]
 8018cd4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8018cd6:	693b      	ldr	r3, [r7, #16]
 8018cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018cda:	693b      	ldr	r3, [r7, #16]
 8018cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018cde:	429a      	cmp	r2, r3
 8018ce0:	d044      	beq.n	8018d6c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8018ce2:	693b      	ldr	r3, [r7, #16]
 8018ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018ce6:	2b00      	cmp	r3, #0
 8018ce8:	d140      	bne.n	8018d6c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018cea:	693b      	ldr	r3, [r7, #16]
 8018cec:	3304      	adds	r3, #4
 8018cee:	4618      	mov	r0, r3
 8018cf0:	f7fd fc3e 	bl	8016570 <uxListRemove>
 8018cf4:	4603      	mov	r3, r0
 8018cf6:	2b00      	cmp	r3, #0
 8018cf8:	d115      	bne.n	8018d26 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8018cfa:	693b      	ldr	r3, [r7, #16]
 8018cfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018cfe:	491f      	ldr	r1, [pc, #124]	; (8018d7c <xTaskPriorityDisinherit+0x108>)
 8018d00:	4613      	mov	r3, r2
 8018d02:	009b      	lsls	r3, r3, #2
 8018d04:	4413      	add	r3, r2
 8018d06:	009b      	lsls	r3, r3, #2
 8018d08:	440b      	add	r3, r1
 8018d0a:	681b      	ldr	r3, [r3, #0]
 8018d0c:	2b00      	cmp	r3, #0
 8018d0e:	d10a      	bne.n	8018d26 <xTaskPriorityDisinherit+0xb2>
 8018d10:	693b      	ldr	r3, [r7, #16]
 8018d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018d14:	2201      	movs	r2, #1
 8018d16:	fa02 f303 	lsl.w	r3, r2, r3
 8018d1a:	43da      	mvns	r2, r3
 8018d1c:	4b18      	ldr	r3, [pc, #96]	; (8018d80 <xTaskPriorityDisinherit+0x10c>)
 8018d1e:	681b      	ldr	r3, [r3, #0]
 8018d20:	4013      	ands	r3, r2
 8018d22:	4a17      	ldr	r2, [pc, #92]	; (8018d80 <xTaskPriorityDisinherit+0x10c>)
 8018d24:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8018d26:	693b      	ldr	r3, [r7, #16]
 8018d28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018d2a:	693b      	ldr	r3, [r7, #16]
 8018d2c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018d2e:	693b      	ldr	r3, [r7, #16]
 8018d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018d32:	f1c3 0207 	rsb	r2, r3, #7
 8018d36:	693b      	ldr	r3, [r7, #16]
 8018d38:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8018d3a:	693b      	ldr	r3, [r7, #16]
 8018d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018d3e:	2201      	movs	r2, #1
 8018d40:	409a      	lsls	r2, r3
 8018d42:	4b0f      	ldr	r3, [pc, #60]	; (8018d80 <xTaskPriorityDisinherit+0x10c>)
 8018d44:	681b      	ldr	r3, [r3, #0]
 8018d46:	4313      	orrs	r3, r2
 8018d48:	4a0d      	ldr	r2, [pc, #52]	; (8018d80 <xTaskPriorityDisinherit+0x10c>)
 8018d4a:	6013      	str	r3, [r2, #0]
 8018d4c:	693b      	ldr	r3, [r7, #16]
 8018d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018d50:	4613      	mov	r3, r2
 8018d52:	009b      	lsls	r3, r3, #2
 8018d54:	4413      	add	r3, r2
 8018d56:	009b      	lsls	r3, r3, #2
 8018d58:	4a08      	ldr	r2, [pc, #32]	; (8018d7c <xTaskPriorityDisinherit+0x108>)
 8018d5a:	441a      	add	r2, r3
 8018d5c:	693b      	ldr	r3, [r7, #16]
 8018d5e:	3304      	adds	r3, #4
 8018d60:	4619      	mov	r1, r3
 8018d62:	4610      	mov	r0, r2
 8018d64:	f7fd fba7 	bl	80164b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8018d68:	2301      	movs	r3, #1
 8018d6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8018d6c:	697b      	ldr	r3, [r7, #20]
	}
 8018d6e:	4618      	mov	r0, r3
 8018d70:	3718      	adds	r7, #24
 8018d72:	46bd      	mov	sp, r7
 8018d74:	bd80      	pop	{r7, pc}
 8018d76:	bf00      	nop
 8018d78:	20016a80 	.word	0x20016a80
 8018d7c:	20016a84 	.word	0x20016a84
 8018d80:	20016b88 	.word	0x20016b88

08018d84 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8018d84:	b580      	push	{r7, lr}
 8018d86:	b088      	sub	sp, #32
 8018d88:	af00      	add	r7, sp, #0
 8018d8a:	6078      	str	r0, [r7, #4]
 8018d8c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8018d8e:	687b      	ldr	r3, [r7, #4]
 8018d90:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8018d92:	2301      	movs	r3, #1
 8018d94:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8018d96:	687b      	ldr	r3, [r7, #4]
 8018d98:	2b00      	cmp	r3, #0
 8018d9a:	f000 8085 	beq.w	8018ea8 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8018d9e:	69bb      	ldr	r3, [r7, #24]
 8018da0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018da2:	2b00      	cmp	r3, #0
 8018da4:	d10b      	bne.n	8018dbe <vTaskPriorityDisinheritAfterTimeout+0x3a>
 8018da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018daa:	b672      	cpsid	i
 8018dac:	f383 8811 	msr	BASEPRI, r3
 8018db0:	f3bf 8f6f 	isb	sy
 8018db4:	f3bf 8f4f 	dsb	sy
 8018db8:	b662      	cpsie	i
 8018dba:	60fb      	str	r3, [r7, #12]
 8018dbc:	e7fe      	b.n	8018dbc <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8018dbe:	69bb      	ldr	r3, [r7, #24]
 8018dc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8018dc2:	683b      	ldr	r3, [r7, #0]
 8018dc4:	429a      	cmp	r2, r3
 8018dc6:	d202      	bcs.n	8018dce <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8018dc8:	683b      	ldr	r3, [r7, #0]
 8018dca:	61fb      	str	r3, [r7, #28]
 8018dcc:	e002      	b.n	8018dd4 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8018dce:	69bb      	ldr	r3, [r7, #24]
 8018dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018dd2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8018dd4:	69bb      	ldr	r3, [r7, #24]
 8018dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018dd8:	69fb      	ldr	r3, [r7, #28]
 8018dda:	429a      	cmp	r2, r3
 8018ddc:	d064      	beq.n	8018ea8 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8018dde:	69bb      	ldr	r3, [r7, #24]
 8018de0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8018de2:	697b      	ldr	r3, [r7, #20]
 8018de4:	429a      	cmp	r2, r3
 8018de6:	d15f      	bne.n	8018ea8 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8018de8:	4b31      	ldr	r3, [pc, #196]	; (8018eb0 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8018dea:	681b      	ldr	r3, [r3, #0]
 8018dec:	69ba      	ldr	r2, [r7, #24]
 8018dee:	429a      	cmp	r2, r3
 8018df0:	d10b      	bne.n	8018e0a <vTaskPriorityDisinheritAfterTimeout+0x86>
 8018df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018df6:	b672      	cpsid	i
 8018df8:	f383 8811 	msr	BASEPRI, r3
 8018dfc:	f3bf 8f6f 	isb	sy
 8018e00:	f3bf 8f4f 	dsb	sy
 8018e04:	b662      	cpsie	i
 8018e06:	60bb      	str	r3, [r7, #8]
 8018e08:	e7fe      	b.n	8018e08 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8018e0a:	69bb      	ldr	r3, [r7, #24]
 8018e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018e0e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8018e10:	69bb      	ldr	r3, [r7, #24]
 8018e12:	69fa      	ldr	r2, [r7, #28]
 8018e14:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8018e16:	69bb      	ldr	r3, [r7, #24]
 8018e18:	699b      	ldr	r3, [r3, #24]
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	db04      	blt.n	8018e28 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018e1e:	69fb      	ldr	r3, [r7, #28]
 8018e20:	f1c3 0207 	rsb	r2, r3, #7
 8018e24:	69bb      	ldr	r3, [r7, #24]
 8018e26:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8018e28:	69bb      	ldr	r3, [r7, #24]
 8018e2a:	6959      	ldr	r1, [r3, #20]
 8018e2c:	693a      	ldr	r2, [r7, #16]
 8018e2e:	4613      	mov	r3, r2
 8018e30:	009b      	lsls	r3, r3, #2
 8018e32:	4413      	add	r3, r2
 8018e34:	009b      	lsls	r3, r3, #2
 8018e36:	4a1f      	ldr	r2, [pc, #124]	; (8018eb4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8018e38:	4413      	add	r3, r2
 8018e3a:	4299      	cmp	r1, r3
 8018e3c:	d134      	bne.n	8018ea8 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018e3e:	69bb      	ldr	r3, [r7, #24]
 8018e40:	3304      	adds	r3, #4
 8018e42:	4618      	mov	r0, r3
 8018e44:	f7fd fb94 	bl	8016570 <uxListRemove>
 8018e48:	4603      	mov	r3, r0
 8018e4a:	2b00      	cmp	r3, #0
 8018e4c:	d115      	bne.n	8018e7a <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8018e4e:	69bb      	ldr	r3, [r7, #24]
 8018e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e52:	4918      	ldr	r1, [pc, #96]	; (8018eb4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8018e54:	4613      	mov	r3, r2
 8018e56:	009b      	lsls	r3, r3, #2
 8018e58:	4413      	add	r3, r2
 8018e5a:	009b      	lsls	r3, r3, #2
 8018e5c:	440b      	add	r3, r1
 8018e5e:	681b      	ldr	r3, [r3, #0]
 8018e60:	2b00      	cmp	r3, #0
 8018e62:	d10a      	bne.n	8018e7a <vTaskPriorityDisinheritAfterTimeout+0xf6>
 8018e64:	69bb      	ldr	r3, [r7, #24]
 8018e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018e68:	2201      	movs	r2, #1
 8018e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8018e6e:	43da      	mvns	r2, r3
 8018e70:	4b11      	ldr	r3, [pc, #68]	; (8018eb8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8018e72:	681b      	ldr	r3, [r3, #0]
 8018e74:	4013      	ands	r3, r2
 8018e76:	4a10      	ldr	r2, [pc, #64]	; (8018eb8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8018e78:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8018e7a:	69bb      	ldr	r3, [r7, #24]
 8018e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018e7e:	2201      	movs	r2, #1
 8018e80:	409a      	lsls	r2, r3
 8018e82:	4b0d      	ldr	r3, [pc, #52]	; (8018eb8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8018e84:	681b      	ldr	r3, [r3, #0]
 8018e86:	4313      	orrs	r3, r2
 8018e88:	4a0b      	ldr	r2, [pc, #44]	; (8018eb8 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8018e8a:	6013      	str	r3, [r2, #0]
 8018e8c:	69bb      	ldr	r3, [r7, #24]
 8018e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e90:	4613      	mov	r3, r2
 8018e92:	009b      	lsls	r3, r3, #2
 8018e94:	4413      	add	r3, r2
 8018e96:	009b      	lsls	r3, r3, #2
 8018e98:	4a06      	ldr	r2, [pc, #24]	; (8018eb4 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8018e9a:	441a      	add	r2, r3
 8018e9c:	69bb      	ldr	r3, [r7, #24]
 8018e9e:	3304      	adds	r3, #4
 8018ea0:	4619      	mov	r1, r3
 8018ea2:	4610      	mov	r0, r2
 8018ea4:	f7fd fb07 	bl	80164b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8018ea8:	bf00      	nop
 8018eaa:	3720      	adds	r7, #32
 8018eac:	46bd      	mov	sp, r7
 8018eae:	bd80      	pop	{r7, pc}
 8018eb0:	20016a80 	.word	0x20016a80
 8018eb4:	20016a84 	.word	0x20016a84
 8018eb8:	20016b88 	.word	0x20016b88

08018ebc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8018ebc:	b480      	push	{r7}
 8018ebe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8018ec0:	4b07      	ldr	r3, [pc, #28]	; (8018ee0 <pvTaskIncrementMutexHeldCount+0x24>)
 8018ec2:	681b      	ldr	r3, [r3, #0]
 8018ec4:	2b00      	cmp	r3, #0
 8018ec6:	d004      	beq.n	8018ed2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8018ec8:	4b05      	ldr	r3, [pc, #20]	; (8018ee0 <pvTaskIncrementMutexHeldCount+0x24>)
 8018eca:	681b      	ldr	r3, [r3, #0]
 8018ecc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8018ece:	3201      	adds	r2, #1
 8018ed0:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8018ed2:	4b03      	ldr	r3, [pc, #12]	; (8018ee0 <pvTaskIncrementMutexHeldCount+0x24>)
 8018ed4:	681b      	ldr	r3, [r3, #0]
	}
 8018ed6:	4618      	mov	r0, r3
 8018ed8:	46bd      	mov	sp, r7
 8018eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ede:	4770      	bx	lr
 8018ee0:	20016a80 	.word	0x20016a80

08018ee4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8018ee4:	b580      	push	{r7, lr}
 8018ee6:	b084      	sub	sp, #16
 8018ee8:	af00      	add	r7, sp, #0
 8018eea:	6078      	str	r0, [r7, #4]
 8018eec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8018eee:	4b29      	ldr	r3, [pc, #164]	; (8018f94 <prvAddCurrentTaskToDelayedList+0xb0>)
 8018ef0:	681b      	ldr	r3, [r3, #0]
 8018ef2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018ef4:	4b28      	ldr	r3, [pc, #160]	; (8018f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8018ef6:	681b      	ldr	r3, [r3, #0]
 8018ef8:	3304      	adds	r3, #4
 8018efa:	4618      	mov	r0, r3
 8018efc:	f7fd fb38 	bl	8016570 <uxListRemove>
 8018f00:	4603      	mov	r3, r0
 8018f02:	2b00      	cmp	r3, #0
 8018f04:	d10b      	bne.n	8018f1e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8018f06:	4b24      	ldr	r3, [pc, #144]	; (8018f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8018f08:	681b      	ldr	r3, [r3, #0]
 8018f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018f0c:	2201      	movs	r2, #1
 8018f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8018f12:	43da      	mvns	r2, r3
 8018f14:	4b21      	ldr	r3, [pc, #132]	; (8018f9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8018f16:	681b      	ldr	r3, [r3, #0]
 8018f18:	4013      	ands	r3, r2
 8018f1a:	4a20      	ldr	r2, [pc, #128]	; (8018f9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8018f1c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8018f1e:	687b      	ldr	r3, [r7, #4]
 8018f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018f24:	d10a      	bne.n	8018f3c <prvAddCurrentTaskToDelayedList+0x58>
 8018f26:	683b      	ldr	r3, [r7, #0]
 8018f28:	2b00      	cmp	r3, #0
 8018f2a:	d007      	beq.n	8018f3c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018f2c:	4b1a      	ldr	r3, [pc, #104]	; (8018f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8018f2e:	681b      	ldr	r3, [r3, #0]
 8018f30:	3304      	adds	r3, #4
 8018f32:	4619      	mov	r1, r3
 8018f34:	481a      	ldr	r0, [pc, #104]	; (8018fa0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8018f36:	f7fd fabe 	bl	80164b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8018f3a:	e026      	b.n	8018f8a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8018f3c:	68fa      	ldr	r2, [r7, #12]
 8018f3e:	687b      	ldr	r3, [r7, #4]
 8018f40:	4413      	add	r3, r2
 8018f42:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8018f44:	4b14      	ldr	r3, [pc, #80]	; (8018f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8018f46:	681b      	ldr	r3, [r3, #0]
 8018f48:	68ba      	ldr	r2, [r7, #8]
 8018f4a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8018f4c:	68ba      	ldr	r2, [r7, #8]
 8018f4e:	68fb      	ldr	r3, [r7, #12]
 8018f50:	429a      	cmp	r2, r3
 8018f52:	d209      	bcs.n	8018f68 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018f54:	4b13      	ldr	r3, [pc, #76]	; (8018fa4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8018f56:	681a      	ldr	r2, [r3, #0]
 8018f58:	4b0f      	ldr	r3, [pc, #60]	; (8018f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8018f5a:	681b      	ldr	r3, [r3, #0]
 8018f5c:	3304      	adds	r3, #4
 8018f5e:	4619      	mov	r1, r3
 8018f60:	4610      	mov	r0, r2
 8018f62:	f7fd facc 	bl	80164fe <vListInsert>
}
 8018f66:	e010      	b.n	8018f8a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8018f68:	4b0f      	ldr	r3, [pc, #60]	; (8018fa8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8018f6a:	681a      	ldr	r2, [r3, #0]
 8018f6c:	4b0a      	ldr	r3, [pc, #40]	; (8018f98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8018f6e:	681b      	ldr	r3, [r3, #0]
 8018f70:	3304      	adds	r3, #4
 8018f72:	4619      	mov	r1, r3
 8018f74:	4610      	mov	r0, r2
 8018f76:	f7fd fac2 	bl	80164fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8018f7a:	4b0c      	ldr	r3, [pc, #48]	; (8018fac <prvAddCurrentTaskToDelayedList+0xc8>)
 8018f7c:	681b      	ldr	r3, [r3, #0]
 8018f7e:	68ba      	ldr	r2, [r7, #8]
 8018f80:	429a      	cmp	r2, r3
 8018f82:	d202      	bcs.n	8018f8a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8018f84:	4a09      	ldr	r2, [pc, #36]	; (8018fac <prvAddCurrentTaskToDelayedList+0xc8>)
 8018f86:	68bb      	ldr	r3, [r7, #8]
 8018f88:	6013      	str	r3, [r2, #0]
}
 8018f8a:	bf00      	nop
 8018f8c:	3710      	adds	r7, #16
 8018f8e:	46bd      	mov	sp, r7
 8018f90:	bd80      	pop	{r7, pc}
 8018f92:	bf00      	nop
 8018f94:	20016b84 	.word	0x20016b84
 8018f98:	20016a80 	.word	0x20016a80
 8018f9c:	20016b88 	.word	0x20016b88
 8018fa0:	20016b6c 	.word	0x20016b6c
 8018fa4:	20016b3c 	.word	0x20016b3c
 8018fa8:	20016b38 	.word	0x20016b38
 8018fac:	20016ba0 	.word	0x20016ba0

08018fb0 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8018fb0:	b580      	push	{r7, lr}
 8018fb2:	b084      	sub	sp, #16
 8018fb4:	af00      	add	r7, sp, #0
 8018fb6:	6078      	str	r0, [r7, #4]
 8018fb8:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8018fba:	f00e fd0f 	bl	80279dc <sys_timeouts_sleeptime>
 8018fbe:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8018fc0:	68fb      	ldr	r3, [r7, #12]
 8018fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018fc6:	d10b      	bne.n	8018fe0 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8018fc8:	4813      	ldr	r0, [pc, #76]	; (8019018 <tcpip_timeouts_mbox_fetch+0x68>)
 8018fca:	f00f fb8e 	bl	80286ea <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8018fce:	2200      	movs	r2, #0
 8018fd0:	6839      	ldr	r1, [r7, #0]
 8018fd2:	6878      	ldr	r0, [r7, #4]
 8018fd4:	f00f fb00 	bl	80285d8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8018fd8:	480f      	ldr	r0, [pc, #60]	; (8019018 <tcpip_timeouts_mbox_fetch+0x68>)
 8018fda:	f00f fb77 	bl	80286cc <sys_mutex_lock>
    return;
 8018fde:	e018      	b.n	8019012 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8018fe0:	68fb      	ldr	r3, [r7, #12]
 8018fe2:	2b00      	cmp	r3, #0
 8018fe4:	d102      	bne.n	8018fec <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8018fe6:	f00e fcc3 	bl	8027970 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8018fea:	e7e6      	b.n	8018fba <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8018fec:	480a      	ldr	r0, [pc, #40]	; (8019018 <tcpip_timeouts_mbox_fetch+0x68>)
 8018fee:	f00f fb7c 	bl	80286ea <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8018ff2:	68fa      	ldr	r2, [r7, #12]
 8018ff4:	6839      	ldr	r1, [r7, #0]
 8018ff6:	6878      	ldr	r0, [r7, #4]
 8018ff8:	f00f faee 	bl	80285d8 <sys_arch_mbox_fetch>
 8018ffc:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8018ffe:	4806      	ldr	r0, [pc, #24]	; (8019018 <tcpip_timeouts_mbox_fetch+0x68>)
 8019000:	f00f fb64 	bl	80286cc <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8019004:	68bb      	ldr	r3, [r7, #8]
 8019006:	f1b3 3fff 	cmp.w	r3, #4294967295
 801900a:	d102      	bne.n	8019012 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801900c:	f00e fcb0 	bl	8027970 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8019010:	e7d3      	b.n	8018fba <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8019012:	3710      	adds	r7, #16
 8019014:	46bd      	mov	sp, r7
 8019016:	bd80      	pop	{r7, pc}
 8019018:	20017494 	.word	0x20017494

0801901c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 801901c:	b580      	push	{r7, lr}
 801901e:	b084      	sub	sp, #16
 8019020:	af00      	add	r7, sp, #0
 8019022:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8019024:	4810      	ldr	r0, [pc, #64]	; (8019068 <tcpip_thread+0x4c>)
 8019026:	f00f fb51 	bl	80286cc <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801902a:	4b10      	ldr	r3, [pc, #64]	; (801906c <tcpip_thread+0x50>)
 801902c:	681b      	ldr	r3, [r3, #0]
 801902e:	2b00      	cmp	r3, #0
 8019030:	d005      	beq.n	801903e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8019032:	4b0e      	ldr	r3, [pc, #56]	; (801906c <tcpip_thread+0x50>)
 8019034:	681b      	ldr	r3, [r3, #0]
 8019036:	4a0e      	ldr	r2, [pc, #56]	; (8019070 <tcpip_thread+0x54>)
 8019038:	6812      	ldr	r2, [r2, #0]
 801903a:	4610      	mov	r0, r2
 801903c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801903e:	f107 030c 	add.w	r3, r7, #12
 8019042:	4619      	mov	r1, r3
 8019044:	480b      	ldr	r0, [pc, #44]	; (8019074 <tcpip_thread+0x58>)
 8019046:	f7ff ffb3 	bl	8018fb0 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801904a:	68fb      	ldr	r3, [r7, #12]
 801904c:	2b00      	cmp	r3, #0
 801904e:	d106      	bne.n	801905e <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8019050:	4b09      	ldr	r3, [pc, #36]	; (8019078 <tcpip_thread+0x5c>)
 8019052:	2291      	movs	r2, #145	; 0x91
 8019054:	4909      	ldr	r1, [pc, #36]	; (801907c <tcpip_thread+0x60>)
 8019056:	480a      	ldr	r0, [pc, #40]	; (8019080 <tcpip_thread+0x64>)
 8019058:	f012 fe62 	bl	802bd20 <iprintf>
      continue;
 801905c:	e003      	b.n	8019066 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801905e:	68fb      	ldr	r3, [r7, #12]
 8019060:	4618      	mov	r0, r3
 8019062:	f000 f80f 	bl	8019084 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8019066:	e7ea      	b.n	801903e <tcpip_thread+0x22>
 8019068:	20017494 	.word	0x20017494
 801906c:	20016bac 	.word	0x20016bac
 8019070:	20016bb0 	.word	0x20016bb0
 8019074:	20016bb4 	.word	0x20016bb4
 8019078:	0802df20 	.word	0x0802df20
 801907c:	0802df50 	.word	0x0802df50
 8019080:	0802df70 	.word	0x0802df70

08019084 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8019084:	b580      	push	{r7, lr}
 8019086:	b082      	sub	sp, #8
 8019088:	af00      	add	r7, sp, #0
 801908a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801908c:	687b      	ldr	r3, [r7, #4]
 801908e:	781b      	ldrb	r3, [r3, #0]
 8019090:	2b01      	cmp	r3, #1
 8019092:	d018      	beq.n	80190c6 <tcpip_thread_handle_msg+0x42>
 8019094:	2b02      	cmp	r3, #2
 8019096:	d021      	beq.n	80190dc <tcpip_thread_handle_msg+0x58>
 8019098:	2b00      	cmp	r3, #0
 801909a:	d126      	bne.n	80190ea <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	68db      	ldr	r3, [r3, #12]
 80190a0:	687a      	ldr	r2, [r7, #4]
 80190a2:	6850      	ldr	r0, [r2, #4]
 80190a4:	687a      	ldr	r2, [r7, #4]
 80190a6:	6892      	ldr	r2, [r2, #8]
 80190a8:	4611      	mov	r1, r2
 80190aa:	4798      	blx	r3
 80190ac:	4603      	mov	r3, r0
 80190ae:	2b00      	cmp	r3, #0
 80190b0:	d004      	beq.n	80190bc <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 80190b2:	687b      	ldr	r3, [r7, #4]
 80190b4:	685b      	ldr	r3, [r3, #4]
 80190b6:	4618      	mov	r0, r3
 80190b8:	f007 fddc 	bl	8020c74 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80190bc:	6879      	ldr	r1, [r7, #4]
 80190be:	2009      	movs	r0, #9
 80190c0:	f006 fef6 	bl	801feb0 <memp_free>
      break;
 80190c4:	e018      	b.n	80190f8 <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80190c6:	687b      	ldr	r3, [r7, #4]
 80190c8:	685b      	ldr	r3, [r3, #4]
 80190ca:	687a      	ldr	r2, [r7, #4]
 80190cc:	6892      	ldr	r2, [r2, #8]
 80190ce:	4610      	mov	r0, r2
 80190d0:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80190d2:	6879      	ldr	r1, [r7, #4]
 80190d4:	2008      	movs	r0, #8
 80190d6:	f006 feeb 	bl	801feb0 <memp_free>
      break;
 80190da:	e00d      	b.n	80190f8 <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80190dc:	687b      	ldr	r3, [r7, #4]
 80190de:	685b      	ldr	r3, [r3, #4]
 80190e0:	687a      	ldr	r2, [r7, #4]
 80190e2:	6892      	ldr	r2, [r2, #8]
 80190e4:	4610      	mov	r0, r2
 80190e6:	4798      	blx	r3
      break;
 80190e8:	e006      	b.n	80190f8 <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80190ea:	4b05      	ldr	r3, [pc, #20]	; (8019100 <tcpip_thread_handle_msg+0x7c>)
 80190ec:	22cf      	movs	r2, #207	; 0xcf
 80190ee:	4905      	ldr	r1, [pc, #20]	; (8019104 <tcpip_thread_handle_msg+0x80>)
 80190f0:	4805      	ldr	r0, [pc, #20]	; (8019108 <tcpip_thread_handle_msg+0x84>)
 80190f2:	f012 fe15 	bl	802bd20 <iprintf>
      break;
 80190f6:	bf00      	nop
  }
}
 80190f8:	bf00      	nop
 80190fa:	3708      	adds	r7, #8
 80190fc:	46bd      	mov	sp, r7
 80190fe:	bd80      	pop	{r7, pc}
 8019100:	0802df20 	.word	0x0802df20
 8019104:	0802df50 	.word	0x0802df50
 8019108:	0802df70 	.word	0x0802df70

0801910c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 801910c:	b580      	push	{r7, lr}
 801910e:	b086      	sub	sp, #24
 8019110:	af00      	add	r7, sp, #0
 8019112:	60f8      	str	r0, [r7, #12]
 8019114:	60b9      	str	r1, [r7, #8]
 8019116:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8019118:	481a      	ldr	r0, [pc, #104]	; (8019184 <tcpip_inpkt+0x78>)
 801911a:	f00f fa9c 	bl	8028656 <sys_mbox_valid>
 801911e:	4603      	mov	r3, r0
 8019120:	2b00      	cmp	r3, #0
 8019122:	d105      	bne.n	8019130 <tcpip_inpkt+0x24>
 8019124:	4b18      	ldr	r3, [pc, #96]	; (8019188 <tcpip_inpkt+0x7c>)
 8019126:	22fc      	movs	r2, #252	; 0xfc
 8019128:	4918      	ldr	r1, [pc, #96]	; (801918c <tcpip_inpkt+0x80>)
 801912a:	4819      	ldr	r0, [pc, #100]	; (8019190 <tcpip_inpkt+0x84>)
 801912c:	f012 fdf8 	bl	802bd20 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8019130:	2009      	movs	r0, #9
 8019132:	f006 fe6b 	bl	801fe0c <memp_malloc>
 8019136:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8019138:	697b      	ldr	r3, [r7, #20]
 801913a:	2b00      	cmp	r3, #0
 801913c:	d102      	bne.n	8019144 <tcpip_inpkt+0x38>
    return ERR_MEM;
 801913e:	f04f 33ff 	mov.w	r3, #4294967295
 8019142:	e01a      	b.n	801917a <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8019144:	697b      	ldr	r3, [r7, #20]
 8019146:	2200      	movs	r2, #0
 8019148:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801914a:	697b      	ldr	r3, [r7, #20]
 801914c:	68fa      	ldr	r2, [r7, #12]
 801914e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8019150:	697b      	ldr	r3, [r7, #20]
 8019152:	68ba      	ldr	r2, [r7, #8]
 8019154:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8019156:	697b      	ldr	r3, [r7, #20]
 8019158:	687a      	ldr	r2, [r7, #4]
 801915a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801915c:	6979      	ldr	r1, [r7, #20]
 801915e:	4809      	ldr	r0, [pc, #36]	; (8019184 <tcpip_inpkt+0x78>)
 8019160:	f00f fa20 	bl	80285a4 <sys_mbox_trypost>
 8019164:	4603      	mov	r3, r0
 8019166:	2b00      	cmp	r3, #0
 8019168:	d006      	beq.n	8019178 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801916a:	6979      	ldr	r1, [r7, #20]
 801916c:	2009      	movs	r0, #9
 801916e:	f006 fe9f 	bl	801feb0 <memp_free>
    return ERR_MEM;
 8019172:	f04f 33ff 	mov.w	r3, #4294967295
 8019176:	e000      	b.n	801917a <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8019178:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801917a:	4618      	mov	r0, r3
 801917c:	3718      	adds	r7, #24
 801917e:	46bd      	mov	sp, r7
 8019180:	bd80      	pop	{r7, pc}
 8019182:	bf00      	nop
 8019184:	20016bb4 	.word	0x20016bb4
 8019188:	0802df20 	.word	0x0802df20
 801918c:	0802df98 	.word	0x0802df98
 8019190:	0802df70 	.word	0x0802df70

08019194 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8019194:	b580      	push	{r7, lr}
 8019196:	b082      	sub	sp, #8
 8019198:	af00      	add	r7, sp, #0
 801919a:	6078      	str	r0, [r7, #4]
 801919c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801919e:	683b      	ldr	r3, [r7, #0]
 80191a0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80191a4:	f003 0318 	and.w	r3, r3, #24
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	d006      	beq.n	80191ba <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80191ac:	4a08      	ldr	r2, [pc, #32]	; (80191d0 <tcpip_input+0x3c>)
 80191ae:	6839      	ldr	r1, [r7, #0]
 80191b0:	6878      	ldr	r0, [r7, #4]
 80191b2:	f7ff ffab 	bl	801910c <tcpip_inpkt>
 80191b6:	4603      	mov	r3, r0
 80191b8:	e005      	b.n	80191c6 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80191ba:	4a06      	ldr	r2, [pc, #24]	; (80191d4 <tcpip_input+0x40>)
 80191bc:	6839      	ldr	r1, [r7, #0]
 80191be:	6878      	ldr	r0, [r7, #4]
 80191c0:	f7ff ffa4 	bl	801910c <tcpip_inpkt>
 80191c4:	4603      	mov	r3, r0
}
 80191c6:	4618      	mov	r0, r3
 80191c8:	3708      	adds	r7, #8
 80191ca:	46bd      	mov	sp, r7
 80191cc:	bd80      	pop	{r7, pc}
 80191ce:	bf00      	nop
 80191d0:	080283b5 	.word	0x080283b5
 80191d4:	0801e081 	.word	0x0801e081

080191d8 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 80191d8:	b580      	push	{r7, lr}
 80191da:	b084      	sub	sp, #16
 80191dc:	af00      	add	r7, sp, #0
 80191de:	6078      	str	r0, [r7, #4]
 80191e0:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80191e2:	4819      	ldr	r0, [pc, #100]	; (8019248 <tcpip_try_callback+0x70>)
 80191e4:	f00f fa37 	bl	8028656 <sys_mbox_valid>
 80191e8:	4603      	mov	r3, r0
 80191ea:	2b00      	cmp	r3, #0
 80191ec:	d106      	bne.n	80191fc <tcpip_try_callback+0x24>
 80191ee:	4b17      	ldr	r3, [pc, #92]	; (801924c <tcpip_try_callback+0x74>)
 80191f0:	f240 125d 	movw	r2, #349	; 0x15d
 80191f4:	4916      	ldr	r1, [pc, #88]	; (8019250 <tcpip_try_callback+0x78>)
 80191f6:	4817      	ldr	r0, [pc, #92]	; (8019254 <tcpip_try_callback+0x7c>)
 80191f8:	f012 fd92 	bl	802bd20 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80191fc:	2008      	movs	r0, #8
 80191fe:	f006 fe05 	bl	801fe0c <memp_malloc>
 8019202:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8019204:	68fb      	ldr	r3, [r7, #12]
 8019206:	2b00      	cmp	r3, #0
 8019208:	d102      	bne.n	8019210 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801920a:	f04f 33ff 	mov.w	r3, #4294967295
 801920e:	e017      	b.n	8019240 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8019210:	68fb      	ldr	r3, [r7, #12]
 8019212:	2201      	movs	r2, #1
 8019214:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8019216:	68fb      	ldr	r3, [r7, #12]
 8019218:	687a      	ldr	r2, [r7, #4]
 801921a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 801921c:	68fb      	ldr	r3, [r7, #12]
 801921e:	683a      	ldr	r2, [r7, #0]
 8019220:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8019222:	68f9      	ldr	r1, [r7, #12]
 8019224:	4808      	ldr	r0, [pc, #32]	; (8019248 <tcpip_try_callback+0x70>)
 8019226:	f00f f9bd 	bl	80285a4 <sys_mbox_trypost>
 801922a:	4603      	mov	r3, r0
 801922c:	2b00      	cmp	r3, #0
 801922e:	d006      	beq.n	801923e <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8019230:	68f9      	ldr	r1, [r7, #12]
 8019232:	2008      	movs	r0, #8
 8019234:	f006 fe3c 	bl	801feb0 <memp_free>
    return ERR_MEM;
 8019238:	f04f 33ff 	mov.w	r3, #4294967295
 801923c:	e000      	b.n	8019240 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801923e:	2300      	movs	r3, #0
}
 8019240:	4618      	mov	r0, r3
 8019242:	3710      	adds	r7, #16
 8019244:	46bd      	mov	sp, r7
 8019246:	bd80      	pop	{r7, pc}
 8019248:	20016bb4 	.word	0x20016bb4
 801924c:	0802df20 	.word	0x0802df20
 8019250:	0802df98 	.word	0x0802df98
 8019254:	0802df70 	.word	0x0802df70

08019258 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8019258:	b580      	push	{r7, lr}
 801925a:	b084      	sub	sp, #16
 801925c:	af02      	add	r7, sp, #8
 801925e:	6078      	str	r0, [r7, #4]
 8019260:	6039      	str	r1, [r7, #0]
  lwip_init();
 8019262:	f003 fac3 	bl	801c7ec <lwip_init>

  tcpip_init_done = initfunc;
 8019266:	4a17      	ldr	r2, [pc, #92]	; (80192c4 <tcpip_init+0x6c>)
 8019268:	687b      	ldr	r3, [r7, #4]
 801926a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801926c:	4a16      	ldr	r2, [pc, #88]	; (80192c8 <tcpip_init+0x70>)
 801926e:	683b      	ldr	r3, [r7, #0]
 8019270:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8019272:	2106      	movs	r1, #6
 8019274:	4815      	ldr	r0, [pc, #84]	; (80192cc <tcpip_init+0x74>)
 8019276:	f00f f973 	bl	8028560 <sys_mbox_new>
 801927a:	4603      	mov	r3, r0
 801927c:	2b00      	cmp	r3, #0
 801927e:	d006      	beq.n	801928e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8019280:	4b13      	ldr	r3, [pc, #76]	; (80192d0 <tcpip_init+0x78>)
 8019282:	f240 2261 	movw	r2, #609	; 0x261
 8019286:	4913      	ldr	r1, [pc, #76]	; (80192d4 <tcpip_init+0x7c>)
 8019288:	4813      	ldr	r0, [pc, #76]	; (80192d8 <tcpip_init+0x80>)
 801928a:	f012 fd49 	bl	802bd20 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801928e:	4813      	ldr	r0, [pc, #76]	; (80192dc <tcpip_init+0x84>)
 8019290:	f00f fa00 	bl	8028694 <sys_mutex_new>
 8019294:	4603      	mov	r3, r0
 8019296:	2b00      	cmp	r3, #0
 8019298:	d006      	beq.n	80192a8 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801929a:	4b0d      	ldr	r3, [pc, #52]	; (80192d0 <tcpip_init+0x78>)
 801929c:	f240 2265 	movw	r2, #613	; 0x265
 80192a0:	490f      	ldr	r1, [pc, #60]	; (80192e0 <tcpip_init+0x88>)
 80192a2:	480d      	ldr	r0, [pc, #52]	; (80192d8 <tcpip_init+0x80>)
 80192a4:	f012 fd3c 	bl	802bd20 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80192a8:	2300      	movs	r3, #0
 80192aa:	9300      	str	r3, [sp, #0]
 80192ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80192b0:	2200      	movs	r2, #0
 80192b2:	490c      	ldr	r1, [pc, #48]	; (80192e4 <tcpip_init+0x8c>)
 80192b4:	480c      	ldr	r0, [pc, #48]	; (80192e8 <tcpip_init+0x90>)
 80192b6:	f00f fa25 	bl	8028704 <sys_thread_new>
}
 80192ba:	bf00      	nop
 80192bc:	3708      	adds	r7, #8
 80192be:	46bd      	mov	sp, r7
 80192c0:	bd80      	pop	{r7, pc}
 80192c2:	bf00      	nop
 80192c4:	20016bac 	.word	0x20016bac
 80192c8:	20016bb0 	.word	0x20016bb0
 80192cc:	20016bb4 	.word	0x20016bb4
 80192d0:	0802df20 	.word	0x0802df20
 80192d4:	0802dfa8 	.word	0x0802dfa8
 80192d8:	0802df70 	.word	0x0802df70
 80192dc:	20017494 	.word	0x20017494
 80192e0:	0802dfcc 	.word	0x0802dfcc
 80192e4:	0801901d 	.word	0x0801901d
 80192e8:	0802dff0 	.word	0x0802dff0

080192ec <httpc_free_state>:
} httpc_state_t;

/** Free http client state and deallocate all resources within */
static err_t
httpc_free_state(httpc_state_t* req)
{
 80192ec:	b580      	push	{r7, lr}
 80192ee:	b084      	sub	sp, #16
 80192f0:	af00      	add	r7, sp, #0
 80192f2:	6078      	str	r0, [r7, #4]
  struct altcp_pcb* tpcb;

  if (req->request != NULL) {
 80192f4:	687b      	ldr	r3, [r7, #4]
 80192f6:	691b      	ldr	r3, [r3, #16]
 80192f8:	2b00      	cmp	r3, #0
 80192fa:	d007      	beq.n	801930c <httpc_free_state+0x20>
    pbuf_free(req->request);
 80192fc:	687b      	ldr	r3, [r7, #4]
 80192fe:	691b      	ldr	r3, [r3, #16]
 8019300:	4618      	mov	r0, r3
 8019302:	f007 fcb7 	bl	8020c74 <pbuf_free>
    req->request = NULL;
 8019306:	687b      	ldr	r3, [r7, #4]
 8019308:	2200      	movs	r2, #0
 801930a:	611a      	str	r2, [r3, #16]
  }
  if (req->rx_hdrs != NULL) {
 801930c:	687b      	ldr	r3, [r7, #4]
 801930e:	695b      	ldr	r3, [r3, #20]
 8019310:	2b00      	cmp	r3, #0
 8019312:	d007      	beq.n	8019324 <httpc_free_state+0x38>
    pbuf_free(req->rx_hdrs);
 8019314:	687b      	ldr	r3, [r7, #4]
 8019316:	695b      	ldr	r3, [r3, #20]
 8019318:	4618      	mov	r0, r3
 801931a:	f007 fcab 	bl	8020c74 <pbuf_free>
    req->rx_hdrs = NULL;
 801931e:	687b      	ldr	r3, [r7, #4]
 8019320:	2200      	movs	r2, #0
 8019322:	615a      	str	r2, [r3, #20]
  }

  tpcb = req->pcb;
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	681b      	ldr	r3, [r3, #0]
 8019328:	60fb      	str	r3, [r7, #12]
  mem_free(req);
 801932a:	6878      	ldr	r0, [r7, #4]
 801932c:	f006 fa2a 	bl	801f784 <mem_free>
  req = NULL;
 8019330:	2300      	movs	r3, #0
 8019332:	607b      	str	r3, [r7, #4]

  if (tpcb != NULL) {
 8019334:	68fb      	ldr	r3, [r7, #12]
 8019336:	2b00      	cmp	r3, #0
 8019338:	d023      	beq.n	8019382 <httpc_free_state+0x96>
    err_t r;
    altcp_arg(tpcb, NULL);
 801933a:	2100      	movs	r1, #0
 801933c:	68f8      	ldr	r0, [r7, #12]
 801933e:	f009 fd37 	bl	8022db0 <tcp_arg>
    altcp_recv(tpcb, NULL);
 8019342:	2100      	movs	r1, #0
 8019344:	68f8      	ldr	r0, [r7, #12]
 8019346:	f009 fd45 	bl	8022dd4 <tcp_recv>
    altcp_err(tpcb, NULL);
 801934a:	2100      	movs	r1, #0
 801934c:	68f8      	ldr	r0, [r7, #12]
 801934e:	f009 fd85 	bl	8022e5c <tcp_err>
    altcp_poll(tpcb, NULL, 0);
 8019352:	2200      	movs	r2, #0
 8019354:	2100      	movs	r1, #0
 8019356:	68f8      	ldr	r0, [r7, #12]
 8019358:	f009 fda2 	bl	8022ea0 <tcp_poll>
    altcp_sent(tpcb, NULL);
 801935c:	2100      	movs	r1, #0
 801935e:	68f8      	ldr	r0, [r7, #12]
 8019360:	f009 fd5a 	bl	8022e18 <tcp_sent>
    r = altcp_close(tpcb);
 8019364:	68f8      	ldr	r0, [r7, #12]
 8019366:	f008 fb57 	bl	8021a18 <tcp_close>
 801936a:	4603      	mov	r3, r0
 801936c:	72fb      	strb	r3, [r7, #11]
    if (r != ERR_OK) {
 801936e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8019372:	2b00      	cmp	r3, #0
 8019374:	d005      	beq.n	8019382 <httpc_free_state+0x96>
      altcp_abort(tpcb);
 8019376:	68f8      	ldr	r0, [r7, #12]
 8019378:	f008 fc38 	bl	8021bec <tcp_abort>
      return ERR_ABRT;
 801937c:	f06f 030c 	mvn.w	r3, #12
 8019380:	e000      	b.n	8019384 <httpc_free_state+0x98>
    }
  }
  return ERR_OK;
 8019382:	2300      	movs	r3, #0
}
 8019384:	4618      	mov	r0, r3
 8019386:	3710      	adds	r7, #16
 8019388:	46bd      	mov	sp, r7
 801938a:	bd80      	pop	{r7, pc}

0801938c <httpc_close>:

/** Close the connection: call finished callback and free the state */
static err_t
httpc_close(httpc_state_t* req, httpc_result_t result, u32_t server_response, err_t err)
{
 801938c:	b590      	push	{r4, r7, lr}
 801938e:	b087      	sub	sp, #28
 8019390:	af02      	add	r7, sp, #8
 8019392:	60f8      	str	r0, [r7, #12]
 8019394:	607a      	str	r2, [r7, #4]
 8019396:	461a      	mov	r2, r3
 8019398:	460b      	mov	r3, r1
 801939a:	72fb      	strb	r3, [r7, #11]
 801939c:	4613      	mov	r3, r2
 801939e:	72bb      	strb	r3, [r7, #10]
  if (req != NULL) {
 80193a0:	68fb      	ldr	r3, [r7, #12]
 80193a2:	2b00      	cmp	r3, #0
 80193a4:	d01a      	beq.n	80193dc <httpc_close+0x50>
    if (req->conn_settings != NULL) {
 80193a6:	68fb      	ldr	r3, [r7, #12]
 80193a8:	6a1b      	ldr	r3, [r3, #32]
 80193aa:	2b00      	cmp	r3, #0
 80193ac:	d011      	beq.n	80193d2 <httpc_close+0x46>
      if (req->conn_settings->result_fn != NULL) {
 80193ae:	68fb      	ldr	r3, [r7, #12]
 80193b0:	6a1b      	ldr	r3, [r3, #32]
 80193b2:	689b      	ldr	r3, [r3, #8]
 80193b4:	2b00      	cmp	r3, #0
 80193b6:	d00c      	beq.n	80193d2 <httpc_close+0x46>
        req->conn_settings->result_fn(req->callback_arg, result, req->rx_content_len, server_response, err);
 80193b8:	68fb      	ldr	r3, [r7, #12]
 80193ba:	6a1b      	ldr	r3, [r3, #32]
 80193bc:	689c      	ldr	r4, [r3, #8]
 80193be:	68fb      	ldr	r3, [r7, #12]
 80193c0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80193c2:	68fb      	ldr	r3, [r7, #12]
 80193c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80193c6:	7af9      	ldrb	r1, [r7, #11]
 80193c8:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80193cc:	9300      	str	r3, [sp, #0]
 80193ce:	687b      	ldr	r3, [r7, #4]
 80193d0:	47a0      	blx	r4
      }
    }
    return httpc_free_state(req);
 80193d2:	68f8      	ldr	r0, [r7, #12]
 80193d4:	f7ff ff8a 	bl	80192ec <httpc_free_state>
 80193d8:	4603      	mov	r3, r0
 80193da:	e000      	b.n	80193de <httpc_close+0x52>
  }
  return ERR_OK;
 80193dc:	2300      	movs	r3, #0
}
 80193de:	4618      	mov	r0, r3
 80193e0:	3714      	adds	r7, #20
 80193e2:	46bd      	mov	sp, r7
 80193e4:	bd90      	pop	{r4, r7, pc}
	...

080193e8 <http_parse_response_status>:

/** Parse http header response line 1 */
static err_t
http_parse_response_status(struct pbuf *p, u16_t *http_version, u16_t *http_status, u16_t *http_status_str_offset)
{
 80193e8:	b580      	push	{r7, lr}
 80193ea:	b08c      	sub	sp, #48	; 0x30
 80193ec:	af00      	add	r7, sp, #0
 80193ee:	60f8      	str	r0, [r7, #12]
 80193f0:	60b9      	str	r1, [r7, #8]
 80193f2:	607a      	str	r2, [r7, #4]
 80193f4:	603b      	str	r3, [r7, #0]
  u16_t end1 = pbuf_memfind(p, "\r\n", 2, 0);
 80193f6:	2300      	movs	r3, #0
 80193f8:	2202      	movs	r2, #2
 80193fa:	4948      	ldr	r1, [pc, #288]	; (801951c <http_parse_response_status+0x134>)
 80193fc:	68f8      	ldr	r0, [r7, #12]
 80193fe:	f008 f8ce 	bl	802159e <pbuf_memfind>
 8019402:	4603      	mov	r3, r0
 8019404:	857b      	strh	r3, [r7, #42]	; 0x2a
  if (end1 != 0xFFFF) {
 8019406:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8019408:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801940c:	4293      	cmp	r3, r2
 801940e:	d07e      	beq.n	801950e <http_parse_response_status+0x126>
    /* get parts of first line */
    u16_t space1, space2;
    space1 = pbuf_memfind(p, " ", 1, 0);
 8019410:	2300      	movs	r3, #0
 8019412:	2201      	movs	r2, #1
 8019414:	4942      	ldr	r1, [pc, #264]	; (8019520 <http_parse_response_status+0x138>)
 8019416:	68f8      	ldr	r0, [r7, #12]
 8019418:	f008 f8c1 	bl	802159e <pbuf_memfind>
 801941c:	4603      	mov	r3, r0
 801941e:	853b      	strh	r3, [r7, #40]	; 0x28
    if (space1 != 0xFFFF) {
 8019420:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019422:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019426:	4293      	cmp	r3, r2
 8019428:	d071      	beq.n	801950e <http_parse_response_status+0x126>
      if ((pbuf_memcmp(p, 0, "HTTP/", 5) == 0)  && (pbuf_get_at(p, 6) == '.')) {
 801942a:	2305      	movs	r3, #5
 801942c:	4a3d      	ldr	r2, [pc, #244]	; (8019524 <http_parse_response_status+0x13c>)
 801942e:	2100      	movs	r1, #0
 8019430:	68f8      	ldr	r0, [r7, #12]
 8019432:	f008 f85c 	bl	80214ee <pbuf_memcmp>
 8019436:	4603      	mov	r3, r0
 8019438:	2b00      	cmp	r3, #0
 801943a:	d168      	bne.n	801950e <http_parse_response_status+0x126>
 801943c:	2106      	movs	r1, #6
 801943e:	68f8      	ldr	r0, [r7, #12]
 8019440:	f007 fffa 	bl	8021438 <pbuf_get_at>
 8019444:	4603      	mov	r3, r0
 8019446:	2b2e      	cmp	r3, #46	; 0x2e
 8019448:	d161      	bne.n	801950e <http_parse_response_status+0x126>
        char status_num[10];
        size_t status_num_len;
        /* parse http version */
        u16_t version = pbuf_get_at(p, 5) - '0';
 801944a:	2105      	movs	r1, #5
 801944c:	68f8      	ldr	r0, [r7, #12]
 801944e:	f007 fff3 	bl	8021438 <pbuf_get_at>
 8019452:	4603      	mov	r3, r0
 8019454:	b29b      	uxth	r3, r3
 8019456:	3b30      	subs	r3, #48	; 0x30
 8019458:	84fb      	strh	r3, [r7, #38]	; 0x26
        version <<= 8;
 801945a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801945c:	021b      	lsls	r3, r3, #8
 801945e:	84fb      	strh	r3, [r7, #38]	; 0x26
        version |= pbuf_get_at(p, 7) - '0';
 8019460:	2107      	movs	r1, #7
 8019462:	68f8      	ldr	r0, [r7, #12]
 8019464:	f007 ffe8 	bl	8021438 <pbuf_get_at>
 8019468:	4603      	mov	r3, r0
 801946a:	3b30      	subs	r3, #48	; 0x30
 801946c:	b21a      	sxth	r2, r3
 801946e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8019472:	4313      	orrs	r3, r2
 8019474:	b21b      	sxth	r3, r3
 8019476:	84fb      	strh	r3, [r7, #38]	; 0x26
        *http_version = version;
 8019478:	68bb      	ldr	r3, [r7, #8]
 801947a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801947c:	801a      	strh	r2, [r3, #0]

        /* parse http status number */
        space2 = pbuf_memfind(p, " ", 1, space1 + 1);
 801947e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019480:	3301      	adds	r3, #1
 8019482:	b29b      	uxth	r3, r3
 8019484:	2201      	movs	r2, #1
 8019486:	4926      	ldr	r1, [pc, #152]	; (8019520 <http_parse_response_status+0x138>)
 8019488:	68f8      	ldr	r0, [r7, #12]
 801948a:	f008 f888 	bl	802159e <pbuf_memfind>
 801948e:	4603      	mov	r3, r0
 8019490:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (space2 != 0xFFFF) {
 8019492:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019494:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019498:	4293      	cmp	r3, r2
 801949a:	d00a      	beq.n	80194b2 <http_parse_response_status+0xca>
          *http_status_str_offset = space2 + 1;
 801949c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801949e:	3301      	adds	r3, #1
 80194a0:	b29a      	uxth	r2, r3
 80194a2:	683b      	ldr	r3, [r7, #0]
 80194a4:	801a      	strh	r2, [r3, #0]
          status_num_len = space2 - space1 - 1;
 80194a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80194a8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80194aa:	1ad3      	subs	r3, r2, r3
 80194ac:	3b01      	subs	r3, #1
 80194ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80194b0:	e004      	b.n	80194bc <http_parse_response_status+0xd4>
        } else {
          status_num_len = end1 - space1 - 1;
 80194b2:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 80194b4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80194b6:	1ad3      	subs	r3, r2, r3
 80194b8:	3b01      	subs	r3, #1
 80194ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        memset(status_num, 0, sizeof(status_num));
 80194bc:	f107 0314 	add.w	r3, r7, #20
 80194c0:	220a      	movs	r2, #10
 80194c2:	2100      	movs	r1, #0
 80194c4:	4618      	mov	r0, r3
 80194c6:	f012 f9c7 	bl	802b858 <memset>
        if (pbuf_copy_partial(p, status_num, (u16_t)status_num_len, space1 + 1) == status_num_len) {
 80194ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80194cc:	b29a      	uxth	r2, r3
 80194ce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80194d0:	3301      	adds	r3, #1
 80194d2:	b29b      	uxth	r3, r3
 80194d4:	f107 0114 	add.w	r1, r7, #20
 80194d8:	68f8      	ldr	r0, [r7, #12]
 80194da:	f007 fdd1 	bl	8021080 <pbuf_copy_partial>
 80194de:	4603      	mov	r3, r0
 80194e0:	461a      	mov	r2, r3
 80194e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80194e4:	429a      	cmp	r2, r3
 80194e6:	d112      	bne.n	801950e <http_parse_response_status+0x126>
          int status = atoi(status_num);
 80194e8:	f107 0314 	add.w	r3, r7, #20
 80194ec:	4618      	mov	r0, r3
 80194ee:	f012 f932 	bl	802b756 <atoi>
 80194f2:	6238      	str	r0, [r7, #32]
          if ((status > 0) && (status <= 0xFFFF)) {
 80194f4:	6a3b      	ldr	r3, [r7, #32]
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	dd09      	ble.n	801950e <http_parse_response_status+0x126>
 80194fa:	6a3b      	ldr	r3, [r7, #32]
 80194fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019500:	da05      	bge.n	801950e <http_parse_response_status+0x126>
            *http_status = (u16_t)status;
 8019502:	6a3b      	ldr	r3, [r7, #32]
 8019504:	b29a      	uxth	r2, r3
 8019506:	687b      	ldr	r3, [r7, #4]
 8019508:	801a      	strh	r2, [r3, #0]
            return ERR_OK;
 801950a:	2300      	movs	r3, #0
 801950c:	e001      	b.n	8019512 <http_parse_response_status+0x12a>
          }
        }
      }
    }
  }
  return ERR_VAL;
 801950e:	f06f 0305 	mvn.w	r3, #5
}
 8019512:	4618      	mov	r0, r3
 8019514:	3730      	adds	r7, #48	; 0x30
 8019516:	46bd      	mov	sp, r7
 8019518:	bd80      	pop	{r7, pc}
 801951a:	bf00      	nop
 801951c:	0802e000 	.word	0x0802e000
 8019520:	0802e004 	.word	0x0802e004
 8019524:	0802e008 	.word	0x0802e008

08019528 <http_wait_headers>:

/** Wait for all headers to be received, return its length and content-length (if available) */
static err_t
http_wait_headers(struct pbuf *p, u32_t *content_length, u16_t *total_header_len)
{
 8019528:	b580      	push	{r7, lr}
 801952a:	b08c      	sub	sp, #48	; 0x30
 801952c:	af00      	add	r7, sp, #0
 801952e:	60f8      	str	r0, [r7, #12]
 8019530:	60b9      	str	r1, [r7, #8]
 8019532:	607a      	str	r2, [r7, #4]
  u16_t end1 = pbuf_memfind(p, "\r\n\r\n", 4, 0);
 8019534:	2300      	movs	r3, #0
 8019536:	2204      	movs	r2, #4
 8019538:	4930      	ldr	r1, [pc, #192]	; (80195fc <http_wait_headers+0xd4>)
 801953a:	68f8      	ldr	r0, [r7, #12]
 801953c:	f008 f82f 	bl	802159e <pbuf_memfind>
 8019540:	4603      	mov	r3, r0
 8019542:	85fb      	strh	r3, [r7, #46]	; 0x2e
  if (end1 < (0xFFFF - 2)) {
 8019544:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8019546:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 801954a:	4293      	cmp	r3, r2
 801954c:	d84f      	bhi.n	80195ee <http_wait_headers+0xc6>
    /* all headers received */
    /* check if we have a content length (@todo: case insensitive?) */
    u16_t content_len_hdr;
    *content_length = HTTPC_CONTENT_LEN_INVALID;
 801954e:	68bb      	ldr	r3, [r7, #8]
 8019550:	f04f 32ff 	mov.w	r2, #4294967295
 8019554:	601a      	str	r2, [r3, #0]
    *total_header_len = end1 + 4;
 8019556:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8019558:	3304      	adds	r3, #4
 801955a:	b29a      	uxth	r2, r3
 801955c:	687b      	ldr	r3, [r7, #4]
 801955e:	801a      	strh	r2, [r3, #0]

    content_len_hdr = pbuf_memfind(p, "Content-Length: ", 16, 0);
 8019560:	2300      	movs	r3, #0
 8019562:	2210      	movs	r2, #16
 8019564:	4926      	ldr	r1, [pc, #152]	; (8019600 <http_wait_headers+0xd8>)
 8019566:	68f8      	ldr	r0, [r7, #12]
 8019568:	f008 f819 	bl	802159e <pbuf_memfind>
 801956c:	4603      	mov	r3, r0
 801956e:	85bb      	strh	r3, [r7, #44]	; 0x2c
    if (content_len_hdr != 0xFFFF) {
 8019570:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8019572:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019576:	4293      	cmp	r3, r2
 8019578:	d037      	beq.n	80195ea <http_wait_headers+0xc2>
      u16_t content_len_line_end = pbuf_memfind(p, "\r\n", 2, content_len_hdr);
 801957a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801957c:	2202      	movs	r2, #2
 801957e:	4921      	ldr	r1, [pc, #132]	; (8019604 <http_wait_headers+0xdc>)
 8019580:	68f8      	ldr	r0, [r7, #12]
 8019582:	f008 f80c 	bl	802159e <pbuf_memfind>
 8019586:	4603      	mov	r3, r0
 8019588:	857b      	strh	r3, [r7, #42]	; 0x2a
      if (content_len_line_end != 0xFFFF) {
 801958a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801958c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019590:	4293      	cmp	r3, r2
 8019592:	d02a      	beq.n	80195ea <http_wait_headers+0xc2>
        char content_len_num[16];
        u16_t content_len_num_len = (u16_t)(content_len_line_end - content_len_hdr - 16);
 8019594:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8019596:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8019598:	1ad3      	subs	r3, r2, r3
 801959a:	b29b      	uxth	r3, r3
 801959c:	3b10      	subs	r3, #16
 801959e:	853b      	strh	r3, [r7, #40]	; 0x28
        memset(content_len_num, 0, sizeof(content_len_num));
 80195a0:	f107 0314 	add.w	r3, r7, #20
 80195a4:	2210      	movs	r2, #16
 80195a6:	2100      	movs	r1, #0
 80195a8:	4618      	mov	r0, r3
 80195aa:	f012 f955 	bl	802b858 <memset>
        if (pbuf_copy_partial(p, content_len_num, content_len_num_len, content_len_hdr + 16) == content_len_num_len) {
 80195ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80195b0:	3310      	adds	r3, #16
 80195b2:	b29b      	uxth	r3, r3
 80195b4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80195b6:	f107 0114 	add.w	r1, r7, #20
 80195ba:	68f8      	ldr	r0, [r7, #12]
 80195bc:	f007 fd60 	bl	8021080 <pbuf_copy_partial>
 80195c0:	4603      	mov	r3, r0
 80195c2:	461a      	mov	r2, r3
 80195c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80195c6:	4293      	cmp	r3, r2
 80195c8:	d10f      	bne.n	80195ea <http_wait_headers+0xc2>
          int len = atoi(content_len_num);
 80195ca:	f107 0314 	add.w	r3, r7, #20
 80195ce:	4618      	mov	r0, r3
 80195d0:	f012 f8c1 	bl	802b756 <atoi>
 80195d4:	6278      	str	r0, [r7, #36]	; 0x24
          if ((len >= 0) && ((u32_t)len < HTTPC_CONTENT_LEN_INVALID)) {
 80195d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195d8:	2b00      	cmp	r3, #0
 80195da:	db06      	blt.n	80195ea <http_wait_headers+0xc2>
 80195dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80195e2:	d002      	beq.n	80195ea <http_wait_headers+0xc2>
            *content_length = (u32_t)len;
 80195e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80195e6:	68bb      	ldr	r3, [r7, #8]
 80195e8:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
    return ERR_OK;
 80195ea:	2300      	movs	r3, #0
 80195ec:	e001      	b.n	80195f2 <http_wait_headers+0xca>
  }
  return ERR_VAL;
 80195ee:	f06f 0305 	mvn.w	r3, #5
}
 80195f2:	4618      	mov	r0, r3
 80195f4:	3730      	adds	r7, #48	; 0x30
 80195f6:	46bd      	mov	sp, r7
 80195f8:	bd80      	pop	{r7, pc}
 80195fa:	bf00      	nop
 80195fc:	0802e010 	.word	0x0802e010
 8019600:	0802e018 	.word	0x0802e018
 8019604:	0802e000 	.word	0x0802e000

08019608 <httpc_tcp_recv>:

/** http client tcp recv callback */
static err_t
httpc_tcp_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t r)
{
 8019608:	b590      	push	{r4, r7, lr}
 801960a:	b08d      	sub	sp, #52	; 0x34
 801960c:	af02      	add	r7, sp, #8
 801960e:	60f8      	str	r0, [r7, #12]
 8019610:	60b9      	str	r1, [r7, #8]
 8019612:	607a      	str	r2, [r7, #4]
 8019614:	70fb      	strb	r3, [r7, #3]
  httpc_state_t* req = (httpc_state_t*)arg;
 8019616:	68fb      	ldr	r3, [r7, #12]
 8019618:	623b      	str	r3, [r7, #32]
  LWIP_UNUSED_ARG(r);

  if (p == NULL) {
 801961a:	687b      	ldr	r3, [r7, #4]
 801961c:	2b00      	cmp	r3, #0
 801961e:	d125      	bne.n	801966c <httpc_tcp_recv+0x64>
    httpc_result_t result;
    if (req->parse_state != HTTPC_PARSE_RX_DATA) {
 8019620:	6a3b      	ldr	r3, [r7, #32]
 8019622:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019626:	2b02      	cmp	r3, #2
 8019628:	d003      	beq.n	8019632 <httpc_tcp_recv+0x2a>
      /* did not get RX data yet */
      result = HTTPC_RESULT_ERR_CLOSED;
 801962a:	2304      	movs	r3, #4
 801962c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019630:	e011      	b.n	8019656 <httpc_tcp_recv+0x4e>
    } else if ((req->hdr_content_len != HTTPC_CONTENT_LEN_INVALID) &&
 8019632:	6a3b      	ldr	r3, [r7, #32]
 8019634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019636:	f1b3 3fff 	cmp.w	r3, #4294967295
 801963a:	d009      	beq.n	8019650 <httpc_tcp_recv+0x48>
      (req->hdr_content_len != req->rx_content_len)) {
 801963c:	6a3b      	ldr	r3, [r7, #32]
 801963e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019640:	6a3b      	ldr	r3, [r7, #32]
 8019642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    } else if ((req->hdr_content_len != HTTPC_CONTENT_LEN_INVALID) &&
 8019644:	429a      	cmp	r2, r3
 8019646:	d003      	beq.n	8019650 <httpc_tcp_recv+0x48>
      /* header has been received with content length but not all data received */
      result = HTTPC_RESULT_ERR_CONTENT_LEN;
 8019648:	2309      	movs	r3, #9
 801964a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801964e:	e002      	b.n	8019656 <httpc_tcp_recv+0x4e>
    } else {
      /* receiving data and either all data received or no content length header */
      result = HTTPC_RESULT_OK;
 8019650:	2300      	movs	r3, #0
 8019652:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    return httpc_close(req, result, req->rx_status, ERR_OK);
 8019656:	6a3b      	ldr	r3, [r7, #32]
 8019658:	8b5b      	ldrh	r3, [r3, #26]
 801965a:	461a      	mov	r2, r3
 801965c:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8019660:	2300      	movs	r3, #0
 8019662:	6a38      	ldr	r0, [r7, #32]
 8019664:	f7ff fe92 	bl	801938c <httpc_close>
 8019668:	4603      	mov	r3, r0
 801966a:	e0a7      	b.n	80197bc <httpc_tcp_recv+0x1b4>
  }
  if (req->parse_state != HTTPC_PARSE_RX_DATA) {
 801966c:	6a3b      	ldr	r3, [r7, #32]
 801966e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019672:	2b02      	cmp	r3, #2
 8019674:	d07a      	beq.n	801976c <httpc_tcp_recv+0x164>
    if (req->rx_hdrs == NULL) {
 8019676:	6a3b      	ldr	r3, [r7, #32]
 8019678:	695b      	ldr	r3, [r3, #20]
 801967a:	2b00      	cmp	r3, #0
 801967c:	d103      	bne.n	8019686 <httpc_tcp_recv+0x7e>
      req->rx_hdrs = p;
 801967e:	6a3b      	ldr	r3, [r7, #32]
 8019680:	687a      	ldr	r2, [r7, #4]
 8019682:	615a      	str	r2, [r3, #20]
 8019684:	e005      	b.n	8019692 <httpc_tcp_recv+0x8a>
    } else {
      pbuf_cat(req->rx_hdrs, p);
 8019686:	6a3b      	ldr	r3, [r7, #32]
 8019688:	695b      	ldr	r3, [r3, #20]
 801968a:	6879      	ldr	r1, [r7, #4]
 801968c:	4618      	mov	r0, r3
 801968e:	f007 fbbf 	bl	8020e10 <pbuf_cat>
    }
    if (req->parse_state == HTTPC_PARSE_WAIT_FIRST_LINE) {
 8019692:	6a3b      	ldr	r3, [r7, #32]
 8019694:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019698:	2b00      	cmp	r3, #0
 801969a:	d115      	bne.n	80196c8 <httpc_tcp_recv+0xc0>
      u16_t status_str_off;
      err_t err = http_parse_response_status(req->rx_hdrs, &req->rx_http_version, &req->rx_status, &status_str_off);
 801969c:	6a3b      	ldr	r3, [r7, #32]
 801969e:	6958      	ldr	r0, [r3, #20]
 80196a0:	6a3b      	ldr	r3, [r7, #32]
 80196a2:	f103 0118 	add.w	r1, r3, #24
 80196a6:	6a3b      	ldr	r3, [r7, #32]
 80196a8:	f103 021a 	add.w	r2, r3, #26
 80196ac:	f107 0316 	add.w	r3, r7, #22
 80196b0:	f7ff fe9a 	bl	80193e8 <http_parse_response_status>
 80196b4:	4603      	mov	r3, r0
 80196b6:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 80196b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80196bc:	2b00      	cmp	r3, #0
 80196be:	d103      	bne.n	80196c8 <httpc_tcp_recv+0xc0>
        /* don't care status string */
        req->parse_state = HTTPC_PARSE_WAIT_HEADERS;
 80196c0:	6a3b      	ldr	r3, [r7, #32]
 80196c2:	2201      	movs	r2, #1
 80196c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
    }
    if (req->parse_state == HTTPC_PARSE_WAIT_HEADERS) {
 80196c8:	6a3b      	ldr	r3, [r7, #32]
 80196ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80196ce:	2b01      	cmp	r3, #1
 80196d0:	d14c      	bne.n	801976c <httpc_tcp_recv+0x164>
      u16_t total_header_len;
      err_t err = http_wait_headers(req->rx_hdrs, &req->hdr_content_len, &total_header_len);
 80196d2:	6a3b      	ldr	r3, [r7, #32]
 80196d4:	6958      	ldr	r0, [r3, #20]
 80196d6:	6a3b      	ldr	r3, [r7, #32]
 80196d8:	332c      	adds	r3, #44	; 0x2c
 80196da:	f107 0214 	add.w	r2, r7, #20
 80196de:	4619      	mov	r1, r3
 80196e0:	f7ff ff22 	bl	8019528 <http_wait_headers>
 80196e4:	4603      	mov	r3, r0
 80196e6:	77bb      	strb	r3, [r7, #30]
      if (err == ERR_OK) {
 80196e8:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	d13d      	bne.n	801976c <httpc_tcp_recv+0x164>
        struct pbuf *q;
        /* full header received, send window update for header bytes and call into client callback */
        altcp_recved(pcb, total_header_len);
 80196f0:	8abb      	ldrh	r3, [r7, #20]
 80196f2:	4619      	mov	r1, r3
 80196f4:	68b8      	ldr	r0, [r7, #8]
 80196f6:	f008 fb79 	bl	8021dec <tcp_recved>
        if (req->conn_settings) {
 80196fa:	6a3b      	ldr	r3, [r7, #32]
 80196fc:	6a1b      	ldr	r3, [r3, #32]
 80196fe:	2b00      	cmp	r3, #0
 8019700:	d023      	beq.n	801974a <httpc_tcp_recv+0x142>
          if (req->conn_settings->headers_done_fn) {
 8019702:	6a3b      	ldr	r3, [r7, #32]
 8019704:	6a1b      	ldr	r3, [r3, #32]
 8019706:	68db      	ldr	r3, [r3, #12]
 8019708:	2b00      	cmp	r3, #0
 801970a:	d01e      	beq.n	801974a <httpc_tcp_recv+0x142>
            err = req->conn_settings->headers_done_fn(req, req->callback_arg, req->rx_hdrs, total_header_len, req->hdr_content_len);
 801970c:	6a3b      	ldr	r3, [r7, #32]
 801970e:	6a1b      	ldr	r3, [r3, #32]
 8019710:	68dc      	ldr	r4, [r3, #12]
 8019712:	6a3b      	ldr	r3, [r7, #32]
 8019714:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8019716:	6a3b      	ldr	r3, [r7, #32]
 8019718:	695a      	ldr	r2, [r3, #20]
 801971a:	8ab8      	ldrh	r0, [r7, #20]
 801971c:	6a3b      	ldr	r3, [r7, #32]
 801971e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019720:	9300      	str	r3, [sp, #0]
 8019722:	4603      	mov	r3, r0
 8019724:	6a38      	ldr	r0, [r7, #32]
 8019726:	47a0      	blx	r4
 8019728:	4603      	mov	r3, r0
 801972a:	77bb      	strb	r3, [r7, #30]
            if (err != ERR_OK) {
 801972c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8019730:	2b00      	cmp	r3, #0
 8019732:	d00a      	beq.n	801974a <httpc_tcp_recv+0x142>
              return httpc_close(req, HTTPC_RESULT_LOCAL_ABORT, req->rx_status, err);
 8019734:	6a3b      	ldr	r3, [r7, #32]
 8019736:	8b5b      	ldrh	r3, [r3, #26]
 8019738:	461a      	mov	r2, r3
 801973a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801973e:	2108      	movs	r1, #8
 8019740:	6a38      	ldr	r0, [r7, #32]
 8019742:	f7ff fe23 	bl	801938c <httpc_close>
 8019746:	4603      	mov	r3, r0
 8019748:	e038      	b.n	80197bc <httpc_tcp_recv+0x1b4>
            }
          }
        }
        /* hide header bytes in pbuf */
        q = pbuf_free_header(req->rx_hdrs, total_header_len);
 801974a:	6a3b      	ldr	r3, [r7, #32]
 801974c:	695b      	ldr	r3, [r3, #20]
 801974e:	8aba      	ldrh	r2, [r7, #20]
 8019750:	4611      	mov	r1, r2
 8019752:	4618      	mov	r0, r3
 8019754:	f007 fa5b 	bl	8020c0e <pbuf_free_header>
 8019758:	61b8      	str	r0, [r7, #24]
        p = q;
 801975a:	69bb      	ldr	r3, [r7, #24]
 801975c:	607b      	str	r3, [r7, #4]
        req->rx_hdrs = NULL;
 801975e:	6a3b      	ldr	r3, [r7, #32]
 8019760:	2200      	movs	r2, #0
 8019762:	615a      	str	r2, [r3, #20]
        /* go on with data */
        req->parse_state = HTTPC_PARSE_RX_DATA;
 8019764:	6a3b      	ldr	r3, [r7, #32]
 8019766:	2202      	movs	r2, #2
 8019768:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
    }
  }
  if ((p != NULL) && (req->parse_state == HTTPC_PARSE_RX_DATA)) {
 801976c:	687b      	ldr	r3, [r7, #4]
 801976e:	2b00      	cmp	r3, #0
 8019770:	d023      	beq.n	80197ba <httpc_tcp_recv+0x1b2>
 8019772:	6a3b      	ldr	r3, [r7, #32]
 8019774:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8019778:	2b02      	cmp	r3, #2
 801977a:	d11e      	bne.n	80197ba <httpc_tcp_recv+0x1b2>
    req->rx_content_len += p->tot_len;
 801977c:	6a3b      	ldr	r3, [r7, #32]
 801977e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019780:	687a      	ldr	r2, [r7, #4]
 8019782:	8912      	ldrh	r2, [r2, #8]
 8019784:	441a      	add	r2, r3
 8019786:	6a3b      	ldr	r3, [r7, #32]
 8019788:	629a      	str	r2, [r3, #40]	; 0x28
    if (req->recv_fn != NULL) {
 801978a:	6a3b      	ldr	r3, [r7, #32]
 801978c:	69db      	ldr	r3, [r3, #28]
 801978e:	2b00      	cmp	r3, #0
 8019790:	d00a      	beq.n	80197a8 <httpc_tcp_recv+0x1a0>
      /* directly return here: the connection migth already be aborted from the callback! */
      return req->recv_fn(req->callback_arg, pcb, p, r);
 8019792:	6a3b      	ldr	r3, [r7, #32]
 8019794:	69dc      	ldr	r4, [r3, #28]
 8019796:	6a3b      	ldr	r3, [r7, #32]
 8019798:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801979a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801979e:	687a      	ldr	r2, [r7, #4]
 80197a0:	68b9      	ldr	r1, [r7, #8]
 80197a2:	47a0      	blx	r4
 80197a4:	4603      	mov	r3, r0
 80197a6:	e009      	b.n	80197bc <httpc_tcp_recv+0x1b4>
    } else {
      altcp_recved(pcb, p->tot_len);
 80197a8:	687b      	ldr	r3, [r7, #4]
 80197aa:	891b      	ldrh	r3, [r3, #8]
 80197ac:	4619      	mov	r1, r3
 80197ae:	68b8      	ldr	r0, [r7, #8]
 80197b0:	f008 fb1c 	bl	8021dec <tcp_recved>
      pbuf_free(p);
 80197b4:	6878      	ldr	r0, [r7, #4]
 80197b6:	f007 fa5d 	bl	8020c74 <pbuf_free>
    }
  }
  return ERR_OK;
 80197ba:	2300      	movs	r3, #0
}
 80197bc:	4618      	mov	r0, r3
 80197be:	372c      	adds	r7, #44	; 0x2c
 80197c0:	46bd      	mov	sp, r7
 80197c2:	bd90      	pop	{r4, r7, pc}

080197c4 <httpc_tcp_err>:

/** http client tcp err callback */
static void
httpc_tcp_err(void *arg, err_t err)
{
 80197c4:	b580      	push	{r7, lr}
 80197c6:	b084      	sub	sp, #16
 80197c8:	af00      	add	r7, sp, #0
 80197ca:	6078      	str	r0, [r7, #4]
 80197cc:	460b      	mov	r3, r1
 80197ce:	70fb      	strb	r3, [r7, #3]
  httpc_state_t* req = (httpc_state_t*)arg;
 80197d0:	687b      	ldr	r3, [r7, #4]
 80197d2:	60fb      	str	r3, [r7, #12]
  if (req != NULL) {
 80197d4:	68fb      	ldr	r3, [r7, #12]
 80197d6:	2b00      	cmp	r3, #0
 80197d8:	d009      	beq.n	80197ee <httpc_tcp_err+0x2a>
    /* pcb has already been deallocated */
    req->pcb = NULL;
 80197da:	68fb      	ldr	r3, [r7, #12]
 80197dc:	2200      	movs	r2, #0
 80197de:	601a      	str	r2, [r3, #0]
    httpc_close(req, HTTPC_RESULT_ERR_CLOSED, 0, err);
 80197e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80197e4:	2200      	movs	r2, #0
 80197e6:	2104      	movs	r1, #4
 80197e8:	68f8      	ldr	r0, [r7, #12]
 80197ea:	f7ff fdcf 	bl	801938c <httpc_close>
  }
}
 80197ee:	bf00      	nop
 80197f0:	3710      	adds	r7, #16
 80197f2:	46bd      	mov	sp, r7
 80197f4:	bd80      	pop	{r7, pc}

080197f6 <httpc_tcp_poll>:

/** http client tcp poll callback */
static err_t
httpc_tcp_poll(void *arg, struct altcp_pcb *pcb)
{
 80197f6:	b580      	push	{r7, lr}
 80197f8:	b084      	sub	sp, #16
 80197fa:	af00      	add	r7, sp, #0
 80197fc:	6078      	str	r0, [r7, #4]
 80197fe:	6039      	str	r1, [r7, #0]
  /* implement timeout */
  httpc_state_t* req = (httpc_state_t*)arg;
 8019800:	687b      	ldr	r3, [r7, #4]
 8019802:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(pcb);
  if (req != NULL) {
 8019804:	68fb      	ldr	r3, [r7, #12]
 8019806:	2b00      	cmp	r3, #0
 8019808:	d014      	beq.n	8019834 <httpc_tcp_poll+0x3e>
    if (req->timeout_ticks) {
 801980a:	68fb      	ldr	r3, [r7, #12]
 801980c:	68db      	ldr	r3, [r3, #12]
 801980e:	2b00      	cmp	r3, #0
 8019810:	d004      	beq.n	801981c <httpc_tcp_poll+0x26>
      req->timeout_ticks--;
 8019812:	68fb      	ldr	r3, [r7, #12]
 8019814:	68db      	ldr	r3, [r3, #12]
 8019816:	1e5a      	subs	r2, r3, #1
 8019818:	68fb      	ldr	r3, [r7, #12]
 801981a:	60da      	str	r2, [r3, #12]
    }
    if (!req->timeout_ticks) {
 801981c:	68fb      	ldr	r3, [r7, #12]
 801981e:	68db      	ldr	r3, [r3, #12]
 8019820:	2b00      	cmp	r3, #0
 8019822:	d107      	bne.n	8019834 <httpc_tcp_poll+0x3e>
      return httpc_close(req, HTTPC_RESULT_ERR_TIMEOUT, 0, ERR_OK);
 8019824:	2300      	movs	r3, #0
 8019826:	2200      	movs	r2, #0
 8019828:	2105      	movs	r1, #5
 801982a:	68f8      	ldr	r0, [r7, #12]
 801982c:	f7ff fdae 	bl	801938c <httpc_close>
 8019830:	4603      	mov	r3, r0
 8019832:	e000      	b.n	8019836 <httpc_tcp_poll+0x40>
    }
  }
  return ERR_OK;
 8019834:	2300      	movs	r3, #0
}
 8019836:	4618      	mov	r0, r3
 8019838:	3710      	adds	r7, #16
 801983a:	46bd      	mov	sp, r7
 801983c:	bd80      	pop	{r7, pc}

0801983e <httpc_tcp_sent>:

/** http client tcp sent callback */
static err_t
httpc_tcp_sent(void *arg, struct altcp_pcb *pcb, u16_t len)
{
 801983e:	b480      	push	{r7}
 8019840:	b085      	sub	sp, #20
 8019842:	af00      	add	r7, sp, #0
 8019844:	60f8      	str	r0, [r7, #12]
 8019846:	60b9      	str	r1, [r7, #8]
 8019848:	4613      	mov	r3, r2
 801984a:	80fb      	strh	r3, [r7, #6]
  /* nothing to do here for now */
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(len);
  return ERR_OK;
 801984c:	2300      	movs	r3, #0
}
 801984e:	4618      	mov	r0, r3
 8019850:	3714      	adds	r7, #20
 8019852:	46bd      	mov	sp, r7
 8019854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019858:	4770      	bx	lr

0801985a <httpc_tcp_connected>:

/** http client tcp connected callback */
static err_t
httpc_tcp_connected(void *arg, struct altcp_pcb *pcb, err_t err)
{
 801985a:	b580      	push	{r7, lr}
 801985c:	b086      	sub	sp, #24
 801985e:	af00      	add	r7, sp, #0
 8019860:	60f8      	str	r0, [r7, #12]
 8019862:	60b9      	str	r1, [r7, #8]
 8019864:	4613      	mov	r3, r2
 8019866:	71fb      	strb	r3, [r7, #7]
  err_t r;
  httpc_state_t* req = (httpc_state_t*)arg;
 8019868:	68fb      	ldr	r3, [r7, #12]
 801986a:	617b      	str	r3, [r7, #20]
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(err);

  /* send request; last char is zero termination */
  r = altcp_write(req->pcb, req->request->payload, req->request->len - 1, TCP_WRITE_FLAG_COPY);
 801986c:	697b      	ldr	r3, [r7, #20]
 801986e:	6818      	ldr	r0, [r3, #0]
 8019870:	697b      	ldr	r3, [r7, #20]
 8019872:	691b      	ldr	r3, [r3, #16]
 8019874:	6859      	ldr	r1, [r3, #4]
 8019876:	697b      	ldr	r3, [r7, #20]
 8019878:	691b      	ldr	r3, [r3, #16]
 801987a:	895b      	ldrh	r3, [r3, #10]
 801987c:	3b01      	subs	r3, #1
 801987e:	b29a      	uxth	r2, r3
 8019880:	2301      	movs	r3, #1
 8019882:	f00c f9c1 	bl	8025c08 <tcp_write>
 8019886:	4603      	mov	r3, r0
 8019888:	74fb      	strb	r3, [r7, #19]
  if (r != ERR_OK) {
 801988a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801988e:	2b00      	cmp	r3, #0
 8019890:	d008      	beq.n	80198a4 <httpc_tcp_connected+0x4a>
     /* could not write the single small request -> fail, don't retry */
     return httpc_close(req, HTTPC_RESULT_ERR_MEM, 0, r);
 8019892:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8019896:	2200      	movs	r2, #0
 8019898:	2107      	movs	r1, #7
 801989a:	6978      	ldr	r0, [r7, #20]
 801989c:	f7ff fd76 	bl	801938c <httpc_close>
 80198a0:	4603      	mov	r3, r0
 80198a2:	e00d      	b.n	80198c0 <httpc_tcp_connected+0x66>
  }
  /* everything written, we can free the request */
  pbuf_free(req->request);
 80198a4:	697b      	ldr	r3, [r7, #20]
 80198a6:	691b      	ldr	r3, [r3, #16]
 80198a8:	4618      	mov	r0, r3
 80198aa:	f007 f9e3 	bl	8020c74 <pbuf_free>
  req->request = NULL;
 80198ae:	697b      	ldr	r3, [r7, #20]
 80198b0:	2200      	movs	r2, #0
 80198b2:	611a      	str	r2, [r3, #16]

  altcp_output(req->pcb);
 80198b4:	697b      	ldr	r3, [r7, #20]
 80198b6:	681b      	ldr	r3, [r3, #0]
 80198b8:	4618      	mov	r0, r3
 80198ba:	f00c ff95 	bl	80267e8 <tcp_output>
  return ERR_OK;
 80198be:	2300      	movs	r3, #0
}
 80198c0:	4618      	mov	r0, r3
 80198c2:	3718      	adds	r7, #24
 80198c4:	46bd      	mov	sp, r7
 80198c6:	bd80      	pop	{r7, pc}

080198c8 <httpc_get_internal_addr>:

/** Start the http request when the server IP addr is known */
static err_t
httpc_get_internal_addr(httpc_state_t* req, const ip_addr_t *ipaddr)
{
 80198c8:	b580      	push	{r7, lr}
 80198ca:	b084      	sub	sp, #16
 80198cc:	af00      	add	r7, sp, #0
 80198ce:	6078      	str	r0, [r7, #4]
 80198d0:	6039      	str	r1, [r7, #0]
  err_t err;
  LWIP_ASSERT("req != NULL", req != NULL);
 80198d2:	687b      	ldr	r3, [r7, #4]
 80198d4:	2b00      	cmp	r3, #0
 80198d6:	d106      	bne.n	80198e6 <httpc_get_internal_addr+0x1e>
 80198d8:	4b13      	ldr	r3, [pc, #76]	; (8019928 <httpc_get_internal_addr+0x60>)
 80198da:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80198de:	4913      	ldr	r1, [pc, #76]	; (801992c <httpc_get_internal_addr+0x64>)
 80198e0:	4813      	ldr	r0, [pc, #76]	; (8019930 <httpc_get_internal_addr+0x68>)
 80198e2:	f012 fa1d 	bl	802bd20 <iprintf>

  if (&req->remote_addr != ipaddr) {
 80198e6:	687b      	ldr	r3, [r7, #4]
 80198e8:	1d1a      	adds	r2, r3, #4
 80198ea:	683b      	ldr	r3, [r7, #0]
 80198ec:	429a      	cmp	r2, r3
 80198ee:	d003      	beq.n	80198f8 <httpc_get_internal_addr+0x30>
    /* fill in remote addr if called externally */
    req->remote_addr = *ipaddr;
 80198f0:	687b      	ldr	r3, [r7, #4]
 80198f2:	683a      	ldr	r2, [r7, #0]
 80198f4:	6812      	ldr	r2, [r2, #0]
 80198f6:	605a      	str	r2, [r3, #4]
  }

  err = altcp_connect(req->pcb, &req->remote_addr, req->remote_port, httpc_tcp_connected);
 80198f8:	687b      	ldr	r3, [r7, #4]
 80198fa:	6818      	ldr	r0, [r3, #0]
 80198fc:	687b      	ldr	r3, [r7, #4]
 80198fe:	1d19      	adds	r1, r3, #4
 8019900:	687b      	ldr	r3, [r7, #4]
 8019902:	891a      	ldrh	r2, [r3, #8]
 8019904:	4b0b      	ldr	r3, [pc, #44]	; (8019934 <httpc_get_internal_addr+0x6c>)
 8019906:	f008 fb07 	bl	8021f18 <tcp_connect>
 801990a:	4603      	mov	r3, r0
 801990c:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 801990e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019912:	2b00      	cmp	r3, #0
 8019914:	d101      	bne.n	801991a <httpc_get_internal_addr+0x52>
    return ERR_OK;
 8019916:	2300      	movs	r3, #0
 8019918:	e001      	b.n	801991e <httpc_get_internal_addr+0x56>
  }
  LWIP_DEBUGF(HTTPC_DEBUG_WARN_STATE, ("tcp_connect failed: %d\n", (int)err));
  return err;
 801991a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801991e:	4618      	mov	r0, r3
 8019920:	3710      	adds	r7, #16
 8019922:	46bd      	mov	sp, r7
 8019924:	bd80      	pop	{r7, pc}
 8019926:	bf00      	nop
 8019928:	0802e02c 	.word	0x0802e02c
 801992c:	0802e068 	.word	0x0802e068
 8019930:	0802e074 	.word	0x0802e074
 8019934:	0801985b 	.word	0x0801985b

08019938 <httpc_dns_found>:
/** DNS callback
 * If ipaddr is non-NULL, resolving succeeded and the request can be sent, otherwise it failed.
 */
static void
httpc_dns_found(const char* hostname, const ip_addr_t *ipaddr, void *arg)
{
 8019938:	b580      	push	{r7, lr}
 801993a:	b086      	sub	sp, #24
 801993c:	af00      	add	r7, sp, #0
 801993e:	60f8      	str	r0, [r7, #12]
 8019940:	60b9      	str	r1, [r7, #8]
 8019942:	607a      	str	r2, [r7, #4]
  httpc_state_t* req = (httpc_state_t*)arg;
 8019944:	687b      	ldr	r3, [r7, #4]
 8019946:	613b      	str	r3, [r7, #16]
  err_t err;
  httpc_result_t result;

  LWIP_UNUSED_ARG(hostname);

  if (ipaddr != NULL) {
 8019948:	68bb      	ldr	r3, [r7, #8]
 801994a:	2b00      	cmp	r3, #0
 801994c:	d00c      	beq.n	8019968 <httpc_dns_found+0x30>
    err = httpc_get_internal_addr(req, ipaddr);
 801994e:	68b9      	ldr	r1, [r7, #8]
 8019950:	6938      	ldr	r0, [r7, #16]
 8019952:	f7ff ffb9 	bl	80198c8 <httpc_get_internal_addr>
 8019956:	4603      	mov	r3, r0
 8019958:	75fb      	strb	r3, [r7, #23]
    if (err == ERR_OK) {
 801995a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801995e:	2b00      	cmp	r3, #0
 8019960:	d00e      	beq.n	8019980 <httpc_dns_found+0x48>
      return;
    }
    result = HTTPC_RESULT_ERR_CONNECT;
 8019962:	2302      	movs	r3, #2
 8019964:	75bb      	strb	r3, [r7, #22]
 8019966:	e003      	b.n	8019970 <httpc_dns_found+0x38>
  } else {
    LWIP_DEBUGF(HTTPC_DEBUG_WARN_STATE, ("httpc_dns_found: failed to resolve hostname: %s\n",
      hostname));
    result = HTTPC_RESULT_ERR_HOSTNAME;
 8019968:	2303      	movs	r3, #3
 801996a:	75bb      	strb	r3, [r7, #22]
    err = ERR_ARG;
 801996c:	23f0      	movs	r3, #240	; 0xf0
 801996e:	75fb      	strb	r3, [r7, #23]
  }
  httpc_close(req, result, 0, err);
 8019970:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019974:	7db9      	ldrb	r1, [r7, #22]
 8019976:	2200      	movs	r2, #0
 8019978:	6938      	ldr	r0, [r7, #16]
 801997a:	f7ff fd07 	bl	801938c <httpc_close>
 801997e:	e000      	b.n	8019982 <httpc_dns_found+0x4a>
      return;
 8019980:	bf00      	nop
}
 8019982:	3718      	adds	r7, #24
 8019984:	46bd      	mov	sp, r7
 8019986:	bd80      	pop	{r7, pc}

08019988 <httpc_get_internal_dns>:
#endif /* LWIP_DNS */

/** Start the http request after converting 'server_name' to ip address (DNS or address string) */
static err_t
httpc_get_internal_dns(httpc_state_t* req, const char* server_name)
{
 8019988:	b580      	push	{r7, lr}
 801998a:	b084      	sub	sp, #16
 801998c:	af00      	add	r7, sp, #0
 801998e:	6078      	str	r0, [r7, #4]
 8019990:	6039      	str	r1, [r7, #0]
  err_t err;
  LWIP_ASSERT("req != NULL", req != NULL);
 8019992:	687b      	ldr	r3, [r7, #4]
 8019994:	2b00      	cmp	r3, #0
 8019996:	d106      	bne.n	80199a6 <httpc_get_internal_dns+0x1e>
 8019998:	4b14      	ldr	r3, [pc, #80]	; (80199ec <httpc_get_internal_dns+0x64>)
 801999a:	f240 12d5 	movw	r2, #469	; 0x1d5
 801999e:	4914      	ldr	r1, [pc, #80]	; (80199f0 <httpc_get_internal_dns+0x68>)
 80199a0:	4814      	ldr	r0, [pc, #80]	; (80199f4 <httpc_get_internal_dns+0x6c>)
 80199a2:	f012 f9bd 	bl	802bd20 <iprintf>

#if LWIP_DNS
  err = dns_gethostbyname(server_name, &req->remote_addr, httpc_dns_found, req);
 80199a6:	687b      	ldr	r3, [r7, #4]
 80199a8:	1d19      	adds	r1, r3, #4
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	4a12      	ldr	r2, [pc, #72]	; (80199f8 <httpc_get_internal_dns+0x70>)
 80199ae:	6838      	ldr	r0, [r7, #0]
 80199b0:	f002 fec4 	bl	801c73c <dns_gethostbyname>
 80199b4:	4603      	mov	r3, r0
 80199b6:	73fb      	strb	r3, [r7, #15]
#else
  err = ipaddr_aton(server_name, &req->remote_addr) ? ERR_OK : ERR_ARG;
#endif

  if (err == ERR_OK) {
 80199b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80199bc:	2b00      	cmp	r3, #0
 80199be:	d108      	bne.n	80199d2 <httpc_get_internal_dns+0x4a>
    /* cached or IP-string */
    err = httpc_get_internal_addr(req, &req->remote_addr);
 80199c0:	687b      	ldr	r3, [r7, #4]
 80199c2:	3304      	adds	r3, #4
 80199c4:	4619      	mov	r1, r3
 80199c6:	6878      	ldr	r0, [r7, #4]
 80199c8:	f7ff ff7e 	bl	80198c8 <httpc_get_internal_addr>
 80199cc:	4603      	mov	r3, r0
 80199ce:	73fb      	strb	r3, [r7, #15]
 80199d0:	e006      	b.n	80199e0 <httpc_get_internal_dns+0x58>
  } else if (err == ERR_INPROGRESS) {
 80199d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80199d6:	f113 0f05 	cmn.w	r3, #5
 80199da:	d101      	bne.n	80199e0 <httpc_get_internal_dns+0x58>
    return ERR_OK;
 80199dc:	2300      	movs	r3, #0
 80199de:	e001      	b.n	80199e4 <httpc_get_internal_dns+0x5c>
  }
  return err;
 80199e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80199e4:	4618      	mov	r0, r3
 80199e6:	3710      	adds	r7, #16
 80199e8:	46bd      	mov	sp, r7
 80199ea:	bd80      	pop	{r7, pc}
 80199ec:	0802e02c 	.word	0x0802e02c
 80199f0:	0802e068 	.word	0x0802e068
 80199f4:	0802e074 	.word	0x0802e074
 80199f8:	08019939 	.word	0x08019939

080199fc <httpc_create_request_string>:

static int
httpc_create_request_string(const httpc_connection_t *settings, const char* server_name, int server_port, const char* uri,
                            int use_host, char *buffer, size_t buffer_size)
{
 80199fc:	b580      	push	{r7, lr}
 80199fe:	b088      	sub	sp, #32
 8019a00:	af04      	add	r7, sp, #16
 8019a02:	60f8      	str	r0, [r7, #12]
 8019a04:	60b9      	str	r1, [r7, #8]
 8019a06:	607a      	str	r2, [r7, #4]
 8019a08:	603b      	str	r3, [r7, #0]
  if (settings->use_proxy) {
 8019a0a:	68fb      	ldr	r3, [r7, #12]
 8019a0c:	799b      	ldrb	r3, [r3, #6]
 8019a0e:	2b00      	cmp	r3, #0
 8019a10:	d02a      	beq.n	8019a68 <httpc_create_request_string+0x6c>
    LWIP_ASSERT("server_name != NULL", server_name != NULL);
 8019a12:	68bb      	ldr	r3, [r7, #8]
 8019a14:	2b00      	cmp	r3, #0
 8019a16:	d106      	bne.n	8019a26 <httpc_create_request_string+0x2a>
 8019a18:	4b26      	ldr	r3, [pc, #152]	; (8019ab4 <httpc_create_request_string+0xb8>)
 8019a1a:	f240 12eb 	movw	r2, #491	; 0x1eb
 8019a1e:	4926      	ldr	r1, [pc, #152]	; (8019ab8 <httpc_create_request_string+0xbc>)
 8019a20:	4826      	ldr	r0, [pc, #152]	; (8019abc <httpc_create_request_string+0xc0>)
 8019a22:	f012 f97d 	bl	802bd20 <iprintf>
    if (server_port != HTTP_DEFAULT_PORT) {
 8019a26:	687b      	ldr	r3, [r7, #4]
 8019a28:	2b50      	cmp	r3, #80	; 0x50
 8019a2a:	d00f      	beq.n	8019a4c <httpc_create_request_string+0x50>
      return snprintf(buffer, buffer_size, HTTPC_REQ_11_PROXY_PORT_FORMAT(server_name, server_port, uri, server_name));
 8019a2c:	68bb      	ldr	r3, [r7, #8]
 8019a2e:	9303      	str	r3, [sp, #12]
 8019a30:	4b23      	ldr	r3, [pc, #140]	; (8019ac0 <httpc_create_request_string+0xc4>)
 8019a32:	9302      	str	r3, [sp, #8]
 8019a34:	683b      	ldr	r3, [r7, #0]
 8019a36:	9301      	str	r3, [sp, #4]
 8019a38:	687b      	ldr	r3, [r7, #4]
 8019a3a:	9300      	str	r3, [sp, #0]
 8019a3c:	68bb      	ldr	r3, [r7, #8]
 8019a3e:	4a21      	ldr	r2, [pc, #132]	; (8019ac4 <httpc_create_request_string+0xc8>)
 8019a40:	6a39      	ldr	r1, [r7, #32]
 8019a42:	69f8      	ldr	r0, [r7, #28]
 8019a44:	f012 f9be 	bl	802bdc4 <sniprintf>
 8019a48:	4603      	mov	r3, r0
 8019a4a:	e02f      	b.n	8019aac <httpc_create_request_string+0xb0>
    } else {
      return snprintf(buffer, buffer_size, HTTPC_REQ_11_PROXY_FORMAT(server_name, uri, server_name));
 8019a4c:	68bb      	ldr	r3, [r7, #8]
 8019a4e:	9302      	str	r3, [sp, #8]
 8019a50:	4b1b      	ldr	r3, [pc, #108]	; (8019ac0 <httpc_create_request_string+0xc4>)
 8019a52:	9301      	str	r3, [sp, #4]
 8019a54:	683b      	ldr	r3, [r7, #0]
 8019a56:	9300      	str	r3, [sp, #0]
 8019a58:	68bb      	ldr	r3, [r7, #8]
 8019a5a:	4a1b      	ldr	r2, [pc, #108]	; (8019ac8 <httpc_create_request_string+0xcc>)
 8019a5c:	6a39      	ldr	r1, [r7, #32]
 8019a5e:	69f8      	ldr	r0, [r7, #28]
 8019a60:	f012 f9b0 	bl	802bdc4 <sniprintf>
 8019a64:	4603      	mov	r3, r0
 8019a66:	e021      	b.n	8019aac <httpc_create_request_string+0xb0>
    }
  } else if (use_host) {
 8019a68:	69bb      	ldr	r3, [r7, #24]
 8019a6a:	2b00      	cmp	r3, #0
 8019a6c:	d015      	beq.n	8019a9a <httpc_create_request_string+0x9e>
    LWIP_ASSERT("server_name != NULL", server_name != NULL);
 8019a6e:	68bb      	ldr	r3, [r7, #8]
 8019a70:	2b00      	cmp	r3, #0
 8019a72:	d106      	bne.n	8019a82 <httpc_create_request_string+0x86>
 8019a74:	4b0f      	ldr	r3, [pc, #60]	; (8019ab4 <httpc_create_request_string+0xb8>)
 8019a76:	f44f 72f9 	mov.w	r2, #498	; 0x1f2
 8019a7a:	490f      	ldr	r1, [pc, #60]	; (8019ab8 <httpc_create_request_string+0xbc>)
 8019a7c:	480f      	ldr	r0, [pc, #60]	; (8019abc <httpc_create_request_string+0xc0>)
 8019a7e:	f012 f94f 	bl	802bd20 <iprintf>
    return snprintf(buffer, buffer_size, HTTPC_REQ_11_HOST_FORMAT(uri, server_name));
 8019a82:	68bb      	ldr	r3, [r7, #8]
 8019a84:	9301      	str	r3, [sp, #4]
 8019a86:	4b0e      	ldr	r3, [pc, #56]	; (8019ac0 <httpc_create_request_string+0xc4>)
 8019a88:	9300      	str	r3, [sp, #0]
 8019a8a:	683b      	ldr	r3, [r7, #0]
 8019a8c:	4a0f      	ldr	r2, [pc, #60]	; (8019acc <httpc_create_request_string+0xd0>)
 8019a8e:	6a39      	ldr	r1, [r7, #32]
 8019a90:	69f8      	ldr	r0, [r7, #28]
 8019a92:	f012 f997 	bl	802bdc4 <sniprintf>
 8019a96:	4603      	mov	r3, r0
 8019a98:	e008      	b.n	8019aac <httpc_create_request_string+0xb0>
  } else {
    return snprintf(buffer, buffer_size, HTTPC_REQ_11_FORMAT(uri));
 8019a9a:	4b09      	ldr	r3, [pc, #36]	; (8019ac0 <httpc_create_request_string+0xc4>)
 8019a9c:	9300      	str	r3, [sp, #0]
 8019a9e:	683b      	ldr	r3, [r7, #0]
 8019aa0:	4a0b      	ldr	r2, [pc, #44]	; (8019ad0 <httpc_create_request_string+0xd4>)
 8019aa2:	6a39      	ldr	r1, [r7, #32]
 8019aa4:	69f8      	ldr	r0, [r7, #28]
 8019aa6:	f012 f98d 	bl	802bdc4 <sniprintf>
 8019aaa:	4603      	mov	r3, r0
  }
}
 8019aac:	4618      	mov	r0, r3
 8019aae:	3710      	adds	r7, #16
 8019ab0:	46bd      	mov	sp, r7
 8019ab2:	bd80      	pop	{r7, pc}
 8019ab4:	0802e02c 	.word	0x0802e02c
 8019ab8:	0802e09c 	.word	0x0802e09c
 8019abc:	0802e074 	.word	0x0802e074
 8019ac0:	0802e10c 	.word	0x0802e10c
 8019ac4:	0802e0b0 	.word	0x0802e0b0
 8019ac8:	0802e144 	.word	0x0802e144
 8019acc:	0802e19c 	.word	0x0802e19c
 8019ad0:	0802e1ec 	.word	0x0802e1ec

08019ad4 <httpc_init_connection_common>:

/** Initialize the connection struct */
static err_t
httpc_init_connection_common(httpc_state_t **connection, const httpc_connection_t *settings, const char* server_name,
                      u16_t server_port, const char* uri, altcp_recv_fn recv_fn, void* callback_arg, int use_host)
{
 8019ad4:	b580      	push	{r7, lr}
 8019ad6:	b08e      	sub	sp, #56	; 0x38
 8019ad8:	af04      	add	r7, sp, #16
 8019ada:	60f8      	str	r0, [r7, #12]
 8019adc:	60b9      	str	r1, [r7, #8]
 8019ade:	607a      	str	r2, [r7, #4]
 8019ae0:	807b      	strh	r3, [r7, #2]
  httpc_state_t *req;
#if HTTPC_DEBUG_REQUEST
  size_t server_name_len, uri_len;
#endif

  LWIP_ASSERT("uri != NULL", uri != NULL);
 8019ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ae4:	2b00      	cmp	r3, #0
 8019ae6:	d106      	bne.n	8019af6 <httpc_init_connection_common+0x22>
 8019ae8:	4b65      	ldr	r3, [pc, #404]	; (8019c80 <httpc_init_connection_common+0x1ac>)
 8019aea:	f240 2206 	movw	r2, #518	; 0x206
 8019aee:	4965      	ldr	r1, [pc, #404]	; (8019c84 <httpc_init_connection_common+0x1b0>)
 8019af0:	4865      	ldr	r0, [pc, #404]	; (8019c88 <httpc_init_connection_common+0x1b4>)
 8019af2:	f012 f915 	bl	802bd20 <iprintf>

  /* get request len */
  req_len = httpc_create_request_string(settings, server_name, server_port, uri, use_host, NULL, 0);
 8019af6:	887a      	ldrh	r2, [r7, #2]
 8019af8:	2300      	movs	r3, #0
 8019afa:	9302      	str	r3, [sp, #8]
 8019afc:	2300      	movs	r3, #0
 8019afe:	9301      	str	r3, [sp, #4]
 8019b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019b02:	9300      	str	r3, [sp, #0]
 8019b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019b06:	6879      	ldr	r1, [r7, #4]
 8019b08:	68b8      	ldr	r0, [r7, #8]
 8019b0a:	f7ff ff77 	bl	80199fc <httpc_create_request_string>
 8019b0e:	6278      	str	r0, [r7, #36]	; 0x24
  if ((req_len < 0) || (req_len > 0xFFFF)) {
 8019b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b12:	2b00      	cmp	r3, #0
 8019b14:	db03      	blt.n	8019b1e <httpc_init_connection_common+0x4a>
 8019b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019b1c:	db02      	blt.n	8019b24 <httpc_init_connection_common+0x50>
    return ERR_VAL;
 8019b1e:	f06f 0305 	mvn.w	r3, #5
 8019b22:	e0a9      	b.n	8019c78 <httpc_init_connection_common+0x1a4>
  }
  /* alloc state and request in one block */
  alloc_len = sizeof(httpc_state_t);
 8019b24:	2334      	movs	r3, #52	; 0x34
 8019b26:	623b      	str	r3, [r7, #32]
#if HTTPC_DEBUG_REQUEST
  server_name_len = server_name ? strlen(server_name) : 0;
  uri_len = strlen(uri);
  alloc_len += server_name_len + 1 + uri_len + 1;
#endif
  mem_alloc_len = (mem_size_t)alloc_len;
 8019b28:	6a3b      	ldr	r3, [r7, #32]
 8019b2a:	83fb      	strh	r3, [r7, #30]
  if ((mem_alloc_len < alloc_len) || (req_len + 1 > 0xFFFF)) {
 8019b2c:	8bfa      	ldrh	r2, [r7, #30]
 8019b2e:	6a3b      	ldr	r3, [r7, #32]
 8019b30:	429a      	cmp	r2, r3
 8019b32:	d304      	bcc.n	8019b3e <httpc_init_connection_common+0x6a>
 8019b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b36:	3301      	adds	r3, #1
 8019b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019b3c:	db02      	blt.n	8019b44 <httpc_init_connection_common+0x70>
    return ERR_VAL;
 8019b3e:	f06f 0305 	mvn.w	r3, #5
 8019b42:	e099      	b.n	8019c78 <httpc_init_connection_common+0x1a4>
  }

  req = (httpc_state_t*)mem_malloc((mem_size_t)alloc_len);
 8019b44:	6a3b      	ldr	r3, [r7, #32]
 8019b46:	b29b      	uxth	r3, r3
 8019b48:	4618      	mov	r0, r3
 8019b4a:	f005 ffb5 	bl	801fab8 <mem_malloc>
 8019b4e:	61b8      	str	r0, [r7, #24]
  if(req == NULL) {
 8019b50:	69bb      	ldr	r3, [r7, #24]
 8019b52:	2b00      	cmp	r3, #0
 8019b54:	d102      	bne.n	8019b5c <httpc_init_connection_common+0x88>
    return ERR_MEM;
 8019b56:	f04f 33ff 	mov.w	r3, #4294967295
 8019b5a:	e08d      	b.n	8019c78 <httpc_init_connection_common+0x1a4>
  }
  memset(req, 0, sizeof(httpc_state_t));
 8019b5c:	2234      	movs	r2, #52	; 0x34
 8019b5e:	2100      	movs	r1, #0
 8019b60:	69b8      	ldr	r0, [r7, #24]
 8019b62:	f011 fe79 	bl	802b858 <memset>
  req->timeout_ticks = HTTPC_POLL_TIMEOUT;
 8019b66:	69bb      	ldr	r3, [r7, #24]
 8019b68:	221e      	movs	r2, #30
 8019b6a:	60da      	str	r2, [r3, #12]
  req->request = pbuf_alloc(PBUF_RAW, (u16_t)(req_len + 1), PBUF_RAM);
 8019b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b6e:	b29b      	uxth	r3, r3
 8019b70:	3301      	adds	r3, #1
 8019b72:	b29b      	uxth	r3, r3
 8019b74:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019b78:	4619      	mov	r1, r3
 8019b7a:	2000      	movs	r0, #0
 8019b7c:	f006 fd64 	bl	8020648 <pbuf_alloc>
 8019b80:	4602      	mov	r2, r0
 8019b82:	69bb      	ldr	r3, [r7, #24]
 8019b84:	611a      	str	r2, [r3, #16]
  if (req->request == NULL) {
 8019b86:	69bb      	ldr	r3, [r7, #24]
 8019b88:	691b      	ldr	r3, [r3, #16]
 8019b8a:	2b00      	cmp	r3, #0
 8019b8c:	d105      	bne.n	8019b9a <httpc_init_connection_common+0xc6>
    httpc_free_state(req);
 8019b8e:	69b8      	ldr	r0, [r7, #24]
 8019b90:	f7ff fbac 	bl	80192ec <httpc_free_state>
    return ERR_MEM;
 8019b94:	f04f 33ff 	mov.w	r3, #4294967295
 8019b98:	e06e      	b.n	8019c78 <httpc_init_connection_common+0x1a4>
  }
  if (req->request->next != NULL) {
 8019b9a:	69bb      	ldr	r3, [r7, #24]
 8019b9c:	691b      	ldr	r3, [r3, #16]
 8019b9e:	681b      	ldr	r3, [r3, #0]
 8019ba0:	2b00      	cmp	r3, #0
 8019ba2:	d005      	beq.n	8019bb0 <httpc_init_connection_common+0xdc>
    /* need a pbuf in one piece */
    httpc_free_state(req);
 8019ba4:	69b8      	ldr	r0, [r7, #24]
 8019ba6:	f7ff fba1 	bl	80192ec <httpc_free_state>
    return ERR_MEM;
 8019baa:	f04f 33ff 	mov.w	r3, #4294967295
 8019bae:	e063      	b.n	8019c78 <httpc_init_connection_common+0x1a4>
  }
  req->hdr_content_len = HTTPC_CONTENT_LEN_INVALID;
 8019bb0:	69bb      	ldr	r3, [r7, #24]
 8019bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8019bb6:	62da      	str	r2, [r3, #44]	; 0x2c
    memcpy(req->server_name, server_name, server_name_len + 1);
  }
  req->uri = req->server_name + server_name_len + 1;
  memcpy(req->uri, uri, uri_len + 1);
#endif
  req->pcb = altcp_new(settings->altcp_allocator);
 8019bb8:	f009 f8e4 	bl	8022d84 <tcp_new>
 8019bbc:	4602      	mov	r2, r0
 8019bbe:	69bb      	ldr	r3, [r7, #24]
 8019bc0:	601a      	str	r2, [r3, #0]
  if(req->pcb == NULL) {
 8019bc2:	69bb      	ldr	r3, [r7, #24]
 8019bc4:	681b      	ldr	r3, [r3, #0]
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	d105      	bne.n	8019bd6 <httpc_init_connection_common+0x102>
    httpc_free_state(req);
 8019bca:	69b8      	ldr	r0, [r7, #24]
 8019bcc:	f7ff fb8e 	bl	80192ec <httpc_free_state>
    return ERR_MEM;
 8019bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8019bd4:	e050      	b.n	8019c78 <httpc_init_connection_common+0x1a4>
  }
  req->remote_port = settings->use_proxy ? settings->proxy_port : server_port;
 8019bd6:	68bb      	ldr	r3, [r7, #8]
 8019bd8:	799b      	ldrb	r3, [r3, #6]
 8019bda:	2b00      	cmp	r3, #0
 8019bdc:	d002      	beq.n	8019be4 <httpc_init_connection_common+0x110>
 8019bde:	68bb      	ldr	r3, [r7, #8]
 8019be0:	889b      	ldrh	r3, [r3, #4]
 8019be2:	e000      	b.n	8019be6 <httpc_init_connection_common+0x112>
 8019be4:	887b      	ldrh	r3, [r7, #2]
 8019be6:	69ba      	ldr	r2, [r7, #24]
 8019be8:	8113      	strh	r3, [r2, #8]
  altcp_arg(req->pcb, req);
 8019bea:	69bb      	ldr	r3, [r7, #24]
 8019bec:	681b      	ldr	r3, [r3, #0]
 8019bee:	69b9      	ldr	r1, [r7, #24]
 8019bf0:	4618      	mov	r0, r3
 8019bf2:	f009 f8dd 	bl	8022db0 <tcp_arg>
  altcp_recv(req->pcb, httpc_tcp_recv);
 8019bf6:	69bb      	ldr	r3, [r7, #24]
 8019bf8:	681b      	ldr	r3, [r3, #0]
 8019bfa:	4924      	ldr	r1, [pc, #144]	; (8019c8c <httpc_init_connection_common+0x1b8>)
 8019bfc:	4618      	mov	r0, r3
 8019bfe:	f009 f8e9 	bl	8022dd4 <tcp_recv>
  altcp_err(req->pcb, httpc_tcp_err);
 8019c02:	69bb      	ldr	r3, [r7, #24]
 8019c04:	681b      	ldr	r3, [r3, #0]
 8019c06:	4922      	ldr	r1, [pc, #136]	; (8019c90 <httpc_init_connection_common+0x1bc>)
 8019c08:	4618      	mov	r0, r3
 8019c0a:	f009 f927 	bl	8022e5c <tcp_err>
  altcp_poll(req->pcb, httpc_tcp_poll, HTTPC_POLL_INTERVAL);
 8019c0e:	69bb      	ldr	r3, [r7, #24]
 8019c10:	681b      	ldr	r3, [r3, #0]
 8019c12:	2201      	movs	r2, #1
 8019c14:	491f      	ldr	r1, [pc, #124]	; (8019c94 <httpc_init_connection_common+0x1c0>)
 8019c16:	4618      	mov	r0, r3
 8019c18:	f009 f942 	bl	8022ea0 <tcp_poll>
  altcp_sent(req->pcb, httpc_tcp_sent);
 8019c1c:	69bb      	ldr	r3, [r7, #24]
 8019c1e:	681b      	ldr	r3, [r3, #0]
 8019c20:	491d      	ldr	r1, [pc, #116]	; (8019c98 <httpc_init_connection_common+0x1c4>)
 8019c22:	4618      	mov	r0, r3
 8019c24:	f009 f8f8 	bl	8022e18 <tcp_sent>

  /* set up request buffer */
  req_len2 = httpc_create_request_string(settings, server_name, server_port, uri, use_host,
 8019c28:	8879      	ldrh	r1, [r7, #2]
    (char *)req->request->payload, req_len + 1);
 8019c2a:	69bb      	ldr	r3, [r7, #24]
 8019c2c:	691b      	ldr	r3, [r3, #16]
 8019c2e:	685b      	ldr	r3, [r3, #4]
 8019c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019c32:	3201      	adds	r2, #1
  req_len2 = httpc_create_request_string(settings, server_name, server_port, uri, use_host,
 8019c34:	9202      	str	r2, [sp, #8]
 8019c36:	9301      	str	r3, [sp, #4]
 8019c38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019c3a:	9300      	str	r3, [sp, #0]
 8019c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019c3e:	460a      	mov	r2, r1
 8019c40:	6879      	ldr	r1, [r7, #4]
 8019c42:	68b8      	ldr	r0, [r7, #8]
 8019c44:	f7ff feda 	bl	80199fc <httpc_create_request_string>
 8019c48:	6178      	str	r0, [r7, #20]
  if (req_len2 != req_len) {
 8019c4a:	697a      	ldr	r2, [r7, #20]
 8019c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019c4e:	429a      	cmp	r2, r3
 8019c50:	d005      	beq.n	8019c5e <httpc_init_connection_common+0x18a>
    httpc_free_state(req);
 8019c52:	69b8      	ldr	r0, [r7, #24]
 8019c54:	f7ff fb4a 	bl	80192ec <httpc_free_state>
    return ERR_VAL;
 8019c58:	f06f 0305 	mvn.w	r3, #5
 8019c5c:	e00c      	b.n	8019c78 <httpc_init_connection_common+0x1a4>
  }

  req->recv_fn = recv_fn;
 8019c5e:	69bb      	ldr	r3, [r7, #24]
 8019c60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019c62:	61da      	str	r2, [r3, #28]
  req->conn_settings = settings;
 8019c64:	69bb      	ldr	r3, [r7, #24]
 8019c66:	68ba      	ldr	r2, [r7, #8]
 8019c68:	621a      	str	r2, [r3, #32]
  req->callback_arg = callback_arg;
 8019c6a:	69bb      	ldr	r3, [r7, #24]
 8019c6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019c6e:	625a      	str	r2, [r3, #36]	; 0x24

  *connection = req;
 8019c70:	68fb      	ldr	r3, [r7, #12]
 8019c72:	69ba      	ldr	r2, [r7, #24]
 8019c74:	601a      	str	r2, [r3, #0]
  return ERR_OK;
 8019c76:	2300      	movs	r3, #0
}
 8019c78:	4618      	mov	r0, r3
 8019c7a:	3728      	adds	r7, #40	; 0x28
 8019c7c:	46bd      	mov	sp, r7
 8019c7e:	bd80      	pop	{r7, pc}
 8019c80:	0802e02c 	.word	0x0802e02c
 8019c84:	0802e230 	.word	0x0802e230
 8019c88:	0802e074 	.word	0x0802e074
 8019c8c:	08019609 	.word	0x08019609
 8019c90:	080197c5 	.word	0x080197c5
 8019c94:	080197f7 	.word	0x080197f7
 8019c98:	0801983f 	.word	0x0801983f

08019c9c <httpc_init_connection>:
 * Initialize the connection struct
 */
static err_t
httpc_init_connection(httpc_state_t **connection, const httpc_connection_t *settings, const char* server_name,
                      u16_t server_port, const char* uri, altcp_recv_fn recv_fn, void* callback_arg)
{
 8019c9c:	b580      	push	{r7, lr}
 8019c9e:	b088      	sub	sp, #32
 8019ca0:	af04      	add	r7, sp, #16
 8019ca2:	60f8      	str	r0, [r7, #12]
 8019ca4:	60b9      	str	r1, [r7, #8]
 8019ca6:	607a      	str	r2, [r7, #4]
 8019ca8:	807b      	strh	r3, [r7, #2]
  return httpc_init_connection_common(connection, settings, server_name, server_port, uri, recv_fn, callback_arg, 1);
 8019caa:	887a      	ldrh	r2, [r7, #2]
 8019cac:	2301      	movs	r3, #1
 8019cae:	9303      	str	r3, [sp, #12]
 8019cb0:	6a3b      	ldr	r3, [r7, #32]
 8019cb2:	9302      	str	r3, [sp, #8]
 8019cb4:	69fb      	ldr	r3, [r7, #28]
 8019cb6:	9301      	str	r3, [sp, #4]
 8019cb8:	69bb      	ldr	r3, [r7, #24]
 8019cba:	9300      	str	r3, [sp, #0]
 8019cbc:	4613      	mov	r3, r2
 8019cbe:	687a      	ldr	r2, [r7, #4]
 8019cc0:	68b9      	ldr	r1, [r7, #8]
 8019cc2:	68f8      	ldr	r0, [r7, #12]
 8019cc4:	f7ff ff06 	bl	8019ad4 <httpc_init_connection_common>
 8019cc8:	4603      	mov	r3, r0
}
 8019cca:	4618      	mov	r0, r3
 8019ccc:	3710      	adds	r7, #16
 8019cce:	46bd      	mov	sp, r7
 8019cd0:	bd80      	pop	{r7, pc}
	...

08019cd4 <httpc_get_file_dns>:
 *         or an error code
 */
err_t
httpc_get_file_dns(const char* server_name, u16_t port, const char* uri, const httpc_connection_t *settings,
                   altcp_recv_fn recv_fn, void* callback_arg, httpc_state_t **connection)
{
 8019cd4:	b580      	push	{r7, lr}
 8019cd6:	b08a      	sub	sp, #40	; 0x28
 8019cd8:	af04      	add	r7, sp, #16
 8019cda:	60f8      	str	r0, [r7, #12]
 8019cdc:	607a      	str	r2, [r7, #4]
 8019cde:	603b      	str	r3, [r7, #0]
 8019ce0:	460b      	mov	r3, r1
 8019ce2:	817b      	strh	r3, [r7, #10]
  err_t err;
  httpc_state_t* req;

  LWIP_ERROR("invalid parameters", (server_name != NULL) && (uri != NULL) && (recv_fn != NULL), return ERR_ARG;);
 8019ce4:	68fb      	ldr	r3, [r7, #12]
 8019ce6:	2b00      	cmp	r3, #0
 8019ce8:	d005      	beq.n	8019cf6 <httpc_get_file_dns+0x22>
 8019cea:	687b      	ldr	r3, [r7, #4]
 8019cec:	2b00      	cmp	r3, #0
 8019cee:	d002      	beq.n	8019cf6 <httpc_get_file_dns+0x22>
 8019cf0:	6a3b      	ldr	r3, [r7, #32]
 8019cf2:	2b00      	cmp	r3, #0
 8019cf4:	d109      	bne.n	8019d0a <httpc_get_file_dns+0x36>
 8019cf6:	4b25      	ldr	r3, [pc, #148]	; (8019d8c <httpc_get_file_dns+0xb8>)
 8019cf8:	f240 22ab 	movw	r2, #683	; 0x2ab
 8019cfc:	4924      	ldr	r1, [pc, #144]	; (8019d90 <httpc_get_file_dns+0xbc>)
 8019cfe:	4825      	ldr	r0, [pc, #148]	; (8019d94 <httpc_get_file_dns+0xc0>)
 8019d00:	f012 f80e 	bl	802bd20 <iprintf>
 8019d04:	f06f 030f 	mvn.w	r3, #15
 8019d08:	e03c      	b.n	8019d84 <httpc_get_file_dns+0xb0>

  err = httpc_init_connection(&req, settings, server_name, port, uri, recv_fn, callback_arg);
 8019d0a:	897a      	ldrh	r2, [r7, #10]
 8019d0c:	f107 0010 	add.w	r0, r7, #16
 8019d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d12:	9302      	str	r3, [sp, #8]
 8019d14:	6a3b      	ldr	r3, [r7, #32]
 8019d16:	9301      	str	r3, [sp, #4]
 8019d18:	687b      	ldr	r3, [r7, #4]
 8019d1a:	9300      	str	r3, [sp, #0]
 8019d1c:	4613      	mov	r3, r2
 8019d1e:	68fa      	ldr	r2, [r7, #12]
 8019d20:	6839      	ldr	r1, [r7, #0]
 8019d22:	f7ff ffbb 	bl	8019c9c <httpc_init_connection>
 8019d26:	4603      	mov	r3, r0
 8019d28:	75fb      	strb	r3, [r7, #23]
  if (err != ERR_OK) {
 8019d2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019d2e:	2b00      	cmp	r3, #0
 8019d30:	d002      	beq.n	8019d38 <httpc_get_file_dns+0x64>
    return err;
 8019d32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019d36:	e025      	b.n	8019d84 <httpc_get_file_dns+0xb0>
  }

  if (settings->use_proxy) {
 8019d38:	683b      	ldr	r3, [r7, #0]
 8019d3a:	799b      	ldrb	r3, [r3, #6]
 8019d3c:	2b00      	cmp	r3, #0
 8019d3e:	d008      	beq.n	8019d52 <httpc_get_file_dns+0x7e>
    err = httpc_get_internal_addr(req, &settings->proxy_addr);
 8019d40:	693b      	ldr	r3, [r7, #16]
 8019d42:	683a      	ldr	r2, [r7, #0]
 8019d44:	4611      	mov	r1, r2
 8019d46:	4618      	mov	r0, r3
 8019d48:	f7ff fdbe 	bl	80198c8 <httpc_get_internal_addr>
 8019d4c:	4603      	mov	r3, r0
 8019d4e:	75fb      	strb	r3, [r7, #23]
 8019d50:	e006      	b.n	8019d60 <httpc_get_file_dns+0x8c>
  } else {
    err = httpc_get_internal_dns(req, server_name);
 8019d52:	693b      	ldr	r3, [r7, #16]
 8019d54:	68f9      	ldr	r1, [r7, #12]
 8019d56:	4618      	mov	r0, r3
 8019d58:	f7ff fe16 	bl	8019988 <httpc_get_internal_dns>
 8019d5c:	4603      	mov	r3, r0
 8019d5e:	75fb      	strb	r3, [r7, #23]
  }
  if(err != ERR_OK) {
 8019d60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d006      	beq.n	8019d76 <httpc_get_file_dns+0xa2>
    httpc_free_state(req);
 8019d68:	693b      	ldr	r3, [r7, #16]
 8019d6a:	4618      	mov	r0, r3
 8019d6c:	f7ff fabe 	bl	80192ec <httpc_free_state>
    return err;
 8019d70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019d74:	e006      	b.n	8019d84 <httpc_get_file_dns+0xb0>
  }

  if (connection != NULL) {
 8019d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	d002      	beq.n	8019d82 <httpc_get_file_dns+0xae>
    *connection = req;
 8019d7c:	693a      	ldr	r2, [r7, #16]
 8019d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d80:	601a      	str	r2, [r3, #0]
  }
  return ERR_OK;
 8019d82:	2300      	movs	r3, #0
}
 8019d84:	4618      	mov	r0, r3
 8019d86:	3718      	adds	r7, #24
 8019d88:	46bd      	mov	sp, r7
 8019d8a:	bd80      	pop	{r7, pc}
 8019d8c:	0802e02c 	.word	0x0802e02c
 8019d90:	0802e23c 	.word	0x0802e23c
 8019d94:	0802e074 	.word	0x0802e074

08019d98 <msg_generate_packet_id>:
 * @param client MQTT client
 * @return New packet identifier, range 1 to 65535
 */
static u16_t
msg_generate_packet_id(mqtt_client_t *client)
{
 8019d98:	b480      	push	{r7}
 8019d9a:	b083      	sub	sp, #12
 8019d9c:	af00      	add	r7, sp, #0
 8019d9e:	6078      	str	r0, [r7, #4]
  client->pkt_id_seq++;
 8019da0:	687b      	ldr	r3, [r7, #4]
 8019da2:	88db      	ldrh	r3, [r3, #6]
 8019da4:	3301      	adds	r3, #1
 8019da6:	b29a      	uxth	r2, r3
 8019da8:	687b      	ldr	r3, [r7, #4]
 8019daa:	80da      	strh	r2, [r3, #6]
  if (client->pkt_id_seq == 0) {
 8019dac:	687b      	ldr	r3, [r7, #4]
 8019dae:	88db      	ldrh	r3, [r3, #6]
 8019db0:	2b00      	cmp	r3, #0
 8019db2:	d105      	bne.n	8019dc0 <msg_generate_packet_id+0x28>
    client->pkt_id_seq++;
 8019db4:	687b      	ldr	r3, [r7, #4]
 8019db6:	88db      	ldrh	r3, [r3, #6]
 8019db8:	3301      	adds	r3, #1
 8019dba:	b29a      	uxth	r2, r3
 8019dbc:	687b      	ldr	r3, [r7, #4]
 8019dbe:	80da      	strh	r2, [r3, #6]
  }
  return client->pkt_id_seq;
 8019dc0:	687b      	ldr	r3, [r7, #4]
 8019dc2:	88db      	ldrh	r3, [r3, #6]
}
 8019dc4:	4618      	mov	r0, r3
 8019dc6:	370c      	adds	r7, #12
 8019dc8:	46bd      	mov	sp, r7
 8019dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019dce:	4770      	bx	lr

08019dd0 <mqtt_ringbuf_put>:
/* Output ring buffer */

/** Add single item to ring buffer */
static void
mqtt_ringbuf_put(struct mqtt_ringbuf_t *rb, u8_t item)
{
 8019dd0:	b480      	push	{r7}
 8019dd2:	b083      	sub	sp, #12
 8019dd4:	af00      	add	r7, sp, #0
 8019dd6:	6078      	str	r0, [r7, #4]
 8019dd8:	460b      	mov	r3, r1
 8019dda:	70fb      	strb	r3, [r7, #3]
  rb->buf[rb->put] = item;
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	881b      	ldrh	r3, [r3, #0]
 8019de0:	461a      	mov	r2, r3
 8019de2:	687b      	ldr	r3, [r7, #4]
 8019de4:	4413      	add	r3, r2
 8019de6:	78fa      	ldrb	r2, [r7, #3]
 8019de8:	711a      	strb	r2, [r3, #4]
  rb->put++;
 8019dea:	687b      	ldr	r3, [r7, #4]
 8019dec:	881b      	ldrh	r3, [r3, #0]
 8019dee:	3301      	adds	r3, #1
 8019df0:	b29a      	uxth	r2, r3
 8019df2:	687b      	ldr	r3, [r7, #4]
 8019df4:	801a      	strh	r2, [r3, #0]
  if (rb->put >= MQTT_OUTPUT_RINGBUF_SIZE) {
 8019df6:	687b      	ldr	r3, [r7, #4]
 8019df8:	881b      	ldrh	r3, [r3, #0]
 8019dfa:	2bff      	cmp	r3, #255	; 0xff
 8019dfc:	d902      	bls.n	8019e04 <mqtt_ringbuf_put+0x34>
    rb->put = 0;
 8019dfe:	687b      	ldr	r3, [r7, #4]
 8019e00:	2200      	movs	r2, #0
 8019e02:	801a      	strh	r2, [r3, #0]
  }
}
 8019e04:	bf00      	nop
 8019e06:	370c      	adds	r7, #12
 8019e08:	46bd      	mov	sp, r7
 8019e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e0e:	4770      	bx	lr

08019e10 <mqtt_ringbuf_get_ptr>:

/** Return pointer to ring buffer get position */
static u8_t *
mqtt_ringbuf_get_ptr(struct mqtt_ringbuf_t *rb)
{
 8019e10:	b480      	push	{r7}
 8019e12:	b083      	sub	sp, #12
 8019e14:	af00      	add	r7, sp, #0
 8019e16:	6078      	str	r0, [r7, #4]
  return &rb->buf[rb->get];
 8019e18:	687b      	ldr	r3, [r7, #4]
 8019e1a:	885b      	ldrh	r3, [r3, #2]
 8019e1c:	461a      	mov	r2, r3
 8019e1e:	687b      	ldr	r3, [r7, #4]
 8019e20:	4413      	add	r3, r2
 8019e22:	3304      	adds	r3, #4
}
 8019e24:	4618      	mov	r0, r3
 8019e26:	370c      	adds	r7, #12
 8019e28:	46bd      	mov	sp, r7
 8019e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e2e:	4770      	bx	lr

08019e30 <mqtt_ringbuf_advance_get_idx>:

static void
mqtt_ringbuf_advance_get_idx(struct mqtt_ringbuf_t *rb, u16_t len)
{
 8019e30:	b580      	push	{r7, lr}
 8019e32:	b082      	sub	sp, #8
 8019e34:	af00      	add	r7, sp, #0
 8019e36:	6078      	str	r0, [r7, #4]
 8019e38:	460b      	mov	r3, r1
 8019e3a:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("mqtt_ringbuf_advance_get_idx: len < MQTT_OUTPUT_RINGBUF_SIZE", len < MQTT_OUTPUT_RINGBUF_SIZE);
 8019e3c:	887b      	ldrh	r3, [r7, #2]
 8019e3e:	2bff      	cmp	r3, #255	; 0xff
 8019e40:	d905      	bls.n	8019e4e <mqtt_ringbuf_advance_get_idx+0x1e>
 8019e42:	4b0e      	ldr	r3, [pc, #56]	; (8019e7c <mqtt_ringbuf_advance_get_idx+0x4c>)
 8019e44:	22cb      	movs	r2, #203	; 0xcb
 8019e46:	490e      	ldr	r1, [pc, #56]	; (8019e80 <mqtt_ringbuf_advance_get_idx+0x50>)
 8019e48:	480e      	ldr	r0, [pc, #56]	; (8019e84 <mqtt_ringbuf_advance_get_idx+0x54>)
 8019e4a:	f011 ff69 	bl	802bd20 <iprintf>

  rb->get += len;
 8019e4e:	687b      	ldr	r3, [r7, #4]
 8019e50:	885a      	ldrh	r2, [r3, #2]
 8019e52:	887b      	ldrh	r3, [r7, #2]
 8019e54:	4413      	add	r3, r2
 8019e56:	b29a      	uxth	r2, r3
 8019e58:	687b      	ldr	r3, [r7, #4]
 8019e5a:	805a      	strh	r2, [r3, #2]
  if (rb->get >= MQTT_OUTPUT_RINGBUF_SIZE) {
 8019e5c:	687b      	ldr	r3, [r7, #4]
 8019e5e:	885b      	ldrh	r3, [r3, #2]
 8019e60:	2bff      	cmp	r3, #255	; 0xff
 8019e62:	d906      	bls.n	8019e72 <mqtt_ringbuf_advance_get_idx+0x42>
    rb->get = rb->get - MQTT_OUTPUT_RINGBUF_SIZE;
 8019e64:	687b      	ldr	r3, [r7, #4]
 8019e66:	885b      	ldrh	r3, [r3, #2]
 8019e68:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8019e6c:	b29a      	uxth	r2, r3
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	805a      	strh	r2, [r3, #2]
  }
}
 8019e72:	bf00      	nop
 8019e74:	3708      	adds	r7, #8
 8019e76:	46bd      	mov	sp, r7
 8019e78:	bd80      	pop	{r7, pc}
 8019e7a:	bf00      	nop
 8019e7c:	0802e250 	.word	0x0802e250
 8019e80:	0802e288 	.word	0x0802e288
 8019e84:	0802e2c8 	.word	0x0802e2c8

08019e88 <mqtt_ringbuf_len>:

/** Return number of bytes in ring buffer */
static u16_t
mqtt_ringbuf_len(struct mqtt_ringbuf_t *rb)
{
 8019e88:	b480      	push	{r7}
 8019e8a:	b085      	sub	sp, #20
 8019e8c:	af00      	add	r7, sp, #0
 8019e8e:	6078      	str	r0, [r7, #4]
  u32_t len = rb->put - rb->get;
 8019e90:	687b      	ldr	r3, [r7, #4]
 8019e92:	881b      	ldrh	r3, [r3, #0]
 8019e94:	461a      	mov	r2, r3
 8019e96:	687b      	ldr	r3, [r7, #4]
 8019e98:	885b      	ldrh	r3, [r3, #2]
 8019e9a:	1ad3      	subs	r3, r2, r3
 8019e9c:	60fb      	str	r3, [r7, #12]
  if (len > 0xFFFF) {
 8019e9e:	68fb      	ldr	r3, [r7, #12]
 8019ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019ea4:	d303      	bcc.n	8019eae <mqtt_ringbuf_len+0x26>
    len += MQTT_OUTPUT_RINGBUF_SIZE;
 8019ea6:	68fb      	ldr	r3, [r7, #12]
 8019ea8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8019eac:	60fb      	str	r3, [r7, #12]
  }
  return (u16_t)len;
 8019eae:	68fb      	ldr	r3, [r7, #12]
 8019eb0:	b29b      	uxth	r3, r3
}
 8019eb2:	4618      	mov	r0, r3
 8019eb4:	3714      	adds	r7, #20
 8019eb6:	46bd      	mov	sp, r7
 8019eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ebc:	4770      	bx	lr
	...

08019ec0 <mqtt_output_send>:
 * @param rb Output ring buffer
 * @param tpcb TCP connection handle
 */
static void
mqtt_output_send(struct mqtt_ringbuf_t *rb, struct altcp_pcb *tpcb)
{
 8019ec0:	b590      	push	{r4, r7, lr}
 8019ec2:	b085      	sub	sp, #20
 8019ec4:	af00      	add	r7, sp, #0
 8019ec6:	6078      	str	r0, [r7, #4]
 8019ec8:	6039      	str	r1, [r7, #0]
  err_t err;
  u8_t wrap = 0;
 8019eca:	2300      	movs	r3, #0
 8019ecc:	73bb      	strb	r3, [r7, #14]
  u16_t ringbuf_lin_len = mqtt_ringbuf_linear_read_length(rb);
 8019ece:	6878      	ldr	r0, [r7, #4]
 8019ed0:	f7ff ffda 	bl	8019e88 <mqtt_ringbuf_len>
 8019ed4:	4603      	mov	r3, r0
 8019ed6:	461a      	mov	r2, r3
 8019ed8:	687b      	ldr	r3, [r7, #4]
 8019eda:	885b      	ldrh	r3, [r3, #2]
 8019edc:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8019ee0:	429a      	cmp	r2, r3
 8019ee2:	da04      	bge.n	8019eee <mqtt_output_send+0x2e>
 8019ee4:	6878      	ldr	r0, [r7, #4]
 8019ee6:	f7ff ffcf 	bl	8019e88 <mqtt_ringbuf_len>
 8019eea:	4603      	mov	r3, r0
 8019eec:	e004      	b.n	8019ef8 <mqtt_output_send+0x38>
 8019eee:	687b      	ldr	r3, [r7, #4]
 8019ef0:	885b      	ldrh	r3, [r3, #2]
 8019ef2:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8019ef6:	b29b      	uxth	r3, r3
 8019ef8:	817b      	strh	r3, [r7, #10]
  u16_t send_len = altcp_sndbuf(tpcb);
 8019efa:	683b      	ldr	r3, [r7, #0]
 8019efc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8019f00:	81bb      	strh	r3, [r7, #12]
  LWIP_ASSERT("mqtt_output_send: tpcb != NULL", tpcb != NULL);
 8019f02:	683b      	ldr	r3, [r7, #0]
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	d105      	bne.n	8019f14 <mqtt_output_send+0x54>
 8019f08:	4b44      	ldr	r3, [pc, #272]	; (801a01c <mqtt_output_send+0x15c>)
 8019f0a:	22f0      	movs	r2, #240	; 0xf0
 8019f0c:	4944      	ldr	r1, [pc, #272]	; (801a020 <mqtt_output_send+0x160>)
 8019f0e:	4845      	ldr	r0, [pc, #276]	; (801a024 <mqtt_output_send+0x164>)
 8019f10:	f011 ff06 	bl	802bd20 <iprintf>

  if (send_len == 0 || ringbuf_lin_len == 0) {
 8019f14:	89bb      	ldrh	r3, [r7, #12]
 8019f16:	2b00      	cmp	r3, #0
 8019f18:	d07c      	beq.n	801a014 <mqtt_output_send+0x154>
 8019f1a:	897b      	ldrh	r3, [r7, #10]
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d079      	beq.n	801a014 <mqtt_output_send+0x154>
  }

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_output_send: tcp_sndbuf: %d bytes, ringbuf_linear_available: %d, get %d, put %d\n",
                                 send_len, ringbuf_lin_len, rb->get, rb->put));

  if (send_len > ringbuf_lin_len) {
 8019f20:	89ba      	ldrh	r2, [r7, #12]
 8019f22:	897b      	ldrh	r3, [r7, #10]
 8019f24:	429a      	cmp	r2, r3
 8019f26:	d90d      	bls.n	8019f44 <mqtt_output_send+0x84>
    /* Space in TCP output buffer is larger than available in ring buffer linear portion */
    send_len = ringbuf_lin_len;
 8019f28:	897b      	ldrh	r3, [r7, #10]
 8019f2a:	81bb      	strh	r3, [r7, #12]
    /* Wrap around if more data in ring buffer after linear portion */
    wrap = (mqtt_ringbuf_len(rb) > ringbuf_lin_len);
 8019f2c:	6878      	ldr	r0, [r7, #4]
 8019f2e:	f7ff ffab 	bl	8019e88 <mqtt_ringbuf_len>
 8019f32:	4603      	mov	r3, r0
 8019f34:	461a      	mov	r2, r3
 8019f36:	897b      	ldrh	r3, [r7, #10]
 8019f38:	4293      	cmp	r3, r2
 8019f3a:	bf34      	ite	cc
 8019f3c:	2301      	movcc	r3, #1
 8019f3e:	2300      	movcs	r3, #0
 8019f40:	b2db      	uxtb	r3, r3
 8019f42:	73bb      	strb	r3, [r7, #14]
  }
  err = altcp_write(tpcb, mqtt_ringbuf_get_ptr(rb), send_len, TCP_WRITE_FLAG_COPY | (wrap ? TCP_WRITE_FLAG_MORE : 0));
 8019f44:	6878      	ldr	r0, [r7, #4]
 8019f46:	f7ff ff63 	bl	8019e10 <mqtt_ringbuf_get_ptr>
 8019f4a:	4601      	mov	r1, r0
 8019f4c:	7bbb      	ldrb	r3, [r7, #14]
 8019f4e:	2b00      	cmp	r3, #0
 8019f50:	d001      	beq.n	8019f56 <mqtt_output_send+0x96>
 8019f52:	2303      	movs	r3, #3
 8019f54:	e000      	b.n	8019f58 <mqtt_output_send+0x98>
 8019f56:	2301      	movs	r3, #1
 8019f58:	89ba      	ldrh	r2, [r7, #12]
 8019f5a:	6838      	ldr	r0, [r7, #0]
 8019f5c:	f00b fe54 	bl	8025c08 <tcp_write>
 8019f60:	4603      	mov	r3, r0
 8019f62:	73fb      	strb	r3, [r7, #15]
  if ((err == ERR_OK) && wrap) {
 8019f64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019f68:	2b00      	cmp	r3, #0
 8019f6a:	d146      	bne.n	8019ffa <mqtt_output_send+0x13a>
 8019f6c:	7bbb      	ldrb	r3, [r7, #14]
 8019f6e:	2b00      	cmp	r3, #0
 8019f70:	d043      	beq.n	8019ffa <mqtt_output_send+0x13a>
    mqtt_ringbuf_advance_get_idx(rb, send_len);
 8019f72:	89bb      	ldrh	r3, [r7, #12]
 8019f74:	4619      	mov	r1, r3
 8019f76:	6878      	ldr	r0, [r7, #4]
 8019f78:	f7ff ff5a 	bl	8019e30 <mqtt_ringbuf_advance_get_idx>
    /* Use the lesser one of ring buffer linear length and TCP send buffer size */
    send_len = LWIP_MIN(altcp_sndbuf(tpcb), mqtt_ringbuf_linear_read_length(rb));
 8019f7c:	683b      	ldr	r3, [r7, #0]
 8019f7e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8019f82:	461c      	mov	r4, r3
 8019f84:	6878      	ldr	r0, [r7, #4]
 8019f86:	f7ff ff7f 	bl	8019e88 <mqtt_ringbuf_len>
 8019f8a:	4603      	mov	r3, r0
 8019f8c:	461a      	mov	r2, r3
 8019f8e:	687b      	ldr	r3, [r7, #4]
 8019f90:	885b      	ldrh	r3, [r3, #2]
 8019f92:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8019f96:	429a      	cmp	r2, r3
 8019f98:	da04      	bge.n	8019fa4 <mqtt_output_send+0xe4>
 8019f9a:	6878      	ldr	r0, [r7, #4]
 8019f9c:	f7ff ff74 	bl	8019e88 <mqtt_ringbuf_len>
 8019fa0:	4603      	mov	r3, r0
 8019fa2:	e003      	b.n	8019fac <mqtt_output_send+0xec>
 8019fa4:	687b      	ldr	r3, [r7, #4]
 8019fa6:	885b      	ldrh	r3, [r3, #2]
 8019fa8:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8019fac:	429c      	cmp	r4, r3
 8019fae:	da03      	bge.n	8019fb8 <mqtt_output_send+0xf8>
 8019fb0:	683b      	ldr	r3, [r7, #0]
 8019fb2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8019fb6:	e014      	b.n	8019fe2 <mqtt_output_send+0x122>
 8019fb8:	6878      	ldr	r0, [r7, #4]
 8019fba:	f7ff ff65 	bl	8019e88 <mqtt_ringbuf_len>
 8019fbe:	4603      	mov	r3, r0
 8019fc0:	461a      	mov	r2, r3
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	885b      	ldrh	r3, [r3, #2]
 8019fc6:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8019fca:	429a      	cmp	r2, r3
 8019fcc:	da04      	bge.n	8019fd8 <mqtt_output_send+0x118>
 8019fce:	6878      	ldr	r0, [r7, #4]
 8019fd0:	f7ff ff5a 	bl	8019e88 <mqtt_ringbuf_len>
 8019fd4:	4603      	mov	r3, r0
 8019fd6:	e004      	b.n	8019fe2 <mqtt_output_send+0x122>
 8019fd8:	687b      	ldr	r3, [r7, #4]
 8019fda:	885b      	ldrh	r3, [r3, #2]
 8019fdc:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8019fe0:	b29b      	uxth	r3, r3
 8019fe2:	81bb      	strh	r3, [r7, #12]
    err = altcp_write(tpcb, mqtt_ringbuf_get_ptr(rb), send_len, TCP_WRITE_FLAG_COPY);
 8019fe4:	6878      	ldr	r0, [r7, #4]
 8019fe6:	f7ff ff13 	bl	8019e10 <mqtt_ringbuf_get_ptr>
 8019fea:	4601      	mov	r1, r0
 8019fec:	89ba      	ldrh	r2, [r7, #12]
 8019fee:	2301      	movs	r3, #1
 8019ff0:	6838      	ldr	r0, [r7, #0]
 8019ff2:	f00b fe09 	bl	8025c08 <tcp_write>
 8019ff6:	4603      	mov	r3, r0
 8019ff8:	73fb      	strb	r3, [r7, #15]
  }

  if (err == ERR_OK) {
 8019ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019ffe:	2b00      	cmp	r3, #0
 801a000:	d109      	bne.n	801a016 <mqtt_output_send+0x156>
    mqtt_ringbuf_advance_get_idx(rb, send_len);
 801a002:	89bb      	ldrh	r3, [r7, #12]
 801a004:	4619      	mov	r1, r3
 801a006:	6878      	ldr	r0, [r7, #4]
 801a008:	f7ff ff12 	bl	8019e30 <mqtt_ringbuf_advance_get_idx>
    /* Flush */
    altcp_output(tpcb);
 801a00c:	6838      	ldr	r0, [r7, #0]
 801a00e:	f00c fbeb 	bl	80267e8 <tcp_output>
 801a012:	e000      	b.n	801a016 <mqtt_output_send+0x156>
    return;
 801a014:	bf00      	nop
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_output_send: Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
  }
}
 801a016:	3714      	adds	r7, #20
 801a018:	46bd      	mov	sp, r7
 801a01a:	bd90      	pop	{r4, r7, pc}
 801a01c:	0802e250 	.word	0x0802e250
 801a020:	0802e2f0 	.word	0x0802e2f0
 801a024:	0802e2c8 	.word	0x0802e2c8

0801a028 <mqtt_create_request>:
 * @param arg Parameter following callback
 * @return Request or NULL if failed to create
 */
static struct mqtt_request_t *
mqtt_create_request(struct mqtt_request_t *r_objs, size_t r_objs_len, u16_t pkt_id, mqtt_request_cb_t cb, void *arg)
{
 801a028:	b580      	push	{r7, lr}
 801a02a:	b086      	sub	sp, #24
 801a02c:	af00      	add	r7, sp, #0
 801a02e:	60f8      	str	r0, [r7, #12]
 801a030:	60b9      	str	r1, [r7, #8]
 801a032:	603b      	str	r3, [r7, #0]
 801a034:	4613      	mov	r3, r2
 801a036:	80fb      	strh	r3, [r7, #6]
  struct mqtt_request_t *r = NULL;
 801a038:	2300      	movs	r3, #0
 801a03a:	617b      	str	r3, [r7, #20]
  u8_t n;
  LWIP_ASSERT("mqtt_create_request: r_objs != NULL", r_objs != NULL);
 801a03c:	68fb      	ldr	r3, [r7, #12]
 801a03e:	2b00      	cmp	r3, #0
 801a040:	d106      	bne.n	801a050 <mqtt_create_request+0x28>
 801a042:	4b19      	ldr	r3, [pc, #100]	; (801a0a8 <mqtt_create_request+0x80>)
 801a044:	f240 1223 	movw	r2, #291	; 0x123
 801a048:	4918      	ldr	r1, [pc, #96]	; (801a0ac <mqtt_create_request+0x84>)
 801a04a:	4819      	ldr	r0, [pc, #100]	; (801a0b0 <mqtt_create_request+0x88>)
 801a04c:	f011 fe68 	bl	802bd20 <iprintf>
  for (n = 0; n < r_objs_len; n++) {
 801a050:	2300      	movs	r3, #0
 801a052:	74fb      	strb	r3, [r7, #19]
 801a054:	e01f      	b.n	801a096 <mqtt_create_request+0x6e>
    /* Item point to itself if not in use */
    if (r_objs[n].next == &r_objs[n]) {
 801a056:	7cfb      	ldrb	r3, [r7, #19]
 801a058:	011b      	lsls	r3, r3, #4
 801a05a:	68fa      	ldr	r2, [r7, #12]
 801a05c:	4413      	add	r3, r2
 801a05e:	681a      	ldr	r2, [r3, #0]
 801a060:	7cfb      	ldrb	r3, [r7, #19]
 801a062:	011b      	lsls	r3, r3, #4
 801a064:	68f9      	ldr	r1, [r7, #12]
 801a066:	440b      	add	r3, r1
 801a068:	429a      	cmp	r2, r3
 801a06a:	d111      	bne.n	801a090 <mqtt_create_request+0x68>
      r = &r_objs[n];
 801a06c:	7cfb      	ldrb	r3, [r7, #19]
 801a06e:	011b      	lsls	r3, r3, #4
 801a070:	68fa      	ldr	r2, [r7, #12]
 801a072:	4413      	add	r3, r2
 801a074:	617b      	str	r3, [r7, #20]
      r->next = NULL;
 801a076:	697b      	ldr	r3, [r7, #20]
 801a078:	2200      	movs	r2, #0
 801a07a:	601a      	str	r2, [r3, #0]
      r->cb = cb;
 801a07c:	697b      	ldr	r3, [r7, #20]
 801a07e:	683a      	ldr	r2, [r7, #0]
 801a080:	605a      	str	r2, [r3, #4]
      r->arg = arg;
 801a082:	697b      	ldr	r3, [r7, #20]
 801a084:	6a3a      	ldr	r2, [r7, #32]
 801a086:	609a      	str	r2, [r3, #8]
      r->pkt_id = pkt_id;
 801a088:	697b      	ldr	r3, [r7, #20]
 801a08a:	88fa      	ldrh	r2, [r7, #6]
 801a08c:	819a      	strh	r2, [r3, #12]
      break;
 801a08e:	e006      	b.n	801a09e <mqtt_create_request+0x76>
  for (n = 0; n < r_objs_len; n++) {
 801a090:	7cfb      	ldrb	r3, [r7, #19]
 801a092:	3301      	adds	r3, #1
 801a094:	74fb      	strb	r3, [r7, #19]
 801a096:	7cfa      	ldrb	r2, [r7, #19]
 801a098:	68bb      	ldr	r3, [r7, #8]
 801a09a:	429a      	cmp	r2, r3
 801a09c:	d3db      	bcc.n	801a056 <mqtt_create_request+0x2e>
    }
  }
  return r;
 801a09e:	697b      	ldr	r3, [r7, #20]
}
 801a0a0:	4618      	mov	r0, r3
 801a0a2:	3718      	adds	r7, #24
 801a0a4:	46bd      	mov	sp, r7
 801a0a6:	bd80      	pop	{r7, pc}
 801a0a8:	0802e250 	.word	0x0802e250
 801a0ac:	0802e310 	.word	0x0802e310
 801a0b0:	0802e2c8 	.word	0x0802e2c8

0801a0b4 <mqtt_append_request>:
 * @param tail Pointer to request queue tail pointer
 * @param r Request to append
 */
static void
mqtt_append_request(struct mqtt_request_t **tail, struct mqtt_request_t *r)
{
 801a0b4:	b580      	push	{r7, lr}
 801a0b6:	b086      	sub	sp, #24
 801a0b8:	af00      	add	r7, sp, #0
 801a0ba:	6078      	str	r0, [r7, #4]
 801a0bc:	6039      	str	r1, [r7, #0]
  struct mqtt_request_t *head = NULL;
 801a0be:	2300      	movs	r3, #0
 801a0c0:	617b      	str	r3, [r7, #20]
  s16_t time_before = 0;
 801a0c2:	2300      	movs	r3, #0
 801a0c4:	827b      	strh	r3, [r7, #18]
  struct mqtt_request_t *iter;

  LWIP_ASSERT("mqtt_append_request: tail != NULL", tail != NULL);
 801a0c6:	687b      	ldr	r3, [r7, #4]
 801a0c8:	2b00      	cmp	r3, #0
 801a0ca:	d106      	bne.n	801a0da <mqtt_append_request+0x26>
 801a0cc:	4b1b      	ldr	r3, [pc, #108]	; (801a13c <mqtt_append_request+0x88>)
 801a0ce:	f240 123f 	movw	r2, #319	; 0x13f
 801a0d2:	491b      	ldr	r1, [pc, #108]	; (801a140 <mqtt_append_request+0x8c>)
 801a0d4:	481b      	ldr	r0, [pc, #108]	; (801a144 <mqtt_append_request+0x90>)
 801a0d6:	f011 fe23 	bl	802bd20 <iprintf>

  /* Iterate trough queue to find head, and count total timeout time */
  for (iter = *tail; iter != NULL; iter = iter->next) {
 801a0da:	687b      	ldr	r3, [r7, #4]
 801a0dc:	681b      	ldr	r3, [r3, #0]
 801a0de:	60fb      	str	r3, [r7, #12]
 801a0e0:	e00a      	b.n	801a0f8 <mqtt_append_request+0x44>
    time_before += iter->timeout_diff;
 801a0e2:	68fb      	ldr	r3, [r7, #12]
 801a0e4:	89da      	ldrh	r2, [r3, #14]
 801a0e6:	8a7b      	ldrh	r3, [r7, #18]
 801a0e8:	4413      	add	r3, r2
 801a0ea:	b29b      	uxth	r3, r3
 801a0ec:	827b      	strh	r3, [r7, #18]
    head = iter;
 801a0ee:	68fb      	ldr	r3, [r7, #12]
 801a0f0:	617b      	str	r3, [r7, #20]
  for (iter = *tail; iter != NULL; iter = iter->next) {
 801a0f2:	68fb      	ldr	r3, [r7, #12]
 801a0f4:	681b      	ldr	r3, [r3, #0]
 801a0f6:	60fb      	str	r3, [r7, #12]
 801a0f8:	68fb      	ldr	r3, [r7, #12]
 801a0fa:	2b00      	cmp	r3, #0
 801a0fc:	d1f1      	bne.n	801a0e2 <mqtt_append_request+0x2e>
  }

  LWIP_ASSERT("mqtt_append_request: time_before <= MQTT_REQ_TIMEOUT", time_before <= MQTT_REQ_TIMEOUT);
 801a0fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801a102:	2b1e      	cmp	r3, #30
 801a104:	dd06      	ble.n	801a114 <mqtt_append_request+0x60>
 801a106:	4b0d      	ldr	r3, [pc, #52]	; (801a13c <mqtt_append_request+0x88>)
 801a108:	f240 1247 	movw	r2, #327	; 0x147
 801a10c:	490e      	ldr	r1, [pc, #56]	; (801a148 <mqtt_append_request+0x94>)
 801a10e:	480d      	ldr	r0, [pc, #52]	; (801a144 <mqtt_append_request+0x90>)
 801a110:	f011 fe06 	bl	802bd20 <iprintf>
  r->timeout_diff = MQTT_REQ_TIMEOUT - time_before;
 801a114:	8a7b      	ldrh	r3, [r7, #18]
 801a116:	f1c3 031e 	rsb	r3, r3, #30
 801a11a:	b29a      	uxth	r2, r3
 801a11c:	683b      	ldr	r3, [r7, #0]
 801a11e:	81da      	strh	r2, [r3, #14]
  if (head == NULL) {
 801a120:	697b      	ldr	r3, [r7, #20]
 801a122:	2b00      	cmp	r3, #0
 801a124:	d103      	bne.n	801a12e <mqtt_append_request+0x7a>
    *tail = r;
 801a126:	687b      	ldr	r3, [r7, #4]
 801a128:	683a      	ldr	r2, [r7, #0]
 801a12a:	601a      	str	r2, [r3, #0]
  } else {
    head->next = r;
  }
}
 801a12c:	e002      	b.n	801a134 <mqtt_append_request+0x80>
    head->next = r;
 801a12e:	697b      	ldr	r3, [r7, #20]
 801a130:	683a      	ldr	r2, [r7, #0]
 801a132:	601a      	str	r2, [r3, #0]
}
 801a134:	bf00      	nop
 801a136:	3718      	adds	r7, #24
 801a138:	46bd      	mov	sp, r7
 801a13a:	bd80      	pop	{r7, pc}
 801a13c:	0802e250 	.word	0x0802e250
 801a140:	0802e334 	.word	0x0802e334
 801a144:	0802e2c8 	.word	0x0802e2c8
 801a148:	0802e358 	.word	0x0802e358

0801a14c <mqtt_delete_request>:
 * Delete request item
 * @param r Request item to delete
 */
static void
mqtt_delete_request(struct mqtt_request_t *r)
{
 801a14c:	b480      	push	{r7}
 801a14e:	b083      	sub	sp, #12
 801a150:	af00      	add	r7, sp, #0
 801a152:	6078      	str	r0, [r7, #4]
  if (r != NULL) {
 801a154:	687b      	ldr	r3, [r7, #4]
 801a156:	2b00      	cmp	r3, #0
 801a158:	d002      	beq.n	801a160 <mqtt_delete_request+0x14>
    r->next = r;
 801a15a:	687b      	ldr	r3, [r7, #4]
 801a15c:	687a      	ldr	r2, [r7, #4]
 801a15e:	601a      	str	r2, [r3, #0]
  }
}
 801a160:	bf00      	nop
 801a162:	370c      	adds	r7, #12
 801a164:	46bd      	mov	sp, r7
 801a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a16a:	4770      	bx	lr

0801a16c <mqtt_take_request>:
 * @param pkt_id Packet identifier of request to take
 * @return Request item if found, NULL if not
 */
static struct mqtt_request_t *
mqtt_take_request(struct mqtt_request_t **tail, u16_t pkt_id)
{
 801a16c:	b580      	push	{r7, lr}
 801a16e:	b084      	sub	sp, #16
 801a170:	af00      	add	r7, sp, #0
 801a172:	6078      	str	r0, [r7, #4]
 801a174:	460b      	mov	r3, r1
 801a176:	807b      	strh	r3, [r7, #2]
  struct mqtt_request_t *iter = NULL, *prev = NULL;
 801a178:	2300      	movs	r3, #0
 801a17a:	60fb      	str	r3, [r7, #12]
 801a17c:	2300      	movs	r3, #0
 801a17e:	60bb      	str	r3, [r7, #8]
  LWIP_ASSERT("mqtt_take_request: tail != NULL", tail != NULL);
 801a180:	687b      	ldr	r3, [r7, #4]
 801a182:	2b00      	cmp	r3, #0
 801a184:	d106      	bne.n	801a194 <mqtt_take_request+0x28>
 801a186:	4b1f      	ldr	r3, [pc, #124]	; (801a204 <mqtt_take_request+0x98>)
 801a188:	f240 1267 	movw	r2, #359	; 0x167
 801a18c:	491e      	ldr	r1, [pc, #120]	; (801a208 <mqtt_take_request+0x9c>)
 801a18e:	481f      	ldr	r0, [pc, #124]	; (801a20c <mqtt_take_request+0xa0>)
 801a190:	f011 fdc6 	bl	802bd20 <iprintf>
  /* Search all request for pkt_id */
  for (iter = *tail; iter != NULL; iter = iter->next) {
 801a194:	687b      	ldr	r3, [r7, #4]
 801a196:	681b      	ldr	r3, [r3, #0]
 801a198:	60fb      	str	r3, [r7, #12]
 801a19a:	e009      	b.n	801a1b0 <mqtt_take_request+0x44>
    if (iter->pkt_id == pkt_id) {
 801a19c:	68fb      	ldr	r3, [r7, #12]
 801a19e:	899b      	ldrh	r3, [r3, #12]
 801a1a0:	887a      	ldrh	r2, [r7, #2]
 801a1a2:	429a      	cmp	r2, r3
 801a1a4:	d008      	beq.n	801a1b8 <mqtt_take_request+0x4c>
      break;
    }
    prev = iter;
 801a1a6:	68fb      	ldr	r3, [r7, #12]
 801a1a8:	60bb      	str	r3, [r7, #8]
  for (iter = *tail; iter != NULL; iter = iter->next) {
 801a1aa:	68fb      	ldr	r3, [r7, #12]
 801a1ac:	681b      	ldr	r3, [r3, #0]
 801a1ae:	60fb      	str	r3, [r7, #12]
 801a1b0:	68fb      	ldr	r3, [r7, #12]
 801a1b2:	2b00      	cmp	r3, #0
 801a1b4:	d1f2      	bne.n	801a19c <mqtt_take_request+0x30>
 801a1b6:	e000      	b.n	801a1ba <mqtt_take_request+0x4e>
      break;
 801a1b8:	bf00      	nop
  }

  /* If request was found */
  if (iter != NULL) {
 801a1ba:	68fb      	ldr	r3, [r7, #12]
 801a1bc:	2b00      	cmp	r3, #0
 801a1be:	d01c      	beq.n	801a1fa <mqtt_take_request+0x8e>
    /* unchain */
    if (prev == NULL) {
 801a1c0:	68bb      	ldr	r3, [r7, #8]
 801a1c2:	2b00      	cmp	r3, #0
 801a1c4:	d104      	bne.n	801a1d0 <mqtt_take_request+0x64>
      *tail = iter->next;
 801a1c6:	68fb      	ldr	r3, [r7, #12]
 801a1c8:	681a      	ldr	r2, [r3, #0]
 801a1ca:	687b      	ldr	r3, [r7, #4]
 801a1cc:	601a      	str	r2, [r3, #0]
 801a1ce:	e003      	b.n	801a1d8 <mqtt_take_request+0x6c>
    } else {
      prev->next = iter->next;
 801a1d0:	68fb      	ldr	r3, [r7, #12]
 801a1d2:	681a      	ldr	r2, [r3, #0]
 801a1d4:	68bb      	ldr	r3, [r7, #8]
 801a1d6:	601a      	str	r2, [r3, #0]
    }
    /* If exists, add remaining timeout time for the request to next */
    if (iter->next != NULL) {
 801a1d8:	68fb      	ldr	r3, [r7, #12]
 801a1da:	681b      	ldr	r3, [r3, #0]
 801a1dc:	2b00      	cmp	r3, #0
 801a1de:	d009      	beq.n	801a1f4 <mqtt_take_request+0x88>
      iter->next->timeout_diff += iter->timeout_diff;
 801a1e0:	68fb      	ldr	r3, [r7, #12]
 801a1e2:	681b      	ldr	r3, [r3, #0]
 801a1e4:	68fa      	ldr	r2, [r7, #12]
 801a1e6:	6812      	ldr	r2, [r2, #0]
 801a1e8:	89d1      	ldrh	r1, [r2, #14]
 801a1ea:	68fa      	ldr	r2, [r7, #12]
 801a1ec:	89d2      	ldrh	r2, [r2, #14]
 801a1ee:	440a      	add	r2, r1
 801a1f0:	b292      	uxth	r2, r2
 801a1f2:	81da      	strh	r2, [r3, #14]
    }
    iter->next = NULL;
 801a1f4:	68fb      	ldr	r3, [r7, #12]
 801a1f6:	2200      	movs	r2, #0
 801a1f8:	601a      	str	r2, [r3, #0]
  }
  return iter;
 801a1fa:	68fb      	ldr	r3, [r7, #12]
}
 801a1fc:	4618      	mov	r0, r3
 801a1fe:	3710      	adds	r7, #16
 801a200:	46bd      	mov	sp, r7
 801a202:	bd80      	pop	{r7, pc}
 801a204:	0802e250 	.word	0x0802e250
 801a208:	0802e390 	.word	0x0802e390
 801a20c:	0802e2c8 	.word	0x0802e2c8

0801a210 <mqtt_request_time_elapsed>:
 * @param tail Pointer to request queue tail pointer
 * @param t Time since last call in seconds
 */
static void
mqtt_request_time_elapsed(struct mqtt_request_t **tail, u8_t t)
{
 801a210:	b580      	push	{r7, lr}
 801a212:	b084      	sub	sp, #16
 801a214:	af00      	add	r7, sp, #0
 801a216:	6078      	str	r0, [r7, #4]
 801a218:	460b      	mov	r3, r1
 801a21a:	70fb      	strb	r3, [r7, #3]
  struct mqtt_request_t *r;
  LWIP_ASSERT("mqtt_request_time_elapsed: tail != NULL", tail != NULL);
 801a21c:	687b      	ldr	r3, [r7, #4]
 801a21e:	2b00      	cmp	r3, #0
 801a220:	d106      	bne.n	801a230 <mqtt_request_time_elapsed+0x20>
 801a222:	4b21      	ldr	r3, [pc, #132]	; (801a2a8 <mqtt_request_time_elapsed+0x98>)
 801a224:	f44f 72c5 	mov.w	r2, #394	; 0x18a
 801a228:	4920      	ldr	r1, [pc, #128]	; (801a2ac <mqtt_request_time_elapsed+0x9c>)
 801a22a:	4821      	ldr	r0, [pc, #132]	; (801a2b0 <mqtt_request_time_elapsed+0xa0>)
 801a22c:	f011 fd78 	bl	802bd20 <iprintf>
  r = *tail;
 801a230:	687b      	ldr	r3, [r7, #4]
 801a232:	681b      	ldr	r3, [r3, #0]
 801a234:	60fb      	str	r3, [r7, #12]
  while (t > 0 && r != NULL) {
 801a236:	e02c      	b.n	801a292 <mqtt_request_time_elapsed+0x82>
    if (t >= r->timeout_diff) {
 801a238:	78fb      	ldrb	r3, [r7, #3]
 801a23a:	b29a      	uxth	r2, r3
 801a23c:	68fb      	ldr	r3, [r7, #12]
 801a23e:	89db      	ldrh	r3, [r3, #14]
 801a240:	429a      	cmp	r2, r3
 801a242:	d31c      	bcc.n	801a27e <mqtt_request_time_elapsed+0x6e>
      t -= (u8_t)r->timeout_diff;
 801a244:	68fb      	ldr	r3, [r7, #12]
 801a246:	89db      	ldrh	r3, [r3, #14]
 801a248:	b2db      	uxtb	r3, r3
 801a24a:	78fa      	ldrb	r2, [r7, #3]
 801a24c:	1ad3      	subs	r3, r2, r3
 801a24e:	70fb      	strb	r3, [r7, #3]
      /* Unchain */
      *tail = r->next;
 801a250:	68fb      	ldr	r3, [r7, #12]
 801a252:	681a      	ldr	r2, [r3, #0]
 801a254:	687b      	ldr	r3, [r7, #4]
 801a256:	601a      	str	r2, [r3, #0]
      /* Notify upper layer about timeout */
      if (r->cb != NULL) {
 801a258:	68fb      	ldr	r3, [r7, #12]
 801a25a:	685b      	ldr	r3, [r3, #4]
 801a25c:	2b00      	cmp	r3, #0
 801a25e:	d007      	beq.n	801a270 <mqtt_request_time_elapsed+0x60>
        r->cb(r->arg, ERR_TIMEOUT);
 801a260:	68fb      	ldr	r3, [r7, #12]
 801a262:	685b      	ldr	r3, [r3, #4]
 801a264:	68fa      	ldr	r2, [r7, #12]
 801a266:	6892      	ldr	r2, [r2, #8]
 801a268:	f06f 0102 	mvn.w	r1, #2
 801a26c:	4610      	mov	r0, r2
 801a26e:	4798      	blx	r3
      }
      mqtt_delete_request(r);
 801a270:	68f8      	ldr	r0, [r7, #12]
 801a272:	f7ff ff6b 	bl	801a14c <mqtt_delete_request>
      /* Tail might be be modified in callback, so re-read it in every iteration */
      r = *(struct mqtt_request_t *const volatile *)tail;
 801a276:	687b      	ldr	r3, [r7, #4]
 801a278:	681b      	ldr	r3, [r3, #0]
 801a27a:	60fb      	str	r3, [r7, #12]
 801a27c:	e009      	b.n	801a292 <mqtt_request_time_elapsed+0x82>
    } else {
      r->timeout_diff -= t;
 801a27e:	68fb      	ldr	r3, [r7, #12]
 801a280:	89da      	ldrh	r2, [r3, #14]
 801a282:	78fb      	ldrb	r3, [r7, #3]
 801a284:	b29b      	uxth	r3, r3
 801a286:	1ad3      	subs	r3, r2, r3
 801a288:	b29a      	uxth	r2, r3
 801a28a:	68fb      	ldr	r3, [r7, #12]
 801a28c:	81da      	strh	r2, [r3, #14]
      t = 0;
 801a28e:	2300      	movs	r3, #0
 801a290:	70fb      	strb	r3, [r7, #3]
  while (t > 0 && r != NULL) {
 801a292:	78fb      	ldrb	r3, [r7, #3]
 801a294:	2b00      	cmp	r3, #0
 801a296:	d002      	beq.n	801a29e <mqtt_request_time_elapsed+0x8e>
 801a298:	68fb      	ldr	r3, [r7, #12]
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	d1cc      	bne.n	801a238 <mqtt_request_time_elapsed+0x28>
    }
  }
}
 801a29e:	bf00      	nop
 801a2a0:	3710      	adds	r7, #16
 801a2a2:	46bd      	mov	sp, r7
 801a2a4:	bd80      	pop	{r7, pc}
 801a2a6:	bf00      	nop
 801a2a8:	0802e250 	.word	0x0802e250
 801a2ac:	0802e3b0 	.word	0x0802e3b0
 801a2b0:	0802e2c8 	.word	0x0802e2c8

0801a2b4 <mqtt_clear_requests>:
 * Free all request items
 * @param tail Pointer to request queue tail pointer
 */
static void
mqtt_clear_requests(struct mqtt_request_t **tail)
{
 801a2b4:	b580      	push	{r7, lr}
 801a2b6:	b084      	sub	sp, #16
 801a2b8:	af00      	add	r7, sp, #0
 801a2ba:	6078      	str	r0, [r7, #4]
  struct mqtt_request_t *iter, *next;
  LWIP_ASSERT("mqtt_clear_requests: tail != NULL", tail != NULL);
 801a2bc:	687b      	ldr	r3, [r7, #4]
 801a2be:	2b00      	cmp	r3, #0
 801a2c0:	d106      	bne.n	801a2d0 <mqtt_clear_requests+0x1c>
 801a2c2:	4b0e      	ldr	r3, [pc, #56]	; (801a2fc <mqtt_clear_requests+0x48>)
 801a2c4:	f240 12a7 	movw	r2, #423	; 0x1a7
 801a2c8:	490d      	ldr	r1, [pc, #52]	; (801a300 <mqtt_clear_requests+0x4c>)
 801a2ca:	480e      	ldr	r0, [pc, #56]	; (801a304 <mqtt_clear_requests+0x50>)
 801a2cc:	f011 fd28 	bl	802bd20 <iprintf>
  for (iter = *tail; iter != NULL; iter = next) {
 801a2d0:	687b      	ldr	r3, [r7, #4]
 801a2d2:	681b      	ldr	r3, [r3, #0]
 801a2d4:	60fb      	str	r3, [r7, #12]
 801a2d6:	e007      	b.n	801a2e8 <mqtt_clear_requests+0x34>
    next = iter->next;
 801a2d8:	68fb      	ldr	r3, [r7, #12]
 801a2da:	681b      	ldr	r3, [r3, #0]
 801a2dc:	60bb      	str	r3, [r7, #8]
    mqtt_delete_request(iter);
 801a2de:	68f8      	ldr	r0, [r7, #12]
 801a2e0:	f7ff ff34 	bl	801a14c <mqtt_delete_request>
  for (iter = *tail; iter != NULL; iter = next) {
 801a2e4:	68bb      	ldr	r3, [r7, #8]
 801a2e6:	60fb      	str	r3, [r7, #12]
 801a2e8:	68fb      	ldr	r3, [r7, #12]
 801a2ea:	2b00      	cmp	r3, #0
 801a2ec:	d1f4      	bne.n	801a2d8 <mqtt_clear_requests+0x24>
  }
  *tail = NULL;
 801a2ee:	687b      	ldr	r3, [r7, #4]
 801a2f0:	2200      	movs	r2, #0
 801a2f2:	601a      	str	r2, [r3, #0]
}
 801a2f4:	bf00      	nop
 801a2f6:	3710      	adds	r7, #16
 801a2f8:	46bd      	mov	sp, r7
 801a2fa:	bd80      	pop	{r7, pc}
 801a2fc:	0802e250 	.word	0x0802e250
 801a300:	0802e3d8 	.word	0x0802e3d8
 801a304:	0802e2c8 	.word	0x0802e2c8

0801a308 <mqtt_init_requests>:
 * @param r_objs Pointer to request objects
 * @param r_objs_len Number of array entries
 */
static void
mqtt_init_requests(struct mqtt_request_t *r_objs, size_t r_objs_len)
{
 801a308:	b580      	push	{r7, lr}
 801a30a:	b084      	sub	sp, #16
 801a30c:	af00      	add	r7, sp, #0
 801a30e:	6078      	str	r0, [r7, #4]
 801a310:	6039      	str	r1, [r7, #0]
  u8_t n;
  LWIP_ASSERT("mqtt_init_requests: r_objs != NULL", r_objs != NULL);
 801a312:	687b      	ldr	r3, [r7, #4]
 801a314:	2b00      	cmp	r3, #0
 801a316:	d106      	bne.n	801a326 <mqtt_init_requests+0x1e>
 801a318:	4b0e      	ldr	r3, [pc, #56]	; (801a354 <mqtt_init_requests+0x4c>)
 801a31a:	f240 12b7 	movw	r2, #439	; 0x1b7
 801a31e:	490e      	ldr	r1, [pc, #56]	; (801a358 <mqtt_init_requests+0x50>)
 801a320:	480e      	ldr	r0, [pc, #56]	; (801a35c <mqtt_init_requests+0x54>)
 801a322:	f011 fcfd 	bl	802bd20 <iprintf>
  for (n = 0; n < r_objs_len; n++) {
 801a326:	2300      	movs	r3, #0
 801a328:	73fb      	strb	r3, [r7, #15]
 801a32a:	e00b      	b.n	801a344 <mqtt_init_requests+0x3c>
    /* Item pointing to itself indicates unused */
    r_objs[n].next = &r_objs[n];
 801a32c:	7bfb      	ldrb	r3, [r7, #15]
 801a32e:	011b      	lsls	r3, r3, #4
 801a330:	687a      	ldr	r2, [r7, #4]
 801a332:	4413      	add	r3, r2
 801a334:	7bfa      	ldrb	r2, [r7, #15]
 801a336:	0112      	lsls	r2, r2, #4
 801a338:	6879      	ldr	r1, [r7, #4]
 801a33a:	440a      	add	r2, r1
 801a33c:	601a      	str	r2, [r3, #0]
  for (n = 0; n < r_objs_len; n++) {
 801a33e:	7bfb      	ldrb	r3, [r7, #15]
 801a340:	3301      	adds	r3, #1
 801a342:	73fb      	strb	r3, [r7, #15]
 801a344:	7bfa      	ldrb	r2, [r7, #15]
 801a346:	683b      	ldr	r3, [r7, #0]
 801a348:	429a      	cmp	r2, r3
 801a34a:	d3ef      	bcc.n	801a32c <mqtt_init_requests+0x24>
  }
}
 801a34c:	bf00      	nop
 801a34e:	3710      	adds	r7, #16
 801a350:	46bd      	mov	sp, r7
 801a352:	bd80      	pop	{r7, pc}
 801a354:	0802e250 	.word	0x0802e250
 801a358:	0802e3fc 	.word	0x0802e3fc
 801a35c:	0802e2c8 	.word	0x0802e2c8

0801a360 <mqtt_output_append_u8>:
/* Output message build helpers */


static void
mqtt_output_append_u8(struct mqtt_ringbuf_t *rb, u8_t value)
{
 801a360:	b580      	push	{r7, lr}
 801a362:	b082      	sub	sp, #8
 801a364:	af00      	add	r7, sp, #0
 801a366:	6078      	str	r0, [r7, #4]
 801a368:	460b      	mov	r3, r1
 801a36a:	70fb      	strb	r3, [r7, #3]
  mqtt_ringbuf_put(rb, value);
 801a36c:	78fb      	ldrb	r3, [r7, #3]
 801a36e:	4619      	mov	r1, r3
 801a370:	6878      	ldr	r0, [r7, #4]
 801a372:	f7ff fd2d 	bl	8019dd0 <mqtt_ringbuf_put>
}
 801a376:	bf00      	nop
 801a378:	3708      	adds	r7, #8
 801a37a:	46bd      	mov	sp, r7
 801a37c:	bd80      	pop	{r7, pc}

0801a37e <mqtt_output_append_u16>:

static
void mqtt_output_append_u16(struct mqtt_ringbuf_t *rb, u16_t value)
{
 801a37e:	b580      	push	{r7, lr}
 801a380:	b082      	sub	sp, #8
 801a382:	af00      	add	r7, sp, #0
 801a384:	6078      	str	r0, [r7, #4]
 801a386:	460b      	mov	r3, r1
 801a388:	807b      	strh	r3, [r7, #2]
  mqtt_ringbuf_put(rb, value >> 8);
 801a38a:	887b      	ldrh	r3, [r7, #2]
 801a38c:	0a1b      	lsrs	r3, r3, #8
 801a38e:	b29b      	uxth	r3, r3
 801a390:	b2db      	uxtb	r3, r3
 801a392:	4619      	mov	r1, r3
 801a394:	6878      	ldr	r0, [r7, #4]
 801a396:	f7ff fd1b 	bl	8019dd0 <mqtt_ringbuf_put>
  mqtt_ringbuf_put(rb, value & 0xff);
 801a39a:	887b      	ldrh	r3, [r7, #2]
 801a39c:	b2db      	uxtb	r3, r3
 801a39e:	4619      	mov	r1, r3
 801a3a0:	6878      	ldr	r0, [r7, #4]
 801a3a2:	f7ff fd15 	bl	8019dd0 <mqtt_ringbuf_put>
}
 801a3a6:	bf00      	nop
 801a3a8:	3708      	adds	r7, #8
 801a3aa:	46bd      	mov	sp, r7
 801a3ac:	bd80      	pop	{r7, pc}

0801a3ae <mqtt_output_append_buf>:

static void
mqtt_output_append_buf(struct mqtt_ringbuf_t *rb, const void *data, u16_t length)
{
 801a3ae:	b580      	push	{r7, lr}
 801a3b0:	b086      	sub	sp, #24
 801a3b2:	af00      	add	r7, sp, #0
 801a3b4:	60f8      	str	r0, [r7, #12]
 801a3b6:	60b9      	str	r1, [r7, #8]
 801a3b8:	4613      	mov	r3, r2
 801a3ba:	80fb      	strh	r3, [r7, #6]
  u16_t n;
  for (n = 0; n < length; n++) {
 801a3bc:	2300      	movs	r3, #0
 801a3be:	82fb      	strh	r3, [r7, #22]
 801a3c0:	e00a      	b.n	801a3d8 <mqtt_output_append_buf+0x2a>
    mqtt_ringbuf_put(rb, ((const u8_t *)data)[n]);
 801a3c2:	8afb      	ldrh	r3, [r7, #22]
 801a3c4:	68ba      	ldr	r2, [r7, #8]
 801a3c6:	4413      	add	r3, r2
 801a3c8:	781b      	ldrb	r3, [r3, #0]
 801a3ca:	4619      	mov	r1, r3
 801a3cc:	68f8      	ldr	r0, [r7, #12]
 801a3ce:	f7ff fcff 	bl	8019dd0 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 801a3d2:	8afb      	ldrh	r3, [r7, #22]
 801a3d4:	3301      	adds	r3, #1
 801a3d6:	82fb      	strh	r3, [r7, #22]
 801a3d8:	8afa      	ldrh	r2, [r7, #22]
 801a3da:	88fb      	ldrh	r3, [r7, #6]
 801a3dc:	429a      	cmp	r2, r3
 801a3de:	d3f0      	bcc.n	801a3c2 <mqtt_output_append_buf+0x14>
  }
}
 801a3e0:	bf00      	nop
 801a3e2:	3718      	adds	r7, #24
 801a3e4:	46bd      	mov	sp, r7
 801a3e6:	bd80      	pop	{r7, pc}

0801a3e8 <mqtt_output_append_string>:

static void
mqtt_output_append_string(struct mqtt_ringbuf_t *rb, const char *str, u16_t length)
{
 801a3e8:	b580      	push	{r7, lr}
 801a3ea:	b086      	sub	sp, #24
 801a3ec:	af00      	add	r7, sp, #0
 801a3ee:	60f8      	str	r0, [r7, #12]
 801a3f0:	60b9      	str	r1, [r7, #8]
 801a3f2:	4613      	mov	r3, r2
 801a3f4:	80fb      	strh	r3, [r7, #6]
  u16_t n;
  mqtt_ringbuf_put(rb, length >> 8);
 801a3f6:	88fb      	ldrh	r3, [r7, #6]
 801a3f8:	0a1b      	lsrs	r3, r3, #8
 801a3fa:	b29b      	uxth	r3, r3
 801a3fc:	b2db      	uxtb	r3, r3
 801a3fe:	4619      	mov	r1, r3
 801a400:	68f8      	ldr	r0, [r7, #12]
 801a402:	f7ff fce5 	bl	8019dd0 <mqtt_ringbuf_put>
  mqtt_ringbuf_put(rb, length & 0xff);
 801a406:	88fb      	ldrh	r3, [r7, #6]
 801a408:	b2db      	uxtb	r3, r3
 801a40a:	4619      	mov	r1, r3
 801a40c:	68f8      	ldr	r0, [r7, #12]
 801a40e:	f7ff fcdf 	bl	8019dd0 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 801a412:	2300      	movs	r3, #0
 801a414:	82fb      	strh	r3, [r7, #22]
 801a416:	e00a      	b.n	801a42e <mqtt_output_append_string+0x46>
    mqtt_ringbuf_put(rb, str[n]);
 801a418:	8afb      	ldrh	r3, [r7, #22]
 801a41a:	68ba      	ldr	r2, [r7, #8]
 801a41c:	4413      	add	r3, r2
 801a41e:	781b      	ldrb	r3, [r3, #0]
 801a420:	4619      	mov	r1, r3
 801a422:	68f8      	ldr	r0, [r7, #12]
 801a424:	f7ff fcd4 	bl	8019dd0 <mqtt_ringbuf_put>
  for (n = 0; n < length; n++) {
 801a428:	8afb      	ldrh	r3, [r7, #22]
 801a42a:	3301      	adds	r3, #1
 801a42c:	82fb      	strh	r3, [r7, #22]
 801a42e:	8afa      	ldrh	r2, [r7, #22]
 801a430:	88fb      	ldrh	r3, [r7, #6]
 801a432:	429a      	cmp	r2, r3
 801a434:	d3f0      	bcc.n	801a418 <mqtt_output_append_string+0x30>
  }
}
 801a436:	bf00      	nop
 801a438:	3718      	adds	r7, #24
 801a43a:	46bd      	mov	sp, r7
 801a43c:	bd80      	pop	{r7, pc}

0801a43e <mqtt_output_append_fixed_header>:
 */

static void
mqtt_output_append_fixed_header(struct mqtt_ringbuf_t *rb, u8_t msg_type, u8_t fdup,
                                u8_t fqos, u8_t fretain, u16_t r_length)
{
 801a43e:	b580      	push	{r7, lr}
 801a440:	b082      	sub	sp, #8
 801a442:	af00      	add	r7, sp, #0
 801a444:	6078      	str	r0, [r7, #4]
 801a446:	4608      	mov	r0, r1
 801a448:	4611      	mov	r1, r2
 801a44a:	461a      	mov	r2, r3
 801a44c:	4603      	mov	r3, r0
 801a44e:	70fb      	strb	r3, [r7, #3]
 801a450:	460b      	mov	r3, r1
 801a452:	70bb      	strb	r3, [r7, #2]
 801a454:	4613      	mov	r3, r2
 801a456:	707b      	strb	r3, [r7, #1]
  /* Start with control byte */
  mqtt_output_append_u8(rb, (((msg_type & 0x0f) << 4) | ((fdup & 1) << 3) | ((fqos & 3) << 1) | (fretain & 1)));
 801a458:	78fb      	ldrb	r3, [r7, #3]
 801a45a:	011b      	lsls	r3, r3, #4
 801a45c:	b25a      	sxtb	r2, r3
 801a45e:	78bb      	ldrb	r3, [r7, #2]
 801a460:	00db      	lsls	r3, r3, #3
 801a462:	b25b      	sxtb	r3, r3
 801a464:	f003 0308 	and.w	r3, r3, #8
 801a468:	b25b      	sxtb	r3, r3
 801a46a:	4313      	orrs	r3, r2
 801a46c:	b25a      	sxtb	r2, r3
 801a46e:	787b      	ldrb	r3, [r7, #1]
 801a470:	005b      	lsls	r3, r3, #1
 801a472:	b25b      	sxtb	r3, r3
 801a474:	f003 0306 	and.w	r3, r3, #6
 801a478:	b25b      	sxtb	r3, r3
 801a47a:	4313      	orrs	r3, r2
 801a47c:	b25a      	sxtb	r2, r3
 801a47e:	f997 3010 	ldrsb.w	r3, [r7, #16]
 801a482:	f003 0301 	and.w	r3, r3, #1
 801a486:	b25b      	sxtb	r3, r3
 801a488:	4313      	orrs	r3, r2
 801a48a:	b25b      	sxtb	r3, r3
 801a48c:	b2db      	uxtb	r3, r3
 801a48e:	4619      	mov	r1, r3
 801a490:	6878      	ldr	r0, [r7, #4]
 801a492:	f7ff ff65 	bl	801a360 <mqtt_output_append_u8>
  /* Encode remaining length field */
  do {
    mqtt_output_append_u8(rb, (r_length & 0x7f) | (r_length >= 128 ? 0x80 : 0));
 801a496:	8abb      	ldrh	r3, [r7, #20]
 801a498:	b25b      	sxtb	r3, r3
 801a49a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a49e:	b25a      	sxtb	r2, r3
 801a4a0:	8abb      	ldrh	r3, [r7, #20]
 801a4a2:	2b7f      	cmp	r3, #127	; 0x7f
 801a4a4:	d902      	bls.n	801a4ac <mqtt_output_append_fixed_header+0x6e>
 801a4a6:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 801a4aa:	e000      	b.n	801a4ae <mqtt_output_append_fixed_header+0x70>
 801a4ac:	2300      	movs	r3, #0
 801a4ae:	4313      	orrs	r3, r2
 801a4b0:	b25b      	sxtb	r3, r3
 801a4b2:	b2db      	uxtb	r3, r3
 801a4b4:	4619      	mov	r1, r3
 801a4b6:	6878      	ldr	r0, [r7, #4]
 801a4b8:	f7ff ff52 	bl	801a360 <mqtt_output_append_u8>
    r_length >>= 7;
 801a4bc:	8abb      	ldrh	r3, [r7, #20]
 801a4be:	09db      	lsrs	r3, r3, #7
 801a4c0:	82bb      	strh	r3, [r7, #20]
  } while (r_length > 0);
 801a4c2:	8abb      	ldrh	r3, [r7, #20]
 801a4c4:	2b00      	cmp	r3, #0
 801a4c6:	d1e6      	bne.n	801a496 <mqtt_output_append_fixed_header+0x58>
}
 801a4c8:	bf00      	nop
 801a4ca:	3708      	adds	r7, #8
 801a4cc:	46bd      	mov	sp, r7
 801a4ce:	bd80      	pop	{r7, pc}

0801a4d0 <mqtt_output_check_space>:
 * @param r_length Remaining length after fixed header
 * @return 1 if message will fit, 0 if not enough buffer space
 */
static u8_t
mqtt_output_check_space(struct mqtt_ringbuf_t *rb, u16_t r_length)
{
 801a4d0:	b590      	push	{r4, r7, lr}
 801a4d2:	b085      	sub	sp, #20
 801a4d4:	af00      	add	r7, sp, #0
 801a4d6:	6078      	str	r0, [r7, #4]
 801a4d8:	460b      	mov	r3, r1
 801a4da:	807b      	strh	r3, [r7, #2]
  /* Start with length of type byte + remaining length */
  u16_t total_len = 1 + r_length;
 801a4dc:	887b      	ldrh	r3, [r7, #2]
 801a4de:	3301      	adds	r3, #1
 801a4e0:	81fb      	strh	r3, [r7, #14]

  LWIP_ASSERT("mqtt_output_check_space: rb != NULL", rb != NULL);
 801a4e2:	687b      	ldr	r3, [r7, #4]
 801a4e4:	2b00      	cmp	r3, #0
 801a4e6:	d106      	bne.n	801a4f6 <mqtt_output_check_space+0x26>
 801a4e8:	4b0f      	ldr	r3, [pc, #60]	; (801a528 <mqtt_output_check_space+0x58>)
 801a4ea:	f240 2207 	movw	r2, #519	; 0x207
 801a4ee:	490f      	ldr	r1, [pc, #60]	; (801a52c <mqtt_output_check_space+0x5c>)
 801a4f0:	480f      	ldr	r0, [pc, #60]	; (801a530 <mqtt_output_check_space+0x60>)
 801a4f2:	f011 fc15 	bl	802bd20 <iprintf>

  /* Calculate number of required bytes to contain the remaining bytes field and add to total*/
  do {
    total_len++;
 801a4f6:	89fb      	ldrh	r3, [r7, #14]
 801a4f8:	3301      	adds	r3, #1
 801a4fa:	81fb      	strh	r3, [r7, #14]
    r_length >>= 7;
 801a4fc:	887b      	ldrh	r3, [r7, #2]
 801a4fe:	09db      	lsrs	r3, r3, #7
 801a500:	807b      	strh	r3, [r7, #2]
  } while (r_length > 0);
 801a502:	887b      	ldrh	r3, [r7, #2]
 801a504:	2b00      	cmp	r3, #0
 801a506:	d1f6      	bne.n	801a4f6 <mqtt_output_check_space+0x26>

  return (total_len <= mqtt_ringbuf_free(rb));
 801a508:	89fc      	ldrh	r4, [r7, #14]
 801a50a:	6878      	ldr	r0, [r7, #4]
 801a50c:	f7ff fcbc 	bl	8019e88 <mqtt_ringbuf_len>
 801a510:	4603      	mov	r3, r0
 801a512:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 801a516:	429c      	cmp	r4, r3
 801a518:	bfd4      	ite	le
 801a51a:	2301      	movle	r3, #1
 801a51c:	2300      	movgt	r3, #0
 801a51e:	b2db      	uxtb	r3, r3
}
 801a520:	4618      	mov	r0, r3
 801a522:	3714      	adds	r7, #20
 801a524:	46bd      	mov	sp, r7
 801a526:	bd90      	pop	{r4, r7, pc}
 801a528:	0802e250 	.word	0x0802e250
 801a52c:	0802e420 	.word	0x0802e420
 801a530:	0802e2c8 	.word	0x0802e2c8

0801a534 <mqtt_close>:
 * @param client MQTT client
 * @param reason Reason for disconnection
 */
static void
mqtt_close(mqtt_client_t *client, mqtt_connection_status_t reason)
{
 801a534:	b580      	push	{r7, lr}
 801a536:	b084      	sub	sp, #16
 801a538:	af00      	add	r7, sp, #0
 801a53a:	6078      	str	r0, [r7, #4]
 801a53c:	460b      	mov	r3, r1
 801a53e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("mqtt_close: client != NULL", client != NULL);
 801a540:	687b      	ldr	r3, [r7, #4]
 801a542:	2b00      	cmp	r3, #0
 801a544:	d106      	bne.n	801a554 <mqtt_close+0x20>
 801a546:	4b27      	ldr	r3, [pc, #156]	; (801a5e4 <mqtt_close+0xb0>)
 801a548:	f240 221b 	movw	r2, #539	; 0x21b
 801a54c:	4926      	ldr	r1, [pc, #152]	; (801a5e8 <mqtt_close+0xb4>)
 801a54e:	4827      	ldr	r0, [pc, #156]	; (801a5ec <mqtt_close+0xb8>)
 801a550:	f011 fbe6 	bl	802bd20 <iprintf>

  /* Bring down TCP connection if not already done */
  if (client->conn != NULL) {
 801a554:	687b      	ldr	r3, [r7, #4]
 801a556:	68db      	ldr	r3, [r3, #12]
 801a558:	2b00      	cmp	r3, #0
 801a55a:	d024      	beq.n	801a5a6 <mqtt_close+0x72>
    err_t res;
    altcp_recv(client->conn, NULL);
 801a55c:	687b      	ldr	r3, [r7, #4]
 801a55e:	68db      	ldr	r3, [r3, #12]
 801a560:	2100      	movs	r1, #0
 801a562:	4618      	mov	r0, r3
 801a564:	f008 fc36 	bl	8022dd4 <tcp_recv>
    altcp_err(client->conn,  NULL);
 801a568:	687b      	ldr	r3, [r7, #4]
 801a56a:	68db      	ldr	r3, [r3, #12]
 801a56c:	2100      	movs	r1, #0
 801a56e:	4618      	mov	r0, r3
 801a570:	f008 fc74 	bl	8022e5c <tcp_err>
    altcp_sent(client->conn, NULL);
 801a574:	687b      	ldr	r3, [r7, #4]
 801a576:	68db      	ldr	r3, [r3, #12]
 801a578:	2100      	movs	r1, #0
 801a57a:	4618      	mov	r0, r3
 801a57c:	f008 fc4c 	bl	8022e18 <tcp_sent>
    res = altcp_close(client->conn);
 801a580:	687b      	ldr	r3, [r7, #4]
 801a582:	68db      	ldr	r3, [r3, #12]
 801a584:	4618      	mov	r0, r3
 801a586:	f007 fa47 	bl	8021a18 <tcp_close>
 801a58a:	4603      	mov	r3, r0
 801a58c:	73fb      	strb	r3, [r7, #15]
    if (res != ERR_OK) {
 801a58e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a592:	2b00      	cmp	r3, #0
 801a594:	d004      	beq.n	801a5a0 <mqtt_close+0x6c>
      altcp_abort(client->conn);
 801a596:	687b      	ldr	r3, [r7, #4]
 801a598:	68db      	ldr	r3, [r3, #12]
 801a59a:	4618      	mov	r0, r3
 801a59c:	f007 fb26 	bl	8021bec <tcp_abort>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_close: Close err=%s\n", lwip_strerr(res)));
    }
    client->conn = NULL;
 801a5a0:	687b      	ldr	r3, [r7, #4]
 801a5a2:	2200      	movs	r2, #0
 801a5a4:	60da      	str	r2, [r3, #12]
  }

  /* Remove all pending requests */
  mqtt_clear_requests(&client->pend_req_queue);
 801a5a6:	687b      	ldr	r3, [r7, #4]
 801a5a8:	3318      	adds	r3, #24
 801a5aa:	4618      	mov	r0, r3
 801a5ac:	f7ff fe82 	bl	801a2b4 <mqtt_clear_requests>
  /* Stop cyclic timer */
  sys_untimeout(mqtt_cyclic_timer, client);
 801a5b0:	6879      	ldr	r1, [r7, #4]
 801a5b2:	480f      	ldr	r0, [pc, #60]	; (801a5f0 <mqtt_close+0xbc>)
 801a5b4:	f00d f9a2 	bl	80278fc <sys_untimeout>

  /* Notify upper layer of disconnection if changed state */
  if (client->conn_state != TCP_DISCONNECTED) {
 801a5b8:	687b      	ldr	r3, [r7, #4]
 801a5ba:	7a9b      	ldrb	r3, [r3, #10]
 801a5bc:	2b00      	cmp	r3, #0
 801a5be:	d00d      	beq.n	801a5dc <mqtt_close+0xa8>

    client->conn_state = TCP_DISCONNECTED;
 801a5c0:	687b      	ldr	r3, [r7, #4]
 801a5c2:	2200      	movs	r2, #0
 801a5c4:	729a      	strb	r2, [r3, #10]
    if (client->connect_cb != NULL) {
 801a5c6:	687b      	ldr	r3, [r7, #4]
 801a5c8:	695b      	ldr	r3, [r3, #20]
 801a5ca:	2b00      	cmp	r3, #0
 801a5cc:	d006      	beq.n	801a5dc <mqtt_close+0xa8>
      client->connect_cb(client, client->connect_arg, reason);
 801a5ce:	687b      	ldr	r3, [r7, #4]
 801a5d0:	695b      	ldr	r3, [r3, #20]
 801a5d2:	687a      	ldr	r2, [r7, #4]
 801a5d4:	6911      	ldr	r1, [r2, #16]
 801a5d6:	887a      	ldrh	r2, [r7, #2]
 801a5d8:	6878      	ldr	r0, [r7, #4]
 801a5da:	4798      	blx	r3
    }
  }
}
 801a5dc:	bf00      	nop
 801a5de:	3710      	adds	r7, #16
 801a5e0:	46bd      	mov	sp, r7
 801a5e2:	bd80      	pop	{r7, pc}
 801a5e4:	0802e250 	.word	0x0802e250
 801a5e8:	0802e444 	.word	0x0802e444
 801a5ec:	0802e2c8 	.word	0x0802e2c8
 801a5f0:	0801a5f5 	.word	0x0801a5f5

0801a5f4 <mqtt_cyclic_timer>:
 * Interval timer, called every MQTT_CYCLIC_TIMER_INTERVAL seconds in MQTT_CONNECTING and MQTT_CONNECTED states
 * @param arg MQTT client
 */
static void
mqtt_cyclic_timer(void *arg)
{
 801a5f4:	b580      	push	{r7, lr}
 801a5f6:	b086      	sub	sp, #24
 801a5f8:	af02      	add	r7, sp, #8
 801a5fa:	6078      	str	r0, [r7, #4]
  u8_t restart_timer = 1;
 801a5fc:	2301      	movs	r3, #1
 801a5fe:	73fb      	strb	r3, [r7, #15]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 801a600:	687b      	ldr	r3, [r7, #4]
 801a602:	60bb      	str	r3, [r7, #8]
  LWIP_ASSERT("mqtt_cyclic_timer: client != NULL", client != NULL);
 801a604:	68bb      	ldr	r3, [r7, #8]
 801a606:	2b00      	cmp	r3, #0
 801a608:	d106      	bne.n	801a618 <mqtt_cyclic_timer+0x24>
 801a60a:	4b42      	ldr	r3, [pc, #264]	; (801a714 <mqtt_cyclic_timer+0x120>)
 801a60c:	f44f 7211 	mov.w	r2, #580	; 0x244
 801a610:	4941      	ldr	r1, [pc, #260]	; (801a718 <mqtt_cyclic_timer+0x124>)
 801a612:	4842      	ldr	r0, [pc, #264]	; (801a71c <mqtt_cyclic_timer+0x128>)
 801a614:	f011 fb84 	bl	802bd20 <iprintf>

  if (client->conn_state == MQTT_CONNECTING) {
 801a618:	68bb      	ldr	r3, [r7, #8]
 801a61a:	7a9b      	ldrb	r3, [r3, #10]
 801a61c:	2b02      	cmp	r3, #2
 801a61e:	d115      	bne.n	801a64c <mqtt_cyclic_timer+0x58>
    client->cyclic_tick++;
 801a620:	68bb      	ldr	r3, [r7, #8]
 801a622:	881b      	ldrh	r3, [r3, #0]
 801a624:	3301      	adds	r3, #1
 801a626:	b29a      	uxth	r2, r3
 801a628:	68bb      	ldr	r3, [r7, #8]
 801a62a:	801a      	strh	r2, [r3, #0]
    if ((client->cyclic_tick * MQTT_CYCLIC_TIMER_INTERVAL) >= MQTT_CONNECT_TIMOUT) {
 801a62c:	68bb      	ldr	r3, [r7, #8]
 801a62e:	881b      	ldrh	r3, [r3, #0]
 801a630:	461a      	mov	r2, r3
 801a632:	4613      	mov	r3, r2
 801a634:	009b      	lsls	r3, r3, #2
 801a636:	4413      	add	r3, r2
 801a638:	2b63      	cmp	r3, #99	; 0x63
 801a63a:	dd5e      	ble.n	801a6fa <mqtt_cyclic_timer+0x106>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_cyclic_timer: CONNECT attempt to server timed out\n"));
      /* Disconnect TCP */
      mqtt_close(client, MQTT_CONNECT_TIMEOUT);
 801a63c:	f240 1101 	movw	r1, #257	; 0x101
 801a640:	68b8      	ldr	r0, [r7, #8]
 801a642:	f7ff ff77 	bl	801a534 <mqtt_close>
      restart_timer = 0;
 801a646:	2300      	movs	r3, #0
 801a648:	73fb      	strb	r3, [r7, #15]
 801a64a:	e056      	b.n	801a6fa <mqtt_cyclic_timer+0x106>
    }
  } else if (client->conn_state == MQTT_CONNECTED) {
 801a64c:	68bb      	ldr	r3, [r7, #8]
 801a64e:	7a9b      	ldrb	r3, [r3, #10]
 801a650:	2b03      	cmp	r3, #3
 801a652:	d150      	bne.n	801a6f6 <mqtt_cyclic_timer+0x102>
    /* Handle timeout for pending requests */
    mqtt_request_time_elapsed(&client->pend_req_queue, MQTT_CYCLIC_TIMER_INTERVAL);
 801a654:	68bb      	ldr	r3, [r7, #8]
 801a656:	3318      	adds	r3, #24
 801a658:	2105      	movs	r1, #5
 801a65a:	4618      	mov	r0, r3
 801a65c:	f7ff fdd8 	bl	801a210 <mqtt_request_time_elapsed>

    /* keep_alive > 0 means keep alive functionality shall be used */
    if (client->keep_alive > 0) {
 801a660:	68bb      	ldr	r3, [r7, #8]
 801a662:	885b      	ldrh	r3, [r3, #2]
 801a664:	2b00      	cmp	r3, #0
 801a666:	d048      	beq.n	801a6fa <mqtt_cyclic_timer+0x106>

      client->server_watchdog++;
 801a668:	68bb      	ldr	r3, [r7, #8]
 801a66a:	889b      	ldrh	r3, [r3, #4]
 801a66c:	3301      	adds	r3, #1
 801a66e:	b29a      	uxth	r2, r3
 801a670:	68bb      	ldr	r3, [r7, #8]
 801a672:	809a      	strh	r2, [r3, #4]
      /* If reception from server has been idle for 1.5*keep_alive time, server is considered unresponsive */
      if ((client->server_watchdog * MQTT_CYCLIC_TIMER_INTERVAL) > (client->keep_alive + client->keep_alive / 2)) {
 801a674:	68bb      	ldr	r3, [r7, #8]
 801a676:	889b      	ldrh	r3, [r3, #4]
 801a678:	461a      	mov	r2, r3
 801a67a:	4613      	mov	r3, r2
 801a67c:	009b      	lsls	r3, r3, #2
 801a67e:	441a      	add	r2, r3
 801a680:	68bb      	ldr	r3, [r7, #8]
 801a682:	885b      	ldrh	r3, [r3, #2]
 801a684:	4619      	mov	r1, r3
 801a686:	68bb      	ldr	r3, [r7, #8]
 801a688:	885b      	ldrh	r3, [r3, #2]
 801a68a:	085b      	lsrs	r3, r3, #1
 801a68c:	b29b      	uxth	r3, r3
 801a68e:	440b      	add	r3, r1
 801a690:	429a      	cmp	r2, r3
 801a692:	dd06      	ble.n	801a6a2 <mqtt_cyclic_timer+0xae>
        LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_cyclic_timer: Server incoming keep-alive timeout\n"));
        mqtt_close(client, MQTT_CONNECT_TIMEOUT);
 801a694:	f240 1101 	movw	r1, #257	; 0x101
 801a698:	68b8      	ldr	r0, [r7, #8]
 801a69a:	f7ff ff4b 	bl	801a534 <mqtt_close>
        restart_timer = 0;
 801a69e:	2300      	movs	r3, #0
 801a6a0:	73fb      	strb	r3, [r7, #15]
      }

      /* If time for a keep alive message to be sent, transmission has been idle for keep_alive time */
      if ((client->cyclic_tick * MQTT_CYCLIC_TIMER_INTERVAL) >= client->keep_alive) {
 801a6a2:	68bb      	ldr	r3, [r7, #8]
 801a6a4:	881b      	ldrh	r3, [r3, #0]
 801a6a6:	461a      	mov	r2, r3
 801a6a8:	4613      	mov	r3, r2
 801a6aa:	009b      	lsls	r3, r3, #2
 801a6ac:	4413      	add	r3, r2
 801a6ae:	68ba      	ldr	r2, [r7, #8]
 801a6b0:	8852      	ldrh	r2, [r2, #2]
 801a6b2:	4293      	cmp	r3, r2
 801a6b4:	db18      	blt.n	801a6e8 <mqtt_cyclic_timer+0xf4>
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_cyclic_timer: Sending keep-alive message to server\n"));
        if (mqtt_output_check_space(&client->output, 0) != 0) {
 801a6b6:	68bb      	ldr	r3, [r7, #8]
 801a6b8:	33ec      	adds	r3, #236	; 0xec
 801a6ba:	2100      	movs	r1, #0
 801a6bc:	4618      	mov	r0, r3
 801a6be:	f7ff ff07 	bl	801a4d0 <mqtt_output_check_space>
 801a6c2:	4603      	mov	r3, r0
 801a6c4:	2b00      	cmp	r3, #0
 801a6c6:	d018      	beq.n	801a6fa <mqtt_cyclic_timer+0x106>
          mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_PINGREQ, 0, 0, 0, 0);
 801a6c8:	68bb      	ldr	r3, [r7, #8]
 801a6ca:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801a6ce:	2300      	movs	r3, #0
 801a6d0:	9301      	str	r3, [sp, #4]
 801a6d2:	2300      	movs	r3, #0
 801a6d4:	9300      	str	r3, [sp, #0]
 801a6d6:	2300      	movs	r3, #0
 801a6d8:	2200      	movs	r2, #0
 801a6da:	210c      	movs	r1, #12
 801a6dc:	f7ff feaf 	bl	801a43e <mqtt_output_append_fixed_header>
          client->cyclic_tick = 0;
 801a6e0:	68bb      	ldr	r3, [r7, #8]
 801a6e2:	2200      	movs	r2, #0
 801a6e4:	801a      	strh	r2, [r3, #0]
 801a6e6:	e008      	b.n	801a6fa <mqtt_cyclic_timer+0x106>
        }
      } else {
        client->cyclic_tick++;
 801a6e8:	68bb      	ldr	r3, [r7, #8]
 801a6ea:	881b      	ldrh	r3, [r3, #0]
 801a6ec:	3301      	adds	r3, #1
 801a6ee:	b29a      	uxth	r2, r3
 801a6f0:	68bb      	ldr	r3, [r7, #8]
 801a6f2:	801a      	strh	r2, [r3, #0]
 801a6f4:	e001      	b.n	801a6fa <mqtt_cyclic_timer+0x106>
      }
    }
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_cyclic_timer: Timer should not be running in state %d\n", client->conn_state));
    restart_timer = 0;
 801a6f6:	2300      	movs	r3, #0
 801a6f8:	73fb      	strb	r3, [r7, #15]
  }
  if (restart_timer) {
 801a6fa:	7bfb      	ldrb	r3, [r7, #15]
 801a6fc:	2b00      	cmp	r3, #0
 801a6fe:	d005      	beq.n	801a70c <mqtt_cyclic_timer+0x118>
    sys_timeout(MQTT_CYCLIC_TIMER_INTERVAL * 1000, mqtt_cyclic_timer, arg);
 801a700:	687a      	ldr	r2, [r7, #4]
 801a702:	4907      	ldr	r1, [pc, #28]	; (801a720 <mqtt_cyclic_timer+0x12c>)
 801a704:	f241 3088 	movw	r0, #5000	; 0x1388
 801a708:	f00d f8d2 	bl	80278b0 <sys_timeout>
  }
}
 801a70c:	bf00      	nop
 801a70e:	3710      	adds	r7, #16
 801a710:	46bd      	mov	sp, r7
 801a712:	bd80      	pop	{r7, pc}
 801a714:	0802e250 	.word	0x0802e250
 801a718:	0802e460 	.word	0x0802e460
 801a71c:	0802e2c8 	.word	0x0802e2c8
 801a720:	0801a5f5 	.word	0x0801a5f5

0801a724 <pub_ack_rec_rel_response>:
 * @param qos QoS value
 * @return ERR_OK if successful, ERR_MEM if out of memory
 */
static err_t
pub_ack_rec_rel_response(mqtt_client_t *client, u8_t msg, u16_t pkt_id, u8_t qos)
{
 801a724:	b580      	push	{r7, lr}
 801a726:	b086      	sub	sp, #24
 801a728:	af02      	add	r7, sp, #8
 801a72a:	6078      	str	r0, [r7, #4]
 801a72c:	4608      	mov	r0, r1
 801a72e:	4611      	mov	r1, r2
 801a730:	461a      	mov	r2, r3
 801a732:	4603      	mov	r3, r0
 801a734:	70fb      	strb	r3, [r7, #3]
 801a736:	460b      	mov	r3, r1
 801a738:	803b      	strh	r3, [r7, #0]
 801a73a:	4613      	mov	r3, r2
 801a73c:	70bb      	strb	r3, [r7, #2]
  err_t err = ERR_OK;
 801a73e:	2300      	movs	r3, #0
 801a740:	73fb      	strb	r3, [r7, #15]
  if (mqtt_output_check_space(&client->output, 2)) {
 801a742:	687b      	ldr	r3, [r7, #4]
 801a744:	33ec      	adds	r3, #236	; 0xec
 801a746:	2102      	movs	r1, #2
 801a748:	4618      	mov	r0, r3
 801a74a:	f7ff fec1 	bl	801a4d0 <mqtt_output_check_space>
 801a74e:	4603      	mov	r3, r0
 801a750:	2b00      	cmp	r3, #0
 801a752:	d01d      	beq.n	801a790 <pub_ack_rec_rel_response+0x6c>
    mqtt_output_append_fixed_header(&client->output, msg, 0, qos, 0, 2);
 801a754:	687b      	ldr	r3, [r7, #4]
 801a756:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801a75a:	78ba      	ldrb	r2, [r7, #2]
 801a75c:	78f9      	ldrb	r1, [r7, #3]
 801a75e:	2302      	movs	r3, #2
 801a760:	9301      	str	r3, [sp, #4]
 801a762:	2300      	movs	r3, #0
 801a764:	9300      	str	r3, [sp, #0]
 801a766:	4613      	mov	r3, r2
 801a768:	2200      	movs	r2, #0
 801a76a:	f7ff fe68 	bl	801a43e <mqtt_output_append_fixed_header>
    mqtt_output_append_u16(&client->output, pkt_id);
 801a76e:	687b      	ldr	r3, [r7, #4]
 801a770:	33ec      	adds	r3, #236	; 0xec
 801a772:	883a      	ldrh	r2, [r7, #0]
 801a774:	4611      	mov	r1, r2
 801a776:	4618      	mov	r0, r3
 801a778:	f7ff fe01 	bl	801a37e <mqtt_output_append_u16>
    mqtt_output_send(&client->output, client->conn);
 801a77c:	687b      	ldr	r3, [r7, #4]
 801a77e:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801a782:	687b      	ldr	r3, [r7, #4]
 801a784:	68db      	ldr	r3, [r3, #12]
 801a786:	4619      	mov	r1, r3
 801a788:	4610      	mov	r0, r2
 801a78a:	f7ff fb99 	bl	8019ec0 <mqtt_output_send>
 801a78e:	e001      	b.n	801a794 <pub_ack_rec_rel_response+0x70>
  } else {
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("pub_ack_rec_rel_response: OOM creating response: %s with pkt_id: %d\n",
                                   mqtt_msg_type_to_str(msg), pkt_id));
    err = ERR_MEM;
 801a790:	23ff      	movs	r3, #255	; 0xff
 801a792:	73fb      	strb	r3, [r7, #15]
  }
  return err;
 801a794:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a798:	4618      	mov	r0, r3
 801a79a:	3710      	adds	r7, #16
 801a79c:	46bd      	mov	sp, r7
 801a79e:	bd80      	pop	{r7, pc}

0801a7a0 <mqtt_incomming_suback>:
 * @param r Matching request
 * @param result Result code from server
 */
static void
mqtt_incomming_suback(struct mqtt_request_t *r, u8_t result)
{
 801a7a0:	b580      	push	{r7, lr}
 801a7a2:	b082      	sub	sp, #8
 801a7a4:	af00      	add	r7, sp, #0
 801a7a6:	6078      	str	r0, [r7, #4]
 801a7a8:	460b      	mov	r3, r1
 801a7aa:	70fb      	strb	r3, [r7, #3]
  if (r->cb != NULL) {
 801a7ac:	687b      	ldr	r3, [r7, #4]
 801a7ae:	685b      	ldr	r3, [r3, #4]
 801a7b0:	2b00      	cmp	r3, #0
 801a7b2:	d00c      	beq.n	801a7ce <mqtt_incomming_suback+0x2e>
    r->cb(r->arg, result < 3 ? ERR_OK : ERR_ABRT);
 801a7b4:	687b      	ldr	r3, [r7, #4]
 801a7b6:	685b      	ldr	r3, [r3, #4]
 801a7b8:	687a      	ldr	r2, [r7, #4]
 801a7ba:	6890      	ldr	r0, [r2, #8]
 801a7bc:	78fa      	ldrb	r2, [r7, #3]
 801a7be:	2a02      	cmp	r2, #2
 801a7c0:	d801      	bhi.n	801a7c6 <mqtt_incomming_suback+0x26>
 801a7c2:	2200      	movs	r2, #0
 801a7c4:	e001      	b.n	801a7ca <mqtt_incomming_suback+0x2a>
 801a7c6:	f06f 020c 	mvn.w	r2, #12
 801a7ca:	4611      	mov	r1, r2
 801a7cc:	4798      	blx	r3
  }
}
 801a7ce:	bf00      	nop
 801a7d0:	3708      	adds	r7, #8
 801a7d2:	46bd      	mov	sp, r7
 801a7d4:	bd80      	pop	{r7, pc}
	...

0801a7d8 <mqtt_message_received>:
 * @param length length received part
 * @param remaining_length Remaining length of complete message
 */
static mqtt_connection_status_t
mqtt_message_received(mqtt_client_t *client, u8_t fixed_hdr_idx, u16_t length, u32_t remaining_length)
{
 801a7d8:	b590      	push	{r4, r7, lr}
 801a7da:	b08f      	sub	sp, #60	; 0x3c
 801a7dc:	af00      	add	r7, sp, #0
 801a7de:	60f8      	str	r0, [r7, #12]
 801a7e0:	607b      	str	r3, [r7, #4]
 801a7e2:	460b      	mov	r3, r1
 801a7e4:	72fb      	strb	r3, [r7, #11]
 801a7e6:	4613      	mov	r3, r2
 801a7e8:	813b      	strh	r3, [r7, #8]
  mqtt_connection_status_t res = MQTT_CONNECT_ACCEPTED;
 801a7ea:	2300      	movs	r3, #0
 801a7ec:	86fb      	strh	r3, [r7, #54]	; 0x36

  u8_t *var_hdr_payload = client->rx_buffer + fixed_hdr_idx;
 801a7ee:	68fb      	ldr	r3, [r7, #12]
 801a7f0:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 801a7f4:	7afb      	ldrb	r3, [r7, #11]
 801a7f6:	4413      	add	r3, r2
 801a7f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  size_t var_hdr_payload_bufsize = sizeof(client->rx_buffer) - fixed_hdr_idx;
 801a7fa:	7afb      	ldrb	r3, [r7, #11]
 801a7fc:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 801a800:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Control packet type */
  u8_t pkt_type = MQTT_CTL_PACKET_TYPE(client->rx_buffer[0]);
 801a802:	68fb      	ldr	r3, [r7, #12]
 801a804:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 801a808:	091b      	lsrs	r3, r3, #4
 801a80a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u16_t pkt_id = 0;
 801a80e:	2300      	movs	r3, #0
 801a810:	84bb      	strh	r3, [r7, #36]	; 0x24

  LWIP_ASSERT("client->msg_idx < MQTT_VAR_HEADER_BUFFER_LEN", client->msg_idx < MQTT_VAR_HEADER_BUFFER_LEN);
 801a812:	68fb      	ldr	r3, [r7, #12]
 801a814:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801a816:	2b7f      	cmp	r3, #127	; 0x7f
 801a818:	d906      	bls.n	801a828 <mqtt_message_received+0x50>
 801a81a:	4ba0      	ldr	r3, [pc, #640]	; (801aa9c <mqtt_message_received+0x2c4>)
 801a81c:	f240 22ab 	movw	r2, #683	; 0x2ab
 801a820:	499f      	ldr	r1, [pc, #636]	; (801aaa0 <mqtt_message_received+0x2c8>)
 801a822:	48a0      	ldr	r0, [pc, #640]	; (801aaa4 <mqtt_message_received+0x2cc>)
 801a824:	f011 fa7c 	bl	802bd20 <iprintf>
  LWIP_ASSERT("fixed_hdr_idx <= client->msg_idx", fixed_hdr_idx <= client->msg_idx);
 801a828:	7afa      	ldrb	r2, [r7, #11]
 801a82a:	68fb      	ldr	r3, [r7, #12]
 801a82c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801a82e:	429a      	cmp	r2, r3
 801a830:	d906      	bls.n	801a840 <mqtt_message_received+0x68>
 801a832:	4b9a      	ldr	r3, [pc, #616]	; (801aa9c <mqtt_message_received+0x2c4>)
 801a834:	f44f 722b 	mov.w	r2, #684	; 0x2ac
 801a838:	499b      	ldr	r1, [pc, #620]	; (801aaa8 <mqtt_message_received+0x2d0>)
 801a83a:	489a      	ldr	r0, [pc, #616]	; (801aaa4 <mqtt_message_received+0x2cc>)
 801a83c:	f011 fa70 	bl	802bd20 <iprintf>
  LWIP_ERROR("buffer length mismatch", fixed_hdr_idx + length <= MQTT_VAR_HEADER_BUFFER_LEN,
 801a840:	7afa      	ldrb	r2, [r7, #11]
 801a842:	893b      	ldrh	r3, [r7, #8]
 801a844:	4413      	add	r3, r2
 801a846:	2b80      	cmp	r3, #128	; 0x80
 801a848:	dd09      	ble.n	801a85e <mqtt_message_received+0x86>
 801a84a:	4b94      	ldr	r3, [pc, #592]	; (801aa9c <mqtt_message_received+0x2c4>)
 801a84c:	f240 22ae 	movw	r2, #686	; 0x2ae
 801a850:	4996      	ldr	r1, [pc, #600]	; (801aaac <mqtt_message_received+0x2d4>)
 801a852:	4894      	ldr	r0, [pc, #592]	; (801aaa4 <mqtt_message_received+0x2cc>)
 801a854:	f011 fa64 	bl	802bd20 <iprintf>
 801a858:	f44f 7380 	mov.w	r3, #256	; 0x100
 801a85c:	e171      	b.n	801ab42 <mqtt_message_received+0x36a>
             return MQTT_CONNECT_DISCONNECTED);

  if (pkt_type == MQTT_MSG_TYPE_CONNACK) {
 801a85e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a862:	2b02      	cmp	r3, #2
 801a864:	d123      	bne.n	801a8ae <mqtt_message_received+0xd6>
    if (client->conn_state == MQTT_CONNECTING) {
 801a866:	68fb      	ldr	r3, [r7, #12]
 801a868:	7a9b      	ldrb	r3, [r3, #10]
 801a86a:	2b02      	cmp	r3, #2
 801a86c:	f040 8158 	bne.w	801ab20 <mqtt_message_received+0x348>
      if (length < 2) {
 801a870:	893b      	ldrh	r3, [r7, #8]
 801a872:	2b01      	cmp	r3, #1
 801a874:	f240 8156 	bls.w	801ab24 <mqtt_message_received+0x34c>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short CONNACK message\n"));
        goto out_disconnect;
      }
      /* Get result code from CONNACK */
      res = (mqtt_connection_status_t)var_hdr_payload[1];
 801a878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a87a:	3301      	adds	r3, #1
 801a87c:	781b      	ldrb	r3, [r3, #0]
 801a87e:	86fb      	strh	r3, [r7, #54]	; 0x36
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: Connect response code %d\n", res));
      if (res == MQTT_CONNECT_ACCEPTED) {
 801a880:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801a882:	2b00      	cmp	r3, #0
 801a884:	f040 814c 	bne.w	801ab20 <mqtt_message_received+0x348>
        /* Reset cyclic_tick when changing to connected state */
        client->cyclic_tick = 0;
 801a888:	68fb      	ldr	r3, [r7, #12]
 801a88a:	2200      	movs	r2, #0
 801a88c:	801a      	strh	r2, [r3, #0]
        client->conn_state = MQTT_CONNECTED;
 801a88e:	68fb      	ldr	r3, [r7, #12]
 801a890:	2203      	movs	r2, #3
 801a892:	729a      	strb	r2, [r3, #10]
        /* Notify upper layer */
        if (client->connect_cb != 0) {
 801a894:	68fb      	ldr	r3, [r7, #12]
 801a896:	695b      	ldr	r3, [r3, #20]
 801a898:	2b00      	cmp	r3, #0
 801a89a:	f000 8141 	beq.w	801ab20 <mqtt_message_received+0x348>
          client->connect_cb(client, client->connect_arg, res);
 801a89e:	68fb      	ldr	r3, [r7, #12]
 801a8a0:	695b      	ldr	r3, [r3, #20]
 801a8a2:	68fa      	ldr	r2, [r7, #12]
 801a8a4:	6911      	ldr	r1, [r2, #16]
 801a8a6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801a8a8:	68f8      	ldr	r0, [r7, #12]
 801a8aa:	4798      	blx	r3
 801a8ac:	e138      	b.n	801ab20 <mqtt_message_received+0x348>
        }
      }
    } else {
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Received CONNACK in connected state\n"));
    }
  } else if (pkt_type == MQTT_MSG_TYPE_PINGRESP) {
 801a8ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a8b2:	2b0d      	cmp	r3, #13
 801a8b4:	f000 8134 	beq.w	801ab20 <mqtt_message_received+0x348>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ( "mqtt_message_received: Received PINGRESP from server\n"));

  } else if (pkt_type == MQTT_MSG_TYPE_PUBLISH) {
 801a8b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a8bc:	2b03      	cmp	r3, #3
 801a8be:	f040 80c7 	bne.w	801aa50 <mqtt_message_received+0x278>
    u16_t payload_offset = 0;
 801a8c2:	2300      	movs	r3, #0
 801a8c4:	86bb      	strh	r3, [r7, #52]	; 0x34
    u16_t payload_length = length;
 801a8c6:	893b      	ldrh	r3, [r7, #8]
 801a8c8:	867b      	strh	r3, [r7, #50]	; 0x32
    u8_t qos = MQTT_CTL_PACKET_QOS(client->rx_buffer[0]);
 801a8ca:	68fb      	ldr	r3, [r7, #12]
 801a8cc:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 801a8d0:	105b      	asrs	r3, r3, #1
 801a8d2:	b2db      	uxtb	r3, r3
 801a8d4:	f003 0303 	and.w	r3, r3, #3
 801a8d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if (client->msg_idx <= MQTT_VAR_HEADER_BUFFER_LEN) {
 801a8dc:	68fb      	ldr	r3, [r7, #12]
 801a8de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801a8e0:	2b80      	cmp	r3, #128	; 0x80
 801a8e2:	f200 8081 	bhi.w	801a9e8 <mqtt_message_received+0x210>
      /* Should have topic and pkt id*/
      u8_t *topic;
      u16_t after_topic;
      u8_t bkp;
      u16_t topic_len;
      u16_t qos_len = (qos ? 2U : 0U);
 801a8e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d001      	beq.n	801a8f2 <mqtt_message_received+0x11a>
 801a8ee:	2302      	movs	r3, #2
 801a8f0:	e000      	b.n	801a8f4 <mqtt_message_received+0x11c>
 801a8f2:	2300      	movs	r3, #0
 801a8f4:	843b      	strh	r3, [r7, #32]
      if (length < 2 + qos_len) {
 801a8f6:	893a      	ldrh	r2, [r7, #8]
 801a8f8:	8c3b      	ldrh	r3, [r7, #32]
 801a8fa:	3302      	adds	r3, #2
 801a8fc:	429a      	cmp	r2, r3
 801a8fe:	f2c0 8113 	blt.w	801ab28 <mqtt_message_received+0x350>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet\n"));
        goto out_disconnect;
      }
      topic_len = var_hdr_payload[0];
 801a902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a904:	781b      	ldrb	r3, [r3, #0]
 801a906:	83fb      	strh	r3, [r7, #30]
      topic_len = (topic_len << 8) + (u16_t)(var_hdr_payload[1]);
 801a908:	8bfb      	ldrh	r3, [r7, #30]
 801a90a:	021b      	lsls	r3, r3, #8
 801a90c:	b29a      	uxth	r2, r3
 801a90e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a910:	3301      	adds	r3, #1
 801a912:	781b      	ldrb	r3, [r3, #0]
 801a914:	b29b      	uxth	r3, r3
 801a916:	4413      	add	r3, r2
 801a918:	83fb      	strh	r3, [r7, #30]
      if ((topic_len > length - (2 + qos_len)) ||
 801a91a:	8bfa      	ldrh	r2, [r7, #30]
 801a91c:	8939      	ldrh	r1, [r7, #8]
 801a91e:	8c3b      	ldrh	r3, [r7, #32]
 801a920:	3302      	adds	r3, #2
 801a922:	1acb      	subs	r3, r1, r3
 801a924:	429a      	cmp	r2, r3
 801a926:	f300 810a 	bgt.w	801ab3e <mqtt_message_received+0x366>
          (topic_len > var_hdr_payload_bufsize - (2 + qos_len))) {
 801a92a:	8bfa      	ldrh	r2, [r7, #30]
 801a92c:	8c3b      	ldrh	r3, [r7, #32]
 801a92e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801a930:	1acb      	subs	r3, r1, r3
 801a932:	3b02      	subs	r3, #2
      if ((topic_len > length - (2 + qos_len)) ||
 801a934:	429a      	cmp	r2, r3
 801a936:	f200 8102 	bhi.w	801ab3e <mqtt_message_received+0x366>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet (topic)\n"));
        goto out_disconnect;
      }

      topic = var_hdr_payload + 2;
 801a93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a93c:	3302      	adds	r3, #2
 801a93e:	61bb      	str	r3, [r7, #24]
      after_topic = 2 + topic_len;
 801a940:	8bfb      	ldrh	r3, [r7, #30]
 801a942:	3302      	adds	r3, #2
 801a944:	863b      	strh	r3, [r7, #48]	; 0x30
      /* Check buffer length, add one byte even for QoS 0 so that zero termination will fit */
      if ((after_topic + (qos ? 2U : 1U)) > var_hdr_payload_bufsize) {
 801a946:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 801a948:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a94c:	2b00      	cmp	r3, #0
 801a94e:	d001      	beq.n	801a954 <mqtt_message_received+0x17c>
 801a950:	2302      	movs	r3, #2
 801a952:	e000      	b.n	801a956 <mqtt_message_received+0x17e>
 801a954:	2301      	movs	r3, #1
 801a956:	441a      	add	r2, r3
 801a958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a95a:	429a      	cmp	r2, r3
 801a95c:	f200 80e6 	bhi.w	801ab2c <mqtt_message_received+0x354>
        LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Receive buffer can not fit topic + pkt_id\n"));
        goto out_disconnect;
      }

      /* id for QoS 1 and 2 */
      if (qos > 0) {
 801a960:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a964:	2b00      	cmp	r3, #0
 801a966:	d01a      	beq.n	801a99e <mqtt_message_received+0x1c6>
        if (length < after_topic + 2U) {
 801a968:	893a      	ldrh	r2, [r7, #8]
 801a96a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801a96c:	3302      	adds	r3, #2
 801a96e:	429a      	cmp	r2, r3
 801a970:	f0c0 80de 	bcc.w	801ab30 <mqtt_message_received+0x358>
          LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short PUBLISH packet (after_topic)\n"));
          goto out_disconnect;
        }
        client->inpub_pkt_id = ((u16_t)var_hdr_payload[after_topic] << 8) + (u16_t)var_hdr_payload[after_topic + 1];
 801a974:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801a976:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a978:	4413      	add	r3, r2
 801a97a:	781b      	ldrb	r3, [r3, #0]
 801a97c:	b29b      	uxth	r3, r3
 801a97e:	021b      	lsls	r3, r3, #8
 801a980:	b29a      	uxth	r2, r3
 801a982:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801a984:	3301      	adds	r3, #1
 801a986:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801a988:	440b      	add	r3, r1
 801a98a:	781b      	ldrb	r3, [r3, #0]
 801a98c:	b29b      	uxth	r3, r3
 801a98e:	4413      	add	r3, r2
 801a990:	b29a      	uxth	r2, r3
 801a992:	68fb      	ldr	r3, [r7, #12]
 801a994:	811a      	strh	r2, [r3, #8]
        after_topic += 2;
 801a996:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801a998:	3302      	adds	r3, #2
 801a99a:	863b      	strh	r3, [r7, #48]	; 0x30
 801a99c:	e002      	b.n	801a9a4 <mqtt_message_received+0x1cc>
      } else {
        client->inpub_pkt_id = 0;
 801a99e:	68fb      	ldr	r3, [r7, #12]
 801a9a0:	2200      	movs	r2, #0
 801a9a2:	811a      	strh	r2, [r3, #8]
      }
      /* Take backup of byte after topic */
      bkp = topic[topic_len];
 801a9a4:	8bfb      	ldrh	r3, [r7, #30]
 801a9a6:	69ba      	ldr	r2, [r7, #24]
 801a9a8:	4413      	add	r3, r2
 801a9aa:	781b      	ldrb	r3, [r3, #0]
 801a9ac:	75fb      	strb	r3, [r7, #23]
      /* Zero terminate string */
      topic[topic_len] = 0;
 801a9ae:	8bfb      	ldrh	r3, [r7, #30]
 801a9b0:	69ba      	ldr	r2, [r7, #24]
 801a9b2:	4413      	add	r3, r2
 801a9b4:	2200      	movs	r2, #0
 801a9b6:	701a      	strb	r2, [r3, #0]
      /* Payload data remaining in receive buffer */
      payload_length = length - after_topic;
 801a9b8:	893a      	ldrh	r2, [r7, #8]
 801a9ba:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801a9bc:	1ad3      	subs	r3, r2, r3
 801a9be:	867b      	strh	r3, [r7, #50]	; 0x32
      payload_offset = after_topic;
 801a9c0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801a9c2:	86bb      	strh	r3, [r7, #52]	; 0x34

      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_incomming_publish: Received message with QoS %d at topic: %s, payload length %"U32_F"\n",
                                     qos, topic, remaining_length + payload_length));
      if (client->pub_cb != NULL) {
 801a9c4:	68fb      	ldr	r3, [r7, #12]
 801a9c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801a9c8:	2b00      	cmp	r3, #0
 801a9ca:	d008      	beq.n	801a9de <mqtt_message_received+0x206>
        client->pub_cb(client->inpub_arg, (const char *)topic, remaining_length + payload_length);
 801a9cc:	68fb      	ldr	r3, [r7, #12]
 801a9ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801a9d0:	68fa      	ldr	r2, [r7, #12]
 801a9d2:	6dd0      	ldr	r0, [r2, #92]	; 0x5c
 801a9d4:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 801a9d6:	687a      	ldr	r2, [r7, #4]
 801a9d8:	440a      	add	r2, r1
 801a9da:	69b9      	ldr	r1, [r7, #24]
 801a9dc:	4798      	blx	r3
      }
      /* Restore byte after topic */
      topic[topic_len] = bkp;
 801a9de:	8bfb      	ldrh	r3, [r7, #30]
 801a9e0:	69ba      	ldr	r2, [r7, #24]
 801a9e2:	4413      	add	r3, r2
 801a9e4:	7dfa      	ldrb	r2, [r7, #23]
 801a9e6:	701a      	strb	r2, [r3, #0]
    }
    if (payload_length > 0 || remaining_length == 0) {
 801a9e8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801a9ea:	2b00      	cmp	r3, #0
 801a9ec:	d103      	bne.n	801a9f6 <mqtt_message_received+0x21e>
 801a9ee:	687b      	ldr	r3, [r7, #4]
 801a9f0:	2b00      	cmp	r3, #0
 801a9f2:	f040 8095 	bne.w	801ab20 <mqtt_message_received+0x348>
      if (length < (size_t)(payload_offset + payload_length)) {
 801a9f6:	893b      	ldrh	r3, [r7, #8]
 801a9f8:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 801a9fa:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 801a9fc:	440a      	add	r2, r1
 801a9fe:	4293      	cmp	r3, r2
 801aa00:	f0c0 8098 	bcc.w	801ab34 <mqtt_message_received+0x35c>
        LWIP_DEBUGF(MQTT_DEBUG_WARN,( "mqtt_message_received: Received short packet (payload)\n"));
        goto out_disconnect;
      }
      client->data_cb(client->inpub_arg, var_hdr_payload + payload_offset, payload_length, remaining_length == 0 ? MQTT_DATA_FLAG_LAST : 0);
 801aa04:	68fb      	ldr	r3, [r7, #12]
 801aa06:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 801aa08:	68fb      	ldr	r3, [r7, #12]
 801aa0a:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 801aa0c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801aa0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801aa10:	18d1      	adds	r1, r2, r3
 801aa12:	687b      	ldr	r3, [r7, #4]
 801aa14:	2b00      	cmp	r3, #0
 801aa16:	bf0c      	ite	eq
 801aa18:	2301      	moveq	r3, #1
 801aa1a:	2300      	movne	r3, #0
 801aa1c:	b2db      	uxtb	r3, r3
 801aa1e:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 801aa20:	47a0      	blx	r4
      /* Reply if QoS > 0 */
      if (remaining_length == 0 && qos > 0) {
 801aa22:	687b      	ldr	r3, [r7, #4]
 801aa24:	2b00      	cmp	r3, #0
 801aa26:	d17b      	bne.n	801ab20 <mqtt_message_received+0x348>
 801aa28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801aa2c:	2b00      	cmp	r3, #0
 801aa2e:	d077      	beq.n	801ab20 <mqtt_message_received+0x348>
        /* Send PUBACK for QoS 1 or PUBREC for QoS 2 */
        u8_t resp_msg = (qos == 1) ? MQTT_MSG_TYPE_PUBACK : MQTT_MSG_TYPE_PUBREC;
 801aa30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801aa34:	2b01      	cmp	r3, #1
 801aa36:	d101      	bne.n	801aa3c <mqtt_message_received+0x264>
 801aa38:	2304      	movs	r3, #4
 801aa3a:	e000      	b.n	801aa3e <mqtt_message_received+0x266>
 801aa3c:	2305      	movs	r3, #5
 801aa3e:	75bb      	strb	r3, [r7, #22]
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_incomming_publish: Sending publish response: %s with pkt_id: %d\n",
                                       mqtt_msg_type_to_str(resp_msg), client->inpub_pkt_id));
        pub_ack_rec_rel_response(client, resp_msg, client->inpub_pkt_id, 0);
 801aa40:	68fb      	ldr	r3, [r7, #12]
 801aa42:	891a      	ldrh	r2, [r3, #8]
 801aa44:	7db9      	ldrb	r1, [r7, #22]
 801aa46:	2300      	movs	r3, #0
 801aa48:	68f8      	ldr	r0, [r7, #12]
 801aa4a:	f7ff fe6b 	bl	801a724 <pub_ack_rec_rel_response>
 801aa4e:	e067      	b.n	801ab20 <mqtt_message_received+0x348>
      }
    }
  } else {
    /* Get packet identifier */
    pkt_id = (u16_t)var_hdr_payload[0] << 8;
 801aa50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801aa52:	781b      	ldrb	r3, [r3, #0]
 801aa54:	b29b      	uxth	r3, r3
 801aa56:	021b      	lsls	r3, r3, #8
 801aa58:	84bb      	strh	r3, [r7, #36]	; 0x24
    pkt_id |= (u16_t)var_hdr_payload[1];
 801aa5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801aa5c:	3301      	adds	r3, #1
 801aa5e:	781b      	ldrb	r3, [r3, #0]
 801aa60:	b29a      	uxth	r2, r3
 801aa62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801aa64:	4313      	orrs	r3, r2
 801aa66:	84bb      	strh	r3, [r7, #36]	; 0x24
    if (pkt_id == 0) {
 801aa68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801aa6a:	2b00      	cmp	r3, #0
 801aa6c:	d064      	beq.n	801ab38 <mqtt_message_received+0x360>
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: Got message with illegal packet identifier: 0\n"));
      goto out_disconnect;
    }
    if (pkt_type == MQTT_MSG_TYPE_PUBREC) {
 801aa6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801aa72:	2b05      	cmp	r3, #5
 801aa74:	d106      	bne.n	801aa84 <mqtt_message_received+0x2ac>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: PUBREC, sending PUBREL with pkt_id: %d\n", pkt_id));
      pub_ack_rec_rel_response(client, MQTT_MSG_TYPE_PUBREL, pkt_id, 1);
 801aa76:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801aa78:	2301      	movs	r3, #1
 801aa7a:	2106      	movs	r1, #6
 801aa7c:	68f8      	ldr	r0, [r7, #12]
 801aa7e:	f7ff fe51 	bl	801a724 <pub_ack_rec_rel_response>
 801aa82:	e04d      	b.n	801ab20 <mqtt_message_received+0x348>

    } else if (pkt_type == MQTT_MSG_TYPE_PUBREL) {
 801aa84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801aa88:	2b06      	cmp	r3, #6
 801aa8a:	d111      	bne.n	801aab0 <mqtt_message_received+0x2d8>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: PUBREL, sending PUBCOMP response with pkt_id: %d\n", pkt_id));
      pub_ack_rec_rel_response(client, MQTT_MSG_TYPE_PUBCOMP, pkt_id, 0);
 801aa8c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801aa8e:	2300      	movs	r3, #0
 801aa90:	2107      	movs	r1, #7
 801aa92:	68f8      	ldr	r0, [r7, #12]
 801aa94:	f7ff fe46 	bl	801a724 <pub_ack_rec_rel_response>
 801aa98:	e042      	b.n	801ab20 <mqtt_message_received+0x348>
 801aa9a:	bf00      	nop
 801aa9c:	0802e250 	.word	0x0802e250
 801aaa0:	0802e484 	.word	0x0802e484
 801aaa4:	0802e2c8 	.word	0x0802e2c8
 801aaa8:	0802e4b4 	.word	0x0802e4b4
 801aaac:	0802e4d8 	.word	0x0802e4d8

    } else if (pkt_type == MQTT_MSG_TYPE_SUBACK || pkt_type == MQTT_MSG_TYPE_UNSUBACK ||
 801aab0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801aab4:	2b09      	cmp	r3, #9
 801aab6:	d00b      	beq.n	801aad0 <mqtt_message_received+0x2f8>
 801aab8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801aabc:	2b0b      	cmp	r3, #11
 801aabe:	d007      	beq.n	801aad0 <mqtt_message_received+0x2f8>
 801aac0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801aac4:	2b07      	cmp	r3, #7
 801aac6:	d003      	beq.n	801aad0 <mqtt_message_received+0x2f8>
               pkt_type == MQTT_MSG_TYPE_PUBCOMP || pkt_type == MQTT_MSG_TYPE_PUBACK) {
 801aac8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801aacc:	2b04      	cmp	r3, #4
 801aace:	d136      	bne.n	801ab3e <mqtt_message_received+0x366>
      struct mqtt_request_t *r = mqtt_take_request(&client->pend_req_queue, pkt_id);
 801aad0:	68fb      	ldr	r3, [r7, #12]
 801aad2:	3318      	adds	r3, #24
 801aad4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801aad6:	4611      	mov	r1, r2
 801aad8:	4618      	mov	r0, r3
 801aada:	f7ff fb47 	bl	801a16c <mqtt_take_request>
 801aade:	6138      	str	r0, [r7, #16]
      if (r != NULL) {
 801aae0:	693b      	ldr	r3, [r7, #16]
 801aae2:	2b00      	cmp	r3, #0
 801aae4:	d01c      	beq.n	801ab20 <mqtt_message_received+0x348>
        LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_message_received: %s response with id %d\n", mqtt_msg_type_to_str(pkt_type), pkt_id));
        if (pkt_type == MQTT_MSG_TYPE_SUBACK) {
 801aae6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801aaea:	2b09      	cmp	r3, #9
 801aaec:	d10a      	bne.n	801ab04 <mqtt_message_received+0x32c>
          if (length < 3) {
 801aaee:	893b      	ldrh	r3, [r7, #8]
 801aaf0:	2b02      	cmp	r3, #2
 801aaf2:	d923      	bls.n	801ab3c <mqtt_message_received+0x364>
            LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_message_received: To small SUBACK packet\n"));
            goto out_disconnect;
          } else {
            mqtt_incomming_suback(r, var_hdr_payload[2]);
 801aaf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801aaf6:	3302      	adds	r3, #2
 801aaf8:	781b      	ldrb	r3, [r3, #0]
 801aafa:	4619      	mov	r1, r3
 801aafc:	6938      	ldr	r0, [r7, #16]
 801aafe:	f7ff fe4f 	bl	801a7a0 <mqtt_incomming_suback>
 801ab02:	e00a      	b.n	801ab1a <mqtt_message_received+0x342>
          }
        } else if (r->cb != NULL) {
 801ab04:	693b      	ldr	r3, [r7, #16]
 801ab06:	685b      	ldr	r3, [r3, #4]
 801ab08:	2b00      	cmp	r3, #0
 801ab0a:	d006      	beq.n	801ab1a <mqtt_message_received+0x342>
          r->cb(r->arg, ERR_OK);
 801ab0c:	693b      	ldr	r3, [r7, #16]
 801ab0e:	685b      	ldr	r3, [r3, #4]
 801ab10:	693a      	ldr	r2, [r7, #16]
 801ab12:	6892      	ldr	r2, [r2, #8]
 801ab14:	2100      	movs	r1, #0
 801ab16:	4610      	mov	r0, r2
 801ab18:	4798      	blx	r3
        }
        mqtt_delete_request(r);
 801ab1a:	6938      	ldr	r0, [r7, #16]
 801ab1c:	f7ff fb16 	bl	801a14c <mqtt_delete_request>
    } else {
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ( "mqtt_message_received: Received unknown message type: %d\n", pkt_type));
      goto out_disconnect;
    }
  }
  return res;
 801ab20:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801ab22:	e00e      	b.n	801ab42 <mqtt_message_received+0x36a>
        goto out_disconnect;
 801ab24:	bf00      	nop
 801ab26:	e00a      	b.n	801ab3e <mqtt_message_received+0x366>
        goto out_disconnect;
 801ab28:	bf00      	nop
 801ab2a:	e008      	b.n	801ab3e <mqtt_message_received+0x366>
        goto out_disconnect;
 801ab2c:	bf00      	nop
 801ab2e:	e006      	b.n	801ab3e <mqtt_message_received+0x366>
          goto out_disconnect;
 801ab30:	bf00      	nop
 801ab32:	e004      	b.n	801ab3e <mqtt_message_received+0x366>
        goto out_disconnect;
 801ab34:	bf00      	nop
 801ab36:	e002      	b.n	801ab3e <mqtt_message_received+0x366>
      goto out_disconnect;
 801ab38:	bf00      	nop
 801ab3a:	e000      	b.n	801ab3e <mqtt_message_received+0x366>
            goto out_disconnect;
 801ab3c:	bf00      	nop
out_disconnect:
  return MQTT_CONNECT_DISCONNECTED;
 801ab3e:	f44f 7380 	mov.w	r3, #256	; 0x100
}
 801ab42:	4618      	mov	r0, r3
 801ab44:	373c      	adds	r7, #60	; 0x3c
 801ab46:	46bd      	mov	sp, r7
 801ab48:	bd90      	pop	{r4, r7, pc}
 801ab4a:	bf00      	nop

0801ab4c <mqtt_parse_incoming>:
 * @param p PBUF chain of received data
 * @return Connection status
 */
static mqtt_connection_status_t
mqtt_parse_incoming(mqtt_client_t *client, struct pbuf *p)
{
 801ab4c:	b580      	push	{r7, lr}
 801ab4e:	b088      	sub	sp, #32
 801ab50:	af00      	add	r7, sp, #0
 801ab52:	6078      	str	r0, [r7, #4]
 801ab54:	6039      	str	r1, [r7, #0]
  u16_t in_offset = 0;
 801ab56:	2300      	movs	r3, #0
 801ab58:	83fb      	strh	r3, [r7, #30]
  u32_t msg_rem_len = 0;
 801ab5a:	2300      	movs	r3, #0
 801ab5c:	61bb      	str	r3, [r7, #24]
  u8_t fixed_hdr_idx = 0;
 801ab5e:	2300      	movs	r3, #0
 801ab60:	75fb      	strb	r3, [r7, #23]
  u8_t b = 0;
 801ab62:	2300      	movs	r3, #0
 801ab64:	75bb      	strb	r3, [r7, #22]

  while (p->tot_len > in_offset) {
 801ab66:	e0bc      	b.n	801ace2 <mqtt_parse_incoming+0x196>
    /* We ALWAYS parse the header here first. Even if the header was not
       included in this segment, we re-parse it here by buffering it in
       client->rx_buffer. client->msg_idx keeps track of this. */
    if ((fixed_hdr_idx < 2) || ((b & 0x80) != 0)) {
 801ab68:	7dfb      	ldrb	r3, [r7, #23]
 801ab6a:	2b01      	cmp	r3, #1
 801ab6c:	d903      	bls.n	801ab76 <mqtt_parse_incoming+0x2a>
 801ab6e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 801ab72:	2b00      	cmp	r3, #0
 801ab74:	da4d      	bge.n	801ac12 <mqtt_parse_incoming+0xc6>

      if (fixed_hdr_idx < client->msg_idx) {
 801ab76:	7dfa      	ldrb	r2, [r7, #23]
 801ab78:	687b      	ldr	r3, [r7, #4]
 801ab7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801ab7c:	429a      	cmp	r2, r3
 801ab7e:	d206      	bcs.n	801ab8e <mqtt_parse_incoming+0x42>
        /* parse header from old pbuf (buffered in client->rx_buffer) */
        b = client->rx_buffer[fixed_hdr_idx];
 801ab80:	7dfb      	ldrb	r3, [r7, #23]
 801ab82:	687a      	ldr	r2, [r7, #4]
 801ab84:	4413      	add	r3, r2
 801ab86:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 801ab8a:	75bb      	strb	r3, [r7, #22]
 801ab8c:	e012      	b.n	801abb4 <mqtt_parse_incoming+0x68>
      } else {
        /* parse header from this pbuf and save it in client->rx_buffer in case
           it comes in segmented */
        b = pbuf_get_at(p, in_offset++);
 801ab8e:	8bfb      	ldrh	r3, [r7, #30]
 801ab90:	1c5a      	adds	r2, r3, #1
 801ab92:	83fa      	strh	r2, [r7, #30]
 801ab94:	4619      	mov	r1, r3
 801ab96:	6838      	ldr	r0, [r7, #0]
 801ab98:	f006 fc4e 	bl	8021438 <pbuf_get_at>
 801ab9c:	4603      	mov	r3, r0
 801ab9e:	75bb      	strb	r3, [r7, #22]
        client->rx_buffer[client->msg_idx++] = b;
 801aba0:	687b      	ldr	r3, [r7, #4]
 801aba2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801aba4:	1c59      	adds	r1, r3, #1
 801aba6:	687a      	ldr	r2, [r7, #4]
 801aba8:	6691      	str	r1, [r2, #104]	; 0x68
 801abaa:	687a      	ldr	r2, [r7, #4]
 801abac:	4413      	add	r3, r2
 801abae:	7dba      	ldrb	r2, [r7, #22]
 801abb0:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
      }
      fixed_hdr_idx++;
 801abb4:	7dfb      	ldrb	r3, [r7, #23]
 801abb6:	3301      	adds	r3, #1
 801abb8:	75fb      	strb	r3, [r7, #23]

      if (fixed_hdr_idx >= 2) {
 801abba:	7dfb      	ldrb	r3, [r7, #23]
 801abbc:	2b01      	cmp	r3, #1
 801abbe:	f240 8090 	bls.w	801ace2 <mqtt_parse_incoming+0x196>
        /* fixed header contains at least 2 bytes but can contain more, depending on
           'remaining length'. All bytes but the last of this have 0x80 set to
           indicate more bytes are coming. */
        msg_rem_len |= (u32_t)(b & 0x7f) << ((fixed_hdr_idx - 2) * 7);
 801abc2:	7dbb      	ldrb	r3, [r7, #22]
 801abc4:	f003 017f 	and.w	r1, r3, #127	; 0x7f
 801abc8:	7dfb      	ldrb	r3, [r7, #23]
 801abca:	1e9a      	subs	r2, r3, #2
 801abcc:	4613      	mov	r3, r2
 801abce:	00db      	lsls	r3, r3, #3
 801abd0:	1a9b      	subs	r3, r3, r2
 801abd2:	fa01 f303 	lsl.w	r3, r1, r3
 801abd6:	69ba      	ldr	r2, [r7, #24]
 801abd8:	4313      	orrs	r3, r2
 801abda:	61bb      	str	r3, [r7, #24]
        if ((b & 0x80) == 0) {
 801abdc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 801abe0:	2b00      	cmp	r3, #0
 801abe2:	db7e      	blt.n	801ace2 <mqtt_parse_incoming+0x196>
          /* fixed header is done */
          LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_parse_incoming: Remaining length after fixed header: %"U32_F"\n", msg_rem_len));
          if (msg_rem_len == 0) {
 801abe4:	69bb      	ldr	r3, [r7, #24]
 801abe6:	2b00      	cmp	r3, #0
 801abe8:	d10b      	bne.n	801ac02 <mqtt_parse_incoming+0xb6>
            /* Complete message with no extra headers of payload received */
            mqtt_message_received(client, fixed_hdr_idx, 0, 0);
 801abea:	7df9      	ldrb	r1, [r7, #23]
 801abec:	2300      	movs	r3, #0
 801abee:	2200      	movs	r2, #0
 801abf0:	6878      	ldr	r0, [r7, #4]
 801abf2:	f7ff fdf1 	bl	801a7d8 <mqtt_message_received>
            client->msg_idx = 0;
 801abf6:	687b      	ldr	r3, [r7, #4]
 801abf8:	2200      	movs	r2, #0
 801abfa:	669a      	str	r2, [r3, #104]	; 0x68
            fixed_hdr_idx = 0;
 801abfc:	2300      	movs	r3, #0
 801abfe:	75fb      	strb	r3, [r7, #23]
 801ac00:	e06f      	b.n	801ace2 <mqtt_parse_incoming+0x196>
          } else {
            /* Bytes remaining in message (changes remaining length if this is
               not the first segment of this message) */
            msg_rem_len = (msg_rem_len + fixed_hdr_idx) - client->msg_idx;
 801ac02:	7dfa      	ldrb	r2, [r7, #23]
 801ac04:	69bb      	ldr	r3, [r7, #24]
 801ac06:	441a      	add	r2, r3
 801ac08:	687b      	ldr	r3, [r7, #4]
 801ac0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801ac0c:	1ad3      	subs	r3, r2, r3
 801ac0e:	61bb      	str	r3, [r7, #24]
      if (fixed_hdr_idx >= 2) {
 801ac10:	e067      	b.n	801ace2 <mqtt_parse_incoming+0x196>
      }
    } else {
      /* Fixed header has been parsed, parse variable header */
      u16_t cpy_len, cpy_start, buffer_space;

      cpy_start = (client->msg_idx - fixed_hdr_idx) % (MQTT_VAR_HEADER_BUFFER_LEN - fixed_hdr_idx) + fixed_hdr_idx;
 801ac12:	687b      	ldr	r3, [r7, #4]
 801ac14:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 801ac16:	7dfb      	ldrb	r3, [r7, #23]
 801ac18:	1ad3      	subs	r3, r2, r3
 801ac1a:	7dfa      	ldrb	r2, [r7, #23]
 801ac1c:	f1c2 0280 	rsb	r2, r2, #128	; 0x80
 801ac20:	fbb3 f1f2 	udiv	r1, r3, r2
 801ac24:	fb02 f201 	mul.w	r2, r2, r1
 801ac28:	1a9b      	subs	r3, r3, r2
 801ac2a:	b29a      	uxth	r2, r3
 801ac2c:	7dfb      	ldrb	r3, [r7, #23]
 801ac2e:	b29b      	uxth	r3, r3
 801ac30:	4413      	add	r3, r2
 801ac32:	827b      	strh	r3, [r7, #18]

      /* Allow to copy the lesser one of available length in input data or bytes remaining in message */
      cpy_len = (u16_t)LWIP_MIN((u16_t)(p->tot_len - in_offset), msg_rem_len);
 801ac34:	683b      	ldr	r3, [r7, #0]
 801ac36:	891a      	ldrh	r2, [r3, #8]
 801ac38:	8bfb      	ldrh	r3, [r7, #30]
 801ac3a:	1ad3      	subs	r3, r2, r3
 801ac3c:	b29b      	uxth	r3, r3
 801ac3e:	461a      	mov	r2, r3
 801ac40:	69bb      	ldr	r3, [r7, #24]
 801ac42:	429a      	cmp	r2, r3
 801ac44:	d205      	bcs.n	801ac52 <mqtt_parse_incoming+0x106>
 801ac46:	683b      	ldr	r3, [r7, #0]
 801ac48:	891a      	ldrh	r2, [r3, #8]
 801ac4a:	8bfb      	ldrh	r3, [r7, #30]
 801ac4c:	1ad3      	subs	r3, r2, r3
 801ac4e:	b29b      	uxth	r3, r3
 801ac50:	e001      	b.n	801ac56 <mqtt_parse_incoming+0x10a>
 801ac52:	69bb      	ldr	r3, [r7, #24]
 801ac54:	b29b      	uxth	r3, r3
 801ac56:	82bb      	strh	r3, [r7, #20]

      /* Limit to available space in buffer */
      buffer_space = MQTT_VAR_HEADER_BUFFER_LEN - cpy_start;
 801ac58:	8a7b      	ldrh	r3, [r7, #18]
 801ac5a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 801ac5e:	823b      	strh	r3, [r7, #16]
      if (cpy_len > buffer_space) {
 801ac60:	8aba      	ldrh	r2, [r7, #20]
 801ac62:	8a3b      	ldrh	r3, [r7, #16]
 801ac64:	429a      	cmp	r2, r3
 801ac66:	d901      	bls.n	801ac6c <mqtt_parse_incoming+0x120>
        cpy_len = buffer_space;
 801ac68:	8a3b      	ldrh	r3, [r7, #16]
 801ac6a:	82bb      	strh	r3, [r7, #20]
      }
      pbuf_copy_partial(p, client->rx_buffer + cpy_start, cpy_len, in_offset);
 801ac6c:	687b      	ldr	r3, [r7, #4]
 801ac6e:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 801ac72:	8a7b      	ldrh	r3, [r7, #18]
 801ac74:	18d1      	adds	r1, r2, r3
 801ac76:	8bfb      	ldrh	r3, [r7, #30]
 801ac78:	8aba      	ldrh	r2, [r7, #20]
 801ac7a:	6838      	ldr	r0, [r7, #0]
 801ac7c:	f006 fa00 	bl	8021080 <pbuf_copy_partial>

      /* Advance get and put indexes  */
      client->msg_idx += cpy_len;
 801ac80:	687b      	ldr	r3, [r7, #4]
 801ac82:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 801ac84:	8abb      	ldrh	r3, [r7, #20]
 801ac86:	441a      	add	r2, r3
 801ac88:	687b      	ldr	r3, [r7, #4]
 801ac8a:	669a      	str	r2, [r3, #104]	; 0x68
      in_offset += cpy_len;
 801ac8c:	8bfa      	ldrh	r2, [r7, #30]
 801ac8e:	8abb      	ldrh	r3, [r7, #20]
 801ac90:	4413      	add	r3, r2
 801ac92:	83fb      	strh	r3, [r7, #30]
      msg_rem_len -= cpy_len;
 801ac94:	8abb      	ldrh	r3, [r7, #20]
 801ac96:	69ba      	ldr	r2, [r7, #24]
 801ac98:	1ad3      	subs	r3, r2, r3
 801ac9a:	61bb      	str	r3, [r7, #24]

      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_parse_incoming: msg_idx: %"U32_F", cpy_len: %"U16_F", remaining %"U32_F"\n", client->msg_idx, cpy_len, msg_rem_len));
      if ((msg_rem_len == 0) || (cpy_len == buffer_space)) {
 801ac9c:	69bb      	ldr	r3, [r7, #24]
 801ac9e:	2b00      	cmp	r3, #0
 801aca0:	d003      	beq.n	801acaa <mqtt_parse_incoming+0x15e>
 801aca2:	8aba      	ldrh	r2, [r7, #20]
 801aca4:	8a3b      	ldrh	r3, [r7, #16]
 801aca6:	429a      	cmp	r2, r3
 801aca8:	d11b      	bne.n	801ace2 <mqtt_parse_incoming+0x196>
        /* Whole message received or buffer is full */
        mqtt_connection_status_t res = mqtt_message_received(client, fixed_hdr_idx, (cpy_start + cpy_len) - fixed_hdr_idx, msg_rem_len);
 801acaa:	8a7a      	ldrh	r2, [r7, #18]
 801acac:	8abb      	ldrh	r3, [r7, #20]
 801acae:	4413      	add	r3, r2
 801acb0:	b29a      	uxth	r2, r3
 801acb2:	7dfb      	ldrb	r3, [r7, #23]
 801acb4:	b29b      	uxth	r3, r3
 801acb6:	1ad3      	subs	r3, r2, r3
 801acb8:	b29a      	uxth	r2, r3
 801acba:	7df9      	ldrb	r1, [r7, #23]
 801acbc:	69bb      	ldr	r3, [r7, #24]
 801acbe:	6878      	ldr	r0, [r7, #4]
 801acc0:	f7ff fd8a 	bl	801a7d8 <mqtt_message_received>
 801acc4:	4603      	mov	r3, r0
 801acc6:	81fb      	strh	r3, [r7, #14]
        if (res != MQTT_CONNECT_ACCEPTED) {
 801acc8:	89fb      	ldrh	r3, [r7, #14]
 801acca:	2b00      	cmp	r3, #0
 801accc:	d001      	beq.n	801acd2 <mqtt_parse_incoming+0x186>
          return res;
 801acce:	89fb      	ldrh	r3, [r7, #14]
 801acd0:	e00e      	b.n	801acf0 <mqtt_parse_incoming+0x1a4>
        }
        if (msg_rem_len == 0) {
 801acd2:	69bb      	ldr	r3, [r7, #24]
 801acd4:	2b00      	cmp	r3, #0
 801acd6:	d104      	bne.n	801ace2 <mqtt_parse_incoming+0x196>
          /* Reset parser state */
          client->msg_idx = 0;
 801acd8:	687b      	ldr	r3, [r7, #4]
 801acda:	2200      	movs	r2, #0
 801acdc:	669a      	str	r2, [r3, #104]	; 0x68
          /* msg_tot_len = 0; */
          fixed_hdr_idx = 0;
 801acde:	2300      	movs	r3, #0
 801ace0:	75fb      	strb	r3, [r7, #23]
  while (p->tot_len > in_offset) {
 801ace2:	683b      	ldr	r3, [r7, #0]
 801ace4:	891b      	ldrh	r3, [r3, #8]
 801ace6:	8bfa      	ldrh	r2, [r7, #30]
 801ace8:	429a      	cmp	r2, r3
 801acea:	f4ff af3d 	bcc.w	801ab68 <mqtt_parse_incoming+0x1c>
        }
      }
    }
  }
  return MQTT_CONNECT_ACCEPTED;
 801acee:	2300      	movs	r3, #0
}
 801acf0:	4618      	mov	r0, r3
 801acf2:	3720      	adds	r7, #32
 801acf4:	46bd      	mov	sp, r7
 801acf6:	bd80      	pop	{r7, pc}

0801acf8 <mqtt_tcp_recv_cb>:
 * @param err Passed as return value if not ERR_OK
 * @return ERR_OK or err passed into callback
 */
static err_t
mqtt_tcp_recv_cb(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801acf8:	b580      	push	{r7, lr}
 801acfa:	b086      	sub	sp, #24
 801acfc:	af00      	add	r7, sp, #0
 801acfe:	60f8      	str	r0, [r7, #12]
 801ad00:	60b9      	str	r1, [r7, #8]
 801ad02:	607a      	str	r2, [r7, #4]
 801ad04:	70fb      	strb	r3, [r7, #3]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 801ad06:	68fb      	ldr	r3, [r7, #12]
 801ad08:	617b      	str	r3, [r7, #20]
  LWIP_ASSERT("mqtt_tcp_recv_cb: client != NULL", client != NULL);
 801ad0a:	697b      	ldr	r3, [r7, #20]
 801ad0c:	2b00      	cmp	r3, #0
 801ad0e:	d106      	bne.n	801ad1e <mqtt_tcp_recv_cb+0x26>
 801ad10:	4b24      	ldr	r3, [pc, #144]	; (801ada4 <mqtt_tcp_recv_cb+0xac>)
 801ad12:	f240 32a7 	movw	r2, #935	; 0x3a7
 801ad16:	4924      	ldr	r1, [pc, #144]	; (801ada8 <mqtt_tcp_recv_cb+0xb0>)
 801ad18:	4824      	ldr	r0, [pc, #144]	; (801adac <mqtt_tcp_recv_cb+0xb4>)
 801ad1a:	f011 f801 	bl	802bd20 <iprintf>
  LWIP_ASSERT("mqtt_tcp_recv_cb: client->conn == pcb", client->conn == pcb);
 801ad1e:	697b      	ldr	r3, [r7, #20]
 801ad20:	68da      	ldr	r2, [r3, #12]
 801ad22:	68bb      	ldr	r3, [r7, #8]
 801ad24:	429a      	cmp	r2, r3
 801ad26:	d006      	beq.n	801ad36 <mqtt_tcp_recv_cb+0x3e>
 801ad28:	4b1e      	ldr	r3, [pc, #120]	; (801ada4 <mqtt_tcp_recv_cb+0xac>)
 801ad2a:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 801ad2e:	4920      	ldr	r1, [pc, #128]	; (801adb0 <mqtt_tcp_recv_cb+0xb8>)
 801ad30:	481e      	ldr	r0, [pc, #120]	; (801adac <mqtt_tcp_recv_cb+0xb4>)
 801ad32:	f010 fff5 	bl	802bd20 <iprintf>

  if (p == NULL) {
 801ad36:	687b      	ldr	r3, [r7, #4]
 801ad38:	2b00      	cmp	r3, #0
 801ad3a:	d105      	bne.n	801ad48 <mqtt_tcp_recv_cb+0x50>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_recv_cb: Recv pbuf=NULL, remote has closed connection\n"));
    mqtt_close(client, MQTT_CONNECT_DISCONNECTED);
 801ad3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 801ad40:	6978      	ldr	r0, [r7, #20]
 801ad42:	f7ff fbf7 	bl	801a534 <mqtt_close>
 801ad46:	e027      	b.n	801ad98 <mqtt_tcp_recv_cb+0xa0>
  } else {
    mqtt_connection_status_t res;
    if (err != ERR_OK) {
 801ad48:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801ad4c:	2b00      	cmp	r3, #0
 801ad4e:	d005      	beq.n	801ad5c <mqtt_tcp_recv_cb+0x64>
      LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_tcp_recv_cb: Recv err=%d\n", err));
      pbuf_free(p);
 801ad50:	6878      	ldr	r0, [r7, #4]
 801ad52:	f005 ff8f 	bl	8020c74 <pbuf_free>
      return err;
 801ad56:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801ad5a:	e01e      	b.n	801ad9a <mqtt_tcp_recv_cb+0xa2>
    }

    /* Tell remote that data has been received */
    altcp_recved(pcb, p->tot_len);
 801ad5c:	687b      	ldr	r3, [r7, #4]
 801ad5e:	891b      	ldrh	r3, [r3, #8]
 801ad60:	4619      	mov	r1, r3
 801ad62:	68b8      	ldr	r0, [r7, #8]
 801ad64:	f007 f842 	bl	8021dec <tcp_recved>
    res = mqtt_parse_incoming(client, p);
 801ad68:	6879      	ldr	r1, [r7, #4]
 801ad6a:	6978      	ldr	r0, [r7, #20]
 801ad6c:	f7ff feee 	bl	801ab4c <mqtt_parse_incoming>
 801ad70:	4603      	mov	r3, r0
 801ad72:	827b      	strh	r3, [r7, #18]
    pbuf_free(p);
 801ad74:	6878      	ldr	r0, [r7, #4]
 801ad76:	f005 ff7d 	bl	8020c74 <pbuf_free>

    if (res != MQTT_CONNECT_ACCEPTED) {
 801ad7a:	8a7b      	ldrh	r3, [r7, #18]
 801ad7c:	2b00      	cmp	r3, #0
 801ad7e:	d004      	beq.n	801ad8a <mqtt_tcp_recv_cb+0x92>
      mqtt_close(client, res);
 801ad80:	8a7b      	ldrh	r3, [r7, #18]
 801ad82:	4619      	mov	r1, r3
 801ad84:	6978      	ldr	r0, [r7, #20]
 801ad86:	f7ff fbd5 	bl	801a534 <mqtt_close>
    }
    /* If keep alive functionality is used */
    if (client->keep_alive != 0) {
 801ad8a:	697b      	ldr	r3, [r7, #20]
 801ad8c:	885b      	ldrh	r3, [r3, #2]
 801ad8e:	2b00      	cmp	r3, #0
 801ad90:	d002      	beq.n	801ad98 <mqtt_tcp_recv_cb+0xa0>
      /* Reset server alive watchdog */
      client->server_watchdog = 0;
 801ad92:	697b      	ldr	r3, [r7, #20]
 801ad94:	2200      	movs	r2, #0
 801ad96:	809a      	strh	r2, [r3, #4]
    }

  }
  return ERR_OK;
 801ad98:	2300      	movs	r3, #0
}
 801ad9a:	4618      	mov	r0, r3
 801ad9c:	3718      	adds	r7, #24
 801ad9e:	46bd      	mov	sp, r7
 801ada0:	bd80      	pop	{r7, pc}
 801ada2:	bf00      	nop
 801ada4:	0802e250 	.word	0x0802e250
 801ada8:	0802e4f0 	.word	0x0802e4f0
 801adac:	0802e2c8 	.word	0x0802e2c8
 801adb0:	0802e514 	.word	0x0802e514

0801adb4 <mqtt_tcp_sent_cb>:
 * @param len Number of bytes sent
 * @return ERR_OK
 */
static err_t
mqtt_tcp_sent_cb(void *arg, struct altcp_pcb *tpcb, u16_t len)
{
 801adb4:	b580      	push	{r7, lr}
 801adb6:	b086      	sub	sp, #24
 801adb8:	af00      	add	r7, sp, #0
 801adba:	60f8      	str	r0, [r7, #12]
 801adbc:	60b9      	str	r1, [r7, #8]
 801adbe:	4613      	mov	r3, r2
 801adc0:	80fb      	strh	r3, [r7, #6]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 801adc2:	68fb      	ldr	r3, [r7, #12]
 801adc4:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(tpcb);
  LWIP_UNUSED_ARG(len);

  if (client->conn_state == MQTT_CONNECTED) {
 801adc6:	697b      	ldr	r3, [r7, #20]
 801adc8:	7a9b      	ldrb	r3, [r3, #10]
 801adca:	2b03      	cmp	r3, #3
 801adcc:	d127      	bne.n	801ae1e <mqtt_tcp_sent_cb+0x6a>
    struct mqtt_request_t *r;

    /* Reset keep-alive send timer and server watchdog */
    client->cyclic_tick = 0;
 801adce:	697b      	ldr	r3, [r7, #20]
 801add0:	2200      	movs	r2, #0
 801add2:	801a      	strh	r2, [r3, #0]
    client->server_watchdog = 0;
 801add4:	697b      	ldr	r3, [r7, #20]
 801add6:	2200      	movs	r2, #0
 801add8:	809a      	strh	r2, [r3, #4]
    /* QoS 0 publish has no response from server, so call its callbacks here */
    while ((r = mqtt_take_request(&client->pend_req_queue, 0)) != NULL) {
 801adda:	e00d      	b.n	801adf8 <mqtt_tcp_sent_cb+0x44>
      LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_sent_cb: Calling QoS 0 publish complete callback\n"));
      if (r->cb != NULL) {
 801addc:	693b      	ldr	r3, [r7, #16]
 801adde:	685b      	ldr	r3, [r3, #4]
 801ade0:	2b00      	cmp	r3, #0
 801ade2:	d006      	beq.n	801adf2 <mqtt_tcp_sent_cb+0x3e>
        r->cb(r->arg, ERR_OK);
 801ade4:	693b      	ldr	r3, [r7, #16]
 801ade6:	685b      	ldr	r3, [r3, #4]
 801ade8:	693a      	ldr	r2, [r7, #16]
 801adea:	6892      	ldr	r2, [r2, #8]
 801adec:	2100      	movs	r1, #0
 801adee:	4610      	mov	r0, r2
 801adf0:	4798      	blx	r3
      }
      mqtt_delete_request(r);
 801adf2:	6938      	ldr	r0, [r7, #16]
 801adf4:	f7ff f9aa 	bl	801a14c <mqtt_delete_request>
    while ((r = mqtt_take_request(&client->pend_req_queue, 0)) != NULL) {
 801adf8:	697b      	ldr	r3, [r7, #20]
 801adfa:	3318      	adds	r3, #24
 801adfc:	2100      	movs	r1, #0
 801adfe:	4618      	mov	r0, r3
 801ae00:	f7ff f9b4 	bl	801a16c <mqtt_take_request>
 801ae04:	6138      	str	r0, [r7, #16]
 801ae06:	693b      	ldr	r3, [r7, #16]
 801ae08:	2b00      	cmp	r3, #0
 801ae0a:	d1e7      	bne.n	801addc <mqtt_tcp_sent_cb+0x28>
    }
    /* Try send any remaining buffers from output queue */
    mqtt_output_send(&client->output, client->conn);
 801ae0c:	697b      	ldr	r3, [r7, #20]
 801ae0e:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801ae12:	697b      	ldr	r3, [r7, #20]
 801ae14:	68db      	ldr	r3, [r3, #12]
 801ae16:	4619      	mov	r1, r3
 801ae18:	4610      	mov	r0, r2
 801ae1a:	f7ff f851 	bl	8019ec0 <mqtt_output_send>
  }
  return ERR_OK;
 801ae1e:	2300      	movs	r3, #0
}
 801ae20:	4618      	mov	r0, r3
 801ae22:	3718      	adds	r7, #24
 801ae24:	46bd      	mov	sp, r7
 801ae26:	bd80      	pop	{r7, pc}

0801ae28 <mqtt_tcp_err_cb>:
 * @param arg MQTT client
 * @param err Error encountered
 */
static void
mqtt_tcp_err_cb(void *arg, err_t err)
{
 801ae28:	b580      	push	{r7, lr}
 801ae2a:	b084      	sub	sp, #16
 801ae2c:	af00      	add	r7, sp, #0
 801ae2e:	6078      	str	r0, [r7, #4]
 801ae30:	460b      	mov	r3, r1
 801ae32:	70fb      	strb	r3, [r7, #3]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 801ae34:	687b      	ldr	r3, [r7, #4]
 801ae36:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err); /* only used for debug output */
  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_err_cb: TCP error callback: error %d, arg: %p\n", err, arg));
  LWIP_ASSERT("mqtt_tcp_err_cb: client != NULL", client != NULL);
 801ae38:	68fb      	ldr	r3, [r7, #12]
 801ae3a:	2b00      	cmp	r3, #0
 801ae3c:	d106      	bne.n	801ae4c <mqtt_tcp_err_cb+0x24>
 801ae3e:	4b09      	ldr	r3, [pc, #36]	; (801ae64 <mqtt_tcp_err_cb+0x3c>)
 801ae40:	f240 32f6 	movw	r2, #1014	; 0x3f6
 801ae44:	4908      	ldr	r1, [pc, #32]	; (801ae68 <mqtt_tcp_err_cb+0x40>)
 801ae46:	4809      	ldr	r0, [pc, #36]	; (801ae6c <mqtt_tcp_err_cb+0x44>)
 801ae48:	f010 ff6a 	bl	802bd20 <iprintf>
  /* Set conn to null before calling close as pcb is already deallocated*/
  client->conn = 0;
 801ae4c:	68fb      	ldr	r3, [r7, #12]
 801ae4e:	2200      	movs	r2, #0
 801ae50:	60da      	str	r2, [r3, #12]
  mqtt_close(client, MQTT_CONNECT_DISCONNECTED);
 801ae52:	f44f 7180 	mov.w	r1, #256	; 0x100
 801ae56:	68f8      	ldr	r0, [r7, #12]
 801ae58:	f7ff fb6c 	bl	801a534 <mqtt_close>
}
 801ae5c:	bf00      	nop
 801ae5e:	3710      	adds	r7, #16
 801ae60:	46bd      	mov	sp, r7
 801ae62:	bd80      	pop	{r7, pc}
 801ae64:	0802e250 	.word	0x0802e250
 801ae68:	0802e53c 	.word	0x0802e53c
 801ae6c:	0802e2c8 	.word	0x0802e2c8

0801ae70 <mqtt_tcp_poll_cb>:
 * @param tpcb TCP connection handle
 * @return err ERR_OK
 */
static err_t
mqtt_tcp_poll_cb(void *arg, struct altcp_pcb *tpcb)
{
 801ae70:	b580      	push	{r7, lr}
 801ae72:	b084      	sub	sp, #16
 801ae74:	af00      	add	r7, sp, #0
 801ae76:	6078      	str	r0, [r7, #4]
 801ae78:	6039      	str	r1, [r7, #0]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 801ae7a:	687b      	ldr	r3, [r7, #4]
 801ae7c:	60fb      	str	r3, [r7, #12]
  if (client->conn_state == MQTT_CONNECTED) {
 801ae7e:	68fb      	ldr	r3, [r7, #12]
 801ae80:	7a9b      	ldrb	r3, [r3, #10]
 801ae82:	2b03      	cmp	r3, #3
 801ae84:	d105      	bne.n	801ae92 <mqtt_tcp_poll_cb+0x22>
    /* Try send any remaining buffers from output queue */
    mqtt_output_send(&client->output, tpcb);
 801ae86:	68fb      	ldr	r3, [r7, #12]
 801ae88:	33ec      	adds	r3, #236	; 0xec
 801ae8a:	6839      	ldr	r1, [r7, #0]
 801ae8c:	4618      	mov	r0, r3
 801ae8e:	f7ff f817 	bl	8019ec0 <mqtt_output_send>
  }
  return ERR_OK;
 801ae92:	2300      	movs	r3, #0
}
 801ae94:	4618      	mov	r0, r3
 801ae96:	3710      	adds	r7, #16
 801ae98:	46bd      	mov	sp, r7
 801ae9a:	bd80      	pop	{r7, pc}

0801ae9c <mqtt_tcp_connect_cb>:
 * @param err Always ERR_OK, mqtt_tcp_err_cb is called in case of error
 * @return ERR_OK
 */
static err_t
mqtt_tcp_connect_cb(void *arg, struct altcp_pcb *tpcb, err_t err)
{
 801ae9c:	b580      	push	{r7, lr}
 801ae9e:	b086      	sub	sp, #24
 801aea0:	af00      	add	r7, sp, #0
 801aea2:	60f8      	str	r0, [r7, #12]
 801aea4:	60b9      	str	r1, [r7, #8]
 801aea6:	4613      	mov	r3, r2
 801aea8:	71fb      	strb	r3, [r7, #7]
  mqtt_client_t *client = (mqtt_client_t *)arg;
 801aeaa:	68fb      	ldr	r3, [r7, #12]
 801aeac:	617b      	str	r3, [r7, #20]

  if (err != ERR_OK) {
 801aeae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801aeb2:	2b00      	cmp	r3, #0
 801aeb4:	d002      	beq.n	801aebc <mqtt_tcp_connect_cb+0x20>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_tcp_connect_cb: TCP connect error %d\n", err));
    return err;
 801aeb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801aeba:	e025      	b.n	801af08 <mqtt_tcp_connect_cb+0x6c>
  }

  /* Initiate receiver state */
  client->msg_idx = 0;
 801aebc:	697b      	ldr	r3, [r7, #20]
 801aebe:	2200      	movs	r2, #0
 801aec0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Setup TCP callbacks */
  altcp_recv(tpcb, mqtt_tcp_recv_cb);
 801aec2:	4913      	ldr	r1, [pc, #76]	; (801af10 <mqtt_tcp_connect_cb+0x74>)
 801aec4:	68b8      	ldr	r0, [r7, #8]
 801aec6:	f007 ff85 	bl	8022dd4 <tcp_recv>
  altcp_sent(tpcb, mqtt_tcp_sent_cb);
 801aeca:	4912      	ldr	r1, [pc, #72]	; (801af14 <mqtt_tcp_connect_cb+0x78>)
 801aecc:	68b8      	ldr	r0, [r7, #8]
 801aece:	f007 ffa3 	bl	8022e18 <tcp_sent>
  altcp_poll(tpcb, mqtt_tcp_poll_cb, 2);
 801aed2:	2202      	movs	r2, #2
 801aed4:	4910      	ldr	r1, [pc, #64]	; (801af18 <mqtt_tcp_connect_cb+0x7c>)
 801aed6:	68b8      	ldr	r0, [r7, #8]
 801aed8:	f007 ffe2 	bl	8022ea0 <tcp_poll>

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_tcp_connect_cb: TCP connection established to server\n"));
  /* Enter MQTT connect state */
  client->conn_state = MQTT_CONNECTING;
 801aedc:	697b      	ldr	r3, [r7, #20]
 801aede:	2202      	movs	r2, #2
 801aee0:	729a      	strb	r2, [r3, #10]

  /* Start cyclic timer */
  sys_timeout(MQTT_CYCLIC_TIMER_INTERVAL * 1000, mqtt_cyclic_timer, client);
 801aee2:	697a      	ldr	r2, [r7, #20]
 801aee4:	490d      	ldr	r1, [pc, #52]	; (801af1c <mqtt_tcp_connect_cb+0x80>)
 801aee6:	f241 3088 	movw	r0, #5000	; 0x1388
 801aeea:	f00c fce1 	bl	80278b0 <sys_timeout>
  client->cyclic_tick = 0;
 801aeee:	697b      	ldr	r3, [r7, #20]
 801aef0:	2200      	movs	r2, #0
 801aef2:	801a      	strh	r2, [r3, #0]

  /* Start transmission from output queue, connect message is the first one out*/
  mqtt_output_send(&client->output, client->conn);
 801aef4:	697b      	ldr	r3, [r7, #20]
 801aef6:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801aefa:	697b      	ldr	r3, [r7, #20]
 801aefc:	68db      	ldr	r3, [r3, #12]
 801aefe:	4619      	mov	r1, r3
 801af00:	4610      	mov	r0, r2
 801af02:	f7fe ffdd 	bl	8019ec0 <mqtt_output_send>

  return ERR_OK;
 801af06:	2300      	movs	r3, #0
}
 801af08:	4618      	mov	r0, r3
 801af0a:	3718      	adds	r7, #24
 801af0c:	46bd      	mov	sp, r7
 801af0e:	bd80      	pop	{r7, pc}
 801af10:	0801acf9 	.word	0x0801acf9
 801af14:	0801adb5 	.word	0x0801adb5
 801af18:	0801ae71 	.word	0x0801ae71
 801af1c:	0801a5f5 	.word	0x0801a5f5

0801af20 <mqtt_publish>:
 *         ERR_MEM if short on memory
 */
err_t
mqtt_publish(mqtt_client_t *client, const char *topic, const void *payload, u16_t payload_length, u8_t qos, u8_t retain,
             mqtt_request_cb_t cb, void *arg)
{
 801af20:	b580      	push	{r7, lr}
 801af22:	b08c      	sub	sp, #48	; 0x30
 801af24:	af02      	add	r7, sp, #8
 801af26:	60f8      	str	r0, [r7, #12]
 801af28:	60b9      	str	r1, [r7, #8]
 801af2a:	607a      	str	r2, [r7, #4]
 801af2c:	807b      	strh	r3, [r7, #2]
  size_t total_len;
  u16_t topic_len;
  u16_t remaining_length;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_publish: client != NULL", client);
 801af2e:	68fb      	ldr	r3, [r7, #12]
 801af30:	2b00      	cmp	r3, #0
 801af32:	d106      	bne.n	801af42 <mqtt_publish+0x22>
 801af34:	4b5d      	ldr	r3, [pc, #372]	; (801b0ac <mqtt_publish+0x18c>)
 801af36:	f240 4254 	movw	r2, #1108	; 0x454
 801af3a:	495d      	ldr	r1, [pc, #372]	; (801b0b0 <mqtt_publish+0x190>)
 801af3c:	485d      	ldr	r0, [pc, #372]	; (801b0b4 <mqtt_publish+0x194>)
 801af3e:	f010 feef 	bl	802bd20 <iprintf>
  LWIP_ASSERT("mqtt_publish: topic != NULL", topic);
 801af42:	68bb      	ldr	r3, [r7, #8]
 801af44:	2b00      	cmp	r3, #0
 801af46:	d106      	bne.n	801af56 <mqtt_publish+0x36>
 801af48:	4b58      	ldr	r3, [pc, #352]	; (801b0ac <mqtt_publish+0x18c>)
 801af4a:	f240 4255 	movw	r2, #1109	; 0x455
 801af4e:	495a      	ldr	r1, [pc, #360]	; (801b0b8 <mqtt_publish+0x198>)
 801af50:	4858      	ldr	r0, [pc, #352]	; (801b0b4 <mqtt_publish+0x194>)
 801af52:	f010 fee5 	bl	802bd20 <iprintf>
  LWIP_ERROR("mqtt_publish: TCP disconnected", (client->conn_state != TCP_DISCONNECTED), return ERR_CONN);
 801af56:	68fb      	ldr	r3, [r7, #12]
 801af58:	7a9b      	ldrb	r3, [r3, #10]
 801af5a:	2b00      	cmp	r3, #0
 801af5c:	d109      	bne.n	801af72 <mqtt_publish+0x52>
 801af5e:	4b53      	ldr	r3, [pc, #332]	; (801b0ac <mqtt_publish+0x18c>)
 801af60:	f240 4256 	movw	r2, #1110	; 0x456
 801af64:	4955      	ldr	r1, [pc, #340]	; (801b0bc <mqtt_publish+0x19c>)
 801af66:	4853      	ldr	r0, [pc, #332]	; (801b0b4 <mqtt_publish+0x194>)
 801af68:	f010 feda 	bl	802bd20 <iprintf>
 801af6c:	f06f 030a 	mvn.w	r3, #10
 801af70:	e097      	b.n	801b0a2 <mqtt_publish+0x182>

  topic_strlen = strlen(topic);
 801af72:	68b8      	ldr	r0, [r7, #8]
 801af74:	f7f5 f86e 	bl	8010054 <strlen>
 801af78:	61f8      	str	r0, [r7, #28]
  LWIP_ERROR("mqtt_publish: topic length overflow", (topic_strlen <= (0xFFFF - 2)), return ERR_ARG);
 801af7a:	69fb      	ldr	r3, [r7, #28]
 801af7c:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801af80:	4293      	cmp	r3, r2
 801af82:	d909      	bls.n	801af98 <mqtt_publish+0x78>
 801af84:	4b49      	ldr	r3, [pc, #292]	; (801b0ac <mqtt_publish+0x18c>)
 801af86:	f240 4259 	movw	r2, #1113	; 0x459
 801af8a:	494d      	ldr	r1, [pc, #308]	; (801b0c0 <mqtt_publish+0x1a0>)
 801af8c:	4849      	ldr	r0, [pc, #292]	; (801b0b4 <mqtt_publish+0x194>)
 801af8e:	f010 fec7 	bl	802bd20 <iprintf>
 801af92:	f06f 030f 	mvn.w	r3, #15
 801af96:	e084      	b.n	801b0a2 <mqtt_publish+0x182>
  topic_len = (u16_t)topic_strlen;
 801af98:	69fb      	ldr	r3, [r7, #28]
 801af9a:	837b      	strh	r3, [r7, #26]
  total_len = 2 + topic_len + payload_length;
 801af9c:	8b7b      	ldrh	r3, [r7, #26]
 801af9e:	1c9a      	adds	r2, r3, #2
 801afa0:	887b      	ldrh	r3, [r7, #2]
 801afa2:	4413      	add	r3, r2
 801afa4:	623b      	str	r3, [r7, #32]

  if (qos > 0) {
 801afa6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801afaa:	2b00      	cmp	r3, #0
 801afac:	d008      	beq.n	801afc0 <mqtt_publish+0xa0>
    total_len += 2;
 801afae:	6a3b      	ldr	r3, [r7, #32]
 801afb0:	3302      	adds	r3, #2
 801afb2:	623b      	str	r3, [r7, #32]
    /* Generate pkt_id id for QoS1 and 2 */
    pkt_id = msg_generate_packet_id(client);
 801afb4:	68f8      	ldr	r0, [r7, #12]
 801afb6:	f7fe feef 	bl	8019d98 <msg_generate_packet_id>
 801afba:	4603      	mov	r3, r0
 801afbc:	84fb      	strh	r3, [r7, #38]	; 0x26
 801afbe:	e001      	b.n	801afc4 <mqtt_publish+0xa4>
  } else {
    /* Use reserved value pkt_id 0 for QoS 0 in request handle */
    pkt_id = 0;
 801afc0:	2300      	movs	r3, #0
 801afc2:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  LWIP_ERROR("mqtt_publish: total length overflow", (total_len <= 0xFFFF), return ERR_ARG);
 801afc4:	6a3b      	ldr	r3, [r7, #32]
 801afc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801afca:	d309      	bcc.n	801afe0 <mqtt_publish+0xc0>
 801afcc:	4b37      	ldr	r3, [pc, #220]	; (801b0ac <mqtt_publish+0x18c>)
 801afce:	f240 4265 	movw	r2, #1125	; 0x465
 801afd2:	493c      	ldr	r1, [pc, #240]	; (801b0c4 <mqtt_publish+0x1a4>)
 801afd4:	4837      	ldr	r0, [pc, #220]	; (801b0b4 <mqtt_publish+0x194>)
 801afd6:	f010 fea3 	bl	802bd20 <iprintf>
 801afda:	f06f 030f 	mvn.w	r3, #15
 801afde:	e060      	b.n	801b0a2 <mqtt_publish+0x182>
  remaining_length = (u16_t)total_len;
 801afe0:	6a3b      	ldr	r3, [r7, #32]
 801afe2:	833b      	strh	r3, [r7, #24]

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_publish: Publish with payload length %d to topic \"%s\"\n", payload_length, topic));

  r = mqtt_create_request(client->req_list, LWIP_ARRAYSIZE(client->req_list), pkt_id, cb, arg);
 801afe4:	68fb      	ldr	r3, [r7, #12]
 801afe6:	f103 001c 	add.w	r0, r3, #28
 801afea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801afec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801afee:	9300      	str	r3, [sp, #0]
 801aff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801aff2:	2104      	movs	r1, #4
 801aff4:	f7ff f818 	bl	801a028 <mqtt_create_request>
 801aff8:	6178      	str	r0, [r7, #20]
  if (r == NULL) {
 801affa:	697b      	ldr	r3, [r7, #20]
 801affc:	2b00      	cmp	r3, #0
 801affe:	d102      	bne.n	801b006 <mqtt_publish+0xe6>
    return ERR_MEM;
 801b000:	f04f 33ff 	mov.w	r3, #4294967295
 801b004:	e04d      	b.n	801b0a2 <mqtt_publish+0x182>
  }

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 801b006:	68fb      	ldr	r3, [r7, #12]
 801b008:	33ec      	adds	r3, #236	; 0xec
 801b00a:	8b3a      	ldrh	r2, [r7, #24]
 801b00c:	4611      	mov	r1, r2
 801b00e:	4618      	mov	r0, r3
 801b010:	f7ff fa5e 	bl	801a4d0 <mqtt_output_check_space>
 801b014:	4603      	mov	r3, r0
 801b016:	2b00      	cmp	r3, #0
 801b018:	d105      	bne.n	801b026 <mqtt_publish+0x106>
    mqtt_delete_request(r);
 801b01a:	6978      	ldr	r0, [r7, #20]
 801b01c:	f7ff f896 	bl	801a14c <mqtt_delete_request>
    return ERR_MEM;
 801b020:	f04f 33ff 	mov.w	r3, #4294967295
 801b024:	e03d      	b.n	801b0a2 <mqtt_publish+0x182>
  }
  /* Append fixed header */
  mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_PUBLISH, 0, qos, retain, remaining_length);
 801b026:	68fb      	ldr	r3, [r7, #12]
 801b028:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801b02c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801b030:	8b3b      	ldrh	r3, [r7, #24]
 801b032:	9301      	str	r3, [sp, #4]
 801b034:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801b038:	9300      	str	r3, [sp, #0]
 801b03a:	4613      	mov	r3, r2
 801b03c:	2200      	movs	r2, #0
 801b03e:	2103      	movs	r1, #3
 801b040:	f7ff f9fd 	bl	801a43e <mqtt_output_append_fixed_header>

  /* Append Topic */
  mqtt_output_append_string(&client->output, topic, topic_len);
 801b044:	68fb      	ldr	r3, [r7, #12]
 801b046:	33ec      	adds	r3, #236	; 0xec
 801b048:	8b7a      	ldrh	r2, [r7, #26]
 801b04a:	68b9      	ldr	r1, [r7, #8]
 801b04c:	4618      	mov	r0, r3
 801b04e:	f7ff f9cb 	bl	801a3e8 <mqtt_output_append_string>

  /* Append packet if for QoS 1 and 2*/
  if (qos > 0) {
 801b052:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801b056:	2b00      	cmp	r3, #0
 801b058:	d006      	beq.n	801b068 <mqtt_publish+0x148>
    mqtt_output_append_u16(&client->output, pkt_id);
 801b05a:	68fb      	ldr	r3, [r7, #12]
 801b05c:	33ec      	adds	r3, #236	; 0xec
 801b05e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801b060:	4611      	mov	r1, r2
 801b062:	4618      	mov	r0, r3
 801b064:	f7ff f98b 	bl	801a37e <mqtt_output_append_u16>
  }

  /* Append optional publish payload */
  if ((payload != NULL) && (payload_length > 0)) {
 801b068:	687b      	ldr	r3, [r7, #4]
 801b06a:	2b00      	cmp	r3, #0
 801b06c:	d009      	beq.n	801b082 <mqtt_publish+0x162>
 801b06e:	887b      	ldrh	r3, [r7, #2]
 801b070:	2b00      	cmp	r3, #0
 801b072:	d006      	beq.n	801b082 <mqtt_publish+0x162>
    mqtt_output_append_buf(&client->output, payload, payload_length);
 801b074:	68fb      	ldr	r3, [r7, #12]
 801b076:	33ec      	adds	r3, #236	; 0xec
 801b078:	887a      	ldrh	r2, [r7, #2]
 801b07a:	6879      	ldr	r1, [r7, #4]
 801b07c:	4618      	mov	r0, r3
 801b07e:	f7ff f996 	bl	801a3ae <mqtt_output_append_buf>
  }

  mqtt_append_request(&client->pend_req_queue, r);
 801b082:	68fb      	ldr	r3, [r7, #12]
 801b084:	3318      	adds	r3, #24
 801b086:	6979      	ldr	r1, [r7, #20]
 801b088:	4618      	mov	r0, r3
 801b08a:	f7ff f813 	bl	801a0b4 <mqtt_append_request>
  mqtt_output_send(&client->output, client->conn);
 801b08e:	68fb      	ldr	r3, [r7, #12]
 801b090:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801b094:	68fb      	ldr	r3, [r7, #12]
 801b096:	68db      	ldr	r3, [r3, #12]
 801b098:	4619      	mov	r1, r3
 801b09a:	4610      	mov	r0, r2
 801b09c:	f7fe ff10 	bl	8019ec0 <mqtt_output_send>
  return ERR_OK;
 801b0a0:	2300      	movs	r3, #0
}
 801b0a2:	4618      	mov	r0, r3
 801b0a4:	3728      	adds	r7, #40	; 0x28
 801b0a6:	46bd      	mov	sp, r7
 801b0a8:	bd80      	pop	{r7, pc}
 801b0aa:	bf00      	nop
 801b0ac:	0802e250 	.word	0x0802e250
 801b0b0:	0802e55c 	.word	0x0802e55c
 801b0b4:	0802e2c8 	.word	0x0802e2c8
 801b0b8:	0802e57c 	.word	0x0802e57c
 801b0bc:	0802e598 	.word	0x0802e598
 801b0c0:	0802e5b8 	.word	0x0802e5b8
 801b0c4:	0802e5dc 	.word	0x0802e5dc

0801b0c8 <mqtt_sub_unsub>:
 * @param sub 1 for subscribe, 0 for unsubscribe
 * @return ERR_OK if successful, @see err_t enum for other results
 */
err_t
mqtt_sub_unsub(mqtt_client_t *client, const char *topic, u8_t qos, mqtt_request_cb_t cb, void *arg, u8_t sub)
{
 801b0c8:	b580      	push	{r7, lr}
 801b0ca:	b08c      	sub	sp, #48	; 0x30
 801b0cc:	af02      	add	r7, sp, #8
 801b0ce:	60f8      	str	r0, [r7, #12]
 801b0d0:	60b9      	str	r1, [r7, #8]
 801b0d2:	603b      	str	r3, [r7, #0]
 801b0d4:	4613      	mov	r3, r2
 801b0d6:	71fb      	strb	r3, [r7, #7]
  u16_t remaining_length;
  u16_t pkt_id;
  struct mqtt_request_t *r;

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_sub_unsub: client != NULL", client);
 801b0d8:	68fb      	ldr	r3, [r7, #12]
 801b0da:	2b00      	cmp	r3, #0
 801b0dc:	d106      	bne.n	801b0ec <mqtt_sub_unsub+0x24>
 801b0de:	4b5e      	ldr	r3, [pc, #376]	; (801b258 <mqtt_sub_unsub+0x190>)
 801b0e0:	f240 429f 	movw	r2, #1183	; 0x49f
 801b0e4:	495d      	ldr	r1, [pc, #372]	; (801b25c <mqtt_sub_unsub+0x194>)
 801b0e6:	485e      	ldr	r0, [pc, #376]	; (801b260 <mqtt_sub_unsub+0x198>)
 801b0e8:	f010 fe1a 	bl	802bd20 <iprintf>
  LWIP_ASSERT("mqtt_sub_unsub: topic != NULL", topic);
 801b0ec:	68bb      	ldr	r3, [r7, #8]
 801b0ee:	2b00      	cmp	r3, #0
 801b0f0:	d106      	bne.n	801b100 <mqtt_sub_unsub+0x38>
 801b0f2:	4b59      	ldr	r3, [pc, #356]	; (801b258 <mqtt_sub_unsub+0x190>)
 801b0f4:	f44f 6294 	mov.w	r2, #1184	; 0x4a0
 801b0f8:	495a      	ldr	r1, [pc, #360]	; (801b264 <mqtt_sub_unsub+0x19c>)
 801b0fa:	4859      	ldr	r0, [pc, #356]	; (801b260 <mqtt_sub_unsub+0x198>)
 801b0fc:	f010 fe10 	bl	802bd20 <iprintf>

  topic_strlen = strlen(topic);
 801b100:	68b8      	ldr	r0, [r7, #8]
 801b102:	f7f4 ffa7 	bl	8010054 <strlen>
 801b106:	6278      	str	r0, [r7, #36]	; 0x24
  LWIP_ERROR("mqtt_sub_unsub: topic length overflow", (topic_strlen <= (0xFFFF - 2)), return ERR_ARG);
 801b108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b10a:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 801b10e:	4293      	cmp	r3, r2
 801b110:	d909      	bls.n	801b126 <mqtt_sub_unsub+0x5e>
 801b112:	4b51      	ldr	r3, [pc, #324]	; (801b258 <mqtt_sub_unsub+0x190>)
 801b114:	f240 42a3 	movw	r2, #1187	; 0x4a3
 801b118:	4953      	ldr	r1, [pc, #332]	; (801b268 <mqtt_sub_unsub+0x1a0>)
 801b11a:	4851      	ldr	r0, [pc, #324]	; (801b260 <mqtt_sub_unsub+0x198>)
 801b11c:	f010 fe00 	bl	802bd20 <iprintf>
 801b120:	f06f 030f 	mvn.w	r3, #15
 801b124:	e093      	b.n	801b24e <mqtt_sub_unsub+0x186>
  topic_len = (u16_t)topic_strlen;
 801b126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b128:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Topic string, pkt_id, qos for subscribe */
  total_len =  topic_len + 2 + 2 + (sub != 0);
 801b12a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b12c:	3304      	adds	r3, #4
 801b12e:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 801b132:	2a00      	cmp	r2, #0
 801b134:	bf14      	ite	ne
 801b136:	2201      	movne	r2, #1
 801b138:	2200      	moveq	r2, #0
 801b13a:	b2d2      	uxtb	r2, r2
 801b13c:	4413      	add	r3, r2
 801b13e:	61fb      	str	r3, [r7, #28]
  LWIP_ERROR("mqtt_sub_unsub: total length overflow", (total_len <= 0xFFFF), return ERR_ARG);
 801b140:	69fb      	ldr	r3, [r7, #28]
 801b142:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b146:	d309      	bcc.n	801b15c <mqtt_sub_unsub+0x94>
 801b148:	4b43      	ldr	r3, [pc, #268]	; (801b258 <mqtt_sub_unsub+0x190>)
 801b14a:	f240 42a7 	movw	r2, #1191	; 0x4a7
 801b14e:	4947      	ldr	r1, [pc, #284]	; (801b26c <mqtt_sub_unsub+0x1a4>)
 801b150:	4843      	ldr	r0, [pc, #268]	; (801b260 <mqtt_sub_unsub+0x198>)
 801b152:	f010 fde5 	bl	802bd20 <iprintf>
 801b156:	f06f 030f 	mvn.w	r3, #15
 801b15a:	e078      	b.n	801b24e <mqtt_sub_unsub+0x186>
  remaining_length = (u16_t)total_len;
 801b15c:	69fb      	ldr	r3, [r7, #28]
 801b15e:	837b      	strh	r3, [r7, #26]

  LWIP_ASSERT("mqtt_sub_unsub: qos < 3", qos < 3);
 801b160:	79fb      	ldrb	r3, [r7, #7]
 801b162:	2b02      	cmp	r3, #2
 801b164:	d906      	bls.n	801b174 <mqtt_sub_unsub+0xac>
 801b166:	4b3c      	ldr	r3, [pc, #240]	; (801b258 <mqtt_sub_unsub+0x190>)
 801b168:	f240 42aa 	movw	r2, #1194	; 0x4aa
 801b16c:	4940      	ldr	r1, [pc, #256]	; (801b270 <mqtt_sub_unsub+0x1a8>)
 801b16e:	483c      	ldr	r0, [pc, #240]	; (801b260 <mqtt_sub_unsub+0x198>)
 801b170:	f010 fdd6 	bl	802bd20 <iprintf>
  if (client->conn_state == TCP_DISCONNECTED) {
 801b174:	68fb      	ldr	r3, [r7, #12]
 801b176:	7a9b      	ldrb	r3, [r3, #10]
 801b178:	2b00      	cmp	r3, #0
 801b17a:	d102      	bne.n	801b182 <mqtt_sub_unsub+0xba>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_sub_unsub: Can not (un)subscribe in disconnected state\n"));
    return ERR_CONN;
 801b17c:	f06f 030a 	mvn.w	r3, #10
 801b180:	e065      	b.n	801b24e <mqtt_sub_unsub+0x186>
  }

  pkt_id = msg_generate_packet_id(client);
 801b182:	68f8      	ldr	r0, [r7, #12]
 801b184:	f7fe fe08 	bl	8019d98 <msg_generate_packet_id>
 801b188:	4603      	mov	r3, r0
 801b18a:	833b      	strh	r3, [r7, #24]
  r = mqtt_create_request(client->req_list, LWIP_ARRAYSIZE(client->req_list), pkt_id, cb, arg);
 801b18c:	68fb      	ldr	r3, [r7, #12]
 801b18e:	f103 001c 	add.w	r0, r3, #28
 801b192:	8b3a      	ldrh	r2, [r7, #24]
 801b194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b196:	9300      	str	r3, [sp, #0]
 801b198:	683b      	ldr	r3, [r7, #0]
 801b19a:	2104      	movs	r1, #4
 801b19c:	f7fe ff44 	bl	801a028 <mqtt_create_request>
 801b1a0:	6178      	str	r0, [r7, #20]
  if (r == NULL) {
 801b1a2:	697b      	ldr	r3, [r7, #20]
 801b1a4:	2b00      	cmp	r3, #0
 801b1a6:	d102      	bne.n	801b1ae <mqtt_sub_unsub+0xe6>
    return ERR_MEM;
 801b1a8:	f04f 33ff 	mov.w	r3, #4294967295
 801b1ac:	e04f      	b.n	801b24e <mqtt_sub_unsub+0x186>
  }

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 801b1ae:	68fb      	ldr	r3, [r7, #12]
 801b1b0:	33ec      	adds	r3, #236	; 0xec
 801b1b2:	8b7a      	ldrh	r2, [r7, #26]
 801b1b4:	4611      	mov	r1, r2
 801b1b6:	4618      	mov	r0, r3
 801b1b8:	f7ff f98a 	bl	801a4d0 <mqtt_output_check_space>
 801b1bc:	4603      	mov	r3, r0
 801b1be:	2b00      	cmp	r3, #0
 801b1c0:	d105      	bne.n	801b1ce <mqtt_sub_unsub+0x106>
    mqtt_delete_request(r);
 801b1c2:	6978      	ldr	r0, [r7, #20]
 801b1c4:	f7fe ffc2 	bl	801a14c <mqtt_delete_request>
    return ERR_MEM;
 801b1c8:	f04f 33ff 	mov.w	r3, #4294967295
 801b1cc:	e03f      	b.n	801b24e <mqtt_sub_unsub+0x186>
  }

  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_sub_unsub: Client (un)subscribe to topic \"%s\", id: %d\n", topic, pkt_id));

  mqtt_output_append_fixed_header(&client->output, sub ? MQTT_MSG_TYPE_SUBSCRIBE : MQTT_MSG_TYPE_UNSUBSCRIBE, 0, 1, 0, remaining_length);
 801b1ce:	68fb      	ldr	r3, [r7, #12]
 801b1d0:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801b1d4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801b1d8:	2b00      	cmp	r3, #0
 801b1da:	d001      	beq.n	801b1e0 <mqtt_sub_unsub+0x118>
 801b1dc:	2108      	movs	r1, #8
 801b1de:	e000      	b.n	801b1e2 <mqtt_sub_unsub+0x11a>
 801b1e0:	210a      	movs	r1, #10
 801b1e2:	8b7b      	ldrh	r3, [r7, #26]
 801b1e4:	9301      	str	r3, [sp, #4]
 801b1e6:	2300      	movs	r3, #0
 801b1e8:	9300      	str	r3, [sp, #0]
 801b1ea:	2301      	movs	r3, #1
 801b1ec:	2200      	movs	r2, #0
 801b1ee:	f7ff f926 	bl	801a43e <mqtt_output_append_fixed_header>
  /* Packet id */
  mqtt_output_append_u16(&client->output, pkt_id);
 801b1f2:	68fb      	ldr	r3, [r7, #12]
 801b1f4:	33ec      	adds	r3, #236	; 0xec
 801b1f6:	8b3a      	ldrh	r2, [r7, #24]
 801b1f8:	4611      	mov	r1, r2
 801b1fa:	4618      	mov	r0, r3
 801b1fc:	f7ff f8bf 	bl	801a37e <mqtt_output_append_u16>
  /* Topic */
  mqtt_output_append_string(&client->output, topic, topic_len);
 801b200:	68fb      	ldr	r3, [r7, #12]
 801b202:	33ec      	adds	r3, #236	; 0xec
 801b204:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801b206:	68b9      	ldr	r1, [r7, #8]
 801b208:	4618      	mov	r0, r3
 801b20a:	f7ff f8ed 	bl	801a3e8 <mqtt_output_append_string>
  /* QoS */
  if (sub != 0) {
 801b20e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801b212:	2b00      	cmp	r3, #0
 801b214:	d00b      	beq.n	801b22e <mqtt_sub_unsub+0x166>
    mqtt_output_append_u8(&client->output, LWIP_MIN(qos, 2));
 801b216:	68fb      	ldr	r3, [r7, #12]
 801b218:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801b21c:	79fb      	ldrb	r3, [r7, #7]
 801b21e:	2b02      	cmp	r3, #2
 801b220:	bf28      	it	cs
 801b222:	2302      	movcs	r3, #2
 801b224:	b2db      	uxtb	r3, r3
 801b226:	4619      	mov	r1, r3
 801b228:	4610      	mov	r0, r2
 801b22a:	f7ff f899 	bl	801a360 <mqtt_output_append_u8>
  }

  mqtt_append_request(&client->pend_req_queue, r);
 801b22e:	68fb      	ldr	r3, [r7, #12]
 801b230:	3318      	adds	r3, #24
 801b232:	6979      	ldr	r1, [r7, #20]
 801b234:	4618      	mov	r0, r3
 801b236:	f7fe ff3d 	bl	801a0b4 <mqtt_append_request>
  mqtt_output_send(&client->output, client->conn);
 801b23a:	68fb      	ldr	r3, [r7, #12]
 801b23c:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801b240:	68fb      	ldr	r3, [r7, #12]
 801b242:	68db      	ldr	r3, [r3, #12]
 801b244:	4619      	mov	r1, r3
 801b246:	4610      	mov	r0, r2
 801b248:	f7fe fe3a 	bl	8019ec0 <mqtt_output_send>
  return ERR_OK;
 801b24c:	2300      	movs	r3, #0
}
 801b24e:	4618      	mov	r0, r3
 801b250:	3728      	adds	r7, #40	; 0x28
 801b252:	46bd      	mov	sp, r7
 801b254:	bd80      	pop	{r7, pc}
 801b256:	bf00      	nop
 801b258:	0802e250 	.word	0x0802e250
 801b25c:	0802e600 	.word	0x0802e600
 801b260:	0802e2c8 	.word	0x0802e2c8
 801b264:	0802e620 	.word	0x0802e620
 801b268:	0802e640 	.word	0x0802e640
 801b26c:	0802e668 	.word	0x0802e668
 801b270:	0802e690 	.word	0x0802e690

0801b274 <mqtt_set_inpub_callback>:
 * @param arg User supplied argument to both callbacks
 */
void
mqtt_set_inpub_callback(mqtt_client_t *client, mqtt_incoming_publish_cb_t pub_cb,
                        mqtt_incoming_data_cb_t data_cb, void *arg)
{
 801b274:	b580      	push	{r7, lr}
 801b276:	b084      	sub	sp, #16
 801b278:	af00      	add	r7, sp, #0
 801b27a:	60f8      	str	r0, [r7, #12]
 801b27c:	60b9      	str	r1, [r7, #8]
 801b27e:	607a      	str	r2, [r7, #4]
 801b280:	603b      	str	r3, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_set_inpub_callback: client != NULL", client != NULL);
 801b282:	68fb      	ldr	r3, [r7, #12]
 801b284:	2b00      	cmp	r3, #0
 801b286:	d106      	bne.n	801b296 <mqtt_set_inpub_callback+0x22>
 801b288:	4b09      	ldr	r3, [pc, #36]	; (801b2b0 <mqtt_set_inpub_callback+0x3c>)
 801b28a:	f240 42da 	movw	r2, #1242	; 0x4da
 801b28e:	4909      	ldr	r1, [pc, #36]	; (801b2b4 <mqtt_set_inpub_callback+0x40>)
 801b290:	4809      	ldr	r0, [pc, #36]	; (801b2b8 <mqtt_set_inpub_callback+0x44>)
 801b292:	f010 fd45 	bl	802bd20 <iprintf>
  client->data_cb = data_cb;
 801b296:	68fb      	ldr	r3, [r7, #12]
 801b298:	687a      	ldr	r2, [r7, #4]
 801b29a:	661a      	str	r2, [r3, #96]	; 0x60
  client->pub_cb = pub_cb;
 801b29c:	68fb      	ldr	r3, [r7, #12]
 801b29e:	68ba      	ldr	r2, [r7, #8]
 801b2a0:	665a      	str	r2, [r3, #100]	; 0x64
  client->inpub_arg = arg;
 801b2a2:	68fb      	ldr	r3, [r7, #12]
 801b2a4:	683a      	ldr	r2, [r7, #0]
 801b2a6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 801b2a8:	bf00      	nop
 801b2aa:	3710      	adds	r7, #16
 801b2ac:	46bd      	mov	sp, r7
 801b2ae:	bd80      	pop	{r7, pc}
 801b2b0:	0802e250 	.word	0x0802e250
 801b2b4:	0802e6a8 	.word	0x0802e6a8
 801b2b8:	0802e2c8 	.word	0x0802e2c8

0801b2bc <mqtt_client_new>:
 * Create a new MQTT client instance
 * @return Pointer to instance on success, NULL otherwise
 */
mqtt_client_t *
mqtt_client_new(void)
{
 801b2bc:	b580      	push	{r7, lr}
 801b2be:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();
  return (mqtt_client_t *)mem_calloc(1, sizeof(mqtt_client_t));
 801b2c0:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 801b2c4:	2001      	movs	r0, #1
 801b2c6:	f004 fcfd 	bl	801fcc4 <mem_calloc>
 801b2ca:	4603      	mov	r3, r0
}
 801b2cc:	4618      	mov	r0, r3
 801b2ce:	bd80      	pop	{r7, pc}

0801b2d0 <mqtt_client_connect>:
 * @return ERR_OK if successful, @see err_t enum for other results
 */
err_t
mqtt_client_connect(mqtt_client_t *client, const ip_addr_t *ip_addr, u16_t port, mqtt_connection_cb_t cb, void *arg,
                    const struct mqtt_connect_client_info_t *client_info)
{
 801b2d0:	b580      	push	{r7, lr}
 801b2d2:	b08c      	sub	sp, #48	; 0x30
 801b2d4:	af02      	add	r7, sp, #8
 801b2d6:	60f8      	str	r0, [r7, #12]
 801b2d8:	60b9      	str	r1, [r7, #8]
 801b2da:	603b      	str	r3, [r7, #0]
 801b2dc:	4613      	mov	r3, r2
 801b2de:	80fb      	strh	r3, [r7, #6]
  err_t err;
  size_t len;
  u16_t client_id_length;
  /* Length is the sum of 2+"MQTT", protocol level, flags and keep alive */
  u16_t remaining_length = 2 + 4 + 1 + 1 + 2;
 801b2e0:	230a      	movs	r3, #10
 801b2e2:	84bb      	strh	r3, [r7, #36]	; 0x24
  u8_t flags = 0, will_topic_len = 0, will_msg_len = 0;
 801b2e4:	2300      	movs	r3, #0
 801b2e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 801b2ea:	2300      	movs	r3, #0
 801b2ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801b2f0:	2300      	movs	r3, #0
 801b2f2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  u16_t client_user_len = 0, client_pass_len = 0;
 801b2f6:	2300      	movs	r3, #0
 801b2f8:	83fb      	strh	r3, [r7, #30]
 801b2fa:	2300      	movs	r3, #0
 801b2fc:	83bb      	strh	r3, [r7, #28]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("mqtt_client_connect: client != NULL", client != NULL);
 801b2fe:	68fb      	ldr	r3, [r7, #12]
 801b300:	2b00      	cmp	r3, #0
 801b302:	d106      	bne.n	801b312 <mqtt_client_connect+0x42>
 801b304:	4bac      	ldr	r3, [pc, #688]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b306:	f240 520f 	movw	r2, #1295	; 0x50f
 801b30a:	49ac      	ldr	r1, [pc, #688]	; (801b5bc <mqtt_client_connect+0x2ec>)
 801b30c:	48ac      	ldr	r0, [pc, #688]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b30e:	f010 fd07 	bl	802bd20 <iprintf>
  LWIP_ASSERT("mqtt_client_connect: ip_addr != NULL", ip_addr != NULL);
 801b312:	68bb      	ldr	r3, [r7, #8]
 801b314:	2b00      	cmp	r3, #0
 801b316:	d106      	bne.n	801b326 <mqtt_client_connect+0x56>
 801b318:	4ba7      	ldr	r3, [pc, #668]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b31a:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 801b31e:	49a9      	ldr	r1, [pc, #676]	; (801b5c4 <mqtt_client_connect+0x2f4>)
 801b320:	48a7      	ldr	r0, [pc, #668]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b322:	f010 fcfd 	bl	802bd20 <iprintf>
  LWIP_ASSERT("mqtt_client_connect: client_info != NULL", client_info != NULL);
 801b326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b328:	2b00      	cmp	r3, #0
 801b32a:	d106      	bne.n	801b33a <mqtt_client_connect+0x6a>
 801b32c:	4ba2      	ldr	r3, [pc, #648]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b32e:	f240 5211 	movw	r2, #1297	; 0x511
 801b332:	49a5      	ldr	r1, [pc, #660]	; (801b5c8 <mqtt_client_connect+0x2f8>)
 801b334:	48a2      	ldr	r0, [pc, #648]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b336:	f010 fcf3 	bl	802bd20 <iprintf>
  LWIP_ASSERT("mqtt_client_connect: client_info->client_id != NULL", client_info->client_id != NULL);
 801b33a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b33c:	681b      	ldr	r3, [r3, #0]
 801b33e:	2b00      	cmp	r3, #0
 801b340:	d106      	bne.n	801b350 <mqtt_client_connect+0x80>
 801b342:	4b9d      	ldr	r3, [pc, #628]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b344:	f240 5212 	movw	r2, #1298	; 0x512
 801b348:	49a0      	ldr	r1, [pc, #640]	; (801b5cc <mqtt_client_connect+0x2fc>)
 801b34a:	489d      	ldr	r0, [pc, #628]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b34c:	f010 fce8 	bl	802bd20 <iprintf>

  if (client->conn_state != TCP_DISCONNECTED) {
 801b350:	68fb      	ldr	r3, [r7, #12]
 801b352:	7a9b      	ldrb	r3, [r3, #10]
 801b354:	2b00      	cmp	r3, #0
 801b356:	d002      	beq.n	801b35e <mqtt_client_connect+0x8e>
    LWIP_DEBUGF(MQTT_DEBUG_WARN, ("mqtt_client_connect: Already connected\n"));
    return ERR_ISCONN;
 801b358:	f06f 0309 	mvn.w	r3, #9
 801b35c:	e221      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
  }

  /* Wipe clean */
  memset(client, 0, sizeof(mqtt_client_t));
 801b35e:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 801b362:	2100      	movs	r1, #0
 801b364:	68f8      	ldr	r0, [r7, #12]
 801b366:	f010 fa77 	bl	802b858 <memset>
  client->connect_arg = arg;
 801b36a:	68fb      	ldr	r3, [r7, #12]
 801b36c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b36e:	611a      	str	r2, [r3, #16]
  client->connect_cb = cb;
 801b370:	68fb      	ldr	r3, [r7, #12]
 801b372:	683a      	ldr	r2, [r7, #0]
 801b374:	615a      	str	r2, [r3, #20]
  client->keep_alive = client_info->keep_alive;
 801b376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b378:	899a      	ldrh	r2, [r3, #12]
 801b37a:	68fb      	ldr	r3, [r7, #12]
 801b37c:	805a      	strh	r2, [r3, #2]
  mqtt_init_requests(client->req_list, LWIP_ARRAYSIZE(client->req_list));
 801b37e:	68fb      	ldr	r3, [r7, #12]
 801b380:	331c      	adds	r3, #28
 801b382:	2104      	movs	r1, #4
 801b384:	4618      	mov	r0, r3
 801b386:	f7fe ffbf 	bl	801a308 <mqtt_init_requests>

  /* Build connect message */
  if (client_info->will_topic != NULL && client_info->will_msg != NULL) {
 801b38a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b38c:	691b      	ldr	r3, [r3, #16]
 801b38e:	2b00      	cmp	r3, #0
 801b390:	d073      	beq.n	801b47a <mqtt_client_connect+0x1aa>
 801b392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b394:	695b      	ldr	r3, [r3, #20]
 801b396:	2b00      	cmp	r3, #0
 801b398:	d06f      	beq.n	801b47a <mqtt_client_connect+0x1aa>
    flags |= MQTT_CONNECT_FLAG_WILL;
 801b39a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801b39e:	f043 0304 	orr.w	r3, r3, #4
 801b3a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    flags |= (client_info->will_qos & 3) << 3;
 801b3a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b3a8:	7e1b      	ldrb	r3, [r3, #24]
 801b3aa:	00db      	lsls	r3, r3, #3
 801b3ac:	b25b      	sxtb	r3, r3
 801b3ae:	f003 0318 	and.w	r3, r3, #24
 801b3b2:	b25a      	sxtb	r2, r3
 801b3b4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801b3b8:	4313      	orrs	r3, r2
 801b3ba:	b25b      	sxtb	r3, r3
 801b3bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (client_info->will_retain) {
 801b3c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b3c2:	7e5b      	ldrb	r3, [r3, #25]
 801b3c4:	2b00      	cmp	r3, #0
 801b3c6:	d005      	beq.n	801b3d4 <mqtt_client_connect+0x104>
      flags |= MQTT_CONNECT_FLAG_WILL_RETAIN;
 801b3c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801b3cc:	f043 0320 	orr.w	r3, r3, #32
 801b3d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }
    len = strlen(client_info->will_topic);
 801b3d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b3d6:	691b      	ldr	r3, [r3, #16]
 801b3d8:	4618      	mov	r0, r3
 801b3da:	f7f4 fe3b 	bl	8010054 <strlen>
 801b3de:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->will_topic length overflow", len <= 0xFF, return ERR_VAL);
 801b3e0:	69bb      	ldr	r3, [r7, #24]
 801b3e2:	2bff      	cmp	r3, #255	; 0xff
 801b3e4:	d909      	bls.n	801b3fa <mqtt_client_connect+0x12a>
 801b3e6:	4b74      	ldr	r3, [pc, #464]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b3e8:	f44f 62a5 	mov.w	r2, #1320	; 0x528
 801b3ec:	4978      	ldr	r1, [pc, #480]	; (801b5d0 <mqtt_client_connect+0x300>)
 801b3ee:	4874      	ldr	r0, [pc, #464]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b3f0:	f010 fc96 	bl	802bd20 <iprintf>
 801b3f4:	f06f 0305 	mvn.w	r3, #5
 801b3f8:	e1d3      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    LWIP_ERROR("mqtt_client_connect: client_info->will_topic length must be > 0", len > 0, return ERR_VAL);
 801b3fa:	69bb      	ldr	r3, [r7, #24]
 801b3fc:	2b00      	cmp	r3, #0
 801b3fe:	d109      	bne.n	801b414 <mqtt_client_connect+0x144>
 801b400:	4b6d      	ldr	r3, [pc, #436]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b402:	f240 5229 	movw	r2, #1321	; 0x529
 801b406:	4973      	ldr	r1, [pc, #460]	; (801b5d4 <mqtt_client_connect+0x304>)
 801b408:	486d      	ldr	r0, [pc, #436]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b40a:	f010 fc89 	bl	802bd20 <iprintf>
 801b40e:	f06f 0305 	mvn.w	r3, #5
 801b412:	e1c6      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    will_topic_len = (u8_t)len;
 801b414:	69bb      	ldr	r3, [r7, #24]
 801b416:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    len = strlen(client_info->will_msg);
 801b41a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b41c:	695b      	ldr	r3, [r3, #20]
 801b41e:	4618      	mov	r0, r3
 801b420:	f7f4 fe18 	bl	8010054 <strlen>
 801b424:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->will_msg length overflow", len <= 0xFF, return ERR_VAL);
 801b426:	69bb      	ldr	r3, [r7, #24]
 801b428:	2bff      	cmp	r3, #255	; 0xff
 801b42a:	d909      	bls.n	801b440 <mqtt_client_connect+0x170>
 801b42c:	4b62      	ldr	r3, [pc, #392]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b42e:	f240 522c 	movw	r2, #1324	; 0x52c
 801b432:	4969      	ldr	r1, [pc, #420]	; (801b5d8 <mqtt_client_connect+0x308>)
 801b434:	4862      	ldr	r0, [pc, #392]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b436:	f010 fc73 	bl	802bd20 <iprintf>
 801b43a:	f06f 0305 	mvn.w	r3, #5
 801b43e:	e1b0      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    will_msg_len = (u8_t)len;
 801b440:	69bb      	ldr	r3, [r7, #24]
 801b442:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    len = remaining_length + 2 + will_topic_len + 2 + will_msg_len;
 801b446:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b448:	1c9a      	adds	r2, r3, #2
 801b44a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801b44e:	4413      	add	r3, r2
 801b450:	1c9a      	adds	r2, r3, #2
 801b452:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801b456:	4413      	add	r3, r2
 801b458:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 801b45a:	69bb      	ldr	r3, [r7, #24]
 801b45c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b460:	d309      	bcc.n	801b476 <mqtt_client_connect+0x1a6>
 801b462:	4b55      	ldr	r3, [pc, #340]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b464:	f240 522f 	movw	r2, #1327	; 0x52f
 801b468:	495c      	ldr	r1, [pc, #368]	; (801b5dc <mqtt_client_connect+0x30c>)
 801b46a:	4855      	ldr	r0, [pc, #340]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b46c:	f010 fc58 	bl	802bd20 <iprintf>
 801b470:	f06f 0305 	mvn.w	r3, #5
 801b474:	e195      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    remaining_length = (u16_t)len;
 801b476:	69bb      	ldr	r3, [r7, #24]
 801b478:	84bb      	strh	r3, [r7, #36]	; 0x24
  }
  if (client_info->client_user != NULL) {
 801b47a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b47c:	685b      	ldr	r3, [r3, #4]
 801b47e:	2b00      	cmp	r3, #0
 801b480:	d03d      	beq.n	801b4fe <mqtt_client_connect+0x22e>
    flags |= MQTT_CONNECT_FLAG_USERNAME;
 801b482:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801b486:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801b48a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    len = strlen(client_info->client_user);
 801b48e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b490:	685b      	ldr	r3, [r3, #4]
 801b492:	4618      	mov	r0, r3
 801b494:	f7f4 fdde 	bl	8010054 <strlen>
 801b498:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->client_user length overflow", len <= 0xFFFF, return ERR_VAL);
 801b49a:	69bb      	ldr	r3, [r7, #24]
 801b49c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b4a0:	d309      	bcc.n	801b4b6 <mqtt_client_connect+0x1e6>
 801b4a2:	4b45      	ldr	r3, [pc, #276]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b4a4:	f240 5235 	movw	r2, #1333	; 0x535
 801b4a8:	494d      	ldr	r1, [pc, #308]	; (801b5e0 <mqtt_client_connect+0x310>)
 801b4aa:	4845      	ldr	r0, [pc, #276]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b4ac:	f010 fc38 	bl	802bd20 <iprintf>
 801b4b0:	f06f 0305 	mvn.w	r3, #5
 801b4b4:	e175      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    LWIP_ERROR("mqtt_client_connect: client_info->client_user length must be > 0", len > 0, return ERR_VAL);
 801b4b6:	69bb      	ldr	r3, [r7, #24]
 801b4b8:	2b00      	cmp	r3, #0
 801b4ba:	d109      	bne.n	801b4d0 <mqtt_client_connect+0x200>
 801b4bc:	4b3e      	ldr	r3, [pc, #248]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b4be:	f240 5236 	movw	r2, #1334	; 0x536
 801b4c2:	4948      	ldr	r1, [pc, #288]	; (801b5e4 <mqtt_client_connect+0x314>)
 801b4c4:	483e      	ldr	r0, [pc, #248]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b4c6:	f010 fc2b 	bl	802bd20 <iprintf>
 801b4ca:	f06f 0305 	mvn.w	r3, #5
 801b4ce:	e168      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    client_user_len = (u16_t)len;
 801b4d0:	69bb      	ldr	r3, [r7, #24]
 801b4d2:	83fb      	strh	r3, [r7, #30]
    len = remaining_length + 2 + client_user_len;
 801b4d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b4d6:	1c9a      	adds	r2, r3, #2
 801b4d8:	8bfb      	ldrh	r3, [r7, #30]
 801b4da:	4413      	add	r3, r2
 801b4dc:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 801b4de:	69bb      	ldr	r3, [r7, #24]
 801b4e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b4e4:	d309      	bcc.n	801b4fa <mqtt_client_connect+0x22a>
 801b4e6:	4b34      	ldr	r3, [pc, #208]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b4e8:	f240 5239 	movw	r2, #1337	; 0x539
 801b4ec:	493b      	ldr	r1, [pc, #236]	; (801b5dc <mqtt_client_connect+0x30c>)
 801b4ee:	4834      	ldr	r0, [pc, #208]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b4f0:	f010 fc16 	bl	802bd20 <iprintf>
 801b4f4:	f06f 0305 	mvn.w	r3, #5
 801b4f8:	e153      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    remaining_length = (u16_t)len;
 801b4fa:	69bb      	ldr	r3, [r7, #24]
 801b4fc:	84bb      	strh	r3, [r7, #36]	; 0x24
  }
  if (client_info->client_pass != NULL) {
 801b4fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b500:	689b      	ldr	r3, [r3, #8]
 801b502:	2b00      	cmp	r3, #0
 801b504:	d03d      	beq.n	801b582 <mqtt_client_connect+0x2b2>
    flags |= MQTT_CONNECT_FLAG_PASSWORD;
 801b506:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801b50a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b50e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    len = strlen(client_info->client_pass);
 801b512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b514:	689b      	ldr	r3, [r3, #8]
 801b516:	4618      	mov	r0, r3
 801b518:	f7f4 fd9c 	bl	8010054 <strlen>
 801b51c:	61b8      	str	r0, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: client_info->client_pass length overflow", len <= 0xFFFF, return ERR_VAL);
 801b51e:	69bb      	ldr	r3, [r7, #24]
 801b520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b524:	d309      	bcc.n	801b53a <mqtt_client_connect+0x26a>
 801b526:	4b24      	ldr	r3, [pc, #144]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b528:	f240 523f 	movw	r2, #1343	; 0x53f
 801b52c:	492e      	ldr	r1, [pc, #184]	; (801b5e8 <mqtt_client_connect+0x318>)
 801b52e:	4824      	ldr	r0, [pc, #144]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b530:	f010 fbf6 	bl	802bd20 <iprintf>
 801b534:	f06f 0305 	mvn.w	r3, #5
 801b538:	e133      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    LWIP_ERROR("mqtt_client_connect: client_info->client_pass length must be > 0", len > 0, return ERR_VAL);
 801b53a:	69bb      	ldr	r3, [r7, #24]
 801b53c:	2b00      	cmp	r3, #0
 801b53e:	d109      	bne.n	801b554 <mqtt_client_connect+0x284>
 801b540:	4b1d      	ldr	r3, [pc, #116]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b542:	f44f 62a8 	mov.w	r2, #1344	; 0x540
 801b546:	4929      	ldr	r1, [pc, #164]	; (801b5ec <mqtt_client_connect+0x31c>)
 801b548:	481d      	ldr	r0, [pc, #116]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b54a:	f010 fbe9 	bl	802bd20 <iprintf>
 801b54e:	f06f 0305 	mvn.w	r3, #5
 801b552:	e126      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    client_pass_len = (u16_t)len;
 801b554:	69bb      	ldr	r3, [r7, #24]
 801b556:	83bb      	strh	r3, [r7, #28]
    len = remaining_length + 2 + client_pass_len;
 801b558:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b55a:	1c9a      	adds	r2, r3, #2
 801b55c:	8bbb      	ldrh	r3, [r7, #28]
 801b55e:	4413      	add	r3, r2
 801b560:	61bb      	str	r3, [r7, #24]
    LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 801b562:	69bb      	ldr	r3, [r7, #24]
 801b564:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b568:	d309      	bcc.n	801b57e <mqtt_client_connect+0x2ae>
 801b56a:	4b13      	ldr	r3, [pc, #76]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b56c:	f240 5243 	movw	r2, #1347	; 0x543
 801b570:	491a      	ldr	r1, [pc, #104]	; (801b5dc <mqtt_client_connect+0x30c>)
 801b572:	4813      	ldr	r0, [pc, #76]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b574:	f010 fbd4 	bl	802bd20 <iprintf>
 801b578:	f06f 0305 	mvn.w	r3, #5
 801b57c:	e111      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    remaining_length = (u16_t)len;
 801b57e:	69bb      	ldr	r3, [r7, #24]
 801b580:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  /* Don't complicate things, always connect using clean session */
  flags |= MQTT_CONNECT_FLAG_CLEAN_SESSION;
 801b582:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801b586:	f043 0302 	orr.w	r3, r3, #2
 801b58a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  len = strlen(client_info->client_id);
 801b58e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b590:	681b      	ldr	r3, [r3, #0]
 801b592:	4618      	mov	r0, r3
 801b594:	f7f4 fd5e 	bl	8010054 <strlen>
 801b598:	61b8      	str	r0, [r7, #24]
  LWIP_ERROR("mqtt_client_connect: client_info->client_id length overflow", len <= 0xFFFF, return ERR_VAL);
 801b59a:	69bb      	ldr	r3, [r7, #24]
 801b59c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b5a0:	d328      	bcc.n	801b5f4 <mqtt_client_connect+0x324>
 801b5a2:	4b05      	ldr	r3, [pc, #20]	; (801b5b8 <mqtt_client_connect+0x2e8>)
 801b5a4:	f240 524b 	movw	r2, #1355	; 0x54b
 801b5a8:	4911      	ldr	r1, [pc, #68]	; (801b5f0 <mqtt_client_connect+0x320>)
 801b5aa:	4805      	ldr	r0, [pc, #20]	; (801b5c0 <mqtt_client_connect+0x2f0>)
 801b5ac:	f010 fbb8 	bl	802bd20 <iprintf>
 801b5b0:	f06f 0305 	mvn.w	r3, #5
 801b5b4:	e0f5      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
 801b5b6:	bf00      	nop
 801b5b8:	0802e250 	.word	0x0802e250
 801b5bc:	0802e6d0 	.word	0x0802e6d0
 801b5c0:	0802e2c8 	.word	0x0802e2c8
 801b5c4:	0802e6f4 	.word	0x0802e6f4
 801b5c8:	0802e71c 	.word	0x0802e71c
 801b5cc:	0802e748 	.word	0x0802e748
 801b5d0:	0802e77c 	.word	0x0802e77c
 801b5d4:	0802e7bc 	.word	0x0802e7bc
 801b5d8:	0802e7fc 	.word	0x0802e7fc
 801b5dc:	0802e838 	.word	0x0802e838
 801b5e0:	0802e868 	.word	0x0802e868
 801b5e4:	0802e8a8 	.word	0x0802e8a8
 801b5e8:	0802e8ec 	.word	0x0802e8ec
 801b5ec:	0802e92c 	.word	0x0802e92c
 801b5f0:	0802e970 	.word	0x0802e970
  client_id_length = (u16_t)len;
 801b5f4:	69bb      	ldr	r3, [r7, #24]
 801b5f6:	82fb      	strh	r3, [r7, #22]
  len = remaining_length + 2 + client_id_length;
 801b5f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b5fa:	1c9a      	adds	r2, r3, #2
 801b5fc:	8afb      	ldrh	r3, [r7, #22]
 801b5fe:	4413      	add	r3, r2
 801b600:	61bb      	str	r3, [r7, #24]
  LWIP_ERROR("mqtt_client_connect: remaining_length overflow", len <= 0xFFFF, return ERR_VAL);
 801b602:	69bb      	ldr	r3, [r7, #24]
 801b604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b608:	d309      	bcc.n	801b61e <mqtt_client_connect+0x34e>
 801b60a:	4b68      	ldr	r3, [pc, #416]	; (801b7ac <mqtt_client_connect+0x4dc>)
 801b60c:	f240 524e 	movw	r2, #1358	; 0x54e
 801b610:	4967      	ldr	r1, [pc, #412]	; (801b7b0 <mqtt_client_connect+0x4e0>)
 801b612:	4868      	ldr	r0, [pc, #416]	; (801b7b4 <mqtt_client_connect+0x4e4>)
 801b614:	f010 fb84 	bl	802bd20 <iprintf>
 801b618:	f06f 0305 	mvn.w	r3, #5
 801b61c:	e0c1      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
  remaining_length = (u16_t)len;
 801b61e:	69bb      	ldr	r3, [r7, #24]
 801b620:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (mqtt_output_check_space(&client->output, remaining_length) == 0) {
 801b622:	68fb      	ldr	r3, [r7, #12]
 801b624:	33ec      	adds	r3, #236	; 0xec
 801b626:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801b628:	4611      	mov	r1, r2
 801b62a:	4618      	mov	r0, r3
 801b62c:	f7fe ff50 	bl	801a4d0 <mqtt_output_check_space>
 801b630:	4603      	mov	r3, r0
 801b632:	2b00      	cmp	r3, #0
 801b634:	d102      	bne.n	801b63c <mqtt_client_connect+0x36c>
    return ERR_MEM;
 801b636:	f04f 33ff 	mov.w	r3, #4294967295
 801b63a:	e0b2      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
  if (client_info->tls_config) {
    client->conn = altcp_tls_new(client_info->tls_config, IP_GET_TYPE(ip_addr));
  } else
#endif
  {
    client->conn = altcp_tcp_new_ip_type(IP_GET_TYPE(ip_addr));
 801b63c:	2000      	movs	r0, #0
 801b63e:	f007 fba9 	bl	8022d94 <tcp_new_ip_type>
 801b642:	4602      	mov	r2, r0
 801b644:	68fb      	ldr	r3, [r7, #12]
 801b646:	60da      	str	r2, [r3, #12]
  }
  if (client->conn == NULL) {
 801b648:	68fb      	ldr	r3, [r7, #12]
 801b64a:	68db      	ldr	r3, [r3, #12]
 801b64c:	2b00      	cmp	r3, #0
 801b64e:	d102      	bne.n	801b656 <mqtt_client_connect+0x386>
    return ERR_MEM;
 801b650:	f04f 33ff 	mov.w	r3, #4294967295
 801b654:	e0a5      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
  }

  /* Set arg pointer for callbacks */
  altcp_arg(client->conn, client);
 801b656:	68fb      	ldr	r3, [r7, #12]
 801b658:	68db      	ldr	r3, [r3, #12]
 801b65a:	68f9      	ldr	r1, [r7, #12]
 801b65c:	4618      	mov	r0, r3
 801b65e:	f007 fba7 	bl	8022db0 <tcp_arg>
  /* Any local address, pick random local port number */
  err = altcp_bind(client->conn, IP_ADDR_ANY, 0);
 801b662:	68fb      	ldr	r3, [r7, #12]
 801b664:	68db      	ldr	r3, [r3, #12]
 801b666:	2200      	movs	r2, #0
 801b668:	4953      	ldr	r1, [pc, #332]	; (801b7b8 <mqtt_client_connect+0x4e8>)
 801b66a:	4618      	mov	r0, r3
 801b66c:	f006 faca 	bl	8021c04 <tcp_bind>
 801b670:	4603      	mov	r3, r0
 801b672:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (err != ERR_OK) {
 801b676:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b67a:	2b00      	cmp	r3, #0
 801b67c:	f040 8084 	bne.w	801b788 <mqtt_client_connect+0x4b8>
    goto tcp_fail;
  }
  LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_client_connect: Connecting to host: %s at port:%"U16_F"\n", ipaddr_ntoa(ip_addr), port));

  /* Connect to server */
  err = altcp_connect(client->conn, ip_addr, port, mqtt_tcp_connect_cb);
 801b680:	68fb      	ldr	r3, [r7, #12]
 801b682:	68d8      	ldr	r0, [r3, #12]
 801b684:	88fa      	ldrh	r2, [r7, #6]
 801b686:	4b4d      	ldr	r3, [pc, #308]	; (801b7bc <mqtt_client_connect+0x4ec>)
 801b688:	68b9      	ldr	r1, [r7, #8]
 801b68a:	f006 fc45 	bl	8021f18 <tcp_connect>
 801b68e:	4603      	mov	r3, r0
 801b690:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (err != ERR_OK) {
 801b694:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b698:	2b00      	cmp	r3, #0
 801b69a:	d177      	bne.n	801b78c <mqtt_client_connect+0x4bc>
    LWIP_DEBUGF(MQTT_DEBUG_TRACE, ("mqtt_client_connect: Error connecting to remote ip/port, %d\n", err));
    goto tcp_fail;
  }
  /* Set error callback */
  altcp_err(client->conn, mqtt_tcp_err_cb);
 801b69c:	68fb      	ldr	r3, [r7, #12]
 801b69e:	68db      	ldr	r3, [r3, #12]
 801b6a0:	4947      	ldr	r1, [pc, #284]	; (801b7c0 <mqtt_client_connect+0x4f0>)
 801b6a2:	4618      	mov	r0, r3
 801b6a4:	f007 fbda 	bl	8022e5c <tcp_err>
  client->conn_state = TCP_CONNECTING;
 801b6a8:	68fb      	ldr	r3, [r7, #12]
 801b6aa:	2201      	movs	r2, #1
 801b6ac:	729a      	strb	r2, [r3, #10]

  /* Append fixed header */
  mqtt_output_append_fixed_header(&client->output, MQTT_MSG_TYPE_CONNECT, 0, 0, 0, remaining_length);
 801b6ae:	68fb      	ldr	r3, [r7, #12]
 801b6b0:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801b6b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b6b6:	9301      	str	r3, [sp, #4]
 801b6b8:	2300      	movs	r3, #0
 801b6ba:	9300      	str	r3, [sp, #0]
 801b6bc:	2300      	movs	r3, #0
 801b6be:	2200      	movs	r2, #0
 801b6c0:	2101      	movs	r1, #1
 801b6c2:	f7fe febc 	bl	801a43e <mqtt_output_append_fixed_header>
  /* Append Protocol string */
  mqtt_output_append_string(&client->output, "MQTT", 4);
 801b6c6:	68fb      	ldr	r3, [r7, #12]
 801b6c8:	33ec      	adds	r3, #236	; 0xec
 801b6ca:	2204      	movs	r2, #4
 801b6cc:	493d      	ldr	r1, [pc, #244]	; (801b7c4 <mqtt_client_connect+0x4f4>)
 801b6ce:	4618      	mov	r0, r3
 801b6d0:	f7fe fe8a 	bl	801a3e8 <mqtt_output_append_string>
  /* Append Protocol level */
  mqtt_output_append_u8(&client->output, 4);
 801b6d4:	68fb      	ldr	r3, [r7, #12]
 801b6d6:	33ec      	adds	r3, #236	; 0xec
 801b6d8:	2104      	movs	r1, #4
 801b6da:	4618      	mov	r0, r3
 801b6dc:	f7fe fe40 	bl	801a360 <mqtt_output_append_u8>
  /* Append connect flags */
  mqtt_output_append_u8(&client->output, flags);
 801b6e0:	68fb      	ldr	r3, [r7, #12]
 801b6e2:	33ec      	adds	r3, #236	; 0xec
 801b6e4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 801b6e8:	4611      	mov	r1, r2
 801b6ea:	4618      	mov	r0, r3
 801b6ec:	f7fe fe38 	bl	801a360 <mqtt_output_append_u8>
  /* Append keep-alive */
  mqtt_output_append_u16(&client->output, client_info->keep_alive);
 801b6f0:	68fb      	ldr	r3, [r7, #12]
 801b6f2:	f103 02ec 	add.w	r2, r3, #236	; 0xec
 801b6f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b6f8:	899b      	ldrh	r3, [r3, #12]
 801b6fa:	4619      	mov	r1, r3
 801b6fc:	4610      	mov	r0, r2
 801b6fe:	f7fe fe3e 	bl	801a37e <mqtt_output_append_u16>
  /* Append client id */
  mqtt_output_append_string(&client->output, client_info->client_id, client_id_length);
 801b702:	68fb      	ldr	r3, [r7, #12]
 801b704:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801b708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b70a:	681b      	ldr	r3, [r3, #0]
 801b70c:	8afa      	ldrh	r2, [r7, #22]
 801b70e:	4619      	mov	r1, r3
 801b710:	f7fe fe6a 	bl	801a3e8 <mqtt_output_append_string>
  /* Append will message if used */
  if ((flags & MQTT_CONNECT_FLAG_WILL) != 0) {
 801b714:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801b718:	f003 0304 	and.w	r3, r3, #4
 801b71c:	2b00      	cmp	r3, #0
 801b71e:	d015      	beq.n	801b74c <mqtt_client_connect+0x47c>
    mqtt_output_append_string(&client->output, client_info->will_topic, will_topic_len);
 801b720:	68fb      	ldr	r3, [r7, #12]
 801b722:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801b726:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b728:	691b      	ldr	r3, [r3, #16]
 801b72a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801b72e:	b292      	uxth	r2, r2
 801b730:	4619      	mov	r1, r3
 801b732:	f7fe fe59 	bl	801a3e8 <mqtt_output_append_string>
    mqtt_output_append_string(&client->output, client_info->will_msg, will_msg_len);
 801b736:	68fb      	ldr	r3, [r7, #12]
 801b738:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801b73c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b73e:	695b      	ldr	r3, [r3, #20]
 801b740:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 801b744:	b292      	uxth	r2, r2
 801b746:	4619      	mov	r1, r3
 801b748:	f7fe fe4e 	bl	801a3e8 <mqtt_output_append_string>
  }
  /* Append user name if given */
  if ((flags & MQTT_CONNECT_FLAG_USERNAME) != 0) {
 801b74c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801b750:	2b00      	cmp	r3, #0
 801b752:	da08      	bge.n	801b766 <mqtt_client_connect+0x496>
    mqtt_output_append_string(&client->output, client_info->client_user, client_user_len);
 801b754:	68fb      	ldr	r3, [r7, #12]
 801b756:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801b75a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b75c:	685b      	ldr	r3, [r3, #4]
 801b75e:	8bfa      	ldrh	r2, [r7, #30]
 801b760:	4619      	mov	r1, r3
 801b762:	f7fe fe41 	bl	801a3e8 <mqtt_output_append_string>
  }
  /* Append password if given */
  if ((flags & MQTT_CONNECT_FLAG_PASSWORD) != 0) {
 801b766:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801b76a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b76e:	2b00      	cmp	r3, #0
 801b770:	d008      	beq.n	801b784 <mqtt_client_connect+0x4b4>
    mqtt_output_append_string(&client->output, client_info->client_pass, client_pass_len);
 801b772:	68fb      	ldr	r3, [r7, #12]
 801b774:	f103 00ec 	add.w	r0, r3, #236	; 0xec
 801b778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b77a:	689b      	ldr	r3, [r3, #8]
 801b77c:	8bba      	ldrh	r2, [r7, #28]
 801b77e:	4619      	mov	r1, r3
 801b780:	f7fe fe32 	bl	801a3e8 <mqtt_output_append_string>
  }
  return ERR_OK;
 801b784:	2300      	movs	r3, #0
 801b786:	e00c      	b.n	801b7a2 <mqtt_client_connect+0x4d2>
    goto tcp_fail;
 801b788:	bf00      	nop
 801b78a:	e000      	b.n	801b78e <mqtt_client_connect+0x4be>
    goto tcp_fail;
 801b78c:	bf00      	nop

tcp_fail:
  altcp_abort(client->conn);
 801b78e:	68fb      	ldr	r3, [r7, #12]
 801b790:	68db      	ldr	r3, [r3, #12]
 801b792:	4618      	mov	r0, r3
 801b794:	f006 fa2a 	bl	8021bec <tcp_abort>
  client->conn = NULL;
 801b798:	68fb      	ldr	r3, [r7, #12]
 801b79a:	2200      	movs	r2, #0
 801b79c:	60da      	str	r2, [r3, #12]
  return err;
 801b79e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801b7a2:	4618      	mov	r0, r3
 801b7a4:	3728      	adds	r7, #40	; 0x28
 801b7a6:	46bd      	mov	sp, r7
 801b7a8:	bd80      	pop	{r7, pc}
 801b7aa:	bf00      	nop
 801b7ac:	0802e250 	.word	0x0802e250
 801b7b0:	0802e838 	.word	0x0802e838
 801b7b4:	0802e2c8 	.word	0x0802e2c8
 801b7b8:	08031c40 	.word	0x08031c40
 801b7bc:	0801ae9d 	.word	0x0801ae9d
 801b7c0:	0801ae29 	.word	0x0801ae29
 801b7c4:	0802e9ac 	.word	0x0802e9ac

0801b7c8 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 801b7c8:	b480      	push	{r7}
 801b7ca:	b083      	sub	sp, #12
 801b7cc:	af00      	add	r7, sp, #0
 801b7ce:	4603      	mov	r3, r0
 801b7d0:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801b7d2:	88fb      	ldrh	r3, [r7, #6]
 801b7d4:	021b      	lsls	r3, r3, #8
 801b7d6:	b21a      	sxth	r2, r3
 801b7d8:	88fb      	ldrh	r3, [r7, #6]
 801b7da:	0a1b      	lsrs	r3, r3, #8
 801b7dc:	b29b      	uxth	r3, r3
 801b7de:	b21b      	sxth	r3, r3
 801b7e0:	4313      	orrs	r3, r2
 801b7e2:	b21b      	sxth	r3, r3
 801b7e4:	b29b      	uxth	r3, r3
}
 801b7e6:	4618      	mov	r0, r3
 801b7e8:	370c      	adds	r7, #12
 801b7ea:	46bd      	mov	sp, r7
 801b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b7f0:	4770      	bx	lr

0801b7f2 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 801b7f2:	b480      	push	{r7}
 801b7f4:	b083      	sub	sp, #12
 801b7f6:	af00      	add	r7, sp, #0
 801b7f8:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 801b7fa:	687b      	ldr	r3, [r7, #4]
 801b7fc:	061a      	lsls	r2, r3, #24
 801b7fe:	687b      	ldr	r3, [r7, #4]
 801b800:	021b      	lsls	r3, r3, #8
 801b802:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 801b806:	431a      	orrs	r2, r3
 801b808:	687b      	ldr	r3, [r7, #4]
 801b80a:	0a1b      	lsrs	r3, r3, #8
 801b80c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 801b810:	431a      	orrs	r2, r3
 801b812:	687b      	ldr	r3, [r7, #4]
 801b814:	0e1b      	lsrs	r3, r3, #24
 801b816:	4313      	orrs	r3, r2
}
 801b818:	4618      	mov	r0, r3
 801b81a:	370c      	adds	r7, #12
 801b81c:	46bd      	mov	sp, r7
 801b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b822:	4770      	bx	lr

0801b824 <lwip_strnicmp>:
 * lwIP default implementation for strnicmp() non-standard function.
 * This can be \#defined to strnicmp() depending on your platform port.
 */
int
lwip_strnicmp(const char *str1, const char *str2, size_t len)
{
 801b824:	b480      	push	{r7}
 801b826:	b087      	sub	sp, #28
 801b828:	af00      	add	r7, sp, #0
 801b82a:	60f8      	str	r0, [r7, #12]
 801b82c:	60b9      	str	r1, [r7, #8]
 801b82e:	607a      	str	r2, [r7, #4]
  char c1, c2;

  do {
    c1 = *str1++;
 801b830:	68fb      	ldr	r3, [r7, #12]
 801b832:	1c5a      	adds	r2, r3, #1
 801b834:	60fa      	str	r2, [r7, #12]
 801b836:	781b      	ldrb	r3, [r3, #0]
 801b838:	75fb      	strb	r3, [r7, #23]
    c2 = *str2++;
 801b83a:	68bb      	ldr	r3, [r7, #8]
 801b83c:	1c5a      	adds	r2, r3, #1
 801b83e:	60ba      	str	r2, [r7, #8]
 801b840:	781b      	ldrb	r3, [r3, #0]
 801b842:	75bb      	strb	r3, [r7, #22]
    if (c1 != c2) {
 801b844:	7dfa      	ldrb	r2, [r7, #23]
 801b846:	7dbb      	ldrb	r3, [r7, #22]
 801b848:	429a      	cmp	r2, r3
 801b84a:	d016      	beq.n	801b87a <lwip_strnicmp+0x56>
      char c1_upc = c1 | 0x20;
 801b84c:	7dfb      	ldrb	r3, [r7, #23]
 801b84e:	f043 0320 	orr.w	r3, r3, #32
 801b852:	757b      	strb	r3, [r7, #21]
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801b854:	7d7b      	ldrb	r3, [r7, #21]
 801b856:	2b60      	cmp	r3, #96	; 0x60
 801b858:	d90c      	bls.n	801b874 <lwip_strnicmp+0x50>
 801b85a:	7d7b      	ldrb	r3, [r7, #21]
 801b85c:	2b7a      	cmp	r3, #122	; 0x7a
 801b85e:	d809      	bhi.n	801b874 <lwip_strnicmp+0x50>
        /* characters are not equal an one is in the alphabet range:
        downcase both chars and check again */
        char c2_upc = c2 | 0x20;
 801b860:	7dbb      	ldrb	r3, [r7, #22]
 801b862:	f043 0320 	orr.w	r3, r3, #32
 801b866:	753b      	strb	r3, [r7, #20]
        if (c1_upc != c2_upc) {
 801b868:	7d7a      	ldrb	r2, [r7, #21]
 801b86a:	7d3b      	ldrb	r3, [r7, #20]
 801b86c:	429a      	cmp	r2, r3
 801b86e:	d003      	beq.n	801b878 <lwip_strnicmp+0x54>
          /* still not equal */
          /* don't care for < or > */
          return 1;
 801b870:	2301      	movs	r3, #1
 801b872:	e00c      	b.n	801b88e <lwip_strnicmp+0x6a>
        }
      } else {
        /* characters are not equal but none is in the alphabet range */
        return 1;
 801b874:	2301      	movs	r3, #1
 801b876:	e00a      	b.n	801b88e <lwip_strnicmp+0x6a>
      if ((c1_upc >= 'a') && (c1_upc <= 'z')) {
 801b878:	bf00      	nop
      }
    }
    len--;
 801b87a:	687b      	ldr	r3, [r7, #4]
 801b87c:	3b01      	subs	r3, #1
 801b87e:	607b      	str	r3, [r7, #4]
  } while ((len != 0) && (c1 != 0));
 801b880:	687b      	ldr	r3, [r7, #4]
 801b882:	2b00      	cmp	r3, #0
 801b884:	d002      	beq.n	801b88c <lwip_strnicmp+0x68>
 801b886:	7dfb      	ldrb	r3, [r7, #23]
 801b888:	2b00      	cmp	r3, #0
 801b88a:	d1d1      	bne.n	801b830 <lwip_strnicmp+0xc>
  return 0;
 801b88c:	2300      	movs	r3, #0
}
 801b88e:	4618      	mov	r0, r3
 801b890:	371c      	adds	r7, #28
 801b892:	46bd      	mov	sp, r7
 801b894:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b898:	4770      	bx	lr

0801b89a <dns_init>:
 * Initialize the resolver: set up the UDP pcb and configure the default server
 * (if DNS_SERVER_ADDRESS is set).
 */
void
dns_init(void)
{
 801b89a:	b480      	push	{r7}
 801b89c:	af00      	add	r7, sp, #0
#endif

#if DNS_LOCAL_HOSTLIST
  dns_init_local();
#endif
}
 801b89e:	bf00      	nop
 801b8a0:	46bd      	mov	sp, r7
 801b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8a6:	4770      	bx	lr

0801b8a8 <dns_setserver>:
 * @param numdns the index of the DNS server to set must be < DNS_MAX_SERVERS
 * @param dnsserver IP address of the DNS server to set
 */
void
dns_setserver(u8_t numdns, const ip_addr_t *dnsserver)
{
 801b8a8:	b480      	push	{r7}
 801b8aa:	b083      	sub	sp, #12
 801b8ac:	af00      	add	r7, sp, #0
 801b8ae:	4603      	mov	r3, r0
 801b8b0:	6039      	str	r1, [r7, #0]
 801b8b2:	71fb      	strb	r3, [r7, #7]
  if (numdns < DNS_MAX_SERVERS) {
 801b8b4:	79fb      	ldrb	r3, [r7, #7]
 801b8b6:	2b01      	cmp	r3, #1
 801b8b8:	d80f      	bhi.n	801b8da <dns_setserver+0x32>
    if (dnsserver != NULL) {
 801b8ba:	683b      	ldr	r3, [r7, #0]
 801b8bc:	2b00      	cmp	r3, #0
 801b8be:	d006      	beq.n	801b8ce <dns_setserver+0x26>
      dns_servers[numdns] = (*dnsserver);
 801b8c0:	79fb      	ldrb	r3, [r7, #7]
 801b8c2:	4909      	ldr	r1, [pc, #36]	; (801b8e8 <dns_setserver+0x40>)
 801b8c4:	683a      	ldr	r2, [r7, #0]
 801b8c6:	6812      	ldr	r2, [r2, #0]
 801b8c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    } else {
      dns_servers[numdns] = *IP_ADDR_ANY;
    }
  }
}
 801b8cc:	e005      	b.n	801b8da <dns_setserver+0x32>
      dns_servers[numdns] = *IP_ADDR_ANY;
 801b8ce:	79fb      	ldrb	r3, [r7, #7]
 801b8d0:	4905      	ldr	r1, [pc, #20]	; (801b8e8 <dns_setserver+0x40>)
 801b8d2:	4a06      	ldr	r2, [pc, #24]	; (801b8ec <dns_setserver+0x44>)
 801b8d4:	6812      	ldr	r2, [r2, #0]
 801b8d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801b8da:	bf00      	nop
 801b8dc:	370c      	adds	r7, #12
 801b8de:	46bd      	mov	sp, r7
 801b8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8e4:	4770      	bx	lr
 801b8e6:	bf00      	nop
 801b8e8:	2001703c 	.word	0x2001703c
 801b8ec:	08031c40 	.word	0x08031c40

0801b8f0 <dns_tmr>:
 * The DNS resolver client timer - handle retries and timeouts and should
 * be called every DNS_TMR_INTERVAL milliseconds (every second by default).
 */
void
dns_tmr(void)
{
 801b8f0:	b580      	push	{r7, lr}
 801b8f2:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(DNS_DEBUG, ("dns_tmr: dns_check_entries\n"));
  dns_check_entries();
 801b8f4:	f000 fc56 	bl	801c1a4 <dns_check_entries>
}
 801b8f8:	bf00      	nop
 801b8fa:	bd80      	pop	{r7, pc}

0801b8fc <dns_lookup>:
 *         was not found in the cached dns_table.
 * @return ERR_OK if found, ERR_ARG if not found
 */
static err_t
dns_lookup(const char *name, ip_addr_t *addr LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype))
{
 801b8fc:	b580      	push	{r7, lr}
 801b8fe:	b084      	sub	sp, #16
 801b900:	af00      	add	r7, sp, #0
 801b902:	6078      	str	r0, [r7, #4]
 801b904:	6039      	str	r1, [r7, #0]
    return ERR_OK;
  }
#endif /* DNS_LOOKUP_LOCAL_EXTERN */

  /* Walk through name list, return entry if found. If not, return NULL. */
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801b906:	2300      	movs	r3, #0
 801b908:	73fb      	strb	r3, [r7, #15]
 801b90a:	e02e      	b.n	801b96a <dns_lookup+0x6e>
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801b90c:	7bfa      	ldrb	r2, [r7, #15]
 801b90e:	491b      	ldr	r1, [pc, #108]	; (801b97c <dns_lookup+0x80>)
 801b910:	4613      	mov	r3, r2
 801b912:	011b      	lsls	r3, r3, #4
 801b914:	4413      	add	r3, r2
 801b916:	011b      	lsls	r3, r3, #4
 801b918:	440b      	add	r3, r1
 801b91a:	330a      	adds	r3, #10
 801b91c:	781b      	ldrb	r3, [r3, #0]
 801b91e:	2b03      	cmp	r3, #3
 801b920:	d120      	bne.n	801b964 <dns_lookup+0x68>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0) &&
 801b922:	7bfa      	ldrb	r2, [r7, #15]
 801b924:	4613      	mov	r3, r2
 801b926:	011b      	lsls	r3, r3, #4
 801b928:	4413      	add	r3, r2
 801b92a:	011b      	lsls	r3, r3, #4
 801b92c:	3310      	adds	r3, #16
 801b92e:	4a13      	ldr	r2, [pc, #76]	; (801b97c <dns_lookup+0x80>)
 801b930:	4413      	add	r3, r2
 801b932:	f44f 7280 	mov.w	r2, #256	; 0x100
 801b936:	4619      	mov	r1, r3
 801b938:	6878      	ldr	r0, [r7, #4]
 801b93a:	f7ff ff73 	bl	801b824 <lwip_strnicmp>
 801b93e:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_DONE) &&
 801b940:	2b00      	cmp	r3, #0
 801b942:	d10f      	bne.n	801b964 <dns_lookup+0x68>
        LWIP_DNS_ADDRTYPE_MATCH_IP(dns_addrtype, dns_table[i].ipaddr)) {
      LWIP_DEBUGF(DNS_DEBUG, ("dns_lookup: \"%s\": found = ", name));
      ip_addr_debug_print_val(DNS_DEBUG, dns_table[i].ipaddr);
      LWIP_DEBUGF(DNS_DEBUG, ("\n"));
      if (addr) {
 801b944:	683b      	ldr	r3, [r7, #0]
 801b946:	2b00      	cmp	r3, #0
 801b948:	d00a      	beq.n	801b960 <dns_lookup+0x64>
        ip_addr_copy(*addr, dns_table[i].ipaddr);
 801b94a:	7bfa      	ldrb	r2, [r7, #15]
 801b94c:	490b      	ldr	r1, [pc, #44]	; (801b97c <dns_lookup+0x80>)
 801b94e:	4613      	mov	r3, r2
 801b950:	011b      	lsls	r3, r3, #4
 801b952:	4413      	add	r3, r2
 801b954:	011b      	lsls	r3, r3, #4
 801b956:	440b      	add	r3, r1
 801b958:	3304      	adds	r3, #4
 801b95a:	681a      	ldr	r2, [r3, #0]
 801b95c:	683b      	ldr	r3, [r7, #0]
 801b95e:	601a      	str	r2, [r3, #0]
      }
      return ERR_OK;
 801b960:	2300      	movs	r3, #0
 801b962:	e007      	b.n	801b974 <dns_lookup+0x78>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801b964:	7bfb      	ldrb	r3, [r7, #15]
 801b966:	3301      	adds	r3, #1
 801b968:	73fb      	strb	r3, [r7, #15]
 801b96a:	7bfb      	ldrb	r3, [r7, #15]
 801b96c:	2b03      	cmp	r3, #3
 801b96e:	d9cd      	bls.n	801b90c <dns_lookup+0x10>
    }
  }

  return ERR_ARG;
 801b970:	f06f 030f 	mvn.w	r3, #15
}
 801b974:	4618      	mov	r0, r3
 801b976:	3710      	adds	r7, #16
 801b978:	46bd      	mov	sp, r7
 801b97a:	bd80      	pop	{r7, pc}
 801b97c:	20016bcc 	.word	0x20016bcc

0801b980 <dns_compare_name>:
 * @param start_offset offset into p where the name starts
 * @return 0xFFFF: names differ, other: names equal -> offset behind name
 */
static u16_t
dns_compare_name(const char *query, struct pbuf *p, u16_t start_offset)
{
 801b980:	b590      	push	{r4, r7, lr}
 801b982:	b089      	sub	sp, #36	; 0x24
 801b984:	af00      	add	r7, sp, #0
 801b986:	60f8      	str	r0, [r7, #12]
 801b988:	60b9      	str	r1, [r7, #8]
 801b98a:	4613      	mov	r3, r2
 801b98c:	80fb      	strh	r3, [r7, #6]
  int n;
  u16_t response_offset = start_offset;
 801b98e:	88fb      	ldrh	r3, [r7, #6]
 801b990:	837b      	strh	r3, [r7, #26]

  do {
    n = pbuf_try_get_at(p, response_offset);
 801b992:	8b7b      	ldrh	r3, [r7, #26]
 801b994:	4619      	mov	r1, r3
 801b996:	68b8      	ldr	r0, [r7, #8]
 801b998:	f005 fd65 	bl	8021466 <pbuf_try_get_at>
 801b99c:	61f8      	str	r0, [r7, #28]
    if ((n < 0) || (response_offset == 0xFFFF)) {
 801b99e:	69fb      	ldr	r3, [r7, #28]
 801b9a0:	2b00      	cmp	r3, #0
 801b9a2:	db04      	blt.n	801b9ae <dns_compare_name+0x2e>
 801b9a4:	8b7b      	ldrh	r3, [r7, #26]
 801b9a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801b9aa:	4293      	cmp	r3, r2
 801b9ac:	d102      	bne.n	801b9b4 <dns_compare_name+0x34>
      /* error or overflow */
      return 0xFFFF;
 801b9ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b9b2:	e070      	b.n	801ba96 <dns_compare_name+0x116>
    }
    response_offset++;
 801b9b4:	8b7b      	ldrh	r3, [r7, #26]
 801b9b6:	3301      	adds	r3, #1
 801b9b8:	837b      	strh	r3, [r7, #26]
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 801b9ba:	69fb      	ldr	r3, [r7, #28]
 801b9bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801b9c0:	2bc0      	cmp	r3, #192	; 0xc0
 801b9c2:	d148      	bne.n	801ba56 <dns_compare_name+0xd6>
      /* Compressed name: cannot be equal since we don't send them */
      return 0xFFFF;
 801b9c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b9c8:	e065      	b.n	801ba96 <dns_compare_name+0x116>
    } else {
      /* Not compressed name */
      while (n > 0) {
        int c = pbuf_try_get_at(p, response_offset);
 801b9ca:	8b7b      	ldrh	r3, [r7, #26]
 801b9cc:	4619      	mov	r1, r3
 801b9ce:	68b8      	ldr	r0, [r7, #8]
 801b9d0:	f005 fd49 	bl	8021466 <pbuf_try_get_at>
 801b9d4:	6178      	str	r0, [r7, #20]
        if (c < 0) {
 801b9d6:	697b      	ldr	r3, [r7, #20]
 801b9d8:	2b00      	cmp	r3, #0
 801b9da:	da02      	bge.n	801b9e2 <dns_compare_name+0x62>
          return 0xFFFF;
 801b9dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b9e0:	e059      	b.n	801ba96 <dns_compare_name+0x116>
        }
        if (lwip_tolower((*query)) != lwip_tolower((u8_t)c)) {
 801b9e2:	68fb      	ldr	r3, [r7, #12]
 801b9e4:	781b      	ldrb	r3, [r3, #0]
 801b9e6:	74fb      	strb	r3, [r7, #19]
 801b9e8:	f00f fee2 	bl	802b7b0 <__locale_ctype_ptr>
 801b9ec:	4602      	mov	r2, r0
 801b9ee:	7cfb      	ldrb	r3, [r7, #19]
 801b9f0:	3301      	adds	r3, #1
 801b9f2:	4413      	add	r3, r2
 801b9f4:	781b      	ldrb	r3, [r3, #0]
 801b9f6:	f003 0303 	and.w	r3, r3, #3
 801b9fa:	2b01      	cmp	r3, #1
 801b9fc:	d103      	bne.n	801ba06 <dns_compare_name+0x86>
 801b9fe:	7cfb      	ldrb	r3, [r7, #19]
 801ba00:	f103 0420 	add.w	r4, r3, #32
 801ba04:	e000      	b.n	801ba08 <dns_compare_name+0x88>
 801ba06:	7cfc      	ldrb	r4, [r7, #19]
 801ba08:	697b      	ldr	r3, [r7, #20]
 801ba0a:	74bb      	strb	r3, [r7, #18]
 801ba0c:	f00f fed0 	bl	802b7b0 <__locale_ctype_ptr>
 801ba10:	4602      	mov	r2, r0
 801ba12:	7cbb      	ldrb	r3, [r7, #18]
 801ba14:	3301      	adds	r3, #1
 801ba16:	4413      	add	r3, r2
 801ba18:	781b      	ldrb	r3, [r3, #0]
 801ba1a:	f003 0303 	and.w	r3, r3, #3
 801ba1e:	2b01      	cmp	r3, #1
 801ba20:	d102      	bne.n	801ba28 <dns_compare_name+0xa8>
 801ba22:	7cbb      	ldrb	r3, [r7, #18]
 801ba24:	3320      	adds	r3, #32
 801ba26:	e000      	b.n	801ba2a <dns_compare_name+0xaa>
 801ba28:	7cbb      	ldrb	r3, [r7, #18]
 801ba2a:	429c      	cmp	r4, r3
 801ba2c:	d002      	beq.n	801ba34 <dns_compare_name+0xb4>
          return 0xFFFF;
 801ba2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ba32:	e030      	b.n	801ba96 <dns_compare_name+0x116>
        }
        if (response_offset == 0xFFFF) {
 801ba34:	8b7b      	ldrh	r3, [r7, #26]
 801ba36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ba3a:	4293      	cmp	r3, r2
 801ba3c:	d102      	bne.n	801ba44 <dns_compare_name+0xc4>
          /* would overflow */
          return 0xFFFF;
 801ba3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ba42:	e028      	b.n	801ba96 <dns_compare_name+0x116>
        }
        response_offset++;
 801ba44:	8b7b      	ldrh	r3, [r7, #26]
 801ba46:	3301      	adds	r3, #1
 801ba48:	837b      	strh	r3, [r7, #26]
        ++query;
 801ba4a:	68fb      	ldr	r3, [r7, #12]
 801ba4c:	3301      	adds	r3, #1
 801ba4e:	60fb      	str	r3, [r7, #12]
        --n;
 801ba50:	69fb      	ldr	r3, [r7, #28]
 801ba52:	3b01      	subs	r3, #1
 801ba54:	61fb      	str	r3, [r7, #28]
      while (n > 0) {
 801ba56:	69fb      	ldr	r3, [r7, #28]
 801ba58:	2b00      	cmp	r3, #0
 801ba5a:	dcb6      	bgt.n	801b9ca <dns_compare_name+0x4a>
      }
      ++query;
 801ba5c:	68fb      	ldr	r3, [r7, #12]
 801ba5e:	3301      	adds	r3, #1
 801ba60:	60fb      	str	r3, [r7, #12]
    }
    n = pbuf_try_get_at(p, response_offset);
 801ba62:	8b7b      	ldrh	r3, [r7, #26]
 801ba64:	4619      	mov	r1, r3
 801ba66:	68b8      	ldr	r0, [r7, #8]
 801ba68:	f005 fcfd 	bl	8021466 <pbuf_try_get_at>
 801ba6c:	61f8      	str	r0, [r7, #28]
    if (n < 0) {
 801ba6e:	69fb      	ldr	r3, [r7, #28]
 801ba70:	2b00      	cmp	r3, #0
 801ba72:	da02      	bge.n	801ba7a <dns_compare_name+0xfa>
      return 0xFFFF;
 801ba74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ba78:	e00d      	b.n	801ba96 <dns_compare_name+0x116>
    }
  } while (n != 0);
 801ba7a:	69fb      	ldr	r3, [r7, #28]
 801ba7c:	2b00      	cmp	r3, #0
 801ba7e:	d188      	bne.n	801b992 <dns_compare_name+0x12>

  if (response_offset == 0xFFFF) {
 801ba80:	8b7b      	ldrh	r3, [r7, #26]
 801ba82:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ba86:	4293      	cmp	r3, r2
 801ba88:	d102      	bne.n	801ba90 <dns_compare_name+0x110>
    /* would overflow */
    return 0xFFFF;
 801ba8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ba8e:	e002      	b.n	801ba96 <dns_compare_name+0x116>
  }
  return (u16_t)(response_offset + 1);
 801ba90:	8b7b      	ldrh	r3, [r7, #26]
 801ba92:	3301      	adds	r3, #1
 801ba94:	b29b      	uxth	r3, r3
}
 801ba96:	4618      	mov	r0, r3
 801ba98:	3724      	adds	r7, #36	; 0x24
 801ba9a:	46bd      	mov	sp, r7
 801ba9c:	bd90      	pop	{r4, r7, pc}

0801ba9e <dns_skip_name>:
 * @param query_idx start index into p pointing to encoded DNS name in the DNS server response
 * @return index to end of the name
 */
static u16_t
dns_skip_name(struct pbuf *p, u16_t query_idx)
{
 801ba9e:	b580      	push	{r7, lr}
 801baa0:	b084      	sub	sp, #16
 801baa2:	af00      	add	r7, sp, #0
 801baa4:	6078      	str	r0, [r7, #4]
 801baa6:	460b      	mov	r3, r1
 801baa8:	807b      	strh	r3, [r7, #2]
  int n;
  u16_t offset = query_idx;
 801baaa:	887b      	ldrh	r3, [r7, #2]
 801baac:	81fb      	strh	r3, [r7, #14]

  do {
    n = pbuf_try_get_at(p, offset++);
 801baae:	89fb      	ldrh	r3, [r7, #14]
 801bab0:	1c5a      	adds	r2, r3, #1
 801bab2:	81fa      	strh	r2, [r7, #14]
 801bab4:	4619      	mov	r1, r3
 801bab6:	6878      	ldr	r0, [r7, #4]
 801bab8:	f005 fcd5 	bl	8021466 <pbuf_try_get_at>
 801babc:	60b8      	str	r0, [r7, #8]
    if ((n < 0) || (offset == 0)) {
 801babe:	68bb      	ldr	r3, [r7, #8]
 801bac0:	2b00      	cmp	r3, #0
 801bac2:	db02      	blt.n	801baca <dns_skip_name+0x2c>
 801bac4:	89fb      	ldrh	r3, [r7, #14]
 801bac6:	2b00      	cmp	r3, #0
 801bac8:	d102      	bne.n	801bad0 <dns_skip_name+0x32>
      return 0xFFFF;
 801baca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bace:	e02f      	b.n	801bb30 <dns_skip_name+0x92>
    }
    /** @see RFC 1035 - 4.1.4. Message compression */
    if ((n & 0xc0) == 0xc0) {
 801bad0:	68bb      	ldr	r3, [r7, #8]
 801bad2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801bad6:	2bc0      	cmp	r3, #192	; 0xc0
 801bad8:	d01e      	beq.n	801bb18 <dns_skip_name+0x7a>
      /* Compressed name: since we only want to skip it (not check it), stop here */
      break;
    } else {
      /* Not compressed name */
      if (offset + n >= p->tot_len) {
 801bada:	89fa      	ldrh	r2, [r7, #14]
 801badc:	68bb      	ldr	r3, [r7, #8]
 801bade:	4413      	add	r3, r2
 801bae0:	687a      	ldr	r2, [r7, #4]
 801bae2:	8912      	ldrh	r2, [r2, #8]
 801bae4:	4293      	cmp	r3, r2
 801bae6:	db02      	blt.n	801baee <dns_skip_name+0x50>
        return 0xFFFF;
 801bae8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801baec:	e020      	b.n	801bb30 <dns_skip_name+0x92>
      }
      offset = (u16_t)(offset + n);
 801baee:	68bb      	ldr	r3, [r7, #8]
 801baf0:	b29a      	uxth	r2, r3
 801baf2:	89fb      	ldrh	r3, [r7, #14]
 801baf4:	4413      	add	r3, r2
 801baf6:	81fb      	strh	r3, [r7, #14]
    }
    n = pbuf_try_get_at(p, offset);
 801baf8:	89fb      	ldrh	r3, [r7, #14]
 801bafa:	4619      	mov	r1, r3
 801bafc:	6878      	ldr	r0, [r7, #4]
 801bafe:	f005 fcb2 	bl	8021466 <pbuf_try_get_at>
 801bb02:	60b8      	str	r0, [r7, #8]
    if (n < 0) {
 801bb04:	68bb      	ldr	r3, [r7, #8]
 801bb06:	2b00      	cmp	r3, #0
 801bb08:	da02      	bge.n	801bb10 <dns_skip_name+0x72>
      return 0xFFFF;
 801bb0a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bb0e:	e00f      	b.n	801bb30 <dns_skip_name+0x92>
    }
  } while (n != 0);
 801bb10:	68bb      	ldr	r3, [r7, #8]
 801bb12:	2b00      	cmp	r3, #0
 801bb14:	d1cb      	bne.n	801baae <dns_skip_name+0x10>
 801bb16:	e000      	b.n	801bb1a <dns_skip_name+0x7c>
      break;
 801bb18:	bf00      	nop

  if (offset == 0xFFFF) {
 801bb1a:	89fb      	ldrh	r3, [r7, #14]
 801bb1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801bb20:	4293      	cmp	r3, r2
 801bb22:	d102      	bne.n	801bb2a <dns_skip_name+0x8c>
    return 0xFFFF;
 801bb24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bb28:	e002      	b.n	801bb30 <dns_skip_name+0x92>
  }
  return (u16_t)(offset + 1);
 801bb2a:	89fb      	ldrh	r3, [r7, #14]
 801bb2c:	3301      	adds	r3, #1
 801bb2e:	b29b      	uxth	r3, r3
}
 801bb30:	4618      	mov	r0, r3
 801bb32:	3710      	adds	r7, #16
 801bb34:	46bd      	mov	sp, r7
 801bb36:	bd80      	pop	{r7, pc}

0801bb38 <dns_send>:
 * @param idx the DNS table entry index for which to send a request
 * @return ERR_OK if packet is sent; an err_t indicating the problem otherwise
 */
static err_t
dns_send(u8_t idx)
{
 801bb38:	b580      	push	{r7, lr}
 801bb3a:	b090      	sub	sp, #64	; 0x40
 801bb3c:	af00      	add	r7, sp, #0
 801bb3e:	4603      	mov	r3, r0
 801bb40:	71fb      	strb	r3, [r7, #7]
  struct pbuf *p;
  u16_t query_idx, copy_len;
  const char *hostname, *hostname_part;
  u8_t n;
  u8_t pcb_idx;
  struct dns_table_entry *entry = &dns_table[idx];
 801bb42:	79fa      	ldrb	r2, [r7, #7]
 801bb44:	4613      	mov	r3, r2
 801bb46:	011b      	lsls	r3, r3, #4
 801bb48:	4413      	add	r3, r2
 801bb4a:	011b      	lsls	r3, r3, #4
 801bb4c:	4a6c      	ldr	r2, [pc, #432]	; (801bd00 <dns_send+0x1c8>)
 801bb4e:	4413      	add	r3, r2
 801bb50:	633b      	str	r3, [r7, #48]	; 0x30

  LWIP_DEBUGF(DNS_DEBUG, ("dns_send: dns_servers[%"U16_F"] \"%s\": request\n",
                          (u16_t)(entry->server_idx), entry->name));
  LWIP_ASSERT("dns server out of array", entry->server_idx < DNS_MAX_SERVERS);
 801bb52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb54:	7adb      	ldrb	r3, [r3, #11]
 801bb56:	2b01      	cmp	r3, #1
 801bb58:	d906      	bls.n	801bb68 <dns_send+0x30>
 801bb5a:	4b6a      	ldr	r3, [pc, #424]	; (801bd04 <dns_send+0x1cc>)
 801bb5c:	f240 22fa 	movw	r2, #762	; 0x2fa
 801bb60:	4969      	ldr	r1, [pc, #420]	; (801bd08 <dns_send+0x1d0>)
 801bb62:	486a      	ldr	r0, [pc, #424]	; (801bd0c <dns_send+0x1d4>)
 801bb64:	f010 f8dc 	bl	802bd20 <iprintf>
  if (ip_addr_isany_val(dns_servers[entry->server_idx])
 801bb68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb6a:	7adb      	ldrb	r3, [r3, #11]
 801bb6c:	461a      	mov	r2, r3
 801bb6e:	4b68      	ldr	r3, [pc, #416]	; (801bd10 <dns_send+0x1d8>)
 801bb70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bb74:	2b00      	cmp	r3, #0
 801bb76:	d109      	bne.n	801bb8c <dns_send+0x54>
      && !entry->is_mdns
#endif
     ) {
    /* DNS server not valid anymore, e.g. PPP netif has been shut down */
    /* call specified callback function if provided */
    dns_call_found(idx, NULL);
 801bb78:	79fb      	ldrb	r3, [r7, #7]
 801bb7a:	2100      	movs	r1, #0
 801bb7c:	4618      	mov	r0, r3
 801bb7e:	f000 f959 	bl	801be34 <dns_call_found>
    /* flush this entry */
    entry->state = DNS_STATE_UNUSED;
 801bb82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb84:	2200      	movs	r2, #0
 801bb86:	729a      	strb	r2, [r3, #10]
    return ERR_OK;
 801bb88:	2300      	movs	r3, #0
 801bb8a:	e0b4      	b.n	801bcf6 <dns_send+0x1be>
  }

  /* if here, we have either a new query or a retry on a previous query to process */
  p = pbuf_alloc(PBUF_TRANSPORT, (u16_t)(SIZEOF_DNS_HDR + strlen(entry->name) + 2 +
 801bb8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bb8e:	3310      	adds	r3, #16
 801bb90:	4618      	mov	r0, r3
 801bb92:	f7f4 fa5f 	bl	8010054 <strlen>
 801bb96:	4603      	mov	r3, r0
 801bb98:	b29b      	uxth	r3, r3
 801bb9a:	3312      	adds	r3, #18
 801bb9c:	b29b      	uxth	r3, r3
 801bb9e:	f44f 7220 	mov.w	r2, #640	; 0x280
 801bba2:	4619      	mov	r1, r3
 801bba4:	2036      	movs	r0, #54	; 0x36
 801bba6:	f004 fd4f 	bl	8020648 <pbuf_alloc>
 801bbaa:	62f8      	str	r0, [r7, #44]	; 0x2c
                                         SIZEOF_DNS_QUERY), PBUF_RAM);
  if (p != NULL) {
 801bbac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bbae:	2b00      	cmp	r3, #0
 801bbb0:	f000 8095 	beq.w	801bcde <dns_send+0x1a6>
    const ip_addr_t *dst;
    u16_t dst_port;
    /* fill dns header */
    memset(&hdr, 0, SIZEOF_DNS_HDR);
 801bbb4:	f107 0310 	add.w	r3, r7, #16
 801bbb8:	220c      	movs	r2, #12
 801bbba:	2100      	movs	r1, #0
 801bbbc:	4618      	mov	r0, r3
 801bbbe:	f00f fe4b 	bl	802b858 <memset>
    hdr.id = lwip_htons(entry->txid);
 801bbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bbc4:	891b      	ldrh	r3, [r3, #8]
 801bbc6:	4618      	mov	r0, r3
 801bbc8:	f7ff fdfe 	bl	801b7c8 <lwip_htons>
 801bbcc:	4603      	mov	r3, r0
 801bbce:	823b      	strh	r3, [r7, #16]
    hdr.flags1 = DNS_FLAG1_RD;
 801bbd0:	2301      	movs	r3, #1
 801bbd2:	74bb      	strb	r3, [r7, #18]
    hdr.numquestions = PP_HTONS(1);
 801bbd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 801bbd8:	82bb      	strh	r3, [r7, #20]
    pbuf_take(p, &hdr, SIZEOF_DNS_HDR);
 801bbda:	f107 0310 	add.w	r3, r7, #16
 801bbde:	220c      	movs	r2, #12
 801bbe0:	4619      	mov	r1, r3
 801bbe2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801bbe4:	f005 fafa 	bl	80211dc <pbuf_take>
    hostname = entry->name;
 801bbe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bbea:	3310      	adds	r3, #16
 801bbec:	63bb      	str	r3, [r7, #56]	; 0x38
    --hostname;
 801bbee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bbf0:	3b01      	subs	r3, #1
 801bbf2:	63bb      	str	r3, [r7, #56]	; 0x38

    /* convert hostname into suitable query format. */
    query_idx = SIZEOF_DNS_HDR;
 801bbf4:	230c      	movs	r3, #12
 801bbf6:	87bb      	strh	r3, [r7, #60]	; 0x3c
    do {
      ++hostname;
 801bbf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bbfa:	3301      	adds	r3, #1
 801bbfc:	63bb      	str	r3, [r7, #56]	; 0x38
      hostname_part = hostname;
 801bbfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bc00:	62bb      	str	r3, [r7, #40]	; 0x28
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801bc02:	2300      	movs	r3, #0
 801bc04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 801bc08:	e007      	b.n	801bc1a <dns_send+0xe2>
        ++n;
 801bc0a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801bc0e:	3301      	adds	r3, #1
 801bc10:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      for (n = 0; *hostname != '.' && *hostname != 0; ++hostname) {
 801bc14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bc16:	3301      	adds	r3, #1
 801bc18:	63bb      	str	r3, [r7, #56]	; 0x38
 801bc1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bc1c:	781b      	ldrb	r3, [r3, #0]
 801bc1e:	2b2e      	cmp	r3, #46	; 0x2e
 801bc20:	d003      	beq.n	801bc2a <dns_send+0xf2>
 801bc22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bc24:	781b      	ldrb	r3, [r3, #0]
 801bc26:	2b00      	cmp	r3, #0
 801bc28:	d1ef      	bne.n	801bc0a <dns_send+0xd2>
      }
      copy_len = (u16_t)(hostname - hostname_part);
 801bc2a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801bc2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc2e:	1ad3      	subs	r3, r2, r3
 801bc30:	84fb      	strh	r3, [r7, #38]	; 0x26
      if (query_idx + n + 1 > 0xFFFF) {
 801bc32:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 801bc34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801bc38:	4413      	add	r3, r2
 801bc3a:	3301      	adds	r3, #1
 801bc3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801bc40:	da53      	bge.n	801bcea <dns_send+0x1b2>
        /* u16_t overflow */
        goto overflow_return;
      }
      pbuf_put_at(p, query_idx, n);
 801bc42:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 801bc46:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bc48:	4619      	mov	r1, r3
 801bc4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801bc4c:	f005 fc2d 	bl	80214aa <pbuf_put_at>
      pbuf_take_at(p, hostname_part, copy_len, (u16_t)(query_idx + 1));
 801bc50:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bc52:	3301      	adds	r3, #1
 801bc54:	b29b      	uxth	r3, r3
 801bc56:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801bc58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801bc5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801bc5c:	f005 fb50 	bl	8021300 <pbuf_take_at>
      query_idx = (u16_t)(query_idx + n + 1);
 801bc60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801bc64:	b29a      	uxth	r2, r3
 801bc66:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bc68:	4413      	add	r3, r2
 801bc6a:	b29b      	uxth	r3, r3
 801bc6c:	3301      	adds	r3, #1
 801bc6e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    } while (*hostname != 0);
 801bc70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801bc72:	781b      	ldrb	r3, [r3, #0]
 801bc74:	2b00      	cmp	r3, #0
 801bc76:	d1bf      	bne.n	801bbf8 <dns_send+0xc0>
    pbuf_put_at(p, query_idx, 0);
 801bc78:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bc7a:	2200      	movs	r2, #0
 801bc7c:	4619      	mov	r1, r3
 801bc7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801bc80:	f005 fc13 	bl	80214aa <pbuf_put_at>
    query_idx++;
 801bc84:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bc86:	3301      	adds	r3, #1
 801bc88:	87bb      	strh	r3, [r7, #60]	; 0x3c

    /* fill dns query */
    if (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype)) {
      qry.type = PP_HTONS(DNS_RRTYPE_AAAA);
    } else {
      qry.type = PP_HTONS(DNS_RRTYPE_A);
 801bc8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801bc8e:	81bb      	strh	r3, [r7, #12]
    }
    qry.cls = PP_HTONS(DNS_RRCLASS_IN);
 801bc90:	f44f 7380 	mov.w	r3, #256	; 0x100
 801bc94:	81fb      	strh	r3, [r7, #14]
    pbuf_take_at(p, &qry, SIZEOF_DNS_QUERY, query_idx);
 801bc96:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bc98:	f107 010c 	add.w	r1, r7, #12
 801bc9c:	2204      	movs	r2, #4
 801bc9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801bca0:	f005 fb2e 	bl	8021300 <pbuf_take_at>

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
    pcb_idx = entry->pcb_idx;
 801bca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bca6:	7bdb      	ldrb	r3, [r3, #15]
 801bca8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
      }
#endif
    } else
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
    {
      dst_port = DNS_SERVER_PORT;
 801bcac:	2335      	movs	r3, #53	; 0x35
 801bcae:	847b      	strh	r3, [r7, #34]	; 0x22
      dst = &dns_servers[entry->server_idx];
 801bcb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bcb2:	7adb      	ldrb	r3, [r3, #11]
 801bcb4:	009b      	lsls	r3, r3, #2
 801bcb6:	4a16      	ldr	r2, [pc, #88]	; (801bd10 <dns_send+0x1d8>)
 801bcb8:	4413      	add	r3, r2
 801bcba:	61fb      	str	r3, [r7, #28]
    }
    err = udp_sendto(dns_pcbs[pcb_idx], p, dst, dst_port);
 801bcbc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801bcc0:	4a14      	ldr	r2, [pc, #80]	; (801bd14 <dns_send+0x1dc>)
 801bcc2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801bcc6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801bcc8:	69fa      	ldr	r2, [r7, #28]
 801bcca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801bccc:	f00c f87c 	bl	8027dc8 <udp_sendto>
 801bcd0:	4603      	mov	r3, r0
 801bcd2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    /* free pbuf */
    pbuf_free(p);
 801bcd6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801bcd8:	f004 ffcc 	bl	8020c74 <pbuf_free>
 801bcdc:	e002      	b.n	801bce4 <dns_send+0x1ac>
  } else {
    err = ERR_MEM;
 801bcde:	23ff      	movs	r3, #255	; 0xff
 801bce0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return err;
 801bce4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801bce8:	e005      	b.n	801bcf6 <dns_send+0x1be>
        goto overflow_return;
 801bcea:	bf00      	nop
overflow_return:
  pbuf_free(p);
 801bcec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801bcee:	f004 ffc1 	bl	8020c74 <pbuf_free>
  return ERR_VAL;
 801bcf2:	f06f 0305 	mvn.w	r3, #5
}
 801bcf6:	4618      	mov	r0, r3
 801bcf8:	3740      	adds	r7, #64	; 0x40
 801bcfa:	46bd      	mov	sp, r7
 801bcfc:	bd80      	pop	{r7, pc}
 801bcfe:	bf00      	nop
 801bd00:	20016bcc 	.word	0x20016bcc
 801bd04:	0802ea00 	.word	0x0802ea00
 801bd08:	0802ea30 	.word	0x0802ea30
 801bd0c:	0802ea48 	.word	0x0802ea48
 801bd10:	2001703c 	.word	0x2001703c
 801bd14:	20016bb8 	.word	0x20016bb8

0801bd18 <dns_alloc_random_port>:

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
static struct udp_pcb *
dns_alloc_random_port(void)
{
 801bd18:	b580      	push	{r7, lr}
 801bd1a:	b084      	sub	sp, #16
 801bd1c:	af00      	add	r7, sp, #0
  err_t err;
  struct udp_pcb *pcb;

  pcb = udp_new_ip_type(IPADDR_TYPE_ANY);
 801bd1e:	202e      	movs	r0, #46	; 0x2e
 801bd20:	f00c fb0b 	bl	802833a <udp_new_ip_type>
 801bd24:	60b8      	str	r0, [r7, #8]
  if (pcb == NULL) {
 801bd26:	68bb      	ldr	r3, [r7, #8]
 801bd28:	2b00      	cmp	r3, #0
 801bd2a:	d101      	bne.n	801bd30 <dns_alloc_random_port+0x18>
    /* out of memory, have to reuse an existing pcb */
    return NULL;
 801bd2c:	2300      	movs	r3, #0
 801bd2e:	e026      	b.n	801bd7e <dns_alloc_random_port+0x66>
  }
  do {
    u16_t port = (u16_t)DNS_RAND_TXID();
 801bd30:	f010 f80e 	bl	802bd50 <rand>
 801bd34:	4603      	mov	r3, r0
 801bd36:	80fb      	strh	r3, [r7, #6]
    if (DNS_PORT_ALLOWED(port)) {
 801bd38:	88fb      	ldrh	r3, [r7, #6]
 801bd3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801bd3e:	d308      	bcc.n	801bd52 <dns_alloc_random_port+0x3a>
      err = udp_bind(pcb, IP_ANY_TYPE, port);
 801bd40:	88fb      	ldrh	r3, [r7, #6]
 801bd42:	461a      	mov	r2, r3
 801bd44:	4910      	ldr	r1, [pc, #64]	; (801bd88 <dns_alloc_random_port+0x70>)
 801bd46:	68b8      	ldr	r0, [r7, #8]
 801bd48:	f00c f9f6 	bl	8028138 <udp_bind>
 801bd4c:	4603      	mov	r3, r0
 801bd4e:	73fb      	strb	r3, [r7, #15]
 801bd50:	e001      	b.n	801bd56 <dns_alloc_random_port+0x3e>
    } else {
      /* this port is not allowed, try again */
      err = ERR_USE;
 801bd52:	23f8      	movs	r3, #248	; 0xf8
 801bd54:	73fb      	strb	r3, [r7, #15]
    }
  } while (err == ERR_USE);
 801bd56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bd5a:	f113 0f08 	cmn.w	r3, #8
 801bd5e:	d0e7      	beq.n	801bd30 <dns_alloc_random_port+0x18>
  if (err != ERR_OK) {
 801bd60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801bd64:	2b00      	cmp	r3, #0
 801bd66:	d004      	beq.n	801bd72 <dns_alloc_random_port+0x5a>
    udp_remove(pcb);
 801bd68:	68b8      	ldr	r0, [r7, #8]
 801bd6a:	f00c fa8d 	bl	8028288 <udp_remove>
    return NULL;
 801bd6e:	2300      	movs	r3, #0
 801bd70:	e005      	b.n	801bd7e <dns_alloc_random_port+0x66>
  }
  udp_recv(pcb, dns_recv, NULL);
 801bd72:	2200      	movs	r2, #0
 801bd74:	4905      	ldr	r1, [pc, #20]	; (801bd8c <dns_alloc_random_port+0x74>)
 801bd76:	68b8      	ldr	r0, [r7, #8]
 801bd78:	f00c fa66 	bl	8028248 <udp_recv>
  return pcb;
 801bd7c:	68bb      	ldr	r3, [r7, #8]
}
 801bd7e:	4618      	mov	r0, r3
 801bd80:	3710      	adds	r7, #16
 801bd82:	46bd      	mov	sp, r7
 801bd84:	bd80      	pop	{r7, pc}
 801bd86:	bf00      	nop
 801bd88:	08031c40 	.word	0x08031c40
 801bd8c:	0801c239 	.word	0x0801c239

0801bd90 <dns_alloc_pcb>:
 *
 * @return an index into dns_pcbs
 */
static u8_t
dns_alloc_pcb(void)
{
 801bd90:	b590      	push	{r4, r7, lr}
 801bd92:	b083      	sub	sp, #12
 801bd94:	af00      	add	r7, sp, #0
  u8_t i;
  u8_t idx;

  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 801bd96:	2300      	movs	r3, #0
 801bd98:	71fb      	strb	r3, [r7, #7]
 801bd9a:	e008      	b.n	801bdae <dns_alloc_pcb+0x1e>
    if (dns_pcbs[i] == NULL) {
 801bd9c:	79fb      	ldrb	r3, [r7, #7]
 801bd9e:	4a23      	ldr	r2, [pc, #140]	; (801be2c <dns_alloc_pcb+0x9c>)
 801bda0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801bda4:	2b00      	cmp	r3, #0
 801bda6:	d006      	beq.n	801bdb6 <dns_alloc_pcb+0x26>
  for (i = 0; i < DNS_MAX_SOURCE_PORTS; i++) {
 801bda8:	79fb      	ldrb	r3, [r7, #7]
 801bdaa:	3301      	adds	r3, #1
 801bdac:	71fb      	strb	r3, [r7, #7]
 801bdae:	79fb      	ldrb	r3, [r7, #7]
 801bdb0:	2b03      	cmp	r3, #3
 801bdb2:	d9f3      	bls.n	801bd9c <dns_alloc_pcb+0xc>
 801bdb4:	e000      	b.n	801bdb8 <dns_alloc_pcb+0x28>
      break;
 801bdb6:	bf00      	nop
    }
  }
  if (i < DNS_MAX_SOURCE_PORTS) {
 801bdb8:	79fb      	ldrb	r3, [r7, #7]
 801bdba:	2b03      	cmp	r3, #3
 801bdbc:	d811      	bhi.n	801bde2 <dns_alloc_pcb+0x52>
    dns_pcbs[i] = dns_alloc_random_port();
 801bdbe:	79fc      	ldrb	r4, [r7, #7]
 801bdc0:	f7ff ffaa 	bl	801bd18 <dns_alloc_random_port>
 801bdc4:	4602      	mov	r2, r0
 801bdc6:	4b19      	ldr	r3, [pc, #100]	; (801be2c <dns_alloc_pcb+0x9c>)
 801bdc8:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    if (dns_pcbs[i] != NULL) {
 801bdcc:	79fb      	ldrb	r3, [r7, #7]
 801bdce:	4a17      	ldr	r2, [pc, #92]	; (801be2c <dns_alloc_pcb+0x9c>)
 801bdd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801bdd4:	2b00      	cmp	r3, #0
 801bdd6:	d004      	beq.n	801bde2 <dns_alloc_pcb+0x52>
      /* succeeded */
      dns_last_pcb_idx = i;
 801bdd8:	4a15      	ldr	r2, [pc, #84]	; (801be30 <dns_alloc_pcb+0xa0>)
 801bdda:	79fb      	ldrb	r3, [r7, #7]
 801bddc:	7013      	strb	r3, [r2, #0]
      return i;
 801bdde:	79fb      	ldrb	r3, [r7, #7]
 801bde0:	e020      	b.n	801be24 <dns_alloc_pcb+0x94>
    }
  }
  /* if we come here, creating a new UDP pcb failed, so we have to use
     an already existing one (so overflow is no issue) */
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801bde2:	2300      	movs	r3, #0
 801bde4:	71fb      	strb	r3, [r7, #7]
 801bde6:	4b12      	ldr	r3, [pc, #72]	; (801be30 <dns_alloc_pcb+0xa0>)
 801bde8:	781b      	ldrb	r3, [r3, #0]
 801bdea:	3301      	adds	r3, #1
 801bdec:	71bb      	strb	r3, [r7, #6]
 801bdee:	e015      	b.n	801be1c <dns_alloc_pcb+0x8c>
    if (idx >= DNS_MAX_SOURCE_PORTS) {
 801bdf0:	79bb      	ldrb	r3, [r7, #6]
 801bdf2:	2b03      	cmp	r3, #3
 801bdf4:	d901      	bls.n	801bdfa <dns_alloc_pcb+0x6a>
      idx = 0;
 801bdf6:	2300      	movs	r3, #0
 801bdf8:	71bb      	strb	r3, [r7, #6]
    }
    if (dns_pcbs[idx] != NULL) {
 801bdfa:	79bb      	ldrb	r3, [r7, #6]
 801bdfc:	4a0b      	ldr	r2, [pc, #44]	; (801be2c <dns_alloc_pcb+0x9c>)
 801bdfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801be02:	2b00      	cmp	r3, #0
 801be04:	d004      	beq.n	801be10 <dns_alloc_pcb+0x80>
      dns_last_pcb_idx = idx;
 801be06:	4a0a      	ldr	r2, [pc, #40]	; (801be30 <dns_alloc_pcb+0xa0>)
 801be08:	79bb      	ldrb	r3, [r7, #6]
 801be0a:	7013      	strb	r3, [r2, #0]
      return idx;
 801be0c:	79bb      	ldrb	r3, [r7, #6]
 801be0e:	e009      	b.n	801be24 <dns_alloc_pcb+0x94>
  for (i = 0, idx = (u8_t)(dns_last_pcb_idx + 1); i < DNS_MAX_SOURCE_PORTS; i++, idx++) {
 801be10:	79fb      	ldrb	r3, [r7, #7]
 801be12:	3301      	adds	r3, #1
 801be14:	71fb      	strb	r3, [r7, #7]
 801be16:	79bb      	ldrb	r3, [r7, #6]
 801be18:	3301      	adds	r3, #1
 801be1a:	71bb      	strb	r3, [r7, #6]
 801be1c:	79fb      	ldrb	r3, [r7, #7]
 801be1e:	2b03      	cmp	r3, #3
 801be20:	d9e6      	bls.n	801bdf0 <dns_alloc_pcb+0x60>
    }
  }
  return DNS_MAX_SOURCE_PORTS;
 801be22:	2304      	movs	r3, #4
}
 801be24:	4618      	mov	r0, r3
 801be26:	370c      	adds	r7, #12
 801be28:	46bd      	mov	sp, r7
 801be2a:	bd90      	pop	{r4, r7, pc}
 801be2c:	20016bb8 	.word	0x20016bb8
 801be30:	20016bc8 	.word	0x20016bc8

0801be34 <dns_call_found>:
 * @param idx dns table index of the entry that is resolved or removed
 * @param addr IP address for the hostname (or NULL on error or memory shortage)
 */
static void
dns_call_found(u8_t idx, ip_addr_t *addr)
{
 801be34:	b590      	push	{r4, r7, lr}
 801be36:	b085      	sub	sp, #20
 801be38:	af00      	add	r7, sp, #0
 801be3a:	4603      	mov	r3, r0
 801be3c:	6039      	str	r1, [r7, #0]
 801be3e:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801be40:	2300      	movs	r3, #0
 801be42:	73fb      	strb	r3, [r7, #15]
 801be44:	e03d      	b.n	801bec2 <dns_call_found+0x8e>
    if (dns_requests[i].found && (dns_requests[i].dns_table_idx == idx)) {
 801be46:	7bfa      	ldrb	r2, [r7, #15]
 801be48:	4957      	ldr	r1, [pc, #348]	; (801bfa8 <dns_call_found+0x174>)
 801be4a:	4613      	mov	r3, r2
 801be4c:	005b      	lsls	r3, r3, #1
 801be4e:	4413      	add	r3, r2
 801be50:	009b      	lsls	r3, r3, #2
 801be52:	440b      	add	r3, r1
 801be54:	681b      	ldr	r3, [r3, #0]
 801be56:	2b00      	cmp	r3, #0
 801be58:	d030      	beq.n	801bebc <dns_call_found+0x88>
 801be5a:	7bfa      	ldrb	r2, [r7, #15]
 801be5c:	4952      	ldr	r1, [pc, #328]	; (801bfa8 <dns_call_found+0x174>)
 801be5e:	4613      	mov	r3, r2
 801be60:	005b      	lsls	r3, r3, #1
 801be62:	4413      	add	r3, r2
 801be64:	009b      	lsls	r3, r3, #2
 801be66:	440b      	add	r3, r1
 801be68:	3308      	adds	r3, #8
 801be6a:	781b      	ldrb	r3, [r3, #0]
 801be6c:	79fa      	ldrb	r2, [r7, #7]
 801be6e:	429a      	cmp	r2, r3
 801be70:	d124      	bne.n	801bebc <dns_call_found+0x88>
      (*dns_requests[i].found)(dns_table[idx].name, addr, dns_requests[i].arg);
 801be72:	7bfa      	ldrb	r2, [r7, #15]
 801be74:	494c      	ldr	r1, [pc, #304]	; (801bfa8 <dns_call_found+0x174>)
 801be76:	4613      	mov	r3, r2
 801be78:	005b      	lsls	r3, r3, #1
 801be7a:	4413      	add	r3, r2
 801be7c:	009b      	lsls	r3, r3, #2
 801be7e:	440b      	add	r3, r1
 801be80:	681c      	ldr	r4, [r3, #0]
 801be82:	79fa      	ldrb	r2, [r7, #7]
 801be84:	4613      	mov	r3, r2
 801be86:	011b      	lsls	r3, r3, #4
 801be88:	4413      	add	r3, r2
 801be8a:	011b      	lsls	r3, r3, #4
 801be8c:	3310      	adds	r3, #16
 801be8e:	4a47      	ldr	r2, [pc, #284]	; (801bfac <dns_call_found+0x178>)
 801be90:	1898      	adds	r0, r3, r2
 801be92:	7bfa      	ldrb	r2, [r7, #15]
 801be94:	4944      	ldr	r1, [pc, #272]	; (801bfa8 <dns_call_found+0x174>)
 801be96:	4613      	mov	r3, r2
 801be98:	005b      	lsls	r3, r3, #1
 801be9a:	4413      	add	r3, r2
 801be9c:	009b      	lsls	r3, r3, #2
 801be9e:	440b      	add	r3, r1
 801bea0:	3304      	adds	r3, #4
 801bea2:	681b      	ldr	r3, [r3, #0]
 801bea4:	461a      	mov	r2, r3
 801bea6:	6839      	ldr	r1, [r7, #0]
 801bea8:	47a0      	blx	r4
      /* flush this entry */
      dns_requests[i].found = NULL;
 801beaa:	7bfa      	ldrb	r2, [r7, #15]
 801beac:	493e      	ldr	r1, [pc, #248]	; (801bfa8 <dns_call_found+0x174>)
 801beae:	4613      	mov	r3, r2
 801beb0:	005b      	lsls	r3, r3, #1
 801beb2:	4413      	add	r3, r2
 801beb4:	009b      	lsls	r3, r3, #2
 801beb6:	440b      	add	r3, r1
 801beb8:	2200      	movs	r2, #0
 801beba:	601a      	str	r2, [r3, #0]
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801bebc:	7bfb      	ldrb	r3, [r7, #15]
 801bebe:	3301      	adds	r3, #1
 801bec0:	73fb      	strb	r3, [r7, #15]
 801bec2:	7bfb      	ldrb	r3, [r7, #15]
 801bec4:	2b03      	cmp	r3, #3
 801bec6:	d9be      	bls.n	801be46 <dns_call_found+0x12>
  }
  dns_requests[idx].found = NULL;
#endif
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  /* close the pcb used unless other request are using it */
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801bec8:	2300      	movs	r3, #0
 801beca:	73fb      	strb	r3, [r7, #15]
 801becc:	e031      	b.n	801bf32 <dns_call_found+0xfe>
    if (i == idx) {
 801bece:	7bfa      	ldrb	r2, [r7, #15]
 801bed0:	79fb      	ldrb	r3, [r7, #7]
 801bed2:	429a      	cmp	r2, r3
 801bed4:	d029      	beq.n	801bf2a <dns_call_found+0xf6>
      continue; /* only check other requests */
    }
    if (dns_table[i].state == DNS_STATE_ASKING) {
 801bed6:	7bfa      	ldrb	r2, [r7, #15]
 801bed8:	4934      	ldr	r1, [pc, #208]	; (801bfac <dns_call_found+0x178>)
 801beda:	4613      	mov	r3, r2
 801bedc:	011b      	lsls	r3, r3, #4
 801bede:	4413      	add	r3, r2
 801bee0:	011b      	lsls	r3, r3, #4
 801bee2:	440b      	add	r3, r1
 801bee4:	330a      	adds	r3, #10
 801bee6:	781b      	ldrb	r3, [r3, #0]
 801bee8:	2b02      	cmp	r3, #2
 801beea:	d11f      	bne.n	801bf2c <dns_call_found+0xf8>
      if (dns_table[i].pcb_idx == dns_table[idx].pcb_idx) {
 801beec:	7bfa      	ldrb	r2, [r7, #15]
 801beee:	492f      	ldr	r1, [pc, #188]	; (801bfac <dns_call_found+0x178>)
 801bef0:	4613      	mov	r3, r2
 801bef2:	011b      	lsls	r3, r3, #4
 801bef4:	4413      	add	r3, r2
 801bef6:	011b      	lsls	r3, r3, #4
 801bef8:	440b      	add	r3, r1
 801befa:	330f      	adds	r3, #15
 801befc:	7819      	ldrb	r1, [r3, #0]
 801befe:	79fa      	ldrb	r2, [r7, #7]
 801bf00:	482a      	ldr	r0, [pc, #168]	; (801bfac <dns_call_found+0x178>)
 801bf02:	4613      	mov	r3, r2
 801bf04:	011b      	lsls	r3, r3, #4
 801bf06:	4413      	add	r3, r2
 801bf08:	011b      	lsls	r3, r3, #4
 801bf0a:	4403      	add	r3, r0
 801bf0c:	330f      	adds	r3, #15
 801bf0e:	781b      	ldrb	r3, [r3, #0]
 801bf10:	4299      	cmp	r1, r3
 801bf12:	d10b      	bne.n	801bf2c <dns_call_found+0xf8>
        /* another request is still using the same pcb */
        dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 801bf14:	79fa      	ldrb	r2, [r7, #7]
 801bf16:	4925      	ldr	r1, [pc, #148]	; (801bfac <dns_call_found+0x178>)
 801bf18:	4613      	mov	r3, r2
 801bf1a:	011b      	lsls	r3, r3, #4
 801bf1c:	4413      	add	r3, r2
 801bf1e:	011b      	lsls	r3, r3, #4
 801bf20:	440b      	add	r3, r1
 801bf22:	330f      	adds	r3, #15
 801bf24:	2204      	movs	r2, #4
 801bf26:	701a      	strb	r2, [r3, #0]
        break;
 801bf28:	e006      	b.n	801bf38 <dns_call_found+0x104>
      continue; /* only check other requests */
 801bf2a:	bf00      	nop
  for (i = 0; i < DNS_MAX_REQUESTS; i++) {
 801bf2c:	7bfb      	ldrb	r3, [r7, #15]
 801bf2e:	3301      	adds	r3, #1
 801bf30:	73fb      	strb	r3, [r7, #15]
 801bf32:	7bfb      	ldrb	r3, [r7, #15]
 801bf34:	2b03      	cmp	r3, #3
 801bf36:	d9ca      	bls.n	801bece <dns_call_found+0x9a>
      }
    }
  }
  if (dns_table[idx].pcb_idx < DNS_MAX_SOURCE_PORTS) {
 801bf38:	79fa      	ldrb	r2, [r7, #7]
 801bf3a:	491c      	ldr	r1, [pc, #112]	; (801bfac <dns_call_found+0x178>)
 801bf3c:	4613      	mov	r3, r2
 801bf3e:	011b      	lsls	r3, r3, #4
 801bf40:	4413      	add	r3, r2
 801bf42:	011b      	lsls	r3, r3, #4
 801bf44:	440b      	add	r3, r1
 801bf46:	330f      	adds	r3, #15
 801bf48:	781b      	ldrb	r3, [r3, #0]
 801bf4a:	2b03      	cmp	r3, #3
 801bf4c:	d827      	bhi.n	801bf9e <dns_call_found+0x16a>
    /* if we come here, the pcb is not used any more and can be removed */
    udp_remove(dns_pcbs[dns_table[idx].pcb_idx]);
 801bf4e:	79fa      	ldrb	r2, [r7, #7]
 801bf50:	4916      	ldr	r1, [pc, #88]	; (801bfac <dns_call_found+0x178>)
 801bf52:	4613      	mov	r3, r2
 801bf54:	011b      	lsls	r3, r3, #4
 801bf56:	4413      	add	r3, r2
 801bf58:	011b      	lsls	r3, r3, #4
 801bf5a:	440b      	add	r3, r1
 801bf5c:	330f      	adds	r3, #15
 801bf5e:	781b      	ldrb	r3, [r3, #0]
 801bf60:	461a      	mov	r2, r3
 801bf62:	4b13      	ldr	r3, [pc, #76]	; (801bfb0 <dns_call_found+0x17c>)
 801bf64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bf68:	4618      	mov	r0, r3
 801bf6a:	f00c f98d 	bl	8028288 <udp_remove>
    dns_pcbs[dns_table[idx].pcb_idx] = NULL;
 801bf6e:	79fa      	ldrb	r2, [r7, #7]
 801bf70:	490e      	ldr	r1, [pc, #56]	; (801bfac <dns_call_found+0x178>)
 801bf72:	4613      	mov	r3, r2
 801bf74:	011b      	lsls	r3, r3, #4
 801bf76:	4413      	add	r3, r2
 801bf78:	011b      	lsls	r3, r3, #4
 801bf7a:	440b      	add	r3, r1
 801bf7c:	330f      	adds	r3, #15
 801bf7e:	781b      	ldrb	r3, [r3, #0]
 801bf80:	4619      	mov	r1, r3
 801bf82:	4b0b      	ldr	r3, [pc, #44]	; (801bfb0 <dns_call_found+0x17c>)
 801bf84:	2200      	movs	r2, #0
 801bf86:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    dns_table[idx].pcb_idx = DNS_MAX_SOURCE_PORTS;
 801bf8a:	79fa      	ldrb	r2, [r7, #7]
 801bf8c:	4907      	ldr	r1, [pc, #28]	; (801bfac <dns_call_found+0x178>)
 801bf8e:	4613      	mov	r3, r2
 801bf90:	011b      	lsls	r3, r3, #4
 801bf92:	4413      	add	r3, r2
 801bf94:	011b      	lsls	r3, r3, #4
 801bf96:	440b      	add	r3, r1
 801bf98:	330f      	adds	r3, #15
 801bf9a:	2204      	movs	r2, #4
 801bf9c:	701a      	strb	r2, [r3, #0]
  }
#endif
}
 801bf9e:	bf00      	nop
 801bfa0:	3714      	adds	r7, #20
 801bfa2:	46bd      	mov	sp, r7
 801bfa4:	bd90      	pop	{r4, r7, pc}
 801bfa6:	bf00      	nop
 801bfa8:	2001700c 	.word	0x2001700c
 801bfac:	20016bcc 	.word	0x20016bcc
 801bfb0:	20016bb8 	.word	0x20016bb8

0801bfb4 <dns_create_txid>:

/* Create a query transmission ID that is unique for all outstanding queries */
static u16_t
dns_create_txid(void)
{
 801bfb4:	b580      	push	{r7, lr}
 801bfb6:	b082      	sub	sp, #8
 801bfb8:	af00      	add	r7, sp, #0
  u16_t txid;
  u8_t i;

again:
  txid = (u16_t)DNS_RAND_TXID();
 801bfba:	f00f fec9 	bl	802bd50 <rand>
 801bfbe:	4603      	mov	r3, r0
 801bfc0:	80bb      	strh	r3, [r7, #4]

  /* check whether the ID is unique */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801bfc2:	2300      	movs	r3, #0
 801bfc4:	71fb      	strb	r3, [r7, #7]
 801bfc6:	e01a      	b.n	801bffe <dns_create_txid+0x4a>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801bfc8:	79fa      	ldrb	r2, [r7, #7]
 801bfca:	4911      	ldr	r1, [pc, #68]	; (801c010 <dns_create_txid+0x5c>)
 801bfcc:	4613      	mov	r3, r2
 801bfce:	011b      	lsls	r3, r3, #4
 801bfd0:	4413      	add	r3, r2
 801bfd2:	011b      	lsls	r3, r3, #4
 801bfd4:	440b      	add	r3, r1
 801bfd6:	330a      	adds	r3, #10
 801bfd8:	781b      	ldrb	r3, [r3, #0]
 801bfda:	2b02      	cmp	r3, #2
 801bfdc:	d10c      	bne.n	801bff8 <dns_create_txid+0x44>
        (dns_table[i].txid == txid)) {
 801bfde:	79fa      	ldrb	r2, [r7, #7]
 801bfe0:	490b      	ldr	r1, [pc, #44]	; (801c010 <dns_create_txid+0x5c>)
 801bfe2:	4613      	mov	r3, r2
 801bfe4:	011b      	lsls	r3, r3, #4
 801bfe6:	4413      	add	r3, r2
 801bfe8:	011b      	lsls	r3, r3, #4
 801bfea:	440b      	add	r3, r1
 801bfec:	3308      	adds	r3, #8
 801bfee:	881b      	ldrh	r3, [r3, #0]
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801bff0:	88ba      	ldrh	r2, [r7, #4]
 801bff2:	429a      	cmp	r2, r3
 801bff4:	d100      	bne.n	801bff8 <dns_create_txid+0x44>
      /* ID already used by another pending query */
      goto again;
 801bff6:	e7e0      	b.n	801bfba <dns_create_txid+0x6>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801bff8:	79fb      	ldrb	r3, [r7, #7]
 801bffa:	3301      	adds	r3, #1
 801bffc:	71fb      	strb	r3, [r7, #7]
 801bffe:	79fb      	ldrb	r3, [r7, #7]
 801c000:	2b03      	cmp	r3, #3
 801c002:	d9e1      	bls.n	801bfc8 <dns_create_txid+0x14>
    }
  }

  return txid;
 801c004:	88bb      	ldrh	r3, [r7, #4]
}
 801c006:	4618      	mov	r0, r3
 801c008:	3708      	adds	r7, #8
 801c00a:	46bd      	mov	sp, r7
 801c00c:	bd80      	pop	{r7, pc}
 801c00e:	bf00      	nop
 801c010:	20016bcc 	.word	0x20016bcc

0801c014 <dns_backupserver_available>:
/**
 * Check whether there are other backup DNS servers available to try
 */
static u8_t
dns_backupserver_available(struct dns_table_entry *pentry)
{
 801c014:	b480      	push	{r7}
 801c016:	b085      	sub	sp, #20
 801c018:	af00      	add	r7, sp, #0
 801c01a:	6078      	str	r0, [r7, #4]
  u8_t ret = 0;
 801c01c:	2300      	movs	r3, #0
 801c01e:	73fb      	strb	r3, [r7, #15]

  if (pentry) {
 801c020:	687b      	ldr	r3, [r7, #4]
 801c022:	2b00      	cmp	r3, #0
 801c024:	d00e      	beq.n	801c044 <dns_backupserver_available+0x30>
    if ((pentry->server_idx + 1 < DNS_MAX_SERVERS) && !ip_addr_isany_val(dns_servers[pentry->server_idx + 1])) {
 801c026:	687b      	ldr	r3, [r7, #4]
 801c028:	7adb      	ldrb	r3, [r3, #11]
 801c02a:	3301      	adds	r3, #1
 801c02c:	2b01      	cmp	r3, #1
 801c02e:	dc09      	bgt.n	801c044 <dns_backupserver_available+0x30>
 801c030:	687b      	ldr	r3, [r7, #4]
 801c032:	7adb      	ldrb	r3, [r3, #11]
 801c034:	3301      	adds	r3, #1
 801c036:	4a07      	ldr	r2, [pc, #28]	; (801c054 <dns_backupserver_available+0x40>)
 801c038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c03c:	2b00      	cmp	r3, #0
 801c03e:	d001      	beq.n	801c044 <dns_backupserver_available+0x30>
      ret = 1;
 801c040:	2301      	movs	r3, #1
 801c042:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 801c044:	7bfb      	ldrb	r3, [r7, #15]
}
 801c046:	4618      	mov	r0, r3
 801c048:	3714      	adds	r7, #20
 801c04a:	46bd      	mov	sp, r7
 801c04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c050:	4770      	bx	lr
 801c052:	bf00      	nop
 801c054:	2001703c 	.word	0x2001703c

0801c058 <dns_check_entry>:
 *
 * @param i index of the dns_table entry to check
 */
static void
dns_check_entry(u8_t i)
{
 801c058:	b580      	push	{r7, lr}
 801c05a:	b084      	sub	sp, #16
 801c05c:	af00      	add	r7, sp, #0
 801c05e:	4603      	mov	r3, r0
 801c060:	71fb      	strb	r3, [r7, #7]
  err_t err;
  struct dns_table_entry *entry = &dns_table[i];
 801c062:	79fa      	ldrb	r2, [r7, #7]
 801c064:	4613      	mov	r3, r2
 801c066:	011b      	lsls	r3, r3, #4
 801c068:	4413      	add	r3, r2
 801c06a:	011b      	lsls	r3, r3, #4
 801c06c:	4a48      	ldr	r2, [pc, #288]	; (801c190 <dns_check_entry+0x138>)
 801c06e:	4413      	add	r3, r2
 801c070:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("array index out of bounds", i < DNS_TABLE_SIZE);
 801c072:	79fb      	ldrb	r3, [r7, #7]
 801c074:	2b03      	cmp	r3, #3
 801c076:	d906      	bls.n	801c086 <dns_check_entry+0x2e>
 801c078:	4b46      	ldr	r3, [pc, #280]	; (801c194 <dns_check_entry+0x13c>)
 801c07a:	f240 421c 	movw	r2, #1052	; 0x41c
 801c07e:	4946      	ldr	r1, [pc, #280]	; (801c198 <dns_check_entry+0x140>)
 801c080:	4846      	ldr	r0, [pc, #280]	; (801c19c <dns_check_entry+0x144>)
 801c082:	f00f fe4d 	bl	802bd20 <iprintf>

  switch (entry->state) {
 801c086:	68fb      	ldr	r3, [r7, #12]
 801c088:	7a9b      	ldrb	r3, [r3, #10]
 801c08a:	2b03      	cmp	r3, #3
 801c08c:	d86f      	bhi.n	801c16e <dns_check_entry+0x116>
 801c08e:	a201      	add	r2, pc, #4	; (adr r2, 801c094 <dns_check_entry+0x3c>)
 801c090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c094:	0801c17f 	.word	0x0801c17f
 801c098:	0801c0a5 	.word	0x0801c0a5
 801c09c:	0801c0d7 	.word	0x0801c0d7
 801c0a0:	0801c14d 	.word	0x0801c14d
    case DNS_STATE_NEW:
      /* initialize new entry */
      entry->txid = dns_create_txid();
 801c0a4:	f7ff ff86 	bl	801bfb4 <dns_create_txid>
 801c0a8:	4603      	mov	r3, r0
 801c0aa:	461a      	mov	r2, r3
 801c0ac:	68fb      	ldr	r3, [r7, #12]
 801c0ae:	811a      	strh	r2, [r3, #8]
      entry->state = DNS_STATE_ASKING;
 801c0b0:	68fb      	ldr	r3, [r7, #12]
 801c0b2:	2202      	movs	r2, #2
 801c0b4:	729a      	strb	r2, [r3, #10]
      entry->server_idx = 0;
 801c0b6:	68fb      	ldr	r3, [r7, #12]
 801c0b8:	2200      	movs	r2, #0
 801c0ba:	72da      	strb	r2, [r3, #11]
      entry->tmr = 1;
 801c0bc:	68fb      	ldr	r3, [r7, #12]
 801c0be:	2201      	movs	r2, #1
 801c0c0:	731a      	strb	r2, [r3, #12]
      entry->retries = 0;
 801c0c2:	68fb      	ldr	r3, [r7, #12]
 801c0c4:	2200      	movs	r2, #0
 801c0c6:	735a      	strb	r2, [r3, #13]

      /* send DNS packet for this entry */
      err = dns_send(i);
 801c0c8:	79fb      	ldrb	r3, [r7, #7]
 801c0ca:	4618      	mov	r0, r3
 801c0cc:	f7ff fd34 	bl	801bb38 <dns_send>
 801c0d0:	4603      	mov	r3, r0
 801c0d2:	72fb      	strb	r3, [r7, #11]
      if (err != ERR_OK) {
        LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                    ("dns_send returned error: %s\n", lwip_strerr(err)));
      }
      break;
 801c0d4:	e058      	b.n	801c188 <dns_check_entry+0x130>
    case DNS_STATE_ASKING:
      if (--entry->tmr == 0) {
 801c0d6:	68fb      	ldr	r3, [r7, #12]
 801c0d8:	7b1b      	ldrb	r3, [r3, #12]
 801c0da:	3b01      	subs	r3, #1
 801c0dc:	b2da      	uxtb	r2, r3
 801c0de:	68fb      	ldr	r3, [r7, #12]
 801c0e0:	731a      	strb	r2, [r3, #12]
 801c0e2:	68fb      	ldr	r3, [r7, #12]
 801c0e4:	7b1b      	ldrb	r3, [r3, #12]
 801c0e6:	2b00      	cmp	r3, #0
 801c0e8:	d14b      	bne.n	801c182 <dns_check_entry+0x12a>
        if (++entry->retries == DNS_MAX_RETRIES) {
 801c0ea:	68fb      	ldr	r3, [r7, #12]
 801c0ec:	7b5b      	ldrb	r3, [r3, #13]
 801c0ee:	3301      	adds	r3, #1
 801c0f0:	b2da      	uxtb	r2, r3
 801c0f2:	68fb      	ldr	r3, [r7, #12]
 801c0f4:	735a      	strb	r2, [r3, #13]
 801c0f6:	68fb      	ldr	r3, [r7, #12]
 801c0f8:	7b5b      	ldrb	r3, [r3, #13]
 801c0fa:	2b0b      	cmp	r3, #11
 801c0fc:	d11b      	bne.n	801c136 <dns_check_entry+0xde>
          if (dns_backupserver_available(entry)
 801c0fe:	68f8      	ldr	r0, [r7, #12]
 801c100:	f7ff ff88 	bl	801c014 <dns_backupserver_available>
 801c104:	4603      	mov	r3, r0
 801c106:	2b00      	cmp	r3, #0
 801c108:	d00c      	beq.n	801c124 <dns_check_entry+0xcc>
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
              && !entry->is_mdns
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
             ) {
            /* change of server */
            entry->server_idx++;
 801c10a:	68fb      	ldr	r3, [r7, #12]
 801c10c:	7adb      	ldrb	r3, [r3, #11]
 801c10e:	3301      	adds	r3, #1
 801c110:	b2da      	uxtb	r2, r3
 801c112:	68fb      	ldr	r3, [r7, #12]
 801c114:	72da      	strb	r2, [r3, #11]
            entry->tmr = 1;
 801c116:	68fb      	ldr	r3, [r7, #12]
 801c118:	2201      	movs	r2, #1
 801c11a:	731a      	strb	r2, [r3, #12]
            entry->retries = 0;
 801c11c:	68fb      	ldr	r3, [r7, #12]
 801c11e:	2200      	movs	r2, #0
 801c120:	735a      	strb	r2, [r3, #13]
 801c122:	e00c      	b.n	801c13e <dns_check_entry+0xe6>
          } else {
            LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": timeout\n", entry->name));
            /* call specified callback function if provided */
            dns_call_found(i, NULL);
 801c124:	79fb      	ldrb	r3, [r7, #7]
 801c126:	2100      	movs	r1, #0
 801c128:	4618      	mov	r0, r3
 801c12a:	f7ff fe83 	bl	801be34 <dns_call_found>
            /* flush this entry */
            entry->state = DNS_STATE_UNUSED;
 801c12e:	68fb      	ldr	r3, [r7, #12]
 801c130:	2200      	movs	r2, #0
 801c132:	729a      	strb	r2, [r3, #10]
            break;
 801c134:	e028      	b.n	801c188 <dns_check_entry+0x130>
          }
        } else {
          /* wait longer for the next retry */
          entry->tmr = entry->retries;
 801c136:	68fb      	ldr	r3, [r7, #12]
 801c138:	7b5a      	ldrb	r2, [r3, #13]
 801c13a:	68fb      	ldr	r3, [r7, #12]
 801c13c:	731a      	strb	r2, [r3, #12]
        }

        /* send DNS packet for this entry */
        err = dns_send(i);
 801c13e:	79fb      	ldrb	r3, [r7, #7]
 801c140:	4618      	mov	r0, r3
 801c142:	f7ff fcf9 	bl	801bb38 <dns_send>
 801c146:	4603      	mov	r3, r0
 801c148:	72fb      	strb	r3, [r7, #11]
        if (err != ERR_OK) {
          LWIP_DEBUGF(DNS_DEBUG | LWIP_DBG_LEVEL_WARNING,
                      ("dns_send returned error: %s\n", lwip_strerr(err)));
        }
      }
      break;
 801c14a:	e01a      	b.n	801c182 <dns_check_entry+0x12a>
    case DNS_STATE_DONE:
      /* if the time to live is nul */
      if ((entry->ttl == 0) || (--entry->ttl == 0)) {
 801c14c:	68fb      	ldr	r3, [r7, #12]
 801c14e:	681b      	ldr	r3, [r3, #0]
 801c150:	2b00      	cmp	r3, #0
 801c152:	d008      	beq.n	801c166 <dns_check_entry+0x10e>
 801c154:	68fb      	ldr	r3, [r7, #12]
 801c156:	681b      	ldr	r3, [r3, #0]
 801c158:	1e5a      	subs	r2, r3, #1
 801c15a:	68fb      	ldr	r3, [r7, #12]
 801c15c:	601a      	str	r2, [r3, #0]
 801c15e:	68fb      	ldr	r3, [r7, #12]
 801c160:	681b      	ldr	r3, [r3, #0]
 801c162:	2b00      	cmp	r3, #0
 801c164:	d10f      	bne.n	801c186 <dns_check_entry+0x12e>
        LWIP_DEBUGF(DNS_DEBUG, ("dns_check_entry: \"%s\": flush\n", entry->name));
        /* flush this entry, there cannot be any related pending entries in this state */
        entry->state = DNS_STATE_UNUSED;
 801c166:	68fb      	ldr	r3, [r7, #12]
 801c168:	2200      	movs	r2, #0
 801c16a:	729a      	strb	r2, [r3, #10]
      }
      break;
 801c16c:	e00b      	b.n	801c186 <dns_check_entry+0x12e>
    case DNS_STATE_UNUSED:
      /* nothing to do */
      break;
    default:
      LWIP_ASSERT("unknown dns_table entry state:", 0);
 801c16e:	4b09      	ldr	r3, [pc, #36]	; (801c194 <dns_check_entry+0x13c>)
 801c170:	f240 425b 	movw	r2, #1115	; 0x45b
 801c174:	490a      	ldr	r1, [pc, #40]	; (801c1a0 <dns_check_entry+0x148>)
 801c176:	4809      	ldr	r0, [pc, #36]	; (801c19c <dns_check_entry+0x144>)
 801c178:	f00f fdd2 	bl	802bd20 <iprintf>
      break;
 801c17c:	e004      	b.n	801c188 <dns_check_entry+0x130>
      break;
 801c17e:	bf00      	nop
 801c180:	e002      	b.n	801c188 <dns_check_entry+0x130>
      break;
 801c182:	bf00      	nop
 801c184:	e000      	b.n	801c188 <dns_check_entry+0x130>
      break;
 801c186:	bf00      	nop
  }
}
 801c188:	bf00      	nop
 801c18a:	3710      	adds	r7, #16
 801c18c:	46bd      	mov	sp, r7
 801c18e:	bd80      	pop	{r7, pc}
 801c190:	20016bcc 	.word	0x20016bcc
 801c194:	0802ea00 	.word	0x0802ea00
 801c198:	0802ea70 	.word	0x0802ea70
 801c19c:	0802ea48 	.word	0x0802ea48
 801c1a0:	0802ea8c 	.word	0x0802ea8c

0801c1a4 <dns_check_entries>:
/**
 * Call dns_check_entry for each entry in dns_table - check all entries.
 */
static void
dns_check_entries(void)
{
 801c1a4:	b580      	push	{r7, lr}
 801c1a6:	b082      	sub	sp, #8
 801c1a8:	af00      	add	r7, sp, #0
  u8_t i;

  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801c1aa:	2300      	movs	r3, #0
 801c1ac:	71fb      	strb	r3, [r7, #7]
 801c1ae:	e006      	b.n	801c1be <dns_check_entries+0x1a>
    dns_check_entry(i);
 801c1b0:	79fb      	ldrb	r3, [r7, #7]
 801c1b2:	4618      	mov	r0, r3
 801c1b4:	f7ff ff50 	bl	801c058 <dns_check_entry>
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801c1b8:	79fb      	ldrb	r3, [r7, #7]
 801c1ba:	3301      	adds	r3, #1
 801c1bc:	71fb      	strb	r3, [r7, #7]
 801c1be:	79fb      	ldrb	r3, [r7, #7]
 801c1c0:	2b03      	cmp	r3, #3
 801c1c2:	d9f5      	bls.n	801c1b0 <dns_check_entries+0xc>
  }
}
 801c1c4:	bf00      	nop
 801c1c6:	3708      	adds	r7, #8
 801c1c8:	46bd      	mov	sp, r7
 801c1ca:	bd80      	pop	{r7, pc}

0801c1cc <dns_correct_response>:
/**
 * Save TTL and call dns_call_found for correct response.
 */
static void
dns_correct_response(u8_t idx, u32_t ttl)
{
 801c1cc:	b580      	push	{r7, lr}
 801c1ce:	b084      	sub	sp, #16
 801c1d0:	af00      	add	r7, sp, #0
 801c1d2:	4603      	mov	r3, r0
 801c1d4:	6039      	str	r1, [r7, #0]
 801c1d6:	71fb      	strb	r3, [r7, #7]
  struct dns_table_entry *entry = &dns_table[idx];
 801c1d8:	79fa      	ldrb	r2, [r7, #7]
 801c1da:	4613      	mov	r3, r2
 801c1dc:	011b      	lsls	r3, r3, #4
 801c1de:	4413      	add	r3, r2
 801c1e0:	011b      	lsls	r3, r3, #4
 801c1e2:	4a13      	ldr	r2, [pc, #76]	; (801c230 <dns_correct_response+0x64>)
 801c1e4:	4413      	add	r3, r2
 801c1e6:	60fb      	str	r3, [r7, #12]

  entry->state = DNS_STATE_DONE;
 801c1e8:	68fb      	ldr	r3, [r7, #12]
 801c1ea:	2203      	movs	r2, #3
 801c1ec:	729a      	strb	r2, [r3, #10]
  LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response = ", entry->name));
  ip_addr_debug_print_val(DNS_DEBUG, entry->ipaddr);
  LWIP_DEBUGF(DNS_DEBUG, ("\n"));

  /* read the answer resource record's TTL, and maximize it if needed */
  entry->ttl = ttl;
 801c1ee:	68fb      	ldr	r3, [r7, #12]
 801c1f0:	683a      	ldr	r2, [r7, #0]
 801c1f2:	601a      	str	r2, [r3, #0]
  if (entry->ttl > DNS_MAX_TTL) {
 801c1f4:	68fb      	ldr	r3, [r7, #12]
 801c1f6:	681b      	ldr	r3, [r3, #0]
 801c1f8:	4a0e      	ldr	r2, [pc, #56]	; (801c234 <dns_correct_response+0x68>)
 801c1fa:	4293      	cmp	r3, r2
 801c1fc:	d902      	bls.n	801c204 <dns_correct_response+0x38>
    entry->ttl = DNS_MAX_TTL;
 801c1fe:	68fb      	ldr	r3, [r7, #12]
 801c200:	4a0c      	ldr	r2, [pc, #48]	; (801c234 <dns_correct_response+0x68>)
 801c202:	601a      	str	r2, [r3, #0]
  }
  dns_call_found(idx, &entry->ipaddr);
 801c204:	68fb      	ldr	r3, [r7, #12]
 801c206:	1d1a      	adds	r2, r3, #4
 801c208:	79fb      	ldrb	r3, [r7, #7]
 801c20a:	4611      	mov	r1, r2
 801c20c:	4618      	mov	r0, r3
 801c20e:	f7ff fe11 	bl	801be34 <dns_call_found>

  if (entry->ttl == 0) {
 801c212:	68fb      	ldr	r3, [r7, #12]
 801c214:	681b      	ldr	r3, [r3, #0]
 801c216:	2b00      	cmp	r3, #0
 801c218:	d106      	bne.n	801c228 <dns_correct_response+0x5c>
    /* RFC 883, page 29: "Zero values are
       interpreted to mean that the RR can only be used for the
       transaction in progress, and should not be cached."
       -> flush this entry now */
    /* entry reused during callback? */
    if (entry->state == DNS_STATE_DONE) {
 801c21a:	68fb      	ldr	r3, [r7, #12]
 801c21c:	7a9b      	ldrb	r3, [r3, #10]
 801c21e:	2b03      	cmp	r3, #3
 801c220:	d102      	bne.n	801c228 <dns_correct_response+0x5c>
      entry->state = DNS_STATE_UNUSED;
 801c222:	68fb      	ldr	r3, [r7, #12]
 801c224:	2200      	movs	r2, #0
 801c226:	729a      	strb	r2, [r3, #10]
    }
  }
}
 801c228:	bf00      	nop
 801c22a:	3710      	adds	r7, #16
 801c22c:	46bd      	mov	sp, r7
 801c22e:	bd80      	pop	{r7, pc}
 801c230:	20016bcc 	.word	0x20016bcc
 801c234:	00093a80 	.word	0x00093a80

0801c238 <dns_recv>:
/**
 * Receive input function for DNS response packets arriving for the dns UDP pcb.
 */
static void
dns_recv(void *arg, struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 801c238:	b590      	push	{r4, r7, lr}
 801c23a:	b091      	sub	sp, #68	; 0x44
 801c23c:	af00      	add	r7, sp, #0
 801c23e:	60f8      	str	r0, [r7, #12]
 801c240:	60b9      	str	r1, [r7, #8]
 801c242:	607a      	str	r2, [r7, #4]
 801c244:	603b      	str	r3, [r7, #0]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(port);

  /* is the dns message big enough ? */
  if (p->tot_len < (SIZEOF_DNS_HDR + SIZEOF_DNS_QUERY)) {
 801c246:	687b      	ldr	r3, [r7, #4]
 801c248:	891b      	ldrh	r3, [r3, #8]
 801c24a:	2b0f      	cmp	r3, #15
 801c24c:	f240 811e 	bls.w	801c48c <dns_recv+0x254>
    /* free pbuf and return */
    goto ignore_packet;
  }

  /* copy dns payload inside static buffer for processing */
  if (pbuf_copy_partial(p, &hdr, SIZEOF_DNS_HDR, 0) == SIZEOF_DNS_HDR) {
 801c250:	f107 0124 	add.w	r1, r7, #36	; 0x24
 801c254:	2300      	movs	r3, #0
 801c256:	220c      	movs	r2, #12
 801c258:	6878      	ldr	r0, [r7, #4]
 801c25a:	f004 ff11 	bl	8021080 <pbuf_copy_partial>
 801c25e:	4603      	mov	r3, r0
 801c260:	2b0c      	cmp	r3, #12
 801c262:	f040 812a 	bne.w	801c4ba <dns_recv+0x282>
    /* Match the ID in the DNS header with the name table. */
    txid = lwip_htons(hdr.id);
 801c266:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c268:	4618      	mov	r0, r3
 801c26a:	f7ff faad 	bl	801b7c8 <lwip_htons>
 801c26e:	4603      	mov	r3, r0
 801c270:	873b      	strh	r3, [r7, #56]	; 0x38
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801c272:	2300      	movs	r3, #0
 801c274:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801c278:	e102      	b.n	801c480 <dns_recv+0x248>
      struct dns_table_entry *entry = &dns_table[i];
 801c27a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 801c27e:	4613      	mov	r3, r2
 801c280:	011b      	lsls	r3, r3, #4
 801c282:	4413      	add	r3, r2
 801c284:	011b      	lsls	r3, r3, #4
 801c286:	4a90      	ldr	r2, [pc, #576]	; (801c4c8 <dns_recv+0x290>)
 801c288:	4413      	add	r3, r2
 801c28a:	637b      	str	r3, [r7, #52]	; 0x34
      if ((entry->state == DNS_STATE_ASKING) &&
 801c28c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c28e:	7a9b      	ldrb	r3, [r3, #10]
 801c290:	2b02      	cmp	r3, #2
 801c292:	f040 80f0 	bne.w	801c476 <dns_recv+0x23e>
          (entry->txid == txid)) {
 801c296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c298:	891b      	ldrh	r3, [r3, #8]
      if ((entry->state == DNS_STATE_ASKING) &&
 801c29a:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801c29c:	429a      	cmp	r2, r3
 801c29e:	f040 80ea 	bne.w	801c476 <dns_recv+0x23e>

        /* We only care about the question(s) and the answers. The authrr
           and the extrarr are simply discarded. */
        nquestions = lwip_htons(hdr.numquestions);
 801c2a2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801c2a4:	4618      	mov	r0, r3
 801c2a6:	f7ff fa8f 	bl	801b7c8 <lwip_htons>
 801c2aa:	4603      	mov	r3, r0
 801c2ac:	867b      	strh	r3, [r7, #50]	; 0x32
        nanswers   = lwip_htons(hdr.numanswers);
 801c2ae:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801c2b0:	4618      	mov	r0, r3
 801c2b2:	f7ff fa89 	bl	801b7c8 <lwip_htons>
 801c2b6:	4603      	mov	r3, r0
 801c2b8:	877b      	strh	r3, [r7, #58]	; 0x3a

        /* Check for correct response. */
        if ((hdr.flags1 & DNS_FLAG1_RESPONSE) == 0) {
 801c2ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c2be:	b25b      	sxtb	r3, r3
 801c2c0:	2b00      	cmp	r3, #0
 801c2c2:	f280 80e5 	bge.w	801c490 <dns_recv+0x258>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": not a response\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        if (nquestions != 1) {
 801c2c6:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801c2c8:	2b01      	cmp	r3, #1
 801c2ca:	f040 80e3 	bne.w	801c494 <dns_recv+0x25c>
        if (!entry->is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
        {
          /* Check whether response comes from the same network address to which the
             question was sent. (RFC 5452) */
          if (!ip_addr_cmp(addr, &dns_servers[entry->server_idx])) {
 801c2ce:	683b      	ldr	r3, [r7, #0]
 801c2d0:	681a      	ldr	r2, [r3, #0]
 801c2d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c2d4:	7adb      	ldrb	r3, [r3, #11]
 801c2d6:	4619      	mov	r1, r3
 801c2d8:	4b7c      	ldr	r3, [pc, #496]	; (801c4cc <dns_recv+0x294>)
 801c2da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801c2de:	429a      	cmp	r2, r3
 801c2e0:	f040 80da 	bne.w	801c498 <dns_recv+0x260>
          }
        }

        /* Check if the name in the "question" part match with the name in the entry and
           skip it if equal. */
        res_idx = dns_compare_name(entry->name, p, SIZEOF_DNS_HDR);
 801c2e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c2e6:	3310      	adds	r3, #16
 801c2e8:	220c      	movs	r2, #12
 801c2ea:	6879      	ldr	r1, [r7, #4]
 801c2ec:	4618      	mov	r0, r3
 801c2ee:	f7ff fb47 	bl	801b980 <dns_compare_name>
 801c2f2:	4603      	mov	r3, r0
 801c2f4:	87bb      	strh	r3, [r7, #60]	; 0x3c
        if (res_idx == 0xFFFF) {
 801c2f6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c2f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c2fc:	4293      	cmp	r3, r2
 801c2fe:	f000 80cd 	beq.w	801c49c <dns_recv+0x264>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }

        /* check if "question" part matches the request */
        if (pbuf_copy_partial(p, &qry, SIZEOF_DNS_QUERY, res_idx) != SIZEOF_DNS_QUERY) {
 801c302:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c304:	f107 0114 	add.w	r1, r7, #20
 801c308:	2204      	movs	r2, #4
 801c30a:	6878      	ldr	r0, [r7, #4]
 801c30c:	f004 feb8 	bl	8021080 <pbuf_copy_partial>
 801c310:	4603      	mov	r3, r0
 801c312:	2b04      	cmp	r3, #4
 801c314:	f040 80c4 	bne.w	801c4a0 <dns_recv+0x268>
          goto ignore_packet; /* ignore this packet */
        }
        if ((qry.cls != PP_HTONS(DNS_RRCLASS_IN)) ||
 801c318:	8afb      	ldrh	r3, [r7, #22]
 801c31a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801c31e:	f040 80cc 	bne.w	801c4ba <dns_recv+0x282>
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
            (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_A)))) {
 801c322:	8abb      	ldrh	r3, [r7, #20]
            (LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype) && (qry.type != PP_HTONS(DNS_RRTYPE_AAAA))) ||
 801c324:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801c328:	f040 80c7 	bne.w	801c4ba <dns_recv+0x282>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": response not match to query\n", entry->name));
          goto ignore_packet; /* ignore this packet */
        }
        /* skip the rest of the "question" part */
        if (res_idx + SIZEOF_DNS_QUERY > 0xFFFF) {
 801c32c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c32e:	3304      	adds	r3, #4
 801c330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c334:	f280 80b6 	bge.w	801c4a4 <dns_recv+0x26c>
          goto ignore_packet;
        }
        res_idx = (u16_t)(res_idx + SIZEOF_DNS_QUERY);
 801c338:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c33a:	3304      	adds	r3, #4
 801c33c:	87bb      	strh	r3, [r7, #60]	; 0x3c

        /* Check for error. If so, call callback to inform. */
        if (hdr.flags2 & DNS_FLAG2_ERR_MASK) {
 801c33e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c342:	f003 030f 	and.w	r3, r3, #15
 801c346:	2b00      	cmp	r3, #0
 801c348:	d078      	beq.n	801c43c <dns_recv+0x204>
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in flags\n", entry->name));

          /* if there is another backup DNS server to try
           * then don't stop the DNS request
           */
          if (dns_backupserver_available(entry)) {
 801c34a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801c34c:	f7ff fe62 	bl	801c014 <dns_backupserver_available>
 801c350:	4603      	mov	r3, r0
 801c352:	2b00      	cmp	r3, #0
 801c354:	d07a      	beq.n	801c44c <dns_recv+0x214>
            /* avoid retrying the same server */
            entry->retries = DNS_MAX_RETRIES-1;
 801c356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c358:	220a      	movs	r2, #10
 801c35a:	735a      	strb	r2, [r3, #13]
            entry->tmr     = 1;
 801c35c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c35e:	2201      	movs	r2, #1
 801c360:	731a      	strb	r2, [r3, #12]

            /* contact next available server for this entry */
            dns_check_entry(i);
 801c362:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801c366:	4618      	mov	r0, r3
 801c368:	f7ff fe76 	bl	801c058 <dns_check_entry>

            goto ignore_packet;
 801c36c:	e0a5      	b.n	801c4ba <dns_recv+0x282>
          }
        } else {
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
            /* skip answer resource record's host name */
            res_idx = dns_skip_name(p, res_idx);
 801c36e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c370:	4619      	mov	r1, r3
 801c372:	6878      	ldr	r0, [r7, #4]
 801c374:	f7ff fb93 	bl	801ba9e <dns_skip_name>
 801c378:	4603      	mov	r3, r0
 801c37a:	87bb      	strh	r3, [r7, #60]	; 0x3c
            if (res_idx == 0xFFFF) {
 801c37c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c37e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c382:	4293      	cmp	r3, r2
 801c384:	f000 8090 	beq.w	801c4a8 <dns_recv+0x270>
              goto ignore_packet; /* ignore this packet */
            }

            /* Check for IP address type and Internet class. Others are discarded. */
            if (pbuf_copy_partial(p, &ans, SIZEOF_DNS_ANSWER, res_idx) != SIZEOF_DNS_ANSWER) {
 801c388:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c38a:	f107 0118 	add.w	r1, r7, #24
 801c38e:	220a      	movs	r2, #10
 801c390:	6878      	ldr	r0, [r7, #4]
 801c392:	f004 fe75 	bl	8021080 <pbuf_copy_partial>
 801c396:	4603      	mov	r3, r0
 801c398:	2b0a      	cmp	r3, #10
 801c39a:	f040 8087 	bne.w	801c4ac <dns_recv+0x274>
              goto ignore_packet; /* ignore this packet */
            }
            if (res_idx + SIZEOF_DNS_ANSWER > 0xFFFF) {
 801c39e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c3a0:	330a      	adds	r3, #10
 801c3a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c3a6:	f280 8083 	bge.w	801c4b0 <dns_recv+0x278>
              goto ignore_packet;
            }
            res_idx = (u16_t)(res_idx + SIZEOF_DNS_ANSWER);
 801c3aa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c3ac:	330a      	adds	r3, #10
 801c3ae:	87bb      	strh	r3, [r7, #60]	; 0x3c

            if (ans.cls == PP_HTONS(DNS_RRCLASS_IN)) {
 801c3b0:	8b7b      	ldrh	r3, [r7, #26]
 801c3b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801c3b6:	d12b      	bne.n	801c410 <dns_recv+0x1d8>
#if LWIP_IPV4
              if ((ans.type == PP_HTONS(DNS_RRTYPE_A)) && (ans.len == PP_HTONS(sizeof(ip4_addr_t)))) {
 801c3b8:	8b3b      	ldrh	r3, [r7, #24]
 801c3ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801c3be:	d127      	bne.n	801c410 <dns_recv+0x1d8>
 801c3c0:	8c3b      	ldrh	r3, [r7, #32]
 801c3c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801c3c6:	d123      	bne.n	801c410 <dns_recv+0x1d8>
                if (!LWIP_DNS_ADDRTYPE_IS_IPV6(entry->reqaddrtype))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
                {
                  ip4_addr_t ip4addr;
                  /* read the IP address after answer resource record's header */
                  if (pbuf_copy_partial(p, &ip4addr, sizeof(ip4_addr_t), res_idx) != sizeof(ip4_addr_t)) {
 801c3c8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c3ca:	f107 0110 	add.w	r1, r7, #16
 801c3ce:	2204      	movs	r2, #4
 801c3d0:	6878      	ldr	r0, [r7, #4]
 801c3d2:	f004 fe55 	bl	8021080 <pbuf_copy_partial>
 801c3d6:	4603      	mov	r3, r0
 801c3d8:	2b04      	cmp	r3, #4
 801c3da:	d16b      	bne.n	801c4b4 <dns_recv+0x27c>
                    goto ignore_packet; /* ignore this packet */
                  }
                  ip_addr_copy_from_ip4(dns_table[i].ipaddr, ip4addr);
 801c3dc:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 801c3e0:	6939      	ldr	r1, [r7, #16]
 801c3e2:	4839      	ldr	r0, [pc, #228]	; (801c4c8 <dns_recv+0x290>)
 801c3e4:	4613      	mov	r3, r2
 801c3e6:	011b      	lsls	r3, r3, #4
 801c3e8:	4413      	add	r3, r2
 801c3ea:	011b      	lsls	r3, r3, #4
 801c3ec:	4403      	add	r3, r0
 801c3ee:	3304      	adds	r3, #4
 801c3f0:	6019      	str	r1, [r3, #0]
                  pbuf_free(p);
 801c3f2:	6878      	ldr	r0, [r7, #4]
 801c3f4:	f004 fc3e 	bl	8020c74 <pbuf_free>
                  /* handle correct response */
                  dns_correct_response(i, lwip_ntohl(ans.ttl));
 801c3f8:	69fb      	ldr	r3, [r7, #28]
 801c3fa:	4618      	mov	r0, r3
 801c3fc:	f7ff f9f9 	bl	801b7f2 <lwip_htonl>
 801c400:	4602      	mov	r2, r0
 801c402:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801c406:	4611      	mov	r1, r2
 801c408:	4618      	mov	r0, r3
 801c40a:	f7ff fedf 	bl	801c1cc <dns_correct_response>
 801c40e:	e058      	b.n	801c4c2 <dns_recv+0x28a>
                }
              }
#endif /* LWIP_IPV6 */
            }
            /* skip this answer */
            if ((int)(res_idx + lwip_htons(ans.len)) > 0xFFFF) {
 801c410:	8fbc      	ldrh	r4, [r7, #60]	; 0x3c
 801c412:	8c3b      	ldrh	r3, [r7, #32]
 801c414:	4618      	mov	r0, r3
 801c416:	f7ff f9d7 	bl	801b7c8 <lwip_htons>
 801c41a:	4603      	mov	r3, r0
 801c41c:	4423      	add	r3, r4
 801c41e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c422:	da49      	bge.n	801c4b8 <dns_recv+0x280>
              goto ignore_packet; /* ignore this packet */
            }
            res_idx = (u16_t)(res_idx + lwip_htons(ans.len));
 801c424:	8c3b      	ldrh	r3, [r7, #32]
 801c426:	4618      	mov	r0, r3
 801c428:	f7ff f9ce 	bl	801b7c8 <lwip_htons>
 801c42c:	4603      	mov	r3, r0
 801c42e:	461a      	mov	r2, r3
 801c430:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c432:	4413      	add	r3, r2
 801c434:	87bb      	strh	r3, [r7, #60]	; 0x3c
            --nanswers;
 801c436:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c438:	3b01      	subs	r3, #1
 801c43a:	877b      	strh	r3, [r7, #58]	; 0x3a
          while ((nanswers > 0) && (res_idx < p->tot_len)) {
 801c43c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c43e:	2b00      	cmp	r3, #0
 801c440:	d004      	beq.n	801c44c <dns_recv+0x214>
 801c442:	687b      	ldr	r3, [r7, #4]
 801c444:	891b      	ldrh	r3, [r3, #8]
 801c446:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 801c448:	429a      	cmp	r2, r3
 801c44a:	d390      	bcc.n	801c36e <dns_recv+0x136>
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
          LWIP_DEBUGF(DNS_DEBUG, ("dns_recv: \"%s\": error in response\n", entry->name));
        }
        /* call callback to indicate error, clean up memory and return */
        pbuf_free(p);
 801c44c:	6878      	ldr	r0, [r7, #4]
 801c44e:	f004 fc11 	bl	8020c74 <pbuf_free>
        dns_call_found(i, NULL);
 801c452:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801c456:	2100      	movs	r1, #0
 801c458:	4618      	mov	r0, r3
 801c45a:	f7ff fceb 	bl	801be34 <dns_call_found>
        dns_table[i].state = DNS_STATE_UNUSED;
 801c45e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 801c462:	4919      	ldr	r1, [pc, #100]	; (801c4c8 <dns_recv+0x290>)
 801c464:	4613      	mov	r3, r2
 801c466:	011b      	lsls	r3, r3, #4
 801c468:	4413      	add	r3, r2
 801c46a:	011b      	lsls	r3, r3, #4
 801c46c:	440b      	add	r3, r1
 801c46e:	330a      	adds	r3, #10
 801c470:	2200      	movs	r2, #0
 801c472:	701a      	strb	r2, [r3, #0]
        return;
 801c474:	e025      	b.n	801c4c2 <dns_recv+0x28a>
    for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801c476:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801c47a:	3301      	adds	r3, #1
 801c47c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 801c480:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801c484:	2b03      	cmp	r3, #3
 801c486:	f67f aef8 	bls.w	801c27a <dns_recv+0x42>
 801c48a:	e016      	b.n	801c4ba <dns_recv+0x282>
    goto ignore_packet;
 801c48c:	bf00      	nop
 801c48e:	e014      	b.n	801c4ba <dns_recv+0x282>
          goto ignore_packet; /* ignore this packet */
 801c490:	bf00      	nop
 801c492:	e012      	b.n	801c4ba <dns_recv+0x282>
          goto ignore_packet; /* ignore this packet */
 801c494:	bf00      	nop
 801c496:	e010      	b.n	801c4ba <dns_recv+0x282>
            goto ignore_packet; /* ignore this packet */
 801c498:	bf00      	nop
 801c49a:	e00e      	b.n	801c4ba <dns_recv+0x282>
          goto ignore_packet; /* ignore this packet */
 801c49c:	bf00      	nop
 801c49e:	e00c      	b.n	801c4ba <dns_recv+0x282>
          goto ignore_packet; /* ignore this packet */
 801c4a0:	bf00      	nop
 801c4a2:	e00a      	b.n	801c4ba <dns_recv+0x282>
          goto ignore_packet;
 801c4a4:	bf00      	nop
 801c4a6:	e008      	b.n	801c4ba <dns_recv+0x282>
              goto ignore_packet; /* ignore this packet */
 801c4a8:	bf00      	nop
 801c4aa:	e006      	b.n	801c4ba <dns_recv+0x282>
              goto ignore_packet; /* ignore this packet */
 801c4ac:	bf00      	nop
 801c4ae:	e004      	b.n	801c4ba <dns_recv+0x282>
              goto ignore_packet;
 801c4b0:	bf00      	nop
 801c4b2:	e002      	b.n	801c4ba <dns_recv+0x282>
                    goto ignore_packet; /* ignore this packet */
 801c4b4:	bf00      	nop
 801c4b6:	e000      	b.n	801c4ba <dns_recv+0x282>
              goto ignore_packet; /* ignore this packet */
 801c4b8:	bf00      	nop
    }
  }

ignore_packet:
  /* deallocate memory and return */
  pbuf_free(p);
 801c4ba:	6878      	ldr	r0, [r7, #4]
 801c4bc:	f004 fbda 	bl	8020c74 <pbuf_free>
  return;
 801c4c0:	bf00      	nop
}
 801c4c2:	3744      	adds	r7, #68	; 0x44
 801c4c4:	46bd      	mov	sp, r7
 801c4c6:	bd90      	pop	{r4, r7, pc}
 801c4c8:	20016bcc 	.word	0x20016bcc
 801c4cc:	2001703c 	.word	0x2001703c

0801c4d0 <dns_enqueue>:
 * @return err_t return code.
 */
static err_t
dns_enqueue(const char *name, size_t hostnamelen, dns_found_callback found,
            void *callback_arg LWIP_DNS_ADDRTYPE_ARG(u8_t dns_addrtype) LWIP_DNS_ISMDNS_ARG(u8_t is_mdns))
{
 801c4d0:	b580      	push	{r7, lr}
 801c4d2:	b08a      	sub	sp, #40	; 0x28
 801c4d4:	af00      	add	r7, sp, #0
 801c4d6:	60f8      	str	r0, [r7, #12]
 801c4d8:	60b9      	str	r1, [r7, #8]
 801c4da:	607a      	str	r2, [r7, #4]
 801c4dc:	603b      	str	r3, [r7, #0]
  u8_t i;
  u8_t lseq, lseqi;
  struct dns_table_entry *entry = NULL;
 801c4de:	2300      	movs	r3, #0
 801c4e0:	623b      	str	r3, [r7, #32]
  struct dns_req_entry *req;

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  u8_t r;
  /* check for duplicate entries */
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801c4e2:	2300      	movs	r3, #0
 801c4e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c4e8:	e056      	b.n	801c598 <dns_enqueue+0xc8>
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801c4ea:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c4ee:	4990      	ldr	r1, [pc, #576]	; (801c730 <dns_enqueue+0x260>)
 801c4f0:	4613      	mov	r3, r2
 801c4f2:	011b      	lsls	r3, r3, #4
 801c4f4:	4413      	add	r3, r2
 801c4f6:	011b      	lsls	r3, r3, #4
 801c4f8:	440b      	add	r3, r1
 801c4fa:	330a      	adds	r3, #10
 801c4fc:	781b      	ldrb	r3, [r3, #0]
 801c4fe:	2b02      	cmp	r3, #2
 801c500:	d145      	bne.n	801c58e <dns_enqueue+0xbe>
        (lwip_strnicmp(name, dns_table[i].name, sizeof(dns_table[i].name)) == 0)) {
 801c502:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c506:	4613      	mov	r3, r2
 801c508:	011b      	lsls	r3, r3, #4
 801c50a:	4413      	add	r3, r2
 801c50c:	011b      	lsls	r3, r3, #4
 801c50e:	3310      	adds	r3, #16
 801c510:	4a87      	ldr	r2, [pc, #540]	; (801c730 <dns_enqueue+0x260>)
 801c512:	4413      	add	r3, r2
 801c514:	f44f 7280 	mov.w	r2, #256	; 0x100
 801c518:	4619      	mov	r1, r3
 801c51a:	68f8      	ldr	r0, [r7, #12]
 801c51c:	f7ff f982 	bl	801b824 <lwip_strnicmp>
 801c520:	4603      	mov	r3, r0
    if ((dns_table[i].state == DNS_STATE_ASKING) &&
 801c522:	2b00      	cmp	r3, #0
 801c524:	d133      	bne.n	801c58e <dns_enqueue+0xbe>
           for the same host should not be that common */
        continue;
      }
#endif /* LWIP_IPV4 && LWIP_IPV6 */
      /* this is a duplicate entry, find a free request entry */
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801c526:	2300      	movs	r3, #0
 801c528:	76fb      	strb	r3, [r7, #27]
 801c52a:	e02d      	b.n	801c588 <dns_enqueue+0xb8>
        if (dns_requests[r].found == 0) {
 801c52c:	7efa      	ldrb	r2, [r7, #27]
 801c52e:	4981      	ldr	r1, [pc, #516]	; (801c734 <dns_enqueue+0x264>)
 801c530:	4613      	mov	r3, r2
 801c532:	005b      	lsls	r3, r3, #1
 801c534:	4413      	add	r3, r2
 801c536:	009b      	lsls	r3, r3, #2
 801c538:	440b      	add	r3, r1
 801c53a:	681b      	ldr	r3, [r3, #0]
 801c53c:	2b00      	cmp	r3, #0
 801c53e:	d120      	bne.n	801c582 <dns_enqueue+0xb2>
          dns_requests[r].found = found;
 801c540:	7efa      	ldrb	r2, [r7, #27]
 801c542:	497c      	ldr	r1, [pc, #496]	; (801c734 <dns_enqueue+0x264>)
 801c544:	4613      	mov	r3, r2
 801c546:	005b      	lsls	r3, r3, #1
 801c548:	4413      	add	r3, r2
 801c54a:	009b      	lsls	r3, r3, #2
 801c54c:	440b      	add	r3, r1
 801c54e:	687a      	ldr	r2, [r7, #4]
 801c550:	601a      	str	r2, [r3, #0]
          dns_requests[r].arg = callback_arg;
 801c552:	7efa      	ldrb	r2, [r7, #27]
 801c554:	4977      	ldr	r1, [pc, #476]	; (801c734 <dns_enqueue+0x264>)
 801c556:	4613      	mov	r3, r2
 801c558:	005b      	lsls	r3, r3, #1
 801c55a:	4413      	add	r3, r2
 801c55c:	009b      	lsls	r3, r3, #2
 801c55e:	440b      	add	r3, r1
 801c560:	3304      	adds	r3, #4
 801c562:	683a      	ldr	r2, [r7, #0]
 801c564:	601a      	str	r2, [r3, #0]
          dns_requests[r].dns_table_idx = i;
 801c566:	7efa      	ldrb	r2, [r7, #27]
 801c568:	4972      	ldr	r1, [pc, #456]	; (801c734 <dns_enqueue+0x264>)
 801c56a:	4613      	mov	r3, r2
 801c56c:	005b      	lsls	r3, r3, #1
 801c56e:	4413      	add	r3, r2
 801c570:	009b      	lsls	r3, r3, #2
 801c572:	440b      	add	r3, r1
 801c574:	3308      	adds	r3, #8
 801c576:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c57a:	701a      	strb	r2, [r3, #0]
          LWIP_DNS_SET_ADDRTYPE(dns_requests[r].reqaddrtype, dns_addrtype);
          LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": duplicate request\n", name));
          return ERR_INPROGRESS;
 801c57c:	f06f 0304 	mvn.w	r3, #4
 801c580:	e0d1      	b.n	801c726 <dns_enqueue+0x256>
      for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801c582:	7efb      	ldrb	r3, [r7, #27]
 801c584:	3301      	adds	r3, #1
 801c586:	76fb      	strb	r3, [r7, #27]
 801c588:	7efb      	ldrb	r3, [r7, #27]
 801c58a:	2b03      	cmp	r3, #3
 801c58c:	d9ce      	bls.n	801c52c <dns_enqueue+0x5c>
  for (i = 0; i < DNS_TABLE_SIZE; i++) {
 801c58e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c592:	3301      	adds	r3, #1
 801c594:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c598:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c59c:	2b03      	cmp	r3, #3
 801c59e:	d9a4      	bls.n	801c4ea <dns_enqueue+0x1a>
  }
  /* no duplicate entries found */
#endif

  /* search an unused entry, or the oldest one */
  lseq = 0;
 801c5a0:	2300      	movs	r3, #0
 801c5a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  lseqi = DNS_TABLE_SIZE;
 801c5a6:	2304      	movs	r3, #4
 801c5a8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801c5ac:	2300      	movs	r3, #0
 801c5ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c5b2:	e027      	b.n	801c604 <dns_enqueue+0x134>
    entry = &dns_table[i];
 801c5b4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c5b8:	4613      	mov	r3, r2
 801c5ba:	011b      	lsls	r3, r3, #4
 801c5bc:	4413      	add	r3, r2
 801c5be:	011b      	lsls	r3, r3, #4
 801c5c0:	4a5b      	ldr	r2, [pc, #364]	; (801c730 <dns_enqueue+0x260>)
 801c5c2:	4413      	add	r3, r2
 801c5c4:	623b      	str	r3, [r7, #32]
    /* is it an unused entry ? */
    if (entry->state == DNS_STATE_UNUSED) {
 801c5c6:	6a3b      	ldr	r3, [r7, #32]
 801c5c8:	7a9b      	ldrb	r3, [r3, #10]
 801c5ca:	2b00      	cmp	r3, #0
 801c5cc:	d01f      	beq.n	801c60e <dns_enqueue+0x13e>
      break;
    }
    /* check if this is the oldest completed entry */
    if (entry->state == DNS_STATE_DONE) {
 801c5ce:	6a3b      	ldr	r3, [r7, #32]
 801c5d0:	7a9b      	ldrb	r3, [r3, #10]
 801c5d2:	2b03      	cmp	r3, #3
 801c5d4:	d111      	bne.n	801c5fa <dns_enqueue+0x12a>
      u8_t age = (u8_t)(dns_seqno - entry->seqno);
 801c5d6:	4b58      	ldr	r3, [pc, #352]	; (801c738 <dns_enqueue+0x268>)
 801c5d8:	781a      	ldrb	r2, [r3, #0]
 801c5da:	6a3b      	ldr	r3, [r7, #32]
 801c5dc:	7b9b      	ldrb	r3, [r3, #14]
 801c5de:	1ad3      	subs	r3, r2, r3
 801c5e0:	76bb      	strb	r3, [r7, #26]
      if (age > lseq) {
 801c5e2:	7eba      	ldrb	r2, [r7, #26]
 801c5e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801c5e8:	429a      	cmp	r2, r3
 801c5ea:	d906      	bls.n	801c5fa <dns_enqueue+0x12a>
        lseq = age;
 801c5ec:	7ebb      	ldrb	r3, [r7, #26]
 801c5ee:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        lseqi = i;
 801c5f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c5f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  for (i = 0; i < DNS_TABLE_SIZE; ++i) {
 801c5fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c5fe:	3301      	adds	r3, #1
 801c600:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c604:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c608:	2b03      	cmp	r3, #3
 801c60a:	d9d3      	bls.n	801c5b4 <dns_enqueue+0xe4>
 801c60c:	e000      	b.n	801c610 <dns_enqueue+0x140>
      break;
 801c60e:	bf00      	nop
      }
    }
  }

  /* if we don't have found an unused entry, use the oldest completed one */
  if (i == DNS_TABLE_SIZE) {
 801c610:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c614:	2b04      	cmp	r3, #4
 801c616:	d11f      	bne.n	801c658 <dns_enqueue+0x188>
    if ((lseqi >= DNS_TABLE_SIZE) || (dns_table[lseqi].state != DNS_STATE_DONE)) {
 801c618:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801c61c:	2b03      	cmp	r3, #3
 801c61e:	d80b      	bhi.n	801c638 <dns_enqueue+0x168>
 801c620:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801c624:	4942      	ldr	r1, [pc, #264]	; (801c730 <dns_enqueue+0x260>)
 801c626:	4613      	mov	r3, r2
 801c628:	011b      	lsls	r3, r3, #4
 801c62a:	4413      	add	r3, r2
 801c62c:	011b      	lsls	r3, r3, #4
 801c62e:	440b      	add	r3, r1
 801c630:	330a      	adds	r3, #10
 801c632:	781b      	ldrb	r3, [r3, #0]
 801c634:	2b03      	cmp	r3, #3
 801c636:	d002      	beq.n	801c63e <dns_enqueue+0x16e>
      /* no entry can be used now, table is full */
      LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS entries table is full\n", name));
      return ERR_MEM;
 801c638:	f04f 33ff 	mov.w	r3, #4294967295
 801c63c:	e073      	b.n	801c726 <dns_enqueue+0x256>
    } else {
      /* use the oldest completed one */
      i = lseqi;
 801c63e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801c642:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      entry = &dns_table[i];
 801c646:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c64a:	4613      	mov	r3, r2
 801c64c:	011b      	lsls	r3, r3, #4
 801c64e:	4413      	add	r3, r2
 801c650:	011b      	lsls	r3, r3, #4
 801c652:	4a37      	ldr	r2, [pc, #220]	; (801c730 <dns_enqueue+0x260>)
 801c654:	4413      	add	r3, r2
 801c656:	623b      	str	r3, [r7, #32]
    }
  }

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING) != 0)
  /* find a free request entry */
  req = NULL;
 801c658:	2300      	movs	r3, #0
 801c65a:	61fb      	str	r3, [r7, #28]
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801c65c:	2300      	movs	r3, #0
 801c65e:	76fb      	strb	r3, [r7, #27]
 801c660:	e015      	b.n	801c68e <dns_enqueue+0x1be>
    if (dns_requests[r].found == NULL) {
 801c662:	7efa      	ldrb	r2, [r7, #27]
 801c664:	4933      	ldr	r1, [pc, #204]	; (801c734 <dns_enqueue+0x264>)
 801c666:	4613      	mov	r3, r2
 801c668:	005b      	lsls	r3, r3, #1
 801c66a:	4413      	add	r3, r2
 801c66c:	009b      	lsls	r3, r3, #2
 801c66e:	440b      	add	r3, r1
 801c670:	681b      	ldr	r3, [r3, #0]
 801c672:	2b00      	cmp	r3, #0
 801c674:	d108      	bne.n	801c688 <dns_enqueue+0x1b8>
      req = &dns_requests[r];
 801c676:	7efa      	ldrb	r2, [r7, #27]
 801c678:	4613      	mov	r3, r2
 801c67a:	005b      	lsls	r3, r3, #1
 801c67c:	4413      	add	r3, r2
 801c67e:	009b      	lsls	r3, r3, #2
 801c680:	4a2c      	ldr	r2, [pc, #176]	; (801c734 <dns_enqueue+0x264>)
 801c682:	4413      	add	r3, r2
 801c684:	61fb      	str	r3, [r7, #28]
      break;
 801c686:	e005      	b.n	801c694 <dns_enqueue+0x1c4>
  for (r = 0; r < DNS_MAX_REQUESTS; r++) {
 801c688:	7efb      	ldrb	r3, [r7, #27]
 801c68a:	3301      	adds	r3, #1
 801c68c:	76fb      	strb	r3, [r7, #27]
 801c68e:	7efb      	ldrb	r3, [r7, #27]
 801c690:	2b03      	cmp	r3, #3
 801c692:	d9e6      	bls.n	801c662 <dns_enqueue+0x192>
    }
  }
  if (req == NULL) {
 801c694:	69fb      	ldr	r3, [r7, #28]
 801c696:	2b00      	cmp	r3, #0
 801c698:	d102      	bne.n	801c6a0 <dns_enqueue+0x1d0>
    /* no request entry can be used now, table is full */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": DNS request entries table is full\n", name));
    return ERR_MEM;
 801c69a:	f04f 33ff 	mov.w	r3, #4294967295
 801c69e:	e042      	b.n	801c726 <dns_enqueue+0x256>
  }
  req->dns_table_idx = i;
 801c6a0:	69fb      	ldr	r3, [r7, #28]
 801c6a2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801c6a6:	721a      	strb	r2, [r3, #8]

  /* use this entry */
  LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": use DNS entry %"U16_F"\n", name, (u16_t)(i)));

  /* fill the entry */
  entry->state = DNS_STATE_NEW;
 801c6a8:	6a3b      	ldr	r3, [r7, #32]
 801c6aa:	2201      	movs	r2, #1
 801c6ac:	729a      	strb	r2, [r3, #10]
  entry->seqno = dns_seqno;
 801c6ae:	4b22      	ldr	r3, [pc, #136]	; (801c738 <dns_enqueue+0x268>)
 801c6b0:	781a      	ldrb	r2, [r3, #0]
 801c6b2:	6a3b      	ldr	r3, [r7, #32]
 801c6b4:	739a      	strb	r2, [r3, #14]
  LWIP_DNS_SET_ADDRTYPE(entry->reqaddrtype, dns_addrtype);
  LWIP_DNS_SET_ADDRTYPE(req->reqaddrtype, dns_addrtype);
  req->found = found;
 801c6b6:	69fb      	ldr	r3, [r7, #28]
 801c6b8:	687a      	ldr	r2, [r7, #4]
 801c6ba:	601a      	str	r2, [r3, #0]
  req->arg   = callback_arg;
 801c6bc:	69fb      	ldr	r3, [r7, #28]
 801c6be:	683a      	ldr	r2, [r7, #0]
 801c6c0:	605a      	str	r2, [r3, #4]
  namelen = LWIP_MIN(hostnamelen, DNS_MAX_NAME_LENGTH - 1);
 801c6c2:	68bb      	ldr	r3, [r7, #8]
 801c6c4:	2bff      	cmp	r3, #255	; 0xff
 801c6c6:	bf28      	it	cs
 801c6c8:	23ff      	movcs	r3, #255	; 0xff
 801c6ca:	617b      	str	r3, [r7, #20]
  MEMCPY(entry->name, name, namelen);
 801c6cc:	6a3b      	ldr	r3, [r7, #32]
 801c6ce:	3310      	adds	r3, #16
 801c6d0:	697a      	ldr	r2, [r7, #20]
 801c6d2:	68f9      	ldr	r1, [r7, #12]
 801c6d4:	4618      	mov	r0, r3
 801c6d6:	f00f f89a 	bl	802b80e <memcpy>
  entry->name[namelen] = 0;
 801c6da:	6a3a      	ldr	r2, [r7, #32]
 801c6dc:	697b      	ldr	r3, [r7, #20]
 801c6de:	4413      	add	r3, r2
 801c6e0:	3310      	adds	r3, #16
 801c6e2:	2200      	movs	r2, #0
 801c6e4:	701a      	strb	r2, [r3, #0]

#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) != 0)
  entry->pcb_idx = dns_alloc_pcb();
 801c6e6:	f7ff fb53 	bl	801bd90 <dns_alloc_pcb>
 801c6ea:	4603      	mov	r3, r0
 801c6ec:	461a      	mov	r2, r3
 801c6ee:	6a3b      	ldr	r3, [r7, #32]
 801c6f0:	73da      	strb	r2, [r3, #15]
  if (entry->pcb_idx >= DNS_MAX_SOURCE_PORTS) {
 801c6f2:	6a3b      	ldr	r3, [r7, #32]
 801c6f4:	7bdb      	ldrb	r3, [r3, #15]
 801c6f6:	2b03      	cmp	r3, #3
 801c6f8:	d908      	bls.n	801c70c <dns_enqueue+0x23c>
    /* failed to get a UDP pcb */
    LWIP_DEBUGF(DNS_DEBUG, ("dns_enqueue: \"%s\": failed to allocate a pcb\n", name));
    entry->state = DNS_STATE_UNUSED;
 801c6fa:	6a3b      	ldr	r3, [r7, #32]
 801c6fc:	2200      	movs	r2, #0
 801c6fe:	729a      	strb	r2, [r3, #10]
    req->found = NULL;
 801c700:	69fb      	ldr	r3, [r7, #28]
 801c702:	2200      	movs	r2, #0
 801c704:	601a      	str	r2, [r3, #0]
    return ERR_MEM;
 801c706:	f04f 33ff 	mov.w	r3, #4294967295
 801c70a:	e00c      	b.n	801c726 <dns_enqueue+0x256>

#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  entry->is_mdns = is_mdns;
#endif

  dns_seqno++;
 801c70c:	4b0a      	ldr	r3, [pc, #40]	; (801c738 <dns_enqueue+0x268>)
 801c70e:	781b      	ldrb	r3, [r3, #0]
 801c710:	3301      	adds	r3, #1
 801c712:	b2da      	uxtb	r2, r3
 801c714:	4b08      	ldr	r3, [pc, #32]	; (801c738 <dns_enqueue+0x268>)
 801c716:	701a      	strb	r2, [r3, #0]

  /* force to send query without waiting timer */
  dns_check_entry(i);
 801c718:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c71c:	4618      	mov	r0, r3
 801c71e:	f7ff fc9b 	bl	801c058 <dns_check_entry>

  /* dns query is enqueued */
  return ERR_INPROGRESS;
 801c722:	f06f 0304 	mvn.w	r3, #4
}
 801c726:	4618      	mov	r0, r3
 801c728:	3728      	adds	r7, #40	; 0x28
 801c72a:	46bd      	mov	sp, r7
 801c72c:	bd80      	pop	{r7, pc}
 801c72e:	bf00      	nop
 801c730:	20016bcc 	.word	0x20016bcc
 801c734:	2001700c 	.word	0x2001700c
 801c738:	20016bc9 	.word	0x20016bc9

0801c73c <dns_gethostbyname>:
 * @return a err_t return code.
 */
err_t
dns_gethostbyname(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                  void *callback_arg)
{
 801c73c:	b580      	push	{r7, lr}
 801c73e:	b086      	sub	sp, #24
 801c740:	af02      	add	r7, sp, #8
 801c742:	60f8      	str	r0, [r7, #12]
 801c744:	60b9      	str	r1, [r7, #8]
 801c746:	607a      	str	r2, [r7, #4]
 801c748:	603b      	str	r3, [r7, #0]
  return dns_gethostbyname_addrtype(hostname, addr, found, callback_arg, LWIP_DNS_ADDRTYPE_DEFAULT);
 801c74a:	2300      	movs	r3, #0
 801c74c:	9300      	str	r3, [sp, #0]
 801c74e:	683b      	ldr	r3, [r7, #0]
 801c750:	687a      	ldr	r2, [r7, #4]
 801c752:	68b9      	ldr	r1, [r7, #8]
 801c754:	68f8      	ldr	r0, [r7, #12]
 801c756:	f000 f805 	bl	801c764 <dns_gethostbyname_addrtype>
 801c75a:	4603      	mov	r3, r0
}
 801c75c:	4618      	mov	r0, r3
 801c75e:	3710      	adds	r7, #16
 801c760:	46bd      	mov	sp, r7
 801c762:	bd80      	pop	{r7, pc}

0801c764 <dns_gethostbyname_addrtype>:
 *                     - LWIP_DNS_ADDRTYPE_IPV6: try to resolve IPv6 only
 */
err_t
dns_gethostbyname_addrtype(const char *hostname, ip_addr_t *addr, dns_found_callback found,
                           void *callback_arg, u8_t dns_addrtype)
{
 801c764:	b580      	push	{r7, lr}
 801c766:	b086      	sub	sp, #24
 801c768:	af00      	add	r7, sp, #0
 801c76a:	60f8      	str	r0, [r7, #12]
 801c76c:	60b9      	str	r1, [r7, #8]
 801c76e:	607a      	str	r2, [r7, #4]
 801c770:	603b      	str	r3, [r7, #0]
#if LWIP_DNS_SUPPORT_MDNS_QUERIES
  u8_t is_mdns;
#endif
  /* not initialized or no valid server yet, or invalid addr pointer
   * or invalid hostname or invalid hostname length */
  if ((addr == NULL) ||
 801c772:	68bb      	ldr	r3, [r7, #8]
 801c774:	2b00      	cmp	r3, #0
 801c776:	d006      	beq.n	801c786 <dns_gethostbyname_addrtype+0x22>
 801c778:	68fb      	ldr	r3, [r7, #12]
 801c77a:	2b00      	cmp	r3, #0
 801c77c:	d003      	beq.n	801c786 <dns_gethostbyname_addrtype+0x22>
      (!hostname) || (!hostname[0])) {
 801c77e:	68fb      	ldr	r3, [r7, #12]
 801c780:	781b      	ldrb	r3, [r3, #0]
 801c782:	2b00      	cmp	r3, #0
 801c784:	d102      	bne.n	801c78c <dns_gethostbyname_addrtype+0x28>
    return ERR_ARG;
 801c786:	f06f 030f 	mvn.w	r3, #15
 801c78a:	e029      	b.n	801c7e0 <dns_gethostbyname_addrtype+0x7c>
#if ((LWIP_DNS_SECURE & LWIP_DNS_SECURE_RAND_SRC_PORT) == 0)
  if (dns_pcbs[0] == NULL) {
    return ERR_ARG;
  }
#endif
  hostnamelen = strlen(hostname);
 801c78c:	68f8      	ldr	r0, [r7, #12]
 801c78e:	f7f3 fc61 	bl	8010054 <strlen>
 801c792:	6178      	str	r0, [r7, #20]
  if (hostnamelen >= DNS_MAX_NAME_LENGTH) {
 801c794:	697b      	ldr	r3, [r7, #20]
 801c796:	2bff      	cmp	r3, #255	; 0xff
 801c798:	d902      	bls.n	801c7a0 <dns_gethostbyname_addrtype+0x3c>
    LWIP_DEBUGF(DNS_DEBUG, ("dns_gethostbyname: name too long to resolve"));
    return ERR_ARG;
 801c79a:	f06f 030f 	mvn.w	r3, #15
 801c79e:	e01f      	b.n	801c7e0 <dns_gethostbyname_addrtype+0x7c>
    return ERR_OK;
  }
#endif /* LWIP_HAVE_LOOPIF */

  /* host name already in octet notation? set ip addr and return ERR_OK */
  if (ipaddr_aton(hostname, addr)) {
 801c7a0:	68b9      	ldr	r1, [r7, #8]
 801c7a2:	68f8      	ldr	r0, [r7, #12]
 801c7a4:	f001 fea6 	bl	801e4f4 <ip4addr_aton>
 801c7a8:	4603      	mov	r3, r0
 801c7aa:	2b00      	cmp	r3, #0
 801c7ac:	d001      	beq.n	801c7b2 <dns_gethostbyname_addrtype+0x4e>
#if LWIP_IPV4 && LWIP_IPV6
    if ((IP_IS_V6(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV4)) ||
        (IP_IS_V4(addr) && (dns_addrtype != LWIP_DNS_ADDRTYPE_IPV6)))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
    {
      return ERR_OK;
 801c7ae:	2300      	movs	r3, #0
 801c7b0:	e016      	b.n	801c7e0 <dns_gethostbyname_addrtype+0x7c>
    }
  }
  /* already have this address cached? */
  if (dns_lookup(hostname, addr LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)) == ERR_OK) {
 801c7b2:	68b9      	ldr	r1, [r7, #8]
 801c7b4:	68f8      	ldr	r0, [r7, #12]
 801c7b6:	f7ff f8a1 	bl	801b8fc <dns_lookup>
 801c7ba:	4603      	mov	r3, r0
 801c7bc:	2b00      	cmp	r3, #0
 801c7be:	d101      	bne.n	801c7c4 <dns_gethostbyname_addrtype+0x60>
    return ERR_OK;
 801c7c0:	2300      	movs	r3, #0
 801c7c2:	e00d      	b.n	801c7e0 <dns_gethostbyname_addrtype+0x7c>

  if (!is_mdns)
#endif /* LWIP_DNS_SUPPORT_MDNS_QUERIES */
  {
    /* prevent calling found callback if no server is set, return error instead */
    if (ip_addr_isany_val(dns_servers[0])) {
 801c7c4:	4b08      	ldr	r3, [pc, #32]	; (801c7e8 <dns_gethostbyname_addrtype+0x84>)
 801c7c6:	681b      	ldr	r3, [r3, #0]
 801c7c8:	2b00      	cmp	r3, #0
 801c7ca:	d102      	bne.n	801c7d2 <dns_gethostbyname_addrtype+0x6e>
      return ERR_VAL;
 801c7cc:	f06f 0305 	mvn.w	r3, #5
 801c7d0:	e006      	b.n	801c7e0 <dns_gethostbyname_addrtype+0x7c>
    }
  }

  /* queue query with specified callback */
  return dns_enqueue(hostname, hostnamelen, found, callback_arg LWIP_DNS_ADDRTYPE_ARG(dns_addrtype)
 801c7d2:	683b      	ldr	r3, [r7, #0]
 801c7d4:	687a      	ldr	r2, [r7, #4]
 801c7d6:	6979      	ldr	r1, [r7, #20]
 801c7d8:	68f8      	ldr	r0, [r7, #12]
 801c7da:	f7ff fe79 	bl	801c4d0 <dns_enqueue>
 801c7de:	4603      	mov	r3, r0
                     LWIP_DNS_ISMDNS_ARG(is_mdns));
}
 801c7e0:	4618      	mov	r0, r3
 801c7e2:	3718      	adds	r7, #24
 801c7e4:	46bd      	mov	sp, r7
 801c7e6:	bd80      	pop	{r7, pc}
 801c7e8:	2001703c 	.word	0x2001703c

0801c7ec <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801c7ec:	b580      	push	{r7, lr}
 801c7ee:	b082      	sub	sp, #8
 801c7f0:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 801c7f2:	2300      	movs	r3, #0
 801c7f4:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801c7f6:	f00b ff3f 	bl	8028678 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801c7fa:	f002 ff35 	bl	801f668 <mem_init>
  memp_init();
 801c7fe:	f003 fab9 	bl	801fd74 <memp_init>
  pbuf_init();
  netif_init();
 801c802:	f003 fb7f 	bl	801ff04 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801c806:	f00b f91d 	bl	8027a44 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801c80a:	f004 fefd 	bl	8021608 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
#endif /* LWIP_IGMP */
#if LWIP_DNS
  dns_init();
 801c80e:	f7ff f844 	bl	801b89a <dns_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801c812:	f00b f82d 	bl	8027870 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 801c816:	bf00      	nop
 801c818:	3708      	adds	r7, #8
 801c81a:	46bd      	mov	sp, r7
 801c81c:	bd80      	pop	{r7, pc}

0801c81e <autoip_restart>:
 *
 * @param netif The netif under AutoIP control
 */
static void
autoip_restart(struct netif *netif)
{
 801c81e:	b580      	push	{r7, lr}
 801c820:	b084      	sub	sp, #16
 801c822:	af00      	add	r7, sp, #0
 801c824:	6078      	str	r0, [r7, #4]
  struct autoip *autoip = netif_autoip_data(netif);
 801c826:	687b      	ldr	r3, [r7, #4]
 801c828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c82a:	60fb      	str	r3, [r7, #12]
  autoip->tried_llipaddr++;
 801c82c:	68fb      	ldr	r3, [r7, #12]
 801c82e:	7a5b      	ldrb	r3, [r3, #9]
 801c830:	3301      	adds	r3, #1
 801c832:	b2da      	uxtb	r2, r3
 801c834:	68fb      	ldr	r3, [r7, #12]
 801c836:	725a      	strb	r2, [r3, #9]
  autoip_start(netif);
 801c838:	6878      	ldr	r0, [r7, #4]
 801c83a:	f000 f8b3 	bl	801c9a4 <autoip_start>
}
 801c83e:	bf00      	nop
 801c840:	3710      	adds	r7, #16
 801c842:	46bd      	mov	sp, r7
 801c844:	bd80      	pop	{r7, pc}

0801c846 <autoip_handle_arp_conflict>:
/**
 * Handle a IP address conflict after an ARP conflict detection
 */
static void
autoip_handle_arp_conflict(struct netif *netif)
{
 801c846:	b580      	push	{r7, lr}
 801c848:	b084      	sub	sp, #16
 801c84a:	af00      	add	r7, sp, #0
 801c84c:	6078      	str	r0, [r7, #4]
  struct autoip *autoip = netif_autoip_data(netif);
 801c84e:	687b      	ldr	r3, [r7, #4]
 801c850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c852:	60fb      	str	r3, [r7, #12]
     b) allows to keep an already configured address when having only one
        conflict in 10 seconds
     We use option b) since it helps to improve the chance that one of the two
     conflicting hosts may be able to retain its address. */

  if (autoip->lastconflict > 0) {
 801c854:	68fb      	ldr	r3, [r7, #12]
 801c856:	7a1b      	ldrb	r3, [r3, #8]
 801c858:	2b00      	cmp	r3, #0
 801c85a:	d003      	beq.n	801c864 <autoip_handle_arp_conflict+0x1e>
    /* retreat, there was a conflicting ARP in the last DEFEND_INTERVAL seconds */
    LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("autoip_handle_arp_conflict(): we are defending, but in DEFEND_INTERVAL, retreating\n"));

    /* Active TCP sessions are aborted when removing the ip addresss */
    autoip_restart(netif);
 801c85c:	6878      	ldr	r0, [r7, #4]
 801c85e:	f7ff ffde 	bl	801c81e <autoip_restart>
    LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                ("autoip_handle_arp_conflict(): we are defend, send ARP Announce\n"));
    autoip_arp_announce(netif);
    autoip->lastconflict = DEFEND_INTERVAL * AUTOIP_TICKS_PER_SECOND;
  }
}
 801c862:	e005      	b.n	801c870 <autoip_handle_arp_conflict+0x2a>
    autoip_arp_announce(netif);
 801c864:	6878      	ldr	r0, [r7, #4]
 801c866:	f000 f874 	bl	801c952 <autoip_arp_announce>
    autoip->lastconflict = DEFEND_INTERVAL * AUTOIP_TICKS_PER_SECOND;
 801c86a:	68fb      	ldr	r3, [r7, #12]
 801c86c:	2264      	movs	r2, #100	; 0x64
 801c86e:	721a      	strb	r2, [r3, #8]
}
 801c870:	bf00      	nop
 801c872:	3710      	adds	r7, #16
 801c874:	46bd      	mov	sp, r7
 801c876:	bd80      	pop	{r7, pc}

0801c878 <autoip_create_addr>:
 * @param netif network interface on which create the IP-Address
 * @param ipaddr ip address to initialize
 */
static void
autoip_create_addr(struct netif *netif, ip4_addr_t *ipaddr)
{
 801c878:	b580      	push	{r7, lr}
 801c87a:	b084      	sub	sp, #16
 801c87c:	af00      	add	r7, sp, #0
 801c87e:	6078      	str	r0, [r7, #4]
 801c880:	6039      	str	r1, [r7, #0]
  struct autoip *autoip = netif_autoip_data(netif);
 801c882:	687b      	ldr	r3, [r7, #4]
 801c884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c886:	60bb      	str	r3, [r7, #8]

  /* Here we create an IP-Address out of range 169.254.1.0 to 169.254.254.255
   * compliant to RFC 3927 Section 2.1
   * We have 254 * 256 possibilities */

  u32_t addr = lwip_ntohl(LWIP_AUTOIP_CREATE_SEED_ADDR(netif));
 801c888:	687b      	ldr	r3, [r7, #4]
 801c88a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 801c88e:	461a      	mov	r2, r3
 801c890:	687b      	ldr	r3, [r7, #4]
 801c892:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801c896:	021b      	lsls	r3, r3, #8
 801c898:	431a      	orrs	r2, r3
 801c89a:	4b1e      	ldr	r3, [pc, #120]	; (801c914 <autoip_create_addr+0x9c>)
 801c89c:	4413      	add	r3, r2
 801c89e:	4618      	mov	r0, r3
 801c8a0:	f7fe ffa7 	bl	801b7f2 <lwip_htonl>
 801c8a4:	4603      	mov	r3, r0
 801c8a6:	4618      	mov	r0, r3
 801c8a8:	f7fe ffa3 	bl	801b7f2 <lwip_htonl>
 801c8ac:	60f8      	str	r0, [r7, #12]
  addr += autoip->tried_llipaddr;
 801c8ae:	68bb      	ldr	r3, [r7, #8]
 801c8b0:	7a5b      	ldrb	r3, [r3, #9]
 801c8b2:	461a      	mov	r2, r3
 801c8b4:	68fb      	ldr	r3, [r7, #12]
 801c8b6:	4413      	add	r3, r2
 801c8b8:	60fb      	str	r3, [r7, #12]
  addr = AUTOIP_NET | (addr & 0xffff);
 801c8ba:	68fb      	ldr	r3, [r7, #12]
 801c8bc:	b29a      	uxth	r2, r3
 801c8be:	4b16      	ldr	r3, [pc, #88]	; (801c918 <autoip_create_addr+0xa0>)
 801c8c0:	4313      	orrs	r3, r2
 801c8c2:	60fb      	str	r3, [r7, #12]
  /* Now, 169.254.0.0 <= addr <= 169.254.255.255 */

  if (addr < AUTOIP_RANGE_START) {
 801c8c4:	68fb      	ldr	r3, [r7, #12]
 801c8c6:	4a15      	ldr	r2, [pc, #84]	; (801c91c <autoip_create_addr+0xa4>)
 801c8c8:	4293      	cmp	r3, r2
 801c8ca:	d803      	bhi.n	801c8d4 <autoip_create_addr+0x5c>
    addr += AUTOIP_RANGE_END - AUTOIP_RANGE_START + 1;
 801c8cc:	68fb      	ldr	r3, [r7, #12]
 801c8ce:	f503 437e 	add.w	r3, r3, #65024	; 0xfe00
 801c8d2:	60fb      	str	r3, [r7, #12]
  }
  if (addr > AUTOIP_RANGE_END) {
 801c8d4:	68fb      	ldr	r3, [r7, #12]
 801c8d6:	4a12      	ldr	r2, [pc, #72]	; (801c920 <autoip_create_addr+0xa8>)
 801c8d8:	4293      	cmp	r3, r2
 801c8da:	d903      	bls.n	801c8e4 <autoip_create_addr+0x6c>
    addr -= AUTOIP_RANGE_END - AUTOIP_RANGE_START + 1;
 801c8dc:	68fb      	ldr	r3, [r7, #12]
 801c8de:	f5a3 437e 	sub.w	r3, r3, #65024	; 0xfe00
 801c8e2:	60fb      	str	r3, [r7, #12]
  }
  LWIP_ASSERT("AUTOIP address not in range", (addr >= AUTOIP_RANGE_START) &&
 801c8e4:	68fb      	ldr	r3, [r7, #12]
 801c8e6:	4a0d      	ldr	r2, [pc, #52]	; (801c91c <autoip_create_addr+0xa4>)
 801c8e8:	4293      	cmp	r3, r2
 801c8ea:	d903      	bls.n	801c8f4 <autoip_create_addr+0x7c>
 801c8ec:	68fb      	ldr	r3, [r7, #12]
 801c8ee:	4a0c      	ldr	r2, [pc, #48]	; (801c920 <autoip_create_addr+0xa8>)
 801c8f0:	4293      	cmp	r3, r2
 801c8f2:	d905      	bls.n	801c900 <autoip_create_addr+0x88>
 801c8f4:	4b0b      	ldr	r3, [pc, #44]	; (801c924 <autoip_create_addr+0xac>)
 801c8f6:	22bd      	movs	r2, #189	; 0xbd
 801c8f8:	490b      	ldr	r1, [pc, #44]	; (801c928 <autoip_create_addr+0xb0>)
 801c8fa:	480c      	ldr	r0, [pc, #48]	; (801c92c <autoip_create_addr+0xb4>)
 801c8fc:	f00f fa10 	bl	802bd20 <iprintf>
              (addr <= AUTOIP_RANGE_END));
  ip4_addr_set_u32(ipaddr, lwip_htonl(addr));
 801c900:	68f8      	ldr	r0, [r7, #12]
 801c902:	f7fe ff76 	bl	801b7f2 <lwip_htonl>
 801c906:	4602      	mov	r2, r0
 801c908:	683b      	ldr	r3, [r7, #0]
 801c90a:	601a      	str	r2, [r3, #0]

  LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
              ("autoip_create_addr(): tried_llipaddr=%"U16_F", %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
               (u16_t)(autoip->tried_llipaddr), ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr),
               ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr)));
}
 801c90c:	bf00      	nop
 801c90e:	3710      	adds	r7, #16
 801c910:	46bd      	mov	sp, r7
 801c912:	bd80      	pop	{r7, pc}
 801c914:	a9fe0100 	.word	0xa9fe0100
 801c918:	a9fe0000 	.word	0xa9fe0000
 801c91c:	a9fe00ff 	.word	0xa9fe00ff
 801c920:	a9fefeff 	.word	0xa9fefeff
 801c924:	0802eaac 	.word	0x0802eaac
 801c928:	0802eb54 	.word	0x0802eb54
 801c92c:	0802eaf4 	.word	0x0802eaf4

0801c930 <autoip_arp_probe>:
 *
 * @param netif network interface used to send the probe
 */
static err_t
autoip_arp_probe(struct netif *netif)
{
 801c930:	b580      	push	{r7, lr}
 801c932:	b084      	sub	sp, #16
 801c934:	af00      	add	r7, sp, #0
 801c936:	6078      	str	r0, [r7, #4]
  struct autoip *autoip = netif_autoip_data(netif);
 801c938:	687b      	ldr	r3, [r7, #4]
 801c93a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c93c:	60fb      	str	r3, [r7, #12]
  /* this works because netif->ip_addr is ANY */
  return etharp_request(netif, &autoip->llipaddr);
 801c93e:	68fb      	ldr	r3, [r7, #12]
 801c940:	4619      	mov	r1, r3
 801c942:	6878      	ldr	r0, [r7, #4]
 801c944:	f001 f95c 	bl	801dc00 <etharp_request>
 801c948:	4603      	mov	r3, r0
}
 801c94a:	4618      	mov	r0, r3
 801c94c:	3710      	adds	r7, #16
 801c94e:	46bd      	mov	sp, r7
 801c950:	bd80      	pop	{r7, pc}

0801c952 <autoip_arp_announce>:
 *
 * @param netif network interface used to send the announce
 */
static err_t
autoip_arp_announce(struct netif *netif)
{
 801c952:	b580      	push	{r7, lr}
 801c954:	b082      	sub	sp, #8
 801c956:	af00      	add	r7, sp, #0
 801c958:	6078      	str	r0, [r7, #4]
  return etharp_gratuitous(netif);
 801c95a:	687b      	ldr	r3, [r7, #4]
 801c95c:	3304      	adds	r3, #4
 801c95e:	4619      	mov	r1, r3
 801c960:	6878      	ldr	r0, [r7, #4]
 801c962:	f001 f94d 	bl	801dc00 <etharp_request>
 801c966:	4603      	mov	r3, r0
}
 801c968:	4618      	mov	r0, r3
 801c96a:	3708      	adds	r7, #8
 801c96c:	46bd      	mov	sp, r7
 801c96e:	bd80      	pop	{r7, pc}

0801c970 <autoip_bind>:
 *
 * @param netif network interface to configure with current LL IP-Address
 */
static err_t
autoip_bind(struct netif *netif)
{
 801c970:	b580      	push	{r7, lr}
 801c972:	b086      	sub	sp, #24
 801c974:	af00      	add	r7, sp, #0
 801c976:	6078      	str	r0, [r7, #4]
  struct autoip *autoip = netif_autoip_data(netif);
 801c978:	687b      	ldr	r3, [r7, #4]
 801c97a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c97c:	617b      	str	r3, [r7, #20]
              ("autoip_bind(netif=%p) %c%c%"U16_F" %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
               (void *)netif, netif->name[0], netif->name[1], (u16_t)netif->num,
               ip4_addr1_16(&autoip->llipaddr), ip4_addr2_16(&autoip->llipaddr),
               ip4_addr3_16(&autoip->llipaddr), ip4_addr4_16(&autoip->llipaddr)));

  IP4_ADDR(&sn_mask, 255, 255, 0, 0);
 801c97e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c982:	613b      	str	r3, [r7, #16]
  IP4_ADDR(&gw_addr, 0, 0, 0, 0);
 801c984:	2300      	movs	r3, #0
 801c986:	60fb      	str	r3, [r7, #12]

  netif_set_addr(netif, &autoip->llipaddr, &sn_mask, &gw_addr);
 801c988:	6979      	ldr	r1, [r7, #20]
 801c98a:	f107 030c 	add.w	r3, r7, #12
 801c98e:	f107 0210 	add.w	r2, r7, #16
 801c992:	6878      	ldr	r0, [r7, #4]
 801c994:	f003 fc2e 	bl	80201f4 <netif_set_addr>
  /* interface is used by routing now that an address is set */

  return ERR_OK;
 801c998:	2300      	movs	r3, #0
}
 801c99a:	4618      	mov	r0, r3
 801c99c:	3718      	adds	r7, #24
 801c99e:	46bd      	mov	sp, r7
 801c9a0:	bd80      	pop	{r7, pc}
	...

0801c9a4 <autoip_start>:
 *
 * @param netif network interface on which start the AutoIP client
 */
err_t
autoip_start(struct netif *netif)
{
 801c9a4:	b580      	push	{r7, lr}
 801c9a6:	b084      	sub	sp, #16
 801c9a8:	af00      	add	r7, sp, #0
 801c9aa:	6078      	str	r0, [r7, #4]
  struct autoip *autoip = netif_autoip_data(netif);
 801c9ac:	687b      	ldr	r3, [r7, #4]
 801c9ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801c9b0:	60fb      	str	r3, [r7, #12]
  err_t result = ERR_OK;
 801c9b2:	2300      	movs	r3, #0
 801c9b4:	72fb      	strb	r3, [r7, #11]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ERROR("netif is not up, old style port?", netif_is_up(netif), return ERR_ARG;);
 801c9b6:	687b      	ldr	r3, [r7, #4]
 801c9b8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801c9bc:	f003 0301 	and.w	r3, r3, #1
 801c9c0:	2b00      	cmp	r3, #0
 801c9c2:	d109      	bne.n	801c9d8 <autoip_start+0x34>
 801c9c4:	4b1f      	ldr	r3, [pc, #124]	; (801ca44 <autoip_start+0xa0>)
 801c9c6:	f240 1205 	movw	r2, #261	; 0x105
 801c9ca:	491f      	ldr	r1, [pc, #124]	; (801ca48 <autoip_start+0xa4>)
 801c9cc:	481f      	ldr	r0, [pc, #124]	; (801ca4c <autoip_start+0xa8>)
 801c9ce:	f00f f9a7 	bl	802bd20 <iprintf>
 801c9d2:	f06f 030f 	mvn.w	r3, #15
 801c9d6:	e030      	b.n	801ca3a <autoip_start+0x96>

  /* Set IP-Address, Netmask and Gateway to 0 to make sure that
   * ARP Packets are formed correctly
   */
  netif_set_addr(netif, IP4_ADDR_ANY4, IP4_ADDR_ANY4, IP4_ADDR_ANY4);
 801c9d8:	4b1d      	ldr	r3, [pc, #116]	; (801ca50 <autoip_start+0xac>)
 801c9da:	4a1d      	ldr	r2, [pc, #116]	; (801ca50 <autoip_start+0xac>)
 801c9dc:	491c      	ldr	r1, [pc, #112]	; (801ca50 <autoip_start+0xac>)
 801c9de:	6878      	ldr	r0, [r7, #4]
 801c9e0:	f003 fc08 	bl	80201f4 <netif_set_addr>

  LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
              ("autoip_start(netif=%p) %c%c%"U16_F"\n", (void *)netif, netif->name[0],
               netif->name[1], (u16_t)netif->num));
  if (autoip == NULL) {
 801c9e4:	68fb      	ldr	r3, [r7, #12]
 801c9e6:	2b00      	cmp	r3, #0
 801c9e8:	d10e      	bne.n	801ca08 <autoip_start+0x64>
    /* no AutoIP client attached yet? */
    LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE,
                ("autoip_start(): starting new AUTOIP client\n"));
    autoip = (struct autoip *)mem_calloc(1, sizeof(struct autoip));
 801c9ea:	210c      	movs	r1, #12
 801c9ec:	2001      	movs	r0, #1
 801c9ee:	f003 f969 	bl	801fcc4 <mem_calloc>
 801c9f2:	60f8      	str	r0, [r7, #12]
    if (autoip == NULL) {
 801c9f4:	68fb      	ldr	r3, [r7, #12]
 801c9f6:	2b00      	cmp	r3, #0
 801c9f8:	d102      	bne.n	801ca00 <autoip_start+0x5c>
      LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE,
                  ("autoip_start(): could not allocate autoip\n"));
      return ERR_MEM;
 801c9fa:	f04f 33ff 	mov.w	r3, #4294967295
 801c9fe:	e01c      	b.n	801ca3a <autoip_start+0x96>
    }
    /* store this AutoIP client in the netif */
    netif_set_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_AUTOIP, autoip);
 801ca00:	687b      	ldr	r3, [r7, #4]
 801ca02:	68fa      	ldr	r2, [r7, #12]
 801ca04:	625a      	str	r2, [r3, #36]	; 0x24
 801ca06:	e00e      	b.n	801ca26 <autoip_start+0x82>
    LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE, ("autoip_start(): allocated autoip"));
  } else {
    autoip->state = AUTOIP_STATE_OFF;
 801ca08:	68fb      	ldr	r3, [r7, #12]
 801ca0a:	2200      	movs	r2, #0
 801ca0c:	711a      	strb	r2, [r3, #4]
    autoip->ttw = 0;
 801ca0e:	68fb      	ldr	r3, [r7, #12]
 801ca10:	2200      	movs	r2, #0
 801ca12:	80da      	strh	r2, [r3, #6]
    autoip->sent_num = 0;
 801ca14:	68fb      	ldr	r3, [r7, #12]
 801ca16:	2200      	movs	r2, #0
 801ca18:	715a      	strb	r2, [r3, #5]
    ip4_addr_set_zero(&autoip->llipaddr);
 801ca1a:	68fb      	ldr	r3, [r7, #12]
 801ca1c:	2200      	movs	r2, #0
 801ca1e:	601a      	str	r2, [r3, #0]
    autoip->lastconflict = 0;
 801ca20:	68fb      	ldr	r3, [r7, #12]
 801ca22:	2200      	movs	r2, #0
 801ca24:	721a      	strb	r2, [r3, #8]
  }

  autoip_create_addr(netif, &(autoip->llipaddr));
 801ca26:	68fb      	ldr	r3, [r7, #12]
 801ca28:	4619      	mov	r1, r3
 801ca2a:	6878      	ldr	r0, [r7, #4]
 801ca2c:	f7ff ff24 	bl	801c878 <autoip_create_addr>
  autoip_start_probing(netif);
 801ca30:	6878      	ldr	r0, [r7, #4]
 801ca32:	f000 f80f 	bl	801ca54 <autoip_start_probing>

  return result;
 801ca36:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801ca3a:	4618      	mov	r0, r3
 801ca3c:	3710      	adds	r7, #16
 801ca3e:	46bd      	mov	sp, r7
 801ca40:	bd80      	pop	{r7, pc}
 801ca42:	bf00      	nop
 801ca44:	0802eaac 	.word	0x0802eaac
 801ca48:	0802eb70 	.word	0x0802eb70
 801ca4c:	0802eaf4 	.word	0x0802eaf4
 801ca50:	08031c40 	.word	0x08031c40

0801ca54 <autoip_start_probing>:

static void
autoip_start_probing(struct netif *netif)
{
 801ca54:	b480      	push	{r7}
 801ca56:	b085      	sub	sp, #20
 801ca58:	af00      	add	r7, sp, #0
 801ca5a:	6078      	str	r0, [r7, #4]
  struct autoip *autoip = netif_autoip_data(netif);
 801ca5c:	687b      	ldr	r3, [r7, #4]
 801ca5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801ca60:	60fb      	str	r3, [r7, #12]

  autoip->state = AUTOIP_STATE_PROBING;
 801ca62:	68fb      	ldr	r3, [r7, #12]
 801ca64:	2201      	movs	r2, #1
 801ca66:	711a      	strb	r2, [r3, #4]
  autoip->sent_num = 0;
 801ca68:	68fb      	ldr	r3, [r7, #12]
 801ca6a:	2200      	movs	r2, #0
 801ca6c:	715a      	strb	r2, [r3, #5]

  /* time to wait to first probe, this is randomly
   * chosen out of 0 to PROBE_WAIT seconds.
   * compliant to RFC 3927 Section 2.2.1
   */
  autoip->ttw = (u16_t)(LWIP_AUTOIP_RAND(netif) % (PROBE_WAIT * AUTOIP_TICKS_PER_SECOND));
 801ca6e:	687b      	ldr	r3, [r7, #4]
 801ca70:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801ca74:	061a      	lsls	r2, r3, #24
 801ca76:	687b      	ldr	r3, [r7, #4]
 801ca78:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ca7c:	041b      	lsls	r3, r3, #16
 801ca7e:	431a      	orrs	r2, r3
 801ca80:	687b      	ldr	r3, [r7, #4]
 801ca82:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801ca86:	021b      	lsls	r3, r3, #8
 801ca88:	4313      	orrs	r3, r2
 801ca8a:	687a      	ldr	r2, [r7, #4]
 801ca8c:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 801ca90:	4313      	orrs	r3, r2
 801ca92:	687a      	ldr	r2, [r7, #4]
 801ca94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801ca96:	2a00      	cmp	r2, #0
 801ca98:	d003      	beq.n	801caa2 <autoip_start_probing+0x4e>
 801ca9a:	687a      	ldr	r2, [r7, #4]
 801ca9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801ca9e:	7a52      	ldrb	r2, [r2, #9]
 801caa0:	e000      	b.n	801caa4 <autoip_start_probing+0x50>
 801caa2:	2200      	movs	r2, #0
 801caa4:	1899      	adds	r1, r3, r2
 801caa6:	4b0d      	ldr	r3, [pc, #52]	; (801cadc <autoip_start_probing+0x88>)
 801caa8:	fba3 2301 	umull	r2, r3, r3, r1
 801caac:	08da      	lsrs	r2, r3, #3
 801caae:	4613      	mov	r3, r2
 801cab0:	009b      	lsls	r3, r3, #2
 801cab2:	4413      	add	r3, r2
 801cab4:	005b      	lsls	r3, r3, #1
 801cab6:	1aca      	subs	r2, r1, r3
 801cab8:	b292      	uxth	r2, r2
 801caba:	68fb      	ldr	r3, [r7, #12]
 801cabc:	80da      	strh	r2, [r3, #6]
  /*
   * if we tried more then MAX_CONFLICTS we must limit our rate for
   * acquiring and probing address
   * compliant to RFC 3927 Section 2.2.1
   */
  if (autoip->tried_llipaddr > MAX_CONFLICTS) {
 801cabe:	68fb      	ldr	r3, [r7, #12]
 801cac0:	7a5b      	ldrb	r3, [r3, #9]
 801cac2:	2b0a      	cmp	r3, #10
 801cac4:	d903      	bls.n	801cace <autoip_start_probing+0x7a>
    autoip->ttw = RATE_LIMIT_INTERVAL * AUTOIP_TICKS_PER_SECOND;
 801cac6:	68fb      	ldr	r3, [r7, #12]
 801cac8:	f44f 7216 	mov.w	r2, #600	; 0x258
 801cacc:	80da      	strh	r2, [r3, #6]
  }
}
 801cace:	bf00      	nop
 801cad0:	3714      	adds	r7, #20
 801cad2:	46bd      	mov	sp, r7
 801cad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cad8:	4770      	bx	lr
 801cada:	bf00      	nop
 801cadc:	cccccccd 	.word	0xcccccccd

0801cae0 <autoip_network_changed>:
 * If there is an AutoIP address configured, take the interface down
 * and begin probing with the same address.
 */
void
autoip_network_changed(struct netif *netif)
{
 801cae0:	b580      	push	{r7, lr}
 801cae2:	b084      	sub	sp, #16
 801cae4:	af00      	add	r7, sp, #0
 801cae6:	6078      	str	r0, [r7, #4]
  struct autoip *autoip = netif_autoip_data(netif);
 801cae8:	687b      	ldr	r3, [r7, #4]
 801caea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801caec:	60fb      	str	r3, [r7, #12]

  if (autoip && (autoip->state != AUTOIP_STATE_OFF)) {
 801caee:	68fb      	ldr	r3, [r7, #12]
 801caf0:	2b00      	cmp	r3, #0
 801caf2:	d006      	beq.n	801cb02 <autoip_network_changed+0x22>
 801caf4:	68fb      	ldr	r3, [r7, #12]
 801caf6:	791b      	ldrb	r3, [r3, #4]
 801caf8:	2b00      	cmp	r3, #0
 801cafa:	d002      	beq.n	801cb02 <autoip_network_changed+0x22>
    autoip_start_probing(netif);
 801cafc:	6878      	ldr	r0, [r7, #4]
 801cafe:	f7ff ffa9 	bl	801ca54 <autoip_start_probing>
  }
}
 801cb02:	bf00      	nop
 801cb04:	3710      	adds	r7, #16
 801cb06:	46bd      	mov	sp, r7
 801cb08:	bd80      	pop	{r7, pc}
	...

0801cb0c <autoip_tmr>:
/**
 * Has to be called in loop every AUTOIP_TMR_INTERVAL milliseconds
 */
void
autoip_tmr(void)
{
 801cb0c:	b580      	push	{r7, lr}
 801cb0e:	b082      	sub	sp, #8
 801cb10:	af00      	add	r7, sp, #0
  struct netif *netif;
  /* loop through netif's */
  NETIF_FOREACH(netif) {
 801cb12:	4b51      	ldr	r3, [pc, #324]	; (801cc58 <autoip_tmr+0x14c>)
 801cb14:	681b      	ldr	r3, [r3, #0]
 801cb16:	607b      	str	r3, [r7, #4]
 801cb18:	e096      	b.n	801cc48 <autoip_tmr+0x13c>
    struct autoip *autoip = netif_autoip_data(netif);
 801cb1a:	687b      	ldr	r3, [r7, #4]
 801cb1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cb1e:	603b      	str	r3, [r7, #0]
    /* only act on AutoIP configured interfaces */
    if (autoip != NULL) {
 801cb20:	683b      	ldr	r3, [r7, #0]
 801cb22:	2b00      	cmp	r3, #0
 801cb24:	f000 808d 	beq.w	801cc42 <autoip_tmr+0x136>
      if (autoip->lastconflict > 0) {
 801cb28:	683b      	ldr	r3, [r7, #0]
 801cb2a:	7a1b      	ldrb	r3, [r3, #8]
 801cb2c:	2b00      	cmp	r3, #0
 801cb2e:	d005      	beq.n	801cb3c <autoip_tmr+0x30>
        autoip->lastconflict--;
 801cb30:	683b      	ldr	r3, [r7, #0]
 801cb32:	7a1b      	ldrb	r3, [r3, #8]
 801cb34:	3b01      	subs	r3, #1
 801cb36:	b2da      	uxtb	r2, r3
 801cb38:	683b      	ldr	r3, [r7, #0]
 801cb3a:	721a      	strb	r2, [r3, #8]

      LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE,
                  ("autoip_tmr() AutoIP-State: %"U16_F", ttw=%"U16_F"\n",
                   (u16_t)(autoip->state), autoip->ttw));

      if (autoip->ttw > 0) {
 801cb3c:	683b      	ldr	r3, [r7, #0]
 801cb3e:	88db      	ldrh	r3, [r3, #6]
 801cb40:	2b00      	cmp	r3, #0
 801cb42:	d005      	beq.n	801cb50 <autoip_tmr+0x44>
        autoip->ttw--;
 801cb44:	683b      	ldr	r3, [r7, #0]
 801cb46:	88db      	ldrh	r3, [r3, #6]
 801cb48:	3b01      	subs	r3, #1
 801cb4a:	b29a      	uxth	r2, r3
 801cb4c:	683b      	ldr	r3, [r7, #0]
 801cb4e:	80da      	strh	r2, [r3, #6]
      }

      switch (autoip->state) {
 801cb50:	683b      	ldr	r3, [r7, #0]
 801cb52:	791b      	ldrb	r3, [r3, #4]
 801cb54:	2b01      	cmp	r3, #1
 801cb56:	d002      	beq.n	801cb5e <autoip_tmr+0x52>
 801cb58:	2b02      	cmp	r3, #2
 801cb5a:	d051      	beq.n	801cc00 <autoip_tmr+0xf4>
          }
          break;

        default:
          /* nothing to do in other states */
          break;
 801cb5c:	e071      	b.n	801cc42 <autoip_tmr+0x136>
          if (autoip->ttw == 0) {
 801cb5e:	683b      	ldr	r3, [r7, #0]
 801cb60:	88db      	ldrh	r3, [r3, #6]
 801cb62:	2b00      	cmp	r3, #0
 801cb64:	d16a      	bne.n	801cc3c <autoip_tmr+0x130>
            if (autoip->sent_num >= PROBE_NUM) {
 801cb66:	683b      	ldr	r3, [r7, #0]
 801cb68:	795b      	ldrb	r3, [r3, #5]
 801cb6a:	2b02      	cmp	r3, #2
 801cb6c:	d90c      	bls.n	801cb88 <autoip_tmr+0x7c>
              autoip->state = AUTOIP_STATE_ANNOUNCING;
 801cb6e:	683b      	ldr	r3, [r7, #0]
 801cb70:	2202      	movs	r2, #2
 801cb72:	711a      	strb	r2, [r3, #4]
              autoip_bind(netif);
 801cb74:	6878      	ldr	r0, [r7, #4]
 801cb76:	f7ff fefb 	bl	801c970 <autoip_bind>
              autoip->sent_num = 1;
 801cb7a:	683b      	ldr	r3, [r7, #0]
 801cb7c:	2201      	movs	r2, #1
 801cb7e:	715a      	strb	r2, [r3, #5]
              autoip->ttw = ANNOUNCE_WAIT * AUTOIP_TICKS_PER_SECOND;
 801cb80:	683b      	ldr	r3, [r7, #0]
 801cb82:	2214      	movs	r2, #20
 801cb84:	80da      	strh	r2, [r3, #6]
          break;
 801cb86:	e059      	b.n	801cc3c <autoip_tmr+0x130>
              autoip_arp_probe(netif);
 801cb88:	6878      	ldr	r0, [r7, #4]
 801cb8a:	f7ff fed1 	bl	801c930 <autoip_arp_probe>
              autoip->sent_num++;
 801cb8e:	683b      	ldr	r3, [r7, #0]
 801cb90:	795b      	ldrb	r3, [r3, #5]
 801cb92:	3301      	adds	r3, #1
 801cb94:	b2da      	uxtb	r2, r3
 801cb96:	683b      	ldr	r3, [r7, #0]
 801cb98:	715a      	strb	r2, [r3, #5]
              if (autoip->sent_num == PROBE_NUM) {
 801cb9a:	683b      	ldr	r3, [r7, #0]
 801cb9c:	795b      	ldrb	r3, [r3, #5]
 801cb9e:	2b03      	cmp	r3, #3
 801cba0:	d103      	bne.n	801cbaa <autoip_tmr+0x9e>
                autoip->ttw = ANNOUNCE_WAIT * AUTOIP_TICKS_PER_SECOND;
 801cba2:	683b      	ldr	r3, [r7, #0]
 801cba4:	2214      	movs	r2, #20
 801cba6:	80da      	strh	r2, [r3, #6]
          break;
 801cba8:	e048      	b.n	801cc3c <autoip_tmr+0x130>
                autoip->ttw = (u16_t)((LWIP_AUTOIP_RAND(netif) %
 801cbaa:	687b      	ldr	r3, [r7, #4]
 801cbac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801cbb0:	061a      	lsls	r2, r3, #24
 801cbb2:	687b      	ldr	r3, [r7, #4]
 801cbb4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801cbb8:	041b      	lsls	r3, r3, #16
 801cbba:	431a      	orrs	r2, r3
 801cbbc:	687b      	ldr	r3, [r7, #4]
 801cbbe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801cbc2:	021b      	lsls	r3, r3, #8
 801cbc4:	4313      	orrs	r3, r2
 801cbc6:	687a      	ldr	r2, [r7, #4]
 801cbc8:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 801cbcc:	4313      	orrs	r3, r2
 801cbce:	687a      	ldr	r2, [r7, #4]
 801cbd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801cbd2:	2a00      	cmp	r2, #0
 801cbd4:	d003      	beq.n	801cbde <autoip_tmr+0xd2>
 801cbd6:	687a      	ldr	r2, [r7, #4]
 801cbd8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 801cbda:	7a52      	ldrb	r2, [r2, #9]
 801cbdc:	e000      	b.n	801cbe0 <autoip_tmr+0xd4>
 801cbde:	2200      	movs	r2, #0
 801cbe0:	1899      	adds	r1, r3, r2
 801cbe2:	4b1e      	ldr	r3, [pc, #120]	; (801cc5c <autoip_tmr+0x150>)
 801cbe4:	fba3 2301 	umull	r2, r3, r3, r1
 801cbe8:	08da      	lsrs	r2, r3, #3
 801cbea:	4613      	mov	r3, r2
 801cbec:	009b      	lsls	r3, r3, #2
 801cbee:	4413      	add	r3, r2
 801cbf0:	005b      	lsls	r3, r3, #1
 801cbf2:	1aca      	subs	r2, r1, r3
 801cbf4:	b293      	uxth	r3, r2
 801cbf6:	330a      	adds	r3, #10
 801cbf8:	b29a      	uxth	r2, r3
 801cbfa:	683b      	ldr	r3, [r7, #0]
 801cbfc:	80da      	strh	r2, [r3, #6]
          break;
 801cbfe:	e01d      	b.n	801cc3c <autoip_tmr+0x130>
          if (autoip->ttw == 0) {
 801cc00:	683b      	ldr	r3, [r7, #0]
 801cc02:	88db      	ldrh	r3, [r3, #6]
 801cc04:	2b00      	cmp	r3, #0
 801cc06:	d11b      	bne.n	801cc40 <autoip_tmr+0x134>
            autoip_arp_announce(netif);
 801cc08:	6878      	ldr	r0, [r7, #4]
 801cc0a:	f7ff fea2 	bl	801c952 <autoip_arp_announce>
            autoip->ttw = ANNOUNCE_INTERVAL * AUTOIP_TICKS_PER_SECOND;
 801cc0e:	683b      	ldr	r3, [r7, #0]
 801cc10:	2214      	movs	r2, #20
 801cc12:	80da      	strh	r2, [r3, #6]
            autoip->sent_num++;
 801cc14:	683b      	ldr	r3, [r7, #0]
 801cc16:	795b      	ldrb	r3, [r3, #5]
 801cc18:	3301      	adds	r3, #1
 801cc1a:	b2da      	uxtb	r2, r3
 801cc1c:	683b      	ldr	r3, [r7, #0]
 801cc1e:	715a      	strb	r2, [r3, #5]
            if (autoip->sent_num >= ANNOUNCE_NUM) {
 801cc20:	683b      	ldr	r3, [r7, #0]
 801cc22:	795b      	ldrb	r3, [r3, #5]
 801cc24:	2b01      	cmp	r3, #1
 801cc26:	d90b      	bls.n	801cc40 <autoip_tmr+0x134>
              autoip->state = AUTOIP_STATE_BOUND;
 801cc28:	683b      	ldr	r3, [r7, #0]
 801cc2a:	2203      	movs	r2, #3
 801cc2c:	711a      	strb	r2, [r3, #4]
              autoip->sent_num = 0;
 801cc2e:	683b      	ldr	r3, [r7, #0]
 801cc30:	2200      	movs	r2, #0
 801cc32:	715a      	strb	r2, [r3, #5]
              autoip->ttw = 0;
 801cc34:	683b      	ldr	r3, [r7, #0]
 801cc36:	2200      	movs	r2, #0
 801cc38:	80da      	strh	r2, [r3, #6]
          break;
 801cc3a:	e001      	b.n	801cc40 <autoip_tmr+0x134>
          break;
 801cc3c:	bf00      	nop
 801cc3e:	e000      	b.n	801cc42 <autoip_tmr+0x136>
          break;
 801cc40:	bf00      	nop
  NETIF_FOREACH(netif) {
 801cc42:	687b      	ldr	r3, [r7, #4]
 801cc44:	681b      	ldr	r3, [r3, #0]
 801cc46:	607b      	str	r3, [r7, #4]
 801cc48:	687b      	ldr	r3, [r7, #4]
 801cc4a:	2b00      	cmp	r3, #0
 801cc4c:	f47f af65 	bne.w	801cb1a <autoip_tmr+0xe>
      }
    }
  }
}
 801cc50:	bf00      	nop
 801cc52:	3708      	adds	r7, #8
 801cc54:	46bd      	mov	sp, r7
 801cc56:	bd80      	pop	{r7, pc}
 801cc58:	2001d54c 	.word	0x2001d54c
 801cc5c:	cccccccd 	.word	0xcccccccd

0801cc60 <autoip_arp_reply>:
 * @param netif network interface to use for autoip processing
 * @param hdr Incoming ARP packet
 */
void
autoip_arp_reply(struct netif *netif, struct etharp_hdr *hdr)
{
 801cc60:	b580      	push	{r7, lr}
 801cc62:	b088      	sub	sp, #32
 801cc64:	af00      	add	r7, sp, #0
 801cc66:	6078      	str	r0, [r7, #4]
 801cc68:	6039      	str	r1, [r7, #0]
  struct autoip *autoip = netif_autoip_data(netif);
 801cc6a:	687b      	ldr	r3, [r7, #4]
 801cc6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cc6e:	61fb      	str	r3, [r7, #28]

  LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE, ("autoip_arp_reply()\n"));
  if ((autoip != NULL) && (autoip->state != AUTOIP_STATE_OFF)) {
 801cc70:	69fb      	ldr	r3, [r7, #28]
 801cc72:	2b00      	cmp	r3, #0
 801cc74:	d049      	beq.n	801cd0a <autoip_arp_reply+0xaa>
 801cc76:	69fb      	ldr	r3, [r7, #28]
 801cc78:	791b      	ldrb	r3, [r3, #4]
 801cc7a:	2b00      	cmp	r3, #0
 801cc7c:	d045      	beq.n	801cd0a <autoip_arp_reply+0xaa>
     * when probing  ip.dst == llipaddr && hw.src != netif->hwaddr
     * we have a conflict and must solve it
     */
    ip4_addr_t sipaddr, dipaddr;
    struct eth_addr netifaddr;
    SMEMCPY(netifaddr.addr, netif->hwaddr, ETH_HWADDR_LEN);
 801cc7e:	687b      	ldr	r3, [r7, #4]
 801cc80:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801cc84:	f107 030c 	add.w	r3, r7, #12
 801cc88:	6810      	ldr	r0, [r2, #0]
 801cc8a:	6018      	str	r0, [r3, #0]
 801cc8c:	8892      	ldrh	r2, [r2, #4]
 801cc8e:	809a      	strh	r2, [r3, #4]

    /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
     * structure packing (not using structure copy which breaks strict-aliasing rules).
     */
    IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801cc90:	683b      	ldr	r3, [r7, #0]
 801cc92:	330e      	adds	r3, #14
 801cc94:	681b      	ldr	r3, [r3, #0]
 801cc96:	61bb      	str	r3, [r7, #24]
    IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801cc98:	683b      	ldr	r3, [r7, #0]
 801cc9a:	3318      	adds	r3, #24
 801cc9c:	681b      	ldr	r3, [r3, #0]
 801cc9e:	617b      	str	r3, [r7, #20]

    if (autoip->state == AUTOIP_STATE_PROBING) {
 801cca0:	69fb      	ldr	r3, [r7, #28]
 801cca2:	791b      	ldrb	r3, [r3, #4]
 801cca4:	2b01      	cmp	r3, #1
 801cca6:	d11c      	bne.n	801cce2 <autoip_arp_reply+0x82>
       * from beginning to after ANNOUNCE_WAIT
       * seconds we have a conflict if
       * ip.src == llipaddr OR
       * ip.dst == llipaddr && hw.src != own hwaddr
       */
      if ((ip4_addr_cmp(&sipaddr, &autoip->llipaddr)) ||
 801cca8:	69ba      	ldr	r2, [r7, #24]
 801ccaa:	69fb      	ldr	r3, [r7, #28]
 801ccac:	681b      	ldr	r3, [r3, #0]
 801ccae:	429a      	cmp	r2, r3
 801ccb0:	d013      	beq.n	801ccda <autoip_arp_reply+0x7a>
          (ip4_addr_isany_val(sipaddr) &&
 801ccb2:	69bb      	ldr	r3, [r7, #24]
      if ((ip4_addr_cmp(&sipaddr, &autoip->llipaddr)) ||
 801ccb4:	2b00      	cmp	r3, #0
 801ccb6:	d128      	bne.n	801cd0a <autoip_arp_reply+0xaa>
           ip4_addr_cmp(&dipaddr, &autoip->llipaddr) &&
 801ccb8:	697a      	ldr	r2, [r7, #20]
 801ccba:	69fb      	ldr	r3, [r7, #28]
 801ccbc:	681b      	ldr	r3, [r3, #0]
          (ip4_addr_isany_val(sipaddr) &&
 801ccbe:	429a      	cmp	r2, r3
 801ccc0:	d123      	bne.n	801cd0a <autoip_arp_reply+0xaa>
           !eth_addr_cmp(&netifaddr, &hdr->shwaddr))) {
 801ccc2:	683b      	ldr	r3, [r7, #0]
 801ccc4:	f103 0108 	add.w	r1, r3, #8
 801ccc8:	f107 030c 	add.w	r3, r7, #12
 801cccc:	2206      	movs	r2, #6
 801ccce:	4618      	mov	r0, r3
 801ccd0:	f00e fd8e 	bl	802b7f0 <memcmp>
 801ccd4:	4603      	mov	r3, r0
           ip4_addr_cmp(&dipaddr, &autoip->llipaddr) &&
 801ccd6:	2b00      	cmp	r3, #0
 801ccd8:	d017      	beq.n	801cd0a <autoip_arp_reply+0xaa>
        LWIP_DEBUGF(AUTOIP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE | LWIP_DBG_LEVEL_WARNING,
                    ("autoip_arp_reply(): Probe Conflict detected\n"));
        autoip_restart(netif);
 801ccda:	6878      	ldr	r0, [r7, #4]
 801ccdc:	f7ff fd9f 	bl	801c81e <autoip_restart>
                    ("autoip_arp_reply(): Conflicting ARP-Packet detected\n"));
        autoip_handle_arp_conflict(netif);
      }
    }
  }
}
 801cce0:	e013      	b.n	801cd0a <autoip_arp_reply+0xaa>
      if (ip4_addr_cmp(&sipaddr, &autoip->llipaddr) &&
 801cce2:	69ba      	ldr	r2, [r7, #24]
 801cce4:	69fb      	ldr	r3, [r7, #28]
 801cce6:	681b      	ldr	r3, [r3, #0]
 801cce8:	429a      	cmp	r2, r3
 801ccea:	d10e      	bne.n	801cd0a <autoip_arp_reply+0xaa>
          !eth_addr_cmp(&netifaddr, &hdr->shwaddr)) {
 801ccec:	683b      	ldr	r3, [r7, #0]
 801ccee:	f103 0108 	add.w	r1, r3, #8
 801ccf2:	f107 030c 	add.w	r3, r7, #12
 801ccf6:	2206      	movs	r2, #6
 801ccf8:	4618      	mov	r0, r3
 801ccfa:	f00e fd79 	bl	802b7f0 <memcmp>
 801ccfe:	4603      	mov	r3, r0
      if (ip4_addr_cmp(&sipaddr, &autoip->llipaddr) &&
 801cd00:	2b00      	cmp	r3, #0
 801cd02:	d002      	beq.n	801cd0a <autoip_arp_reply+0xaa>
        autoip_handle_arp_conflict(netif);
 801cd04:	6878      	ldr	r0, [r7, #4]
 801cd06:	f7ff fd9e 	bl	801c846 <autoip_handle_arp_conflict>
}
 801cd0a:	bf00      	nop
 801cd0c:	3720      	adds	r7, #32
 801cd0e:	46bd      	mov	sp, r7
 801cd10:	bd80      	pop	{r7, pc}

0801cd12 <autoip_accept_packet>:
  return 0;
}

u8_t
autoip_accept_packet(struct netif *netif, const ip4_addr_t *addr)
{
 801cd12:	b480      	push	{r7}
 801cd14:	b085      	sub	sp, #20
 801cd16:	af00      	add	r7, sp, #0
 801cd18:	6078      	str	r0, [r7, #4]
 801cd1a:	6039      	str	r1, [r7, #0]
  struct autoip *autoip = netif_autoip_data(netif);
 801cd1c:	687b      	ldr	r3, [r7, #4]
 801cd1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cd20:	60fb      	str	r3, [r7, #12]
  return (autoip != NULL) && ip4_addr_cmp(addr, &(autoip->llipaddr));
 801cd22:	68fb      	ldr	r3, [r7, #12]
 801cd24:	2b00      	cmp	r3, #0
 801cd26:	d007      	beq.n	801cd38 <autoip_accept_packet+0x26>
 801cd28:	683b      	ldr	r3, [r7, #0]
 801cd2a:	681a      	ldr	r2, [r3, #0]
 801cd2c:	68fb      	ldr	r3, [r7, #12]
 801cd2e:	681b      	ldr	r3, [r3, #0]
 801cd30:	429a      	cmp	r2, r3
 801cd32:	d101      	bne.n	801cd38 <autoip_accept_packet+0x26>
 801cd34:	2301      	movs	r3, #1
 801cd36:	e000      	b.n	801cd3a <autoip_accept_packet+0x28>
 801cd38:	2300      	movs	r3, #0
 801cd3a:	b2db      	uxtb	r3, r3
}
 801cd3c:	4618      	mov	r0, r3
 801cd3e:	3714      	adds	r7, #20
 801cd40:	46bd      	mov	sp, r7
 801cd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd46:	4770      	bx	lr

0801cd48 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801cd48:	b580      	push	{r7, lr}
 801cd4a:	b082      	sub	sp, #8
 801cd4c:	af00      	add	r7, sp, #0
 801cd4e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801cd50:	4915      	ldr	r1, [pc, #84]	; (801cda8 <etharp_free_entry+0x60>)
 801cd52:	687a      	ldr	r2, [r7, #4]
 801cd54:	4613      	mov	r3, r2
 801cd56:	005b      	lsls	r3, r3, #1
 801cd58:	4413      	add	r3, r2
 801cd5a:	00db      	lsls	r3, r3, #3
 801cd5c:	440b      	add	r3, r1
 801cd5e:	681b      	ldr	r3, [r3, #0]
 801cd60:	2b00      	cmp	r3, #0
 801cd62:	d013      	beq.n	801cd8c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801cd64:	4910      	ldr	r1, [pc, #64]	; (801cda8 <etharp_free_entry+0x60>)
 801cd66:	687a      	ldr	r2, [r7, #4]
 801cd68:	4613      	mov	r3, r2
 801cd6a:	005b      	lsls	r3, r3, #1
 801cd6c:	4413      	add	r3, r2
 801cd6e:	00db      	lsls	r3, r3, #3
 801cd70:	440b      	add	r3, r1
 801cd72:	681b      	ldr	r3, [r3, #0]
 801cd74:	4618      	mov	r0, r3
 801cd76:	f003 ff7d 	bl	8020c74 <pbuf_free>
    arp_table[i].q = NULL;
 801cd7a:	490b      	ldr	r1, [pc, #44]	; (801cda8 <etharp_free_entry+0x60>)
 801cd7c:	687a      	ldr	r2, [r7, #4]
 801cd7e:	4613      	mov	r3, r2
 801cd80:	005b      	lsls	r3, r3, #1
 801cd82:	4413      	add	r3, r2
 801cd84:	00db      	lsls	r3, r3, #3
 801cd86:	440b      	add	r3, r1
 801cd88:	2200      	movs	r2, #0
 801cd8a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801cd8c:	4906      	ldr	r1, [pc, #24]	; (801cda8 <etharp_free_entry+0x60>)
 801cd8e:	687a      	ldr	r2, [r7, #4]
 801cd90:	4613      	mov	r3, r2
 801cd92:	005b      	lsls	r3, r3, #1
 801cd94:	4413      	add	r3, r2
 801cd96:	00db      	lsls	r3, r3, #3
 801cd98:	440b      	add	r3, r1
 801cd9a:	3314      	adds	r3, #20
 801cd9c:	2200      	movs	r2, #0
 801cd9e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801cda0:	bf00      	nop
 801cda2:	3708      	adds	r7, #8
 801cda4:	46bd      	mov	sp, r7
 801cda6:	bd80      	pop	{r7, pc}
 801cda8:	20017044 	.word	0x20017044

0801cdac <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801cdac:	b580      	push	{r7, lr}
 801cdae:	b082      	sub	sp, #8
 801cdb0:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cdb2:	2300      	movs	r3, #0
 801cdb4:	607b      	str	r3, [r7, #4]
 801cdb6:	e096      	b.n	801cee6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801cdb8:	494f      	ldr	r1, [pc, #316]	; (801cef8 <etharp_tmr+0x14c>)
 801cdba:	687a      	ldr	r2, [r7, #4]
 801cdbc:	4613      	mov	r3, r2
 801cdbe:	005b      	lsls	r3, r3, #1
 801cdc0:	4413      	add	r3, r2
 801cdc2:	00db      	lsls	r3, r3, #3
 801cdc4:	440b      	add	r3, r1
 801cdc6:	3314      	adds	r3, #20
 801cdc8:	781b      	ldrb	r3, [r3, #0]
 801cdca:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801cdcc:	78fb      	ldrb	r3, [r7, #3]
 801cdce:	2b00      	cmp	r3, #0
 801cdd0:	f000 8086 	beq.w	801cee0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801cdd4:	4948      	ldr	r1, [pc, #288]	; (801cef8 <etharp_tmr+0x14c>)
 801cdd6:	687a      	ldr	r2, [r7, #4]
 801cdd8:	4613      	mov	r3, r2
 801cdda:	005b      	lsls	r3, r3, #1
 801cddc:	4413      	add	r3, r2
 801cdde:	00db      	lsls	r3, r3, #3
 801cde0:	440b      	add	r3, r1
 801cde2:	3312      	adds	r3, #18
 801cde4:	881b      	ldrh	r3, [r3, #0]
 801cde6:	3301      	adds	r3, #1
 801cde8:	b298      	uxth	r0, r3
 801cdea:	4943      	ldr	r1, [pc, #268]	; (801cef8 <etharp_tmr+0x14c>)
 801cdec:	687a      	ldr	r2, [r7, #4]
 801cdee:	4613      	mov	r3, r2
 801cdf0:	005b      	lsls	r3, r3, #1
 801cdf2:	4413      	add	r3, r2
 801cdf4:	00db      	lsls	r3, r3, #3
 801cdf6:	440b      	add	r3, r1
 801cdf8:	3312      	adds	r3, #18
 801cdfa:	4602      	mov	r2, r0
 801cdfc:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801cdfe:	493e      	ldr	r1, [pc, #248]	; (801cef8 <etharp_tmr+0x14c>)
 801ce00:	687a      	ldr	r2, [r7, #4]
 801ce02:	4613      	mov	r3, r2
 801ce04:	005b      	lsls	r3, r3, #1
 801ce06:	4413      	add	r3, r2
 801ce08:	00db      	lsls	r3, r3, #3
 801ce0a:	440b      	add	r3, r1
 801ce0c:	3312      	adds	r3, #18
 801ce0e:	881b      	ldrh	r3, [r3, #0]
 801ce10:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801ce14:	d215      	bcs.n	801ce42 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ce16:	4938      	ldr	r1, [pc, #224]	; (801cef8 <etharp_tmr+0x14c>)
 801ce18:	687a      	ldr	r2, [r7, #4]
 801ce1a:	4613      	mov	r3, r2
 801ce1c:	005b      	lsls	r3, r3, #1
 801ce1e:	4413      	add	r3, r2
 801ce20:	00db      	lsls	r3, r3, #3
 801ce22:	440b      	add	r3, r1
 801ce24:	3314      	adds	r3, #20
 801ce26:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801ce28:	2b01      	cmp	r3, #1
 801ce2a:	d10e      	bne.n	801ce4a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801ce2c:	4932      	ldr	r1, [pc, #200]	; (801cef8 <etharp_tmr+0x14c>)
 801ce2e:	687a      	ldr	r2, [r7, #4]
 801ce30:	4613      	mov	r3, r2
 801ce32:	005b      	lsls	r3, r3, #1
 801ce34:	4413      	add	r3, r2
 801ce36:	00db      	lsls	r3, r3, #3
 801ce38:	440b      	add	r3, r1
 801ce3a:	3312      	adds	r3, #18
 801ce3c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801ce3e:	2b04      	cmp	r3, #4
 801ce40:	d903      	bls.n	801ce4a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801ce42:	6878      	ldr	r0, [r7, #4]
 801ce44:	f7ff ff80 	bl	801cd48 <etharp_free_entry>
 801ce48:	e04a      	b.n	801cee0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801ce4a:	492b      	ldr	r1, [pc, #172]	; (801cef8 <etharp_tmr+0x14c>)
 801ce4c:	687a      	ldr	r2, [r7, #4]
 801ce4e:	4613      	mov	r3, r2
 801ce50:	005b      	lsls	r3, r3, #1
 801ce52:	4413      	add	r3, r2
 801ce54:	00db      	lsls	r3, r3, #3
 801ce56:	440b      	add	r3, r1
 801ce58:	3314      	adds	r3, #20
 801ce5a:	781b      	ldrb	r3, [r3, #0]
 801ce5c:	2b03      	cmp	r3, #3
 801ce5e:	d10a      	bne.n	801ce76 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801ce60:	4925      	ldr	r1, [pc, #148]	; (801cef8 <etharp_tmr+0x14c>)
 801ce62:	687a      	ldr	r2, [r7, #4]
 801ce64:	4613      	mov	r3, r2
 801ce66:	005b      	lsls	r3, r3, #1
 801ce68:	4413      	add	r3, r2
 801ce6a:	00db      	lsls	r3, r3, #3
 801ce6c:	440b      	add	r3, r1
 801ce6e:	3314      	adds	r3, #20
 801ce70:	2204      	movs	r2, #4
 801ce72:	701a      	strb	r2, [r3, #0]
 801ce74:	e034      	b.n	801cee0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801ce76:	4920      	ldr	r1, [pc, #128]	; (801cef8 <etharp_tmr+0x14c>)
 801ce78:	687a      	ldr	r2, [r7, #4]
 801ce7a:	4613      	mov	r3, r2
 801ce7c:	005b      	lsls	r3, r3, #1
 801ce7e:	4413      	add	r3, r2
 801ce80:	00db      	lsls	r3, r3, #3
 801ce82:	440b      	add	r3, r1
 801ce84:	3314      	adds	r3, #20
 801ce86:	781b      	ldrb	r3, [r3, #0]
 801ce88:	2b04      	cmp	r3, #4
 801ce8a:	d10a      	bne.n	801cea2 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801ce8c:	491a      	ldr	r1, [pc, #104]	; (801cef8 <etharp_tmr+0x14c>)
 801ce8e:	687a      	ldr	r2, [r7, #4]
 801ce90:	4613      	mov	r3, r2
 801ce92:	005b      	lsls	r3, r3, #1
 801ce94:	4413      	add	r3, r2
 801ce96:	00db      	lsls	r3, r3, #3
 801ce98:	440b      	add	r3, r1
 801ce9a:	3314      	adds	r3, #20
 801ce9c:	2202      	movs	r2, #2
 801ce9e:	701a      	strb	r2, [r3, #0]
 801cea0:	e01e      	b.n	801cee0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801cea2:	4915      	ldr	r1, [pc, #84]	; (801cef8 <etharp_tmr+0x14c>)
 801cea4:	687a      	ldr	r2, [r7, #4]
 801cea6:	4613      	mov	r3, r2
 801cea8:	005b      	lsls	r3, r3, #1
 801ceaa:	4413      	add	r3, r2
 801ceac:	00db      	lsls	r3, r3, #3
 801ceae:	440b      	add	r3, r1
 801ceb0:	3314      	adds	r3, #20
 801ceb2:	781b      	ldrb	r3, [r3, #0]
 801ceb4:	2b01      	cmp	r3, #1
 801ceb6:	d113      	bne.n	801cee0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ceb8:	490f      	ldr	r1, [pc, #60]	; (801cef8 <etharp_tmr+0x14c>)
 801ceba:	687a      	ldr	r2, [r7, #4]
 801cebc:	4613      	mov	r3, r2
 801cebe:	005b      	lsls	r3, r3, #1
 801cec0:	4413      	add	r3, r2
 801cec2:	00db      	lsls	r3, r3, #3
 801cec4:	440b      	add	r3, r1
 801cec6:	3308      	adds	r3, #8
 801cec8:	6818      	ldr	r0, [r3, #0]
 801ceca:	687a      	ldr	r2, [r7, #4]
 801cecc:	4613      	mov	r3, r2
 801cece:	005b      	lsls	r3, r3, #1
 801ced0:	4413      	add	r3, r2
 801ced2:	00db      	lsls	r3, r3, #3
 801ced4:	4a08      	ldr	r2, [pc, #32]	; (801cef8 <etharp_tmr+0x14c>)
 801ced6:	4413      	add	r3, r2
 801ced8:	3304      	adds	r3, #4
 801ceda:	4619      	mov	r1, r3
 801cedc:	f000 fe90 	bl	801dc00 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cee0:	687b      	ldr	r3, [r7, #4]
 801cee2:	3301      	adds	r3, #1
 801cee4:	607b      	str	r3, [r7, #4]
 801cee6:	687b      	ldr	r3, [r7, #4]
 801cee8:	2b09      	cmp	r3, #9
 801ceea:	f77f af65 	ble.w	801cdb8 <etharp_tmr+0xc>
      }
    }
  }
}
 801ceee:	bf00      	nop
 801cef0:	3708      	adds	r7, #8
 801cef2:	46bd      	mov	sp, r7
 801cef4:	bd80      	pop	{r7, pc}
 801cef6:	bf00      	nop
 801cef8:	20017044 	.word	0x20017044

0801cefc <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801cefc:	b580      	push	{r7, lr}
 801cefe:	b08a      	sub	sp, #40	; 0x28
 801cf00:	af00      	add	r7, sp, #0
 801cf02:	60f8      	str	r0, [r7, #12]
 801cf04:	460b      	mov	r3, r1
 801cf06:	607a      	str	r2, [r7, #4]
 801cf08:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801cf0a:	230a      	movs	r3, #10
 801cf0c:	84fb      	strh	r3, [r7, #38]	; 0x26
 801cf0e:	230a      	movs	r3, #10
 801cf10:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801cf12:	230a      	movs	r3, #10
 801cf14:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801cf16:	2300      	movs	r3, #0
 801cf18:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801cf1a:	230a      	movs	r3, #10
 801cf1c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801cf1e:	2300      	movs	r3, #0
 801cf20:	83bb      	strh	r3, [r7, #28]
 801cf22:	2300      	movs	r3, #0
 801cf24:	837b      	strh	r3, [r7, #26]
 801cf26:	2300      	movs	r3, #0
 801cf28:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801cf2a:	2300      	movs	r3, #0
 801cf2c:	843b      	strh	r3, [r7, #32]
 801cf2e:	e0ae      	b.n	801d08e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801cf30:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cf34:	49a6      	ldr	r1, [pc, #664]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801cf36:	4613      	mov	r3, r2
 801cf38:	005b      	lsls	r3, r3, #1
 801cf3a:	4413      	add	r3, r2
 801cf3c:	00db      	lsls	r3, r3, #3
 801cf3e:	440b      	add	r3, r1
 801cf40:	3314      	adds	r3, #20
 801cf42:	781b      	ldrb	r3, [r3, #0]
 801cf44:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801cf46:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801cf4a:	2b0a      	cmp	r3, #10
 801cf4c:	d105      	bne.n	801cf5a <etharp_find_entry+0x5e>
 801cf4e:	7dfb      	ldrb	r3, [r7, #23]
 801cf50:	2b00      	cmp	r3, #0
 801cf52:	d102      	bne.n	801cf5a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801cf54:	8c3b      	ldrh	r3, [r7, #32]
 801cf56:	847b      	strh	r3, [r7, #34]	; 0x22
 801cf58:	e095      	b.n	801d086 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801cf5a:	7dfb      	ldrb	r3, [r7, #23]
 801cf5c:	2b00      	cmp	r3, #0
 801cf5e:	f000 8092 	beq.w	801d086 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801cf62:	7dfb      	ldrb	r3, [r7, #23]
 801cf64:	2b01      	cmp	r3, #1
 801cf66:	d009      	beq.n	801cf7c <etharp_find_entry+0x80>
 801cf68:	7dfb      	ldrb	r3, [r7, #23]
 801cf6a:	2b01      	cmp	r3, #1
 801cf6c:	d806      	bhi.n	801cf7c <etharp_find_entry+0x80>
 801cf6e:	4b99      	ldr	r3, [pc, #612]	; (801d1d4 <etharp_find_entry+0x2d8>)
 801cf70:	f44f 7292 	mov.w	r2, #292	; 0x124
 801cf74:	4998      	ldr	r1, [pc, #608]	; (801d1d8 <etharp_find_entry+0x2dc>)
 801cf76:	4899      	ldr	r0, [pc, #612]	; (801d1dc <etharp_find_entry+0x2e0>)
 801cf78:	f00e fed2 	bl	802bd20 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801cf7c:	68fb      	ldr	r3, [r7, #12]
 801cf7e:	2b00      	cmp	r3, #0
 801cf80:	d020      	beq.n	801cfc4 <etharp_find_entry+0xc8>
 801cf82:	68fb      	ldr	r3, [r7, #12]
 801cf84:	6819      	ldr	r1, [r3, #0]
 801cf86:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cf8a:	4891      	ldr	r0, [pc, #580]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801cf8c:	4613      	mov	r3, r2
 801cf8e:	005b      	lsls	r3, r3, #1
 801cf90:	4413      	add	r3, r2
 801cf92:	00db      	lsls	r3, r3, #3
 801cf94:	4403      	add	r3, r0
 801cf96:	3304      	adds	r3, #4
 801cf98:	681b      	ldr	r3, [r3, #0]
 801cf9a:	4299      	cmp	r1, r3
 801cf9c:	d112      	bne.n	801cfc4 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801cf9e:	687b      	ldr	r3, [r7, #4]
 801cfa0:	2b00      	cmp	r3, #0
 801cfa2:	d00c      	beq.n	801cfbe <etharp_find_entry+0xc2>
 801cfa4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cfa8:	4989      	ldr	r1, [pc, #548]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801cfaa:	4613      	mov	r3, r2
 801cfac:	005b      	lsls	r3, r3, #1
 801cfae:	4413      	add	r3, r2
 801cfb0:	00db      	lsls	r3, r3, #3
 801cfb2:	440b      	add	r3, r1
 801cfb4:	3308      	adds	r3, #8
 801cfb6:	681a      	ldr	r2, [r3, #0]
 801cfb8:	687b      	ldr	r3, [r7, #4]
 801cfba:	429a      	cmp	r2, r3
 801cfbc:	d102      	bne.n	801cfc4 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801cfbe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801cfc2:	e100      	b.n	801d1c6 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801cfc4:	7dfb      	ldrb	r3, [r7, #23]
 801cfc6:	2b01      	cmp	r3, #1
 801cfc8:	d140      	bne.n	801d04c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801cfca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cfce:	4980      	ldr	r1, [pc, #512]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801cfd0:	4613      	mov	r3, r2
 801cfd2:	005b      	lsls	r3, r3, #1
 801cfd4:	4413      	add	r3, r2
 801cfd6:	00db      	lsls	r3, r3, #3
 801cfd8:	440b      	add	r3, r1
 801cfda:	681b      	ldr	r3, [r3, #0]
 801cfdc:	2b00      	cmp	r3, #0
 801cfde:	d01a      	beq.n	801d016 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801cfe0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801cfe4:	497a      	ldr	r1, [pc, #488]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801cfe6:	4613      	mov	r3, r2
 801cfe8:	005b      	lsls	r3, r3, #1
 801cfea:	4413      	add	r3, r2
 801cfec:	00db      	lsls	r3, r3, #3
 801cfee:	440b      	add	r3, r1
 801cff0:	3312      	adds	r3, #18
 801cff2:	881b      	ldrh	r3, [r3, #0]
 801cff4:	8bba      	ldrh	r2, [r7, #28]
 801cff6:	429a      	cmp	r2, r3
 801cff8:	d845      	bhi.n	801d086 <etharp_find_entry+0x18a>
            old_queue = i;
 801cffa:	8c3b      	ldrh	r3, [r7, #32]
 801cffc:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801cffe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d002:	4973      	ldr	r1, [pc, #460]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d004:	4613      	mov	r3, r2
 801d006:	005b      	lsls	r3, r3, #1
 801d008:	4413      	add	r3, r2
 801d00a:	00db      	lsls	r3, r3, #3
 801d00c:	440b      	add	r3, r1
 801d00e:	3312      	adds	r3, #18
 801d010:	881b      	ldrh	r3, [r3, #0]
 801d012:	83bb      	strh	r3, [r7, #28]
 801d014:	e037      	b.n	801d086 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801d016:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d01a:	496d      	ldr	r1, [pc, #436]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d01c:	4613      	mov	r3, r2
 801d01e:	005b      	lsls	r3, r3, #1
 801d020:	4413      	add	r3, r2
 801d022:	00db      	lsls	r3, r3, #3
 801d024:	440b      	add	r3, r1
 801d026:	3312      	adds	r3, #18
 801d028:	881b      	ldrh	r3, [r3, #0]
 801d02a:	8b7a      	ldrh	r2, [r7, #26]
 801d02c:	429a      	cmp	r2, r3
 801d02e:	d82a      	bhi.n	801d086 <etharp_find_entry+0x18a>
            old_pending = i;
 801d030:	8c3b      	ldrh	r3, [r7, #32]
 801d032:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801d034:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d038:	4965      	ldr	r1, [pc, #404]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d03a:	4613      	mov	r3, r2
 801d03c:	005b      	lsls	r3, r3, #1
 801d03e:	4413      	add	r3, r2
 801d040:	00db      	lsls	r3, r3, #3
 801d042:	440b      	add	r3, r1
 801d044:	3312      	adds	r3, #18
 801d046:	881b      	ldrh	r3, [r3, #0]
 801d048:	837b      	strh	r3, [r7, #26]
 801d04a:	e01c      	b.n	801d086 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801d04c:	7dfb      	ldrb	r3, [r7, #23]
 801d04e:	2b01      	cmp	r3, #1
 801d050:	d919      	bls.n	801d086 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801d052:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d056:	495e      	ldr	r1, [pc, #376]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d058:	4613      	mov	r3, r2
 801d05a:	005b      	lsls	r3, r3, #1
 801d05c:	4413      	add	r3, r2
 801d05e:	00db      	lsls	r3, r3, #3
 801d060:	440b      	add	r3, r1
 801d062:	3312      	adds	r3, #18
 801d064:	881b      	ldrh	r3, [r3, #0]
 801d066:	8b3a      	ldrh	r2, [r7, #24]
 801d068:	429a      	cmp	r2, r3
 801d06a:	d80c      	bhi.n	801d086 <etharp_find_entry+0x18a>
            old_stable = i;
 801d06c:	8c3b      	ldrh	r3, [r7, #32]
 801d06e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801d070:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d074:	4956      	ldr	r1, [pc, #344]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d076:	4613      	mov	r3, r2
 801d078:	005b      	lsls	r3, r3, #1
 801d07a:	4413      	add	r3, r2
 801d07c:	00db      	lsls	r3, r3, #3
 801d07e:	440b      	add	r3, r1
 801d080:	3312      	adds	r3, #18
 801d082:	881b      	ldrh	r3, [r3, #0]
 801d084:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d086:	8c3b      	ldrh	r3, [r7, #32]
 801d088:	3301      	adds	r3, #1
 801d08a:	b29b      	uxth	r3, r3
 801d08c:	843b      	strh	r3, [r7, #32]
 801d08e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d092:	2b09      	cmp	r3, #9
 801d094:	f77f af4c 	ble.w	801cf30 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801d098:	7afb      	ldrb	r3, [r7, #11]
 801d09a:	f003 0302 	and.w	r3, r3, #2
 801d09e:	2b00      	cmp	r3, #0
 801d0a0:	d108      	bne.n	801d0b4 <etharp_find_entry+0x1b8>
 801d0a2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801d0a6:	2b0a      	cmp	r3, #10
 801d0a8:	d107      	bne.n	801d0ba <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801d0aa:	7afb      	ldrb	r3, [r7, #11]
 801d0ac:	f003 0301 	and.w	r3, r3, #1
 801d0b0:	2b00      	cmp	r3, #0
 801d0b2:	d102      	bne.n	801d0ba <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801d0b4:	f04f 33ff 	mov.w	r3, #4294967295
 801d0b8:	e085      	b.n	801d1c6 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801d0ba:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801d0be:	2b09      	cmp	r3, #9
 801d0c0:	dc02      	bgt.n	801d0c8 <etharp_find_entry+0x1cc>
    i = empty;
 801d0c2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d0c4:	843b      	strh	r3, [r7, #32]
 801d0c6:	e039      	b.n	801d13c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801d0c8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801d0cc:	2b09      	cmp	r3, #9
 801d0ce:	dc14      	bgt.n	801d0fa <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801d0d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801d0d2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801d0d4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d0d8:	493d      	ldr	r1, [pc, #244]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d0da:	4613      	mov	r3, r2
 801d0dc:	005b      	lsls	r3, r3, #1
 801d0de:	4413      	add	r3, r2
 801d0e0:	00db      	lsls	r3, r3, #3
 801d0e2:	440b      	add	r3, r1
 801d0e4:	681b      	ldr	r3, [r3, #0]
 801d0e6:	2b00      	cmp	r3, #0
 801d0e8:	d018      	beq.n	801d11c <etharp_find_entry+0x220>
 801d0ea:	4b3a      	ldr	r3, [pc, #232]	; (801d1d4 <etharp_find_entry+0x2d8>)
 801d0ec:	f240 126d 	movw	r2, #365	; 0x16d
 801d0f0:	493b      	ldr	r1, [pc, #236]	; (801d1e0 <etharp_find_entry+0x2e4>)
 801d0f2:	483a      	ldr	r0, [pc, #232]	; (801d1dc <etharp_find_entry+0x2e0>)
 801d0f4:	f00e fe14 	bl	802bd20 <iprintf>
 801d0f8:	e010      	b.n	801d11c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801d0fa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801d0fe:	2b09      	cmp	r3, #9
 801d100:	dc02      	bgt.n	801d108 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801d102:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801d104:	843b      	strh	r3, [r7, #32]
 801d106:	e009      	b.n	801d11c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801d108:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801d10c:	2b09      	cmp	r3, #9
 801d10e:	dc02      	bgt.n	801d116 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801d110:	8bfb      	ldrh	r3, [r7, #30]
 801d112:	843b      	strh	r3, [r7, #32]
 801d114:	e002      	b.n	801d11c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801d116:	f04f 33ff 	mov.w	r3, #4294967295
 801d11a:	e054      	b.n	801d1c6 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801d11c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d120:	2b09      	cmp	r3, #9
 801d122:	dd06      	ble.n	801d132 <etharp_find_entry+0x236>
 801d124:	4b2b      	ldr	r3, [pc, #172]	; (801d1d4 <etharp_find_entry+0x2d8>)
 801d126:	f240 127f 	movw	r2, #383	; 0x17f
 801d12a:	492e      	ldr	r1, [pc, #184]	; (801d1e4 <etharp_find_entry+0x2e8>)
 801d12c:	482b      	ldr	r0, [pc, #172]	; (801d1dc <etharp_find_entry+0x2e0>)
 801d12e:	f00e fdf7 	bl	802bd20 <iprintf>
    etharp_free_entry(i);
 801d132:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d136:	4618      	mov	r0, r3
 801d138:	f7ff fe06 	bl	801cd48 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801d13c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801d140:	2b09      	cmp	r3, #9
 801d142:	dd06      	ble.n	801d152 <etharp_find_entry+0x256>
 801d144:	4b23      	ldr	r3, [pc, #140]	; (801d1d4 <etharp_find_entry+0x2d8>)
 801d146:	f240 1283 	movw	r2, #387	; 0x183
 801d14a:	4926      	ldr	r1, [pc, #152]	; (801d1e4 <etharp_find_entry+0x2e8>)
 801d14c:	4823      	ldr	r0, [pc, #140]	; (801d1dc <etharp_find_entry+0x2e0>)
 801d14e:	f00e fde7 	bl	802bd20 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801d152:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d156:	491e      	ldr	r1, [pc, #120]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d158:	4613      	mov	r3, r2
 801d15a:	005b      	lsls	r3, r3, #1
 801d15c:	4413      	add	r3, r2
 801d15e:	00db      	lsls	r3, r3, #3
 801d160:	440b      	add	r3, r1
 801d162:	3314      	adds	r3, #20
 801d164:	781b      	ldrb	r3, [r3, #0]
 801d166:	2b00      	cmp	r3, #0
 801d168:	d006      	beq.n	801d178 <etharp_find_entry+0x27c>
 801d16a:	4b1a      	ldr	r3, [pc, #104]	; (801d1d4 <etharp_find_entry+0x2d8>)
 801d16c:	f240 1285 	movw	r2, #389	; 0x185
 801d170:	491d      	ldr	r1, [pc, #116]	; (801d1e8 <etharp_find_entry+0x2ec>)
 801d172:	481a      	ldr	r0, [pc, #104]	; (801d1dc <etharp_find_entry+0x2e0>)
 801d174:	f00e fdd4 	bl	802bd20 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801d178:	68fb      	ldr	r3, [r7, #12]
 801d17a:	2b00      	cmp	r3, #0
 801d17c:	d00b      	beq.n	801d196 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801d17e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d182:	68fb      	ldr	r3, [r7, #12]
 801d184:	6819      	ldr	r1, [r3, #0]
 801d186:	4812      	ldr	r0, [pc, #72]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d188:	4613      	mov	r3, r2
 801d18a:	005b      	lsls	r3, r3, #1
 801d18c:	4413      	add	r3, r2
 801d18e:	00db      	lsls	r3, r3, #3
 801d190:	4403      	add	r3, r0
 801d192:	3304      	adds	r3, #4
 801d194:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801d196:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d19a:	490d      	ldr	r1, [pc, #52]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d19c:	4613      	mov	r3, r2
 801d19e:	005b      	lsls	r3, r3, #1
 801d1a0:	4413      	add	r3, r2
 801d1a2:	00db      	lsls	r3, r3, #3
 801d1a4:	440b      	add	r3, r1
 801d1a6:	3312      	adds	r3, #18
 801d1a8:	2200      	movs	r2, #0
 801d1aa:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801d1ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801d1b0:	4907      	ldr	r1, [pc, #28]	; (801d1d0 <etharp_find_entry+0x2d4>)
 801d1b2:	4613      	mov	r3, r2
 801d1b4:	005b      	lsls	r3, r3, #1
 801d1b6:	4413      	add	r3, r2
 801d1b8:	00db      	lsls	r3, r3, #3
 801d1ba:	440b      	add	r3, r1
 801d1bc:	3308      	adds	r3, #8
 801d1be:	687a      	ldr	r2, [r7, #4]
 801d1c0:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801d1c2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801d1c6:	4618      	mov	r0, r3
 801d1c8:	3728      	adds	r7, #40	; 0x28
 801d1ca:	46bd      	mov	sp, r7
 801d1cc:	bd80      	pop	{r7, pc}
 801d1ce:	bf00      	nop
 801d1d0:	20017044 	.word	0x20017044
 801d1d4:	0802eb94 	.word	0x0802eb94
 801d1d8:	0802ebcc 	.word	0x0802ebcc
 801d1dc:	0802ec0c 	.word	0x0802ec0c
 801d1e0:	0802ec34 	.word	0x0802ec34
 801d1e4:	0802ec4c 	.word	0x0802ec4c
 801d1e8:	0802ec60 	.word	0x0802ec60

0801d1ec <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801d1ec:	b580      	push	{r7, lr}
 801d1ee:	b088      	sub	sp, #32
 801d1f0:	af02      	add	r7, sp, #8
 801d1f2:	60f8      	str	r0, [r7, #12]
 801d1f4:	60b9      	str	r1, [r7, #8]
 801d1f6:	607a      	str	r2, [r7, #4]
 801d1f8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801d1fa:	68fb      	ldr	r3, [r7, #12]
 801d1fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801d200:	2b06      	cmp	r3, #6
 801d202:	d006      	beq.n	801d212 <etharp_update_arp_entry+0x26>
 801d204:	4b48      	ldr	r3, [pc, #288]	; (801d328 <etharp_update_arp_entry+0x13c>)
 801d206:	f240 12a9 	movw	r2, #425	; 0x1a9
 801d20a:	4948      	ldr	r1, [pc, #288]	; (801d32c <etharp_update_arp_entry+0x140>)
 801d20c:	4848      	ldr	r0, [pc, #288]	; (801d330 <etharp_update_arp_entry+0x144>)
 801d20e:	f00e fd87 	bl	802bd20 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801d212:	68bb      	ldr	r3, [r7, #8]
 801d214:	2b00      	cmp	r3, #0
 801d216:	d012      	beq.n	801d23e <etharp_update_arp_entry+0x52>
 801d218:	68bb      	ldr	r3, [r7, #8]
 801d21a:	681b      	ldr	r3, [r3, #0]
 801d21c:	2b00      	cmp	r3, #0
 801d21e:	d00e      	beq.n	801d23e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801d220:	68bb      	ldr	r3, [r7, #8]
 801d222:	681b      	ldr	r3, [r3, #0]
 801d224:	68f9      	ldr	r1, [r7, #12]
 801d226:	4618      	mov	r0, r3
 801d228:	f001 f922 	bl	801e470 <ip4_addr_isbroadcast_u32>
 801d22c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801d22e:	2b00      	cmp	r3, #0
 801d230:	d105      	bne.n	801d23e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801d232:	68bb      	ldr	r3, [r7, #8]
 801d234:	681b      	ldr	r3, [r3, #0]
 801d236:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801d23a:	2be0      	cmp	r3, #224	; 0xe0
 801d23c:	d102      	bne.n	801d244 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801d23e:	f06f 030f 	mvn.w	r3, #15
 801d242:	e06c      	b.n	801d31e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801d244:	78fb      	ldrb	r3, [r7, #3]
 801d246:	68fa      	ldr	r2, [r7, #12]
 801d248:	4619      	mov	r1, r3
 801d24a:	68b8      	ldr	r0, [r7, #8]
 801d24c:	f7ff fe56 	bl	801cefc <etharp_find_entry>
 801d250:	4603      	mov	r3, r0
 801d252:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801d254:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801d258:	2b00      	cmp	r3, #0
 801d25a:	da02      	bge.n	801d262 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801d25c:	8afb      	ldrh	r3, [r7, #22]
 801d25e:	b25b      	sxtb	r3, r3
 801d260:	e05d      	b.n	801d31e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801d262:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d266:	4933      	ldr	r1, [pc, #204]	; (801d334 <etharp_update_arp_entry+0x148>)
 801d268:	4613      	mov	r3, r2
 801d26a:	005b      	lsls	r3, r3, #1
 801d26c:	4413      	add	r3, r2
 801d26e:	00db      	lsls	r3, r3, #3
 801d270:	440b      	add	r3, r1
 801d272:	3314      	adds	r3, #20
 801d274:	2202      	movs	r2, #2
 801d276:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801d278:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d27c:	492d      	ldr	r1, [pc, #180]	; (801d334 <etharp_update_arp_entry+0x148>)
 801d27e:	4613      	mov	r3, r2
 801d280:	005b      	lsls	r3, r3, #1
 801d282:	4413      	add	r3, r2
 801d284:	00db      	lsls	r3, r3, #3
 801d286:	440b      	add	r3, r1
 801d288:	3308      	adds	r3, #8
 801d28a:	68fa      	ldr	r2, [r7, #12]
 801d28c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801d28e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d292:	4613      	mov	r3, r2
 801d294:	005b      	lsls	r3, r3, #1
 801d296:	4413      	add	r3, r2
 801d298:	00db      	lsls	r3, r3, #3
 801d29a:	3308      	adds	r3, #8
 801d29c:	4a25      	ldr	r2, [pc, #148]	; (801d334 <etharp_update_arp_entry+0x148>)
 801d29e:	4413      	add	r3, r2
 801d2a0:	3304      	adds	r3, #4
 801d2a2:	2206      	movs	r2, #6
 801d2a4:	6879      	ldr	r1, [r7, #4]
 801d2a6:	4618      	mov	r0, r3
 801d2a8:	f00e fab1 	bl	802b80e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801d2ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d2b0:	4920      	ldr	r1, [pc, #128]	; (801d334 <etharp_update_arp_entry+0x148>)
 801d2b2:	4613      	mov	r3, r2
 801d2b4:	005b      	lsls	r3, r3, #1
 801d2b6:	4413      	add	r3, r2
 801d2b8:	00db      	lsls	r3, r3, #3
 801d2ba:	440b      	add	r3, r1
 801d2bc:	3312      	adds	r3, #18
 801d2be:	2200      	movs	r2, #0
 801d2c0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801d2c2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d2c6:	491b      	ldr	r1, [pc, #108]	; (801d334 <etharp_update_arp_entry+0x148>)
 801d2c8:	4613      	mov	r3, r2
 801d2ca:	005b      	lsls	r3, r3, #1
 801d2cc:	4413      	add	r3, r2
 801d2ce:	00db      	lsls	r3, r3, #3
 801d2d0:	440b      	add	r3, r1
 801d2d2:	681b      	ldr	r3, [r3, #0]
 801d2d4:	2b00      	cmp	r3, #0
 801d2d6:	d021      	beq.n	801d31c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801d2d8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d2dc:	4915      	ldr	r1, [pc, #84]	; (801d334 <etharp_update_arp_entry+0x148>)
 801d2de:	4613      	mov	r3, r2
 801d2e0:	005b      	lsls	r3, r3, #1
 801d2e2:	4413      	add	r3, r2
 801d2e4:	00db      	lsls	r3, r3, #3
 801d2e6:	440b      	add	r3, r1
 801d2e8:	681b      	ldr	r3, [r3, #0]
 801d2ea:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801d2ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801d2f0:	4910      	ldr	r1, [pc, #64]	; (801d334 <etharp_update_arp_entry+0x148>)
 801d2f2:	4613      	mov	r3, r2
 801d2f4:	005b      	lsls	r3, r3, #1
 801d2f6:	4413      	add	r3, r2
 801d2f8:	00db      	lsls	r3, r3, #3
 801d2fa:	440b      	add	r3, r1
 801d2fc:	2200      	movs	r2, #0
 801d2fe:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801d300:	68fb      	ldr	r3, [r7, #12]
 801d302:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801d306:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801d30a:	9300      	str	r3, [sp, #0]
 801d30c:	687b      	ldr	r3, [r7, #4]
 801d30e:	6939      	ldr	r1, [r7, #16]
 801d310:	68f8      	ldr	r0, [r7, #12]
 801d312:	f00b f8dd 	bl	80284d0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801d316:	6938      	ldr	r0, [r7, #16]
 801d318:	f003 fcac 	bl	8020c74 <pbuf_free>
  }
  return ERR_OK;
 801d31c:	2300      	movs	r3, #0
}
 801d31e:	4618      	mov	r0, r3
 801d320:	3718      	adds	r7, #24
 801d322:	46bd      	mov	sp, r7
 801d324:	bd80      	pop	{r7, pc}
 801d326:	bf00      	nop
 801d328:	0802eb94 	.word	0x0802eb94
 801d32c:	0802ec8c 	.word	0x0802ec8c
 801d330:	0802ec0c 	.word	0x0802ec0c
 801d334:	20017044 	.word	0x20017044

0801d338 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801d338:	b580      	push	{r7, lr}
 801d33a:	b084      	sub	sp, #16
 801d33c:	af00      	add	r7, sp, #0
 801d33e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d340:	2300      	movs	r3, #0
 801d342:	60fb      	str	r3, [r7, #12]
 801d344:	e01e      	b.n	801d384 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801d346:	4913      	ldr	r1, [pc, #76]	; (801d394 <etharp_cleanup_netif+0x5c>)
 801d348:	68fa      	ldr	r2, [r7, #12]
 801d34a:	4613      	mov	r3, r2
 801d34c:	005b      	lsls	r3, r3, #1
 801d34e:	4413      	add	r3, r2
 801d350:	00db      	lsls	r3, r3, #3
 801d352:	440b      	add	r3, r1
 801d354:	3314      	adds	r3, #20
 801d356:	781b      	ldrb	r3, [r3, #0]
 801d358:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801d35a:	7afb      	ldrb	r3, [r7, #11]
 801d35c:	2b00      	cmp	r3, #0
 801d35e:	d00e      	beq.n	801d37e <etharp_cleanup_netif+0x46>
 801d360:	490c      	ldr	r1, [pc, #48]	; (801d394 <etharp_cleanup_netif+0x5c>)
 801d362:	68fa      	ldr	r2, [r7, #12]
 801d364:	4613      	mov	r3, r2
 801d366:	005b      	lsls	r3, r3, #1
 801d368:	4413      	add	r3, r2
 801d36a:	00db      	lsls	r3, r3, #3
 801d36c:	440b      	add	r3, r1
 801d36e:	3308      	adds	r3, #8
 801d370:	681a      	ldr	r2, [r3, #0]
 801d372:	687b      	ldr	r3, [r7, #4]
 801d374:	429a      	cmp	r2, r3
 801d376:	d102      	bne.n	801d37e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801d378:	68f8      	ldr	r0, [r7, #12]
 801d37a:	f7ff fce5 	bl	801cd48 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801d37e:	68fb      	ldr	r3, [r7, #12]
 801d380:	3301      	adds	r3, #1
 801d382:	60fb      	str	r3, [r7, #12]
 801d384:	68fb      	ldr	r3, [r7, #12]
 801d386:	2b09      	cmp	r3, #9
 801d388:	dddd      	ble.n	801d346 <etharp_cleanup_netif+0xe>
    }
  }
}
 801d38a:	bf00      	nop
 801d38c:	3710      	adds	r7, #16
 801d38e:	46bd      	mov	sp, r7
 801d390:	bd80      	pop	{r7, pc}
 801d392:	bf00      	nop
 801d394:	20017044 	.word	0x20017044

0801d398 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801d398:	b5b0      	push	{r4, r5, r7, lr}
 801d39a:	b08a      	sub	sp, #40	; 0x28
 801d39c:	af04      	add	r7, sp, #16
 801d39e:	6078      	str	r0, [r7, #4]
 801d3a0:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801d3a2:	683b      	ldr	r3, [r7, #0]
 801d3a4:	2b00      	cmp	r3, #0
 801d3a6:	d107      	bne.n	801d3b8 <etharp_input+0x20>
 801d3a8:	4b3f      	ldr	r3, [pc, #252]	; (801d4a8 <etharp_input+0x110>)
 801d3aa:	f240 228a 	movw	r2, #650	; 0x28a
 801d3ae:	493f      	ldr	r1, [pc, #252]	; (801d4ac <etharp_input+0x114>)
 801d3b0:	483f      	ldr	r0, [pc, #252]	; (801d4b0 <etharp_input+0x118>)
 801d3b2:	f00e fcb5 	bl	802bd20 <iprintf>
 801d3b6:	e073      	b.n	801d4a0 <etharp_input+0x108>

  hdr = (struct etharp_hdr *)p->payload;
 801d3b8:	687b      	ldr	r3, [r7, #4]
 801d3ba:	685b      	ldr	r3, [r3, #4]
 801d3bc:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d3be:	693b      	ldr	r3, [r7, #16]
 801d3c0:	881b      	ldrh	r3, [r3, #0]
 801d3c2:	b29b      	uxth	r3, r3
 801d3c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d3c8:	d10c      	bne.n	801d3e4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801d3ca:	693b      	ldr	r3, [r7, #16]
 801d3cc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801d3ce:	2b06      	cmp	r3, #6
 801d3d0:	d108      	bne.n	801d3e4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801d3d2:	693b      	ldr	r3, [r7, #16]
 801d3d4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801d3d6:	2b04      	cmp	r3, #4
 801d3d8:	d104      	bne.n	801d3e4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801d3da:	693b      	ldr	r3, [r7, #16]
 801d3dc:	885b      	ldrh	r3, [r3, #2]
 801d3de:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801d3e0:	2b08      	cmp	r3, #8
 801d3e2:	d003      	beq.n	801d3ec <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801d3e4:	6878      	ldr	r0, [r7, #4]
 801d3e6:	f003 fc45 	bl	8020c74 <pbuf_free>
    return;
 801d3ea:	e059      	b.n	801d4a0 <etharp_input+0x108>

#if LWIP_AUTOIP
  /* We have to check if a host already has configured our random
   * created link local address and continuously check if there is
   * a host with this IP-address so we can detect collisions */
  autoip_arp_reply(netif, hdr);
 801d3ec:	6939      	ldr	r1, [r7, #16]
 801d3ee:	6838      	ldr	r0, [r7, #0]
 801d3f0:	f7ff fc36 	bl	801cc60 <autoip_arp_reply>
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801d3f4:	693b      	ldr	r3, [r7, #16]
 801d3f6:	330e      	adds	r3, #14
 801d3f8:	681b      	ldr	r3, [r3, #0]
 801d3fa:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801d3fc:	693b      	ldr	r3, [r7, #16]
 801d3fe:	3318      	adds	r3, #24
 801d400:	681b      	ldr	r3, [r3, #0]
 801d402:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801d404:	683b      	ldr	r3, [r7, #0]
 801d406:	3304      	adds	r3, #4
 801d408:	681b      	ldr	r3, [r3, #0]
 801d40a:	2b00      	cmp	r3, #0
 801d40c:	d102      	bne.n	801d414 <etharp_input+0x7c>
    for_us = 0;
 801d40e:	2300      	movs	r3, #0
 801d410:	75fb      	strb	r3, [r7, #23]
 801d412:	e009      	b.n	801d428 <etharp_input+0x90>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801d414:	68ba      	ldr	r2, [r7, #8]
 801d416:	683b      	ldr	r3, [r7, #0]
 801d418:	3304      	adds	r3, #4
 801d41a:	681b      	ldr	r3, [r3, #0]
 801d41c:	429a      	cmp	r2, r3
 801d41e:	bf0c      	ite	eq
 801d420:	2301      	moveq	r3, #1
 801d422:	2300      	movne	r3, #0
 801d424:	b2db      	uxtb	r3, r3
 801d426:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801d428:	693b      	ldr	r3, [r7, #16]
 801d42a:	f103 0208 	add.w	r2, r3, #8
 801d42e:	7dfb      	ldrb	r3, [r7, #23]
 801d430:	2b00      	cmp	r3, #0
 801d432:	d001      	beq.n	801d438 <etharp_input+0xa0>
 801d434:	2301      	movs	r3, #1
 801d436:	e000      	b.n	801d43a <etharp_input+0xa2>
 801d438:	2302      	movs	r3, #2
 801d43a:	f107 010c 	add.w	r1, r7, #12
 801d43e:	6838      	ldr	r0, [r7, #0]
 801d440:	f7ff fed4 	bl	801d1ec <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801d444:	693b      	ldr	r3, [r7, #16]
 801d446:	88db      	ldrh	r3, [r3, #6]
 801d448:	b29b      	uxth	r3, r3
 801d44a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801d44e:	d003      	beq.n	801d458 <etharp_input+0xc0>
 801d450:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801d454:	d01e      	beq.n	801d494 <etharp_input+0xfc>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801d456:	e020      	b.n	801d49a <etharp_input+0x102>
      if (for_us) {
 801d458:	7dfb      	ldrb	r3, [r7, #23]
 801d45a:	2b00      	cmp	r3, #0
 801d45c:	d01c      	beq.n	801d498 <etharp_input+0x100>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801d45e:	683b      	ldr	r3, [r7, #0]
 801d460:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801d464:	693b      	ldr	r3, [r7, #16]
 801d466:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801d46a:	683b      	ldr	r3, [r7, #0]
 801d46c:	f103 052a 	add.w	r5, r3, #42	; 0x2a
 801d470:	683b      	ldr	r3, [r7, #0]
 801d472:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801d474:	693a      	ldr	r2, [r7, #16]
 801d476:	3208      	adds	r2, #8
        etharp_raw(netif,
 801d478:	2102      	movs	r1, #2
 801d47a:	9103      	str	r1, [sp, #12]
 801d47c:	f107 010c 	add.w	r1, r7, #12
 801d480:	9102      	str	r1, [sp, #8]
 801d482:	9201      	str	r2, [sp, #4]
 801d484:	9300      	str	r3, [sp, #0]
 801d486:	462b      	mov	r3, r5
 801d488:	4622      	mov	r2, r4
 801d48a:	4601      	mov	r1, r0
 801d48c:	6838      	ldr	r0, [r7, #0]
 801d48e:	f000 faf5 	bl	801da7c <etharp_raw>
      break;
 801d492:	e001      	b.n	801d498 <etharp_input+0x100>
      break;
 801d494:	bf00      	nop
 801d496:	e000      	b.n	801d49a <etharp_input+0x102>
      break;
 801d498:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801d49a:	6878      	ldr	r0, [r7, #4]
 801d49c:	f003 fbea 	bl	8020c74 <pbuf_free>
}
 801d4a0:	3718      	adds	r7, #24
 801d4a2:	46bd      	mov	sp, r7
 801d4a4:	bdb0      	pop	{r4, r5, r7, pc}
 801d4a6:	bf00      	nop
 801d4a8:	0802eb94 	.word	0x0802eb94
 801d4ac:	0802ece4 	.word	0x0802ece4
 801d4b0:	0802ec0c 	.word	0x0802ec0c

0801d4b4 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801d4b4:	b580      	push	{r7, lr}
 801d4b6:	b086      	sub	sp, #24
 801d4b8:	af02      	add	r7, sp, #8
 801d4ba:	60f8      	str	r0, [r7, #12]
 801d4bc:	60b9      	str	r1, [r7, #8]
 801d4be:	4613      	mov	r3, r2
 801d4c0:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801d4c2:	79fa      	ldrb	r2, [r7, #7]
 801d4c4:	4944      	ldr	r1, [pc, #272]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d4c6:	4613      	mov	r3, r2
 801d4c8:	005b      	lsls	r3, r3, #1
 801d4ca:	4413      	add	r3, r2
 801d4cc:	00db      	lsls	r3, r3, #3
 801d4ce:	440b      	add	r3, r1
 801d4d0:	3314      	adds	r3, #20
 801d4d2:	781b      	ldrb	r3, [r3, #0]
 801d4d4:	2b01      	cmp	r3, #1
 801d4d6:	d806      	bhi.n	801d4e6 <etharp_output_to_arp_index+0x32>
 801d4d8:	4b40      	ldr	r3, [pc, #256]	; (801d5dc <etharp_output_to_arp_index+0x128>)
 801d4da:	f240 22ef 	movw	r2, #751	; 0x2ef
 801d4de:	4940      	ldr	r1, [pc, #256]	; (801d5e0 <etharp_output_to_arp_index+0x12c>)
 801d4e0:	4840      	ldr	r0, [pc, #256]	; (801d5e4 <etharp_output_to_arp_index+0x130>)
 801d4e2:	f00e fc1d 	bl	802bd20 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801d4e6:	79fa      	ldrb	r2, [r7, #7]
 801d4e8:	493b      	ldr	r1, [pc, #236]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d4ea:	4613      	mov	r3, r2
 801d4ec:	005b      	lsls	r3, r3, #1
 801d4ee:	4413      	add	r3, r2
 801d4f0:	00db      	lsls	r3, r3, #3
 801d4f2:	440b      	add	r3, r1
 801d4f4:	3314      	adds	r3, #20
 801d4f6:	781b      	ldrb	r3, [r3, #0]
 801d4f8:	2b02      	cmp	r3, #2
 801d4fa:	d153      	bne.n	801d5a4 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801d4fc:	79fa      	ldrb	r2, [r7, #7]
 801d4fe:	4936      	ldr	r1, [pc, #216]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d500:	4613      	mov	r3, r2
 801d502:	005b      	lsls	r3, r3, #1
 801d504:	4413      	add	r3, r2
 801d506:	00db      	lsls	r3, r3, #3
 801d508:	440b      	add	r3, r1
 801d50a:	3312      	adds	r3, #18
 801d50c:	881b      	ldrh	r3, [r3, #0]
 801d50e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801d512:	d919      	bls.n	801d548 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801d514:	79fa      	ldrb	r2, [r7, #7]
 801d516:	4613      	mov	r3, r2
 801d518:	005b      	lsls	r3, r3, #1
 801d51a:	4413      	add	r3, r2
 801d51c:	00db      	lsls	r3, r3, #3
 801d51e:	4a2e      	ldr	r2, [pc, #184]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d520:	4413      	add	r3, r2
 801d522:	3304      	adds	r3, #4
 801d524:	4619      	mov	r1, r3
 801d526:	68f8      	ldr	r0, [r7, #12]
 801d528:	f000 fb6a 	bl	801dc00 <etharp_request>
 801d52c:	4603      	mov	r3, r0
 801d52e:	2b00      	cmp	r3, #0
 801d530:	d138      	bne.n	801d5a4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801d532:	79fa      	ldrb	r2, [r7, #7]
 801d534:	4928      	ldr	r1, [pc, #160]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d536:	4613      	mov	r3, r2
 801d538:	005b      	lsls	r3, r3, #1
 801d53a:	4413      	add	r3, r2
 801d53c:	00db      	lsls	r3, r3, #3
 801d53e:	440b      	add	r3, r1
 801d540:	3314      	adds	r3, #20
 801d542:	2203      	movs	r2, #3
 801d544:	701a      	strb	r2, [r3, #0]
 801d546:	e02d      	b.n	801d5a4 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801d548:	79fa      	ldrb	r2, [r7, #7]
 801d54a:	4923      	ldr	r1, [pc, #140]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d54c:	4613      	mov	r3, r2
 801d54e:	005b      	lsls	r3, r3, #1
 801d550:	4413      	add	r3, r2
 801d552:	00db      	lsls	r3, r3, #3
 801d554:	440b      	add	r3, r1
 801d556:	3312      	adds	r3, #18
 801d558:	881b      	ldrh	r3, [r3, #0]
 801d55a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801d55e:	d321      	bcc.n	801d5a4 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801d560:	79fa      	ldrb	r2, [r7, #7]
 801d562:	4613      	mov	r3, r2
 801d564:	005b      	lsls	r3, r3, #1
 801d566:	4413      	add	r3, r2
 801d568:	00db      	lsls	r3, r3, #3
 801d56a:	4a1b      	ldr	r2, [pc, #108]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d56c:	4413      	add	r3, r2
 801d56e:	1d19      	adds	r1, r3, #4
 801d570:	79fa      	ldrb	r2, [r7, #7]
 801d572:	4613      	mov	r3, r2
 801d574:	005b      	lsls	r3, r3, #1
 801d576:	4413      	add	r3, r2
 801d578:	00db      	lsls	r3, r3, #3
 801d57a:	3308      	adds	r3, #8
 801d57c:	4a16      	ldr	r2, [pc, #88]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d57e:	4413      	add	r3, r2
 801d580:	3304      	adds	r3, #4
 801d582:	461a      	mov	r2, r3
 801d584:	68f8      	ldr	r0, [r7, #12]
 801d586:	f000 fb19 	bl	801dbbc <etharp_request_dst>
 801d58a:	4603      	mov	r3, r0
 801d58c:	2b00      	cmp	r3, #0
 801d58e:	d109      	bne.n	801d5a4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801d590:	79fa      	ldrb	r2, [r7, #7]
 801d592:	4911      	ldr	r1, [pc, #68]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d594:	4613      	mov	r3, r2
 801d596:	005b      	lsls	r3, r3, #1
 801d598:	4413      	add	r3, r2
 801d59a:	00db      	lsls	r3, r3, #3
 801d59c:	440b      	add	r3, r1
 801d59e:	3314      	adds	r3, #20
 801d5a0:	2203      	movs	r2, #3
 801d5a2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801d5a4:	68fb      	ldr	r3, [r7, #12]
 801d5a6:	f103 012a 	add.w	r1, r3, #42	; 0x2a
 801d5aa:	79fa      	ldrb	r2, [r7, #7]
 801d5ac:	4613      	mov	r3, r2
 801d5ae:	005b      	lsls	r3, r3, #1
 801d5b0:	4413      	add	r3, r2
 801d5b2:	00db      	lsls	r3, r3, #3
 801d5b4:	3308      	adds	r3, #8
 801d5b6:	4a08      	ldr	r2, [pc, #32]	; (801d5d8 <etharp_output_to_arp_index+0x124>)
 801d5b8:	4413      	add	r3, r2
 801d5ba:	1d1a      	adds	r2, r3, #4
 801d5bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801d5c0:	9300      	str	r3, [sp, #0]
 801d5c2:	4613      	mov	r3, r2
 801d5c4:	460a      	mov	r2, r1
 801d5c6:	68b9      	ldr	r1, [r7, #8]
 801d5c8:	68f8      	ldr	r0, [r7, #12]
 801d5ca:	f00a ff81 	bl	80284d0 <ethernet_output>
 801d5ce:	4603      	mov	r3, r0
}
 801d5d0:	4618      	mov	r0, r3
 801d5d2:	3710      	adds	r7, #16
 801d5d4:	46bd      	mov	sp, r7
 801d5d6:	bd80      	pop	{r7, pc}
 801d5d8:	20017044 	.word	0x20017044
 801d5dc:	0802eb94 	.word	0x0802eb94
 801d5e0:	0802ed04 	.word	0x0802ed04
 801d5e4:	0802ec0c 	.word	0x0802ec0c

0801d5e8 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801d5e8:	b580      	push	{r7, lr}
 801d5ea:	b08c      	sub	sp, #48	; 0x30
 801d5ec:	af02      	add	r7, sp, #8
 801d5ee:	60f8      	str	r0, [r7, #12]
 801d5f0:	60b9      	str	r1, [r7, #8]
 801d5f2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801d5f4:	687b      	ldr	r3, [r7, #4]
 801d5f6:	623b      	str	r3, [r7, #32]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801d5f8:	68fb      	ldr	r3, [r7, #12]
 801d5fa:	2b00      	cmp	r3, #0
 801d5fc:	d106      	bne.n	801d60c <etharp_output+0x24>
 801d5fe:	4b78      	ldr	r3, [pc, #480]	; (801d7e0 <etharp_output+0x1f8>)
 801d600:	f240 321e 	movw	r2, #798	; 0x31e
 801d604:	4977      	ldr	r1, [pc, #476]	; (801d7e4 <etharp_output+0x1fc>)
 801d606:	4878      	ldr	r0, [pc, #480]	; (801d7e8 <etharp_output+0x200>)
 801d608:	f00e fb8a 	bl	802bd20 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801d60c:	68bb      	ldr	r3, [r7, #8]
 801d60e:	2b00      	cmp	r3, #0
 801d610:	d106      	bne.n	801d620 <etharp_output+0x38>
 801d612:	4b73      	ldr	r3, [pc, #460]	; (801d7e0 <etharp_output+0x1f8>)
 801d614:	f240 321f 	movw	r2, #799	; 0x31f
 801d618:	4974      	ldr	r1, [pc, #464]	; (801d7ec <etharp_output+0x204>)
 801d61a:	4873      	ldr	r0, [pc, #460]	; (801d7e8 <etharp_output+0x200>)
 801d61c:	f00e fb80 	bl	802bd20 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801d620:	687b      	ldr	r3, [r7, #4]
 801d622:	2b00      	cmp	r3, #0
 801d624:	d106      	bne.n	801d634 <etharp_output+0x4c>
 801d626:	4b6e      	ldr	r3, [pc, #440]	; (801d7e0 <etharp_output+0x1f8>)
 801d628:	f44f 7248 	mov.w	r2, #800	; 0x320
 801d62c:	4970      	ldr	r1, [pc, #448]	; (801d7f0 <etharp_output+0x208>)
 801d62e:	486e      	ldr	r0, [pc, #440]	; (801d7e8 <etharp_output+0x200>)
 801d630:	f00e fb76 	bl	802bd20 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801d634:	687b      	ldr	r3, [r7, #4]
 801d636:	681b      	ldr	r3, [r3, #0]
 801d638:	68f9      	ldr	r1, [r7, #12]
 801d63a:	4618      	mov	r0, r3
 801d63c:	f000 ff18 	bl	801e470 <ip4_addr_isbroadcast_u32>
 801d640:	4603      	mov	r3, r0
 801d642:	2b00      	cmp	r3, #0
 801d644:	d002      	beq.n	801d64c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801d646:	4b6b      	ldr	r3, [pc, #428]	; (801d7f4 <etharp_output+0x20c>)
 801d648:	627b      	str	r3, [r7, #36]	; 0x24
 801d64a:	e0b9      	b.n	801d7c0 <etharp_output+0x1d8>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801d64c:	687b      	ldr	r3, [r7, #4]
 801d64e:	681b      	ldr	r3, [r3, #0]
 801d650:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801d654:	2be0      	cmp	r3, #224	; 0xe0
 801d656:	d118      	bne.n	801d68a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801d658:	2301      	movs	r3, #1
 801d65a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801d65c:	2300      	movs	r3, #0
 801d65e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801d660:	235e      	movs	r3, #94	; 0x5e
 801d662:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801d664:	687b      	ldr	r3, [r7, #4]
 801d666:	3301      	adds	r3, #1
 801d668:	781b      	ldrb	r3, [r3, #0]
 801d66a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d66e:	b2db      	uxtb	r3, r3
 801d670:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801d672:	687b      	ldr	r3, [r7, #4]
 801d674:	3302      	adds	r3, #2
 801d676:	781b      	ldrb	r3, [r3, #0]
 801d678:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801d67a:	687b      	ldr	r3, [r7, #4]
 801d67c:	3303      	adds	r3, #3
 801d67e:	781b      	ldrb	r3, [r3, #0]
 801d680:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801d682:	f107 0310 	add.w	r3, r7, #16
 801d686:	627b      	str	r3, [r7, #36]	; 0x24
 801d688:	e09a      	b.n	801d7c0 <etharp_output+0x1d8>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801d68a:	687b      	ldr	r3, [r7, #4]
 801d68c:	681a      	ldr	r2, [r3, #0]
 801d68e:	68fb      	ldr	r3, [r7, #12]
 801d690:	3304      	adds	r3, #4
 801d692:	681b      	ldr	r3, [r3, #0]
 801d694:	405a      	eors	r2, r3
 801d696:	68fb      	ldr	r3, [r7, #12]
 801d698:	3308      	adds	r3, #8
 801d69a:	681b      	ldr	r3, [r3, #0]
 801d69c:	4013      	ands	r3, r2
 801d69e:	2b00      	cmp	r3, #0
 801d6a0:	d01c      	beq.n	801d6dc <etharp_output+0xf4>
        !ip4_addr_islinklocal(ipaddr)) {
 801d6a2:	687b      	ldr	r3, [r7, #4]
 801d6a4:	681b      	ldr	r3, [r3, #0]
 801d6a6:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801d6a8:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801d6ac:	4293      	cmp	r3, r2
 801d6ae:	d015      	beq.n	801d6dc <etharp_output+0xf4>
#if LWIP_AUTOIP
      struct ip_hdr *iphdr = LWIP_ALIGNMENT_CAST(struct ip_hdr *, q->payload);
 801d6b0:	68bb      	ldr	r3, [r7, #8]
 801d6b2:	685b      	ldr	r3, [r3, #4]
 801d6b4:	61bb      	str	r3, [r7, #24]
      /* According to RFC 3297, chapter 2.6.2 (Forwarding Rules), a packet with
         a link-local source address must always be "directly to its destination
         on the same physical link. The host MUST NOT send the packet to any
         router for forwarding". */
      if (!ip4_addr_islinklocal(&iphdr->src))
 801d6b6:	69bb      	ldr	r3, [r7, #24]
 801d6b8:	68db      	ldr	r3, [r3, #12]
 801d6ba:	b29b      	uxth	r3, r3
 801d6bc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801d6c0:	4293      	cmp	r3, r2
 801d6c2:	d00b      	beq.n	801d6dc <etharp_output+0xf4>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801d6c4:	68fb      	ldr	r3, [r7, #12]
 801d6c6:	330c      	adds	r3, #12
 801d6c8:	681b      	ldr	r3, [r3, #0]
 801d6ca:	2b00      	cmp	r3, #0
 801d6cc:	d003      	beq.n	801d6d6 <etharp_output+0xee>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801d6ce:	68fb      	ldr	r3, [r7, #12]
 801d6d0:	330c      	adds	r3, #12
 801d6d2:	623b      	str	r3, [r7, #32]
 801d6d4:	e002      	b.n	801d6dc <etharp_output+0xf4>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801d6d6:	f06f 0303 	mvn.w	r3, #3
 801d6da:	e07d      	b.n	801d7d8 <etharp_output+0x1f0>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801d6dc:	4b46      	ldr	r3, [pc, #280]	; (801d7f8 <etharp_output+0x210>)
 801d6de:	781b      	ldrb	r3, [r3, #0]
 801d6e0:	4619      	mov	r1, r3
 801d6e2:	4a46      	ldr	r2, [pc, #280]	; (801d7fc <etharp_output+0x214>)
 801d6e4:	460b      	mov	r3, r1
 801d6e6:	005b      	lsls	r3, r3, #1
 801d6e8:	440b      	add	r3, r1
 801d6ea:	00db      	lsls	r3, r3, #3
 801d6ec:	4413      	add	r3, r2
 801d6ee:	3314      	adds	r3, #20
 801d6f0:	781b      	ldrb	r3, [r3, #0]
 801d6f2:	2b01      	cmp	r3, #1
 801d6f4:	d925      	bls.n	801d742 <etharp_output+0x15a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801d6f6:	4b40      	ldr	r3, [pc, #256]	; (801d7f8 <etharp_output+0x210>)
 801d6f8:	781b      	ldrb	r3, [r3, #0]
 801d6fa:	4619      	mov	r1, r3
 801d6fc:	4a3f      	ldr	r2, [pc, #252]	; (801d7fc <etharp_output+0x214>)
 801d6fe:	460b      	mov	r3, r1
 801d700:	005b      	lsls	r3, r3, #1
 801d702:	440b      	add	r3, r1
 801d704:	00db      	lsls	r3, r3, #3
 801d706:	4413      	add	r3, r2
 801d708:	3308      	adds	r3, #8
 801d70a:	681a      	ldr	r2, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801d70c:	68fb      	ldr	r3, [r7, #12]
 801d70e:	429a      	cmp	r2, r3
 801d710:	d117      	bne.n	801d742 <etharp_output+0x15a>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801d712:	6a3b      	ldr	r3, [r7, #32]
 801d714:	681a      	ldr	r2, [r3, #0]
 801d716:	4b38      	ldr	r3, [pc, #224]	; (801d7f8 <etharp_output+0x210>)
 801d718:	781b      	ldrb	r3, [r3, #0]
 801d71a:	4618      	mov	r0, r3
 801d71c:	4937      	ldr	r1, [pc, #220]	; (801d7fc <etharp_output+0x214>)
 801d71e:	4603      	mov	r3, r0
 801d720:	005b      	lsls	r3, r3, #1
 801d722:	4403      	add	r3, r0
 801d724:	00db      	lsls	r3, r3, #3
 801d726:	440b      	add	r3, r1
 801d728:	3304      	adds	r3, #4
 801d72a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801d72c:	429a      	cmp	r2, r3
 801d72e:	d108      	bne.n	801d742 <etharp_output+0x15a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801d730:	4b31      	ldr	r3, [pc, #196]	; (801d7f8 <etharp_output+0x210>)
 801d732:	781b      	ldrb	r3, [r3, #0]
 801d734:	461a      	mov	r2, r3
 801d736:	68b9      	ldr	r1, [r7, #8]
 801d738:	68f8      	ldr	r0, [r7, #12]
 801d73a:	f7ff febb 	bl	801d4b4 <etharp_output_to_arp_index>
 801d73e:	4603      	mov	r3, r0
 801d740:	e04a      	b.n	801d7d8 <etharp_output+0x1f0>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801d742:	2300      	movs	r3, #0
 801d744:	77fb      	strb	r3, [r7, #31]
 801d746:	e031      	b.n	801d7ac <etharp_output+0x1c4>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801d748:	7ffa      	ldrb	r2, [r7, #31]
 801d74a:	492c      	ldr	r1, [pc, #176]	; (801d7fc <etharp_output+0x214>)
 801d74c:	4613      	mov	r3, r2
 801d74e:	005b      	lsls	r3, r3, #1
 801d750:	4413      	add	r3, r2
 801d752:	00db      	lsls	r3, r3, #3
 801d754:	440b      	add	r3, r1
 801d756:	3314      	adds	r3, #20
 801d758:	781b      	ldrb	r3, [r3, #0]
 801d75a:	2b01      	cmp	r3, #1
 801d75c:	d923      	bls.n	801d7a6 <etharp_output+0x1be>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801d75e:	7ffa      	ldrb	r2, [r7, #31]
 801d760:	4926      	ldr	r1, [pc, #152]	; (801d7fc <etharp_output+0x214>)
 801d762:	4613      	mov	r3, r2
 801d764:	005b      	lsls	r3, r3, #1
 801d766:	4413      	add	r3, r2
 801d768:	00db      	lsls	r3, r3, #3
 801d76a:	440b      	add	r3, r1
 801d76c:	3308      	adds	r3, #8
 801d76e:	681a      	ldr	r2, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801d770:	68fb      	ldr	r3, [r7, #12]
 801d772:	429a      	cmp	r2, r3
 801d774:	d117      	bne.n	801d7a6 <etharp_output+0x1be>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801d776:	6a3b      	ldr	r3, [r7, #32]
 801d778:	6819      	ldr	r1, [r3, #0]
 801d77a:	7ffa      	ldrb	r2, [r7, #31]
 801d77c:	481f      	ldr	r0, [pc, #124]	; (801d7fc <etharp_output+0x214>)
 801d77e:	4613      	mov	r3, r2
 801d780:	005b      	lsls	r3, r3, #1
 801d782:	4413      	add	r3, r2
 801d784:	00db      	lsls	r3, r3, #3
 801d786:	4403      	add	r3, r0
 801d788:	3304      	adds	r3, #4
 801d78a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801d78c:	4299      	cmp	r1, r3
 801d78e:	d10a      	bne.n	801d7a6 <etharp_output+0x1be>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801d790:	4a19      	ldr	r2, [pc, #100]	; (801d7f8 <etharp_output+0x210>)
 801d792:	7ffb      	ldrb	r3, [r7, #31]
 801d794:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801d796:	7ffb      	ldrb	r3, [r7, #31]
 801d798:	461a      	mov	r2, r3
 801d79a:	68b9      	ldr	r1, [r7, #8]
 801d79c:	68f8      	ldr	r0, [r7, #12]
 801d79e:	f7ff fe89 	bl	801d4b4 <etharp_output_to_arp_index>
 801d7a2:	4603      	mov	r3, r0
 801d7a4:	e018      	b.n	801d7d8 <etharp_output+0x1f0>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801d7a6:	7ffb      	ldrb	r3, [r7, #31]
 801d7a8:	3301      	adds	r3, #1
 801d7aa:	77fb      	strb	r3, [r7, #31]
 801d7ac:	7ffb      	ldrb	r3, [r7, #31]
 801d7ae:	2b09      	cmp	r3, #9
 801d7b0:	d9ca      	bls.n	801d748 <etharp_output+0x160>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801d7b2:	68ba      	ldr	r2, [r7, #8]
 801d7b4:	6a39      	ldr	r1, [r7, #32]
 801d7b6:	68f8      	ldr	r0, [r7, #12]
 801d7b8:	f000 f822 	bl	801d800 <etharp_query>
 801d7bc:	4603      	mov	r3, r0
 801d7be:	e00b      	b.n	801d7d8 <etharp_output+0x1f0>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801d7c0:	68fb      	ldr	r3, [r7, #12]
 801d7c2:	f103 022a 	add.w	r2, r3, #42	; 0x2a
 801d7c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801d7ca:	9300      	str	r3, [sp, #0]
 801d7cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d7ce:	68b9      	ldr	r1, [r7, #8]
 801d7d0:	68f8      	ldr	r0, [r7, #12]
 801d7d2:	f00a fe7d 	bl	80284d0 <ethernet_output>
 801d7d6:	4603      	mov	r3, r0
}
 801d7d8:	4618      	mov	r0, r3
 801d7da:	3728      	adds	r7, #40	; 0x28
 801d7dc:	46bd      	mov	sp, r7
 801d7de:	bd80      	pop	{r7, pc}
 801d7e0:	0802eb94 	.word	0x0802eb94
 801d7e4:	0802ece4 	.word	0x0802ece4
 801d7e8:	0802ec0c 	.word	0x0802ec0c
 801d7ec:	0802ed34 	.word	0x0802ed34
 801d7f0:	0802ecd4 	.word	0x0802ecd4
 801d7f4:	08031d74 	.word	0x08031d74
 801d7f8:	20017134 	.word	0x20017134
 801d7fc:	20017044 	.word	0x20017044

0801d800 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801d800:	b580      	push	{r7, lr}
 801d802:	b08c      	sub	sp, #48	; 0x30
 801d804:	af02      	add	r7, sp, #8
 801d806:	60f8      	str	r0, [r7, #12]
 801d808:	60b9      	str	r1, [r7, #8]
 801d80a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801d80c:	68fb      	ldr	r3, [r7, #12]
 801d80e:	332a      	adds	r3, #42	; 0x2a
 801d810:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801d812:	23ff      	movs	r3, #255	; 0xff
 801d814:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801d818:	2300      	movs	r3, #0
 801d81a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801d81c:	68bb      	ldr	r3, [r7, #8]
 801d81e:	681b      	ldr	r3, [r3, #0]
 801d820:	68f9      	ldr	r1, [r7, #12]
 801d822:	4618      	mov	r0, r3
 801d824:	f000 fe24 	bl	801e470 <ip4_addr_isbroadcast_u32>
 801d828:	4603      	mov	r3, r0
 801d82a:	2b00      	cmp	r3, #0
 801d82c:	d10c      	bne.n	801d848 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801d82e:	68bb      	ldr	r3, [r7, #8]
 801d830:	681b      	ldr	r3, [r3, #0]
 801d832:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801d836:	2be0      	cmp	r3, #224	; 0xe0
 801d838:	d006      	beq.n	801d848 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801d83a:	68bb      	ldr	r3, [r7, #8]
 801d83c:	2b00      	cmp	r3, #0
 801d83e:	d003      	beq.n	801d848 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801d840:	68bb      	ldr	r3, [r7, #8]
 801d842:	681b      	ldr	r3, [r3, #0]
 801d844:	2b00      	cmp	r3, #0
 801d846:	d102      	bne.n	801d84e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801d848:	f06f 030f 	mvn.w	r3, #15
 801d84c:	e102      	b.n	801da54 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801d84e:	68fa      	ldr	r2, [r7, #12]
 801d850:	2101      	movs	r1, #1
 801d852:	68b8      	ldr	r0, [r7, #8]
 801d854:	f7ff fb52 	bl	801cefc <etharp_find_entry>
 801d858:	4603      	mov	r3, r0
 801d85a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801d85c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801d860:	2b00      	cmp	r3, #0
 801d862:	da02      	bge.n	801d86a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801d864:	8a7b      	ldrh	r3, [r7, #18]
 801d866:	b25b      	sxtb	r3, r3
 801d868:	e0f4      	b.n	801da54 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801d86a:	8a7b      	ldrh	r3, [r7, #18]
 801d86c:	2b7e      	cmp	r3, #126	; 0x7e
 801d86e:	d906      	bls.n	801d87e <etharp_query+0x7e>
 801d870:	4b7a      	ldr	r3, [pc, #488]	; (801da5c <etharp_query+0x25c>)
 801d872:	f240 32c1 	movw	r2, #961	; 0x3c1
 801d876:	497a      	ldr	r1, [pc, #488]	; (801da60 <etharp_query+0x260>)
 801d878:	487a      	ldr	r0, [pc, #488]	; (801da64 <etharp_query+0x264>)
 801d87a:	f00e fa51 	bl	802bd20 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801d87e:	8a7b      	ldrh	r3, [r7, #18]
 801d880:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801d882:	7c7a      	ldrb	r2, [r7, #17]
 801d884:	4978      	ldr	r1, [pc, #480]	; (801da68 <etharp_query+0x268>)
 801d886:	4613      	mov	r3, r2
 801d888:	005b      	lsls	r3, r3, #1
 801d88a:	4413      	add	r3, r2
 801d88c:	00db      	lsls	r3, r3, #3
 801d88e:	440b      	add	r3, r1
 801d890:	3314      	adds	r3, #20
 801d892:	781b      	ldrb	r3, [r3, #0]
 801d894:	2b00      	cmp	r3, #0
 801d896:	d115      	bne.n	801d8c4 <etharp_query+0xc4>
    is_new_entry = 1;
 801d898:	2301      	movs	r3, #1
 801d89a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801d89c:	7c7a      	ldrb	r2, [r7, #17]
 801d89e:	4972      	ldr	r1, [pc, #456]	; (801da68 <etharp_query+0x268>)
 801d8a0:	4613      	mov	r3, r2
 801d8a2:	005b      	lsls	r3, r3, #1
 801d8a4:	4413      	add	r3, r2
 801d8a6:	00db      	lsls	r3, r3, #3
 801d8a8:	440b      	add	r3, r1
 801d8aa:	3314      	adds	r3, #20
 801d8ac:	2201      	movs	r2, #1
 801d8ae:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801d8b0:	7c7a      	ldrb	r2, [r7, #17]
 801d8b2:	496d      	ldr	r1, [pc, #436]	; (801da68 <etharp_query+0x268>)
 801d8b4:	4613      	mov	r3, r2
 801d8b6:	005b      	lsls	r3, r3, #1
 801d8b8:	4413      	add	r3, r2
 801d8ba:	00db      	lsls	r3, r3, #3
 801d8bc:	440b      	add	r3, r1
 801d8be:	3308      	adds	r3, #8
 801d8c0:	68fa      	ldr	r2, [r7, #12]
 801d8c2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801d8c4:	7c7a      	ldrb	r2, [r7, #17]
 801d8c6:	4968      	ldr	r1, [pc, #416]	; (801da68 <etharp_query+0x268>)
 801d8c8:	4613      	mov	r3, r2
 801d8ca:	005b      	lsls	r3, r3, #1
 801d8cc:	4413      	add	r3, r2
 801d8ce:	00db      	lsls	r3, r3, #3
 801d8d0:	440b      	add	r3, r1
 801d8d2:	3314      	adds	r3, #20
 801d8d4:	781b      	ldrb	r3, [r3, #0]
 801d8d6:	2b01      	cmp	r3, #1
 801d8d8:	d011      	beq.n	801d8fe <etharp_query+0xfe>
 801d8da:	7c7a      	ldrb	r2, [r7, #17]
 801d8dc:	4962      	ldr	r1, [pc, #392]	; (801da68 <etharp_query+0x268>)
 801d8de:	4613      	mov	r3, r2
 801d8e0:	005b      	lsls	r3, r3, #1
 801d8e2:	4413      	add	r3, r2
 801d8e4:	00db      	lsls	r3, r3, #3
 801d8e6:	440b      	add	r3, r1
 801d8e8:	3314      	adds	r3, #20
 801d8ea:	781b      	ldrb	r3, [r3, #0]
 801d8ec:	2b01      	cmp	r3, #1
 801d8ee:	d806      	bhi.n	801d8fe <etharp_query+0xfe>
 801d8f0:	4b5a      	ldr	r3, [pc, #360]	; (801da5c <etharp_query+0x25c>)
 801d8f2:	f240 32cf 	movw	r2, #975	; 0x3cf
 801d8f6:	495d      	ldr	r1, [pc, #372]	; (801da6c <etharp_query+0x26c>)
 801d8f8:	485a      	ldr	r0, [pc, #360]	; (801da64 <etharp_query+0x264>)
 801d8fa:	f00e fa11 	bl	802bd20 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801d8fe:	6a3b      	ldr	r3, [r7, #32]
 801d900:	2b00      	cmp	r3, #0
 801d902:	d102      	bne.n	801d90a <etharp_query+0x10a>
 801d904:	687b      	ldr	r3, [r7, #4]
 801d906:	2b00      	cmp	r3, #0
 801d908:	d10c      	bne.n	801d924 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801d90a:	68b9      	ldr	r1, [r7, #8]
 801d90c:	68f8      	ldr	r0, [r7, #12]
 801d90e:	f000 f977 	bl	801dc00 <etharp_request>
 801d912:	4603      	mov	r3, r0
 801d914:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801d918:	687b      	ldr	r3, [r7, #4]
 801d91a:	2b00      	cmp	r3, #0
 801d91c:	d102      	bne.n	801d924 <etharp_query+0x124>
      return result;
 801d91e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801d922:	e097      	b.n	801da54 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801d924:	687b      	ldr	r3, [r7, #4]
 801d926:	2b00      	cmp	r3, #0
 801d928:	d106      	bne.n	801d938 <etharp_query+0x138>
 801d92a:	4b4c      	ldr	r3, [pc, #304]	; (801da5c <etharp_query+0x25c>)
 801d92c:	f240 32e1 	movw	r2, #993	; 0x3e1
 801d930:	494f      	ldr	r1, [pc, #316]	; (801da70 <etharp_query+0x270>)
 801d932:	484c      	ldr	r0, [pc, #304]	; (801da64 <etharp_query+0x264>)
 801d934:	f00e f9f4 	bl	802bd20 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801d938:	7c7a      	ldrb	r2, [r7, #17]
 801d93a:	494b      	ldr	r1, [pc, #300]	; (801da68 <etharp_query+0x268>)
 801d93c:	4613      	mov	r3, r2
 801d93e:	005b      	lsls	r3, r3, #1
 801d940:	4413      	add	r3, r2
 801d942:	00db      	lsls	r3, r3, #3
 801d944:	440b      	add	r3, r1
 801d946:	3314      	adds	r3, #20
 801d948:	781b      	ldrb	r3, [r3, #0]
 801d94a:	2b01      	cmp	r3, #1
 801d94c:	d918      	bls.n	801d980 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801d94e:	4a49      	ldr	r2, [pc, #292]	; (801da74 <etharp_query+0x274>)
 801d950:	7c7b      	ldrb	r3, [r7, #17]
 801d952:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801d954:	7c7a      	ldrb	r2, [r7, #17]
 801d956:	4613      	mov	r3, r2
 801d958:	005b      	lsls	r3, r3, #1
 801d95a:	4413      	add	r3, r2
 801d95c:	00db      	lsls	r3, r3, #3
 801d95e:	3308      	adds	r3, #8
 801d960:	4a41      	ldr	r2, [pc, #260]	; (801da68 <etharp_query+0x268>)
 801d962:	4413      	add	r3, r2
 801d964:	1d1a      	adds	r2, r3, #4
 801d966:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801d96a:	9300      	str	r3, [sp, #0]
 801d96c:	4613      	mov	r3, r2
 801d96e:	697a      	ldr	r2, [r7, #20]
 801d970:	6879      	ldr	r1, [r7, #4]
 801d972:	68f8      	ldr	r0, [r7, #12]
 801d974:	f00a fdac 	bl	80284d0 <ethernet_output>
 801d978:	4603      	mov	r3, r0
 801d97a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801d97e:	e067      	b.n	801da50 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801d980:	7c7a      	ldrb	r2, [r7, #17]
 801d982:	4939      	ldr	r1, [pc, #228]	; (801da68 <etharp_query+0x268>)
 801d984:	4613      	mov	r3, r2
 801d986:	005b      	lsls	r3, r3, #1
 801d988:	4413      	add	r3, r2
 801d98a:	00db      	lsls	r3, r3, #3
 801d98c:	440b      	add	r3, r1
 801d98e:	3314      	adds	r3, #20
 801d990:	781b      	ldrb	r3, [r3, #0]
 801d992:	2b01      	cmp	r3, #1
 801d994:	d15c      	bne.n	801da50 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801d996:	2300      	movs	r3, #0
 801d998:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801d99a:	687b      	ldr	r3, [r7, #4]
 801d99c:	61fb      	str	r3, [r7, #28]
    while (p) {
 801d99e:	e01c      	b.n	801d9da <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801d9a0:	69fb      	ldr	r3, [r7, #28]
 801d9a2:	895a      	ldrh	r2, [r3, #10]
 801d9a4:	69fb      	ldr	r3, [r7, #28]
 801d9a6:	891b      	ldrh	r3, [r3, #8]
 801d9a8:	429a      	cmp	r2, r3
 801d9aa:	d10a      	bne.n	801d9c2 <etharp_query+0x1c2>
 801d9ac:	69fb      	ldr	r3, [r7, #28]
 801d9ae:	681b      	ldr	r3, [r3, #0]
 801d9b0:	2b00      	cmp	r3, #0
 801d9b2:	d006      	beq.n	801d9c2 <etharp_query+0x1c2>
 801d9b4:	4b29      	ldr	r3, [pc, #164]	; (801da5c <etharp_query+0x25c>)
 801d9b6:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801d9ba:	492f      	ldr	r1, [pc, #188]	; (801da78 <etharp_query+0x278>)
 801d9bc:	4829      	ldr	r0, [pc, #164]	; (801da64 <etharp_query+0x264>)
 801d9be:	f00e f9af 	bl	802bd20 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801d9c2:	69fb      	ldr	r3, [r7, #28]
 801d9c4:	7b1b      	ldrb	r3, [r3, #12]
 801d9c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801d9ca:	2b00      	cmp	r3, #0
 801d9cc:	d002      	beq.n	801d9d4 <etharp_query+0x1d4>
        copy_needed = 1;
 801d9ce:	2301      	movs	r3, #1
 801d9d0:	61bb      	str	r3, [r7, #24]
        break;
 801d9d2:	e005      	b.n	801d9e0 <etharp_query+0x1e0>
      }
      p = p->next;
 801d9d4:	69fb      	ldr	r3, [r7, #28]
 801d9d6:	681b      	ldr	r3, [r3, #0]
 801d9d8:	61fb      	str	r3, [r7, #28]
    while (p) {
 801d9da:	69fb      	ldr	r3, [r7, #28]
 801d9dc:	2b00      	cmp	r3, #0
 801d9de:	d1df      	bne.n	801d9a0 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 801d9e0:	69bb      	ldr	r3, [r7, #24]
 801d9e2:	2b00      	cmp	r3, #0
 801d9e4:	d007      	beq.n	801d9f6 <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801d9e6:	687a      	ldr	r2, [r7, #4]
 801d9e8:	f44f 7120 	mov.w	r1, #640	; 0x280
 801d9ec:	200e      	movs	r0, #14
 801d9ee:	f003 fcf1 	bl	80213d4 <pbuf_clone>
 801d9f2:	61f8      	str	r0, [r7, #28]
 801d9f4:	e004      	b.n	801da00 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801d9f6:	687b      	ldr	r3, [r7, #4]
 801d9f8:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801d9fa:	69f8      	ldr	r0, [r7, #28]
 801d9fc:	f003 f9e0 	bl	8020dc0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801da00:	69fb      	ldr	r3, [r7, #28]
 801da02:	2b00      	cmp	r3, #0
 801da04:	d021      	beq.n	801da4a <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801da06:	7c7a      	ldrb	r2, [r7, #17]
 801da08:	4917      	ldr	r1, [pc, #92]	; (801da68 <etharp_query+0x268>)
 801da0a:	4613      	mov	r3, r2
 801da0c:	005b      	lsls	r3, r3, #1
 801da0e:	4413      	add	r3, r2
 801da10:	00db      	lsls	r3, r3, #3
 801da12:	440b      	add	r3, r1
 801da14:	681b      	ldr	r3, [r3, #0]
 801da16:	2b00      	cmp	r3, #0
 801da18:	d00a      	beq.n	801da30 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801da1a:	7c7a      	ldrb	r2, [r7, #17]
 801da1c:	4912      	ldr	r1, [pc, #72]	; (801da68 <etharp_query+0x268>)
 801da1e:	4613      	mov	r3, r2
 801da20:	005b      	lsls	r3, r3, #1
 801da22:	4413      	add	r3, r2
 801da24:	00db      	lsls	r3, r3, #3
 801da26:	440b      	add	r3, r1
 801da28:	681b      	ldr	r3, [r3, #0]
 801da2a:	4618      	mov	r0, r3
 801da2c:	f003 f922 	bl	8020c74 <pbuf_free>
      }
      arp_table[i].q = p;
 801da30:	7c7a      	ldrb	r2, [r7, #17]
 801da32:	490d      	ldr	r1, [pc, #52]	; (801da68 <etharp_query+0x268>)
 801da34:	4613      	mov	r3, r2
 801da36:	005b      	lsls	r3, r3, #1
 801da38:	4413      	add	r3, r2
 801da3a:	00db      	lsls	r3, r3, #3
 801da3c:	440b      	add	r3, r1
 801da3e:	69fa      	ldr	r2, [r7, #28]
 801da40:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801da42:	2300      	movs	r3, #0
 801da44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801da48:	e002      	b.n	801da50 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801da4a:	23ff      	movs	r3, #255	; 0xff
 801da4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801da50:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801da54:	4618      	mov	r0, r3
 801da56:	3728      	adds	r7, #40	; 0x28
 801da58:	46bd      	mov	sp, r7
 801da5a:	bd80      	pop	{r7, pc}
 801da5c:	0802eb94 	.word	0x0802eb94
 801da60:	0802ed40 	.word	0x0802ed40
 801da64:	0802ec0c 	.word	0x0802ec0c
 801da68:	20017044 	.word	0x20017044
 801da6c:	0802ed50 	.word	0x0802ed50
 801da70:	0802ed34 	.word	0x0802ed34
 801da74:	20017134 	.word	0x20017134
 801da78:	0802ed78 	.word	0x0802ed78

0801da7c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801da7c:	b580      	push	{r7, lr}
 801da7e:	b08a      	sub	sp, #40	; 0x28
 801da80:	af02      	add	r7, sp, #8
 801da82:	60f8      	str	r0, [r7, #12]
 801da84:	60b9      	str	r1, [r7, #8]
 801da86:	607a      	str	r2, [r7, #4]
 801da88:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801da8a:	2300      	movs	r3, #0
 801da8c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801da8e:	68fb      	ldr	r3, [r7, #12]
 801da90:	2b00      	cmp	r3, #0
 801da92:	d106      	bne.n	801daa2 <etharp_raw+0x26>
 801da94:	4b43      	ldr	r3, [pc, #268]	; (801dba4 <etharp_raw+0x128>)
 801da96:	f240 4257 	movw	r2, #1111	; 0x457
 801da9a:	4943      	ldr	r1, [pc, #268]	; (801dba8 <etharp_raw+0x12c>)
 801da9c:	4843      	ldr	r0, [pc, #268]	; (801dbac <etharp_raw+0x130>)
 801da9e:	f00e f93f 	bl	802bd20 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801daa2:	f44f 7220 	mov.w	r2, #640	; 0x280
 801daa6:	211c      	movs	r1, #28
 801daa8:	200e      	movs	r0, #14
 801daaa:	f002 fdcd 	bl	8020648 <pbuf_alloc>
 801daae:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801dab0:	69bb      	ldr	r3, [r7, #24]
 801dab2:	2b00      	cmp	r3, #0
 801dab4:	d102      	bne.n	801dabc <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801dab6:	f04f 33ff 	mov.w	r3, #4294967295
 801daba:	e06e      	b.n	801db9a <etharp_raw+0x11e>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801dabc:	69bb      	ldr	r3, [r7, #24]
 801dabe:	895b      	ldrh	r3, [r3, #10]
 801dac0:	2b1b      	cmp	r3, #27
 801dac2:	d806      	bhi.n	801dad2 <etharp_raw+0x56>
 801dac4:	4b37      	ldr	r3, [pc, #220]	; (801dba4 <etharp_raw+0x128>)
 801dac6:	f240 4263 	movw	r2, #1123	; 0x463
 801daca:	4939      	ldr	r1, [pc, #228]	; (801dbb0 <etharp_raw+0x134>)
 801dacc:	4837      	ldr	r0, [pc, #220]	; (801dbac <etharp_raw+0x130>)
 801dace:	f00e f927 	bl	802bd20 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801dad2:	69bb      	ldr	r3, [r7, #24]
 801dad4:	685b      	ldr	r3, [r3, #4]
 801dad6:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801dad8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801dada:	4618      	mov	r0, r3
 801dadc:	f7fd fe74 	bl	801b7c8 <lwip_htons>
 801dae0:	4603      	mov	r3, r0
 801dae2:	461a      	mov	r2, r3
 801dae4:	697b      	ldr	r3, [r7, #20]
 801dae6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801dae8:	68fb      	ldr	r3, [r7, #12]
 801daea:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801daee:	2b06      	cmp	r3, #6
 801daf0:	d006      	beq.n	801db00 <etharp_raw+0x84>
 801daf2:	4b2c      	ldr	r3, [pc, #176]	; (801dba4 <etharp_raw+0x128>)
 801daf4:	f240 426a 	movw	r2, #1130	; 0x46a
 801daf8:	492e      	ldr	r1, [pc, #184]	; (801dbb4 <etharp_raw+0x138>)
 801dafa:	482c      	ldr	r0, [pc, #176]	; (801dbac <etharp_raw+0x130>)
 801dafc:	f00e f910 	bl	802bd20 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801db00:	697b      	ldr	r3, [r7, #20]
 801db02:	3308      	adds	r3, #8
 801db04:	2206      	movs	r2, #6
 801db06:	6839      	ldr	r1, [r7, #0]
 801db08:	4618      	mov	r0, r3
 801db0a:	f00d fe80 	bl	802b80e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801db0e:	697b      	ldr	r3, [r7, #20]
 801db10:	3312      	adds	r3, #18
 801db12:	2206      	movs	r2, #6
 801db14:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801db16:	4618      	mov	r0, r3
 801db18:	f00d fe79 	bl	802b80e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801db1c:	697b      	ldr	r3, [r7, #20]
 801db1e:	330e      	adds	r3, #14
 801db20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801db22:	6812      	ldr	r2, [r2, #0]
 801db24:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801db26:	697b      	ldr	r3, [r7, #20]
 801db28:	3318      	adds	r3, #24
 801db2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801db2c:	6812      	ldr	r2, [r2, #0]
 801db2e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801db30:	697b      	ldr	r3, [r7, #20]
 801db32:	2200      	movs	r2, #0
 801db34:	701a      	strb	r2, [r3, #0]
 801db36:	2200      	movs	r2, #0
 801db38:	f042 0201 	orr.w	r2, r2, #1
 801db3c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801db3e:	697b      	ldr	r3, [r7, #20]
 801db40:	2200      	movs	r2, #0
 801db42:	f042 0208 	orr.w	r2, r2, #8
 801db46:	709a      	strb	r2, [r3, #2]
 801db48:	2200      	movs	r2, #0
 801db4a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801db4c:	697b      	ldr	r3, [r7, #20]
 801db4e:	2206      	movs	r2, #6
 801db50:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801db52:	697b      	ldr	r3, [r7, #20]
 801db54:	2204      	movs	r2, #4
 801db56:	715a      	strb	r2, [r3, #5]
  /* send ARP query */
#if LWIP_AUTOIP
  /* If we are using Link-Local, all ARP packets that contain a Link-Local
   * 'sender IP address' MUST be sent using link-layer broadcast instead of
   * link-layer unicast. (See RFC3927 Section 2.5, last paragraph) */
  if (ip4_addr_islinklocal(ipsrc_addr)) {
 801db58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801db5a:	681b      	ldr	r3, [r3, #0]
 801db5c:	b29b      	uxth	r3, r3
 801db5e:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801db62:	4293      	cmp	r3, r2
 801db64:	d109      	bne.n	801db7a <etharp_raw+0xfe>
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
 801db66:	f640 0306 	movw	r3, #2054	; 0x806
 801db6a:	9300      	str	r3, [sp, #0]
 801db6c:	4b12      	ldr	r3, [pc, #72]	; (801dbb8 <etharp_raw+0x13c>)
 801db6e:	68ba      	ldr	r2, [r7, #8]
 801db70:	69b9      	ldr	r1, [r7, #24]
 801db72:	68f8      	ldr	r0, [r7, #12]
 801db74:	f00a fcac 	bl	80284d0 <ethernet_output>
 801db78:	e008      	b.n	801db8c <etharp_raw+0x110>
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801db7a:	f640 0306 	movw	r3, #2054	; 0x806
 801db7e:	9300      	str	r3, [sp, #0]
 801db80:	687b      	ldr	r3, [r7, #4]
 801db82:	68ba      	ldr	r2, [r7, #8]
 801db84:	69b9      	ldr	r1, [r7, #24]
 801db86:	68f8      	ldr	r0, [r7, #12]
 801db88:	f00a fca2 	bl	80284d0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801db8c:	69b8      	ldr	r0, [r7, #24]
 801db8e:	f003 f871 	bl	8020c74 <pbuf_free>
  p = NULL;
 801db92:	2300      	movs	r3, #0
 801db94:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801db96:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801db9a:	4618      	mov	r0, r3
 801db9c:	3720      	adds	r7, #32
 801db9e:	46bd      	mov	sp, r7
 801dba0:	bd80      	pop	{r7, pc}
 801dba2:	bf00      	nop
 801dba4:	0802eb94 	.word	0x0802eb94
 801dba8:	0802ece4 	.word	0x0802ece4
 801dbac:	0802ec0c 	.word	0x0802ec0c
 801dbb0:	0802ed94 	.word	0x0802ed94
 801dbb4:	0802edc8 	.word	0x0802edc8
 801dbb8:	08031d74 	.word	0x08031d74

0801dbbc <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801dbbc:	b580      	push	{r7, lr}
 801dbbe:	b088      	sub	sp, #32
 801dbc0:	af04      	add	r7, sp, #16
 801dbc2:	60f8      	str	r0, [r7, #12]
 801dbc4:	60b9      	str	r1, [r7, #8]
 801dbc6:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dbc8:	68fb      	ldr	r3, [r7, #12]
 801dbca:	f103 012a 	add.w	r1, r3, #42	; 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801dbce:	68fb      	ldr	r3, [r7, #12]
 801dbd0:	f103 002a 	add.w	r0, r3, #42	; 0x2a
 801dbd4:	68fb      	ldr	r3, [r7, #12]
 801dbd6:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801dbd8:	2201      	movs	r2, #1
 801dbda:	9203      	str	r2, [sp, #12]
 801dbdc:	68ba      	ldr	r2, [r7, #8]
 801dbde:	9202      	str	r2, [sp, #8]
 801dbe0:	4a06      	ldr	r2, [pc, #24]	; (801dbfc <etharp_request_dst+0x40>)
 801dbe2:	9201      	str	r2, [sp, #4]
 801dbe4:	9300      	str	r3, [sp, #0]
 801dbe6:	4603      	mov	r3, r0
 801dbe8:	687a      	ldr	r2, [r7, #4]
 801dbea:	68f8      	ldr	r0, [r7, #12]
 801dbec:	f7ff ff46 	bl	801da7c <etharp_raw>
 801dbf0:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801dbf2:	4618      	mov	r0, r3
 801dbf4:	3710      	adds	r7, #16
 801dbf6:	46bd      	mov	sp, r7
 801dbf8:	bd80      	pop	{r7, pc}
 801dbfa:	bf00      	nop
 801dbfc:	08031d7c 	.word	0x08031d7c

0801dc00 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801dc00:	b580      	push	{r7, lr}
 801dc02:	b082      	sub	sp, #8
 801dc04:	af00      	add	r7, sp, #0
 801dc06:	6078      	str	r0, [r7, #4]
 801dc08:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801dc0a:	4a05      	ldr	r2, [pc, #20]	; (801dc20 <etharp_request+0x20>)
 801dc0c:	6839      	ldr	r1, [r7, #0]
 801dc0e:	6878      	ldr	r0, [r7, #4]
 801dc10:	f7ff ffd4 	bl	801dbbc <etharp_request_dst>
 801dc14:	4603      	mov	r3, r0
}
 801dc16:	4618      	mov	r0, r3
 801dc18:	3708      	adds	r7, #8
 801dc1a:	46bd      	mov	sp, r7
 801dc1c:	bd80      	pop	{r7, pc}
 801dc1e:	bf00      	nop
 801dc20:	08031d74 	.word	0x08031d74

0801dc24 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801dc24:	b580      	push	{r7, lr}
 801dc26:	b08e      	sub	sp, #56	; 0x38
 801dc28:	af04      	add	r7, sp, #16
 801dc2a:	6078      	str	r0, [r7, #4]
 801dc2c:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801dc2e:	4b79      	ldr	r3, [pc, #484]	; (801de14 <icmp_input+0x1f0>)
 801dc30:	689b      	ldr	r3, [r3, #8]
 801dc32:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801dc34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc36:	781b      	ldrb	r3, [r3, #0]
 801dc38:	f003 030f 	and.w	r3, r3, #15
 801dc3c:	b2db      	uxtb	r3, r3
 801dc3e:	009b      	lsls	r3, r3, #2
 801dc40:	b2db      	uxtb	r3, r3
 801dc42:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801dc44:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dc46:	2b13      	cmp	r3, #19
 801dc48:	f240 80cd 	bls.w	801dde6 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801dc4c:	687b      	ldr	r3, [r7, #4]
 801dc4e:	895b      	ldrh	r3, [r3, #10]
 801dc50:	2b03      	cmp	r3, #3
 801dc52:	f240 80ca 	bls.w	801ddea <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801dc56:	687b      	ldr	r3, [r7, #4]
 801dc58:	685b      	ldr	r3, [r3, #4]
 801dc5a:	781b      	ldrb	r3, [r3, #0]
 801dc5c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801dc60:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801dc64:	2b00      	cmp	r3, #0
 801dc66:	f000 80b7 	beq.w	801ddd8 <icmp_input+0x1b4>
 801dc6a:	2b08      	cmp	r3, #8
 801dc6c:	f040 80b7 	bne.w	801ddde <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801dc70:	4b69      	ldr	r3, [pc, #420]	; (801de18 <icmp_input+0x1f4>)
 801dc72:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801dc74:	4b67      	ldr	r3, [pc, #412]	; (801de14 <icmp_input+0x1f0>)
 801dc76:	695b      	ldr	r3, [r3, #20]
 801dc78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801dc7c:	2be0      	cmp	r3, #224	; 0xe0
 801dc7e:	f000 80bb 	beq.w	801ddf8 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801dc82:	4b64      	ldr	r3, [pc, #400]	; (801de14 <icmp_input+0x1f0>)
 801dc84:	695a      	ldr	r2, [r3, #20]
 801dc86:	4b63      	ldr	r3, [pc, #396]	; (801de14 <icmp_input+0x1f0>)
 801dc88:	681b      	ldr	r3, [r3, #0]
 801dc8a:	4619      	mov	r1, r3
 801dc8c:	4610      	mov	r0, r2
 801dc8e:	f000 fbef 	bl	801e470 <ip4_addr_isbroadcast_u32>
 801dc92:	4603      	mov	r3, r0
 801dc94:	2b00      	cmp	r3, #0
 801dc96:	f040 80b1 	bne.w	801ddfc <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801dc9a:	687b      	ldr	r3, [r7, #4]
 801dc9c:	891b      	ldrh	r3, [r3, #8]
 801dc9e:	2b07      	cmp	r3, #7
 801dca0:	f240 80a5 	bls.w	801ddee <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801dca4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dca6:	330e      	adds	r3, #14
 801dca8:	4619      	mov	r1, r3
 801dcaa:	6878      	ldr	r0, [r7, #4]
 801dcac:	f002 ff1a 	bl	8020ae4 <pbuf_add_header>
 801dcb0:	4603      	mov	r3, r0
 801dcb2:	2b00      	cmp	r3, #0
 801dcb4:	d04b      	beq.n	801dd4e <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801dcb6:	687b      	ldr	r3, [r7, #4]
 801dcb8:	891a      	ldrh	r2, [r3, #8]
 801dcba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dcbc:	4413      	add	r3, r2
 801dcbe:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801dcc0:	687b      	ldr	r3, [r7, #4]
 801dcc2:	891b      	ldrh	r3, [r3, #8]
 801dcc4:	8b7a      	ldrh	r2, [r7, #26]
 801dcc6:	429a      	cmp	r2, r3
 801dcc8:	f0c0 809a 	bcc.w	801de00 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801dccc:	8b7b      	ldrh	r3, [r7, #26]
 801dcce:	f44f 7220 	mov.w	r2, #640	; 0x280
 801dcd2:	4619      	mov	r1, r3
 801dcd4:	200e      	movs	r0, #14
 801dcd6:	f002 fcb7 	bl	8020648 <pbuf_alloc>
 801dcda:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801dcdc:	697b      	ldr	r3, [r7, #20]
 801dcde:	2b00      	cmp	r3, #0
 801dce0:	f000 8090 	beq.w	801de04 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801dce4:	697b      	ldr	r3, [r7, #20]
 801dce6:	895b      	ldrh	r3, [r3, #10]
 801dce8:	461a      	mov	r2, r3
 801dcea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dcec:	3308      	adds	r3, #8
 801dcee:	429a      	cmp	r2, r3
 801dcf0:	d203      	bcs.n	801dcfa <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801dcf2:	6978      	ldr	r0, [r7, #20]
 801dcf4:	f002 ffbe 	bl	8020c74 <pbuf_free>
          goto icmperr;
 801dcf8:	e085      	b.n	801de06 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801dcfa:	697b      	ldr	r3, [r7, #20]
 801dcfc:	685b      	ldr	r3, [r3, #4]
 801dcfe:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801dd00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801dd02:	4618      	mov	r0, r3
 801dd04:	f00d fd83 	bl	802b80e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801dd08:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dd0a:	4619      	mov	r1, r3
 801dd0c:	6978      	ldr	r0, [r7, #20]
 801dd0e:	f002 fef9 	bl	8020b04 <pbuf_remove_header>
 801dd12:	4603      	mov	r3, r0
 801dd14:	2b00      	cmp	r3, #0
 801dd16:	d009      	beq.n	801dd2c <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801dd18:	4b40      	ldr	r3, [pc, #256]	; (801de1c <icmp_input+0x1f8>)
 801dd1a:	22b6      	movs	r2, #182	; 0xb6
 801dd1c:	4940      	ldr	r1, [pc, #256]	; (801de20 <icmp_input+0x1fc>)
 801dd1e:	4841      	ldr	r0, [pc, #260]	; (801de24 <icmp_input+0x200>)
 801dd20:	f00d fffe 	bl	802bd20 <iprintf>
          pbuf_free(r);
 801dd24:	6978      	ldr	r0, [r7, #20]
 801dd26:	f002 ffa5 	bl	8020c74 <pbuf_free>
          goto icmperr;
 801dd2a:	e06c      	b.n	801de06 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801dd2c:	6879      	ldr	r1, [r7, #4]
 801dd2e:	6978      	ldr	r0, [r7, #20]
 801dd30:	f003 f8d4 	bl	8020edc <pbuf_copy>
 801dd34:	4603      	mov	r3, r0
 801dd36:	2b00      	cmp	r3, #0
 801dd38:	d003      	beq.n	801dd42 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801dd3a:	6978      	ldr	r0, [r7, #20]
 801dd3c:	f002 ff9a 	bl	8020c74 <pbuf_free>
          goto icmperr;
 801dd40:	e061      	b.n	801de06 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801dd42:	6878      	ldr	r0, [r7, #4]
 801dd44:	f002 ff96 	bl	8020c74 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801dd48:	697b      	ldr	r3, [r7, #20]
 801dd4a:	607b      	str	r3, [r7, #4]
 801dd4c:	e00f      	b.n	801dd6e <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801dd4e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dd50:	330e      	adds	r3, #14
 801dd52:	4619      	mov	r1, r3
 801dd54:	6878      	ldr	r0, [r7, #4]
 801dd56:	f002 fed5 	bl	8020b04 <pbuf_remove_header>
 801dd5a:	4603      	mov	r3, r0
 801dd5c:	2b00      	cmp	r3, #0
 801dd5e:	d006      	beq.n	801dd6e <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801dd60:	4b2e      	ldr	r3, [pc, #184]	; (801de1c <icmp_input+0x1f8>)
 801dd62:	22c7      	movs	r2, #199	; 0xc7
 801dd64:	4930      	ldr	r1, [pc, #192]	; (801de28 <icmp_input+0x204>)
 801dd66:	482f      	ldr	r0, [pc, #188]	; (801de24 <icmp_input+0x200>)
 801dd68:	f00d ffda 	bl	802bd20 <iprintf>
          goto icmperr;
 801dd6c:	e04b      	b.n	801de06 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801dd6e:	687b      	ldr	r3, [r7, #4]
 801dd70:	685b      	ldr	r3, [r3, #4]
 801dd72:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801dd74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dd76:	4619      	mov	r1, r3
 801dd78:	6878      	ldr	r0, [r7, #4]
 801dd7a:	f002 feb3 	bl	8020ae4 <pbuf_add_header>
 801dd7e:	4603      	mov	r3, r0
 801dd80:	2b00      	cmp	r3, #0
 801dd82:	d12b      	bne.n	801dddc <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801dd84:	687b      	ldr	r3, [r7, #4]
 801dd86:	685b      	ldr	r3, [r3, #4]
 801dd88:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801dd8a:	69fb      	ldr	r3, [r7, #28]
 801dd8c:	681a      	ldr	r2, [r3, #0]
 801dd8e:	68fb      	ldr	r3, [r7, #12]
 801dd90:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801dd92:	4b20      	ldr	r3, [pc, #128]	; (801de14 <icmp_input+0x1f0>)
 801dd94:	691a      	ldr	r2, [r3, #16]
 801dd96:	68fb      	ldr	r3, [r7, #12]
 801dd98:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801dd9a:	693b      	ldr	r3, [r7, #16]
 801dd9c:	2200      	movs	r2, #0
 801dd9e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801dda0:	693b      	ldr	r3, [r7, #16]
 801dda2:	2200      	movs	r2, #0
 801dda4:	709a      	strb	r2, [r3, #2]
 801dda6:	2200      	movs	r2, #0
 801dda8:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801ddaa:	68fb      	ldr	r3, [r7, #12]
 801ddac:	22ff      	movs	r2, #255	; 0xff
 801ddae:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801ddb0:	68fb      	ldr	r3, [r7, #12]
 801ddb2:	2200      	movs	r2, #0
 801ddb4:	729a      	strb	r2, [r3, #10]
 801ddb6:	2200      	movs	r2, #0
 801ddb8:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801ddba:	683b      	ldr	r3, [r7, #0]
 801ddbc:	9302      	str	r3, [sp, #8]
 801ddbe:	2301      	movs	r3, #1
 801ddc0:	9301      	str	r3, [sp, #4]
 801ddc2:	2300      	movs	r3, #0
 801ddc4:	9300      	str	r3, [sp, #0]
 801ddc6:	23ff      	movs	r3, #255	; 0xff
 801ddc8:	2200      	movs	r2, #0
 801ddca:	69f9      	ldr	r1, [r7, #28]
 801ddcc:	6878      	ldr	r0, [r7, #4]
 801ddce:	f000 fa77 	bl	801e2c0 <ip4_output_if>
 801ddd2:	4603      	mov	r3, r0
 801ddd4:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801ddd6:	e001      	b.n	801dddc <icmp_input+0x1b8>
      break;
 801ddd8:	bf00      	nop
 801ddda:	e000      	b.n	801ddde <icmp_input+0x1ba>
      break;
 801dddc:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801ddde:	6878      	ldr	r0, [r7, #4]
 801dde0:	f002 ff48 	bl	8020c74 <pbuf_free>
  return;
 801dde4:	e013      	b.n	801de0e <icmp_input+0x1ea>
    goto lenerr;
 801dde6:	bf00      	nop
 801dde8:	e002      	b.n	801ddf0 <icmp_input+0x1cc>
    goto lenerr;
 801ddea:	bf00      	nop
 801ddec:	e000      	b.n	801ddf0 <icmp_input+0x1cc>
        goto lenerr;
 801ddee:	bf00      	nop
lenerr:
  pbuf_free(p);
 801ddf0:	6878      	ldr	r0, [r7, #4]
 801ddf2:	f002 ff3f 	bl	8020c74 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801ddf6:	e00a      	b.n	801de0e <icmp_input+0x1ea>
        goto icmperr;
 801ddf8:	bf00      	nop
 801ddfa:	e004      	b.n	801de06 <icmp_input+0x1e2>
        goto icmperr;
 801ddfc:	bf00      	nop
 801ddfe:	e002      	b.n	801de06 <icmp_input+0x1e2>
          goto icmperr;
 801de00:	bf00      	nop
 801de02:	e000      	b.n	801de06 <icmp_input+0x1e2>
          goto icmperr;
 801de04:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801de06:	6878      	ldr	r0, [r7, #4]
 801de08:	f002 ff34 	bl	8020c74 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801de0c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801de0e:	3728      	adds	r7, #40	; 0x28
 801de10:	46bd      	mov	sp, r7
 801de12:	bd80      	pop	{r7, pc}
 801de14:	20017498 	.word	0x20017498
 801de18:	200174ac 	.word	0x200174ac
 801de1c:	0802ee0c 	.word	0x0802ee0c
 801de20:	0802ee44 	.word	0x0802ee44
 801de24:	0802ee7c 	.word	0x0802ee7c
 801de28:	0802eea4 	.word	0x0802eea4

0801de2c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801de2c:	b580      	push	{r7, lr}
 801de2e:	b082      	sub	sp, #8
 801de30:	af00      	add	r7, sp, #0
 801de32:	6078      	str	r0, [r7, #4]
 801de34:	460b      	mov	r3, r1
 801de36:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801de38:	78fb      	ldrb	r3, [r7, #3]
 801de3a:	461a      	mov	r2, r3
 801de3c:	2103      	movs	r1, #3
 801de3e:	6878      	ldr	r0, [r7, #4]
 801de40:	f000 f814 	bl	801de6c <icmp_send_response>
}
 801de44:	bf00      	nop
 801de46:	3708      	adds	r7, #8
 801de48:	46bd      	mov	sp, r7
 801de4a:	bd80      	pop	{r7, pc}

0801de4c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801de4c:	b580      	push	{r7, lr}
 801de4e:	b082      	sub	sp, #8
 801de50:	af00      	add	r7, sp, #0
 801de52:	6078      	str	r0, [r7, #4]
 801de54:	460b      	mov	r3, r1
 801de56:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801de58:	78fb      	ldrb	r3, [r7, #3]
 801de5a:	461a      	mov	r2, r3
 801de5c:	210b      	movs	r1, #11
 801de5e:	6878      	ldr	r0, [r7, #4]
 801de60:	f000 f804 	bl	801de6c <icmp_send_response>
}
 801de64:	bf00      	nop
 801de66:	3708      	adds	r7, #8
 801de68:	46bd      	mov	sp, r7
 801de6a:	bd80      	pop	{r7, pc}

0801de6c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801de6c:	b580      	push	{r7, lr}
 801de6e:	b08c      	sub	sp, #48	; 0x30
 801de70:	af04      	add	r7, sp, #16
 801de72:	6078      	str	r0, [r7, #4]
 801de74:	460b      	mov	r3, r1
 801de76:	70fb      	strb	r3, [r7, #3]
 801de78:	4613      	mov	r3, r2
 801de7a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801de7c:	f44f 7220 	mov.w	r2, #640	; 0x280
 801de80:	2124      	movs	r1, #36	; 0x24
 801de82:	2022      	movs	r0, #34	; 0x22
 801de84:	f002 fbe0 	bl	8020648 <pbuf_alloc>
 801de88:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801de8a:	69fb      	ldr	r3, [r7, #28]
 801de8c:	2b00      	cmp	r3, #0
 801de8e:	d04c      	beq.n	801df2a <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801de90:	69fb      	ldr	r3, [r7, #28]
 801de92:	895b      	ldrh	r3, [r3, #10]
 801de94:	2b23      	cmp	r3, #35	; 0x23
 801de96:	d806      	bhi.n	801dea6 <icmp_send_response+0x3a>
 801de98:	4b26      	ldr	r3, [pc, #152]	; (801df34 <icmp_send_response+0xc8>)
 801de9a:	f240 1269 	movw	r2, #361	; 0x169
 801de9e:	4926      	ldr	r1, [pc, #152]	; (801df38 <icmp_send_response+0xcc>)
 801dea0:	4826      	ldr	r0, [pc, #152]	; (801df3c <icmp_send_response+0xd0>)
 801dea2:	f00d ff3d 	bl	802bd20 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801dea6:	687b      	ldr	r3, [r7, #4]
 801dea8:	685b      	ldr	r3, [r3, #4]
 801deaa:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801deac:	69fb      	ldr	r3, [r7, #28]
 801deae:	685b      	ldr	r3, [r3, #4]
 801deb0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801deb2:	697b      	ldr	r3, [r7, #20]
 801deb4:	78fa      	ldrb	r2, [r7, #3]
 801deb6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801deb8:	697b      	ldr	r3, [r7, #20]
 801deba:	78ba      	ldrb	r2, [r7, #2]
 801debc:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801debe:	697b      	ldr	r3, [r7, #20]
 801dec0:	2200      	movs	r2, #0
 801dec2:	711a      	strb	r2, [r3, #4]
 801dec4:	2200      	movs	r2, #0
 801dec6:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801dec8:	697b      	ldr	r3, [r7, #20]
 801deca:	2200      	movs	r2, #0
 801decc:	719a      	strb	r2, [r3, #6]
 801dece:	2200      	movs	r2, #0
 801ded0:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801ded2:	69fb      	ldr	r3, [r7, #28]
 801ded4:	685b      	ldr	r3, [r3, #4]
 801ded6:	f103 0008 	add.w	r0, r3, #8
 801deda:	687b      	ldr	r3, [r7, #4]
 801dedc:	685b      	ldr	r3, [r3, #4]
 801dede:	221c      	movs	r2, #28
 801dee0:	4619      	mov	r1, r3
 801dee2:	f00d fc94 	bl	802b80e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801dee6:	69bb      	ldr	r3, [r7, #24]
 801dee8:	68db      	ldr	r3, [r3, #12]
 801deea:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801deec:	f107 030c 	add.w	r3, r7, #12
 801def0:	4618      	mov	r0, r3
 801def2:	f000 f825 	bl	801df40 <ip4_route>
 801def6:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801def8:	693b      	ldr	r3, [r7, #16]
 801defa:	2b00      	cmp	r3, #0
 801defc:	d011      	beq.n	801df22 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801defe:	697b      	ldr	r3, [r7, #20]
 801df00:	2200      	movs	r2, #0
 801df02:	709a      	strb	r2, [r3, #2]
 801df04:	2200      	movs	r2, #0
 801df06:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801df08:	f107 020c 	add.w	r2, r7, #12
 801df0c:	693b      	ldr	r3, [r7, #16]
 801df0e:	9302      	str	r3, [sp, #8]
 801df10:	2301      	movs	r3, #1
 801df12:	9301      	str	r3, [sp, #4]
 801df14:	2300      	movs	r3, #0
 801df16:	9300      	str	r3, [sp, #0]
 801df18:	23ff      	movs	r3, #255	; 0xff
 801df1a:	2100      	movs	r1, #0
 801df1c:	69f8      	ldr	r0, [r7, #28]
 801df1e:	f000 f9cf 	bl	801e2c0 <ip4_output_if>
  }
  pbuf_free(q);
 801df22:	69f8      	ldr	r0, [r7, #28]
 801df24:	f002 fea6 	bl	8020c74 <pbuf_free>
 801df28:	e000      	b.n	801df2c <icmp_send_response+0xc0>
    return;
 801df2a:	bf00      	nop
}
 801df2c:	3720      	adds	r7, #32
 801df2e:	46bd      	mov	sp, r7
 801df30:	bd80      	pop	{r7, pc}
 801df32:	bf00      	nop
 801df34:	0802ee0c 	.word	0x0802ee0c
 801df38:	0802eed8 	.word	0x0802eed8
 801df3c:	0802ee7c 	.word	0x0802ee7c

0801df40 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801df40:	b480      	push	{r7}
 801df42:	b085      	sub	sp, #20
 801df44:	af00      	add	r7, sp, #0
 801df46:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801df48:	4b31      	ldr	r3, [pc, #196]	; (801e010 <ip4_route+0xd0>)
 801df4a:	681b      	ldr	r3, [r3, #0]
 801df4c:	60fb      	str	r3, [r7, #12]
 801df4e:	e033      	b.n	801dfb8 <ip4_route+0x78>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801df50:	68fb      	ldr	r3, [r7, #12]
 801df52:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801df56:	f003 0301 	and.w	r3, r3, #1
 801df5a:	2b00      	cmp	r3, #0
 801df5c:	d029      	beq.n	801dfb2 <ip4_route+0x72>
 801df5e:	68fb      	ldr	r3, [r7, #12]
 801df60:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801df64:	f003 0304 	and.w	r3, r3, #4
 801df68:	2b00      	cmp	r3, #0
 801df6a:	d022      	beq.n	801dfb2 <ip4_route+0x72>
 801df6c:	68fb      	ldr	r3, [r7, #12]
 801df6e:	3304      	adds	r3, #4
 801df70:	681b      	ldr	r3, [r3, #0]
 801df72:	2b00      	cmp	r3, #0
 801df74:	d01d      	beq.n	801dfb2 <ip4_route+0x72>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801df76:	687b      	ldr	r3, [r7, #4]
 801df78:	681a      	ldr	r2, [r3, #0]
 801df7a:	68fb      	ldr	r3, [r7, #12]
 801df7c:	3304      	adds	r3, #4
 801df7e:	681b      	ldr	r3, [r3, #0]
 801df80:	405a      	eors	r2, r3
 801df82:	68fb      	ldr	r3, [r7, #12]
 801df84:	3308      	adds	r3, #8
 801df86:	681b      	ldr	r3, [r3, #0]
 801df88:	4013      	ands	r3, r2
 801df8a:	2b00      	cmp	r3, #0
 801df8c:	d101      	bne.n	801df92 <ip4_route+0x52>
        /* return netif on which to forward IP packet */
        return netif;
 801df8e:	68fb      	ldr	r3, [r7, #12]
 801df90:	e038      	b.n	801e004 <ip4_route+0xc4>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801df92:	68fb      	ldr	r3, [r7, #12]
 801df94:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801df98:	f003 0302 	and.w	r3, r3, #2
 801df9c:	2b00      	cmp	r3, #0
 801df9e:	d108      	bne.n	801dfb2 <ip4_route+0x72>
 801dfa0:	687b      	ldr	r3, [r7, #4]
 801dfa2:	681a      	ldr	r2, [r3, #0]
 801dfa4:	68fb      	ldr	r3, [r7, #12]
 801dfa6:	330c      	adds	r3, #12
 801dfa8:	681b      	ldr	r3, [r3, #0]
 801dfaa:	429a      	cmp	r2, r3
 801dfac:	d101      	bne.n	801dfb2 <ip4_route+0x72>
        /* return netif on which to forward IP packet */
        return netif;
 801dfae:	68fb      	ldr	r3, [r7, #12]
 801dfb0:	e028      	b.n	801e004 <ip4_route+0xc4>
  NETIF_FOREACH(netif) {
 801dfb2:	68fb      	ldr	r3, [r7, #12]
 801dfb4:	681b      	ldr	r3, [r3, #0]
 801dfb6:	60fb      	str	r3, [r7, #12]
 801dfb8:	68fb      	ldr	r3, [r7, #12]
 801dfba:	2b00      	cmp	r3, #0
 801dfbc:	d1c8      	bne.n	801df50 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801dfbe:	4b15      	ldr	r3, [pc, #84]	; (801e014 <ip4_route+0xd4>)
 801dfc0:	681b      	ldr	r3, [r3, #0]
 801dfc2:	2b00      	cmp	r3, #0
 801dfc4:	d01a      	beq.n	801dffc <ip4_route+0xbc>
 801dfc6:	4b13      	ldr	r3, [pc, #76]	; (801e014 <ip4_route+0xd4>)
 801dfc8:	681b      	ldr	r3, [r3, #0]
 801dfca:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801dfce:	f003 0301 	and.w	r3, r3, #1
 801dfd2:	2b00      	cmp	r3, #0
 801dfd4:	d012      	beq.n	801dffc <ip4_route+0xbc>
 801dfd6:	4b0f      	ldr	r3, [pc, #60]	; (801e014 <ip4_route+0xd4>)
 801dfd8:	681b      	ldr	r3, [r3, #0]
 801dfda:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801dfde:	f003 0304 	and.w	r3, r3, #4
 801dfe2:	2b00      	cmp	r3, #0
 801dfe4:	d00a      	beq.n	801dffc <ip4_route+0xbc>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801dfe6:	4b0b      	ldr	r3, [pc, #44]	; (801e014 <ip4_route+0xd4>)
 801dfe8:	681b      	ldr	r3, [r3, #0]
 801dfea:	3304      	adds	r3, #4
 801dfec:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801dfee:	2b00      	cmp	r3, #0
 801dff0:	d004      	beq.n	801dffc <ip4_route+0xbc>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801dff2:	687b      	ldr	r3, [r7, #4]
 801dff4:	681b      	ldr	r3, [r3, #0]
 801dff6:	b2db      	uxtb	r3, r3
 801dff8:	2b7f      	cmp	r3, #127	; 0x7f
 801dffa:	d101      	bne.n	801e000 <ip4_route+0xc0>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801dffc:	2300      	movs	r3, #0
 801dffe:	e001      	b.n	801e004 <ip4_route+0xc4>
  }

  return netif_default;
 801e000:	4b04      	ldr	r3, [pc, #16]	; (801e014 <ip4_route+0xd4>)
 801e002:	681b      	ldr	r3, [r3, #0]
}
 801e004:	4618      	mov	r0, r3
 801e006:	3714      	adds	r7, #20
 801e008:	46bd      	mov	sp, r7
 801e00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e00e:	4770      	bx	lr
 801e010:	2001d54c 	.word	0x2001d54c
 801e014:	2001d550 	.word	0x2001d550

0801e018 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801e018:	b580      	push	{r7, lr}
 801e01a:	b082      	sub	sp, #8
 801e01c:	af00      	add	r7, sp, #0
 801e01e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801e020:	687b      	ldr	r3, [r7, #4]
 801e022:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801e026:	f003 0301 	and.w	r3, r3, #1
 801e02a:	2b00      	cmp	r3, #0
 801e02c:	d01f      	beq.n	801e06e <ip4_input_accept+0x56>
 801e02e:	687b      	ldr	r3, [r7, #4]
 801e030:	3304      	adds	r3, #4
 801e032:	681b      	ldr	r3, [r3, #0]
 801e034:	2b00      	cmp	r3, #0
 801e036:	d01a      	beq.n	801e06e <ip4_input_accept+0x56>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801e038:	4b0f      	ldr	r3, [pc, #60]	; (801e078 <ip4_input_accept+0x60>)
 801e03a:	695a      	ldr	r2, [r3, #20]
 801e03c:	687b      	ldr	r3, [r7, #4]
 801e03e:	3304      	adds	r3, #4
 801e040:	681b      	ldr	r3, [r3, #0]
 801e042:	429a      	cmp	r2, r3
 801e044:	d008      	beq.n	801e058 <ip4_input_accept+0x40>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801e046:	4b0c      	ldr	r3, [pc, #48]	; (801e078 <ip4_input_accept+0x60>)
 801e048:	695b      	ldr	r3, [r3, #20]
 801e04a:	6879      	ldr	r1, [r7, #4]
 801e04c:	4618      	mov	r0, r3
 801e04e:	f000 fa0f 	bl	801e470 <ip4_addr_isbroadcast_u32>
 801e052:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801e054:	2b00      	cmp	r3, #0
 801e056:	d001      	beq.n	801e05c <ip4_input_accept+0x44>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801e058:	2301      	movs	r3, #1
 801e05a:	e009      	b.n	801e070 <ip4_input_accept+0x58>
    }
#if LWIP_AUTOIP
    /* connections to link-local addresses must persist after changing
        the netif's address (RFC3927 ch. 1.9) */
    if (autoip_accept_packet(netif, ip4_current_dest_addr())) {
 801e05c:	4907      	ldr	r1, [pc, #28]	; (801e07c <ip4_input_accept+0x64>)
 801e05e:	6878      	ldr	r0, [r7, #4]
 801e060:	f7fe fe57 	bl	801cd12 <autoip_accept_packet>
 801e064:	4603      	mov	r3, r0
 801e066:	2b00      	cmp	r3, #0
 801e068:	d001      	beq.n	801e06e <ip4_input_accept+0x56>
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: LLA packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801e06a:	2301      	movs	r3, #1
 801e06c:	e000      	b.n	801e070 <ip4_input_accept+0x58>
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801e06e:	2300      	movs	r3, #0
}
 801e070:	4618      	mov	r0, r3
 801e072:	3708      	adds	r7, #8
 801e074:	46bd      	mov	sp, r7
 801e076:	bd80      	pop	{r7, pc}
 801e078:	20017498 	.word	0x20017498
 801e07c:	200174ac 	.word	0x200174ac

0801e080 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801e080:	b580      	push	{r7, lr}
 801e082:	b086      	sub	sp, #24
 801e084:	af00      	add	r7, sp, #0
 801e086:	6078      	str	r0, [r7, #4]
 801e088:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801e08a:	687b      	ldr	r3, [r7, #4]
 801e08c:	685b      	ldr	r3, [r3, #4]
 801e08e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801e090:	697b      	ldr	r3, [r7, #20]
 801e092:	781b      	ldrb	r3, [r3, #0]
 801e094:	091b      	lsrs	r3, r3, #4
 801e096:	b2db      	uxtb	r3, r3
 801e098:	2b04      	cmp	r3, #4
 801e09a:	d004      	beq.n	801e0a6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801e09c:	6878      	ldr	r0, [r7, #4]
 801e09e:	f002 fde9 	bl	8020c74 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801e0a2:	2300      	movs	r3, #0
 801e0a4:	e104      	b.n	801e2b0 <ip4_input+0x230>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801e0a6:	697b      	ldr	r3, [r7, #20]
 801e0a8:	781b      	ldrb	r3, [r3, #0]
 801e0aa:	f003 030f 	and.w	r3, r3, #15
 801e0ae:	b2db      	uxtb	r3, r3
 801e0b0:	009b      	lsls	r3, r3, #2
 801e0b2:	b2db      	uxtb	r3, r3
 801e0b4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801e0b6:	697b      	ldr	r3, [r7, #20]
 801e0b8:	885b      	ldrh	r3, [r3, #2]
 801e0ba:	b29b      	uxth	r3, r3
 801e0bc:	4618      	mov	r0, r3
 801e0be:	f7fd fb83 	bl	801b7c8 <lwip_htons>
 801e0c2:	4603      	mov	r3, r0
 801e0c4:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801e0c6:	687b      	ldr	r3, [r7, #4]
 801e0c8:	891b      	ldrh	r3, [r3, #8]
 801e0ca:	89ba      	ldrh	r2, [r7, #12]
 801e0cc:	429a      	cmp	r2, r3
 801e0ce:	d204      	bcs.n	801e0da <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801e0d0:	89bb      	ldrh	r3, [r7, #12]
 801e0d2:	4619      	mov	r1, r3
 801e0d4:	6878      	ldr	r0, [r7, #4]
 801e0d6:	f002 fc13 	bl	8020900 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801e0da:	687b      	ldr	r3, [r7, #4]
 801e0dc:	895b      	ldrh	r3, [r3, #10]
 801e0de:	89fa      	ldrh	r2, [r7, #14]
 801e0e0:	429a      	cmp	r2, r3
 801e0e2:	d807      	bhi.n	801e0f4 <ip4_input+0x74>
 801e0e4:	687b      	ldr	r3, [r7, #4]
 801e0e6:	891b      	ldrh	r3, [r3, #8]
 801e0e8:	89ba      	ldrh	r2, [r7, #12]
 801e0ea:	429a      	cmp	r2, r3
 801e0ec:	d802      	bhi.n	801e0f4 <ip4_input+0x74>
 801e0ee:	89fb      	ldrh	r3, [r7, #14]
 801e0f0:	2b13      	cmp	r3, #19
 801e0f2:	d804      	bhi.n	801e0fe <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801e0f4:	6878      	ldr	r0, [r7, #4]
 801e0f6:	f002 fdbd 	bl	8020c74 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801e0fa:	2300      	movs	r3, #0
 801e0fc:	e0d8      	b.n	801e2b0 <ip4_input+0x230>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801e0fe:	697b      	ldr	r3, [r7, #20]
 801e100:	691b      	ldr	r3, [r3, #16]
 801e102:	4a6d      	ldr	r2, [pc, #436]	; (801e2b8 <ip4_input+0x238>)
 801e104:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801e106:	697b      	ldr	r3, [r7, #20]
 801e108:	68db      	ldr	r3, [r3, #12]
 801e10a:	4a6b      	ldr	r2, [pc, #428]	; (801e2b8 <ip4_input+0x238>)
 801e10c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e10e:	4b6a      	ldr	r3, [pc, #424]	; (801e2b8 <ip4_input+0x238>)
 801e110:	695b      	ldr	r3, [r3, #20]
 801e112:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801e116:	2be0      	cmp	r3, #224	; 0xe0
 801e118:	d111      	bne.n	801e13e <ip4_input+0xbe>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801e11a:	683b      	ldr	r3, [r7, #0]
 801e11c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801e120:	f003 0301 	and.w	r3, r3, #1
 801e124:	2b00      	cmp	r3, #0
 801e126:	d007      	beq.n	801e138 <ip4_input+0xb8>
 801e128:	683b      	ldr	r3, [r7, #0]
 801e12a:	3304      	adds	r3, #4
 801e12c:	681b      	ldr	r3, [r3, #0]
 801e12e:	2b00      	cmp	r3, #0
 801e130:	d002      	beq.n	801e138 <ip4_input+0xb8>
      netif = inp;
 801e132:	683b      	ldr	r3, [r7, #0]
 801e134:	613b      	str	r3, [r7, #16]
 801e136:	e02a      	b.n	801e18e <ip4_input+0x10e>
    } else {
      netif = NULL;
 801e138:	2300      	movs	r3, #0
 801e13a:	613b      	str	r3, [r7, #16]
 801e13c:	e027      	b.n	801e18e <ip4_input+0x10e>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801e13e:	6838      	ldr	r0, [r7, #0]
 801e140:	f7ff ff6a 	bl	801e018 <ip4_input_accept>
 801e144:	4603      	mov	r3, r0
 801e146:	2b00      	cmp	r3, #0
 801e148:	d002      	beq.n	801e150 <ip4_input+0xd0>
      netif = inp;
 801e14a:	683b      	ldr	r3, [r7, #0]
 801e14c:	613b      	str	r3, [r7, #16]
 801e14e:	e01e      	b.n	801e18e <ip4_input+0x10e>
    } else {
      netif = NULL;
 801e150:	2300      	movs	r3, #0
 801e152:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801e154:	4b58      	ldr	r3, [pc, #352]	; (801e2b8 <ip4_input+0x238>)
 801e156:	695b      	ldr	r3, [r3, #20]
 801e158:	b2db      	uxtb	r3, r3
 801e15a:	2b7f      	cmp	r3, #127	; 0x7f
 801e15c:	d017      	beq.n	801e18e <ip4_input+0x10e>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801e15e:	4b57      	ldr	r3, [pc, #348]	; (801e2bc <ip4_input+0x23c>)
 801e160:	681b      	ldr	r3, [r3, #0]
 801e162:	613b      	str	r3, [r7, #16]
 801e164:	e00e      	b.n	801e184 <ip4_input+0x104>
          if (netif == inp) {
 801e166:	693a      	ldr	r2, [r7, #16]
 801e168:	683b      	ldr	r3, [r7, #0]
 801e16a:	429a      	cmp	r2, r3
 801e16c:	d006      	beq.n	801e17c <ip4_input+0xfc>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801e16e:	6938      	ldr	r0, [r7, #16]
 801e170:	f7ff ff52 	bl	801e018 <ip4_input_accept>
 801e174:	4603      	mov	r3, r0
 801e176:	2b00      	cmp	r3, #0
 801e178:	d108      	bne.n	801e18c <ip4_input+0x10c>
 801e17a:	e000      	b.n	801e17e <ip4_input+0xfe>
            continue;
 801e17c:	bf00      	nop
        NETIF_FOREACH(netif) {
 801e17e:	693b      	ldr	r3, [r7, #16]
 801e180:	681b      	ldr	r3, [r3, #0]
 801e182:	613b      	str	r3, [r7, #16]
 801e184:	693b      	ldr	r3, [r7, #16]
 801e186:	2b00      	cmp	r3, #0
 801e188:	d1ed      	bne.n	801e166 <ip4_input+0xe6>
 801e18a:	e000      	b.n	801e18e <ip4_input+0x10e>
            break;
 801e18c:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e18e:	4b4a      	ldr	r3, [pc, #296]	; (801e2b8 <ip4_input+0x238>)
 801e190:	691b      	ldr	r3, [r3, #16]
 801e192:	6839      	ldr	r1, [r7, #0]
 801e194:	4618      	mov	r0, r3
 801e196:	f000 f96b 	bl	801e470 <ip4_addr_isbroadcast_u32>
 801e19a:	4603      	mov	r3, r0
 801e19c:	2b00      	cmp	r3, #0
 801e19e:	d105      	bne.n	801e1ac <ip4_input+0x12c>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801e1a0:	4b45      	ldr	r3, [pc, #276]	; (801e2b8 <ip4_input+0x238>)
 801e1a2:	691b      	ldr	r3, [r3, #16]
 801e1a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801e1a8:	2be0      	cmp	r3, #224	; 0xe0
 801e1aa:	d104      	bne.n	801e1b6 <ip4_input+0x136>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801e1ac:	6878      	ldr	r0, [r7, #4]
 801e1ae:	f002 fd61 	bl	8020c74 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801e1b2:	2300      	movs	r3, #0
 801e1b4:	e07c      	b.n	801e2b0 <ip4_input+0x230>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801e1b6:	693b      	ldr	r3, [r7, #16]
 801e1b8:	2b00      	cmp	r3, #0
 801e1ba:	d104      	bne.n	801e1c6 <ip4_input+0x146>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801e1bc:	6878      	ldr	r0, [r7, #4]
 801e1be:	f002 fd59 	bl	8020c74 <pbuf_free>
    return ERR_OK;
 801e1c2:	2300      	movs	r3, #0
 801e1c4:	e074      	b.n	801e2b0 <ip4_input+0x230>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801e1c6:	697b      	ldr	r3, [r7, #20]
 801e1c8:	88db      	ldrh	r3, [r3, #6]
 801e1ca:	b29b      	uxth	r3, r3
 801e1cc:	461a      	mov	r2, r3
 801e1ce:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801e1d2:	4013      	ands	r3, r2
 801e1d4:	2b00      	cmp	r3, #0
 801e1d6:	d00b      	beq.n	801e1f0 <ip4_input+0x170>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801e1d8:	6878      	ldr	r0, [r7, #4]
 801e1da:	f000 fe53 	bl	801ee84 <ip4_reass>
 801e1de:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801e1e0:	687b      	ldr	r3, [r7, #4]
 801e1e2:	2b00      	cmp	r3, #0
 801e1e4:	d101      	bne.n	801e1ea <ip4_input+0x16a>
      return ERR_OK;
 801e1e6:	2300      	movs	r3, #0
 801e1e8:	e062      	b.n	801e2b0 <ip4_input+0x230>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801e1ea:	687b      	ldr	r3, [r7, #4]
 801e1ec:	685b      	ldr	r3, [r3, #4]
 801e1ee:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801e1f0:	4a31      	ldr	r2, [pc, #196]	; (801e2b8 <ip4_input+0x238>)
 801e1f2:	693b      	ldr	r3, [r7, #16]
 801e1f4:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801e1f6:	4a30      	ldr	r2, [pc, #192]	; (801e2b8 <ip4_input+0x238>)
 801e1f8:	683b      	ldr	r3, [r7, #0]
 801e1fa:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801e1fc:	4a2e      	ldr	r2, [pc, #184]	; (801e2b8 <ip4_input+0x238>)
 801e1fe:	697b      	ldr	r3, [r7, #20]
 801e200:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801e202:	697b      	ldr	r3, [r7, #20]
 801e204:	781b      	ldrb	r3, [r3, #0]
 801e206:	f003 030f 	and.w	r3, r3, #15
 801e20a:	b2db      	uxtb	r3, r3
 801e20c:	009b      	lsls	r3, r3, #2
 801e20e:	b2db      	uxtb	r3, r3
 801e210:	b29a      	uxth	r2, r3
 801e212:	4b29      	ldr	r3, [pc, #164]	; (801e2b8 <ip4_input+0x238>)
 801e214:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801e216:	89fb      	ldrh	r3, [r7, #14]
 801e218:	4619      	mov	r1, r3
 801e21a:	6878      	ldr	r0, [r7, #4]
 801e21c:	f002 fc72 	bl	8020b04 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801e220:	697b      	ldr	r3, [r7, #20]
 801e222:	7a5b      	ldrb	r3, [r3, #9]
 801e224:	2b06      	cmp	r3, #6
 801e226:	d009      	beq.n	801e23c <ip4_input+0x1bc>
 801e228:	2b11      	cmp	r3, #17
 801e22a:	d002      	beq.n	801e232 <ip4_input+0x1b2>
 801e22c:	2b01      	cmp	r3, #1
 801e22e:	d00a      	beq.n	801e246 <ip4_input+0x1c6>
 801e230:	e00e      	b.n	801e250 <ip4_input+0x1d0>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801e232:	6839      	ldr	r1, [r7, #0]
 801e234:	6878      	ldr	r0, [r7, #4]
 801e236:	f009 fcb3 	bl	8027ba0 <udp_input>
        break;
 801e23a:	e026      	b.n	801e28a <ip4_input+0x20a>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801e23c:	6839      	ldr	r1, [r7, #0]
 801e23e:	6878      	ldr	r0, [r7, #4]
 801e240:	f005 f82c 	bl	802329c <tcp_input>
        break;
 801e244:	e021      	b.n	801e28a <ip4_input+0x20a>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801e246:	6839      	ldr	r1, [r7, #0]
 801e248:	6878      	ldr	r0, [r7, #4]
 801e24a:	f7ff fceb 	bl	801dc24 <icmp_input>
        break;
 801e24e:	e01c      	b.n	801e28a <ip4_input+0x20a>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e250:	4b19      	ldr	r3, [pc, #100]	; (801e2b8 <ip4_input+0x238>)
 801e252:	695b      	ldr	r3, [r3, #20]
 801e254:	6939      	ldr	r1, [r7, #16]
 801e256:	4618      	mov	r0, r3
 801e258:	f000 f90a 	bl	801e470 <ip4_addr_isbroadcast_u32>
 801e25c:	4603      	mov	r3, r0
 801e25e:	2b00      	cmp	r3, #0
 801e260:	d10f      	bne.n	801e282 <ip4_input+0x202>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801e262:	4b15      	ldr	r3, [pc, #84]	; (801e2b8 <ip4_input+0x238>)
 801e264:	695b      	ldr	r3, [r3, #20]
 801e266:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801e26a:	2be0      	cmp	r3, #224	; 0xe0
 801e26c:	d009      	beq.n	801e282 <ip4_input+0x202>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801e26e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801e272:	4619      	mov	r1, r3
 801e274:	6878      	ldr	r0, [r7, #4]
 801e276:	f002 fcb8 	bl	8020bea <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801e27a:	2102      	movs	r1, #2
 801e27c:	6878      	ldr	r0, [r7, #4]
 801e27e:	f7ff fdd5 	bl	801de2c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801e282:	6878      	ldr	r0, [r7, #4]
 801e284:	f002 fcf6 	bl	8020c74 <pbuf_free>
        break;
 801e288:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801e28a:	4b0b      	ldr	r3, [pc, #44]	; (801e2b8 <ip4_input+0x238>)
 801e28c:	2200      	movs	r2, #0
 801e28e:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801e290:	4b09      	ldr	r3, [pc, #36]	; (801e2b8 <ip4_input+0x238>)
 801e292:	2200      	movs	r2, #0
 801e294:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801e296:	4b08      	ldr	r3, [pc, #32]	; (801e2b8 <ip4_input+0x238>)
 801e298:	2200      	movs	r2, #0
 801e29a:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801e29c:	4b06      	ldr	r3, [pc, #24]	; (801e2b8 <ip4_input+0x238>)
 801e29e:	2200      	movs	r2, #0
 801e2a0:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801e2a2:	4b05      	ldr	r3, [pc, #20]	; (801e2b8 <ip4_input+0x238>)
 801e2a4:	2200      	movs	r2, #0
 801e2a6:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801e2a8:	4b03      	ldr	r3, [pc, #12]	; (801e2b8 <ip4_input+0x238>)
 801e2aa:	2200      	movs	r2, #0
 801e2ac:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801e2ae:	2300      	movs	r3, #0
}
 801e2b0:	4618      	mov	r0, r3
 801e2b2:	3718      	adds	r7, #24
 801e2b4:	46bd      	mov	sp, r7
 801e2b6:	bd80      	pop	{r7, pc}
 801e2b8:	20017498 	.word	0x20017498
 801e2bc:	2001d54c 	.word	0x2001d54c

0801e2c0 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801e2c0:	b580      	push	{r7, lr}
 801e2c2:	b08a      	sub	sp, #40	; 0x28
 801e2c4:	af04      	add	r7, sp, #16
 801e2c6:	60f8      	str	r0, [r7, #12]
 801e2c8:	60b9      	str	r1, [r7, #8]
 801e2ca:	607a      	str	r2, [r7, #4]
 801e2cc:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801e2ce:	68bb      	ldr	r3, [r7, #8]
 801e2d0:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801e2d2:	687b      	ldr	r3, [r7, #4]
 801e2d4:	2b00      	cmp	r3, #0
 801e2d6:	d009      	beq.n	801e2ec <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801e2d8:	68bb      	ldr	r3, [r7, #8]
 801e2da:	2b00      	cmp	r3, #0
 801e2dc:	d003      	beq.n	801e2e6 <ip4_output_if+0x26>
 801e2de:	68bb      	ldr	r3, [r7, #8]
 801e2e0:	681b      	ldr	r3, [r3, #0]
 801e2e2:	2b00      	cmp	r3, #0
 801e2e4:	d102      	bne.n	801e2ec <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801e2e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e2e8:	3304      	adds	r3, #4
 801e2ea:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801e2ec:	78fa      	ldrb	r2, [r7, #3]
 801e2ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e2f0:	9302      	str	r3, [sp, #8]
 801e2f2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801e2f6:	9301      	str	r3, [sp, #4]
 801e2f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 801e2fc:	9300      	str	r3, [sp, #0]
 801e2fe:	4613      	mov	r3, r2
 801e300:	687a      	ldr	r2, [r7, #4]
 801e302:	6979      	ldr	r1, [r7, #20]
 801e304:	68f8      	ldr	r0, [r7, #12]
 801e306:	f000 f805 	bl	801e314 <ip4_output_if_src>
 801e30a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801e30c:	4618      	mov	r0, r3
 801e30e:	3718      	adds	r7, #24
 801e310:	46bd      	mov	sp, r7
 801e312:	bd80      	pop	{r7, pc}

0801e314 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801e314:	b580      	push	{r7, lr}
 801e316:	b088      	sub	sp, #32
 801e318:	af00      	add	r7, sp, #0
 801e31a:	60f8      	str	r0, [r7, #12]
 801e31c:	60b9      	str	r1, [r7, #8]
 801e31e:	607a      	str	r2, [r7, #4]
 801e320:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801e322:	68fb      	ldr	r3, [r7, #12]
 801e324:	7b9b      	ldrb	r3, [r3, #14]
 801e326:	2b01      	cmp	r3, #1
 801e328:	d006      	beq.n	801e338 <ip4_output_if_src+0x24>
 801e32a:	4b4b      	ldr	r3, [pc, #300]	; (801e458 <ip4_output_if_src+0x144>)
 801e32c:	f44f 7255 	mov.w	r2, #852	; 0x354
 801e330:	494a      	ldr	r1, [pc, #296]	; (801e45c <ip4_output_if_src+0x148>)
 801e332:	484b      	ldr	r0, [pc, #300]	; (801e460 <ip4_output_if_src+0x14c>)
 801e334:	f00d fcf4 	bl	802bd20 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801e338:	687b      	ldr	r3, [r7, #4]
 801e33a:	2b00      	cmp	r3, #0
 801e33c:	d060      	beq.n	801e400 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801e33e:	2314      	movs	r3, #20
 801e340:	83fb      	strh	r3, [r7, #30]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801e342:	2114      	movs	r1, #20
 801e344:	68f8      	ldr	r0, [r7, #12]
 801e346:	f002 fbcd 	bl	8020ae4 <pbuf_add_header>
 801e34a:	4603      	mov	r3, r0
 801e34c:	2b00      	cmp	r3, #0
 801e34e:	d002      	beq.n	801e356 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801e350:	f06f 0301 	mvn.w	r3, #1
 801e354:	e07c      	b.n	801e450 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801e356:	68fb      	ldr	r3, [r7, #12]
 801e358:	685b      	ldr	r3, [r3, #4]
 801e35a:	61bb      	str	r3, [r7, #24]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801e35c:	68fb      	ldr	r3, [r7, #12]
 801e35e:	895b      	ldrh	r3, [r3, #10]
 801e360:	2b13      	cmp	r3, #19
 801e362:	d806      	bhi.n	801e372 <ip4_output_if_src+0x5e>
 801e364:	4b3c      	ldr	r3, [pc, #240]	; (801e458 <ip4_output_if_src+0x144>)
 801e366:	f240 3289 	movw	r2, #905	; 0x389
 801e36a:	493e      	ldr	r1, [pc, #248]	; (801e464 <ip4_output_if_src+0x150>)
 801e36c:	483c      	ldr	r0, [pc, #240]	; (801e460 <ip4_output_if_src+0x14c>)
 801e36e:	f00d fcd7 	bl	802bd20 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801e372:	69bb      	ldr	r3, [r7, #24]
 801e374:	78fa      	ldrb	r2, [r7, #3]
 801e376:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801e378:	69bb      	ldr	r3, [r7, #24]
 801e37a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801e37e:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801e380:	687b      	ldr	r3, [r7, #4]
 801e382:	681a      	ldr	r2, [r3, #0]
 801e384:	69bb      	ldr	r3, [r7, #24]
 801e386:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801e388:	8bfb      	ldrh	r3, [r7, #30]
 801e38a:	089b      	lsrs	r3, r3, #2
 801e38c:	b29b      	uxth	r3, r3
 801e38e:	b2db      	uxtb	r3, r3
 801e390:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e394:	b2da      	uxtb	r2, r3
 801e396:	69bb      	ldr	r3, [r7, #24]
 801e398:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801e39a:	69bb      	ldr	r3, [r7, #24]
 801e39c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801e3a0:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801e3a2:	68fb      	ldr	r3, [r7, #12]
 801e3a4:	891b      	ldrh	r3, [r3, #8]
 801e3a6:	4618      	mov	r0, r3
 801e3a8:	f7fd fa0e 	bl	801b7c8 <lwip_htons>
 801e3ac:	4603      	mov	r3, r0
 801e3ae:	461a      	mov	r2, r3
 801e3b0:	69bb      	ldr	r3, [r7, #24]
 801e3b2:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801e3b4:	69bb      	ldr	r3, [r7, #24]
 801e3b6:	2200      	movs	r2, #0
 801e3b8:	719a      	strb	r2, [r3, #6]
 801e3ba:	2200      	movs	r2, #0
 801e3bc:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801e3be:	4b2a      	ldr	r3, [pc, #168]	; (801e468 <ip4_output_if_src+0x154>)
 801e3c0:	881b      	ldrh	r3, [r3, #0]
 801e3c2:	4618      	mov	r0, r3
 801e3c4:	f7fd fa00 	bl	801b7c8 <lwip_htons>
 801e3c8:	4603      	mov	r3, r0
 801e3ca:	461a      	mov	r2, r3
 801e3cc:	69bb      	ldr	r3, [r7, #24]
 801e3ce:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801e3d0:	4b25      	ldr	r3, [pc, #148]	; (801e468 <ip4_output_if_src+0x154>)
 801e3d2:	881b      	ldrh	r3, [r3, #0]
 801e3d4:	3301      	adds	r3, #1
 801e3d6:	b29a      	uxth	r2, r3
 801e3d8:	4b23      	ldr	r3, [pc, #140]	; (801e468 <ip4_output_if_src+0x154>)
 801e3da:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801e3dc:	68bb      	ldr	r3, [r7, #8]
 801e3de:	2b00      	cmp	r3, #0
 801e3e0:	d104      	bne.n	801e3ec <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801e3e2:	4b22      	ldr	r3, [pc, #136]	; (801e46c <ip4_output_if_src+0x158>)
 801e3e4:	681a      	ldr	r2, [r3, #0]
 801e3e6:	69bb      	ldr	r3, [r7, #24]
 801e3e8:	60da      	str	r2, [r3, #12]
 801e3ea:	e003      	b.n	801e3f4 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801e3ec:	68bb      	ldr	r3, [r7, #8]
 801e3ee:	681a      	ldr	r2, [r3, #0]
 801e3f0:	69bb      	ldr	r3, [r7, #24]
 801e3f2:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801e3f4:	69bb      	ldr	r3, [r7, #24]
 801e3f6:	2200      	movs	r2, #0
 801e3f8:	729a      	strb	r2, [r3, #10]
 801e3fa:	2200      	movs	r2, #0
 801e3fc:	72da      	strb	r2, [r3, #11]
 801e3fe:	e00f      	b.n	801e420 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801e400:	68fb      	ldr	r3, [r7, #12]
 801e402:	895b      	ldrh	r3, [r3, #10]
 801e404:	2b13      	cmp	r3, #19
 801e406:	d802      	bhi.n	801e40e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801e408:	f06f 0301 	mvn.w	r3, #1
 801e40c:	e020      	b.n	801e450 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801e40e:	68fb      	ldr	r3, [r7, #12]
 801e410:	685b      	ldr	r3, [r3, #4]
 801e412:	61bb      	str	r3, [r7, #24]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801e414:	69bb      	ldr	r3, [r7, #24]
 801e416:	691b      	ldr	r3, [r3, #16]
 801e418:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801e41a:	f107 0314 	add.w	r3, r7, #20
 801e41e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801e420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e424:	2b00      	cmp	r3, #0
 801e426:	d00c      	beq.n	801e442 <ip4_output_if_src+0x12e>
 801e428:	68fb      	ldr	r3, [r7, #12]
 801e42a:	891a      	ldrh	r2, [r3, #8]
 801e42c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e42e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e430:	429a      	cmp	r2, r3
 801e432:	d906      	bls.n	801e442 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801e434:	687a      	ldr	r2, [r7, #4]
 801e436:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801e438:	68f8      	ldr	r0, [r7, #12]
 801e43a:	f000 ff0b 	bl	801f254 <ip4_frag>
 801e43e:	4603      	mov	r3, r0
 801e440:	e006      	b.n	801e450 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801e442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801e444:	695b      	ldr	r3, [r3, #20]
 801e446:	687a      	ldr	r2, [r7, #4]
 801e448:	68f9      	ldr	r1, [r7, #12]
 801e44a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801e44c:	4798      	blx	r3
 801e44e:	4603      	mov	r3, r0
}
 801e450:	4618      	mov	r0, r3
 801e452:	3720      	adds	r7, #32
 801e454:	46bd      	mov	sp, r7
 801e456:	bd80      	pop	{r7, pc}
 801e458:	0802ef04 	.word	0x0802ef04
 801e45c:	0802ef38 	.word	0x0802ef38
 801e460:	0802ef44 	.word	0x0802ef44
 801e464:	0802ef6c 	.word	0x0802ef6c
 801e468:	20017136 	.word	0x20017136
 801e46c:	08031c40 	.word	0x08031c40

0801e470 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801e470:	b480      	push	{r7}
 801e472:	b085      	sub	sp, #20
 801e474:	af00      	add	r7, sp, #0
 801e476:	6078      	str	r0, [r7, #4]
 801e478:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801e47a:	687b      	ldr	r3, [r7, #4]
 801e47c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801e47e:	687b      	ldr	r3, [r7, #4]
 801e480:	f1b3 3fff 	cmp.w	r3, #4294967295
 801e484:	d002      	beq.n	801e48c <ip4_addr_isbroadcast_u32+0x1c>
 801e486:	687b      	ldr	r3, [r7, #4]
 801e488:	2b00      	cmp	r3, #0
 801e48a:	d101      	bne.n	801e490 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801e48c:	2301      	movs	r3, #1
 801e48e:	e02a      	b.n	801e4e6 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801e490:	683b      	ldr	r3, [r7, #0]
 801e492:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801e496:	f003 0302 	and.w	r3, r3, #2
 801e49a:	2b00      	cmp	r3, #0
 801e49c:	d101      	bne.n	801e4a2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801e49e:	2300      	movs	r3, #0
 801e4a0:	e021      	b.n	801e4e6 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801e4a2:	683b      	ldr	r3, [r7, #0]
 801e4a4:	3304      	adds	r3, #4
 801e4a6:	681a      	ldr	r2, [r3, #0]
 801e4a8:	687b      	ldr	r3, [r7, #4]
 801e4aa:	429a      	cmp	r2, r3
 801e4ac:	d101      	bne.n	801e4b2 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801e4ae:	2300      	movs	r3, #0
 801e4b0:	e019      	b.n	801e4e6 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801e4b2:	68fa      	ldr	r2, [r7, #12]
 801e4b4:	683b      	ldr	r3, [r7, #0]
 801e4b6:	3304      	adds	r3, #4
 801e4b8:	681b      	ldr	r3, [r3, #0]
 801e4ba:	405a      	eors	r2, r3
 801e4bc:	683b      	ldr	r3, [r7, #0]
 801e4be:	3308      	adds	r3, #8
 801e4c0:	681b      	ldr	r3, [r3, #0]
 801e4c2:	4013      	ands	r3, r2
 801e4c4:	2b00      	cmp	r3, #0
 801e4c6:	d10d      	bne.n	801e4e4 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801e4c8:	683b      	ldr	r3, [r7, #0]
 801e4ca:	3308      	adds	r3, #8
 801e4cc:	681b      	ldr	r3, [r3, #0]
 801e4ce:	43da      	mvns	r2, r3
 801e4d0:	687b      	ldr	r3, [r7, #4]
 801e4d2:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801e4d4:	683b      	ldr	r3, [r7, #0]
 801e4d6:	3308      	adds	r3, #8
 801e4d8:	681b      	ldr	r3, [r3, #0]
 801e4da:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801e4dc:	429a      	cmp	r2, r3
 801e4de:	d101      	bne.n	801e4e4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801e4e0:	2301      	movs	r3, #1
 801e4e2:	e000      	b.n	801e4e6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801e4e4:	2300      	movs	r3, #0
  }
}
 801e4e6:	4618      	mov	r0, r3
 801e4e8:	3714      	adds	r7, #20
 801e4ea:	46bd      	mov	sp, r7
 801e4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e4f0:	4770      	bx	lr
	...

0801e4f4 <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801e4f4:	b5b0      	push	{r4, r5, r7, lr}
 801e4f6:	b08a      	sub	sp, #40	; 0x28
 801e4f8:	af00      	add	r7, sp, #0
 801e4fa:	6078      	str	r0, [r7, #4]
 801e4fc:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801e4fe:	f107 030c 	add.w	r3, r7, #12
 801e502:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801e504:	687b      	ldr	r3, [r7, #4]
 801e506:	781b      	ldrb	r3, [r3, #0]
 801e508:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!lwip_isdigit(c)) {
 801e50c:	f00d f950 	bl	802b7b0 <__locale_ctype_ptr>
 801e510:	4602      	mov	r2, r0
 801e512:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e516:	3301      	adds	r3, #1
 801e518:	4413      	add	r3, r2
 801e51a:	781b      	ldrb	r3, [r3, #0]
 801e51c:	f003 0304 	and.w	r3, r3, #4
 801e520:	2b00      	cmp	r3, #0
 801e522:	d101      	bne.n	801e528 <ip4addr_aton+0x34>
      return 0;
 801e524:	2300      	movs	r3, #0
 801e526:	e10d      	b.n	801e744 <ip4addr_aton+0x250>
    }
    val = 0;
 801e528:	2300      	movs	r3, #0
 801e52a:	627b      	str	r3, [r7, #36]	; 0x24
    base = 10;
 801e52c:	230a      	movs	r3, #10
 801e52e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (c == '0') {
 801e532:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e536:	2b30      	cmp	r3, #48	; 0x30
 801e538:	d11c      	bne.n	801e574 <ip4addr_aton+0x80>
      c = *++cp;
 801e53a:	687b      	ldr	r3, [r7, #4]
 801e53c:	3301      	adds	r3, #1
 801e53e:	607b      	str	r3, [r7, #4]
 801e540:	687b      	ldr	r3, [r7, #4]
 801e542:	781b      	ldrb	r3, [r3, #0]
 801e544:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (c == 'x' || c == 'X') {
 801e548:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e54c:	2b78      	cmp	r3, #120	; 0x78
 801e54e:	d003      	beq.n	801e558 <ip4addr_aton+0x64>
 801e550:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e554:	2b58      	cmp	r3, #88	; 0x58
 801e556:	d10a      	bne.n	801e56e <ip4addr_aton+0x7a>
        base = 16;
 801e558:	2310      	movs	r3, #16
 801e55a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        c = *++cp;
 801e55e:	687b      	ldr	r3, [r7, #4]
 801e560:	3301      	adds	r3, #1
 801e562:	607b      	str	r3, [r7, #4]
 801e564:	687b      	ldr	r3, [r7, #4]
 801e566:	781b      	ldrb	r3, [r3, #0]
 801e568:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801e56c:	e002      	b.n	801e574 <ip4addr_aton+0x80>
      } else {
        base = 8;
 801e56e:	2308      	movs	r3, #8
 801e570:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
    }
    for (;;) {
      if (lwip_isdigit(c)) {
 801e574:	f00d f91c 	bl	802b7b0 <__locale_ctype_ptr>
 801e578:	4602      	mov	r2, r0
 801e57a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e57e:	3301      	adds	r3, #1
 801e580:	4413      	add	r3, r2
 801e582:	781b      	ldrb	r3, [r3, #0]
 801e584:	f003 0304 	and.w	r3, r3, #4
 801e588:	2b00      	cmp	r3, #0
 801e58a:	d011      	beq.n	801e5b0 <ip4addr_aton+0xbc>
        val = (val * base) + (u32_t)(c - '0');
 801e58c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801e590:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e592:	fb02 f203 	mul.w	r2, r2, r3
 801e596:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e59a:	4413      	add	r3, r2
 801e59c:	3b30      	subs	r3, #48	; 0x30
 801e59e:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801e5a0:	687b      	ldr	r3, [r7, #4]
 801e5a2:	3301      	adds	r3, #1
 801e5a4:	607b      	str	r3, [r7, #4]
 801e5a6:	687b      	ldr	r3, [r7, #4]
 801e5a8:	781b      	ldrb	r3, [r3, #0]
 801e5aa:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801e5ae:	e7e1      	b.n	801e574 <ip4addr_aton+0x80>
      } else if (base == 16 && lwip_isxdigit(c)) {
 801e5b0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801e5b4:	2b10      	cmp	r3, #16
 801e5b6:	d12b      	bne.n	801e610 <ip4addr_aton+0x11c>
 801e5b8:	f00d f8fa 	bl	802b7b0 <__locale_ctype_ptr>
 801e5bc:	4602      	mov	r2, r0
 801e5be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e5c2:	3301      	adds	r3, #1
 801e5c4:	4413      	add	r3, r2
 801e5c6:	781b      	ldrb	r3, [r3, #0]
 801e5c8:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801e5cc:	2b00      	cmp	r3, #0
 801e5ce:	d01f      	beq.n	801e610 <ip4addr_aton+0x11c>
        val = (val << 4) | (u32_t)(c + 10 - (lwip_islower(c) ? 'a' : 'A'));
 801e5d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e5d2:	011c      	lsls	r4, r3, #4
 801e5d4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e5d8:	f103 050a 	add.w	r5, r3, #10
 801e5dc:	f00d f8e8 	bl	802b7b0 <__locale_ctype_ptr>
 801e5e0:	4602      	mov	r2, r0
 801e5e2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e5e6:	3301      	adds	r3, #1
 801e5e8:	4413      	add	r3, r2
 801e5ea:	781b      	ldrb	r3, [r3, #0]
 801e5ec:	f003 0303 	and.w	r3, r3, #3
 801e5f0:	2b02      	cmp	r3, #2
 801e5f2:	d101      	bne.n	801e5f8 <ip4addr_aton+0x104>
 801e5f4:	2361      	movs	r3, #97	; 0x61
 801e5f6:	e000      	b.n	801e5fa <ip4addr_aton+0x106>
 801e5f8:	2341      	movs	r3, #65	; 0x41
 801e5fa:	1aeb      	subs	r3, r5, r3
 801e5fc:	4323      	orrs	r3, r4
 801e5fe:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801e600:	687b      	ldr	r3, [r7, #4]
 801e602:	3301      	adds	r3, #1
 801e604:	607b      	str	r3, [r7, #4]
 801e606:	687b      	ldr	r3, [r7, #4]
 801e608:	781b      	ldrb	r3, [r3, #0]
 801e60a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (lwip_isdigit(c)) {
 801e60e:	e7b1      	b.n	801e574 <ip4addr_aton+0x80>
      } else {
        break;
      }
    }
    if (c == '.') {
 801e610:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e614:	2b2e      	cmp	r3, #46	; 0x2e
 801e616:	d114      	bne.n	801e642 <ip4addr_aton+0x14e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801e618:	f107 030c 	add.w	r3, r7, #12
 801e61c:	330c      	adds	r3, #12
 801e61e:	69fa      	ldr	r2, [r7, #28]
 801e620:	4293      	cmp	r3, r2
 801e622:	d801      	bhi.n	801e628 <ip4addr_aton+0x134>
        return 0;
 801e624:	2300      	movs	r3, #0
 801e626:	e08d      	b.n	801e744 <ip4addr_aton+0x250>
      }
      *pp++ = val;
 801e628:	69fb      	ldr	r3, [r7, #28]
 801e62a:	1d1a      	adds	r2, r3, #4
 801e62c:	61fa      	str	r2, [r7, #28]
 801e62e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e630:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801e632:	687b      	ldr	r3, [r7, #4]
 801e634:	3301      	adds	r3, #1
 801e636:	607b      	str	r3, [r7, #4]
 801e638:	687b      	ldr	r3, [r7, #4]
 801e63a:	781b      	ldrb	r3, [r3, #0]
 801e63c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    if (!lwip_isdigit(c)) {
 801e640:	e764      	b.n	801e50c <ip4addr_aton+0x18>
    } else {
      break;
 801e642:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !lwip_isspace(c)) {
 801e644:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e648:	2b00      	cmp	r3, #0
 801e64a:	d00d      	beq.n	801e668 <ip4addr_aton+0x174>
 801e64c:	f00d f8b0 	bl	802b7b0 <__locale_ctype_ptr>
 801e650:	4602      	mov	r2, r0
 801e652:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801e656:	3301      	adds	r3, #1
 801e658:	4413      	add	r3, r2
 801e65a:	781b      	ldrb	r3, [r3, #0]
 801e65c:	f003 0308 	and.w	r3, r3, #8
 801e660:	2b00      	cmp	r3, #0
 801e662:	d101      	bne.n	801e668 <ip4addr_aton+0x174>
    return 0;
 801e664:	2300      	movs	r3, #0
 801e666:	e06d      	b.n	801e744 <ip4addr_aton+0x250>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801e668:	69fa      	ldr	r2, [r7, #28]
 801e66a:	f107 030c 	add.w	r3, r7, #12
 801e66e:	1ad3      	subs	r3, r2, r3
 801e670:	109b      	asrs	r3, r3, #2
 801e672:	3301      	adds	r3, #1
 801e674:	2b04      	cmp	r3, #4
 801e676:	d853      	bhi.n	801e720 <ip4addr_aton+0x22c>
 801e678:	a201      	add	r2, pc, #4	; (adr r2, 801e680 <ip4addr_aton+0x18c>)
 801e67a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e67e:	bf00      	nop
 801e680:	0801e695 	.word	0x0801e695
 801e684:	0801e72f 	.word	0x0801e72f
 801e688:	0801e699 	.word	0x0801e699
 801e68c:	0801e6bb 	.word	0x0801e6bb
 801e690:	0801e6e9 	.word	0x0801e6e9

    case 0:
      return 0;       /* initial nondigit */
 801e694:	2300      	movs	r3, #0
 801e696:	e055      	b.n	801e744 <ip4addr_aton+0x250>

    case 1:             /* a -- 32 bits */
      break;

    case 2:             /* a.b -- 8.24 bits */
      if (val > 0xffffffUL) {
 801e698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e69a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 801e69e:	d301      	bcc.n	801e6a4 <ip4addr_aton+0x1b0>
        return 0;
 801e6a0:	2300      	movs	r3, #0
 801e6a2:	e04f      	b.n	801e744 <ip4addr_aton+0x250>
      }
      if (parts[0] > 0xff) {
 801e6a4:	68fb      	ldr	r3, [r7, #12]
 801e6a6:	2bff      	cmp	r3, #255	; 0xff
 801e6a8:	d901      	bls.n	801e6ae <ip4addr_aton+0x1ba>
        return 0;
 801e6aa:	2300      	movs	r3, #0
 801e6ac:	e04a      	b.n	801e744 <ip4addr_aton+0x250>
      }
      val |= parts[0] << 24;
 801e6ae:	68fb      	ldr	r3, [r7, #12]
 801e6b0:	061b      	lsls	r3, r3, #24
 801e6b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e6b4:	4313      	orrs	r3, r2
 801e6b6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801e6b8:	e03a      	b.n	801e730 <ip4addr_aton+0x23c>

    case 3:             /* a.b.c -- 8.8.16 bits */
      if (val > 0xffff) {
 801e6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e6bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801e6c0:	d301      	bcc.n	801e6c6 <ip4addr_aton+0x1d2>
        return 0;
 801e6c2:	2300      	movs	r3, #0
 801e6c4:	e03e      	b.n	801e744 <ip4addr_aton+0x250>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801e6c6:	68fb      	ldr	r3, [r7, #12]
 801e6c8:	2bff      	cmp	r3, #255	; 0xff
 801e6ca:	d802      	bhi.n	801e6d2 <ip4addr_aton+0x1de>
 801e6cc:	693b      	ldr	r3, [r7, #16]
 801e6ce:	2bff      	cmp	r3, #255	; 0xff
 801e6d0:	d901      	bls.n	801e6d6 <ip4addr_aton+0x1e2>
        return 0;
 801e6d2:	2300      	movs	r3, #0
 801e6d4:	e036      	b.n	801e744 <ip4addr_aton+0x250>
      }
      val |= (parts[0] << 24) | (parts[1] << 16);
 801e6d6:	68fb      	ldr	r3, [r7, #12]
 801e6d8:	061a      	lsls	r2, r3, #24
 801e6da:	693b      	ldr	r3, [r7, #16]
 801e6dc:	041b      	lsls	r3, r3, #16
 801e6de:	4313      	orrs	r3, r2
 801e6e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e6e2:	4313      	orrs	r3, r2
 801e6e4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801e6e6:	e023      	b.n	801e730 <ip4addr_aton+0x23c>

    case 4:             /* a.b.c.d -- 8.8.8.8 bits */
      if (val > 0xff) {
 801e6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e6ea:	2bff      	cmp	r3, #255	; 0xff
 801e6ec:	d901      	bls.n	801e6f2 <ip4addr_aton+0x1fe>
        return 0;
 801e6ee:	2300      	movs	r3, #0
 801e6f0:	e028      	b.n	801e744 <ip4addr_aton+0x250>
      }
      if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801e6f2:	68fb      	ldr	r3, [r7, #12]
 801e6f4:	2bff      	cmp	r3, #255	; 0xff
 801e6f6:	d805      	bhi.n	801e704 <ip4addr_aton+0x210>
 801e6f8:	693b      	ldr	r3, [r7, #16]
 801e6fa:	2bff      	cmp	r3, #255	; 0xff
 801e6fc:	d802      	bhi.n	801e704 <ip4addr_aton+0x210>
 801e6fe:	697b      	ldr	r3, [r7, #20]
 801e700:	2bff      	cmp	r3, #255	; 0xff
 801e702:	d901      	bls.n	801e708 <ip4addr_aton+0x214>
        return 0;
 801e704:	2300      	movs	r3, #0
 801e706:	e01d      	b.n	801e744 <ip4addr_aton+0x250>
      }
      val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801e708:	68fb      	ldr	r3, [r7, #12]
 801e70a:	061a      	lsls	r2, r3, #24
 801e70c:	693b      	ldr	r3, [r7, #16]
 801e70e:	041b      	lsls	r3, r3, #16
 801e710:	431a      	orrs	r2, r3
 801e712:	697b      	ldr	r3, [r7, #20]
 801e714:	021b      	lsls	r3, r3, #8
 801e716:	4313      	orrs	r3, r2
 801e718:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e71a:	4313      	orrs	r3, r2
 801e71c:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 801e71e:	e007      	b.n	801e730 <ip4addr_aton+0x23c>
    default:
      LWIP_ASSERT("unhandled", 0);
 801e720:	4b0a      	ldr	r3, [pc, #40]	; (801e74c <ip4addr_aton+0x258>)
 801e722:	22f9      	movs	r2, #249	; 0xf9
 801e724:	490a      	ldr	r1, [pc, #40]	; (801e750 <ip4addr_aton+0x25c>)
 801e726:	480b      	ldr	r0, [pc, #44]	; (801e754 <ip4addr_aton+0x260>)
 801e728:	f00d fafa 	bl	802bd20 <iprintf>
      break;
 801e72c:	e000      	b.n	801e730 <ip4addr_aton+0x23c>
      break;
 801e72e:	bf00      	nop
  }
  if (addr) {
 801e730:	683b      	ldr	r3, [r7, #0]
 801e732:	2b00      	cmp	r3, #0
 801e734:	d005      	beq.n	801e742 <ip4addr_aton+0x24e>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801e736:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e738:	f7fd f85b 	bl	801b7f2 <lwip_htonl>
 801e73c:	4602      	mov	r2, r0
 801e73e:	683b      	ldr	r3, [r7, #0]
 801e740:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801e742:	2301      	movs	r3, #1
}
 801e744:	4618      	mov	r0, r3
 801e746:	3728      	adds	r7, #40	; 0x28
 801e748:	46bd      	mov	sp, r7
 801e74a:	bdb0      	pop	{r4, r5, r7, pc}
 801e74c:	0802ef9c 	.word	0x0802ef9c
 801e750:	0802efd8 	.word	0x0802efd8
 801e754:	0802efe4 	.word	0x0802efe4

0801e758 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801e758:	b580      	push	{r7, lr}
 801e75a:	b082      	sub	sp, #8
 801e75c:	af00      	add	r7, sp, #0
 801e75e:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801e760:	2210      	movs	r2, #16
 801e762:	4904      	ldr	r1, [pc, #16]	; (801e774 <ip4addr_ntoa+0x1c>)
 801e764:	6878      	ldr	r0, [r7, #4]
 801e766:	f000 f807 	bl	801e778 <ip4addr_ntoa_r>
 801e76a:	4603      	mov	r3, r0
}
 801e76c:	4618      	mov	r0, r3
 801e76e:	3708      	adds	r7, #8
 801e770:	46bd      	mov	sp, r7
 801e772:	bd80      	pop	{r7, pc}
 801e774:	20017138 	.word	0x20017138

0801e778 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801e778:	b480      	push	{r7}
 801e77a:	b08d      	sub	sp, #52	; 0x34
 801e77c:	af00      	add	r7, sp, #0
 801e77e:	60f8      	str	r0, [r7, #12]
 801e780:	60b9      	str	r1, [r7, #8]
 801e782:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801e784:	2300      	movs	r3, #0
 801e786:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801e788:	68fb      	ldr	r3, [r7, #12]
 801e78a:	681b      	ldr	r3, [r3, #0]
 801e78c:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801e78e:	68bb      	ldr	r3, [r7, #8]
 801e790:	62fb      	str	r3, [r7, #44]	; 0x2c
  ap = (u8_t *)&s_addr;
 801e792:	f107 0318 	add.w	r3, r7, #24
 801e796:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 801e798:	2300      	movs	r3, #0
 801e79a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801e79e:	e059      	b.n	801e854 <ip4addr_ntoa_r+0xdc>
    i = 0;
 801e7a0:	2300      	movs	r3, #0
 801e7a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    do {
      rem = *ap % (u8_t)10;
 801e7a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e7a8:	781a      	ldrb	r2, [r3, #0]
 801e7aa:	4b33      	ldr	r3, [pc, #204]	; (801e878 <ip4addr_ntoa_r+0x100>)
 801e7ac:	fba3 1302 	umull	r1, r3, r3, r2
 801e7b0:	08d9      	lsrs	r1, r3, #3
 801e7b2:	460b      	mov	r3, r1
 801e7b4:	009b      	lsls	r3, r3, #2
 801e7b6:	440b      	add	r3, r1
 801e7b8:	005b      	lsls	r3, r3, #1
 801e7ba:	1ad3      	subs	r3, r2, r3
 801e7bc:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801e7be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e7c0:	781b      	ldrb	r3, [r3, #0]
 801e7c2:	4a2d      	ldr	r2, [pc, #180]	; (801e878 <ip4addr_ntoa_r+0x100>)
 801e7c4:	fba2 2303 	umull	r2, r3, r2, r3
 801e7c8:	08db      	lsrs	r3, r3, #3
 801e7ca:	b2da      	uxtb	r2, r3
 801e7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e7ce:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801e7d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801e7d4:	1c5a      	adds	r2, r3, #1
 801e7d6:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 801e7da:	4619      	mov	r1, r3
 801e7dc:	7ffb      	ldrb	r3, [r7, #31]
 801e7de:	3330      	adds	r3, #48	; 0x30
 801e7e0:	b2da      	uxtb	r2, r3
 801e7e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801e7e6:	440b      	add	r3, r1
 801e7e8:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801e7ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e7ee:	781b      	ldrb	r3, [r3, #0]
 801e7f0:	2b00      	cmp	r3, #0
 801e7f2:	d1d8      	bne.n	801e7a6 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801e7f4:	e012      	b.n	801e81c <ip4addr_ntoa_r+0xa4>
      if (len++ >= buflen) {
 801e7f6:	6a3b      	ldr	r3, [r7, #32]
 801e7f8:	1c5a      	adds	r2, r3, #1
 801e7fa:	623a      	str	r2, [r7, #32]
 801e7fc:	687a      	ldr	r2, [r7, #4]
 801e7fe:	4293      	cmp	r3, r2
 801e800:	db01      	blt.n	801e806 <ip4addr_ntoa_r+0x8e>
        return NULL;
 801e802:	2300      	movs	r3, #0
 801e804:	e031      	b.n	801e86a <ip4addr_ntoa_r+0xf2>
      }
      *rp++ = inv[i];
 801e806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e808:	1c5a      	adds	r2, r3, #1
 801e80a:	62fa      	str	r2, [r7, #44]	; 0x2c
 801e80c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801e810:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801e814:	440a      	add	r2, r1
 801e816:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801e81a:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801e81c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801e820:	1e5a      	subs	r2, r3, #1
 801e822:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 801e826:	2b00      	cmp	r3, #0
 801e828:	d1e5      	bne.n	801e7f6 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801e82a:	6a3b      	ldr	r3, [r7, #32]
 801e82c:	1c5a      	adds	r2, r3, #1
 801e82e:	623a      	str	r2, [r7, #32]
 801e830:	687a      	ldr	r2, [r7, #4]
 801e832:	4293      	cmp	r3, r2
 801e834:	db01      	blt.n	801e83a <ip4addr_ntoa_r+0xc2>
      return NULL;
 801e836:	2300      	movs	r3, #0
 801e838:	e017      	b.n	801e86a <ip4addr_ntoa_r+0xf2>
    }
    *rp++ = '.';
 801e83a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e83c:	1c5a      	adds	r2, r3, #1
 801e83e:	62fa      	str	r2, [r7, #44]	; 0x2c
 801e840:	222e      	movs	r2, #46	; 0x2e
 801e842:	701a      	strb	r2, [r3, #0]
    ap++;
 801e844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801e846:	3301      	adds	r3, #1
 801e848:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 801e84a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e84e:	3301      	adds	r3, #1
 801e850:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801e854:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e858:	2b03      	cmp	r3, #3
 801e85a:	d9a1      	bls.n	801e7a0 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801e85c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e85e:	3b01      	subs	r3, #1
 801e860:	62fb      	str	r3, [r7, #44]	; 0x2c
 801e862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801e864:	2200      	movs	r2, #0
 801e866:	701a      	strb	r2, [r3, #0]
  return buf;
 801e868:	68bb      	ldr	r3, [r7, #8]
}
 801e86a:	4618      	mov	r0, r3
 801e86c:	3734      	adds	r7, #52	; 0x34
 801e86e:	46bd      	mov	sp, r7
 801e870:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e874:	4770      	bx	lr
 801e876:	bf00      	nop
 801e878:	cccccccd 	.word	0xcccccccd

0801e87c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801e87c:	b580      	push	{r7, lr}
 801e87e:	b084      	sub	sp, #16
 801e880:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801e882:	2300      	movs	r3, #0
 801e884:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801e886:	4b12      	ldr	r3, [pc, #72]	; (801e8d0 <ip_reass_tmr+0x54>)
 801e888:	681b      	ldr	r3, [r3, #0]
 801e88a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801e88c:	e018      	b.n	801e8c0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801e88e:	68fb      	ldr	r3, [r7, #12]
 801e890:	7fdb      	ldrb	r3, [r3, #31]
 801e892:	2b00      	cmp	r3, #0
 801e894:	d00b      	beq.n	801e8ae <ip_reass_tmr+0x32>
      r->timer--;
 801e896:	68fb      	ldr	r3, [r7, #12]
 801e898:	7fdb      	ldrb	r3, [r3, #31]
 801e89a:	3b01      	subs	r3, #1
 801e89c:	b2da      	uxtb	r2, r3
 801e89e:	68fb      	ldr	r3, [r7, #12]
 801e8a0:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801e8a2:	68fb      	ldr	r3, [r7, #12]
 801e8a4:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801e8a6:	68fb      	ldr	r3, [r7, #12]
 801e8a8:	681b      	ldr	r3, [r3, #0]
 801e8aa:	60fb      	str	r3, [r7, #12]
 801e8ac:	e008      	b.n	801e8c0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801e8ae:	68fb      	ldr	r3, [r7, #12]
 801e8b0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801e8b2:	68fb      	ldr	r3, [r7, #12]
 801e8b4:	681b      	ldr	r3, [r3, #0]
 801e8b6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801e8b8:	68b9      	ldr	r1, [r7, #8]
 801e8ba:	6878      	ldr	r0, [r7, #4]
 801e8bc:	f000 f80a 	bl	801e8d4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801e8c0:	68fb      	ldr	r3, [r7, #12]
 801e8c2:	2b00      	cmp	r3, #0
 801e8c4:	d1e3      	bne.n	801e88e <ip_reass_tmr+0x12>
    }
  }
}
 801e8c6:	bf00      	nop
 801e8c8:	3710      	adds	r7, #16
 801e8ca:	46bd      	mov	sp, r7
 801e8cc:	bd80      	pop	{r7, pc}
 801e8ce:	bf00      	nop
 801e8d0:	20017148 	.word	0x20017148

0801e8d4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801e8d4:	b580      	push	{r7, lr}
 801e8d6:	b088      	sub	sp, #32
 801e8d8:	af00      	add	r7, sp, #0
 801e8da:	6078      	str	r0, [r7, #4]
 801e8dc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801e8de:	2300      	movs	r3, #0
 801e8e0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801e8e2:	683a      	ldr	r2, [r7, #0]
 801e8e4:	687b      	ldr	r3, [r7, #4]
 801e8e6:	429a      	cmp	r2, r3
 801e8e8:	d105      	bne.n	801e8f6 <ip_reass_free_complete_datagram+0x22>
 801e8ea:	4b45      	ldr	r3, [pc, #276]	; (801ea00 <ip_reass_free_complete_datagram+0x12c>)
 801e8ec:	22ab      	movs	r2, #171	; 0xab
 801e8ee:	4945      	ldr	r1, [pc, #276]	; (801ea04 <ip_reass_free_complete_datagram+0x130>)
 801e8f0:	4845      	ldr	r0, [pc, #276]	; (801ea08 <ip_reass_free_complete_datagram+0x134>)
 801e8f2:	f00d fa15 	bl	802bd20 <iprintf>
  if (prev != NULL) {
 801e8f6:	683b      	ldr	r3, [r7, #0]
 801e8f8:	2b00      	cmp	r3, #0
 801e8fa:	d00a      	beq.n	801e912 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801e8fc:	683b      	ldr	r3, [r7, #0]
 801e8fe:	681a      	ldr	r2, [r3, #0]
 801e900:	687b      	ldr	r3, [r7, #4]
 801e902:	429a      	cmp	r2, r3
 801e904:	d005      	beq.n	801e912 <ip_reass_free_complete_datagram+0x3e>
 801e906:	4b3e      	ldr	r3, [pc, #248]	; (801ea00 <ip_reass_free_complete_datagram+0x12c>)
 801e908:	22ad      	movs	r2, #173	; 0xad
 801e90a:	4940      	ldr	r1, [pc, #256]	; (801ea0c <ip_reass_free_complete_datagram+0x138>)
 801e90c:	483e      	ldr	r0, [pc, #248]	; (801ea08 <ip_reass_free_complete_datagram+0x134>)
 801e90e:	f00d fa07 	bl	802bd20 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801e912:	687b      	ldr	r3, [r7, #4]
 801e914:	685b      	ldr	r3, [r3, #4]
 801e916:	685b      	ldr	r3, [r3, #4]
 801e918:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801e91a:	697b      	ldr	r3, [r7, #20]
 801e91c:	889b      	ldrh	r3, [r3, #4]
 801e91e:	b29b      	uxth	r3, r3
 801e920:	2b00      	cmp	r3, #0
 801e922:	d12a      	bne.n	801e97a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801e924:	687b      	ldr	r3, [r7, #4]
 801e926:	685b      	ldr	r3, [r3, #4]
 801e928:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801e92a:	697b      	ldr	r3, [r7, #20]
 801e92c:	681a      	ldr	r2, [r3, #0]
 801e92e:	687b      	ldr	r3, [r7, #4]
 801e930:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801e932:	69bb      	ldr	r3, [r7, #24]
 801e934:	6858      	ldr	r0, [r3, #4]
 801e936:	687b      	ldr	r3, [r7, #4]
 801e938:	3308      	adds	r3, #8
 801e93a:	2214      	movs	r2, #20
 801e93c:	4619      	mov	r1, r3
 801e93e:	f00c ff66 	bl	802b80e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801e942:	2101      	movs	r1, #1
 801e944:	69b8      	ldr	r0, [r7, #24]
 801e946:	f7ff fa81 	bl	801de4c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801e94a:	69b8      	ldr	r0, [r7, #24]
 801e94c:	f002 fa20 	bl	8020d90 <pbuf_clen>
 801e950:	4603      	mov	r3, r0
 801e952:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e954:	8bfa      	ldrh	r2, [r7, #30]
 801e956:	8a7b      	ldrh	r3, [r7, #18]
 801e958:	4413      	add	r3, r2
 801e95a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801e95e:	db05      	blt.n	801e96c <ip_reass_free_complete_datagram+0x98>
 801e960:	4b27      	ldr	r3, [pc, #156]	; (801ea00 <ip_reass_free_complete_datagram+0x12c>)
 801e962:	22bc      	movs	r2, #188	; 0xbc
 801e964:	492a      	ldr	r1, [pc, #168]	; (801ea10 <ip_reass_free_complete_datagram+0x13c>)
 801e966:	4828      	ldr	r0, [pc, #160]	; (801ea08 <ip_reass_free_complete_datagram+0x134>)
 801e968:	f00d f9da 	bl	802bd20 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801e96c:	8bfa      	ldrh	r2, [r7, #30]
 801e96e:	8a7b      	ldrh	r3, [r7, #18]
 801e970:	4413      	add	r3, r2
 801e972:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801e974:	69b8      	ldr	r0, [r7, #24]
 801e976:	f002 f97d 	bl	8020c74 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801e97a:	687b      	ldr	r3, [r7, #4]
 801e97c:	685b      	ldr	r3, [r3, #4]
 801e97e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801e980:	e01f      	b.n	801e9c2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801e982:	69bb      	ldr	r3, [r7, #24]
 801e984:	685b      	ldr	r3, [r3, #4]
 801e986:	617b      	str	r3, [r7, #20]
    pcur = p;
 801e988:	69bb      	ldr	r3, [r7, #24]
 801e98a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801e98c:	697b      	ldr	r3, [r7, #20]
 801e98e:	681b      	ldr	r3, [r3, #0]
 801e990:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801e992:	68f8      	ldr	r0, [r7, #12]
 801e994:	f002 f9fc 	bl	8020d90 <pbuf_clen>
 801e998:	4603      	mov	r3, r0
 801e99a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801e99c:	8bfa      	ldrh	r2, [r7, #30]
 801e99e:	8a7b      	ldrh	r3, [r7, #18]
 801e9a0:	4413      	add	r3, r2
 801e9a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801e9a6:	db05      	blt.n	801e9b4 <ip_reass_free_complete_datagram+0xe0>
 801e9a8:	4b15      	ldr	r3, [pc, #84]	; (801ea00 <ip_reass_free_complete_datagram+0x12c>)
 801e9aa:	22cc      	movs	r2, #204	; 0xcc
 801e9ac:	4918      	ldr	r1, [pc, #96]	; (801ea10 <ip_reass_free_complete_datagram+0x13c>)
 801e9ae:	4816      	ldr	r0, [pc, #88]	; (801ea08 <ip_reass_free_complete_datagram+0x134>)
 801e9b0:	f00d f9b6 	bl	802bd20 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801e9b4:	8bfa      	ldrh	r2, [r7, #30]
 801e9b6:	8a7b      	ldrh	r3, [r7, #18]
 801e9b8:	4413      	add	r3, r2
 801e9ba:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801e9bc:	68f8      	ldr	r0, [r7, #12]
 801e9be:	f002 f959 	bl	8020c74 <pbuf_free>
  while (p != NULL) {
 801e9c2:	69bb      	ldr	r3, [r7, #24]
 801e9c4:	2b00      	cmp	r3, #0
 801e9c6:	d1dc      	bne.n	801e982 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801e9c8:	6839      	ldr	r1, [r7, #0]
 801e9ca:	6878      	ldr	r0, [r7, #4]
 801e9cc:	f000 f8c2 	bl	801eb54 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801e9d0:	4b10      	ldr	r3, [pc, #64]	; (801ea14 <ip_reass_free_complete_datagram+0x140>)
 801e9d2:	881b      	ldrh	r3, [r3, #0]
 801e9d4:	8bfa      	ldrh	r2, [r7, #30]
 801e9d6:	429a      	cmp	r2, r3
 801e9d8:	d905      	bls.n	801e9e6 <ip_reass_free_complete_datagram+0x112>
 801e9da:	4b09      	ldr	r3, [pc, #36]	; (801ea00 <ip_reass_free_complete_datagram+0x12c>)
 801e9dc:	22d2      	movs	r2, #210	; 0xd2
 801e9de:	490e      	ldr	r1, [pc, #56]	; (801ea18 <ip_reass_free_complete_datagram+0x144>)
 801e9e0:	4809      	ldr	r0, [pc, #36]	; (801ea08 <ip_reass_free_complete_datagram+0x134>)
 801e9e2:	f00d f99d 	bl	802bd20 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801e9e6:	4b0b      	ldr	r3, [pc, #44]	; (801ea14 <ip_reass_free_complete_datagram+0x140>)
 801e9e8:	881a      	ldrh	r2, [r3, #0]
 801e9ea:	8bfb      	ldrh	r3, [r7, #30]
 801e9ec:	1ad3      	subs	r3, r2, r3
 801e9ee:	b29a      	uxth	r2, r3
 801e9f0:	4b08      	ldr	r3, [pc, #32]	; (801ea14 <ip_reass_free_complete_datagram+0x140>)
 801e9f2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801e9f4:	8bfb      	ldrh	r3, [r7, #30]
}
 801e9f6:	4618      	mov	r0, r3
 801e9f8:	3720      	adds	r7, #32
 801e9fa:	46bd      	mov	sp, r7
 801e9fc:	bd80      	pop	{r7, pc}
 801e9fe:	bf00      	nop
 801ea00:	0802f00c 	.word	0x0802f00c
 801ea04:	0802f048 	.word	0x0802f048
 801ea08:	0802f054 	.word	0x0802f054
 801ea0c:	0802f07c 	.word	0x0802f07c
 801ea10:	0802f090 	.word	0x0802f090
 801ea14:	2001714c 	.word	0x2001714c
 801ea18:	0802f0b0 	.word	0x0802f0b0

0801ea1c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801ea1c:	b580      	push	{r7, lr}
 801ea1e:	b08a      	sub	sp, #40	; 0x28
 801ea20:	af00      	add	r7, sp, #0
 801ea22:	6078      	str	r0, [r7, #4]
 801ea24:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801ea26:	2300      	movs	r3, #0
 801ea28:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801ea2a:	2300      	movs	r3, #0
 801ea2c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801ea2e:	2300      	movs	r3, #0
 801ea30:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801ea32:	2300      	movs	r3, #0
 801ea34:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801ea36:	2300      	movs	r3, #0
 801ea38:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801ea3a:	4b28      	ldr	r3, [pc, #160]	; (801eadc <ip_reass_remove_oldest_datagram+0xc0>)
 801ea3c:	681b      	ldr	r3, [r3, #0]
 801ea3e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801ea40:	e030      	b.n	801eaa4 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801ea42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea44:	695a      	ldr	r2, [r3, #20]
 801ea46:	687b      	ldr	r3, [r7, #4]
 801ea48:	68db      	ldr	r3, [r3, #12]
 801ea4a:	429a      	cmp	r2, r3
 801ea4c:	d10c      	bne.n	801ea68 <ip_reass_remove_oldest_datagram+0x4c>
 801ea4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea50:	699a      	ldr	r2, [r3, #24]
 801ea52:	687b      	ldr	r3, [r7, #4]
 801ea54:	691b      	ldr	r3, [r3, #16]
 801ea56:	429a      	cmp	r2, r3
 801ea58:	d106      	bne.n	801ea68 <ip_reass_remove_oldest_datagram+0x4c>
 801ea5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea5c:	899a      	ldrh	r2, [r3, #12]
 801ea5e:	687b      	ldr	r3, [r7, #4]
 801ea60:	889b      	ldrh	r3, [r3, #4]
 801ea62:	b29b      	uxth	r3, r3
 801ea64:	429a      	cmp	r2, r3
 801ea66:	d014      	beq.n	801ea92 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801ea68:	693b      	ldr	r3, [r7, #16]
 801ea6a:	3301      	adds	r3, #1
 801ea6c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801ea6e:	6a3b      	ldr	r3, [r7, #32]
 801ea70:	2b00      	cmp	r3, #0
 801ea72:	d104      	bne.n	801ea7e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801ea74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea76:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801ea78:	69fb      	ldr	r3, [r7, #28]
 801ea7a:	61bb      	str	r3, [r7, #24]
 801ea7c:	e009      	b.n	801ea92 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801ea7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea80:	7fda      	ldrb	r2, [r3, #31]
 801ea82:	6a3b      	ldr	r3, [r7, #32]
 801ea84:	7fdb      	ldrb	r3, [r3, #31]
 801ea86:	429a      	cmp	r2, r3
 801ea88:	d803      	bhi.n	801ea92 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801ea8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea8c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801ea8e:	69fb      	ldr	r3, [r7, #28]
 801ea90:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801ea92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea94:	681b      	ldr	r3, [r3, #0]
 801ea96:	2b00      	cmp	r3, #0
 801ea98:	d001      	beq.n	801ea9e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801ea9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ea9c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801ea9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eaa0:	681b      	ldr	r3, [r3, #0]
 801eaa2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801eaa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801eaa6:	2b00      	cmp	r3, #0
 801eaa8:	d1cb      	bne.n	801ea42 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801eaaa:	6a3b      	ldr	r3, [r7, #32]
 801eaac:	2b00      	cmp	r3, #0
 801eaae:	d008      	beq.n	801eac2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801eab0:	69b9      	ldr	r1, [r7, #24]
 801eab2:	6a38      	ldr	r0, [r7, #32]
 801eab4:	f7ff ff0e 	bl	801e8d4 <ip_reass_free_complete_datagram>
 801eab8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801eaba:	697a      	ldr	r2, [r7, #20]
 801eabc:	68fb      	ldr	r3, [r7, #12]
 801eabe:	4413      	add	r3, r2
 801eac0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801eac2:	697a      	ldr	r2, [r7, #20]
 801eac4:	683b      	ldr	r3, [r7, #0]
 801eac6:	429a      	cmp	r2, r3
 801eac8:	da02      	bge.n	801ead0 <ip_reass_remove_oldest_datagram+0xb4>
 801eaca:	693b      	ldr	r3, [r7, #16]
 801eacc:	2b01      	cmp	r3, #1
 801eace:	dcac      	bgt.n	801ea2a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801ead0:	697b      	ldr	r3, [r7, #20]
}
 801ead2:	4618      	mov	r0, r3
 801ead4:	3728      	adds	r7, #40	; 0x28
 801ead6:	46bd      	mov	sp, r7
 801ead8:	bd80      	pop	{r7, pc}
 801eada:	bf00      	nop
 801eadc:	20017148 	.word	0x20017148

0801eae0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801eae0:	b580      	push	{r7, lr}
 801eae2:	b084      	sub	sp, #16
 801eae4:	af00      	add	r7, sp, #0
 801eae6:	6078      	str	r0, [r7, #4]
 801eae8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801eaea:	2004      	movs	r0, #4
 801eaec:	f001 f98e 	bl	801fe0c <memp_malloc>
 801eaf0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801eaf2:	68fb      	ldr	r3, [r7, #12]
 801eaf4:	2b00      	cmp	r3, #0
 801eaf6:	d110      	bne.n	801eb1a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801eaf8:	6839      	ldr	r1, [r7, #0]
 801eafa:	6878      	ldr	r0, [r7, #4]
 801eafc:	f7ff ff8e 	bl	801ea1c <ip_reass_remove_oldest_datagram>
 801eb00:	4602      	mov	r2, r0
 801eb02:	683b      	ldr	r3, [r7, #0]
 801eb04:	429a      	cmp	r2, r3
 801eb06:	db03      	blt.n	801eb10 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801eb08:	2004      	movs	r0, #4
 801eb0a:	f001 f97f 	bl	801fe0c <memp_malloc>
 801eb0e:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801eb10:	68fb      	ldr	r3, [r7, #12]
 801eb12:	2b00      	cmp	r3, #0
 801eb14:	d101      	bne.n	801eb1a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801eb16:	2300      	movs	r3, #0
 801eb18:	e016      	b.n	801eb48 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801eb1a:	2220      	movs	r2, #32
 801eb1c:	2100      	movs	r1, #0
 801eb1e:	68f8      	ldr	r0, [r7, #12]
 801eb20:	f00c fe9a 	bl	802b858 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801eb24:	68fb      	ldr	r3, [r7, #12]
 801eb26:	220f      	movs	r2, #15
 801eb28:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801eb2a:	4b09      	ldr	r3, [pc, #36]	; (801eb50 <ip_reass_enqueue_new_datagram+0x70>)
 801eb2c:	681a      	ldr	r2, [r3, #0]
 801eb2e:	68fb      	ldr	r3, [r7, #12]
 801eb30:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801eb32:	4a07      	ldr	r2, [pc, #28]	; (801eb50 <ip_reass_enqueue_new_datagram+0x70>)
 801eb34:	68fb      	ldr	r3, [r7, #12]
 801eb36:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801eb38:	68fb      	ldr	r3, [r7, #12]
 801eb3a:	3308      	adds	r3, #8
 801eb3c:	2214      	movs	r2, #20
 801eb3e:	6879      	ldr	r1, [r7, #4]
 801eb40:	4618      	mov	r0, r3
 801eb42:	f00c fe64 	bl	802b80e <memcpy>
  return ipr;
 801eb46:	68fb      	ldr	r3, [r7, #12]
}
 801eb48:	4618      	mov	r0, r3
 801eb4a:	3710      	adds	r7, #16
 801eb4c:	46bd      	mov	sp, r7
 801eb4e:	bd80      	pop	{r7, pc}
 801eb50:	20017148 	.word	0x20017148

0801eb54 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801eb54:	b580      	push	{r7, lr}
 801eb56:	b082      	sub	sp, #8
 801eb58:	af00      	add	r7, sp, #0
 801eb5a:	6078      	str	r0, [r7, #4]
 801eb5c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801eb5e:	4b10      	ldr	r3, [pc, #64]	; (801eba0 <ip_reass_dequeue_datagram+0x4c>)
 801eb60:	681a      	ldr	r2, [r3, #0]
 801eb62:	687b      	ldr	r3, [r7, #4]
 801eb64:	429a      	cmp	r2, r3
 801eb66:	d104      	bne.n	801eb72 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801eb68:	687b      	ldr	r3, [r7, #4]
 801eb6a:	681b      	ldr	r3, [r3, #0]
 801eb6c:	4a0c      	ldr	r2, [pc, #48]	; (801eba0 <ip_reass_dequeue_datagram+0x4c>)
 801eb6e:	6013      	str	r3, [r2, #0]
 801eb70:	e00d      	b.n	801eb8e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801eb72:	683b      	ldr	r3, [r7, #0]
 801eb74:	2b00      	cmp	r3, #0
 801eb76:	d106      	bne.n	801eb86 <ip_reass_dequeue_datagram+0x32>
 801eb78:	4b0a      	ldr	r3, [pc, #40]	; (801eba4 <ip_reass_dequeue_datagram+0x50>)
 801eb7a:	f240 1245 	movw	r2, #325	; 0x145
 801eb7e:	490a      	ldr	r1, [pc, #40]	; (801eba8 <ip_reass_dequeue_datagram+0x54>)
 801eb80:	480a      	ldr	r0, [pc, #40]	; (801ebac <ip_reass_dequeue_datagram+0x58>)
 801eb82:	f00d f8cd 	bl	802bd20 <iprintf>
    prev->next = ipr->next;
 801eb86:	687b      	ldr	r3, [r7, #4]
 801eb88:	681a      	ldr	r2, [r3, #0]
 801eb8a:	683b      	ldr	r3, [r7, #0]
 801eb8c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801eb8e:	6879      	ldr	r1, [r7, #4]
 801eb90:	2004      	movs	r0, #4
 801eb92:	f001 f98d 	bl	801feb0 <memp_free>
}
 801eb96:	bf00      	nop
 801eb98:	3708      	adds	r7, #8
 801eb9a:	46bd      	mov	sp, r7
 801eb9c:	bd80      	pop	{r7, pc}
 801eb9e:	bf00      	nop
 801eba0:	20017148 	.word	0x20017148
 801eba4:	0802f00c 	.word	0x0802f00c
 801eba8:	0802f0d4 	.word	0x0802f0d4
 801ebac:	0802f054 	.word	0x0802f054

0801ebb0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801ebb0:	b580      	push	{r7, lr}
 801ebb2:	b08c      	sub	sp, #48	; 0x30
 801ebb4:	af00      	add	r7, sp, #0
 801ebb6:	60f8      	str	r0, [r7, #12]
 801ebb8:	60b9      	str	r1, [r7, #8]
 801ebba:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801ebbc:	2300      	movs	r3, #0
 801ebbe:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801ebc0:	2301      	movs	r3, #1
 801ebc2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801ebc4:	68bb      	ldr	r3, [r7, #8]
 801ebc6:	685b      	ldr	r3, [r3, #4]
 801ebc8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801ebca:	69fb      	ldr	r3, [r7, #28]
 801ebcc:	885b      	ldrh	r3, [r3, #2]
 801ebce:	b29b      	uxth	r3, r3
 801ebd0:	4618      	mov	r0, r3
 801ebd2:	f7fc fdf9 	bl	801b7c8 <lwip_htons>
 801ebd6:	4603      	mov	r3, r0
 801ebd8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801ebda:	69fb      	ldr	r3, [r7, #28]
 801ebdc:	781b      	ldrb	r3, [r3, #0]
 801ebde:	f003 030f 	and.w	r3, r3, #15
 801ebe2:	b2db      	uxtb	r3, r3
 801ebe4:	009b      	lsls	r3, r3, #2
 801ebe6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801ebe8:	7e7b      	ldrb	r3, [r7, #25]
 801ebea:	b29b      	uxth	r3, r3
 801ebec:	8b7a      	ldrh	r2, [r7, #26]
 801ebee:	429a      	cmp	r2, r3
 801ebf0:	d202      	bcs.n	801ebf8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ebf2:	f04f 33ff 	mov.w	r3, #4294967295
 801ebf6:	e135      	b.n	801ee64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801ebf8:	7e7b      	ldrb	r3, [r7, #25]
 801ebfa:	b29b      	uxth	r3, r3
 801ebfc:	8b7a      	ldrh	r2, [r7, #26]
 801ebfe:	1ad3      	subs	r3, r2, r3
 801ec00:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801ec02:	69fb      	ldr	r3, [r7, #28]
 801ec04:	88db      	ldrh	r3, [r3, #6]
 801ec06:	b29b      	uxth	r3, r3
 801ec08:	4618      	mov	r0, r3
 801ec0a:	f7fc fddd 	bl	801b7c8 <lwip_htons>
 801ec0e:	4603      	mov	r3, r0
 801ec10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ec14:	b29b      	uxth	r3, r3
 801ec16:	00db      	lsls	r3, r3, #3
 801ec18:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801ec1a:	68bb      	ldr	r3, [r7, #8]
 801ec1c:	685b      	ldr	r3, [r3, #4]
 801ec1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801ec20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ec22:	2200      	movs	r2, #0
 801ec24:	701a      	strb	r2, [r3, #0]
 801ec26:	2200      	movs	r2, #0
 801ec28:	705a      	strb	r2, [r3, #1]
 801ec2a:	2200      	movs	r2, #0
 801ec2c:	709a      	strb	r2, [r3, #2]
 801ec2e:	2200      	movs	r2, #0
 801ec30:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801ec32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ec34:	8afa      	ldrh	r2, [r7, #22]
 801ec36:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801ec38:	8afa      	ldrh	r2, [r7, #22]
 801ec3a:	8b7b      	ldrh	r3, [r7, #26]
 801ec3c:	4413      	add	r3, r2
 801ec3e:	b29a      	uxth	r2, r3
 801ec40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ec42:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801ec44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ec46:	88db      	ldrh	r3, [r3, #6]
 801ec48:	b29b      	uxth	r3, r3
 801ec4a:	8afa      	ldrh	r2, [r7, #22]
 801ec4c:	429a      	cmp	r2, r3
 801ec4e:	d902      	bls.n	801ec56 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ec50:	f04f 33ff 	mov.w	r3, #4294967295
 801ec54:	e106      	b.n	801ee64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801ec56:	68fb      	ldr	r3, [r7, #12]
 801ec58:	685b      	ldr	r3, [r3, #4]
 801ec5a:	627b      	str	r3, [r7, #36]	; 0x24
 801ec5c:	e068      	b.n	801ed30 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801ec5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ec60:	685b      	ldr	r3, [r3, #4]
 801ec62:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801ec64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ec66:	889b      	ldrh	r3, [r3, #4]
 801ec68:	b29a      	uxth	r2, r3
 801ec6a:	693b      	ldr	r3, [r7, #16]
 801ec6c:	889b      	ldrh	r3, [r3, #4]
 801ec6e:	b29b      	uxth	r3, r3
 801ec70:	429a      	cmp	r2, r3
 801ec72:	d235      	bcs.n	801ece0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801ec74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ec76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801ec78:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801ec7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ec7c:	2b00      	cmp	r3, #0
 801ec7e:	d020      	beq.n	801ecc2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801ec80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ec82:	889b      	ldrh	r3, [r3, #4]
 801ec84:	b29a      	uxth	r2, r3
 801ec86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ec88:	88db      	ldrh	r3, [r3, #6]
 801ec8a:	b29b      	uxth	r3, r3
 801ec8c:	429a      	cmp	r2, r3
 801ec8e:	d307      	bcc.n	801eca0 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801ec90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ec92:	88db      	ldrh	r3, [r3, #6]
 801ec94:	b29a      	uxth	r2, r3
 801ec96:	693b      	ldr	r3, [r7, #16]
 801ec98:	889b      	ldrh	r3, [r3, #4]
 801ec9a:	b29b      	uxth	r3, r3
 801ec9c:	429a      	cmp	r2, r3
 801ec9e:	d902      	bls.n	801eca6 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801eca0:	f04f 33ff 	mov.w	r3, #4294967295
 801eca4:	e0de      	b.n	801ee64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801eca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801eca8:	68ba      	ldr	r2, [r7, #8]
 801ecaa:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801ecac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ecae:	88db      	ldrh	r3, [r3, #6]
 801ecb0:	b29a      	uxth	r2, r3
 801ecb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ecb4:	889b      	ldrh	r3, [r3, #4]
 801ecb6:	b29b      	uxth	r3, r3
 801ecb8:	429a      	cmp	r2, r3
 801ecba:	d03d      	beq.n	801ed38 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ecbc:	2300      	movs	r3, #0
 801ecbe:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801ecc0:	e03a      	b.n	801ed38 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801ecc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ecc4:	88db      	ldrh	r3, [r3, #6]
 801ecc6:	b29a      	uxth	r2, r3
 801ecc8:	693b      	ldr	r3, [r7, #16]
 801ecca:	889b      	ldrh	r3, [r3, #4]
 801eccc:	b29b      	uxth	r3, r3
 801ecce:	429a      	cmp	r2, r3
 801ecd0:	d902      	bls.n	801ecd8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ecd2:	f04f 33ff 	mov.w	r3, #4294967295
 801ecd6:	e0c5      	b.n	801ee64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801ecd8:	68fb      	ldr	r3, [r7, #12]
 801ecda:	68ba      	ldr	r2, [r7, #8]
 801ecdc:	605a      	str	r2, [r3, #4]
      break;
 801ecde:	e02b      	b.n	801ed38 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801ece0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ece2:	889b      	ldrh	r3, [r3, #4]
 801ece4:	b29a      	uxth	r2, r3
 801ece6:	693b      	ldr	r3, [r7, #16]
 801ece8:	889b      	ldrh	r3, [r3, #4]
 801ecea:	b29b      	uxth	r3, r3
 801ecec:	429a      	cmp	r2, r3
 801ecee:	d102      	bne.n	801ecf6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ecf0:	f04f 33ff 	mov.w	r3, #4294967295
 801ecf4:	e0b6      	b.n	801ee64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801ecf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ecf8:	889b      	ldrh	r3, [r3, #4]
 801ecfa:	b29a      	uxth	r2, r3
 801ecfc:	693b      	ldr	r3, [r7, #16]
 801ecfe:	88db      	ldrh	r3, [r3, #6]
 801ed00:	b29b      	uxth	r3, r3
 801ed02:	429a      	cmp	r2, r3
 801ed04:	d202      	bcs.n	801ed0c <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801ed06:	f04f 33ff 	mov.w	r3, #4294967295
 801ed0a:	e0ab      	b.n	801ee64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801ed0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ed0e:	2b00      	cmp	r3, #0
 801ed10:	d009      	beq.n	801ed26 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801ed12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ed14:	88db      	ldrh	r3, [r3, #6]
 801ed16:	b29a      	uxth	r2, r3
 801ed18:	693b      	ldr	r3, [r7, #16]
 801ed1a:	889b      	ldrh	r3, [r3, #4]
 801ed1c:	b29b      	uxth	r3, r3
 801ed1e:	429a      	cmp	r2, r3
 801ed20:	d001      	beq.n	801ed26 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801ed22:	2300      	movs	r3, #0
 801ed24:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801ed26:	693b      	ldr	r3, [r7, #16]
 801ed28:	681b      	ldr	r3, [r3, #0]
 801ed2a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801ed2c:	693b      	ldr	r3, [r7, #16]
 801ed2e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801ed30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ed32:	2b00      	cmp	r3, #0
 801ed34:	d193      	bne.n	801ec5e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801ed36:	e000      	b.n	801ed3a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801ed38:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801ed3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ed3c:	2b00      	cmp	r3, #0
 801ed3e:	d12d      	bne.n	801ed9c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801ed40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ed42:	2b00      	cmp	r3, #0
 801ed44:	d01c      	beq.n	801ed80 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801ed46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ed48:	88db      	ldrh	r3, [r3, #6]
 801ed4a:	b29a      	uxth	r2, r3
 801ed4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ed4e:	889b      	ldrh	r3, [r3, #4]
 801ed50:	b29b      	uxth	r3, r3
 801ed52:	429a      	cmp	r2, r3
 801ed54:	d906      	bls.n	801ed64 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801ed56:	4b45      	ldr	r3, [pc, #276]	; (801ee6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ed58:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801ed5c:	4944      	ldr	r1, [pc, #272]	; (801ee70 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801ed5e:	4845      	ldr	r0, [pc, #276]	; (801ee74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ed60:	f00c ffde 	bl	802bd20 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801ed64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ed66:	68ba      	ldr	r2, [r7, #8]
 801ed68:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801ed6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ed6c:	88db      	ldrh	r3, [r3, #6]
 801ed6e:	b29a      	uxth	r2, r3
 801ed70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ed72:	889b      	ldrh	r3, [r3, #4]
 801ed74:	b29b      	uxth	r3, r3
 801ed76:	429a      	cmp	r2, r3
 801ed78:	d010      	beq.n	801ed9c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801ed7a:	2300      	movs	r3, #0
 801ed7c:	623b      	str	r3, [r7, #32]
 801ed7e:	e00d      	b.n	801ed9c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801ed80:	68fb      	ldr	r3, [r7, #12]
 801ed82:	685b      	ldr	r3, [r3, #4]
 801ed84:	2b00      	cmp	r3, #0
 801ed86:	d006      	beq.n	801ed96 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801ed88:	4b38      	ldr	r3, [pc, #224]	; (801ee6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ed8a:	f240 12bf 	movw	r2, #447	; 0x1bf
 801ed8e:	493a      	ldr	r1, [pc, #232]	; (801ee78 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801ed90:	4838      	ldr	r0, [pc, #224]	; (801ee74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ed92:	f00c ffc5 	bl	802bd20 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801ed96:	68fb      	ldr	r3, [r7, #12]
 801ed98:	68ba      	ldr	r2, [r7, #8]
 801ed9a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801ed9c:	687b      	ldr	r3, [r7, #4]
 801ed9e:	2b00      	cmp	r3, #0
 801eda0:	d105      	bne.n	801edae <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801eda2:	68fb      	ldr	r3, [r7, #12]
 801eda4:	7f9b      	ldrb	r3, [r3, #30]
 801eda6:	f003 0301 	and.w	r3, r3, #1
 801edaa:	2b00      	cmp	r3, #0
 801edac:	d059      	beq.n	801ee62 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801edae:	6a3b      	ldr	r3, [r7, #32]
 801edb0:	2b00      	cmp	r3, #0
 801edb2:	d04f      	beq.n	801ee54 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801edb4:	68fb      	ldr	r3, [r7, #12]
 801edb6:	685b      	ldr	r3, [r3, #4]
 801edb8:	2b00      	cmp	r3, #0
 801edba:	d006      	beq.n	801edca <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801edbc:	68fb      	ldr	r3, [r7, #12]
 801edbe:	685b      	ldr	r3, [r3, #4]
 801edc0:	685b      	ldr	r3, [r3, #4]
 801edc2:	889b      	ldrh	r3, [r3, #4]
 801edc4:	b29b      	uxth	r3, r3
 801edc6:	2b00      	cmp	r3, #0
 801edc8:	d002      	beq.n	801edd0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801edca:	2300      	movs	r3, #0
 801edcc:	623b      	str	r3, [r7, #32]
 801edce:	e041      	b.n	801ee54 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801edd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801edd2:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801edd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801edd6:	681b      	ldr	r3, [r3, #0]
 801edd8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801edda:	e012      	b.n	801ee02 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801eddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801edde:	685b      	ldr	r3, [r3, #4]
 801ede0:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801ede2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ede4:	88db      	ldrh	r3, [r3, #6]
 801ede6:	b29a      	uxth	r2, r3
 801ede8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801edea:	889b      	ldrh	r3, [r3, #4]
 801edec:	b29b      	uxth	r3, r3
 801edee:	429a      	cmp	r2, r3
 801edf0:	d002      	beq.n	801edf8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801edf2:	2300      	movs	r3, #0
 801edf4:	623b      	str	r3, [r7, #32]
            break;
 801edf6:	e007      	b.n	801ee08 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801edf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801edfa:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801edfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801edfe:	681b      	ldr	r3, [r3, #0]
 801ee00:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801ee02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ee04:	2b00      	cmp	r3, #0
 801ee06:	d1e9      	bne.n	801eddc <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801ee08:	6a3b      	ldr	r3, [r7, #32]
 801ee0a:	2b00      	cmp	r3, #0
 801ee0c:	d022      	beq.n	801ee54 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801ee0e:	68fb      	ldr	r3, [r7, #12]
 801ee10:	685b      	ldr	r3, [r3, #4]
 801ee12:	2b00      	cmp	r3, #0
 801ee14:	d106      	bne.n	801ee24 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801ee16:	4b15      	ldr	r3, [pc, #84]	; (801ee6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ee18:	f240 12df 	movw	r2, #479	; 0x1df
 801ee1c:	4917      	ldr	r1, [pc, #92]	; (801ee7c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801ee1e:	4815      	ldr	r0, [pc, #84]	; (801ee74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ee20:	f00c ff7e 	bl	802bd20 <iprintf>
          LWIP_ASSERT("sanity check",
 801ee24:	68fb      	ldr	r3, [r7, #12]
 801ee26:	685b      	ldr	r3, [r3, #4]
 801ee28:	685a      	ldr	r2, [r3, #4]
 801ee2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ee2c:	429a      	cmp	r2, r3
 801ee2e:	d106      	bne.n	801ee3e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801ee30:	4b0e      	ldr	r3, [pc, #56]	; (801ee6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ee32:	f240 12e1 	movw	r2, #481	; 0x1e1
 801ee36:	4911      	ldr	r1, [pc, #68]	; (801ee7c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801ee38:	480e      	ldr	r0, [pc, #56]	; (801ee74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ee3a:	f00c ff71 	bl	802bd20 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801ee3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ee40:	681b      	ldr	r3, [r3, #0]
 801ee42:	2b00      	cmp	r3, #0
 801ee44:	d006      	beq.n	801ee54 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801ee46:	4b09      	ldr	r3, [pc, #36]	; (801ee6c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801ee48:	f240 12e3 	movw	r2, #483	; 0x1e3
 801ee4c:	490c      	ldr	r1, [pc, #48]	; (801ee80 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801ee4e:	4809      	ldr	r0, [pc, #36]	; (801ee74 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801ee50:	f00c ff66 	bl	802bd20 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801ee54:	6a3b      	ldr	r3, [r7, #32]
 801ee56:	2b00      	cmp	r3, #0
 801ee58:	bf14      	ite	ne
 801ee5a:	2301      	movne	r3, #1
 801ee5c:	2300      	moveq	r3, #0
 801ee5e:	b2db      	uxtb	r3, r3
 801ee60:	e000      	b.n	801ee64 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801ee62:	2300      	movs	r3, #0
}
 801ee64:	4618      	mov	r0, r3
 801ee66:	3730      	adds	r7, #48	; 0x30
 801ee68:	46bd      	mov	sp, r7
 801ee6a:	bd80      	pop	{r7, pc}
 801ee6c:	0802f00c 	.word	0x0802f00c
 801ee70:	0802f0f0 	.word	0x0802f0f0
 801ee74:	0802f054 	.word	0x0802f054
 801ee78:	0802f110 	.word	0x0802f110
 801ee7c:	0802f148 	.word	0x0802f148
 801ee80:	0802f158 	.word	0x0802f158

0801ee84 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801ee84:	b580      	push	{r7, lr}
 801ee86:	b08e      	sub	sp, #56	; 0x38
 801ee88:	af00      	add	r7, sp, #0
 801ee8a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801ee8c:	687b      	ldr	r3, [r7, #4]
 801ee8e:	685b      	ldr	r3, [r3, #4]
 801ee90:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801ee92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ee94:	781b      	ldrb	r3, [r3, #0]
 801ee96:	f003 030f 	and.w	r3, r3, #15
 801ee9a:	b2db      	uxtb	r3, r3
 801ee9c:	009b      	lsls	r3, r3, #2
 801ee9e:	b2db      	uxtb	r3, r3
 801eea0:	2b14      	cmp	r3, #20
 801eea2:	f040 8165 	bne.w	801f170 <ip4_reass+0x2ec>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801eea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801eea8:	88db      	ldrh	r3, [r3, #6]
 801eeaa:	b29b      	uxth	r3, r3
 801eeac:	4618      	mov	r0, r3
 801eeae:	f7fc fc8b 	bl	801b7c8 <lwip_htons>
 801eeb2:	4603      	mov	r3, r0
 801eeb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801eeb8:	b29b      	uxth	r3, r3
 801eeba:	00db      	lsls	r3, r3, #3
 801eebc:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801eebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801eec0:	885b      	ldrh	r3, [r3, #2]
 801eec2:	b29b      	uxth	r3, r3
 801eec4:	4618      	mov	r0, r3
 801eec6:	f7fc fc7f 	bl	801b7c8 <lwip_htons>
 801eeca:	4603      	mov	r3, r0
 801eecc:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801eece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801eed0:	781b      	ldrb	r3, [r3, #0]
 801eed2:	f003 030f 	and.w	r3, r3, #15
 801eed6:	b2db      	uxtb	r3, r3
 801eed8:	009b      	lsls	r3, r3, #2
 801eeda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801eede:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801eee2:	b29b      	uxth	r3, r3
 801eee4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801eee6:	429a      	cmp	r2, r3
 801eee8:	f0c0 8144 	bcc.w	801f174 <ip4_reass+0x2f0>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801eeec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801eef0:	b29b      	uxth	r3, r3
 801eef2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801eef4:	1ad3      	subs	r3, r2, r3
 801eef6:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801eef8:	6878      	ldr	r0, [r7, #4]
 801eefa:	f001 ff49 	bl	8020d90 <pbuf_clen>
 801eefe:	4603      	mov	r3, r0
 801ef00:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801ef02:	4ba1      	ldr	r3, [pc, #644]	; (801f188 <ip4_reass+0x304>)
 801ef04:	881b      	ldrh	r3, [r3, #0]
 801ef06:	461a      	mov	r2, r3
 801ef08:	8c3b      	ldrh	r3, [r7, #32]
 801ef0a:	4413      	add	r3, r2
 801ef0c:	2b0a      	cmp	r3, #10
 801ef0e:	dd10      	ble.n	801ef32 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ef10:	8c3b      	ldrh	r3, [r7, #32]
 801ef12:	4619      	mov	r1, r3
 801ef14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ef16:	f7ff fd81 	bl	801ea1c <ip_reass_remove_oldest_datagram>
 801ef1a:	4603      	mov	r3, r0
 801ef1c:	2b00      	cmp	r3, #0
 801ef1e:	f000 812a 	beq.w	801f176 <ip4_reass+0x2f2>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801ef22:	4b99      	ldr	r3, [pc, #612]	; (801f188 <ip4_reass+0x304>)
 801ef24:	881b      	ldrh	r3, [r3, #0]
 801ef26:	461a      	mov	r2, r3
 801ef28:	8c3b      	ldrh	r3, [r7, #32]
 801ef2a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801ef2c:	2b0a      	cmp	r3, #10
 801ef2e:	f300 8122 	bgt.w	801f176 <ip4_reass+0x2f2>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ef32:	4b96      	ldr	r3, [pc, #600]	; (801f18c <ip4_reass+0x308>)
 801ef34:	681b      	ldr	r3, [r3, #0]
 801ef36:	633b      	str	r3, [r7, #48]	; 0x30
 801ef38:	e015      	b.n	801ef66 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801ef3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ef3c:	695a      	ldr	r2, [r3, #20]
 801ef3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ef40:	68db      	ldr	r3, [r3, #12]
 801ef42:	429a      	cmp	r2, r3
 801ef44:	d10c      	bne.n	801ef60 <ip4_reass+0xdc>
 801ef46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ef48:	699a      	ldr	r2, [r3, #24]
 801ef4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ef4c:	691b      	ldr	r3, [r3, #16]
 801ef4e:	429a      	cmp	r2, r3
 801ef50:	d106      	bne.n	801ef60 <ip4_reass+0xdc>
 801ef52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ef54:	899a      	ldrh	r2, [r3, #12]
 801ef56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ef58:	889b      	ldrh	r3, [r3, #4]
 801ef5a:	b29b      	uxth	r3, r3
 801ef5c:	429a      	cmp	r2, r3
 801ef5e:	d006      	beq.n	801ef6e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ef60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ef62:	681b      	ldr	r3, [r3, #0]
 801ef64:	633b      	str	r3, [r7, #48]	; 0x30
 801ef66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ef68:	2b00      	cmp	r3, #0
 801ef6a:	d1e6      	bne.n	801ef3a <ip4_reass+0xb6>
 801ef6c:	e000      	b.n	801ef70 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801ef6e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801ef70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ef72:	2b00      	cmp	r3, #0
 801ef74:	d109      	bne.n	801ef8a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801ef76:	8c3b      	ldrh	r3, [r7, #32]
 801ef78:	4619      	mov	r1, r3
 801ef7a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ef7c:	f7ff fdb0 	bl	801eae0 <ip_reass_enqueue_new_datagram>
 801ef80:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801ef82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ef84:	2b00      	cmp	r3, #0
 801ef86:	d11c      	bne.n	801efc2 <ip4_reass+0x13e>
      goto nullreturn;
 801ef88:	e0f5      	b.n	801f176 <ip4_reass+0x2f2>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ef8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ef8c:	88db      	ldrh	r3, [r3, #6]
 801ef8e:	b29b      	uxth	r3, r3
 801ef90:	4618      	mov	r0, r3
 801ef92:	f7fc fc19 	bl	801b7c8 <lwip_htons>
 801ef96:	4603      	mov	r3, r0
 801ef98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ef9c:	2b00      	cmp	r3, #0
 801ef9e:	d110      	bne.n	801efc2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801efa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801efa2:	89db      	ldrh	r3, [r3, #14]
 801efa4:	4618      	mov	r0, r3
 801efa6:	f7fc fc0f 	bl	801b7c8 <lwip_htons>
 801efaa:	4603      	mov	r3, r0
 801efac:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801efb0:	2b00      	cmp	r3, #0
 801efb2:	d006      	beq.n	801efc2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801efb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801efb6:	3308      	adds	r3, #8
 801efb8:	2214      	movs	r2, #20
 801efba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801efbc:	4618      	mov	r0, r3
 801efbe:	f00c fc26 	bl	802b80e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801efc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801efc4:	88db      	ldrh	r3, [r3, #6]
 801efc6:	b29b      	uxth	r3, r3
 801efc8:	f003 0320 	and.w	r3, r3, #32
 801efcc:	2b00      	cmp	r3, #0
 801efce:	bf0c      	ite	eq
 801efd0:	2301      	moveq	r3, #1
 801efd2:	2300      	movne	r3, #0
 801efd4:	b2db      	uxtb	r3, r3
 801efd6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801efd8:	69fb      	ldr	r3, [r7, #28]
 801efda:	2b00      	cmp	r3, #0
 801efdc:	d00e      	beq.n	801effc <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801efde:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801efe0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801efe2:	4413      	add	r3, r2
 801efe4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801efe6:	8b7a      	ldrh	r2, [r7, #26]
 801efe8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801efea:	429a      	cmp	r2, r3
 801efec:	f0c0 80a1 	bcc.w	801f132 <ip4_reass+0x2ae>
 801eff0:	8b7b      	ldrh	r3, [r7, #26]
 801eff2:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801eff6:	4293      	cmp	r3, r2
 801eff8:	f200 809b 	bhi.w	801f132 <ip4_reass+0x2ae>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801effc:	69fa      	ldr	r2, [r7, #28]
 801effe:	6879      	ldr	r1, [r7, #4]
 801f000:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f002:	f7ff fdd5 	bl	801ebb0 <ip_reass_chain_frag_into_datagram_and_validate>
 801f006:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801f008:	697b      	ldr	r3, [r7, #20]
 801f00a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f00e:	f000 808f 	beq.w	801f130 <ip4_reass+0x2ac>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801f012:	4b5d      	ldr	r3, [pc, #372]	; (801f188 <ip4_reass+0x304>)
 801f014:	881a      	ldrh	r2, [r3, #0]
 801f016:	8c3b      	ldrh	r3, [r7, #32]
 801f018:	4413      	add	r3, r2
 801f01a:	b29a      	uxth	r2, r3
 801f01c:	4b5a      	ldr	r3, [pc, #360]	; (801f188 <ip4_reass+0x304>)
 801f01e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801f020:	69fb      	ldr	r3, [r7, #28]
 801f022:	2b00      	cmp	r3, #0
 801f024:	d00d      	beq.n	801f042 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801f026:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801f028:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801f02a:	4413      	add	r3, r2
 801f02c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801f02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f030:	8a7a      	ldrh	r2, [r7, #18]
 801f032:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801f034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f036:	7f9b      	ldrb	r3, [r3, #30]
 801f038:	f043 0301 	orr.w	r3, r3, #1
 801f03c:	b2da      	uxtb	r2, r3
 801f03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f040:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801f042:	697b      	ldr	r3, [r7, #20]
 801f044:	2b01      	cmp	r3, #1
 801f046:	d171      	bne.n	801f12c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801f048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f04a:	8b9b      	ldrh	r3, [r3, #28]
 801f04c:	3314      	adds	r3, #20
 801f04e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801f050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f052:	685b      	ldr	r3, [r3, #4]
 801f054:	685b      	ldr	r3, [r3, #4]
 801f056:	681b      	ldr	r3, [r3, #0]
 801f058:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801f05a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f05c:	685b      	ldr	r3, [r3, #4]
 801f05e:	685b      	ldr	r3, [r3, #4]
 801f060:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801f062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f064:	3308      	adds	r3, #8
 801f066:	2214      	movs	r2, #20
 801f068:	4619      	mov	r1, r3
 801f06a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801f06c:	f00c fbcf 	bl	802b80e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801f070:	8a3b      	ldrh	r3, [r7, #16]
 801f072:	4618      	mov	r0, r3
 801f074:	f7fc fba8 	bl	801b7c8 <lwip_htons>
 801f078:	4603      	mov	r3, r0
 801f07a:	461a      	mov	r2, r3
 801f07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f07e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801f080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f082:	2200      	movs	r2, #0
 801f084:	719a      	strb	r2, [r3, #6]
 801f086:	2200      	movs	r2, #0
 801f088:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801f08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f08c:	2200      	movs	r2, #0
 801f08e:	729a      	strb	r2, [r3, #10]
 801f090:	2200      	movs	r2, #0
 801f092:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801f094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f096:	685b      	ldr	r3, [r3, #4]
 801f098:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801f09a:	e00d      	b.n	801f0b8 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801f09c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f09e:	685b      	ldr	r3, [r3, #4]
 801f0a0:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801f0a2:	2114      	movs	r1, #20
 801f0a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801f0a6:	f001 fd2d 	bl	8020b04 <pbuf_remove_header>
      pbuf_cat(p, r);
 801f0aa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801f0ac:	6878      	ldr	r0, [r7, #4]
 801f0ae:	f001 feaf 	bl	8020e10 <pbuf_cat>
      r = iprh->next_pbuf;
 801f0b2:	68fb      	ldr	r3, [r7, #12]
 801f0b4:	681b      	ldr	r3, [r3, #0]
 801f0b6:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801f0b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f0ba:	2b00      	cmp	r3, #0
 801f0bc:	d1ee      	bne.n	801f09c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801f0be:	4b33      	ldr	r3, [pc, #204]	; (801f18c <ip4_reass+0x308>)
 801f0c0:	681b      	ldr	r3, [r3, #0]
 801f0c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801f0c4:	429a      	cmp	r2, r3
 801f0c6:	d102      	bne.n	801f0ce <ip4_reass+0x24a>
      ipr_prev = NULL;
 801f0c8:	2300      	movs	r3, #0
 801f0ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f0cc:	e010      	b.n	801f0f0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801f0ce:	4b2f      	ldr	r3, [pc, #188]	; (801f18c <ip4_reass+0x308>)
 801f0d0:	681b      	ldr	r3, [r3, #0]
 801f0d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f0d4:	e007      	b.n	801f0e6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801f0d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f0d8:	681a      	ldr	r2, [r3, #0]
 801f0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f0dc:	429a      	cmp	r2, r3
 801f0de:	d006      	beq.n	801f0ee <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801f0e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f0e2:	681b      	ldr	r3, [r3, #0]
 801f0e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f0e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f0e8:	2b00      	cmp	r3, #0
 801f0ea:	d1f4      	bne.n	801f0d6 <ip4_reass+0x252>
 801f0ec:	e000      	b.n	801f0f0 <ip4_reass+0x26c>
          break;
 801f0ee:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801f0f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801f0f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f0f4:	f7ff fd2e 	bl	801eb54 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801f0f8:	6878      	ldr	r0, [r7, #4]
 801f0fa:	f001 fe49 	bl	8020d90 <pbuf_clen>
 801f0fe:	4603      	mov	r3, r0
 801f100:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801f102:	4b21      	ldr	r3, [pc, #132]	; (801f188 <ip4_reass+0x304>)
 801f104:	881b      	ldrh	r3, [r3, #0]
 801f106:	8c3a      	ldrh	r2, [r7, #32]
 801f108:	429a      	cmp	r2, r3
 801f10a:	d906      	bls.n	801f11a <ip4_reass+0x296>
 801f10c:	4b20      	ldr	r3, [pc, #128]	; (801f190 <ip4_reass+0x30c>)
 801f10e:	f240 229b 	movw	r2, #667	; 0x29b
 801f112:	4920      	ldr	r1, [pc, #128]	; (801f194 <ip4_reass+0x310>)
 801f114:	4820      	ldr	r0, [pc, #128]	; (801f198 <ip4_reass+0x314>)
 801f116:	f00c fe03 	bl	802bd20 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801f11a:	4b1b      	ldr	r3, [pc, #108]	; (801f188 <ip4_reass+0x304>)
 801f11c:	881a      	ldrh	r2, [r3, #0]
 801f11e:	8c3b      	ldrh	r3, [r7, #32]
 801f120:	1ad3      	subs	r3, r2, r3
 801f122:	b29a      	uxth	r2, r3
 801f124:	4b18      	ldr	r3, [pc, #96]	; (801f188 <ip4_reass+0x304>)
 801f126:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801f128:	687b      	ldr	r3, [r7, #4]
 801f12a:	e028      	b.n	801f17e <ip4_reass+0x2fa>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801f12c:	2300      	movs	r3, #0
 801f12e:	e026      	b.n	801f17e <ip4_reass+0x2fa>
    goto nullreturn_ipr;
 801f130:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801f132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f134:	2b00      	cmp	r3, #0
 801f136:	d106      	bne.n	801f146 <ip4_reass+0x2c2>
 801f138:	4b15      	ldr	r3, [pc, #84]	; (801f190 <ip4_reass+0x30c>)
 801f13a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801f13e:	4917      	ldr	r1, [pc, #92]	; (801f19c <ip4_reass+0x318>)
 801f140:	4815      	ldr	r0, [pc, #84]	; (801f198 <ip4_reass+0x314>)
 801f142:	f00c fded 	bl	802bd20 <iprintf>
  if (ipr->p == NULL) {
 801f146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f148:	685b      	ldr	r3, [r3, #4]
 801f14a:	2b00      	cmp	r3, #0
 801f14c:	d113      	bne.n	801f176 <ip4_reass+0x2f2>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801f14e:	4b0f      	ldr	r3, [pc, #60]	; (801f18c <ip4_reass+0x308>)
 801f150:	681b      	ldr	r3, [r3, #0]
 801f152:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801f154:	429a      	cmp	r2, r3
 801f156:	d006      	beq.n	801f166 <ip4_reass+0x2e2>
 801f158:	4b0d      	ldr	r3, [pc, #52]	; (801f190 <ip4_reass+0x30c>)
 801f15a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801f15e:	4910      	ldr	r1, [pc, #64]	; (801f1a0 <ip4_reass+0x31c>)
 801f160:	480d      	ldr	r0, [pc, #52]	; (801f198 <ip4_reass+0x314>)
 801f162:	f00c fddd 	bl	802bd20 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801f166:	2100      	movs	r1, #0
 801f168:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801f16a:	f7ff fcf3 	bl	801eb54 <ip_reass_dequeue_datagram>
 801f16e:	e002      	b.n	801f176 <ip4_reass+0x2f2>
    goto nullreturn;
 801f170:	bf00      	nop
 801f172:	e000      	b.n	801f176 <ip4_reass+0x2f2>
    goto nullreturn;
 801f174:	bf00      	nop
  }

nullreturn:
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801f176:	6878      	ldr	r0, [r7, #4]
 801f178:	f001 fd7c 	bl	8020c74 <pbuf_free>
  return NULL;
 801f17c:	2300      	movs	r3, #0
}
 801f17e:	4618      	mov	r0, r3
 801f180:	3738      	adds	r7, #56	; 0x38
 801f182:	46bd      	mov	sp, r7
 801f184:	bd80      	pop	{r7, pc}
 801f186:	bf00      	nop
 801f188:	2001714c 	.word	0x2001714c
 801f18c:	20017148 	.word	0x20017148
 801f190:	0802f00c 	.word	0x0802f00c
 801f194:	0802f17c 	.word	0x0802f17c
 801f198:	0802f054 	.word	0x0802f054
 801f19c:	0802f198 	.word	0x0802f198
 801f1a0:	0802f1a4 	.word	0x0802f1a4

0801f1a4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801f1a4:	b580      	push	{r7, lr}
 801f1a6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801f1a8:	2005      	movs	r0, #5
 801f1aa:	f000 fe2f 	bl	801fe0c <memp_malloc>
 801f1ae:	4603      	mov	r3, r0
}
 801f1b0:	4618      	mov	r0, r3
 801f1b2:	bd80      	pop	{r7, pc}

0801f1b4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801f1b4:	b580      	push	{r7, lr}
 801f1b6:	b082      	sub	sp, #8
 801f1b8:	af00      	add	r7, sp, #0
 801f1ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801f1bc:	687b      	ldr	r3, [r7, #4]
 801f1be:	2b00      	cmp	r3, #0
 801f1c0:	d106      	bne.n	801f1d0 <ip_frag_free_pbuf_custom_ref+0x1c>
 801f1c2:	4b07      	ldr	r3, [pc, #28]	; (801f1e0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801f1c4:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801f1c8:	4906      	ldr	r1, [pc, #24]	; (801f1e4 <ip_frag_free_pbuf_custom_ref+0x30>)
 801f1ca:	4807      	ldr	r0, [pc, #28]	; (801f1e8 <ip_frag_free_pbuf_custom_ref+0x34>)
 801f1cc:	f00c fda8 	bl	802bd20 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801f1d0:	6879      	ldr	r1, [r7, #4]
 801f1d2:	2005      	movs	r0, #5
 801f1d4:	f000 fe6c 	bl	801feb0 <memp_free>
}
 801f1d8:	bf00      	nop
 801f1da:	3708      	adds	r7, #8
 801f1dc:	46bd      	mov	sp, r7
 801f1de:	bd80      	pop	{r7, pc}
 801f1e0:	0802f00c 	.word	0x0802f00c
 801f1e4:	0802f1c4 	.word	0x0802f1c4
 801f1e8:	0802f054 	.word	0x0802f054

0801f1ec <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801f1ec:	b580      	push	{r7, lr}
 801f1ee:	b084      	sub	sp, #16
 801f1f0:	af00      	add	r7, sp, #0
 801f1f2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801f1f4:	687b      	ldr	r3, [r7, #4]
 801f1f6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801f1f8:	68fb      	ldr	r3, [r7, #12]
 801f1fa:	2b00      	cmp	r3, #0
 801f1fc:	d106      	bne.n	801f20c <ipfrag_free_pbuf_custom+0x20>
 801f1fe:	4b11      	ldr	r3, [pc, #68]	; (801f244 <ipfrag_free_pbuf_custom+0x58>)
 801f200:	f240 22ce 	movw	r2, #718	; 0x2ce
 801f204:	4910      	ldr	r1, [pc, #64]	; (801f248 <ipfrag_free_pbuf_custom+0x5c>)
 801f206:	4811      	ldr	r0, [pc, #68]	; (801f24c <ipfrag_free_pbuf_custom+0x60>)
 801f208:	f00c fd8a 	bl	802bd20 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801f20c:	68fa      	ldr	r2, [r7, #12]
 801f20e:	687b      	ldr	r3, [r7, #4]
 801f210:	429a      	cmp	r2, r3
 801f212:	d006      	beq.n	801f222 <ipfrag_free_pbuf_custom+0x36>
 801f214:	4b0b      	ldr	r3, [pc, #44]	; (801f244 <ipfrag_free_pbuf_custom+0x58>)
 801f216:	f240 22cf 	movw	r2, #719	; 0x2cf
 801f21a:	490d      	ldr	r1, [pc, #52]	; (801f250 <ipfrag_free_pbuf_custom+0x64>)
 801f21c:	480b      	ldr	r0, [pc, #44]	; (801f24c <ipfrag_free_pbuf_custom+0x60>)
 801f21e:	f00c fd7f 	bl	802bd20 <iprintf>
  if (pcr->original != NULL) {
 801f222:	68fb      	ldr	r3, [r7, #12]
 801f224:	695b      	ldr	r3, [r3, #20]
 801f226:	2b00      	cmp	r3, #0
 801f228:	d004      	beq.n	801f234 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801f22a:	68fb      	ldr	r3, [r7, #12]
 801f22c:	695b      	ldr	r3, [r3, #20]
 801f22e:	4618      	mov	r0, r3
 801f230:	f001 fd20 	bl	8020c74 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801f234:	68f8      	ldr	r0, [r7, #12]
 801f236:	f7ff ffbd 	bl	801f1b4 <ip_frag_free_pbuf_custom_ref>
}
 801f23a:	bf00      	nop
 801f23c:	3710      	adds	r7, #16
 801f23e:	46bd      	mov	sp, r7
 801f240:	bd80      	pop	{r7, pc}
 801f242:	bf00      	nop
 801f244:	0802f00c 	.word	0x0802f00c
 801f248:	0802f1d0 	.word	0x0802f1d0
 801f24c:	0802f054 	.word	0x0802f054
 801f250:	0802f1dc 	.word	0x0802f1dc

0801f254 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801f254:	b580      	push	{r7, lr}
 801f256:	b094      	sub	sp, #80	; 0x50
 801f258:	af02      	add	r7, sp, #8
 801f25a:	60f8      	str	r0, [r7, #12]
 801f25c:	60b9      	str	r1, [r7, #8]
 801f25e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801f260:	2300      	movs	r3, #0
 801f262:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801f266:	68bb      	ldr	r3, [r7, #8]
 801f268:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801f26a:	3b14      	subs	r3, #20
 801f26c:	2b00      	cmp	r3, #0
 801f26e:	da00      	bge.n	801f272 <ip4_frag+0x1e>
 801f270:	3307      	adds	r3, #7
 801f272:	10db      	asrs	r3, r3, #3
 801f274:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801f276:	2314      	movs	r3, #20
 801f278:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801f27a:	68fb      	ldr	r3, [r7, #12]
 801f27c:	685b      	ldr	r3, [r3, #4]
 801f27e:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801f280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f282:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801f284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f286:	781b      	ldrb	r3, [r3, #0]
 801f288:	f003 030f 	and.w	r3, r3, #15
 801f28c:	b2db      	uxtb	r3, r3
 801f28e:	009b      	lsls	r3, r3, #2
 801f290:	b2db      	uxtb	r3, r3
 801f292:	2b14      	cmp	r3, #20
 801f294:	d002      	beq.n	801f29c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801f296:	f06f 0305 	mvn.w	r3, #5
 801f29a:	e10f      	b.n	801f4bc <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801f29c:	68fb      	ldr	r3, [r7, #12]
 801f29e:	895b      	ldrh	r3, [r3, #10]
 801f2a0:	2b13      	cmp	r3, #19
 801f2a2:	d809      	bhi.n	801f2b8 <ip4_frag+0x64>
 801f2a4:	4b87      	ldr	r3, [pc, #540]	; (801f4c4 <ip4_frag+0x270>)
 801f2a6:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801f2aa:	4987      	ldr	r1, [pc, #540]	; (801f4c8 <ip4_frag+0x274>)
 801f2ac:	4887      	ldr	r0, [pc, #540]	; (801f4cc <ip4_frag+0x278>)
 801f2ae:	f00c fd37 	bl	802bd20 <iprintf>
 801f2b2:	f06f 0305 	mvn.w	r3, #5
 801f2b6:	e101      	b.n	801f4bc <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801f2b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f2ba:	88db      	ldrh	r3, [r3, #6]
 801f2bc:	b29b      	uxth	r3, r3
 801f2be:	4618      	mov	r0, r3
 801f2c0:	f7fc fa82 	bl	801b7c8 <lwip_htons>
 801f2c4:	4603      	mov	r3, r0
 801f2c6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801f2c8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801f2ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f2ce:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801f2d2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801f2d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801f2d8:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801f2da:	68fb      	ldr	r3, [r7, #12]
 801f2dc:	891b      	ldrh	r3, [r3, #8]
 801f2de:	3b14      	subs	r3, #20
 801f2e0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801f2e4:	e0e0      	b.n	801f4a8 <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801f2e6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801f2e8:	00db      	lsls	r3, r3, #3
 801f2ea:	b29a      	uxth	r2, r3
 801f2ec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801f2f0:	4293      	cmp	r3, r2
 801f2f2:	bf28      	it	cs
 801f2f4:	4613      	movcs	r3, r2
 801f2f6:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801f2f8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801f2fc:	2114      	movs	r1, #20
 801f2fe:	200e      	movs	r0, #14
 801f300:	f001 f9a2 	bl	8020648 <pbuf_alloc>
 801f304:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801f306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f308:	2b00      	cmp	r3, #0
 801f30a:	f000 80d4 	beq.w	801f4b6 <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801f30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f310:	895b      	ldrh	r3, [r3, #10]
 801f312:	2b13      	cmp	r3, #19
 801f314:	d806      	bhi.n	801f324 <ip4_frag+0xd0>
 801f316:	4b6b      	ldr	r3, [pc, #428]	; (801f4c4 <ip4_frag+0x270>)
 801f318:	f240 3225 	movw	r2, #805	; 0x325
 801f31c:	496c      	ldr	r1, [pc, #432]	; (801f4d0 <ip4_frag+0x27c>)
 801f31e:	486b      	ldr	r0, [pc, #428]	; (801f4cc <ip4_frag+0x278>)
 801f320:	f00c fcfe 	bl	802bd20 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801f324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f326:	685b      	ldr	r3, [r3, #4]
 801f328:	2214      	movs	r2, #20
 801f32a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801f32c:	4618      	mov	r0, r3
 801f32e:	f00c fa6e 	bl	802b80e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801f332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f334:	685b      	ldr	r3, [r3, #4]
 801f336:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801f338:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801f33a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801f33e:	e064      	b.n	801f40a <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801f340:	68fb      	ldr	r3, [r7, #12]
 801f342:	895a      	ldrh	r2, [r3, #10]
 801f344:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801f346:	1ad3      	subs	r3, r2, r3
 801f348:	847b      	strh	r3, [r7, #34]	; 0x22
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801f34a:	68fb      	ldr	r3, [r7, #12]
 801f34c:	895b      	ldrh	r3, [r3, #10]
 801f34e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801f350:	429a      	cmp	r2, r3
 801f352:	d906      	bls.n	801f362 <ip4_frag+0x10e>
 801f354:	4b5b      	ldr	r3, [pc, #364]	; (801f4c4 <ip4_frag+0x270>)
 801f356:	f240 322d 	movw	r2, #813	; 0x32d
 801f35a:	495e      	ldr	r1, [pc, #376]	; (801f4d4 <ip4_frag+0x280>)
 801f35c:	485b      	ldr	r0, [pc, #364]	; (801f4cc <ip4_frag+0x278>)
 801f35e:	f00c fcdf 	bl	802bd20 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801f362:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801f364:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801f368:	4293      	cmp	r3, r2
 801f36a:	bf28      	it	cs
 801f36c:	4613      	movcs	r3, r2
 801f36e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801f372:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801f376:	2b00      	cmp	r3, #0
 801f378:	d105      	bne.n	801f386 <ip4_frag+0x132>
        poff = 0;
 801f37a:	2300      	movs	r3, #0
 801f37c:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801f37e:	68fb      	ldr	r3, [r7, #12]
 801f380:	681b      	ldr	r3, [r3, #0]
 801f382:	60fb      	str	r3, [r7, #12]
        continue;
 801f384:	e041      	b.n	801f40a <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801f386:	f7ff ff0d 	bl	801f1a4 <ip_frag_alloc_pbuf_custom_ref>
 801f38a:	61f8      	str	r0, [r7, #28]
      if (pcr == NULL) {
 801f38c:	69fb      	ldr	r3, [r7, #28]
 801f38e:	2b00      	cmp	r3, #0
 801f390:	d103      	bne.n	801f39a <ip4_frag+0x146>
        pbuf_free(rambuf);
 801f392:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801f394:	f001 fc6e 	bl	8020c74 <pbuf_free>
        goto memerr;
 801f398:	e08e      	b.n	801f4b8 <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801f39a:	69f8      	ldr	r0, [r7, #28]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801f39c:	68fb      	ldr	r3, [r7, #12]
 801f39e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801f3a0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801f3a2:	4413      	add	r3, r2
 801f3a4:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801f3a8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801f3ac:	9201      	str	r2, [sp, #4]
 801f3ae:	9300      	str	r3, [sp, #0]
 801f3b0:	4603      	mov	r3, r0
 801f3b2:	2241      	movs	r2, #65	; 0x41
 801f3b4:	2000      	movs	r0, #0
 801f3b6:	f001 fa6f 	bl	8020898 <pbuf_alloced_custom>
 801f3ba:	61b8      	str	r0, [r7, #24]
      if (newpbuf == NULL) {
 801f3bc:	69bb      	ldr	r3, [r7, #24]
 801f3be:	2b00      	cmp	r3, #0
 801f3c0:	d106      	bne.n	801f3d0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801f3c2:	69f8      	ldr	r0, [r7, #28]
 801f3c4:	f7ff fef6 	bl	801f1b4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801f3c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801f3ca:	f001 fc53 	bl	8020c74 <pbuf_free>
        goto memerr;
 801f3ce:	e073      	b.n	801f4b8 <ip4_frag+0x264>
      }
      pbuf_ref(p);
 801f3d0:	68f8      	ldr	r0, [r7, #12]
 801f3d2:	f001 fcf5 	bl	8020dc0 <pbuf_ref>
      pcr->original = p;
 801f3d6:	69fb      	ldr	r3, [r7, #28]
 801f3d8:	68fa      	ldr	r2, [r7, #12]
 801f3da:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801f3dc:	69fb      	ldr	r3, [r7, #28]
 801f3de:	4a3e      	ldr	r2, [pc, #248]	; (801f4d8 <ip4_frag+0x284>)
 801f3e0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801f3e2:	69b9      	ldr	r1, [r7, #24]
 801f3e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801f3e6:	f001 fd13 	bl	8020e10 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801f3ea:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801f3ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801f3f2:	1ad3      	subs	r3, r2, r3
 801f3f4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801f3f8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801f3fc:	2b00      	cmp	r3, #0
 801f3fe:	d004      	beq.n	801f40a <ip4_frag+0x1b6>
        poff = 0;
 801f400:	2300      	movs	r3, #0
 801f402:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801f404:	68fb      	ldr	r3, [r7, #12]
 801f406:	681b      	ldr	r3, [r3, #0]
 801f408:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801f40a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801f40e:	2b00      	cmp	r3, #0
 801f410:	d196      	bne.n	801f340 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801f412:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801f414:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801f418:	4413      	add	r3, r2
 801f41a:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801f41c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801f420:	68bb      	ldr	r3, [r7, #8]
 801f422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801f424:	3b14      	subs	r3, #20
 801f426:	429a      	cmp	r2, r3
 801f428:	bfd4      	ite	le
 801f42a:	2301      	movle	r3, #1
 801f42c:	2300      	movgt	r3, #0
 801f42e:	b2db      	uxtb	r3, r3
 801f430:	617b      	str	r3, [r7, #20]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801f432:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801f436:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801f43a:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801f43c:	697b      	ldr	r3, [r7, #20]
 801f43e:	2b00      	cmp	r3, #0
 801f440:	d002      	beq.n	801f448 <ip4_frag+0x1f4>
 801f442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f444:	2b00      	cmp	r3, #0
 801f446:	d003      	beq.n	801f450 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801f448:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801f44a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801f44e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801f450:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801f452:	4618      	mov	r0, r3
 801f454:	f7fc f9b8 	bl	801b7c8 <lwip_htons>
 801f458:	4603      	mov	r3, r0
 801f45a:	461a      	mov	r2, r3
 801f45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f45e:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801f460:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801f462:	3314      	adds	r3, #20
 801f464:	b29b      	uxth	r3, r3
 801f466:	4618      	mov	r0, r3
 801f468:	f7fc f9ae 	bl	801b7c8 <lwip_htons>
 801f46c:	4603      	mov	r3, r0
 801f46e:	461a      	mov	r2, r3
 801f470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f472:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801f474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f476:	2200      	movs	r2, #0
 801f478:	729a      	strb	r2, [r3, #10]
 801f47a:	2200      	movs	r2, #0
 801f47c:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801f47e:	68bb      	ldr	r3, [r7, #8]
 801f480:	695b      	ldr	r3, [r3, #20]
 801f482:	687a      	ldr	r2, [r7, #4]
 801f484:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801f486:	68b8      	ldr	r0, [r7, #8]
 801f488:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801f48a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801f48c:	f001 fbf2 	bl	8020c74 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801f490:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801f494:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801f496:	1ad3      	subs	r3, r2, r3
 801f498:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801f49c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801f4a0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801f4a2:	4413      	add	r3, r2
 801f4a4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801f4a8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801f4ac:	2b00      	cmp	r3, #0
 801f4ae:	f47f af1a 	bne.w	801f2e6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801f4b2:	2300      	movs	r3, #0
 801f4b4:	e002      	b.n	801f4bc <ip4_frag+0x268>
      goto memerr;
 801f4b6:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801f4b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801f4bc:	4618      	mov	r0, r3
 801f4be:	3748      	adds	r7, #72	; 0x48
 801f4c0:	46bd      	mov	sp, r7
 801f4c2:	bd80      	pop	{r7, pc}
 801f4c4:	0802f00c 	.word	0x0802f00c
 801f4c8:	0802f1e8 	.word	0x0802f1e8
 801f4cc:	0802f054 	.word	0x0802f054
 801f4d0:	0802f204 	.word	0x0802f204
 801f4d4:	0802f224 	.word	0x0802f224
 801f4d8:	0801f1ed 	.word	0x0801f1ed

0801f4dc <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 801f4dc:	b480      	push	{r7}
 801f4de:	b083      	sub	sp, #12
 801f4e0:	af00      	add	r7, sp, #0
 801f4e2:	4603      	mov	r3, r0
 801f4e4:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 801f4e6:	4b05      	ldr	r3, [pc, #20]	; (801f4fc <ptr_to_mem+0x20>)
 801f4e8:	681a      	ldr	r2, [r3, #0]
 801f4ea:	88fb      	ldrh	r3, [r7, #6]
 801f4ec:	4413      	add	r3, r2
}
 801f4ee:	4618      	mov	r0, r3
 801f4f0:	370c      	adds	r7, #12
 801f4f2:	46bd      	mov	sp, r7
 801f4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f4f8:	4770      	bx	lr
 801f4fa:	bf00      	nop
 801f4fc:	20017150 	.word	0x20017150

0801f500 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 801f500:	b480      	push	{r7}
 801f502:	b083      	sub	sp, #12
 801f504:	af00      	add	r7, sp, #0
 801f506:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 801f508:	687b      	ldr	r3, [r7, #4]
 801f50a:	4a05      	ldr	r2, [pc, #20]	; (801f520 <mem_to_ptr+0x20>)
 801f50c:	6812      	ldr	r2, [r2, #0]
 801f50e:	1a9b      	subs	r3, r3, r2
 801f510:	b29b      	uxth	r3, r3
}
 801f512:	4618      	mov	r0, r3
 801f514:	370c      	adds	r7, #12
 801f516:	46bd      	mov	sp, r7
 801f518:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f51c:	4770      	bx	lr
 801f51e:	bf00      	nop
 801f520:	20017150 	.word	0x20017150

0801f524 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 801f524:	b590      	push	{r4, r7, lr}
 801f526:	b085      	sub	sp, #20
 801f528:	af00      	add	r7, sp, #0
 801f52a:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801f52c:	4b45      	ldr	r3, [pc, #276]	; (801f644 <plug_holes+0x120>)
 801f52e:	681b      	ldr	r3, [r3, #0]
 801f530:	687a      	ldr	r2, [r7, #4]
 801f532:	429a      	cmp	r2, r3
 801f534:	d206      	bcs.n	801f544 <plug_holes+0x20>
 801f536:	4b44      	ldr	r3, [pc, #272]	; (801f648 <plug_holes+0x124>)
 801f538:	f240 12df 	movw	r2, #479	; 0x1df
 801f53c:	4943      	ldr	r1, [pc, #268]	; (801f64c <plug_holes+0x128>)
 801f53e:	4844      	ldr	r0, [pc, #272]	; (801f650 <plug_holes+0x12c>)
 801f540:	f00c fbee 	bl	802bd20 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801f544:	4b43      	ldr	r3, [pc, #268]	; (801f654 <plug_holes+0x130>)
 801f546:	681b      	ldr	r3, [r3, #0]
 801f548:	687a      	ldr	r2, [r7, #4]
 801f54a:	429a      	cmp	r2, r3
 801f54c:	d306      	bcc.n	801f55c <plug_holes+0x38>
 801f54e:	4b3e      	ldr	r3, [pc, #248]	; (801f648 <plug_holes+0x124>)
 801f550:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801f554:	4940      	ldr	r1, [pc, #256]	; (801f658 <plug_holes+0x134>)
 801f556:	483e      	ldr	r0, [pc, #248]	; (801f650 <plug_holes+0x12c>)
 801f558:	f00c fbe2 	bl	802bd20 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801f55c:	687b      	ldr	r3, [r7, #4]
 801f55e:	791b      	ldrb	r3, [r3, #4]
 801f560:	2b00      	cmp	r3, #0
 801f562:	d006      	beq.n	801f572 <plug_holes+0x4e>
 801f564:	4b38      	ldr	r3, [pc, #224]	; (801f648 <plug_holes+0x124>)
 801f566:	f240 12e1 	movw	r2, #481	; 0x1e1
 801f56a:	493c      	ldr	r1, [pc, #240]	; (801f65c <plug_holes+0x138>)
 801f56c:	4838      	ldr	r0, [pc, #224]	; (801f650 <plug_holes+0x12c>)
 801f56e:	f00c fbd7 	bl	802bd20 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801f572:	687b      	ldr	r3, [r7, #4]
 801f574:	881b      	ldrh	r3, [r3, #0]
 801f576:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801f57a:	d906      	bls.n	801f58a <plug_holes+0x66>
 801f57c:	4b32      	ldr	r3, [pc, #200]	; (801f648 <plug_holes+0x124>)
 801f57e:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 801f582:	4937      	ldr	r1, [pc, #220]	; (801f660 <plug_holes+0x13c>)
 801f584:	4832      	ldr	r0, [pc, #200]	; (801f650 <plug_holes+0x12c>)
 801f586:	f00c fbcb 	bl	802bd20 <iprintf>

  nmem = ptr_to_mem(mem->next);
 801f58a:	687b      	ldr	r3, [r7, #4]
 801f58c:	881b      	ldrh	r3, [r3, #0]
 801f58e:	4618      	mov	r0, r3
 801f590:	f7ff ffa4 	bl	801f4dc <ptr_to_mem>
 801f594:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801f596:	687a      	ldr	r2, [r7, #4]
 801f598:	68fb      	ldr	r3, [r7, #12]
 801f59a:	429a      	cmp	r2, r3
 801f59c:	d024      	beq.n	801f5e8 <plug_holes+0xc4>
 801f59e:	68fb      	ldr	r3, [r7, #12]
 801f5a0:	791b      	ldrb	r3, [r3, #4]
 801f5a2:	2b00      	cmp	r3, #0
 801f5a4:	d120      	bne.n	801f5e8 <plug_holes+0xc4>
 801f5a6:	4b2b      	ldr	r3, [pc, #172]	; (801f654 <plug_holes+0x130>)
 801f5a8:	681b      	ldr	r3, [r3, #0]
 801f5aa:	68fa      	ldr	r2, [r7, #12]
 801f5ac:	429a      	cmp	r2, r3
 801f5ae:	d01b      	beq.n	801f5e8 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801f5b0:	4b2c      	ldr	r3, [pc, #176]	; (801f664 <plug_holes+0x140>)
 801f5b2:	681a      	ldr	r2, [r3, #0]
 801f5b4:	68fb      	ldr	r3, [r7, #12]
 801f5b6:	429a      	cmp	r2, r3
 801f5b8:	d102      	bne.n	801f5c0 <plug_holes+0x9c>
      lfree = mem;
 801f5ba:	4a2a      	ldr	r2, [pc, #168]	; (801f664 <plug_holes+0x140>)
 801f5bc:	687b      	ldr	r3, [r7, #4]
 801f5be:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801f5c0:	68fb      	ldr	r3, [r7, #12]
 801f5c2:	881a      	ldrh	r2, [r3, #0]
 801f5c4:	687b      	ldr	r3, [r7, #4]
 801f5c6:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801f5c8:	68fb      	ldr	r3, [r7, #12]
 801f5ca:	881b      	ldrh	r3, [r3, #0]
 801f5cc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801f5d0:	d00a      	beq.n	801f5e8 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801f5d2:	68fb      	ldr	r3, [r7, #12]
 801f5d4:	881b      	ldrh	r3, [r3, #0]
 801f5d6:	4618      	mov	r0, r3
 801f5d8:	f7ff ff80 	bl	801f4dc <ptr_to_mem>
 801f5dc:	4604      	mov	r4, r0
 801f5de:	6878      	ldr	r0, [r7, #4]
 801f5e0:	f7ff ff8e 	bl	801f500 <mem_to_ptr>
 801f5e4:	4603      	mov	r3, r0
 801f5e6:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 801f5e8:	687b      	ldr	r3, [r7, #4]
 801f5ea:	885b      	ldrh	r3, [r3, #2]
 801f5ec:	4618      	mov	r0, r3
 801f5ee:	f7ff ff75 	bl	801f4dc <ptr_to_mem>
 801f5f2:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 801f5f4:	68ba      	ldr	r2, [r7, #8]
 801f5f6:	687b      	ldr	r3, [r7, #4]
 801f5f8:	429a      	cmp	r2, r3
 801f5fa:	d01f      	beq.n	801f63c <plug_holes+0x118>
 801f5fc:	68bb      	ldr	r3, [r7, #8]
 801f5fe:	791b      	ldrb	r3, [r3, #4]
 801f600:	2b00      	cmp	r3, #0
 801f602:	d11b      	bne.n	801f63c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 801f604:	4b17      	ldr	r3, [pc, #92]	; (801f664 <plug_holes+0x140>)
 801f606:	681a      	ldr	r2, [r3, #0]
 801f608:	687b      	ldr	r3, [r7, #4]
 801f60a:	429a      	cmp	r2, r3
 801f60c:	d102      	bne.n	801f614 <plug_holes+0xf0>
      lfree = pmem;
 801f60e:	4a15      	ldr	r2, [pc, #84]	; (801f664 <plug_holes+0x140>)
 801f610:	68bb      	ldr	r3, [r7, #8]
 801f612:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 801f614:	687b      	ldr	r3, [r7, #4]
 801f616:	881a      	ldrh	r2, [r3, #0]
 801f618:	68bb      	ldr	r3, [r7, #8]
 801f61a:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 801f61c:	687b      	ldr	r3, [r7, #4]
 801f61e:	881b      	ldrh	r3, [r3, #0]
 801f620:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801f624:	d00a      	beq.n	801f63c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801f626:	687b      	ldr	r3, [r7, #4]
 801f628:	881b      	ldrh	r3, [r3, #0]
 801f62a:	4618      	mov	r0, r3
 801f62c:	f7ff ff56 	bl	801f4dc <ptr_to_mem>
 801f630:	4604      	mov	r4, r0
 801f632:	68b8      	ldr	r0, [r7, #8]
 801f634:	f7ff ff64 	bl	801f500 <mem_to_ptr>
 801f638:	4603      	mov	r3, r0
 801f63a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801f63c:	bf00      	nop
 801f63e:	3714      	adds	r7, #20
 801f640:	46bd      	mov	sp, r7
 801f642:	bd90      	pop	{r4, r7, pc}
 801f644:	20017150 	.word	0x20017150
 801f648:	0802f234 	.word	0x0802f234
 801f64c:	0802f264 	.word	0x0802f264
 801f650:	0802f27c 	.word	0x0802f27c
 801f654:	20017154 	.word	0x20017154
 801f658:	0802f2a4 	.word	0x0802f2a4
 801f65c:	0802f2c0 	.word	0x0802f2c0
 801f660:	0802f2dc 	.word	0x0802f2dc
 801f664:	2001715c 	.word	0x2001715c

0801f668 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 801f668:	b580      	push	{r7, lr}
 801f66a:	b082      	sub	sp, #8
 801f66c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801f66e:	4b1f      	ldr	r3, [pc, #124]	; (801f6ec <mem_init+0x84>)
 801f670:	3303      	adds	r3, #3
 801f672:	f023 0303 	bic.w	r3, r3, #3
 801f676:	461a      	mov	r2, r3
 801f678:	4b1d      	ldr	r3, [pc, #116]	; (801f6f0 <mem_init+0x88>)
 801f67a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801f67c:	4b1c      	ldr	r3, [pc, #112]	; (801f6f0 <mem_init+0x88>)
 801f67e:	681b      	ldr	r3, [r3, #0]
 801f680:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801f682:	687b      	ldr	r3, [r7, #4]
 801f684:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 801f688:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801f68a:	687b      	ldr	r3, [r7, #4]
 801f68c:	2200      	movs	r2, #0
 801f68e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 801f690:	687b      	ldr	r3, [r7, #4]
 801f692:	2200      	movs	r2, #0
 801f694:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801f696:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 801f69a:	f7ff ff1f 	bl	801f4dc <ptr_to_mem>
 801f69e:	4602      	mov	r2, r0
 801f6a0:	4b14      	ldr	r3, [pc, #80]	; (801f6f4 <mem_init+0x8c>)
 801f6a2:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 801f6a4:	4b13      	ldr	r3, [pc, #76]	; (801f6f4 <mem_init+0x8c>)
 801f6a6:	681b      	ldr	r3, [r3, #0]
 801f6a8:	2201      	movs	r2, #1
 801f6aa:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 801f6ac:	4b11      	ldr	r3, [pc, #68]	; (801f6f4 <mem_init+0x8c>)
 801f6ae:	681b      	ldr	r3, [r3, #0]
 801f6b0:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 801f6b4:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801f6b6:	4b0f      	ldr	r3, [pc, #60]	; (801f6f4 <mem_init+0x8c>)
 801f6b8:	681b      	ldr	r3, [r3, #0]
 801f6ba:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 801f6be:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 801f6c0:	4b0b      	ldr	r3, [pc, #44]	; (801f6f0 <mem_init+0x88>)
 801f6c2:	681b      	ldr	r3, [r3, #0]
 801f6c4:	4a0c      	ldr	r2, [pc, #48]	; (801f6f8 <mem_init+0x90>)
 801f6c6:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801f6c8:	480c      	ldr	r0, [pc, #48]	; (801f6fc <mem_init+0x94>)
 801f6ca:	f008 ffe3 	bl	8028694 <sys_mutex_new>
 801f6ce:	4603      	mov	r3, r0
 801f6d0:	2b00      	cmp	r3, #0
 801f6d2:	d006      	beq.n	801f6e2 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801f6d4:	4b0a      	ldr	r3, [pc, #40]	; (801f700 <mem_init+0x98>)
 801f6d6:	f240 221f 	movw	r2, #543	; 0x21f
 801f6da:	490a      	ldr	r1, [pc, #40]	; (801f704 <mem_init+0x9c>)
 801f6dc:	480a      	ldr	r0, [pc, #40]	; (801f708 <mem_init+0xa0>)
 801f6de:	f00c fb1f 	bl	802bd20 <iprintf>
  }
}
 801f6e2:	bf00      	nop
 801f6e4:	3708      	adds	r7, #8
 801f6e6:	46bd      	mov	sp, r7
 801f6e8:	bd80      	pop	{r7, pc}
 801f6ea:	bf00      	nop
 801f6ec:	200174b0 	.word	0x200174b0
 801f6f0:	20017150 	.word	0x20017150
 801f6f4:	20017154 	.word	0x20017154
 801f6f8:	2001715c 	.word	0x2001715c
 801f6fc:	20017158 	.word	0x20017158
 801f700:	0802f234 	.word	0x0802f234
 801f704:	0802f308 	.word	0x0802f308
 801f708:	0802f27c 	.word	0x0802f27c

0801f70c <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 801f70c:	b580      	push	{r7, lr}
 801f70e:	b086      	sub	sp, #24
 801f710:	af00      	add	r7, sp, #0
 801f712:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 801f714:	6878      	ldr	r0, [r7, #4]
 801f716:	f7ff fef3 	bl	801f500 <mem_to_ptr>
 801f71a:	4603      	mov	r3, r0
 801f71c:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 801f71e:	687b      	ldr	r3, [r7, #4]
 801f720:	881b      	ldrh	r3, [r3, #0]
 801f722:	4618      	mov	r0, r3
 801f724:	f7ff feda 	bl	801f4dc <ptr_to_mem>
 801f728:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801f72a:	687b      	ldr	r3, [r7, #4]
 801f72c:	885b      	ldrh	r3, [r3, #2]
 801f72e:	4618      	mov	r0, r3
 801f730:	f7ff fed4 	bl	801f4dc <ptr_to_mem>
 801f734:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801f736:	687b      	ldr	r3, [r7, #4]
 801f738:	881b      	ldrh	r3, [r3, #0]
 801f73a:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801f73e:	d818      	bhi.n	801f772 <mem_link_valid+0x66>
 801f740:	687b      	ldr	r3, [r7, #4]
 801f742:	885b      	ldrh	r3, [r3, #2]
 801f744:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801f748:	d813      	bhi.n	801f772 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801f74a:	687b      	ldr	r3, [r7, #4]
 801f74c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801f74e:	8afa      	ldrh	r2, [r7, #22]
 801f750:	429a      	cmp	r2, r3
 801f752:	d004      	beq.n	801f75e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801f754:	68fb      	ldr	r3, [r7, #12]
 801f756:	881b      	ldrh	r3, [r3, #0]
 801f758:	8afa      	ldrh	r2, [r7, #22]
 801f75a:	429a      	cmp	r2, r3
 801f75c:	d109      	bne.n	801f772 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801f75e:	4b08      	ldr	r3, [pc, #32]	; (801f780 <mem_link_valid+0x74>)
 801f760:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801f762:	693a      	ldr	r2, [r7, #16]
 801f764:	429a      	cmp	r2, r3
 801f766:	d006      	beq.n	801f776 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801f768:	693b      	ldr	r3, [r7, #16]
 801f76a:	885b      	ldrh	r3, [r3, #2]
 801f76c:	8afa      	ldrh	r2, [r7, #22]
 801f76e:	429a      	cmp	r2, r3
 801f770:	d001      	beq.n	801f776 <mem_link_valid+0x6a>
    return 0;
 801f772:	2300      	movs	r3, #0
 801f774:	e000      	b.n	801f778 <mem_link_valid+0x6c>
  }
  return 1;
 801f776:	2301      	movs	r3, #1
}
 801f778:	4618      	mov	r0, r3
 801f77a:	3718      	adds	r7, #24
 801f77c:	46bd      	mov	sp, r7
 801f77e:	bd80      	pop	{r7, pc}
 801f780:	20017154 	.word	0x20017154

0801f784 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801f784:	b580      	push	{r7, lr}
 801f786:	b088      	sub	sp, #32
 801f788:	af00      	add	r7, sp, #0
 801f78a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801f78c:	687b      	ldr	r3, [r7, #4]
 801f78e:	2b00      	cmp	r3, #0
 801f790:	d070      	beq.n	801f874 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801f792:	687b      	ldr	r3, [r7, #4]
 801f794:	f003 0303 	and.w	r3, r3, #3
 801f798:	2b00      	cmp	r3, #0
 801f79a:	d00d      	beq.n	801f7b8 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801f79c:	4b37      	ldr	r3, [pc, #220]	; (801f87c <mem_free+0xf8>)
 801f79e:	f240 2273 	movw	r2, #627	; 0x273
 801f7a2:	4937      	ldr	r1, [pc, #220]	; (801f880 <mem_free+0xfc>)
 801f7a4:	4837      	ldr	r0, [pc, #220]	; (801f884 <mem_free+0x100>)
 801f7a6:	f00c fabb 	bl	802bd20 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801f7aa:	f008 ffd1 	bl	8028750 <sys_arch_protect>
 801f7ae:	61f8      	str	r0, [r7, #28]
 801f7b0:	69f8      	ldr	r0, [r7, #28]
 801f7b2:	f008 ffdb 	bl	802876c <sys_arch_unprotect>
    return;
 801f7b6:	e05e      	b.n	801f876 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801f7b8:	687b      	ldr	r3, [r7, #4]
 801f7ba:	3b08      	subs	r3, #8
 801f7bc:	61bb      	str	r3, [r7, #24]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801f7be:	4b32      	ldr	r3, [pc, #200]	; (801f888 <mem_free+0x104>)
 801f7c0:	681b      	ldr	r3, [r3, #0]
 801f7c2:	69ba      	ldr	r2, [r7, #24]
 801f7c4:	429a      	cmp	r2, r3
 801f7c6:	d306      	bcc.n	801f7d6 <mem_free+0x52>
 801f7c8:	687b      	ldr	r3, [r7, #4]
 801f7ca:	f103 020c 	add.w	r2, r3, #12
 801f7ce:	4b2f      	ldr	r3, [pc, #188]	; (801f88c <mem_free+0x108>)
 801f7d0:	681b      	ldr	r3, [r3, #0]
 801f7d2:	429a      	cmp	r2, r3
 801f7d4:	d90d      	bls.n	801f7f2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801f7d6:	4b29      	ldr	r3, [pc, #164]	; (801f87c <mem_free+0xf8>)
 801f7d8:	f240 227f 	movw	r2, #639	; 0x27f
 801f7dc:	492c      	ldr	r1, [pc, #176]	; (801f890 <mem_free+0x10c>)
 801f7de:	4829      	ldr	r0, [pc, #164]	; (801f884 <mem_free+0x100>)
 801f7e0:	f00c fa9e 	bl	802bd20 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801f7e4:	f008 ffb4 	bl	8028750 <sys_arch_protect>
 801f7e8:	60f8      	str	r0, [r7, #12]
 801f7ea:	68f8      	ldr	r0, [r7, #12]
 801f7ec:	f008 ffbe 	bl	802876c <sys_arch_unprotect>
    return;
 801f7f0:	e041      	b.n	801f876 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801f7f2:	4828      	ldr	r0, [pc, #160]	; (801f894 <mem_free+0x110>)
 801f7f4:	f008 ff6a 	bl	80286cc <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 801f7f8:	69bb      	ldr	r3, [r7, #24]
 801f7fa:	791b      	ldrb	r3, [r3, #4]
 801f7fc:	2b00      	cmp	r3, #0
 801f7fe:	d110      	bne.n	801f822 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 801f800:	4b1e      	ldr	r3, [pc, #120]	; (801f87c <mem_free+0xf8>)
 801f802:	f44f 7223 	mov.w	r2, #652	; 0x28c
 801f806:	4924      	ldr	r1, [pc, #144]	; (801f898 <mem_free+0x114>)
 801f808:	481e      	ldr	r0, [pc, #120]	; (801f884 <mem_free+0x100>)
 801f80a:	f00c fa89 	bl	802bd20 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801f80e:	4821      	ldr	r0, [pc, #132]	; (801f894 <mem_free+0x110>)
 801f810:	f008 ff6b 	bl	80286ea <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801f814:	f008 ff9c 	bl	8028750 <sys_arch_protect>
 801f818:	6178      	str	r0, [r7, #20]
 801f81a:	6978      	ldr	r0, [r7, #20]
 801f81c:	f008 ffa6 	bl	802876c <sys_arch_unprotect>
    return;
 801f820:	e029      	b.n	801f876 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 801f822:	69b8      	ldr	r0, [r7, #24]
 801f824:	f7ff ff72 	bl	801f70c <mem_link_valid>
 801f828:	4603      	mov	r3, r0
 801f82a:	2b00      	cmp	r3, #0
 801f82c:	d110      	bne.n	801f850 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 801f82e:	4b13      	ldr	r3, [pc, #76]	; (801f87c <mem_free+0xf8>)
 801f830:	f240 2295 	movw	r2, #661	; 0x295
 801f834:	4919      	ldr	r1, [pc, #100]	; (801f89c <mem_free+0x118>)
 801f836:	4813      	ldr	r0, [pc, #76]	; (801f884 <mem_free+0x100>)
 801f838:	f00c fa72 	bl	802bd20 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 801f83c:	4815      	ldr	r0, [pc, #84]	; (801f894 <mem_free+0x110>)
 801f83e:	f008 ff54 	bl	80286ea <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801f842:	f008 ff85 	bl	8028750 <sys_arch_protect>
 801f846:	6138      	str	r0, [r7, #16]
 801f848:	6938      	ldr	r0, [r7, #16]
 801f84a:	f008 ff8f 	bl	802876c <sys_arch_unprotect>
    return;
 801f84e:	e012      	b.n	801f876 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 801f850:	69bb      	ldr	r3, [r7, #24]
 801f852:	2200      	movs	r2, #0
 801f854:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801f856:	4b12      	ldr	r3, [pc, #72]	; (801f8a0 <mem_free+0x11c>)
 801f858:	681b      	ldr	r3, [r3, #0]
 801f85a:	69ba      	ldr	r2, [r7, #24]
 801f85c:	429a      	cmp	r2, r3
 801f85e:	d202      	bcs.n	801f866 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 801f860:	4a0f      	ldr	r2, [pc, #60]	; (801f8a0 <mem_free+0x11c>)
 801f862:	69bb      	ldr	r3, [r7, #24]
 801f864:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801f866:	69b8      	ldr	r0, [r7, #24]
 801f868:	f7ff fe5c 	bl	801f524 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801f86c:	4809      	ldr	r0, [pc, #36]	; (801f894 <mem_free+0x110>)
 801f86e:	f008 ff3c 	bl	80286ea <sys_mutex_unlock>
 801f872:	e000      	b.n	801f876 <mem_free+0xf2>
    return;
 801f874:	bf00      	nop
}
 801f876:	3720      	adds	r7, #32
 801f878:	46bd      	mov	sp, r7
 801f87a:	bd80      	pop	{r7, pc}
 801f87c:	0802f234 	.word	0x0802f234
 801f880:	0802f324 	.word	0x0802f324
 801f884:	0802f27c 	.word	0x0802f27c
 801f888:	20017150 	.word	0x20017150
 801f88c:	20017154 	.word	0x20017154
 801f890:	0802f348 	.word	0x0802f348
 801f894:	20017158 	.word	0x20017158
 801f898:	0802f364 	.word	0x0802f364
 801f89c:	0802f38c 	.word	0x0802f38c
 801f8a0:	2001715c 	.word	0x2001715c

0801f8a4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801f8a4:	b580      	push	{r7, lr}
 801f8a6:	b088      	sub	sp, #32
 801f8a8:	af00      	add	r7, sp, #0
 801f8aa:	6078      	str	r0, [r7, #4]
 801f8ac:	460b      	mov	r3, r1
 801f8ae:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 801f8b0:	887b      	ldrh	r3, [r7, #2]
 801f8b2:	3303      	adds	r3, #3
 801f8b4:	b29b      	uxth	r3, r3
 801f8b6:	f023 0303 	bic.w	r3, r3, #3
 801f8ba:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 801f8bc:	8bfb      	ldrh	r3, [r7, #30]
 801f8be:	2b0b      	cmp	r3, #11
 801f8c0:	d801      	bhi.n	801f8c6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801f8c2:	230c      	movs	r3, #12
 801f8c4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801f8c6:	8bfb      	ldrh	r3, [r7, #30]
 801f8c8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801f8cc:	d803      	bhi.n	801f8d6 <mem_trim+0x32>
 801f8ce:	8bfa      	ldrh	r2, [r7, #30]
 801f8d0:	887b      	ldrh	r3, [r7, #2]
 801f8d2:	429a      	cmp	r2, r3
 801f8d4:	d201      	bcs.n	801f8da <mem_trim+0x36>
    return NULL;
 801f8d6:	2300      	movs	r3, #0
 801f8d8:	e0d8      	b.n	801fa8c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801f8da:	4b6e      	ldr	r3, [pc, #440]	; (801fa94 <mem_trim+0x1f0>)
 801f8dc:	681b      	ldr	r3, [r3, #0]
 801f8de:	687a      	ldr	r2, [r7, #4]
 801f8e0:	429a      	cmp	r2, r3
 801f8e2:	d304      	bcc.n	801f8ee <mem_trim+0x4a>
 801f8e4:	4b6c      	ldr	r3, [pc, #432]	; (801fa98 <mem_trim+0x1f4>)
 801f8e6:	681b      	ldr	r3, [r3, #0]
 801f8e8:	687a      	ldr	r2, [r7, #4]
 801f8ea:	429a      	cmp	r2, r3
 801f8ec:	d306      	bcc.n	801f8fc <mem_trim+0x58>
 801f8ee:	4b6b      	ldr	r3, [pc, #428]	; (801fa9c <mem_trim+0x1f8>)
 801f8f0:	f240 22d2 	movw	r2, #722	; 0x2d2
 801f8f4:	496a      	ldr	r1, [pc, #424]	; (801faa0 <mem_trim+0x1fc>)
 801f8f6:	486b      	ldr	r0, [pc, #428]	; (801faa4 <mem_trim+0x200>)
 801f8f8:	f00c fa12 	bl	802bd20 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801f8fc:	4b65      	ldr	r3, [pc, #404]	; (801fa94 <mem_trim+0x1f0>)
 801f8fe:	681b      	ldr	r3, [r3, #0]
 801f900:	687a      	ldr	r2, [r7, #4]
 801f902:	429a      	cmp	r2, r3
 801f904:	d304      	bcc.n	801f910 <mem_trim+0x6c>
 801f906:	4b64      	ldr	r3, [pc, #400]	; (801fa98 <mem_trim+0x1f4>)
 801f908:	681b      	ldr	r3, [r3, #0]
 801f90a:	687a      	ldr	r2, [r7, #4]
 801f90c:	429a      	cmp	r2, r3
 801f90e:	d307      	bcc.n	801f920 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801f910:	f008 ff1e 	bl	8028750 <sys_arch_protect>
 801f914:	60b8      	str	r0, [r7, #8]
 801f916:	68b8      	ldr	r0, [r7, #8]
 801f918:	f008 ff28 	bl	802876c <sys_arch_unprotect>
    return rmem;
 801f91c:	687b      	ldr	r3, [r7, #4]
 801f91e:	e0b5      	b.n	801fa8c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801f920:	687b      	ldr	r3, [r7, #4]
 801f922:	3b08      	subs	r3, #8
 801f924:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 801f926:	69b8      	ldr	r0, [r7, #24]
 801f928:	f7ff fdea 	bl	801f500 <mem_to_ptr>
 801f92c:	4603      	mov	r3, r0
 801f92e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 801f930:	69bb      	ldr	r3, [r7, #24]
 801f932:	881a      	ldrh	r2, [r3, #0]
 801f934:	8afb      	ldrh	r3, [r7, #22]
 801f936:	1ad3      	subs	r3, r2, r3
 801f938:	b29b      	uxth	r3, r3
 801f93a:	3b08      	subs	r3, #8
 801f93c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801f93e:	8bfa      	ldrh	r2, [r7, #30]
 801f940:	8abb      	ldrh	r3, [r7, #20]
 801f942:	429a      	cmp	r2, r3
 801f944:	d906      	bls.n	801f954 <mem_trim+0xb0>
 801f946:	4b55      	ldr	r3, [pc, #340]	; (801fa9c <mem_trim+0x1f8>)
 801f948:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 801f94c:	4956      	ldr	r1, [pc, #344]	; (801faa8 <mem_trim+0x204>)
 801f94e:	4855      	ldr	r0, [pc, #340]	; (801faa4 <mem_trim+0x200>)
 801f950:	f00c f9e6 	bl	802bd20 <iprintf>
  if (newsize > size) {
 801f954:	8bfa      	ldrh	r2, [r7, #30]
 801f956:	8abb      	ldrh	r3, [r7, #20]
 801f958:	429a      	cmp	r2, r3
 801f95a:	d901      	bls.n	801f960 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 801f95c:	2300      	movs	r3, #0
 801f95e:	e095      	b.n	801fa8c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 801f960:	8bfa      	ldrh	r2, [r7, #30]
 801f962:	8abb      	ldrh	r3, [r7, #20]
 801f964:	429a      	cmp	r2, r3
 801f966:	d101      	bne.n	801f96c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 801f968:	687b      	ldr	r3, [r7, #4]
 801f96a:	e08f      	b.n	801fa8c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801f96c:	484f      	ldr	r0, [pc, #316]	; (801faac <mem_trim+0x208>)
 801f96e:	f008 fead 	bl	80286cc <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801f972:	69bb      	ldr	r3, [r7, #24]
 801f974:	881b      	ldrh	r3, [r3, #0]
 801f976:	4618      	mov	r0, r3
 801f978:	f7ff fdb0 	bl	801f4dc <ptr_to_mem>
 801f97c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801f97e:	693b      	ldr	r3, [r7, #16]
 801f980:	791b      	ldrb	r3, [r3, #4]
 801f982:	2b00      	cmp	r3, #0
 801f984:	d13f      	bne.n	801fa06 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801f986:	69bb      	ldr	r3, [r7, #24]
 801f988:	881b      	ldrh	r3, [r3, #0]
 801f98a:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801f98e:	d106      	bne.n	801f99e <mem_trim+0xfa>
 801f990:	4b42      	ldr	r3, [pc, #264]	; (801fa9c <mem_trim+0x1f8>)
 801f992:	f240 22f5 	movw	r2, #757	; 0x2f5
 801f996:	4946      	ldr	r1, [pc, #280]	; (801fab0 <mem_trim+0x20c>)
 801f998:	4842      	ldr	r0, [pc, #264]	; (801faa4 <mem_trim+0x200>)
 801f99a:	f00c f9c1 	bl	802bd20 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801f99e:	693b      	ldr	r3, [r7, #16]
 801f9a0:	881b      	ldrh	r3, [r3, #0]
 801f9a2:	81fb      	strh	r3, [r7, #14]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801f9a4:	8afa      	ldrh	r2, [r7, #22]
 801f9a6:	8bfb      	ldrh	r3, [r7, #30]
 801f9a8:	4413      	add	r3, r2
 801f9aa:	b29b      	uxth	r3, r3
 801f9ac:	3308      	adds	r3, #8
 801f9ae:	81bb      	strh	r3, [r7, #12]
    if (lfree == mem2) {
 801f9b0:	4b40      	ldr	r3, [pc, #256]	; (801fab4 <mem_trim+0x210>)
 801f9b2:	681a      	ldr	r2, [r3, #0]
 801f9b4:	693b      	ldr	r3, [r7, #16]
 801f9b6:	429a      	cmp	r2, r3
 801f9b8:	d106      	bne.n	801f9c8 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 801f9ba:	89bb      	ldrh	r3, [r7, #12]
 801f9bc:	4618      	mov	r0, r3
 801f9be:	f7ff fd8d 	bl	801f4dc <ptr_to_mem>
 801f9c2:	4602      	mov	r2, r0
 801f9c4:	4b3b      	ldr	r3, [pc, #236]	; (801fab4 <mem_trim+0x210>)
 801f9c6:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 801f9c8:	89bb      	ldrh	r3, [r7, #12]
 801f9ca:	4618      	mov	r0, r3
 801f9cc:	f7ff fd86 	bl	801f4dc <ptr_to_mem>
 801f9d0:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801f9d2:	693b      	ldr	r3, [r7, #16]
 801f9d4:	2200      	movs	r2, #0
 801f9d6:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 801f9d8:	693b      	ldr	r3, [r7, #16]
 801f9da:	89fa      	ldrh	r2, [r7, #14]
 801f9dc:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801f9de:	693b      	ldr	r3, [r7, #16]
 801f9e0:	8afa      	ldrh	r2, [r7, #22]
 801f9e2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 801f9e4:	69bb      	ldr	r3, [r7, #24]
 801f9e6:	89ba      	ldrh	r2, [r7, #12]
 801f9e8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801f9ea:	693b      	ldr	r3, [r7, #16]
 801f9ec:	881b      	ldrh	r3, [r3, #0]
 801f9ee:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801f9f2:	d047      	beq.n	801fa84 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801f9f4:	693b      	ldr	r3, [r7, #16]
 801f9f6:	881b      	ldrh	r3, [r3, #0]
 801f9f8:	4618      	mov	r0, r3
 801f9fa:	f7ff fd6f 	bl	801f4dc <ptr_to_mem>
 801f9fe:	4602      	mov	r2, r0
 801fa00:	89bb      	ldrh	r3, [r7, #12]
 801fa02:	8053      	strh	r3, [r2, #2]
 801fa04:	e03e      	b.n	801fa84 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801fa06:	8bfb      	ldrh	r3, [r7, #30]
 801fa08:	f103 0214 	add.w	r2, r3, #20
 801fa0c:	8abb      	ldrh	r3, [r7, #20]
 801fa0e:	429a      	cmp	r2, r3
 801fa10:	d838      	bhi.n	801fa84 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801fa12:	8afa      	ldrh	r2, [r7, #22]
 801fa14:	8bfb      	ldrh	r3, [r7, #30]
 801fa16:	4413      	add	r3, r2
 801fa18:	b29b      	uxth	r3, r3
 801fa1a:	3308      	adds	r3, #8
 801fa1c:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801fa1e:	69bb      	ldr	r3, [r7, #24]
 801fa20:	881b      	ldrh	r3, [r3, #0]
 801fa22:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801fa26:	d106      	bne.n	801fa36 <mem_trim+0x192>
 801fa28:	4b1c      	ldr	r3, [pc, #112]	; (801fa9c <mem_trim+0x1f8>)
 801fa2a:	f240 3216 	movw	r2, #790	; 0x316
 801fa2e:	4920      	ldr	r1, [pc, #128]	; (801fab0 <mem_trim+0x20c>)
 801fa30:	481c      	ldr	r0, [pc, #112]	; (801faa4 <mem_trim+0x200>)
 801fa32:	f00c f975 	bl	802bd20 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 801fa36:	89bb      	ldrh	r3, [r7, #12]
 801fa38:	4618      	mov	r0, r3
 801fa3a:	f7ff fd4f 	bl	801f4dc <ptr_to_mem>
 801fa3e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 801fa40:	4b1c      	ldr	r3, [pc, #112]	; (801fab4 <mem_trim+0x210>)
 801fa42:	681b      	ldr	r3, [r3, #0]
 801fa44:	693a      	ldr	r2, [r7, #16]
 801fa46:	429a      	cmp	r2, r3
 801fa48:	d202      	bcs.n	801fa50 <mem_trim+0x1ac>
      lfree = mem2;
 801fa4a:	4a1a      	ldr	r2, [pc, #104]	; (801fab4 <mem_trim+0x210>)
 801fa4c:	693b      	ldr	r3, [r7, #16]
 801fa4e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 801fa50:	693b      	ldr	r3, [r7, #16]
 801fa52:	2200      	movs	r2, #0
 801fa54:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801fa56:	69bb      	ldr	r3, [r7, #24]
 801fa58:	881a      	ldrh	r2, [r3, #0]
 801fa5a:	693b      	ldr	r3, [r7, #16]
 801fa5c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 801fa5e:	693b      	ldr	r3, [r7, #16]
 801fa60:	8afa      	ldrh	r2, [r7, #22]
 801fa62:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801fa64:	69bb      	ldr	r3, [r7, #24]
 801fa66:	89ba      	ldrh	r2, [r7, #12]
 801fa68:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801fa6a:	693b      	ldr	r3, [r7, #16]
 801fa6c:	881b      	ldrh	r3, [r3, #0]
 801fa6e:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801fa72:	d007      	beq.n	801fa84 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801fa74:	693b      	ldr	r3, [r7, #16]
 801fa76:	881b      	ldrh	r3, [r3, #0]
 801fa78:	4618      	mov	r0, r3
 801fa7a:	f7ff fd2f 	bl	801f4dc <ptr_to_mem>
 801fa7e:	4602      	mov	r2, r0
 801fa80:	89bb      	ldrh	r3, [r7, #12]
 801fa82:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801fa84:	4809      	ldr	r0, [pc, #36]	; (801faac <mem_trim+0x208>)
 801fa86:	f008 fe30 	bl	80286ea <sys_mutex_unlock>
  return rmem;
 801fa8a:	687b      	ldr	r3, [r7, #4]
}
 801fa8c:	4618      	mov	r0, r3
 801fa8e:	3720      	adds	r7, #32
 801fa90:	46bd      	mov	sp, r7
 801fa92:	bd80      	pop	{r7, pc}
 801fa94:	20017150 	.word	0x20017150
 801fa98:	20017154 	.word	0x20017154
 801fa9c:	0802f234 	.word	0x0802f234
 801faa0:	0802f3c0 	.word	0x0802f3c0
 801faa4:	0802f27c 	.word	0x0802f27c
 801faa8:	0802f3d8 	.word	0x0802f3d8
 801faac:	20017158 	.word	0x20017158
 801fab0:	0802f3f8 	.word	0x0802f3f8
 801fab4:	2001715c 	.word	0x2001715c

0801fab8 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 801fab8:	b580      	push	{r7, lr}
 801faba:	b088      	sub	sp, #32
 801fabc:	af00      	add	r7, sp, #0
 801fabe:	4603      	mov	r3, r0
 801fac0:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801fac2:	88fb      	ldrh	r3, [r7, #6]
 801fac4:	2b00      	cmp	r3, #0
 801fac6:	d101      	bne.n	801facc <mem_malloc+0x14>
    return NULL;
 801fac8:	2300      	movs	r3, #0
 801faca:	e0e2      	b.n	801fc92 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 801facc:	88fb      	ldrh	r3, [r7, #6]
 801face:	3303      	adds	r3, #3
 801fad0:	b29b      	uxth	r3, r3
 801fad2:	f023 0303 	bic.w	r3, r3, #3
 801fad6:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 801fad8:	8bbb      	ldrh	r3, [r7, #28]
 801fada:	2b0b      	cmp	r3, #11
 801fadc:	d801      	bhi.n	801fae2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801fade:	230c      	movs	r3, #12
 801fae0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801fae2:	8bbb      	ldrh	r3, [r7, #28]
 801fae4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801fae8:	d803      	bhi.n	801faf2 <mem_malloc+0x3a>
 801faea:	8bba      	ldrh	r2, [r7, #28]
 801faec:	88fb      	ldrh	r3, [r7, #6]
 801faee:	429a      	cmp	r2, r3
 801faf0:	d201      	bcs.n	801faf6 <mem_malloc+0x3e>
    return NULL;
 801faf2:	2300      	movs	r3, #0
 801faf4:	e0cd      	b.n	801fc92 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 801faf6:	4869      	ldr	r0, [pc, #420]	; (801fc9c <mem_malloc+0x1e4>)
 801faf8:	f008 fde8 	bl	80286cc <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801fafc:	4b68      	ldr	r3, [pc, #416]	; (801fca0 <mem_malloc+0x1e8>)
 801fafe:	681b      	ldr	r3, [r3, #0]
 801fb00:	4618      	mov	r0, r3
 801fb02:	f7ff fcfd 	bl	801f500 <mem_to_ptr>
 801fb06:	4603      	mov	r3, r0
 801fb08:	83fb      	strh	r3, [r7, #30]
 801fb0a:	e0b7      	b.n	801fc7c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 801fb0c:	8bfb      	ldrh	r3, [r7, #30]
 801fb0e:	4618      	mov	r0, r3
 801fb10:	f7ff fce4 	bl	801f4dc <ptr_to_mem>
 801fb14:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801fb16:	697b      	ldr	r3, [r7, #20]
 801fb18:	791b      	ldrb	r3, [r3, #4]
 801fb1a:	2b00      	cmp	r3, #0
 801fb1c:	f040 80a7 	bne.w	801fc6e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801fb20:	697b      	ldr	r3, [r7, #20]
 801fb22:	881b      	ldrh	r3, [r3, #0]
 801fb24:	461a      	mov	r2, r3
 801fb26:	8bfb      	ldrh	r3, [r7, #30]
 801fb28:	1ad3      	subs	r3, r2, r3
 801fb2a:	f1a3 0208 	sub.w	r2, r3, #8
 801fb2e:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 801fb30:	429a      	cmp	r2, r3
 801fb32:	f0c0 809c 	bcc.w	801fc6e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801fb36:	697b      	ldr	r3, [r7, #20]
 801fb38:	881b      	ldrh	r3, [r3, #0]
 801fb3a:	461a      	mov	r2, r3
 801fb3c:	8bfb      	ldrh	r3, [r7, #30]
 801fb3e:	1ad3      	subs	r3, r2, r3
 801fb40:	f1a3 0208 	sub.w	r2, r3, #8
 801fb44:	8bbb      	ldrh	r3, [r7, #28]
 801fb46:	3314      	adds	r3, #20
 801fb48:	429a      	cmp	r2, r3
 801fb4a:	d333      	bcc.n	801fbb4 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 801fb4c:	8bfa      	ldrh	r2, [r7, #30]
 801fb4e:	8bbb      	ldrh	r3, [r7, #28]
 801fb50:	4413      	add	r3, r2
 801fb52:	b29b      	uxth	r3, r3
 801fb54:	3308      	adds	r3, #8
 801fb56:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801fb58:	8a7b      	ldrh	r3, [r7, #18]
 801fb5a:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801fb5e:	d106      	bne.n	801fb6e <mem_malloc+0xb6>
 801fb60:	4b50      	ldr	r3, [pc, #320]	; (801fca4 <mem_malloc+0x1ec>)
 801fb62:	f240 3287 	movw	r2, #903	; 0x387
 801fb66:	4950      	ldr	r1, [pc, #320]	; (801fca8 <mem_malloc+0x1f0>)
 801fb68:	4850      	ldr	r0, [pc, #320]	; (801fcac <mem_malloc+0x1f4>)
 801fb6a:	f00c f8d9 	bl	802bd20 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 801fb6e:	8a7b      	ldrh	r3, [r7, #18]
 801fb70:	4618      	mov	r0, r3
 801fb72:	f7ff fcb3 	bl	801f4dc <ptr_to_mem>
 801fb76:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 801fb78:	68fb      	ldr	r3, [r7, #12]
 801fb7a:	2200      	movs	r2, #0
 801fb7c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801fb7e:	697b      	ldr	r3, [r7, #20]
 801fb80:	881a      	ldrh	r2, [r3, #0]
 801fb82:	68fb      	ldr	r3, [r7, #12]
 801fb84:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801fb86:	68fb      	ldr	r3, [r7, #12]
 801fb88:	8bfa      	ldrh	r2, [r7, #30]
 801fb8a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801fb8c:	697b      	ldr	r3, [r7, #20]
 801fb8e:	8a7a      	ldrh	r2, [r7, #18]
 801fb90:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801fb92:	697b      	ldr	r3, [r7, #20]
 801fb94:	2201      	movs	r2, #1
 801fb96:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801fb98:	68fb      	ldr	r3, [r7, #12]
 801fb9a:	881b      	ldrh	r3, [r3, #0]
 801fb9c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 801fba0:	d00b      	beq.n	801fbba <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801fba2:	68fb      	ldr	r3, [r7, #12]
 801fba4:	881b      	ldrh	r3, [r3, #0]
 801fba6:	4618      	mov	r0, r3
 801fba8:	f7ff fc98 	bl	801f4dc <ptr_to_mem>
 801fbac:	4602      	mov	r2, r0
 801fbae:	8a7b      	ldrh	r3, [r7, #18]
 801fbb0:	8053      	strh	r3, [r2, #2]
 801fbb2:	e002      	b.n	801fbba <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 801fbb4:	697b      	ldr	r3, [r7, #20]
 801fbb6:	2201      	movs	r2, #1
 801fbb8:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801fbba:	4b39      	ldr	r3, [pc, #228]	; (801fca0 <mem_malloc+0x1e8>)
 801fbbc:	681b      	ldr	r3, [r3, #0]
 801fbbe:	697a      	ldr	r2, [r7, #20]
 801fbc0:	429a      	cmp	r2, r3
 801fbc2:	d127      	bne.n	801fc14 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 801fbc4:	4b36      	ldr	r3, [pc, #216]	; (801fca0 <mem_malloc+0x1e8>)
 801fbc6:	681b      	ldr	r3, [r3, #0]
 801fbc8:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801fbca:	e005      	b.n	801fbd8 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 801fbcc:	69bb      	ldr	r3, [r7, #24]
 801fbce:	881b      	ldrh	r3, [r3, #0]
 801fbd0:	4618      	mov	r0, r3
 801fbd2:	f7ff fc83 	bl	801f4dc <ptr_to_mem>
 801fbd6:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 801fbd8:	69bb      	ldr	r3, [r7, #24]
 801fbda:	791b      	ldrb	r3, [r3, #4]
 801fbdc:	2b00      	cmp	r3, #0
 801fbde:	d004      	beq.n	801fbea <mem_malloc+0x132>
 801fbe0:	4b33      	ldr	r3, [pc, #204]	; (801fcb0 <mem_malloc+0x1f8>)
 801fbe2:	681b      	ldr	r3, [r3, #0]
 801fbe4:	69ba      	ldr	r2, [r7, #24]
 801fbe6:	429a      	cmp	r2, r3
 801fbe8:	d1f0      	bne.n	801fbcc <mem_malloc+0x114>
          }
          lfree = cur;
 801fbea:	4a2d      	ldr	r2, [pc, #180]	; (801fca0 <mem_malloc+0x1e8>)
 801fbec:	69bb      	ldr	r3, [r7, #24]
 801fbee:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801fbf0:	4b2b      	ldr	r3, [pc, #172]	; (801fca0 <mem_malloc+0x1e8>)
 801fbf2:	681a      	ldr	r2, [r3, #0]
 801fbf4:	4b2e      	ldr	r3, [pc, #184]	; (801fcb0 <mem_malloc+0x1f8>)
 801fbf6:	681b      	ldr	r3, [r3, #0]
 801fbf8:	429a      	cmp	r2, r3
 801fbfa:	d00b      	beq.n	801fc14 <mem_malloc+0x15c>
 801fbfc:	4b28      	ldr	r3, [pc, #160]	; (801fca0 <mem_malloc+0x1e8>)
 801fbfe:	681b      	ldr	r3, [r3, #0]
 801fc00:	791b      	ldrb	r3, [r3, #4]
 801fc02:	2b00      	cmp	r3, #0
 801fc04:	d006      	beq.n	801fc14 <mem_malloc+0x15c>
 801fc06:	4b27      	ldr	r3, [pc, #156]	; (801fca4 <mem_malloc+0x1ec>)
 801fc08:	f240 32b5 	movw	r2, #949	; 0x3b5
 801fc0c:	4929      	ldr	r1, [pc, #164]	; (801fcb4 <mem_malloc+0x1fc>)
 801fc0e:	4827      	ldr	r0, [pc, #156]	; (801fcac <mem_malloc+0x1f4>)
 801fc10:	f00c f886 	bl	802bd20 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 801fc14:	4821      	ldr	r0, [pc, #132]	; (801fc9c <mem_malloc+0x1e4>)
 801fc16:	f008 fd68 	bl	80286ea <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801fc1a:	8bba      	ldrh	r2, [r7, #28]
 801fc1c:	697b      	ldr	r3, [r7, #20]
 801fc1e:	4413      	add	r3, r2
 801fc20:	3308      	adds	r3, #8
 801fc22:	4a23      	ldr	r2, [pc, #140]	; (801fcb0 <mem_malloc+0x1f8>)
 801fc24:	6812      	ldr	r2, [r2, #0]
 801fc26:	4293      	cmp	r3, r2
 801fc28:	d906      	bls.n	801fc38 <mem_malloc+0x180>
 801fc2a:	4b1e      	ldr	r3, [pc, #120]	; (801fca4 <mem_malloc+0x1ec>)
 801fc2c:	f240 32ba 	movw	r2, #954	; 0x3ba
 801fc30:	4921      	ldr	r1, [pc, #132]	; (801fcb8 <mem_malloc+0x200>)
 801fc32:	481e      	ldr	r0, [pc, #120]	; (801fcac <mem_malloc+0x1f4>)
 801fc34:	f00c f874 	bl	802bd20 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801fc38:	697b      	ldr	r3, [r7, #20]
 801fc3a:	f003 0303 	and.w	r3, r3, #3
 801fc3e:	2b00      	cmp	r3, #0
 801fc40:	d006      	beq.n	801fc50 <mem_malloc+0x198>
 801fc42:	4b18      	ldr	r3, [pc, #96]	; (801fca4 <mem_malloc+0x1ec>)
 801fc44:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 801fc48:	491c      	ldr	r1, [pc, #112]	; (801fcbc <mem_malloc+0x204>)
 801fc4a:	4818      	ldr	r0, [pc, #96]	; (801fcac <mem_malloc+0x1f4>)
 801fc4c:	f00c f868 	bl	802bd20 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801fc50:	697b      	ldr	r3, [r7, #20]
 801fc52:	f003 0303 	and.w	r3, r3, #3
 801fc56:	2b00      	cmp	r3, #0
 801fc58:	d006      	beq.n	801fc68 <mem_malloc+0x1b0>
 801fc5a:	4b12      	ldr	r3, [pc, #72]	; (801fca4 <mem_malloc+0x1ec>)
 801fc5c:	f240 32be 	movw	r2, #958	; 0x3be
 801fc60:	4917      	ldr	r1, [pc, #92]	; (801fcc0 <mem_malloc+0x208>)
 801fc62:	4812      	ldr	r0, [pc, #72]	; (801fcac <mem_malloc+0x1f4>)
 801fc64:	f00c f85c 	bl	802bd20 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 801fc68:	697b      	ldr	r3, [r7, #20]
 801fc6a:	3308      	adds	r3, #8
 801fc6c:	e011      	b.n	801fc92 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 801fc6e:	8bfb      	ldrh	r3, [r7, #30]
 801fc70:	4618      	mov	r0, r3
 801fc72:	f7ff fc33 	bl	801f4dc <ptr_to_mem>
 801fc76:	4603      	mov	r3, r0
 801fc78:	881b      	ldrh	r3, [r3, #0]
 801fc7a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 801fc7c:	8bfa      	ldrh	r2, [r7, #30]
 801fc7e:	8bbb      	ldrh	r3, [r7, #28]
 801fc80:	f5c3 53c0 	rsb	r3, r3, #6144	; 0x1800
 801fc84:	429a      	cmp	r2, r3
 801fc86:	f4ff af41 	bcc.w	801fb0c <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801fc8a:	4804      	ldr	r0, [pc, #16]	; (801fc9c <mem_malloc+0x1e4>)
 801fc8c:	f008 fd2d 	bl	80286ea <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 801fc90:	2300      	movs	r3, #0
}
 801fc92:	4618      	mov	r0, r3
 801fc94:	3720      	adds	r7, #32
 801fc96:	46bd      	mov	sp, r7
 801fc98:	bd80      	pop	{r7, pc}
 801fc9a:	bf00      	nop
 801fc9c:	20017158 	.word	0x20017158
 801fca0:	2001715c 	.word	0x2001715c
 801fca4:	0802f234 	.word	0x0802f234
 801fca8:	0802f3f8 	.word	0x0802f3f8
 801fcac:	0802f27c 	.word	0x0802f27c
 801fcb0:	20017154 	.word	0x20017154
 801fcb4:	0802f40c 	.word	0x0802f40c
 801fcb8:	0802f428 	.word	0x0802f428
 801fcbc:	0802f458 	.word	0x0802f458
 801fcc0:	0802f488 	.word	0x0802f488

0801fcc4 <mem_calloc>:
 * @param size size of the objects to allocate
 * @return pointer to allocated memory / NULL pointer if there is an error
 */
void *
mem_calloc(mem_size_t count, mem_size_t size)
{
 801fcc4:	b580      	push	{r7, lr}
 801fcc6:	b084      	sub	sp, #16
 801fcc8:	af00      	add	r7, sp, #0
 801fcca:	4603      	mov	r3, r0
 801fccc:	460a      	mov	r2, r1
 801fcce:	80fb      	strh	r3, [r7, #6]
 801fcd0:	4613      	mov	r3, r2
 801fcd2:	80bb      	strh	r3, [r7, #4]
  void *p;
  size_t alloc_size = (size_t)count * (size_t)size;
 801fcd4:	88fb      	ldrh	r3, [r7, #6]
 801fcd6:	88ba      	ldrh	r2, [r7, #4]
 801fcd8:	fb02 f303 	mul.w	r3, r2, r3
 801fcdc:	60fb      	str	r3, [r7, #12]

  if ((size_t)(mem_size_t)alloc_size != alloc_size) {
 801fcde:	68fb      	ldr	r3, [r7, #12]
 801fce0:	b29b      	uxth	r3, r3
 801fce2:	461a      	mov	r2, r3
 801fce4:	68fb      	ldr	r3, [r7, #12]
 801fce6:	429a      	cmp	r2, r3
 801fce8:	d001      	beq.n	801fcee <mem_calloc+0x2a>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_calloc: could not allocate %"SZT_F" bytes\n", alloc_size));
    return NULL;
 801fcea:	2300      	movs	r3, #0
 801fcec:	e00e      	b.n	801fd0c <mem_calloc+0x48>
  }

  /* allocate 'count' objects of size 'size' */
  p = mem_malloc((mem_size_t)alloc_size);
 801fcee:	68fb      	ldr	r3, [r7, #12]
 801fcf0:	b29b      	uxth	r3, r3
 801fcf2:	4618      	mov	r0, r3
 801fcf4:	f7ff fee0 	bl	801fab8 <mem_malloc>
 801fcf8:	60b8      	str	r0, [r7, #8]
  if (p) {
 801fcfa:	68bb      	ldr	r3, [r7, #8]
 801fcfc:	2b00      	cmp	r3, #0
 801fcfe:	d004      	beq.n	801fd0a <mem_calloc+0x46>
    /* zero the memory */
    memset(p, 0, alloc_size);
 801fd00:	68fa      	ldr	r2, [r7, #12]
 801fd02:	2100      	movs	r1, #0
 801fd04:	68b8      	ldr	r0, [r7, #8]
 801fd06:	f00b fda7 	bl	802b858 <memset>
  }
  return p;
 801fd0a:	68bb      	ldr	r3, [r7, #8]
}
 801fd0c:	4618      	mov	r0, r3
 801fd0e:	3710      	adds	r7, #16
 801fd10:	46bd      	mov	sp, r7
 801fd12:	bd80      	pop	{r7, pc}

0801fd14 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801fd14:	b480      	push	{r7}
 801fd16:	b085      	sub	sp, #20
 801fd18:	af00      	add	r7, sp, #0
 801fd1a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801fd1c:	687b      	ldr	r3, [r7, #4]
 801fd1e:	689b      	ldr	r3, [r3, #8]
 801fd20:	2200      	movs	r2, #0
 801fd22:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 801fd24:	687b      	ldr	r3, [r7, #4]
 801fd26:	685b      	ldr	r3, [r3, #4]
 801fd28:	3303      	adds	r3, #3
 801fd2a:	f023 0303 	bic.w	r3, r3, #3
 801fd2e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801fd30:	2300      	movs	r3, #0
 801fd32:	60fb      	str	r3, [r7, #12]
 801fd34:	e011      	b.n	801fd5a <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801fd36:	687b      	ldr	r3, [r7, #4]
 801fd38:	689b      	ldr	r3, [r3, #8]
 801fd3a:	681a      	ldr	r2, [r3, #0]
 801fd3c:	68bb      	ldr	r3, [r7, #8]
 801fd3e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801fd40:	687b      	ldr	r3, [r7, #4]
 801fd42:	689b      	ldr	r3, [r3, #8]
 801fd44:	68ba      	ldr	r2, [r7, #8]
 801fd46:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801fd48:	687b      	ldr	r3, [r7, #4]
 801fd4a:	881b      	ldrh	r3, [r3, #0]
 801fd4c:	461a      	mov	r2, r3
 801fd4e:	68bb      	ldr	r3, [r7, #8]
 801fd50:	4413      	add	r3, r2
 801fd52:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 801fd54:	68fb      	ldr	r3, [r7, #12]
 801fd56:	3301      	adds	r3, #1
 801fd58:	60fb      	str	r3, [r7, #12]
 801fd5a:	687b      	ldr	r3, [r7, #4]
 801fd5c:	885b      	ldrh	r3, [r3, #2]
 801fd5e:	461a      	mov	r2, r3
 801fd60:	68fb      	ldr	r3, [r7, #12]
 801fd62:	429a      	cmp	r2, r3
 801fd64:	dce7      	bgt.n	801fd36 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801fd66:	bf00      	nop
 801fd68:	3714      	adds	r7, #20
 801fd6a:	46bd      	mov	sp, r7
 801fd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd70:	4770      	bx	lr
	...

0801fd74 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801fd74:	b580      	push	{r7, lr}
 801fd76:	b082      	sub	sp, #8
 801fd78:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801fd7a:	2300      	movs	r3, #0
 801fd7c:	80fb      	strh	r3, [r7, #6]
 801fd7e:	e009      	b.n	801fd94 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 801fd80:	88fb      	ldrh	r3, [r7, #6]
 801fd82:	4a08      	ldr	r2, [pc, #32]	; (801fda4 <memp_init+0x30>)
 801fd84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801fd88:	4618      	mov	r0, r3
 801fd8a:	f7ff ffc3 	bl	801fd14 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801fd8e:	88fb      	ldrh	r3, [r7, #6]
 801fd90:	3301      	adds	r3, #1
 801fd92:	80fb      	strh	r3, [r7, #6]
 801fd94:	88fb      	ldrh	r3, [r7, #6]
 801fd96:	2b0d      	cmp	r3, #13
 801fd98:	d9f2      	bls.n	801fd80 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801fd9a:	bf00      	nop
 801fd9c:	3708      	adds	r7, #8
 801fd9e:	46bd      	mov	sp, r7
 801fda0:	bd80      	pop	{r7, pc}
 801fda2:	bf00      	nop
 801fda4:	08031cec 	.word	0x08031cec

0801fda8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 801fda8:	b580      	push	{r7, lr}
 801fdaa:	b084      	sub	sp, #16
 801fdac:	af00      	add	r7, sp, #0
 801fdae:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 801fdb0:	f008 fcce 	bl	8028750 <sys_arch_protect>
 801fdb4:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801fdb6:	687b      	ldr	r3, [r7, #4]
 801fdb8:	689b      	ldr	r3, [r3, #8]
 801fdba:	681b      	ldr	r3, [r3, #0]
 801fdbc:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801fdbe:	68bb      	ldr	r3, [r7, #8]
 801fdc0:	2b00      	cmp	r3, #0
 801fdc2:	d015      	beq.n	801fdf0 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801fdc4:	687b      	ldr	r3, [r7, #4]
 801fdc6:	689b      	ldr	r3, [r3, #8]
 801fdc8:	68ba      	ldr	r2, [r7, #8]
 801fdca:	6812      	ldr	r2, [r2, #0]
 801fdcc:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801fdce:	68bb      	ldr	r3, [r7, #8]
 801fdd0:	f003 0303 	and.w	r3, r3, #3
 801fdd4:	2b00      	cmp	r3, #0
 801fdd6:	d006      	beq.n	801fde6 <do_memp_malloc_pool+0x3e>
 801fdd8:	4b09      	ldr	r3, [pc, #36]	; (801fe00 <do_memp_malloc_pool+0x58>)
 801fdda:	f240 1219 	movw	r2, #281	; 0x119
 801fdde:	4909      	ldr	r1, [pc, #36]	; (801fe04 <do_memp_malloc_pool+0x5c>)
 801fde0:	4809      	ldr	r0, [pc, #36]	; (801fe08 <do_memp_malloc_pool+0x60>)
 801fde2:	f00b ff9d 	bl	802bd20 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801fde6:	68f8      	ldr	r0, [r7, #12]
 801fde8:	f008 fcc0 	bl	802876c <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 801fdec:	68bb      	ldr	r3, [r7, #8]
 801fdee:	e003      	b.n	801fdf8 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801fdf0:	68f8      	ldr	r0, [r7, #12]
 801fdf2:	f008 fcbb 	bl	802876c <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 801fdf6:	2300      	movs	r3, #0
}
 801fdf8:	4618      	mov	r0, r3
 801fdfa:	3710      	adds	r7, #16
 801fdfc:	46bd      	mov	sp, r7
 801fdfe:	bd80      	pop	{r7, pc}
 801fe00:	0802f4ac 	.word	0x0802f4ac
 801fe04:	0802f4dc 	.word	0x0802f4dc
 801fe08:	0802f500 	.word	0x0802f500

0801fe0c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 801fe0c:	b580      	push	{r7, lr}
 801fe0e:	b084      	sub	sp, #16
 801fe10:	af00      	add	r7, sp, #0
 801fe12:	4603      	mov	r3, r0
 801fe14:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801fe16:	79fb      	ldrb	r3, [r7, #7]
 801fe18:	2b0d      	cmp	r3, #13
 801fe1a:	d908      	bls.n	801fe2e <memp_malloc+0x22>
 801fe1c:	4b0a      	ldr	r3, [pc, #40]	; (801fe48 <memp_malloc+0x3c>)
 801fe1e:	f240 1257 	movw	r2, #343	; 0x157
 801fe22:	490a      	ldr	r1, [pc, #40]	; (801fe4c <memp_malloc+0x40>)
 801fe24:	480a      	ldr	r0, [pc, #40]	; (801fe50 <memp_malloc+0x44>)
 801fe26:	f00b ff7b 	bl	802bd20 <iprintf>
 801fe2a:	2300      	movs	r3, #0
 801fe2c:	e008      	b.n	801fe40 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 801fe2e:	79fb      	ldrb	r3, [r7, #7]
 801fe30:	4a08      	ldr	r2, [pc, #32]	; (801fe54 <memp_malloc+0x48>)
 801fe32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801fe36:	4618      	mov	r0, r3
 801fe38:	f7ff ffb6 	bl	801fda8 <do_memp_malloc_pool>
 801fe3c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 801fe3e:	68fb      	ldr	r3, [r7, #12]
}
 801fe40:	4618      	mov	r0, r3
 801fe42:	3710      	adds	r7, #16
 801fe44:	46bd      	mov	sp, r7
 801fe46:	bd80      	pop	{r7, pc}
 801fe48:	0802f4ac 	.word	0x0802f4ac
 801fe4c:	0802f53c 	.word	0x0802f53c
 801fe50:	0802f500 	.word	0x0802f500
 801fe54:	08031cec 	.word	0x08031cec

0801fe58 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801fe58:	b580      	push	{r7, lr}
 801fe5a:	b084      	sub	sp, #16
 801fe5c:	af00      	add	r7, sp, #0
 801fe5e:	6078      	str	r0, [r7, #4]
 801fe60:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801fe62:	683b      	ldr	r3, [r7, #0]
 801fe64:	f003 0303 	and.w	r3, r3, #3
 801fe68:	2b00      	cmp	r3, #0
 801fe6a:	d006      	beq.n	801fe7a <do_memp_free_pool+0x22>
 801fe6c:	4b0d      	ldr	r3, [pc, #52]	; (801fea4 <do_memp_free_pool+0x4c>)
 801fe6e:	f240 126d 	movw	r2, #365	; 0x16d
 801fe72:	490d      	ldr	r1, [pc, #52]	; (801fea8 <do_memp_free_pool+0x50>)
 801fe74:	480d      	ldr	r0, [pc, #52]	; (801feac <do_memp_free_pool+0x54>)
 801fe76:	f00b ff53 	bl	802bd20 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801fe7a:	683b      	ldr	r3, [r7, #0]
 801fe7c:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801fe7e:	f008 fc67 	bl	8028750 <sys_arch_protect>
 801fe82:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801fe84:	687b      	ldr	r3, [r7, #4]
 801fe86:	689b      	ldr	r3, [r3, #8]
 801fe88:	681a      	ldr	r2, [r3, #0]
 801fe8a:	68fb      	ldr	r3, [r7, #12]
 801fe8c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801fe8e:	687b      	ldr	r3, [r7, #4]
 801fe90:	689b      	ldr	r3, [r3, #8]
 801fe92:	68fa      	ldr	r2, [r7, #12]
 801fe94:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801fe96:	68b8      	ldr	r0, [r7, #8]
 801fe98:	f008 fc68 	bl	802876c <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801fe9c:	bf00      	nop
 801fe9e:	3710      	adds	r7, #16
 801fea0:	46bd      	mov	sp, r7
 801fea2:	bd80      	pop	{r7, pc}
 801fea4:	0802f4ac 	.word	0x0802f4ac
 801fea8:	0802f55c 	.word	0x0802f55c
 801feac:	0802f500 	.word	0x0802f500

0801feb0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801feb0:	b580      	push	{r7, lr}
 801feb2:	b082      	sub	sp, #8
 801feb4:	af00      	add	r7, sp, #0
 801feb6:	4603      	mov	r3, r0
 801feb8:	6039      	str	r1, [r7, #0]
 801feba:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801febc:	79fb      	ldrb	r3, [r7, #7]
 801febe:	2b0d      	cmp	r3, #13
 801fec0:	d907      	bls.n	801fed2 <memp_free+0x22>
 801fec2:	4b0c      	ldr	r3, [pc, #48]	; (801fef4 <memp_free+0x44>)
 801fec4:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 801fec8:	490b      	ldr	r1, [pc, #44]	; (801fef8 <memp_free+0x48>)
 801feca:	480c      	ldr	r0, [pc, #48]	; (801fefc <memp_free+0x4c>)
 801fecc:	f00b ff28 	bl	802bd20 <iprintf>
 801fed0:	e00c      	b.n	801feec <memp_free+0x3c>

  if (mem == NULL) {
 801fed2:	683b      	ldr	r3, [r7, #0]
 801fed4:	2b00      	cmp	r3, #0
 801fed6:	d008      	beq.n	801feea <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801fed8:	79fb      	ldrb	r3, [r7, #7]
 801feda:	4a09      	ldr	r2, [pc, #36]	; (801ff00 <memp_free+0x50>)
 801fedc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801fee0:	6839      	ldr	r1, [r7, #0]
 801fee2:	4618      	mov	r0, r3
 801fee4:	f7ff ffb8 	bl	801fe58 <do_memp_free_pool>
 801fee8:	e000      	b.n	801feec <memp_free+0x3c>
    return;
 801feea:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801feec:	3708      	adds	r7, #8
 801feee:	46bd      	mov	sp, r7
 801fef0:	bd80      	pop	{r7, pc}
 801fef2:	bf00      	nop
 801fef4:	0802f4ac 	.word	0x0802f4ac
 801fef8:	0802f57c 	.word	0x0802f57c
 801fefc:	0802f500 	.word	0x0802f500
 801ff00:	08031cec 	.word	0x08031cec

0801ff04 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 801ff04:	b480      	push	{r7}
 801ff06:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 801ff08:	bf00      	nop
 801ff0a:	46bd      	mov	sp, r7
 801ff0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ff10:	4770      	bx	lr
	...

0801ff14 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 801ff14:	b580      	push	{r7, lr}
 801ff16:	b086      	sub	sp, #24
 801ff18:	af00      	add	r7, sp, #0
 801ff1a:	60f8      	str	r0, [r7, #12]
 801ff1c:	60b9      	str	r1, [r7, #8]
 801ff1e:	607a      	str	r2, [r7, #4]
 801ff20:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801ff22:	68fb      	ldr	r3, [r7, #12]
 801ff24:	2b00      	cmp	r3, #0
 801ff26:	d108      	bne.n	801ff3a <netif_add+0x26>
 801ff28:	4b5b      	ldr	r3, [pc, #364]	; (8020098 <netif_add+0x184>)
 801ff2a:	f240 1227 	movw	r2, #295	; 0x127
 801ff2e:	495b      	ldr	r1, [pc, #364]	; (802009c <netif_add+0x188>)
 801ff30:	485b      	ldr	r0, [pc, #364]	; (80200a0 <netif_add+0x18c>)
 801ff32:	f00b fef5 	bl	802bd20 <iprintf>
 801ff36:	2300      	movs	r3, #0
 801ff38:	e0a9      	b.n	802008e <netif_add+0x17a>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 801ff3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ff3c:	2b00      	cmp	r3, #0
 801ff3e:	d108      	bne.n	801ff52 <netif_add+0x3e>
 801ff40:	4b55      	ldr	r3, [pc, #340]	; (8020098 <netif_add+0x184>)
 801ff42:	f44f 7294 	mov.w	r2, #296	; 0x128
 801ff46:	4957      	ldr	r1, [pc, #348]	; (80200a4 <netif_add+0x190>)
 801ff48:	4855      	ldr	r0, [pc, #340]	; (80200a0 <netif_add+0x18c>)
 801ff4a:	f00b fee9 	bl	802bd20 <iprintf>
 801ff4e:	2300      	movs	r3, #0
 801ff50:	e09d      	b.n	802008e <netif_add+0x17a>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801ff52:	68bb      	ldr	r3, [r7, #8]
 801ff54:	2b00      	cmp	r3, #0
 801ff56:	d101      	bne.n	801ff5c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 801ff58:	4b53      	ldr	r3, [pc, #332]	; (80200a8 <netif_add+0x194>)
 801ff5a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801ff5c:	687b      	ldr	r3, [r7, #4]
 801ff5e:	2b00      	cmp	r3, #0
 801ff60:	d101      	bne.n	801ff66 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801ff62:	4b51      	ldr	r3, [pc, #324]	; (80200a8 <netif_add+0x194>)
 801ff64:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801ff66:	683b      	ldr	r3, [r7, #0]
 801ff68:	2b00      	cmp	r3, #0
 801ff6a:	d101      	bne.n	801ff70 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 801ff6c:	4b4e      	ldr	r3, [pc, #312]	; (80200a8 <netif_add+0x194>)
 801ff6e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801ff70:	68fb      	ldr	r3, [r7, #12]
 801ff72:	2200      	movs	r2, #0
 801ff74:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801ff76:	68fb      	ldr	r3, [r7, #12]
 801ff78:	2200      	movs	r2, #0
 801ff7a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801ff7c:	68fb      	ldr	r3, [r7, #12]
 801ff7e:	2200      	movs	r2, #0
 801ff80:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801ff82:	68fb      	ldr	r3, [r7, #12]
 801ff84:	4a49      	ldr	r2, [pc, #292]	; (80200ac <netif_add+0x198>)
 801ff86:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 801ff88:	68fb      	ldr	r3, [r7, #12]
 801ff8a:	2200      	movs	r2, #0
 801ff8c:	851a      	strh	r2, [r3, #40]	; 0x28
  netif->flags = 0;
 801ff8e:	68fb      	ldr	r3, [r7, #12]
 801ff90:	2200      	movs	r2, #0
 801ff92:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 801ff96:	68fb      	ldr	r3, [r7, #12]
 801ff98:	3324      	adds	r3, #36	; 0x24
 801ff9a:	2204      	movs	r2, #4
 801ff9c:	2100      	movs	r1, #0
 801ff9e:	4618      	mov	r0, r3
 801ffa0:	f00b fc5a 	bl	802b858 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801ffa4:	68fb      	ldr	r3, [r7, #12]
 801ffa6:	2200      	movs	r2, #0
 801ffa8:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801ffaa:	68fb      	ldr	r3, [r7, #12]
 801ffac:	6a3a      	ldr	r2, [r7, #32]
 801ffae:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801ffb0:	4b3f      	ldr	r3, [pc, #252]	; (80200b0 <netif_add+0x19c>)
 801ffb2:	781a      	ldrb	r2, [r3, #0]
 801ffb4:	68fb      	ldr	r3, [r7, #12]
 801ffb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  netif->input = input;
 801ffba:	68fb      	ldr	r3, [r7, #12]
 801ffbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801ffbe:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801ffc0:	683b      	ldr	r3, [r7, #0]
 801ffc2:	687a      	ldr	r2, [r7, #4]
 801ffc4:	68b9      	ldr	r1, [r7, #8]
 801ffc6:	68f8      	ldr	r0, [r7, #12]
 801ffc8:	f000 f914 	bl	80201f4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801ffcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ffce:	68f8      	ldr	r0, [r7, #12]
 801ffd0:	4798      	blx	r3
 801ffd2:	4603      	mov	r3, r0
 801ffd4:	2b00      	cmp	r3, #0
 801ffd6:	d001      	beq.n	801ffdc <netif_add+0xc8>
    return NULL;
 801ffd8:	2300      	movs	r3, #0
 801ffda:	e058      	b.n	802008e <netif_add+0x17a>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 801ffdc:	68fb      	ldr	r3, [r7, #12]
 801ffde:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801ffe2:	2bff      	cmp	r3, #255	; 0xff
 801ffe4:	d103      	bne.n	801ffee <netif_add+0xda>
        netif->num = 0;
 801ffe6:	68fb      	ldr	r3, [r7, #12]
 801ffe8:	2200      	movs	r2, #0
 801ffea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }
      num_netifs = 0;
 801ffee:	2300      	movs	r3, #0
 801fff0:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801fff2:	4b30      	ldr	r3, [pc, #192]	; (80200b4 <netif_add+0x1a0>)
 801fff4:	681b      	ldr	r3, [r3, #0]
 801fff6:	617b      	str	r3, [r7, #20]
 801fff8:	e02b      	b.n	8020052 <netif_add+0x13e>
        LWIP_ASSERT("netif already added", netif2 != netif);
 801fffa:	697a      	ldr	r2, [r7, #20]
 801fffc:	68fb      	ldr	r3, [r7, #12]
 801fffe:	429a      	cmp	r2, r3
 8020000:	d106      	bne.n	8020010 <netif_add+0xfc>
 8020002:	4b25      	ldr	r3, [pc, #148]	; (8020098 <netif_add+0x184>)
 8020004:	f240 128b 	movw	r2, #395	; 0x18b
 8020008:	492b      	ldr	r1, [pc, #172]	; (80200b8 <netif_add+0x1a4>)
 802000a:	4825      	ldr	r0, [pc, #148]	; (80200a0 <netif_add+0x18c>)
 802000c:	f00b fe88 	bl	802bd20 <iprintf>
        num_netifs++;
 8020010:	693b      	ldr	r3, [r7, #16]
 8020012:	3301      	adds	r3, #1
 8020014:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8020016:	693b      	ldr	r3, [r7, #16]
 8020018:	2bff      	cmp	r3, #255	; 0xff
 802001a:	dd06      	ble.n	802002a <netif_add+0x116>
 802001c:	4b1e      	ldr	r3, [pc, #120]	; (8020098 <netif_add+0x184>)
 802001e:	f240 128d 	movw	r2, #397	; 0x18d
 8020022:	4926      	ldr	r1, [pc, #152]	; (80200bc <netif_add+0x1a8>)
 8020024:	481e      	ldr	r0, [pc, #120]	; (80200a0 <netif_add+0x18c>)
 8020026:	f00b fe7b 	bl	802bd20 <iprintf>
        if (netif2->num == netif->num) {
 802002a:	697b      	ldr	r3, [r7, #20]
 802002c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8020030:	68fb      	ldr	r3, [r7, #12]
 8020032:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8020036:	429a      	cmp	r2, r3
 8020038:	d108      	bne.n	802004c <netif_add+0x138>
          netif->num++;
 802003a:	68fb      	ldr	r3, [r7, #12]
 802003c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8020040:	3301      	adds	r3, #1
 8020042:	b2da      	uxtb	r2, r3
 8020044:	68fb      	ldr	r3, [r7, #12]
 8020046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          break;
 802004a:	e005      	b.n	8020058 <netif_add+0x144>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 802004c:	697b      	ldr	r3, [r7, #20]
 802004e:	681b      	ldr	r3, [r3, #0]
 8020050:	617b      	str	r3, [r7, #20]
 8020052:	697b      	ldr	r3, [r7, #20]
 8020054:	2b00      	cmp	r3, #0
 8020056:	d1d0      	bne.n	801fffa <netif_add+0xe6>
        }
      }
    } while (netif2 != NULL);
 8020058:	697b      	ldr	r3, [r7, #20]
 802005a:	2b00      	cmp	r3, #0
 802005c:	d1be      	bne.n	801ffdc <netif_add+0xc8>
  }
  if (netif->num == 254) {
 802005e:	68fb      	ldr	r3, [r7, #12]
 8020060:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8020064:	2bfe      	cmp	r3, #254	; 0xfe
 8020066:	d103      	bne.n	8020070 <netif_add+0x15c>
    netif_num = 0;
 8020068:	4b11      	ldr	r3, [pc, #68]	; (80200b0 <netif_add+0x19c>)
 802006a:	2200      	movs	r2, #0
 802006c:	701a      	strb	r2, [r3, #0]
 802006e:	e006      	b.n	802007e <netif_add+0x16a>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8020070:	68fb      	ldr	r3, [r7, #12]
 8020072:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8020076:	3301      	adds	r3, #1
 8020078:	b2da      	uxtb	r2, r3
 802007a:	4b0d      	ldr	r3, [pc, #52]	; (80200b0 <netif_add+0x19c>)
 802007c:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 802007e:	4b0d      	ldr	r3, [pc, #52]	; (80200b4 <netif_add+0x1a0>)
 8020080:	681a      	ldr	r2, [r3, #0]
 8020082:	68fb      	ldr	r3, [r7, #12]
 8020084:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8020086:	4a0b      	ldr	r2, [pc, #44]	; (80200b4 <netif_add+0x1a0>)
 8020088:	68fb      	ldr	r3, [r7, #12]
 802008a:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 802008c:	68fb      	ldr	r3, [r7, #12]
}
 802008e:	4618      	mov	r0, r3
 8020090:	3718      	adds	r7, #24
 8020092:	46bd      	mov	sp, r7
 8020094:	bd80      	pop	{r7, pc}
 8020096:	bf00      	nop
 8020098:	0802f598 	.word	0x0802f598
 802009c:	0802f62c 	.word	0x0802f62c
 80200a0:	0802f5e8 	.word	0x0802f5e8
 80200a4:	0802f648 	.word	0x0802f648
 80200a8:	08031c40 	.word	0x08031c40
 80200ac:	080204d7 	.word	0x080204d7
 80200b0:	20017198 	.word	0x20017198
 80200b4:	2001d54c 	.word	0x2001d54c
 80200b8:	0802f66c 	.word	0x0802f66c
 80200bc:	0802f680 	.word	0x0802f680

080200c0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80200c0:	b580      	push	{r7, lr}
 80200c2:	b082      	sub	sp, #8
 80200c4:	af00      	add	r7, sp, #0
 80200c6:	6078      	str	r0, [r7, #4]
 80200c8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80200ca:	6839      	ldr	r1, [r7, #0]
 80200cc:	6878      	ldr	r0, [r7, #4]
 80200ce:	f003 f893 	bl	80231f8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80200d2:	6839      	ldr	r1, [r7, #0]
 80200d4:	6878      	ldr	r0, [r7, #4]
 80200d6:	f008 f93d 	bl	8028354 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80200da:	bf00      	nop
 80200dc:	3708      	adds	r7, #8
 80200de:	46bd      	mov	sp, r7
 80200e0:	bd80      	pop	{r7, pc}
	...

080200e4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80200e4:	b580      	push	{r7, lr}
 80200e6:	b086      	sub	sp, #24
 80200e8:	af00      	add	r7, sp, #0
 80200ea:	60f8      	str	r0, [r7, #12]
 80200ec:	60b9      	str	r1, [r7, #8]
 80200ee:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80200f0:	68bb      	ldr	r3, [r7, #8]
 80200f2:	2b00      	cmp	r3, #0
 80200f4:	d106      	bne.n	8020104 <netif_do_set_ipaddr+0x20>
 80200f6:	4b1d      	ldr	r3, [pc, #116]	; (802016c <netif_do_set_ipaddr+0x88>)
 80200f8:	f240 12cb 	movw	r2, #459	; 0x1cb
 80200fc:	491c      	ldr	r1, [pc, #112]	; (8020170 <netif_do_set_ipaddr+0x8c>)
 80200fe:	481d      	ldr	r0, [pc, #116]	; (8020174 <netif_do_set_ipaddr+0x90>)
 8020100:	f00b fe0e 	bl	802bd20 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8020104:	687b      	ldr	r3, [r7, #4]
 8020106:	2b00      	cmp	r3, #0
 8020108:	d106      	bne.n	8020118 <netif_do_set_ipaddr+0x34>
 802010a:	4b18      	ldr	r3, [pc, #96]	; (802016c <netif_do_set_ipaddr+0x88>)
 802010c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8020110:	4917      	ldr	r1, [pc, #92]	; (8020170 <netif_do_set_ipaddr+0x8c>)
 8020112:	4818      	ldr	r0, [pc, #96]	; (8020174 <netif_do_set_ipaddr+0x90>)
 8020114:	f00b fe04 	bl	802bd20 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8020118:	68bb      	ldr	r3, [r7, #8]
 802011a:	681a      	ldr	r2, [r3, #0]
 802011c:	68fb      	ldr	r3, [r7, #12]
 802011e:	3304      	adds	r3, #4
 8020120:	681b      	ldr	r3, [r3, #0]
 8020122:	429a      	cmp	r2, r3
 8020124:	d01c      	beq.n	8020160 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8020126:	68bb      	ldr	r3, [r7, #8]
 8020128:	681b      	ldr	r3, [r3, #0]
 802012a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 802012c:	68fb      	ldr	r3, [r7, #12]
 802012e:	3304      	adds	r3, #4
 8020130:	681a      	ldr	r2, [r3, #0]
 8020132:	687b      	ldr	r3, [r7, #4]
 8020134:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8020136:	f107 0314 	add.w	r3, r7, #20
 802013a:	4619      	mov	r1, r3
 802013c:	6878      	ldr	r0, [r7, #4]
 802013e:	f7ff ffbf 	bl	80200c0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8020142:	68bb      	ldr	r3, [r7, #8]
 8020144:	2b00      	cmp	r3, #0
 8020146:	d002      	beq.n	802014e <netif_do_set_ipaddr+0x6a>
 8020148:	68bb      	ldr	r3, [r7, #8]
 802014a:	681b      	ldr	r3, [r3, #0]
 802014c:	e000      	b.n	8020150 <netif_do_set_ipaddr+0x6c>
 802014e:	2300      	movs	r3, #0
 8020150:	68fa      	ldr	r2, [r7, #12]
 8020152:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8020154:	2101      	movs	r1, #1
 8020156:	68f8      	ldr	r0, [r7, #12]
 8020158:	f000 f8d2 	bl	8020300 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 802015c:	2301      	movs	r3, #1
 802015e:	e000      	b.n	8020162 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8020160:	2300      	movs	r3, #0
}
 8020162:	4618      	mov	r0, r3
 8020164:	3718      	adds	r7, #24
 8020166:	46bd      	mov	sp, r7
 8020168:	bd80      	pop	{r7, pc}
 802016a:	bf00      	nop
 802016c:	0802f598 	.word	0x0802f598
 8020170:	0802f6b0 	.word	0x0802f6b0
 8020174:	0802f5e8 	.word	0x0802f5e8

08020178 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8020178:	b480      	push	{r7}
 802017a:	b085      	sub	sp, #20
 802017c:	af00      	add	r7, sp, #0
 802017e:	60f8      	str	r0, [r7, #12]
 8020180:	60b9      	str	r1, [r7, #8]
 8020182:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8020184:	68bb      	ldr	r3, [r7, #8]
 8020186:	681a      	ldr	r2, [r3, #0]
 8020188:	68fb      	ldr	r3, [r7, #12]
 802018a:	3308      	adds	r3, #8
 802018c:	681b      	ldr	r3, [r3, #0]
 802018e:	429a      	cmp	r2, r3
 8020190:	d00a      	beq.n	80201a8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8020192:	68bb      	ldr	r3, [r7, #8]
 8020194:	2b00      	cmp	r3, #0
 8020196:	d002      	beq.n	802019e <netif_do_set_netmask+0x26>
 8020198:	68bb      	ldr	r3, [r7, #8]
 802019a:	681b      	ldr	r3, [r3, #0]
 802019c:	e000      	b.n	80201a0 <netif_do_set_netmask+0x28>
 802019e:	2300      	movs	r3, #0
 80201a0:	68fa      	ldr	r2, [r7, #12]
 80201a2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 80201a4:	2301      	movs	r3, #1
 80201a6:	e000      	b.n	80201aa <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 80201a8:	2300      	movs	r3, #0
}
 80201aa:	4618      	mov	r0, r3
 80201ac:	3714      	adds	r7, #20
 80201ae:	46bd      	mov	sp, r7
 80201b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80201b4:	4770      	bx	lr

080201b6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80201b6:	b480      	push	{r7}
 80201b8:	b085      	sub	sp, #20
 80201ba:	af00      	add	r7, sp, #0
 80201bc:	60f8      	str	r0, [r7, #12]
 80201be:	60b9      	str	r1, [r7, #8]
 80201c0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80201c2:	68bb      	ldr	r3, [r7, #8]
 80201c4:	681a      	ldr	r2, [r3, #0]
 80201c6:	68fb      	ldr	r3, [r7, #12]
 80201c8:	330c      	adds	r3, #12
 80201ca:	681b      	ldr	r3, [r3, #0]
 80201cc:	429a      	cmp	r2, r3
 80201ce:	d00a      	beq.n	80201e6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80201d0:	68bb      	ldr	r3, [r7, #8]
 80201d2:	2b00      	cmp	r3, #0
 80201d4:	d002      	beq.n	80201dc <netif_do_set_gw+0x26>
 80201d6:	68bb      	ldr	r3, [r7, #8]
 80201d8:	681b      	ldr	r3, [r3, #0]
 80201da:	e000      	b.n	80201de <netif_do_set_gw+0x28>
 80201dc:	2300      	movs	r3, #0
 80201de:	68fa      	ldr	r2, [r7, #12]
 80201e0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80201e2:	2301      	movs	r3, #1
 80201e4:	e000      	b.n	80201e8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80201e6:	2300      	movs	r3, #0
}
 80201e8:	4618      	mov	r0, r3
 80201ea:	3714      	adds	r7, #20
 80201ec:	46bd      	mov	sp, r7
 80201ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80201f2:	4770      	bx	lr

080201f4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80201f4:	b580      	push	{r7, lr}
 80201f6:	b088      	sub	sp, #32
 80201f8:	af00      	add	r7, sp, #0
 80201fa:	60f8      	str	r0, [r7, #12]
 80201fc:	60b9      	str	r1, [r7, #8]
 80201fe:	607a      	str	r2, [r7, #4]
 8020200:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8020202:	2300      	movs	r3, #0
 8020204:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8020206:	2300      	movs	r3, #0
 8020208:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 802020a:	68bb      	ldr	r3, [r7, #8]
 802020c:	2b00      	cmp	r3, #0
 802020e:	d101      	bne.n	8020214 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8020210:	4b1c      	ldr	r3, [pc, #112]	; (8020284 <netif_set_addr+0x90>)
 8020212:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8020214:	687b      	ldr	r3, [r7, #4]
 8020216:	2b00      	cmp	r3, #0
 8020218:	d101      	bne.n	802021e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 802021a:	4b1a      	ldr	r3, [pc, #104]	; (8020284 <netif_set_addr+0x90>)
 802021c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 802021e:	683b      	ldr	r3, [r7, #0]
 8020220:	2b00      	cmp	r3, #0
 8020222:	d101      	bne.n	8020228 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8020224:	4b17      	ldr	r3, [pc, #92]	; (8020284 <netif_set_addr+0x90>)
 8020226:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8020228:	68bb      	ldr	r3, [r7, #8]
 802022a:	2b00      	cmp	r3, #0
 802022c:	d003      	beq.n	8020236 <netif_set_addr+0x42>
 802022e:	68bb      	ldr	r3, [r7, #8]
 8020230:	681b      	ldr	r3, [r3, #0]
 8020232:	2b00      	cmp	r3, #0
 8020234:	d101      	bne.n	802023a <netif_set_addr+0x46>
 8020236:	2301      	movs	r3, #1
 8020238:	e000      	b.n	802023c <netif_set_addr+0x48>
 802023a:	2300      	movs	r3, #0
 802023c:	617b      	str	r3, [r7, #20]
  if (remove) {
 802023e:	697b      	ldr	r3, [r7, #20]
 8020240:	2b00      	cmp	r3, #0
 8020242:	d006      	beq.n	8020252 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8020244:	f107 0310 	add.w	r3, r7, #16
 8020248:	461a      	mov	r2, r3
 802024a:	68b9      	ldr	r1, [r7, #8]
 802024c:	68f8      	ldr	r0, [r7, #12]
 802024e:	f7ff ff49 	bl	80200e4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8020252:	69fa      	ldr	r2, [r7, #28]
 8020254:	6879      	ldr	r1, [r7, #4]
 8020256:	68f8      	ldr	r0, [r7, #12]
 8020258:	f7ff ff8e 	bl	8020178 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 802025c:	69ba      	ldr	r2, [r7, #24]
 802025e:	6839      	ldr	r1, [r7, #0]
 8020260:	68f8      	ldr	r0, [r7, #12]
 8020262:	f7ff ffa8 	bl	80201b6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8020266:	697b      	ldr	r3, [r7, #20]
 8020268:	2b00      	cmp	r3, #0
 802026a:	d106      	bne.n	802027a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 802026c:	f107 0310 	add.w	r3, r7, #16
 8020270:	461a      	mov	r2, r3
 8020272:	68b9      	ldr	r1, [r7, #8]
 8020274:	68f8      	ldr	r0, [r7, #12]
 8020276:	f7ff ff35 	bl	80200e4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 802027a:	bf00      	nop
 802027c:	3720      	adds	r7, #32
 802027e:	46bd      	mov	sp, r7
 8020280:	bd80      	pop	{r7, pc}
 8020282:	bf00      	nop
 8020284:	08031c40 	.word	0x08031c40

08020288 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8020288:	b480      	push	{r7}
 802028a:	b083      	sub	sp, #12
 802028c:	af00      	add	r7, sp, #0
 802028e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8020290:	4a04      	ldr	r2, [pc, #16]	; (80202a4 <netif_set_default+0x1c>)
 8020292:	687b      	ldr	r3, [r7, #4]
 8020294:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8020296:	bf00      	nop
 8020298:	370c      	adds	r7, #12
 802029a:	46bd      	mov	sp, r7
 802029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80202a0:	4770      	bx	lr
 80202a2:	bf00      	nop
 80202a4:	2001d550 	.word	0x2001d550

080202a8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80202a8:	b580      	push	{r7, lr}
 80202aa:	b082      	sub	sp, #8
 80202ac:	af00      	add	r7, sp, #0
 80202ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80202b0:	687b      	ldr	r3, [r7, #4]
 80202b2:	2b00      	cmp	r3, #0
 80202b4:	d107      	bne.n	80202c6 <netif_set_up+0x1e>
 80202b6:	4b0f      	ldr	r3, [pc, #60]	; (80202f4 <netif_set_up+0x4c>)
 80202b8:	f44f 7254 	mov.w	r2, #848	; 0x350
 80202bc:	490e      	ldr	r1, [pc, #56]	; (80202f8 <netif_set_up+0x50>)
 80202be:	480f      	ldr	r0, [pc, #60]	; (80202fc <netif_set_up+0x54>)
 80202c0:	f00b fd2e 	bl	802bd20 <iprintf>
 80202c4:	e013      	b.n	80202ee <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80202c6:	687b      	ldr	r3, [r7, #4]
 80202c8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80202cc:	f003 0301 	and.w	r3, r3, #1
 80202d0:	2b00      	cmp	r3, #0
 80202d2:	d10c      	bne.n	80202ee <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80202d4:	687b      	ldr	r3, [r7, #4]
 80202d6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80202da:	f043 0301 	orr.w	r3, r3, #1
 80202de:	b2da      	uxtb	r2, r3
 80202e0:	687b      	ldr	r3, [r7, #4]
 80202e2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80202e6:	2103      	movs	r1, #3
 80202e8:	6878      	ldr	r0, [r7, #4]
 80202ea:	f000 f809 	bl	8020300 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80202ee:	3708      	adds	r7, #8
 80202f0:	46bd      	mov	sp, r7
 80202f2:	bd80      	pop	{r7, pc}
 80202f4:	0802f598 	.word	0x0802f598
 80202f8:	0802f720 	.word	0x0802f720
 80202fc:	0802f5e8 	.word	0x0802f5e8

08020300 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8020300:	b580      	push	{r7, lr}
 8020302:	b082      	sub	sp, #8
 8020304:	af00      	add	r7, sp, #0
 8020306:	6078      	str	r0, [r7, #4]
 8020308:	460b      	mov	r3, r1
 802030a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 802030c:	687b      	ldr	r3, [r7, #4]
 802030e:	2b00      	cmp	r3, #0
 8020310:	d106      	bne.n	8020320 <netif_issue_reports+0x20>
 8020312:	4b18      	ldr	r3, [pc, #96]	; (8020374 <netif_issue_reports+0x74>)
 8020314:	f240 326d 	movw	r2, #877	; 0x36d
 8020318:	4917      	ldr	r1, [pc, #92]	; (8020378 <netif_issue_reports+0x78>)
 802031a:	4818      	ldr	r0, [pc, #96]	; (802037c <netif_issue_reports+0x7c>)
 802031c:	f00b fd00 	bl	802bd20 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8020320:	687b      	ldr	r3, [r7, #4]
 8020322:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020326:	f003 0304 	and.w	r3, r3, #4
 802032a:	2b00      	cmp	r3, #0
 802032c:	d01e      	beq.n	802036c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 802032e:	687b      	ldr	r3, [r7, #4]
 8020330:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020334:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8020338:	2b00      	cmp	r3, #0
 802033a:	d017      	beq.n	802036c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 802033c:	78fb      	ldrb	r3, [r7, #3]
 802033e:	f003 0301 	and.w	r3, r3, #1
 8020342:	2b00      	cmp	r3, #0
 8020344:	d013      	beq.n	802036e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8020346:	687b      	ldr	r3, [r7, #4]
 8020348:	3304      	adds	r3, #4
 802034a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 802034c:	2b00      	cmp	r3, #0
 802034e:	d00e      	beq.n	802036e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8020350:	687b      	ldr	r3, [r7, #4]
 8020352:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020356:	f003 0308 	and.w	r3, r3, #8
 802035a:	2b00      	cmp	r3, #0
 802035c:	d007      	beq.n	802036e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 802035e:	687b      	ldr	r3, [r7, #4]
 8020360:	3304      	adds	r3, #4
 8020362:	4619      	mov	r1, r3
 8020364:	6878      	ldr	r0, [r7, #4]
 8020366:	f7fd fc4b 	bl	801dc00 <etharp_request>
 802036a:	e000      	b.n	802036e <netif_issue_reports+0x6e>
    return;
 802036c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 802036e:	3708      	adds	r7, #8
 8020370:	46bd      	mov	sp, r7
 8020372:	bd80      	pop	{r7, pc}
 8020374:	0802f598 	.word	0x0802f598
 8020378:	0802f73c 	.word	0x0802f73c
 802037c:	0802f5e8 	.word	0x0802f5e8

08020380 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8020380:	b580      	push	{r7, lr}
 8020382:	b082      	sub	sp, #8
 8020384:	af00      	add	r7, sp, #0
 8020386:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8020388:	687b      	ldr	r3, [r7, #4]
 802038a:	2b00      	cmp	r3, #0
 802038c:	d107      	bne.n	802039e <netif_set_down+0x1e>
 802038e:	4b12      	ldr	r3, [pc, #72]	; (80203d8 <netif_set_down+0x58>)
 8020390:	f240 329b 	movw	r2, #923	; 0x39b
 8020394:	4911      	ldr	r1, [pc, #68]	; (80203dc <netif_set_down+0x5c>)
 8020396:	4812      	ldr	r0, [pc, #72]	; (80203e0 <netif_set_down+0x60>)
 8020398:	f00b fcc2 	bl	802bd20 <iprintf>
 802039c:	e019      	b.n	80203d2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 802039e:	687b      	ldr	r3, [r7, #4]
 80203a0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80203a4:	f003 0301 	and.w	r3, r3, #1
 80203a8:	2b00      	cmp	r3, #0
 80203aa:	d012      	beq.n	80203d2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80203ac:	687b      	ldr	r3, [r7, #4]
 80203ae:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80203b2:	f023 0301 	bic.w	r3, r3, #1
 80203b6:	b2da      	uxtb	r2, r3
 80203b8:	687b      	ldr	r3, [r7, #4]
 80203ba:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80203be:	687b      	ldr	r3, [r7, #4]
 80203c0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80203c4:	f003 0308 	and.w	r3, r3, #8
 80203c8:	2b00      	cmp	r3, #0
 80203ca:	d002      	beq.n	80203d2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80203cc:	6878      	ldr	r0, [r7, #4]
 80203ce:	f7fc ffb3 	bl	801d338 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80203d2:	3708      	adds	r7, #8
 80203d4:	46bd      	mov	sp, r7
 80203d6:	bd80      	pop	{r7, pc}
 80203d8:	0802f598 	.word	0x0802f598
 80203dc:	0802f760 	.word	0x0802f760
 80203e0:	0802f5e8 	.word	0x0802f5e8

080203e4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80203e4:	b580      	push	{r7, lr}
 80203e6:	b082      	sub	sp, #8
 80203e8:	af00      	add	r7, sp, #0
 80203ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80203ec:	687b      	ldr	r3, [r7, #4]
 80203ee:	2b00      	cmp	r3, #0
 80203f0:	d107      	bne.n	8020402 <netif_set_link_up+0x1e>
 80203f2:	4b15      	ldr	r3, [pc, #84]	; (8020448 <netif_set_link_up+0x64>)
 80203f4:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80203f8:	4914      	ldr	r1, [pc, #80]	; (802044c <netif_set_link_up+0x68>)
 80203fa:	4815      	ldr	r0, [pc, #84]	; (8020450 <netif_set_link_up+0x6c>)
 80203fc:	f00b fc90 	bl	802bd20 <iprintf>
 8020400:	e01e      	b.n	8020440 <netif_set_link_up+0x5c>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8020402:	687b      	ldr	r3, [r7, #4]
 8020404:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020408:	f003 0304 	and.w	r3, r3, #4
 802040c:	2b00      	cmp	r3, #0
 802040e:	d117      	bne.n	8020440 <netif_set_link_up+0x5c>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8020410:	687b      	ldr	r3, [r7, #4]
 8020412:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020416:	f043 0304 	orr.w	r3, r3, #4
 802041a:	b2da      	uxtb	r2, r3
 802041c:	687b      	ldr	r3, [r7, #4]
 802041e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
#if LWIP_DHCP
    dhcp_network_changed(netif);
#endif /* LWIP_DHCP */

#if LWIP_AUTOIP
    autoip_network_changed(netif);
 8020422:	6878      	ldr	r0, [r7, #4]
 8020424:	f7fc fb5c 	bl	801cae0 <autoip_network_changed>
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8020428:	2103      	movs	r1, #3
 802042a:	6878      	ldr	r0, [r7, #4]
 802042c:	f7ff ff68 	bl	8020300 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8020430:	687b      	ldr	r3, [r7, #4]
 8020432:	69db      	ldr	r3, [r3, #28]
 8020434:	2b00      	cmp	r3, #0
 8020436:	d003      	beq.n	8020440 <netif_set_link_up+0x5c>
 8020438:	687b      	ldr	r3, [r7, #4]
 802043a:	69db      	ldr	r3, [r3, #28]
 802043c:	6878      	ldr	r0, [r7, #4]
 802043e:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8020440:	3708      	adds	r7, #8
 8020442:	46bd      	mov	sp, r7
 8020444:	bd80      	pop	{r7, pc}
 8020446:	bf00      	nop
 8020448:	0802f598 	.word	0x0802f598
 802044c:	0802f780 	.word	0x0802f780
 8020450:	0802f5e8 	.word	0x0802f5e8

08020454 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8020454:	b580      	push	{r7, lr}
 8020456:	b082      	sub	sp, #8
 8020458:	af00      	add	r7, sp, #0
 802045a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 802045c:	687b      	ldr	r3, [r7, #4]
 802045e:	2b00      	cmp	r3, #0
 8020460:	d107      	bne.n	8020472 <netif_set_link_down+0x1e>
 8020462:	4b11      	ldr	r3, [pc, #68]	; (80204a8 <netif_set_link_down+0x54>)
 8020464:	f240 4206 	movw	r2, #1030	; 0x406
 8020468:	4910      	ldr	r1, [pc, #64]	; (80204ac <netif_set_link_down+0x58>)
 802046a:	4811      	ldr	r0, [pc, #68]	; (80204b0 <netif_set_link_down+0x5c>)
 802046c:	f00b fc58 	bl	802bd20 <iprintf>
 8020470:	e017      	b.n	80204a2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8020472:	687b      	ldr	r3, [r7, #4]
 8020474:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020478:	f003 0304 	and.w	r3, r3, #4
 802047c:	2b00      	cmp	r3, #0
 802047e:	d010      	beq.n	80204a2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8020480:	687b      	ldr	r3, [r7, #4]
 8020482:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8020486:	f023 0304 	bic.w	r3, r3, #4
 802048a:	b2da      	uxtb	r2, r3
 802048c:	687b      	ldr	r3, [r7, #4]
 802048e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    NETIF_LINK_CALLBACK(netif);
 8020492:	687b      	ldr	r3, [r7, #4]
 8020494:	69db      	ldr	r3, [r3, #28]
 8020496:	2b00      	cmp	r3, #0
 8020498:	d003      	beq.n	80204a2 <netif_set_link_down+0x4e>
 802049a:	687b      	ldr	r3, [r7, #4]
 802049c:	69db      	ldr	r3, [r3, #28]
 802049e:	6878      	ldr	r0, [r7, #4]
 80204a0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80204a2:	3708      	adds	r7, #8
 80204a4:	46bd      	mov	sp, r7
 80204a6:	bd80      	pop	{r7, pc}
 80204a8:	0802f598 	.word	0x0802f598
 80204ac:	0802f7a4 	.word	0x0802f7a4
 80204b0:	0802f5e8 	.word	0x0802f5e8

080204b4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80204b4:	b480      	push	{r7}
 80204b6:	b083      	sub	sp, #12
 80204b8:	af00      	add	r7, sp, #0
 80204ba:	6078      	str	r0, [r7, #4]
 80204bc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80204be:	687b      	ldr	r3, [r7, #4]
 80204c0:	2b00      	cmp	r3, #0
 80204c2:	d002      	beq.n	80204ca <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80204c4:	687b      	ldr	r3, [r7, #4]
 80204c6:	683a      	ldr	r2, [r7, #0]
 80204c8:	61da      	str	r2, [r3, #28]
  }
}
 80204ca:	bf00      	nop
 80204cc:	370c      	adds	r7, #12
 80204ce:	46bd      	mov	sp, r7
 80204d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80204d4:	4770      	bx	lr

080204d6 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80204d6:	b480      	push	{r7}
 80204d8:	b085      	sub	sp, #20
 80204da:	af00      	add	r7, sp, #0
 80204dc:	60f8      	str	r0, [r7, #12]
 80204de:	60b9      	str	r1, [r7, #8]
 80204e0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80204e2:	f06f 030b 	mvn.w	r3, #11
}
 80204e6:	4618      	mov	r0, r3
 80204e8:	3714      	adds	r7, #20
 80204ea:	46bd      	mov	sp, r7
 80204ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80204f0:	4770      	bx	lr
	...

080204f4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80204f4:	b480      	push	{r7}
 80204f6:	b085      	sub	sp, #20
 80204f8:	af00      	add	r7, sp, #0
 80204fa:	4603      	mov	r3, r0
 80204fc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80204fe:	79fb      	ldrb	r3, [r7, #7]
 8020500:	2b00      	cmp	r3, #0
 8020502:	d013      	beq.n	802052c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8020504:	4b0d      	ldr	r3, [pc, #52]	; (802053c <netif_get_by_index+0x48>)
 8020506:	681b      	ldr	r3, [r3, #0]
 8020508:	60fb      	str	r3, [r7, #12]
 802050a:	e00c      	b.n	8020526 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 802050c:	68fb      	ldr	r3, [r7, #12]
 802050e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8020512:	3301      	adds	r3, #1
 8020514:	b2db      	uxtb	r3, r3
 8020516:	79fa      	ldrb	r2, [r7, #7]
 8020518:	429a      	cmp	r2, r3
 802051a:	d101      	bne.n	8020520 <netif_get_by_index+0x2c>
        return netif; /* found! */
 802051c:	68fb      	ldr	r3, [r7, #12]
 802051e:	e006      	b.n	802052e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8020520:	68fb      	ldr	r3, [r7, #12]
 8020522:	681b      	ldr	r3, [r3, #0]
 8020524:	60fb      	str	r3, [r7, #12]
 8020526:	68fb      	ldr	r3, [r7, #12]
 8020528:	2b00      	cmp	r3, #0
 802052a:	d1ef      	bne.n	802050c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 802052c:	2300      	movs	r3, #0
}
 802052e:	4618      	mov	r0, r3
 8020530:	3714      	adds	r7, #20
 8020532:	46bd      	mov	sp, r7
 8020534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020538:	4770      	bx	lr
 802053a:	bf00      	nop
 802053c:	2001d54c 	.word	0x2001d54c

08020540 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8020540:	b580      	push	{r7, lr}
 8020542:	b082      	sub	sp, #8
 8020544:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8020546:	f008 f903 	bl	8028750 <sys_arch_protect>
 802054a:	6038      	str	r0, [r7, #0]
 802054c:	4b0d      	ldr	r3, [pc, #52]	; (8020584 <pbuf_free_ooseq+0x44>)
 802054e:	2200      	movs	r2, #0
 8020550:	701a      	strb	r2, [r3, #0]
 8020552:	6838      	ldr	r0, [r7, #0]
 8020554:	f008 f90a 	bl	802876c <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8020558:	4b0b      	ldr	r3, [pc, #44]	; (8020588 <pbuf_free_ooseq+0x48>)
 802055a:	681b      	ldr	r3, [r3, #0]
 802055c:	607b      	str	r3, [r7, #4]
 802055e:	e00a      	b.n	8020576 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8020560:	687b      	ldr	r3, [r7, #4]
 8020562:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8020564:	2b00      	cmp	r3, #0
 8020566:	d003      	beq.n	8020570 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8020568:	6878      	ldr	r0, [r7, #4]
 802056a:	f002 fe83 	bl	8023274 <tcp_free_ooseq>
      return;
 802056e:	e005      	b.n	802057c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8020570:	687b      	ldr	r3, [r7, #4]
 8020572:	68db      	ldr	r3, [r3, #12]
 8020574:	607b      	str	r3, [r7, #4]
 8020576:	687b      	ldr	r3, [r7, #4]
 8020578:	2b00      	cmp	r3, #0
 802057a:	d1f1      	bne.n	8020560 <pbuf_free_ooseq+0x20>
    }
  }
}
 802057c:	3708      	adds	r7, #8
 802057e:	46bd      	mov	sp, r7
 8020580:	bd80      	pop	{r7, pc}
 8020582:	bf00      	nop
 8020584:	2001d554 	.word	0x2001d554
 8020588:	2001d55c 	.word	0x2001d55c

0802058c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 802058c:	b580      	push	{r7, lr}
 802058e:	b082      	sub	sp, #8
 8020590:	af00      	add	r7, sp, #0
 8020592:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8020594:	f7ff ffd4 	bl	8020540 <pbuf_free_ooseq>
}
 8020598:	bf00      	nop
 802059a:	3708      	adds	r7, #8
 802059c:	46bd      	mov	sp, r7
 802059e:	bd80      	pop	{r7, pc}

080205a0 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80205a0:	b580      	push	{r7, lr}
 80205a2:	b082      	sub	sp, #8
 80205a4:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 80205a6:	f008 f8d3 	bl	8028750 <sys_arch_protect>
 80205aa:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 80205ac:	4b0f      	ldr	r3, [pc, #60]	; (80205ec <pbuf_pool_is_empty+0x4c>)
 80205ae:	781b      	ldrb	r3, [r3, #0]
 80205b0:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80205b2:	4b0e      	ldr	r3, [pc, #56]	; (80205ec <pbuf_pool_is_empty+0x4c>)
 80205b4:	2201      	movs	r2, #1
 80205b6:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 80205b8:	6878      	ldr	r0, [r7, #4]
 80205ba:	f008 f8d7 	bl	802876c <sys_arch_unprotect>

  if (!queued) {
 80205be:	78fb      	ldrb	r3, [r7, #3]
 80205c0:	2b00      	cmp	r3, #0
 80205c2:	d10f      	bne.n	80205e4 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80205c4:	2100      	movs	r1, #0
 80205c6:	480a      	ldr	r0, [pc, #40]	; (80205f0 <pbuf_pool_is_empty+0x50>)
 80205c8:	f7f8 fe06 	bl	80191d8 <tcpip_try_callback>
 80205cc:	4603      	mov	r3, r0
 80205ce:	2b00      	cmp	r3, #0
 80205d0:	d008      	beq.n	80205e4 <pbuf_pool_is_empty+0x44>
 80205d2:	f008 f8bd 	bl	8028750 <sys_arch_protect>
 80205d6:	6078      	str	r0, [r7, #4]
 80205d8:	4b04      	ldr	r3, [pc, #16]	; (80205ec <pbuf_pool_is_empty+0x4c>)
 80205da:	2200      	movs	r2, #0
 80205dc:	701a      	strb	r2, [r3, #0]
 80205de:	6878      	ldr	r0, [r7, #4]
 80205e0:	f008 f8c4 	bl	802876c <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80205e4:	bf00      	nop
 80205e6:	3708      	adds	r7, #8
 80205e8:	46bd      	mov	sp, r7
 80205ea:	bd80      	pop	{r7, pc}
 80205ec:	2001d554 	.word	0x2001d554
 80205f0:	0802058d 	.word	0x0802058d

080205f4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80205f4:	b480      	push	{r7}
 80205f6:	b085      	sub	sp, #20
 80205f8:	af00      	add	r7, sp, #0
 80205fa:	60f8      	str	r0, [r7, #12]
 80205fc:	60b9      	str	r1, [r7, #8]
 80205fe:	4611      	mov	r1, r2
 8020600:	461a      	mov	r2, r3
 8020602:	460b      	mov	r3, r1
 8020604:	80fb      	strh	r3, [r7, #6]
 8020606:	4613      	mov	r3, r2
 8020608:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 802060a:	68fb      	ldr	r3, [r7, #12]
 802060c:	2200      	movs	r2, #0
 802060e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8020610:	68fb      	ldr	r3, [r7, #12]
 8020612:	68ba      	ldr	r2, [r7, #8]
 8020614:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8020616:	68fb      	ldr	r3, [r7, #12]
 8020618:	88fa      	ldrh	r2, [r7, #6]
 802061a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 802061c:	68fb      	ldr	r3, [r7, #12]
 802061e:	88ba      	ldrh	r2, [r7, #4]
 8020620:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8020622:	8b3b      	ldrh	r3, [r7, #24]
 8020624:	b2da      	uxtb	r2, r3
 8020626:	68fb      	ldr	r3, [r7, #12]
 8020628:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 802062a:	68fb      	ldr	r3, [r7, #12]
 802062c:	7f3a      	ldrb	r2, [r7, #28]
 802062e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8020630:	68fb      	ldr	r3, [r7, #12]
 8020632:	2201      	movs	r2, #1
 8020634:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8020636:	68fb      	ldr	r3, [r7, #12]
 8020638:	2200      	movs	r2, #0
 802063a:	73da      	strb	r2, [r3, #15]
}
 802063c:	bf00      	nop
 802063e:	3714      	adds	r7, #20
 8020640:	46bd      	mov	sp, r7
 8020642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020646:	4770      	bx	lr

08020648 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8020648:	b580      	push	{r7, lr}
 802064a:	b08c      	sub	sp, #48	; 0x30
 802064c:	af02      	add	r7, sp, #8
 802064e:	4603      	mov	r3, r0
 8020650:	71fb      	strb	r3, [r7, #7]
 8020652:	460b      	mov	r3, r1
 8020654:	80bb      	strh	r3, [r7, #4]
 8020656:	4613      	mov	r3, r2
 8020658:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 802065a:	79fb      	ldrb	r3, [r7, #7]
 802065c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 802065e:	887b      	ldrh	r3, [r7, #2]
 8020660:	2b41      	cmp	r3, #65	; 0x41
 8020662:	d00b      	beq.n	802067c <pbuf_alloc+0x34>
 8020664:	2b41      	cmp	r3, #65	; 0x41
 8020666:	dc02      	bgt.n	802066e <pbuf_alloc+0x26>
 8020668:	2b01      	cmp	r3, #1
 802066a:	d007      	beq.n	802067c <pbuf_alloc+0x34>
 802066c:	e0c4      	b.n	80207f8 <pbuf_alloc+0x1b0>
 802066e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8020672:	d00b      	beq.n	802068c <pbuf_alloc+0x44>
 8020674:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8020678:	d072      	beq.n	8020760 <pbuf_alloc+0x118>
 802067a:	e0bd      	b.n	80207f8 <pbuf_alloc+0x1b0>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 802067c:	887a      	ldrh	r2, [r7, #2]
 802067e:	88bb      	ldrh	r3, [r7, #4]
 8020680:	4619      	mov	r1, r3
 8020682:	2000      	movs	r0, #0
 8020684:	f000 f8d4 	bl	8020830 <pbuf_alloc_reference>
 8020688:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 802068a:	e0bf      	b.n	802080c <pbuf_alloc+0x1c4>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 802068c:	2300      	movs	r3, #0
 802068e:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8020690:	2300      	movs	r3, #0
 8020692:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8020694:	88bb      	ldrh	r3, [r7, #4]
 8020696:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8020698:	200d      	movs	r0, #13
 802069a:	f7ff fbb7 	bl	801fe0c <memp_malloc>
 802069e:	6178      	str	r0, [r7, #20]
        if (q == NULL) {
 80206a0:	697b      	ldr	r3, [r7, #20]
 80206a2:	2b00      	cmp	r3, #0
 80206a4:	d109      	bne.n	80206ba <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 80206a6:	f7ff ff7b 	bl	80205a0 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80206aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80206ac:	2b00      	cmp	r3, #0
 80206ae:	d002      	beq.n	80206b6 <pbuf_alloc+0x6e>
            pbuf_free(p);
 80206b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80206b2:	f000 fadf 	bl	8020c74 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80206b6:	2300      	movs	r3, #0
 80206b8:	e0a9      	b.n	802080e <pbuf_alloc+0x1c6>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80206ba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80206bc:	3303      	adds	r3, #3
 80206be:	b29b      	uxth	r3, r3
 80206c0:	f023 0303 	bic.w	r3, r3, #3
 80206c4:	b29a      	uxth	r2, r3
 80206c6:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80206ca:	1a9b      	subs	r3, r3, r2
 80206cc:	b29a      	uxth	r2, r3
 80206ce:	8b7b      	ldrh	r3, [r7, #26]
 80206d0:	4293      	cmp	r3, r2
 80206d2:	bf28      	it	cs
 80206d4:	4613      	movcs	r3, r2
 80206d6:	827b      	strh	r3, [r7, #18]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80206d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80206da:	3310      	adds	r3, #16
 80206dc:	697a      	ldr	r2, [r7, #20]
 80206de:	4413      	add	r3, r2
 80206e0:	3303      	adds	r3, #3
 80206e2:	f023 0303 	bic.w	r3, r3, #3
 80206e6:	4618      	mov	r0, r3
 80206e8:	8a79      	ldrh	r1, [r7, #18]
 80206ea:	8b7a      	ldrh	r2, [r7, #26]
 80206ec:	2300      	movs	r3, #0
 80206ee:	9301      	str	r3, [sp, #4]
 80206f0:	887b      	ldrh	r3, [r7, #2]
 80206f2:	9300      	str	r3, [sp, #0]
 80206f4:	460b      	mov	r3, r1
 80206f6:	4601      	mov	r1, r0
 80206f8:	6978      	ldr	r0, [r7, #20]
 80206fa:	f7ff ff7b 	bl	80205f4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80206fe:	697b      	ldr	r3, [r7, #20]
 8020700:	685b      	ldr	r3, [r3, #4]
 8020702:	f003 0303 	and.w	r3, r3, #3
 8020706:	2b00      	cmp	r3, #0
 8020708:	d006      	beq.n	8020718 <pbuf_alloc+0xd0>
 802070a:	4b43      	ldr	r3, [pc, #268]	; (8020818 <pbuf_alloc+0x1d0>)
 802070c:	f240 1201 	movw	r2, #257	; 0x101
 8020710:	4942      	ldr	r1, [pc, #264]	; (802081c <pbuf_alloc+0x1d4>)
 8020712:	4843      	ldr	r0, [pc, #268]	; (8020820 <pbuf_alloc+0x1d8>)
 8020714:	f00b fb04 	bl	802bd20 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8020718:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802071a:	3303      	adds	r3, #3
 802071c:	f023 0303 	bic.w	r3, r3, #3
 8020720:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8020724:	4293      	cmp	r3, r2
 8020726:	d106      	bne.n	8020736 <pbuf_alloc+0xee>
 8020728:	4b3b      	ldr	r3, [pc, #236]	; (8020818 <pbuf_alloc+0x1d0>)
 802072a:	f240 1203 	movw	r2, #259	; 0x103
 802072e:	493d      	ldr	r1, [pc, #244]	; (8020824 <pbuf_alloc+0x1dc>)
 8020730:	483b      	ldr	r0, [pc, #236]	; (8020820 <pbuf_alloc+0x1d8>)
 8020732:	f00b faf5 	bl	802bd20 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8020736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020738:	2b00      	cmp	r3, #0
 802073a:	d102      	bne.n	8020742 <pbuf_alloc+0xfa>
          /* allocated head of pbuf chain (into p) */
          p = q;
 802073c:	697b      	ldr	r3, [r7, #20]
 802073e:	627b      	str	r3, [r7, #36]	; 0x24
 8020740:	e002      	b.n	8020748 <pbuf_alloc+0x100>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8020742:	69fb      	ldr	r3, [r7, #28]
 8020744:	697a      	ldr	r2, [r7, #20]
 8020746:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8020748:	697b      	ldr	r3, [r7, #20]
 802074a:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 802074c:	8b7a      	ldrh	r2, [r7, #26]
 802074e:	8a7b      	ldrh	r3, [r7, #18]
 8020750:	1ad3      	subs	r3, r2, r3
 8020752:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8020754:	2300      	movs	r3, #0
 8020756:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8020758:	8b7b      	ldrh	r3, [r7, #26]
 802075a:	2b00      	cmp	r3, #0
 802075c:	d19c      	bne.n	8020698 <pbuf_alloc+0x50>
      break;
 802075e:	e055      	b.n	802080c <pbuf_alloc+0x1c4>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8020760:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8020762:	3303      	adds	r3, #3
 8020764:	b29b      	uxth	r3, r3
 8020766:	f023 0303 	bic.w	r3, r3, #3
 802076a:	b29a      	uxth	r2, r3
 802076c:	88bb      	ldrh	r3, [r7, #4]
 802076e:	3303      	adds	r3, #3
 8020770:	b29b      	uxth	r3, r3
 8020772:	f023 0303 	bic.w	r3, r3, #3
 8020776:	b29b      	uxth	r3, r3
 8020778:	4413      	add	r3, r2
 802077a:	823b      	strh	r3, [r7, #16]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 802077c:	8a3b      	ldrh	r3, [r7, #16]
 802077e:	3310      	adds	r3, #16
 8020780:	81fb      	strh	r3, [r7, #14]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8020782:	8a3a      	ldrh	r2, [r7, #16]
 8020784:	88bb      	ldrh	r3, [r7, #4]
 8020786:	3303      	adds	r3, #3
 8020788:	f023 0303 	bic.w	r3, r3, #3
 802078c:	429a      	cmp	r2, r3
 802078e:	d306      	bcc.n	802079e <pbuf_alloc+0x156>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8020790:	89fa      	ldrh	r2, [r7, #14]
 8020792:	88bb      	ldrh	r3, [r7, #4]
 8020794:	3303      	adds	r3, #3
 8020796:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 802079a:	429a      	cmp	r2, r3
 802079c:	d201      	bcs.n	80207a2 <pbuf_alloc+0x15a>
        return NULL;
 802079e:	2300      	movs	r3, #0
 80207a0:	e035      	b.n	802080e <pbuf_alloc+0x1c6>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80207a2:	89fb      	ldrh	r3, [r7, #14]
 80207a4:	4618      	mov	r0, r3
 80207a6:	f7ff f987 	bl	801fab8 <mem_malloc>
 80207aa:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 80207ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80207ae:	2b00      	cmp	r3, #0
 80207b0:	d101      	bne.n	80207b6 <pbuf_alloc+0x16e>
        return NULL;
 80207b2:	2300      	movs	r3, #0
 80207b4:	e02b      	b.n	802080e <pbuf_alloc+0x1c6>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80207b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80207b8:	3310      	adds	r3, #16
 80207ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80207bc:	4413      	add	r3, r2
 80207be:	3303      	adds	r3, #3
 80207c0:	f023 0303 	bic.w	r3, r3, #3
 80207c4:	4618      	mov	r0, r3
 80207c6:	88b9      	ldrh	r1, [r7, #4]
 80207c8:	88ba      	ldrh	r2, [r7, #4]
 80207ca:	2300      	movs	r3, #0
 80207cc:	9301      	str	r3, [sp, #4]
 80207ce:	887b      	ldrh	r3, [r7, #2]
 80207d0:	9300      	str	r3, [sp, #0]
 80207d2:	460b      	mov	r3, r1
 80207d4:	4601      	mov	r1, r0
 80207d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80207d8:	f7ff ff0c 	bl	80205f4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80207dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80207de:	685b      	ldr	r3, [r3, #4]
 80207e0:	f003 0303 	and.w	r3, r3, #3
 80207e4:	2b00      	cmp	r3, #0
 80207e6:	d010      	beq.n	802080a <pbuf_alloc+0x1c2>
 80207e8:	4b0b      	ldr	r3, [pc, #44]	; (8020818 <pbuf_alloc+0x1d0>)
 80207ea:	f240 1223 	movw	r2, #291	; 0x123
 80207ee:	490e      	ldr	r1, [pc, #56]	; (8020828 <pbuf_alloc+0x1e0>)
 80207f0:	480b      	ldr	r0, [pc, #44]	; (8020820 <pbuf_alloc+0x1d8>)
 80207f2:	f00b fa95 	bl	802bd20 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80207f6:	e008      	b.n	802080a <pbuf_alloc+0x1c2>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80207f8:	4b07      	ldr	r3, [pc, #28]	; (8020818 <pbuf_alloc+0x1d0>)
 80207fa:	f240 1227 	movw	r2, #295	; 0x127
 80207fe:	490b      	ldr	r1, [pc, #44]	; (802082c <pbuf_alloc+0x1e4>)
 8020800:	4807      	ldr	r0, [pc, #28]	; (8020820 <pbuf_alloc+0x1d8>)
 8020802:	f00b fa8d 	bl	802bd20 <iprintf>
      return NULL;
 8020806:	2300      	movs	r3, #0
 8020808:	e001      	b.n	802080e <pbuf_alloc+0x1c6>
      break;
 802080a:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 802080c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 802080e:	4618      	mov	r0, r3
 8020810:	3728      	adds	r7, #40	; 0x28
 8020812:	46bd      	mov	sp, r7
 8020814:	bd80      	pop	{r7, pc}
 8020816:	bf00      	nop
 8020818:	0802f7c8 	.word	0x0802f7c8
 802081c:	0802f7f8 	.word	0x0802f7f8
 8020820:	0802f828 	.word	0x0802f828
 8020824:	0802f850 	.word	0x0802f850
 8020828:	0802f884 	.word	0x0802f884
 802082c:	0802f8b0 	.word	0x0802f8b0

08020830 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8020830:	b580      	push	{r7, lr}
 8020832:	b086      	sub	sp, #24
 8020834:	af02      	add	r7, sp, #8
 8020836:	6078      	str	r0, [r7, #4]
 8020838:	460b      	mov	r3, r1
 802083a:	807b      	strh	r3, [r7, #2]
 802083c:	4613      	mov	r3, r2
 802083e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8020840:	883b      	ldrh	r3, [r7, #0]
 8020842:	2b41      	cmp	r3, #65	; 0x41
 8020844:	d009      	beq.n	802085a <pbuf_alloc_reference+0x2a>
 8020846:	883b      	ldrh	r3, [r7, #0]
 8020848:	2b01      	cmp	r3, #1
 802084a:	d006      	beq.n	802085a <pbuf_alloc_reference+0x2a>
 802084c:	4b0f      	ldr	r3, [pc, #60]	; (802088c <pbuf_alloc_reference+0x5c>)
 802084e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8020852:	490f      	ldr	r1, [pc, #60]	; (8020890 <pbuf_alloc_reference+0x60>)
 8020854:	480f      	ldr	r0, [pc, #60]	; (8020894 <pbuf_alloc_reference+0x64>)
 8020856:	f00b fa63 	bl	802bd20 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 802085a:	200c      	movs	r0, #12
 802085c:	f7ff fad6 	bl	801fe0c <memp_malloc>
 8020860:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8020862:	68fb      	ldr	r3, [r7, #12]
 8020864:	2b00      	cmp	r3, #0
 8020866:	d101      	bne.n	802086c <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8020868:	2300      	movs	r3, #0
 802086a:	e00b      	b.n	8020884 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 802086c:	8879      	ldrh	r1, [r7, #2]
 802086e:	887a      	ldrh	r2, [r7, #2]
 8020870:	2300      	movs	r3, #0
 8020872:	9301      	str	r3, [sp, #4]
 8020874:	883b      	ldrh	r3, [r7, #0]
 8020876:	9300      	str	r3, [sp, #0]
 8020878:	460b      	mov	r3, r1
 802087a:	6879      	ldr	r1, [r7, #4]
 802087c:	68f8      	ldr	r0, [r7, #12]
 802087e:	f7ff feb9 	bl	80205f4 <pbuf_init_alloced_pbuf>
  return p;
 8020882:	68fb      	ldr	r3, [r7, #12]
}
 8020884:	4618      	mov	r0, r3
 8020886:	3710      	adds	r7, #16
 8020888:	46bd      	mov	sp, r7
 802088a:	bd80      	pop	{r7, pc}
 802088c:	0802f7c8 	.word	0x0802f7c8
 8020890:	0802f8cc 	.word	0x0802f8cc
 8020894:	0802f828 	.word	0x0802f828

08020898 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8020898:	b580      	push	{r7, lr}
 802089a:	b088      	sub	sp, #32
 802089c:	af02      	add	r7, sp, #8
 802089e:	607b      	str	r3, [r7, #4]
 80208a0:	4603      	mov	r3, r0
 80208a2:	73fb      	strb	r3, [r7, #15]
 80208a4:	460b      	mov	r3, r1
 80208a6:	81bb      	strh	r3, [r7, #12]
 80208a8:	4613      	mov	r3, r2
 80208aa:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80208ac:	7bfb      	ldrb	r3, [r7, #15]
 80208ae:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80208b0:	8a7b      	ldrh	r3, [r7, #18]
 80208b2:	3303      	adds	r3, #3
 80208b4:	f023 0203 	bic.w	r2, r3, #3
 80208b8:	89bb      	ldrh	r3, [r7, #12]
 80208ba:	441a      	add	r2, r3
 80208bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80208be:	429a      	cmp	r2, r3
 80208c0:	d901      	bls.n	80208c6 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80208c2:	2300      	movs	r3, #0
 80208c4:	e018      	b.n	80208f8 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80208c6:	6a3b      	ldr	r3, [r7, #32]
 80208c8:	2b00      	cmp	r3, #0
 80208ca:	d007      	beq.n	80208dc <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80208cc:	8a7b      	ldrh	r3, [r7, #18]
 80208ce:	3303      	adds	r3, #3
 80208d0:	f023 0303 	bic.w	r3, r3, #3
 80208d4:	6a3a      	ldr	r2, [r7, #32]
 80208d6:	4413      	add	r3, r2
 80208d8:	617b      	str	r3, [r7, #20]
 80208da:	e001      	b.n	80208e0 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80208dc:	2300      	movs	r3, #0
 80208de:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80208e0:	6878      	ldr	r0, [r7, #4]
 80208e2:	89b9      	ldrh	r1, [r7, #12]
 80208e4:	89ba      	ldrh	r2, [r7, #12]
 80208e6:	2302      	movs	r3, #2
 80208e8:	9301      	str	r3, [sp, #4]
 80208ea:	897b      	ldrh	r3, [r7, #10]
 80208ec:	9300      	str	r3, [sp, #0]
 80208ee:	460b      	mov	r3, r1
 80208f0:	6979      	ldr	r1, [r7, #20]
 80208f2:	f7ff fe7f 	bl	80205f4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80208f6:	687b      	ldr	r3, [r7, #4]
}
 80208f8:	4618      	mov	r0, r3
 80208fa:	3718      	adds	r7, #24
 80208fc:	46bd      	mov	sp, r7
 80208fe:	bd80      	pop	{r7, pc}

08020900 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8020900:	b580      	push	{r7, lr}
 8020902:	b084      	sub	sp, #16
 8020904:	af00      	add	r7, sp, #0
 8020906:	6078      	str	r0, [r7, #4]
 8020908:	460b      	mov	r3, r1
 802090a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 802090c:	687b      	ldr	r3, [r7, #4]
 802090e:	2b00      	cmp	r3, #0
 8020910:	d106      	bne.n	8020920 <pbuf_realloc+0x20>
 8020912:	4b3a      	ldr	r3, [pc, #232]	; (80209fc <pbuf_realloc+0xfc>)
 8020914:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8020918:	4939      	ldr	r1, [pc, #228]	; (8020a00 <pbuf_realloc+0x100>)
 802091a:	483a      	ldr	r0, [pc, #232]	; (8020a04 <pbuf_realloc+0x104>)
 802091c:	f00b fa00 	bl	802bd20 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8020920:	687b      	ldr	r3, [r7, #4]
 8020922:	891b      	ldrh	r3, [r3, #8]
 8020924:	887a      	ldrh	r2, [r7, #2]
 8020926:	429a      	cmp	r2, r3
 8020928:	d264      	bcs.n	80209f4 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 802092a:	687b      	ldr	r3, [r7, #4]
 802092c:	891a      	ldrh	r2, [r3, #8]
 802092e:	887b      	ldrh	r3, [r7, #2]
 8020930:	1ad3      	subs	r3, r2, r3
 8020932:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8020934:	887b      	ldrh	r3, [r7, #2]
 8020936:	817b      	strh	r3, [r7, #10]
  q = p;
 8020938:	687b      	ldr	r3, [r7, #4]
 802093a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 802093c:	e018      	b.n	8020970 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 802093e:	68fb      	ldr	r3, [r7, #12]
 8020940:	895b      	ldrh	r3, [r3, #10]
 8020942:	897a      	ldrh	r2, [r7, #10]
 8020944:	1ad3      	subs	r3, r2, r3
 8020946:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8020948:	68fb      	ldr	r3, [r7, #12]
 802094a:	891a      	ldrh	r2, [r3, #8]
 802094c:	893b      	ldrh	r3, [r7, #8]
 802094e:	1ad3      	subs	r3, r2, r3
 8020950:	b29a      	uxth	r2, r3
 8020952:	68fb      	ldr	r3, [r7, #12]
 8020954:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8020956:	68fb      	ldr	r3, [r7, #12]
 8020958:	681b      	ldr	r3, [r3, #0]
 802095a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 802095c:	68fb      	ldr	r3, [r7, #12]
 802095e:	2b00      	cmp	r3, #0
 8020960:	d106      	bne.n	8020970 <pbuf_realloc+0x70>
 8020962:	4b26      	ldr	r3, [pc, #152]	; (80209fc <pbuf_realloc+0xfc>)
 8020964:	f240 12af 	movw	r2, #431	; 0x1af
 8020968:	4927      	ldr	r1, [pc, #156]	; (8020a08 <pbuf_realloc+0x108>)
 802096a:	4826      	ldr	r0, [pc, #152]	; (8020a04 <pbuf_realloc+0x104>)
 802096c:	f00b f9d8 	bl	802bd20 <iprintf>
  while (rem_len > q->len) {
 8020970:	68fb      	ldr	r3, [r7, #12]
 8020972:	895b      	ldrh	r3, [r3, #10]
 8020974:	897a      	ldrh	r2, [r7, #10]
 8020976:	429a      	cmp	r2, r3
 8020978:	d8e1      	bhi.n	802093e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 802097a:	68fb      	ldr	r3, [r7, #12]
 802097c:	7b1b      	ldrb	r3, [r3, #12]
 802097e:	f003 030f 	and.w	r3, r3, #15
 8020982:	2b00      	cmp	r3, #0
 8020984:	d122      	bne.n	80209cc <pbuf_realloc+0xcc>
 8020986:	68fb      	ldr	r3, [r7, #12]
 8020988:	895b      	ldrh	r3, [r3, #10]
 802098a:	897a      	ldrh	r2, [r7, #10]
 802098c:	429a      	cmp	r2, r3
 802098e:	d01d      	beq.n	80209cc <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8020990:	68fb      	ldr	r3, [r7, #12]
 8020992:	7b5b      	ldrb	r3, [r3, #13]
 8020994:	f003 0302 	and.w	r3, r3, #2
 8020998:	2b00      	cmp	r3, #0
 802099a:	d117      	bne.n	80209cc <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 802099c:	68fb      	ldr	r3, [r7, #12]
 802099e:	685b      	ldr	r3, [r3, #4]
 80209a0:	461a      	mov	r2, r3
 80209a2:	68fb      	ldr	r3, [r7, #12]
 80209a4:	1ad3      	subs	r3, r2, r3
 80209a6:	b29a      	uxth	r2, r3
 80209a8:	897b      	ldrh	r3, [r7, #10]
 80209aa:	4413      	add	r3, r2
 80209ac:	b29b      	uxth	r3, r3
 80209ae:	4619      	mov	r1, r3
 80209b0:	68f8      	ldr	r0, [r7, #12]
 80209b2:	f7fe ff77 	bl	801f8a4 <mem_trim>
 80209b6:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80209b8:	68fb      	ldr	r3, [r7, #12]
 80209ba:	2b00      	cmp	r3, #0
 80209bc:	d106      	bne.n	80209cc <pbuf_realloc+0xcc>
 80209be:	4b0f      	ldr	r3, [pc, #60]	; (80209fc <pbuf_realloc+0xfc>)
 80209c0:	f240 12bd 	movw	r2, #445	; 0x1bd
 80209c4:	4911      	ldr	r1, [pc, #68]	; (8020a0c <pbuf_realloc+0x10c>)
 80209c6:	480f      	ldr	r0, [pc, #60]	; (8020a04 <pbuf_realloc+0x104>)
 80209c8:	f00b f9aa 	bl	802bd20 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80209cc:	68fb      	ldr	r3, [r7, #12]
 80209ce:	897a      	ldrh	r2, [r7, #10]
 80209d0:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80209d2:	68fb      	ldr	r3, [r7, #12]
 80209d4:	895a      	ldrh	r2, [r3, #10]
 80209d6:	68fb      	ldr	r3, [r7, #12]
 80209d8:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80209da:	68fb      	ldr	r3, [r7, #12]
 80209dc:	681b      	ldr	r3, [r3, #0]
 80209de:	2b00      	cmp	r3, #0
 80209e0:	d004      	beq.n	80209ec <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80209e2:	68fb      	ldr	r3, [r7, #12]
 80209e4:	681b      	ldr	r3, [r3, #0]
 80209e6:	4618      	mov	r0, r3
 80209e8:	f000 f944 	bl	8020c74 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80209ec:	68fb      	ldr	r3, [r7, #12]
 80209ee:	2200      	movs	r2, #0
 80209f0:	601a      	str	r2, [r3, #0]
 80209f2:	e000      	b.n	80209f6 <pbuf_realloc+0xf6>
    return;
 80209f4:	bf00      	nop

}
 80209f6:	3710      	adds	r7, #16
 80209f8:	46bd      	mov	sp, r7
 80209fa:	bd80      	pop	{r7, pc}
 80209fc:	0802f7c8 	.word	0x0802f7c8
 8020a00:	0802f8e0 	.word	0x0802f8e0
 8020a04:	0802f828 	.word	0x0802f828
 8020a08:	0802f8f8 	.word	0x0802f8f8
 8020a0c:	0802f910 	.word	0x0802f910

08020a10 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8020a10:	b580      	push	{r7, lr}
 8020a12:	b086      	sub	sp, #24
 8020a14:	af00      	add	r7, sp, #0
 8020a16:	60f8      	str	r0, [r7, #12]
 8020a18:	60b9      	str	r1, [r7, #8]
 8020a1a:	4613      	mov	r3, r2
 8020a1c:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8020a1e:	68fb      	ldr	r3, [r7, #12]
 8020a20:	2b00      	cmp	r3, #0
 8020a22:	d106      	bne.n	8020a32 <pbuf_add_header_impl+0x22>
 8020a24:	4b2c      	ldr	r3, [pc, #176]	; (8020ad8 <pbuf_add_header_impl+0xc8>)
 8020a26:	f240 12df 	movw	r2, #479	; 0x1df
 8020a2a:	492c      	ldr	r1, [pc, #176]	; (8020adc <pbuf_add_header_impl+0xcc>)
 8020a2c:	482c      	ldr	r0, [pc, #176]	; (8020ae0 <pbuf_add_header_impl+0xd0>)
 8020a2e:	f00b f977 	bl	802bd20 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8020a32:	68fb      	ldr	r3, [r7, #12]
 8020a34:	2b00      	cmp	r3, #0
 8020a36:	d003      	beq.n	8020a40 <pbuf_add_header_impl+0x30>
 8020a38:	68bb      	ldr	r3, [r7, #8]
 8020a3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8020a3e:	d301      	bcc.n	8020a44 <pbuf_add_header_impl+0x34>
    return 1;
 8020a40:	2301      	movs	r3, #1
 8020a42:	e044      	b.n	8020ace <pbuf_add_header_impl+0xbe>
  }
  if (header_size_increment == 0) {
 8020a44:	68bb      	ldr	r3, [r7, #8]
 8020a46:	2b00      	cmp	r3, #0
 8020a48:	d101      	bne.n	8020a4e <pbuf_add_header_impl+0x3e>
    return 0;
 8020a4a:	2300      	movs	r3, #0
 8020a4c:	e03f      	b.n	8020ace <pbuf_add_header_impl+0xbe>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8020a4e:	68bb      	ldr	r3, [r7, #8]
 8020a50:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8020a52:	68fb      	ldr	r3, [r7, #12]
 8020a54:	891a      	ldrh	r2, [r3, #8]
 8020a56:	8a7b      	ldrh	r3, [r7, #18]
 8020a58:	4413      	add	r3, r2
 8020a5a:	b29b      	uxth	r3, r3
 8020a5c:	8a7a      	ldrh	r2, [r7, #18]
 8020a5e:	429a      	cmp	r2, r3
 8020a60:	d901      	bls.n	8020a66 <pbuf_add_header_impl+0x56>
    return 1;
 8020a62:	2301      	movs	r3, #1
 8020a64:	e033      	b.n	8020ace <pbuf_add_header_impl+0xbe>
  }

  type_internal = p->type_internal;
 8020a66:	68fb      	ldr	r3, [r7, #12]
 8020a68:	7b1b      	ldrb	r3, [r3, #12]
 8020a6a:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8020a6c:	8a3b      	ldrh	r3, [r7, #16]
 8020a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8020a72:	2b00      	cmp	r3, #0
 8020a74:	d00d      	beq.n	8020a92 <pbuf_add_header_impl+0x82>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8020a76:	68fb      	ldr	r3, [r7, #12]
 8020a78:	685a      	ldr	r2, [r3, #4]
 8020a7a:	68bb      	ldr	r3, [r7, #8]
 8020a7c:	425b      	negs	r3, r3
 8020a7e:	4413      	add	r3, r2
 8020a80:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8020a82:	68fb      	ldr	r3, [r7, #12]
 8020a84:	f103 0210 	add.w	r2, r3, #16
 8020a88:	697b      	ldr	r3, [r7, #20]
 8020a8a:	429a      	cmp	r2, r3
 8020a8c:	d90d      	bls.n	8020aaa <pbuf_add_header_impl+0x9a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8020a8e:	2301      	movs	r3, #1
 8020a90:	e01d      	b.n	8020ace <pbuf_add_header_impl+0xbe>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8020a92:	79fb      	ldrb	r3, [r7, #7]
 8020a94:	2b00      	cmp	r3, #0
 8020a96:	d006      	beq.n	8020aa6 <pbuf_add_header_impl+0x96>
      payload = (u8_t *)p->payload - header_size_increment;
 8020a98:	68fb      	ldr	r3, [r7, #12]
 8020a9a:	685a      	ldr	r2, [r3, #4]
 8020a9c:	68bb      	ldr	r3, [r7, #8]
 8020a9e:	425b      	negs	r3, r3
 8020aa0:	4413      	add	r3, r2
 8020aa2:	617b      	str	r3, [r7, #20]
 8020aa4:	e001      	b.n	8020aaa <pbuf_add_header_impl+0x9a>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8020aa6:	2301      	movs	r3, #1
 8020aa8:	e011      	b.n	8020ace <pbuf_add_header_impl+0xbe>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8020aaa:	68fb      	ldr	r3, [r7, #12]
 8020aac:	697a      	ldr	r2, [r7, #20]
 8020aae:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8020ab0:	68fb      	ldr	r3, [r7, #12]
 8020ab2:	895a      	ldrh	r2, [r3, #10]
 8020ab4:	8a7b      	ldrh	r3, [r7, #18]
 8020ab6:	4413      	add	r3, r2
 8020ab8:	b29a      	uxth	r2, r3
 8020aba:	68fb      	ldr	r3, [r7, #12]
 8020abc:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8020abe:	68fb      	ldr	r3, [r7, #12]
 8020ac0:	891a      	ldrh	r2, [r3, #8]
 8020ac2:	8a7b      	ldrh	r3, [r7, #18]
 8020ac4:	4413      	add	r3, r2
 8020ac6:	b29a      	uxth	r2, r3
 8020ac8:	68fb      	ldr	r3, [r7, #12]
 8020aca:	811a      	strh	r2, [r3, #8]


  return 0;
 8020acc:	2300      	movs	r3, #0
}
 8020ace:	4618      	mov	r0, r3
 8020ad0:	3718      	adds	r7, #24
 8020ad2:	46bd      	mov	sp, r7
 8020ad4:	bd80      	pop	{r7, pc}
 8020ad6:	bf00      	nop
 8020ad8:	0802f7c8 	.word	0x0802f7c8
 8020adc:	0802f92c 	.word	0x0802f92c
 8020ae0:	0802f828 	.word	0x0802f828

08020ae4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8020ae4:	b580      	push	{r7, lr}
 8020ae6:	b082      	sub	sp, #8
 8020ae8:	af00      	add	r7, sp, #0
 8020aea:	6078      	str	r0, [r7, #4]
 8020aec:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8020aee:	2200      	movs	r2, #0
 8020af0:	6839      	ldr	r1, [r7, #0]
 8020af2:	6878      	ldr	r0, [r7, #4]
 8020af4:	f7ff ff8c 	bl	8020a10 <pbuf_add_header_impl>
 8020af8:	4603      	mov	r3, r0
}
 8020afa:	4618      	mov	r0, r3
 8020afc:	3708      	adds	r7, #8
 8020afe:	46bd      	mov	sp, r7
 8020b00:	bd80      	pop	{r7, pc}
	...

08020b04 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8020b04:	b580      	push	{r7, lr}
 8020b06:	b084      	sub	sp, #16
 8020b08:	af00      	add	r7, sp, #0
 8020b0a:	6078      	str	r0, [r7, #4]
 8020b0c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8020b0e:	687b      	ldr	r3, [r7, #4]
 8020b10:	2b00      	cmp	r3, #0
 8020b12:	d106      	bne.n	8020b22 <pbuf_remove_header+0x1e>
 8020b14:	4b20      	ldr	r3, [pc, #128]	; (8020b98 <pbuf_remove_header+0x94>)
 8020b16:	f240 224b 	movw	r2, #587	; 0x24b
 8020b1a:	4920      	ldr	r1, [pc, #128]	; (8020b9c <pbuf_remove_header+0x98>)
 8020b1c:	4820      	ldr	r0, [pc, #128]	; (8020ba0 <pbuf_remove_header+0x9c>)
 8020b1e:	f00b f8ff 	bl	802bd20 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8020b22:	687b      	ldr	r3, [r7, #4]
 8020b24:	2b00      	cmp	r3, #0
 8020b26:	d003      	beq.n	8020b30 <pbuf_remove_header+0x2c>
 8020b28:	683b      	ldr	r3, [r7, #0]
 8020b2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8020b2e:	d301      	bcc.n	8020b34 <pbuf_remove_header+0x30>
    return 1;
 8020b30:	2301      	movs	r3, #1
 8020b32:	e02c      	b.n	8020b8e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8020b34:	683b      	ldr	r3, [r7, #0]
 8020b36:	2b00      	cmp	r3, #0
 8020b38:	d101      	bne.n	8020b3e <pbuf_remove_header+0x3a>
    return 0;
 8020b3a:	2300      	movs	r3, #0
 8020b3c:	e027      	b.n	8020b8e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8020b3e:	683b      	ldr	r3, [r7, #0]
 8020b40:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8020b42:	687b      	ldr	r3, [r7, #4]
 8020b44:	895b      	ldrh	r3, [r3, #10]
 8020b46:	89fa      	ldrh	r2, [r7, #14]
 8020b48:	429a      	cmp	r2, r3
 8020b4a:	d908      	bls.n	8020b5e <pbuf_remove_header+0x5a>
 8020b4c:	4b12      	ldr	r3, [pc, #72]	; (8020b98 <pbuf_remove_header+0x94>)
 8020b4e:	f240 2255 	movw	r2, #597	; 0x255
 8020b52:	4914      	ldr	r1, [pc, #80]	; (8020ba4 <pbuf_remove_header+0xa0>)
 8020b54:	4812      	ldr	r0, [pc, #72]	; (8020ba0 <pbuf_remove_header+0x9c>)
 8020b56:	f00b f8e3 	bl	802bd20 <iprintf>
 8020b5a:	2301      	movs	r3, #1
 8020b5c:	e017      	b.n	8020b8e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8020b5e:	687b      	ldr	r3, [r7, #4]
 8020b60:	685b      	ldr	r3, [r3, #4]
 8020b62:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8020b64:	687b      	ldr	r3, [r7, #4]
 8020b66:	685a      	ldr	r2, [r3, #4]
 8020b68:	683b      	ldr	r3, [r7, #0]
 8020b6a:	441a      	add	r2, r3
 8020b6c:	687b      	ldr	r3, [r7, #4]
 8020b6e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8020b70:	687b      	ldr	r3, [r7, #4]
 8020b72:	895a      	ldrh	r2, [r3, #10]
 8020b74:	89fb      	ldrh	r3, [r7, #14]
 8020b76:	1ad3      	subs	r3, r2, r3
 8020b78:	b29a      	uxth	r2, r3
 8020b7a:	687b      	ldr	r3, [r7, #4]
 8020b7c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8020b7e:	687b      	ldr	r3, [r7, #4]
 8020b80:	891a      	ldrh	r2, [r3, #8]
 8020b82:	89fb      	ldrh	r3, [r7, #14]
 8020b84:	1ad3      	subs	r3, r2, r3
 8020b86:	b29a      	uxth	r2, r3
 8020b88:	687b      	ldr	r3, [r7, #4]
 8020b8a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8020b8c:	2300      	movs	r3, #0
}
 8020b8e:	4618      	mov	r0, r3
 8020b90:	3710      	adds	r7, #16
 8020b92:	46bd      	mov	sp, r7
 8020b94:	bd80      	pop	{r7, pc}
 8020b96:	bf00      	nop
 8020b98:	0802f7c8 	.word	0x0802f7c8
 8020b9c:	0802f92c 	.word	0x0802f92c
 8020ba0:	0802f828 	.word	0x0802f828
 8020ba4:	0802f938 	.word	0x0802f938

08020ba8 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8020ba8:	b580      	push	{r7, lr}
 8020baa:	b082      	sub	sp, #8
 8020bac:	af00      	add	r7, sp, #0
 8020bae:	6078      	str	r0, [r7, #4]
 8020bb0:	460b      	mov	r3, r1
 8020bb2:	807b      	strh	r3, [r7, #2]
 8020bb4:	4613      	mov	r3, r2
 8020bb6:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8020bb8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8020bbc:	2b00      	cmp	r3, #0
 8020bbe:	da08      	bge.n	8020bd2 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8020bc0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8020bc4:	425b      	negs	r3, r3
 8020bc6:	4619      	mov	r1, r3
 8020bc8:	6878      	ldr	r0, [r7, #4]
 8020bca:	f7ff ff9b 	bl	8020b04 <pbuf_remove_header>
 8020bce:	4603      	mov	r3, r0
 8020bd0:	e007      	b.n	8020be2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8020bd2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8020bd6:	787a      	ldrb	r2, [r7, #1]
 8020bd8:	4619      	mov	r1, r3
 8020bda:	6878      	ldr	r0, [r7, #4]
 8020bdc:	f7ff ff18 	bl	8020a10 <pbuf_add_header_impl>
 8020be0:	4603      	mov	r3, r0
  }
}
 8020be2:	4618      	mov	r0, r3
 8020be4:	3708      	adds	r7, #8
 8020be6:	46bd      	mov	sp, r7
 8020be8:	bd80      	pop	{r7, pc}

08020bea <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8020bea:	b580      	push	{r7, lr}
 8020bec:	b082      	sub	sp, #8
 8020bee:	af00      	add	r7, sp, #0
 8020bf0:	6078      	str	r0, [r7, #4]
 8020bf2:	460b      	mov	r3, r1
 8020bf4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8020bf6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8020bfa:	2201      	movs	r2, #1
 8020bfc:	4619      	mov	r1, r3
 8020bfe:	6878      	ldr	r0, [r7, #4]
 8020c00:	f7ff ffd2 	bl	8020ba8 <pbuf_header_impl>
 8020c04:	4603      	mov	r3, r0
}
 8020c06:	4618      	mov	r0, r3
 8020c08:	3708      	adds	r7, #8
 8020c0a:	46bd      	mov	sp, r7
 8020c0c:	bd80      	pop	{r7, pc}

08020c0e <pbuf_free_header>:
 *                   takes an u16_t not s16_t!
 * @return the new head pbuf
 */
struct pbuf *
pbuf_free_header(struct pbuf *q, u16_t size)
{
 8020c0e:	b580      	push	{r7, lr}
 8020c10:	b086      	sub	sp, #24
 8020c12:	af00      	add	r7, sp, #0
 8020c14:	6078      	str	r0, [r7, #4]
 8020c16:	460b      	mov	r3, r1
 8020c18:	807b      	strh	r3, [r7, #2]
  struct pbuf *p = q;
 8020c1a:	687b      	ldr	r3, [r7, #4]
 8020c1c:	617b      	str	r3, [r7, #20]
  u16_t free_left = size;
 8020c1e:	887b      	ldrh	r3, [r7, #2]
 8020c20:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 8020c22:	e01c      	b.n	8020c5e <pbuf_free_header+0x50>
    if (free_left >= p->len) {
 8020c24:	697b      	ldr	r3, [r7, #20]
 8020c26:	895b      	ldrh	r3, [r3, #10]
 8020c28:	8a7a      	ldrh	r2, [r7, #18]
 8020c2a:	429a      	cmp	r2, r3
 8020c2c:	d310      	bcc.n	8020c50 <pbuf_free_header+0x42>
      struct pbuf *f = p;
 8020c2e:	697b      	ldr	r3, [r7, #20]
 8020c30:	60fb      	str	r3, [r7, #12]
      free_left = (u16_t)(free_left - p->len);
 8020c32:	697b      	ldr	r3, [r7, #20]
 8020c34:	895b      	ldrh	r3, [r3, #10]
 8020c36:	8a7a      	ldrh	r2, [r7, #18]
 8020c38:	1ad3      	subs	r3, r2, r3
 8020c3a:	827b      	strh	r3, [r7, #18]
      p = p->next;
 8020c3c:	697b      	ldr	r3, [r7, #20]
 8020c3e:	681b      	ldr	r3, [r3, #0]
 8020c40:	617b      	str	r3, [r7, #20]
      f->next = 0;
 8020c42:	68fb      	ldr	r3, [r7, #12]
 8020c44:	2200      	movs	r2, #0
 8020c46:	601a      	str	r2, [r3, #0]
      pbuf_free(f);
 8020c48:	68f8      	ldr	r0, [r7, #12]
 8020c4a:	f000 f813 	bl	8020c74 <pbuf_free>
 8020c4e:	e006      	b.n	8020c5e <pbuf_free_header+0x50>
    } else {
      pbuf_remove_header(p, free_left);
 8020c50:	8a7b      	ldrh	r3, [r7, #18]
 8020c52:	4619      	mov	r1, r3
 8020c54:	6978      	ldr	r0, [r7, #20]
 8020c56:	f7ff ff55 	bl	8020b04 <pbuf_remove_header>
      free_left = 0;
 8020c5a:	2300      	movs	r3, #0
 8020c5c:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 8020c5e:	8a7b      	ldrh	r3, [r7, #18]
 8020c60:	2b00      	cmp	r3, #0
 8020c62:	d002      	beq.n	8020c6a <pbuf_free_header+0x5c>
 8020c64:	697b      	ldr	r3, [r7, #20]
 8020c66:	2b00      	cmp	r3, #0
 8020c68:	d1dc      	bne.n	8020c24 <pbuf_free_header+0x16>
    }
  }
  return p;
 8020c6a:	697b      	ldr	r3, [r7, #20]
}
 8020c6c:	4618      	mov	r0, r3
 8020c6e:	3718      	adds	r7, #24
 8020c70:	46bd      	mov	sp, r7
 8020c72:	bd80      	pop	{r7, pc}

08020c74 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8020c74:	b580      	push	{r7, lr}
 8020c76:	b088      	sub	sp, #32
 8020c78:	af00      	add	r7, sp, #0
 8020c7a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8020c7c:	687b      	ldr	r3, [r7, #4]
 8020c7e:	2b00      	cmp	r3, #0
 8020c80:	d10b      	bne.n	8020c9a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8020c82:	687b      	ldr	r3, [r7, #4]
 8020c84:	2b00      	cmp	r3, #0
 8020c86:	d106      	bne.n	8020c96 <pbuf_free+0x22>
 8020c88:	4b3b      	ldr	r3, [pc, #236]	; (8020d78 <pbuf_free+0x104>)
 8020c8a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8020c8e:	493b      	ldr	r1, [pc, #236]	; (8020d7c <pbuf_free+0x108>)
 8020c90:	483b      	ldr	r0, [pc, #236]	; (8020d80 <pbuf_free+0x10c>)
 8020c92:	f00b f845 	bl	802bd20 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8020c96:	2300      	movs	r3, #0
 8020c98:	e069      	b.n	8020d6e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8020c9a:	2300      	movs	r3, #0
 8020c9c:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8020c9e:	e062      	b.n	8020d66 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8020ca0:	f007 fd56 	bl	8028750 <sys_arch_protect>
 8020ca4:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8020ca6:	687b      	ldr	r3, [r7, #4]
 8020ca8:	7b9b      	ldrb	r3, [r3, #14]
 8020caa:	2b00      	cmp	r3, #0
 8020cac:	d106      	bne.n	8020cbc <pbuf_free+0x48>
 8020cae:	4b32      	ldr	r3, [pc, #200]	; (8020d78 <pbuf_free+0x104>)
 8020cb0:	f240 22f1 	movw	r2, #753	; 0x2f1
 8020cb4:	4933      	ldr	r1, [pc, #204]	; (8020d84 <pbuf_free+0x110>)
 8020cb6:	4832      	ldr	r0, [pc, #200]	; (8020d80 <pbuf_free+0x10c>)
 8020cb8:	f00b f832 	bl	802bd20 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8020cbc:	687b      	ldr	r3, [r7, #4]
 8020cbe:	7b9b      	ldrb	r3, [r3, #14]
 8020cc0:	3b01      	subs	r3, #1
 8020cc2:	b2da      	uxtb	r2, r3
 8020cc4:	687b      	ldr	r3, [r7, #4]
 8020cc6:	739a      	strb	r2, [r3, #14]
 8020cc8:	687b      	ldr	r3, [r7, #4]
 8020cca:	7b9b      	ldrb	r3, [r3, #14]
 8020ccc:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8020cce:	69b8      	ldr	r0, [r7, #24]
 8020cd0:	f007 fd4c 	bl	802876c <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8020cd4:	7dfb      	ldrb	r3, [r7, #23]
 8020cd6:	2b00      	cmp	r3, #0
 8020cd8:	d143      	bne.n	8020d62 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8020cda:	687b      	ldr	r3, [r7, #4]
 8020cdc:	681b      	ldr	r3, [r3, #0]
 8020cde:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8020ce0:	687b      	ldr	r3, [r7, #4]
 8020ce2:	7b1b      	ldrb	r3, [r3, #12]
 8020ce4:	f003 030f 	and.w	r3, r3, #15
 8020ce8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8020cea:	687b      	ldr	r3, [r7, #4]
 8020cec:	7b5b      	ldrb	r3, [r3, #13]
 8020cee:	f003 0302 	and.w	r3, r3, #2
 8020cf2:	2b00      	cmp	r3, #0
 8020cf4:	d011      	beq.n	8020d1a <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8020cf6:	687b      	ldr	r3, [r7, #4]
 8020cf8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8020cfa:	68bb      	ldr	r3, [r7, #8]
 8020cfc:	691b      	ldr	r3, [r3, #16]
 8020cfe:	2b00      	cmp	r3, #0
 8020d00:	d106      	bne.n	8020d10 <pbuf_free+0x9c>
 8020d02:	4b1d      	ldr	r3, [pc, #116]	; (8020d78 <pbuf_free+0x104>)
 8020d04:	f240 22ff 	movw	r2, #767	; 0x2ff
 8020d08:	491f      	ldr	r1, [pc, #124]	; (8020d88 <pbuf_free+0x114>)
 8020d0a:	481d      	ldr	r0, [pc, #116]	; (8020d80 <pbuf_free+0x10c>)
 8020d0c:	f00b f808 	bl	802bd20 <iprintf>
        pc->custom_free_function(p);
 8020d10:	68bb      	ldr	r3, [r7, #8]
 8020d12:	691b      	ldr	r3, [r3, #16]
 8020d14:	6878      	ldr	r0, [r7, #4]
 8020d16:	4798      	blx	r3
 8020d18:	e01d      	b.n	8020d56 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8020d1a:	7bfb      	ldrb	r3, [r7, #15]
 8020d1c:	2b02      	cmp	r3, #2
 8020d1e:	d104      	bne.n	8020d2a <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8020d20:	6879      	ldr	r1, [r7, #4]
 8020d22:	200d      	movs	r0, #13
 8020d24:	f7ff f8c4 	bl	801feb0 <memp_free>
 8020d28:	e015      	b.n	8020d56 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8020d2a:	7bfb      	ldrb	r3, [r7, #15]
 8020d2c:	2b01      	cmp	r3, #1
 8020d2e:	d104      	bne.n	8020d3a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8020d30:	6879      	ldr	r1, [r7, #4]
 8020d32:	200c      	movs	r0, #12
 8020d34:	f7ff f8bc 	bl	801feb0 <memp_free>
 8020d38:	e00d      	b.n	8020d56 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8020d3a:	7bfb      	ldrb	r3, [r7, #15]
 8020d3c:	2b00      	cmp	r3, #0
 8020d3e:	d103      	bne.n	8020d48 <pbuf_free+0xd4>
          mem_free(p);
 8020d40:	6878      	ldr	r0, [r7, #4]
 8020d42:	f7fe fd1f 	bl	801f784 <mem_free>
 8020d46:	e006      	b.n	8020d56 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8020d48:	4b0b      	ldr	r3, [pc, #44]	; (8020d78 <pbuf_free+0x104>)
 8020d4a:	f240 320f 	movw	r2, #783	; 0x30f
 8020d4e:	490f      	ldr	r1, [pc, #60]	; (8020d8c <pbuf_free+0x118>)
 8020d50:	480b      	ldr	r0, [pc, #44]	; (8020d80 <pbuf_free+0x10c>)
 8020d52:	f00a ffe5 	bl	802bd20 <iprintf>
        }
      }
      count++;
 8020d56:	7ffb      	ldrb	r3, [r7, #31]
 8020d58:	3301      	adds	r3, #1
 8020d5a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8020d5c:	693b      	ldr	r3, [r7, #16]
 8020d5e:	607b      	str	r3, [r7, #4]
 8020d60:	e001      	b.n	8020d66 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8020d62:	2300      	movs	r3, #0
 8020d64:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8020d66:	687b      	ldr	r3, [r7, #4]
 8020d68:	2b00      	cmp	r3, #0
 8020d6a:	d199      	bne.n	8020ca0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8020d6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8020d6e:	4618      	mov	r0, r3
 8020d70:	3720      	adds	r7, #32
 8020d72:	46bd      	mov	sp, r7
 8020d74:	bd80      	pop	{r7, pc}
 8020d76:	bf00      	nop
 8020d78:	0802f7c8 	.word	0x0802f7c8
 8020d7c:	0802f92c 	.word	0x0802f92c
 8020d80:	0802f828 	.word	0x0802f828
 8020d84:	0802f958 	.word	0x0802f958
 8020d88:	0802f970 	.word	0x0802f970
 8020d8c:	0802f994 	.word	0x0802f994

08020d90 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8020d90:	b480      	push	{r7}
 8020d92:	b085      	sub	sp, #20
 8020d94:	af00      	add	r7, sp, #0
 8020d96:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8020d98:	2300      	movs	r3, #0
 8020d9a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8020d9c:	e005      	b.n	8020daa <pbuf_clen+0x1a>
    ++len;
 8020d9e:	89fb      	ldrh	r3, [r7, #14]
 8020da0:	3301      	adds	r3, #1
 8020da2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8020da4:	687b      	ldr	r3, [r7, #4]
 8020da6:	681b      	ldr	r3, [r3, #0]
 8020da8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8020daa:	687b      	ldr	r3, [r7, #4]
 8020dac:	2b00      	cmp	r3, #0
 8020dae:	d1f6      	bne.n	8020d9e <pbuf_clen+0xe>
  }
  return len;
 8020db0:	89fb      	ldrh	r3, [r7, #14]
}
 8020db2:	4618      	mov	r0, r3
 8020db4:	3714      	adds	r7, #20
 8020db6:	46bd      	mov	sp, r7
 8020db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020dbc:	4770      	bx	lr
	...

08020dc0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8020dc0:	b580      	push	{r7, lr}
 8020dc2:	b084      	sub	sp, #16
 8020dc4:	af00      	add	r7, sp, #0
 8020dc6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8020dc8:	687b      	ldr	r3, [r7, #4]
 8020dca:	2b00      	cmp	r3, #0
 8020dcc:	d016      	beq.n	8020dfc <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8020dce:	f007 fcbf 	bl	8028750 <sys_arch_protect>
 8020dd2:	60f8      	str	r0, [r7, #12]
 8020dd4:	687b      	ldr	r3, [r7, #4]
 8020dd6:	7b9b      	ldrb	r3, [r3, #14]
 8020dd8:	3301      	adds	r3, #1
 8020dda:	b2da      	uxtb	r2, r3
 8020ddc:	687b      	ldr	r3, [r7, #4]
 8020dde:	739a      	strb	r2, [r3, #14]
 8020de0:	68f8      	ldr	r0, [r7, #12]
 8020de2:	f007 fcc3 	bl	802876c <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8020de6:	687b      	ldr	r3, [r7, #4]
 8020de8:	7b9b      	ldrb	r3, [r3, #14]
 8020dea:	2b00      	cmp	r3, #0
 8020dec:	d106      	bne.n	8020dfc <pbuf_ref+0x3c>
 8020dee:	4b05      	ldr	r3, [pc, #20]	; (8020e04 <pbuf_ref+0x44>)
 8020df0:	f240 3242 	movw	r2, #834	; 0x342
 8020df4:	4904      	ldr	r1, [pc, #16]	; (8020e08 <pbuf_ref+0x48>)
 8020df6:	4805      	ldr	r0, [pc, #20]	; (8020e0c <pbuf_ref+0x4c>)
 8020df8:	f00a ff92 	bl	802bd20 <iprintf>
  }
}
 8020dfc:	bf00      	nop
 8020dfe:	3710      	adds	r7, #16
 8020e00:	46bd      	mov	sp, r7
 8020e02:	bd80      	pop	{r7, pc}
 8020e04:	0802f7c8 	.word	0x0802f7c8
 8020e08:	0802f9a8 	.word	0x0802f9a8
 8020e0c:	0802f828 	.word	0x0802f828

08020e10 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8020e10:	b580      	push	{r7, lr}
 8020e12:	b084      	sub	sp, #16
 8020e14:	af00      	add	r7, sp, #0
 8020e16:	6078      	str	r0, [r7, #4]
 8020e18:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8020e1a:	687b      	ldr	r3, [r7, #4]
 8020e1c:	2b00      	cmp	r3, #0
 8020e1e:	d002      	beq.n	8020e26 <pbuf_cat+0x16>
 8020e20:	683b      	ldr	r3, [r7, #0]
 8020e22:	2b00      	cmp	r3, #0
 8020e24:	d107      	bne.n	8020e36 <pbuf_cat+0x26>
 8020e26:	4b20      	ldr	r3, [pc, #128]	; (8020ea8 <pbuf_cat+0x98>)
 8020e28:	f240 325a 	movw	r2, #858	; 0x35a
 8020e2c:	491f      	ldr	r1, [pc, #124]	; (8020eac <pbuf_cat+0x9c>)
 8020e2e:	4820      	ldr	r0, [pc, #128]	; (8020eb0 <pbuf_cat+0xa0>)
 8020e30:	f00a ff76 	bl	802bd20 <iprintf>
 8020e34:	e034      	b.n	8020ea0 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8020e36:	687b      	ldr	r3, [r7, #4]
 8020e38:	60fb      	str	r3, [r7, #12]
 8020e3a:	e00a      	b.n	8020e52 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8020e3c:	68fb      	ldr	r3, [r7, #12]
 8020e3e:	891a      	ldrh	r2, [r3, #8]
 8020e40:	683b      	ldr	r3, [r7, #0]
 8020e42:	891b      	ldrh	r3, [r3, #8]
 8020e44:	4413      	add	r3, r2
 8020e46:	b29a      	uxth	r2, r3
 8020e48:	68fb      	ldr	r3, [r7, #12]
 8020e4a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8020e4c:	68fb      	ldr	r3, [r7, #12]
 8020e4e:	681b      	ldr	r3, [r3, #0]
 8020e50:	60fb      	str	r3, [r7, #12]
 8020e52:	68fb      	ldr	r3, [r7, #12]
 8020e54:	681b      	ldr	r3, [r3, #0]
 8020e56:	2b00      	cmp	r3, #0
 8020e58:	d1f0      	bne.n	8020e3c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8020e5a:	68fb      	ldr	r3, [r7, #12]
 8020e5c:	891a      	ldrh	r2, [r3, #8]
 8020e5e:	68fb      	ldr	r3, [r7, #12]
 8020e60:	895b      	ldrh	r3, [r3, #10]
 8020e62:	429a      	cmp	r2, r3
 8020e64:	d006      	beq.n	8020e74 <pbuf_cat+0x64>
 8020e66:	4b10      	ldr	r3, [pc, #64]	; (8020ea8 <pbuf_cat+0x98>)
 8020e68:	f240 3262 	movw	r2, #866	; 0x362
 8020e6c:	4911      	ldr	r1, [pc, #68]	; (8020eb4 <pbuf_cat+0xa4>)
 8020e6e:	4810      	ldr	r0, [pc, #64]	; (8020eb0 <pbuf_cat+0xa0>)
 8020e70:	f00a ff56 	bl	802bd20 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8020e74:	68fb      	ldr	r3, [r7, #12]
 8020e76:	681b      	ldr	r3, [r3, #0]
 8020e78:	2b00      	cmp	r3, #0
 8020e7a:	d006      	beq.n	8020e8a <pbuf_cat+0x7a>
 8020e7c:	4b0a      	ldr	r3, [pc, #40]	; (8020ea8 <pbuf_cat+0x98>)
 8020e7e:	f240 3263 	movw	r2, #867	; 0x363
 8020e82:	490d      	ldr	r1, [pc, #52]	; (8020eb8 <pbuf_cat+0xa8>)
 8020e84:	480a      	ldr	r0, [pc, #40]	; (8020eb0 <pbuf_cat+0xa0>)
 8020e86:	f00a ff4b 	bl	802bd20 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8020e8a:	68fb      	ldr	r3, [r7, #12]
 8020e8c:	891a      	ldrh	r2, [r3, #8]
 8020e8e:	683b      	ldr	r3, [r7, #0]
 8020e90:	891b      	ldrh	r3, [r3, #8]
 8020e92:	4413      	add	r3, r2
 8020e94:	b29a      	uxth	r2, r3
 8020e96:	68fb      	ldr	r3, [r7, #12]
 8020e98:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8020e9a:	68fb      	ldr	r3, [r7, #12]
 8020e9c:	683a      	ldr	r2, [r7, #0]
 8020e9e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8020ea0:	3710      	adds	r7, #16
 8020ea2:	46bd      	mov	sp, r7
 8020ea4:	bd80      	pop	{r7, pc}
 8020ea6:	bf00      	nop
 8020ea8:	0802f7c8 	.word	0x0802f7c8
 8020eac:	0802f9bc 	.word	0x0802f9bc
 8020eb0:	0802f828 	.word	0x0802f828
 8020eb4:	0802f9f4 	.word	0x0802f9f4
 8020eb8:	0802fa24 	.word	0x0802fa24

08020ebc <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8020ebc:	b580      	push	{r7, lr}
 8020ebe:	b082      	sub	sp, #8
 8020ec0:	af00      	add	r7, sp, #0
 8020ec2:	6078      	str	r0, [r7, #4]
 8020ec4:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8020ec6:	6839      	ldr	r1, [r7, #0]
 8020ec8:	6878      	ldr	r0, [r7, #4]
 8020eca:	f7ff ffa1 	bl	8020e10 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8020ece:	6838      	ldr	r0, [r7, #0]
 8020ed0:	f7ff ff76 	bl	8020dc0 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8020ed4:	bf00      	nop
 8020ed6:	3708      	adds	r7, #8
 8020ed8:	46bd      	mov	sp, r7
 8020eda:	bd80      	pop	{r7, pc}

08020edc <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8020edc:	b580      	push	{r7, lr}
 8020ede:	b086      	sub	sp, #24
 8020ee0:	af00      	add	r7, sp, #0
 8020ee2:	6078      	str	r0, [r7, #4]
 8020ee4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8020ee6:	2300      	movs	r3, #0
 8020ee8:	617b      	str	r3, [r7, #20]
 8020eea:	2300      	movs	r3, #0
 8020eec:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8020eee:	687b      	ldr	r3, [r7, #4]
 8020ef0:	2b00      	cmp	r3, #0
 8020ef2:	d008      	beq.n	8020f06 <pbuf_copy+0x2a>
 8020ef4:	683b      	ldr	r3, [r7, #0]
 8020ef6:	2b00      	cmp	r3, #0
 8020ef8:	d005      	beq.n	8020f06 <pbuf_copy+0x2a>
 8020efa:	687b      	ldr	r3, [r7, #4]
 8020efc:	891a      	ldrh	r2, [r3, #8]
 8020efe:	683b      	ldr	r3, [r7, #0]
 8020f00:	891b      	ldrh	r3, [r3, #8]
 8020f02:	429a      	cmp	r2, r3
 8020f04:	d209      	bcs.n	8020f1a <pbuf_copy+0x3e>
 8020f06:	4b57      	ldr	r3, [pc, #348]	; (8021064 <pbuf_copy+0x188>)
 8020f08:	f240 32ca 	movw	r2, #970	; 0x3ca
 8020f0c:	4956      	ldr	r1, [pc, #344]	; (8021068 <pbuf_copy+0x18c>)
 8020f0e:	4857      	ldr	r0, [pc, #348]	; (802106c <pbuf_copy+0x190>)
 8020f10:	f00a ff06 	bl	802bd20 <iprintf>
 8020f14:	f06f 030f 	mvn.w	r3, #15
 8020f18:	e09f      	b.n	802105a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8020f1a:	687b      	ldr	r3, [r7, #4]
 8020f1c:	895b      	ldrh	r3, [r3, #10]
 8020f1e:	461a      	mov	r2, r3
 8020f20:	697b      	ldr	r3, [r7, #20]
 8020f22:	1ad2      	subs	r2, r2, r3
 8020f24:	683b      	ldr	r3, [r7, #0]
 8020f26:	895b      	ldrh	r3, [r3, #10]
 8020f28:	4619      	mov	r1, r3
 8020f2a:	693b      	ldr	r3, [r7, #16]
 8020f2c:	1acb      	subs	r3, r1, r3
 8020f2e:	429a      	cmp	r2, r3
 8020f30:	d306      	bcc.n	8020f40 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8020f32:	683b      	ldr	r3, [r7, #0]
 8020f34:	895b      	ldrh	r3, [r3, #10]
 8020f36:	461a      	mov	r2, r3
 8020f38:	693b      	ldr	r3, [r7, #16]
 8020f3a:	1ad3      	subs	r3, r2, r3
 8020f3c:	60fb      	str	r3, [r7, #12]
 8020f3e:	e005      	b.n	8020f4c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8020f40:	687b      	ldr	r3, [r7, #4]
 8020f42:	895b      	ldrh	r3, [r3, #10]
 8020f44:	461a      	mov	r2, r3
 8020f46:	697b      	ldr	r3, [r7, #20]
 8020f48:	1ad3      	subs	r3, r2, r3
 8020f4a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8020f4c:	687b      	ldr	r3, [r7, #4]
 8020f4e:	685a      	ldr	r2, [r3, #4]
 8020f50:	697b      	ldr	r3, [r7, #20]
 8020f52:	18d0      	adds	r0, r2, r3
 8020f54:	683b      	ldr	r3, [r7, #0]
 8020f56:	685a      	ldr	r2, [r3, #4]
 8020f58:	693b      	ldr	r3, [r7, #16]
 8020f5a:	4413      	add	r3, r2
 8020f5c:	68fa      	ldr	r2, [r7, #12]
 8020f5e:	4619      	mov	r1, r3
 8020f60:	f00a fc55 	bl	802b80e <memcpy>
    offset_to += len;
 8020f64:	697a      	ldr	r2, [r7, #20]
 8020f66:	68fb      	ldr	r3, [r7, #12]
 8020f68:	4413      	add	r3, r2
 8020f6a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8020f6c:	693a      	ldr	r2, [r7, #16]
 8020f6e:	68fb      	ldr	r3, [r7, #12]
 8020f70:	4413      	add	r3, r2
 8020f72:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8020f74:	687b      	ldr	r3, [r7, #4]
 8020f76:	895b      	ldrh	r3, [r3, #10]
 8020f78:	461a      	mov	r2, r3
 8020f7a:	697b      	ldr	r3, [r7, #20]
 8020f7c:	429a      	cmp	r2, r3
 8020f7e:	d206      	bcs.n	8020f8e <pbuf_copy+0xb2>
 8020f80:	4b38      	ldr	r3, [pc, #224]	; (8021064 <pbuf_copy+0x188>)
 8020f82:	f240 32d9 	movw	r2, #985	; 0x3d9
 8020f86:	493a      	ldr	r1, [pc, #232]	; (8021070 <pbuf_copy+0x194>)
 8020f88:	4838      	ldr	r0, [pc, #224]	; (802106c <pbuf_copy+0x190>)
 8020f8a:	f00a fec9 	bl	802bd20 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8020f8e:	683b      	ldr	r3, [r7, #0]
 8020f90:	895b      	ldrh	r3, [r3, #10]
 8020f92:	461a      	mov	r2, r3
 8020f94:	693b      	ldr	r3, [r7, #16]
 8020f96:	429a      	cmp	r2, r3
 8020f98:	d206      	bcs.n	8020fa8 <pbuf_copy+0xcc>
 8020f9a:	4b32      	ldr	r3, [pc, #200]	; (8021064 <pbuf_copy+0x188>)
 8020f9c:	f240 32da 	movw	r2, #986	; 0x3da
 8020fa0:	4934      	ldr	r1, [pc, #208]	; (8021074 <pbuf_copy+0x198>)
 8020fa2:	4832      	ldr	r0, [pc, #200]	; (802106c <pbuf_copy+0x190>)
 8020fa4:	f00a febc 	bl	802bd20 <iprintf>
    if (offset_from >= p_from->len) {
 8020fa8:	683b      	ldr	r3, [r7, #0]
 8020faa:	895b      	ldrh	r3, [r3, #10]
 8020fac:	461a      	mov	r2, r3
 8020fae:	693b      	ldr	r3, [r7, #16]
 8020fb0:	429a      	cmp	r2, r3
 8020fb2:	d804      	bhi.n	8020fbe <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8020fb4:	2300      	movs	r3, #0
 8020fb6:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8020fb8:	683b      	ldr	r3, [r7, #0]
 8020fba:	681b      	ldr	r3, [r3, #0]
 8020fbc:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8020fbe:	687b      	ldr	r3, [r7, #4]
 8020fc0:	895b      	ldrh	r3, [r3, #10]
 8020fc2:	461a      	mov	r2, r3
 8020fc4:	697b      	ldr	r3, [r7, #20]
 8020fc6:	429a      	cmp	r2, r3
 8020fc8:	d114      	bne.n	8020ff4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8020fca:	2300      	movs	r3, #0
 8020fcc:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8020fce:	687b      	ldr	r3, [r7, #4]
 8020fd0:	681b      	ldr	r3, [r3, #0]
 8020fd2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8020fd4:	687b      	ldr	r3, [r7, #4]
 8020fd6:	2b00      	cmp	r3, #0
 8020fd8:	d10c      	bne.n	8020ff4 <pbuf_copy+0x118>
 8020fda:	683b      	ldr	r3, [r7, #0]
 8020fdc:	2b00      	cmp	r3, #0
 8020fde:	d009      	beq.n	8020ff4 <pbuf_copy+0x118>
 8020fe0:	4b20      	ldr	r3, [pc, #128]	; (8021064 <pbuf_copy+0x188>)
 8020fe2:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8020fe6:	4924      	ldr	r1, [pc, #144]	; (8021078 <pbuf_copy+0x19c>)
 8020fe8:	4820      	ldr	r0, [pc, #128]	; (802106c <pbuf_copy+0x190>)
 8020fea:	f00a fe99 	bl	802bd20 <iprintf>
 8020fee:	f06f 030f 	mvn.w	r3, #15
 8020ff2:	e032      	b.n	802105a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8020ff4:	683b      	ldr	r3, [r7, #0]
 8020ff6:	2b00      	cmp	r3, #0
 8020ff8:	d013      	beq.n	8021022 <pbuf_copy+0x146>
 8020ffa:	683b      	ldr	r3, [r7, #0]
 8020ffc:	895a      	ldrh	r2, [r3, #10]
 8020ffe:	683b      	ldr	r3, [r7, #0]
 8021000:	891b      	ldrh	r3, [r3, #8]
 8021002:	429a      	cmp	r2, r3
 8021004:	d10d      	bne.n	8021022 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8021006:	683b      	ldr	r3, [r7, #0]
 8021008:	681b      	ldr	r3, [r3, #0]
 802100a:	2b00      	cmp	r3, #0
 802100c:	d009      	beq.n	8021022 <pbuf_copy+0x146>
 802100e:	4b15      	ldr	r3, [pc, #84]	; (8021064 <pbuf_copy+0x188>)
 8021010:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8021014:	4919      	ldr	r1, [pc, #100]	; (802107c <pbuf_copy+0x1a0>)
 8021016:	4815      	ldr	r0, [pc, #84]	; (802106c <pbuf_copy+0x190>)
 8021018:	f00a fe82 	bl	802bd20 <iprintf>
 802101c:	f06f 0305 	mvn.w	r3, #5
 8021020:	e01b      	b.n	802105a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8021022:	687b      	ldr	r3, [r7, #4]
 8021024:	2b00      	cmp	r3, #0
 8021026:	d013      	beq.n	8021050 <pbuf_copy+0x174>
 8021028:	687b      	ldr	r3, [r7, #4]
 802102a:	895a      	ldrh	r2, [r3, #10]
 802102c:	687b      	ldr	r3, [r7, #4]
 802102e:	891b      	ldrh	r3, [r3, #8]
 8021030:	429a      	cmp	r2, r3
 8021032:	d10d      	bne.n	8021050 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8021034:	687b      	ldr	r3, [r7, #4]
 8021036:	681b      	ldr	r3, [r3, #0]
 8021038:	2b00      	cmp	r3, #0
 802103a:	d009      	beq.n	8021050 <pbuf_copy+0x174>
 802103c:	4b09      	ldr	r3, [pc, #36]	; (8021064 <pbuf_copy+0x188>)
 802103e:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8021042:	490e      	ldr	r1, [pc, #56]	; (802107c <pbuf_copy+0x1a0>)
 8021044:	4809      	ldr	r0, [pc, #36]	; (802106c <pbuf_copy+0x190>)
 8021046:	f00a fe6b 	bl	802bd20 <iprintf>
 802104a:	f06f 0305 	mvn.w	r3, #5
 802104e:	e004      	b.n	802105a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8021050:	683b      	ldr	r3, [r7, #0]
 8021052:	2b00      	cmp	r3, #0
 8021054:	f47f af61 	bne.w	8020f1a <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8021058:	2300      	movs	r3, #0
}
 802105a:	4618      	mov	r0, r3
 802105c:	3718      	adds	r7, #24
 802105e:	46bd      	mov	sp, r7
 8021060:	bd80      	pop	{r7, pc}
 8021062:	bf00      	nop
 8021064:	0802f7c8 	.word	0x0802f7c8
 8021068:	0802fa70 	.word	0x0802fa70
 802106c:	0802f828 	.word	0x0802f828
 8021070:	0802faa0 	.word	0x0802faa0
 8021074:	0802fab8 	.word	0x0802fab8
 8021078:	0802fad4 	.word	0x0802fad4
 802107c:	0802fae4 	.word	0x0802fae4

08021080 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8021080:	b580      	push	{r7, lr}
 8021082:	b088      	sub	sp, #32
 8021084:	af00      	add	r7, sp, #0
 8021086:	60f8      	str	r0, [r7, #12]
 8021088:	60b9      	str	r1, [r7, #8]
 802108a:	4611      	mov	r1, r2
 802108c:	461a      	mov	r2, r3
 802108e:	460b      	mov	r3, r1
 8021090:	80fb      	strh	r3, [r7, #6]
 8021092:	4613      	mov	r3, r2
 8021094:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8021096:	2300      	movs	r3, #0
 8021098:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 802109a:	2300      	movs	r3, #0
 802109c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 802109e:	68fb      	ldr	r3, [r7, #12]
 80210a0:	2b00      	cmp	r3, #0
 80210a2:	d108      	bne.n	80210b6 <pbuf_copy_partial+0x36>
 80210a4:	4b2b      	ldr	r3, [pc, #172]	; (8021154 <pbuf_copy_partial+0xd4>)
 80210a6:	f240 420a 	movw	r2, #1034	; 0x40a
 80210aa:	492b      	ldr	r1, [pc, #172]	; (8021158 <pbuf_copy_partial+0xd8>)
 80210ac:	482b      	ldr	r0, [pc, #172]	; (802115c <pbuf_copy_partial+0xdc>)
 80210ae:	f00a fe37 	bl	802bd20 <iprintf>
 80210b2:	2300      	movs	r3, #0
 80210b4:	e04a      	b.n	802114c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 80210b6:	68bb      	ldr	r3, [r7, #8]
 80210b8:	2b00      	cmp	r3, #0
 80210ba:	d108      	bne.n	80210ce <pbuf_copy_partial+0x4e>
 80210bc:	4b25      	ldr	r3, [pc, #148]	; (8021154 <pbuf_copy_partial+0xd4>)
 80210be:	f240 420b 	movw	r2, #1035	; 0x40b
 80210c2:	4927      	ldr	r1, [pc, #156]	; (8021160 <pbuf_copy_partial+0xe0>)
 80210c4:	4825      	ldr	r0, [pc, #148]	; (802115c <pbuf_copy_partial+0xdc>)
 80210c6:	f00a fe2b 	bl	802bd20 <iprintf>
 80210ca:	2300      	movs	r3, #0
 80210cc:	e03e      	b.n	802114c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80210ce:	68fb      	ldr	r3, [r7, #12]
 80210d0:	61fb      	str	r3, [r7, #28]
 80210d2:	e034      	b.n	802113e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80210d4:	88bb      	ldrh	r3, [r7, #4]
 80210d6:	2b00      	cmp	r3, #0
 80210d8:	d00a      	beq.n	80210f0 <pbuf_copy_partial+0x70>
 80210da:	69fb      	ldr	r3, [r7, #28]
 80210dc:	895b      	ldrh	r3, [r3, #10]
 80210de:	88ba      	ldrh	r2, [r7, #4]
 80210e0:	429a      	cmp	r2, r3
 80210e2:	d305      	bcc.n	80210f0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80210e4:	69fb      	ldr	r3, [r7, #28]
 80210e6:	895b      	ldrh	r3, [r3, #10]
 80210e8:	88ba      	ldrh	r2, [r7, #4]
 80210ea:	1ad3      	subs	r3, r2, r3
 80210ec:	80bb      	strh	r3, [r7, #4]
 80210ee:	e023      	b.n	8021138 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80210f0:	69fb      	ldr	r3, [r7, #28]
 80210f2:	895a      	ldrh	r2, [r3, #10]
 80210f4:	88bb      	ldrh	r3, [r7, #4]
 80210f6:	1ad3      	subs	r3, r2, r3
 80210f8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80210fa:	8b3a      	ldrh	r2, [r7, #24]
 80210fc:	88fb      	ldrh	r3, [r7, #6]
 80210fe:	429a      	cmp	r2, r3
 8021100:	d901      	bls.n	8021106 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8021102:	88fb      	ldrh	r3, [r7, #6]
 8021104:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8021106:	8b7b      	ldrh	r3, [r7, #26]
 8021108:	68ba      	ldr	r2, [r7, #8]
 802110a:	18d0      	adds	r0, r2, r3
 802110c:	69fb      	ldr	r3, [r7, #28]
 802110e:	685a      	ldr	r2, [r3, #4]
 8021110:	88bb      	ldrh	r3, [r7, #4]
 8021112:	4413      	add	r3, r2
 8021114:	8b3a      	ldrh	r2, [r7, #24]
 8021116:	4619      	mov	r1, r3
 8021118:	f00a fb79 	bl	802b80e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 802111c:	8afa      	ldrh	r2, [r7, #22]
 802111e:	8b3b      	ldrh	r3, [r7, #24]
 8021120:	4413      	add	r3, r2
 8021122:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8021124:	8b7a      	ldrh	r2, [r7, #26]
 8021126:	8b3b      	ldrh	r3, [r7, #24]
 8021128:	4413      	add	r3, r2
 802112a:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 802112c:	88fa      	ldrh	r2, [r7, #6]
 802112e:	8b3b      	ldrh	r3, [r7, #24]
 8021130:	1ad3      	subs	r3, r2, r3
 8021132:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8021134:	2300      	movs	r3, #0
 8021136:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8021138:	69fb      	ldr	r3, [r7, #28]
 802113a:	681b      	ldr	r3, [r3, #0]
 802113c:	61fb      	str	r3, [r7, #28]
 802113e:	88fb      	ldrh	r3, [r7, #6]
 8021140:	2b00      	cmp	r3, #0
 8021142:	d002      	beq.n	802114a <pbuf_copy_partial+0xca>
 8021144:	69fb      	ldr	r3, [r7, #28]
 8021146:	2b00      	cmp	r3, #0
 8021148:	d1c4      	bne.n	80210d4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 802114a:	8afb      	ldrh	r3, [r7, #22]
}
 802114c:	4618      	mov	r0, r3
 802114e:	3720      	adds	r7, #32
 8021150:	46bd      	mov	sp, r7
 8021152:	bd80      	pop	{r7, pc}
 8021154:	0802f7c8 	.word	0x0802f7c8
 8021158:	0802fb10 	.word	0x0802fb10
 802115c:	0802f828 	.word	0x0802f828
 8021160:	0802fb30 	.word	0x0802fb30

08021164 <pbuf_skip_const>:
#endif /* LWIP_TCP && TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

/* Actual implementation of pbuf_skip() but returning const pointer... */
static const struct pbuf *
pbuf_skip_const(const struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 8021164:	b480      	push	{r7}
 8021166:	b087      	sub	sp, #28
 8021168:	af00      	add	r7, sp, #0
 802116a:	60f8      	str	r0, [r7, #12]
 802116c:	460b      	mov	r3, r1
 802116e:	607a      	str	r2, [r7, #4]
 8021170:	817b      	strh	r3, [r7, #10]
  u16_t offset_left = in_offset;
 8021172:	897b      	ldrh	r3, [r7, #10]
 8021174:	82fb      	strh	r3, [r7, #22]
  const struct pbuf *q = in;
 8021176:	68fb      	ldr	r3, [r7, #12]
 8021178:	613b      	str	r3, [r7, #16]

  /* get the correct pbuf */
  while ((q != NULL) && (q->len <= offset_left)) {
 802117a:	e007      	b.n	802118c <pbuf_skip_const+0x28>
    offset_left = (u16_t)(offset_left - q->len);
 802117c:	693b      	ldr	r3, [r7, #16]
 802117e:	895b      	ldrh	r3, [r3, #10]
 8021180:	8afa      	ldrh	r2, [r7, #22]
 8021182:	1ad3      	subs	r3, r2, r3
 8021184:	82fb      	strh	r3, [r7, #22]
    q = q->next;
 8021186:	693b      	ldr	r3, [r7, #16]
 8021188:	681b      	ldr	r3, [r3, #0]
 802118a:	613b      	str	r3, [r7, #16]
  while ((q != NULL) && (q->len <= offset_left)) {
 802118c:	693b      	ldr	r3, [r7, #16]
 802118e:	2b00      	cmp	r3, #0
 8021190:	d004      	beq.n	802119c <pbuf_skip_const+0x38>
 8021192:	693b      	ldr	r3, [r7, #16]
 8021194:	895b      	ldrh	r3, [r3, #10]
 8021196:	8afa      	ldrh	r2, [r7, #22]
 8021198:	429a      	cmp	r2, r3
 802119a:	d2ef      	bcs.n	802117c <pbuf_skip_const+0x18>
  }
  if (out_offset != NULL) {
 802119c:	687b      	ldr	r3, [r7, #4]
 802119e:	2b00      	cmp	r3, #0
 80211a0:	d002      	beq.n	80211a8 <pbuf_skip_const+0x44>
    *out_offset = offset_left;
 80211a2:	687b      	ldr	r3, [r7, #4]
 80211a4:	8afa      	ldrh	r2, [r7, #22]
 80211a6:	801a      	strh	r2, [r3, #0]
  }
  return q;
 80211a8:	693b      	ldr	r3, [r7, #16]
}
 80211aa:	4618      	mov	r0, r3
 80211ac:	371c      	adds	r7, #28
 80211ae:	46bd      	mov	sp, r7
 80211b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80211b4:	4770      	bx	lr

080211b6 <pbuf_skip>:
 * @param out_offset resulting offset in the returned pbuf
 * @return the pbuf in the queue where the offset is
 */
struct pbuf *
pbuf_skip(struct pbuf *in, u16_t in_offset, u16_t *out_offset)
{
 80211b6:	b580      	push	{r7, lr}
 80211b8:	b086      	sub	sp, #24
 80211ba:	af00      	add	r7, sp, #0
 80211bc:	60f8      	str	r0, [r7, #12]
 80211be:	460b      	mov	r3, r1
 80211c0:	607a      	str	r2, [r7, #4]
 80211c2:	817b      	strh	r3, [r7, #10]
  const struct pbuf *out = pbuf_skip_const(in, in_offset, out_offset);
 80211c4:	897b      	ldrh	r3, [r7, #10]
 80211c6:	687a      	ldr	r2, [r7, #4]
 80211c8:	4619      	mov	r1, r3
 80211ca:	68f8      	ldr	r0, [r7, #12]
 80211cc:	f7ff ffca 	bl	8021164 <pbuf_skip_const>
 80211d0:	6178      	str	r0, [r7, #20]
  return LWIP_CONST_CAST(struct pbuf *, out);
 80211d2:	697b      	ldr	r3, [r7, #20]
}
 80211d4:	4618      	mov	r0, r3
 80211d6:	3718      	adds	r7, #24
 80211d8:	46bd      	mov	sp, r7
 80211da:	bd80      	pop	{r7, pc}

080211dc <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 80211dc:	b580      	push	{r7, lr}
 80211de:	b088      	sub	sp, #32
 80211e0:	af00      	add	r7, sp, #0
 80211e2:	60f8      	str	r0, [r7, #12]
 80211e4:	60b9      	str	r1, [r7, #8]
 80211e6:	4613      	mov	r3, r2
 80211e8:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 80211ea:	88fb      	ldrh	r3, [r7, #6]
 80211ec:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 80211ee:	2300      	movs	r3, #0
 80211f0:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 80211f2:	68fb      	ldr	r3, [r7, #12]
 80211f4:	2b00      	cmp	r3, #0
 80211f6:	d109      	bne.n	802120c <pbuf_take+0x30>
 80211f8:	4b3a      	ldr	r3, [pc, #232]	; (80212e4 <pbuf_take+0x108>)
 80211fa:	f240 42b3 	movw	r2, #1203	; 0x4b3
 80211fe:	493a      	ldr	r1, [pc, #232]	; (80212e8 <pbuf_take+0x10c>)
 8021200:	483a      	ldr	r0, [pc, #232]	; (80212ec <pbuf_take+0x110>)
 8021202:	f00a fd8d 	bl	802bd20 <iprintf>
 8021206:	f06f 030f 	mvn.w	r3, #15
 802120a:	e067      	b.n	80212dc <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 802120c:	68bb      	ldr	r3, [r7, #8]
 802120e:	2b00      	cmp	r3, #0
 8021210:	d109      	bne.n	8021226 <pbuf_take+0x4a>
 8021212:	4b34      	ldr	r3, [pc, #208]	; (80212e4 <pbuf_take+0x108>)
 8021214:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8021218:	4935      	ldr	r1, [pc, #212]	; (80212f0 <pbuf_take+0x114>)
 802121a:	4834      	ldr	r0, [pc, #208]	; (80212ec <pbuf_take+0x110>)
 802121c:	f00a fd80 	bl	802bd20 <iprintf>
 8021220:	f06f 030f 	mvn.w	r3, #15
 8021224:	e05a      	b.n	80212dc <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 8021226:	68fb      	ldr	r3, [r7, #12]
 8021228:	891b      	ldrh	r3, [r3, #8]
 802122a:	88fa      	ldrh	r2, [r7, #6]
 802122c:	429a      	cmp	r2, r3
 802122e:	d909      	bls.n	8021244 <pbuf_take+0x68>
 8021230:	4b2c      	ldr	r3, [pc, #176]	; (80212e4 <pbuf_take+0x108>)
 8021232:	f240 42b5 	movw	r2, #1205	; 0x4b5
 8021236:	492f      	ldr	r1, [pc, #188]	; (80212f4 <pbuf_take+0x118>)
 8021238:	482c      	ldr	r0, [pc, #176]	; (80212ec <pbuf_take+0x110>)
 802123a:	f00a fd71 	bl	802bd20 <iprintf>
 802123e:	f04f 33ff 	mov.w	r3, #4294967295
 8021242:	e04b      	b.n	80212dc <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 8021244:	68fb      	ldr	r3, [r7, #12]
 8021246:	2b00      	cmp	r3, #0
 8021248:	d007      	beq.n	802125a <pbuf_take+0x7e>
 802124a:	68bb      	ldr	r3, [r7, #8]
 802124c:	2b00      	cmp	r3, #0
 802124e:	d004      	beq.n	802125a <pbuf_take+0x7e>
 8021250:	68fb      	ldr	r3, [r7, #12]
 8021252:	891b      	ldrh	r3, [r3, #8]
 8021254:	88fa      	ldrh	r2, [r7, #6]
 8021256:	429a      	cmp	r2, r3
 8021258:	d902      	bls.n	8021260 <pbuf_take+0x84>
    return ERR_ARG;
 802125a:	f06f 030f 	mvn.w	r3, #15
 802125e:	e03d      	b.n	80212dc <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 8021260:	68fb      	ldr	r3, [r7, #12]
 8021262:	61fb      	str	r3, [r7, #28]
 8021264:	e028      	b.n	80212b8 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 8021266:	69fb      	ldr	r3, [r7, #28]
 8021268:	2b00      	cmp	r3, #0
 802126a:	d106      	bne.n	802127a <pbuf_take+0x9e>
 802126c:	4b1d      	ldr	r3, [pc, #116]	; (80212e4 <pbuf_take+0x108>)
 802126e:	f240 42bd 	movw	r2, #1213	; 0x4bd
 8021272:	4921      	ldr	r1, [pc, #132]	; (80212f8 <pbuf_take+0x11c>)
 8021274:	481d      	ldr	r0, [pc, #116]	; (80212ec <pbuf_take+0x110>)
 8021276:	f00a fd53 	bl	802bd20 <iprintf>
    buf_copy_len = total_copy_len;
 802127a:	697b      	ldr	r3, [r7, #20]
 802127c:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 802127e:	69fb      	ldr	r3, [r7, #28]
 8021280:	895b      	ldrh	r3, [r3, #10]
 8021282:	461a      	mov	r2, r3
 8021284:	69bb      	ldr	r3, [r7, #24]
 8021286:	429a      	cmp	r2, r3
 8021288:	d202      	bcs.n	8021290 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 802128a:	69fb      	ldr	r3, [r7, #28]
 802128c:	895b      	ldrh	r3, [r3, #10]
 802128e:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 8021290:	69fb      	ldr	r3, [r7, #28]
 8021292:	6858      	ldr	r0, [r3, #4]
 8021294:	68ba      	ldr	r2, [r7, #8]
 8021296:	693b      	ldr	r3, [r7, #16]
 8021298:	4413      	add	r3, r2
 802129a:	69ba      	ldr	r2, [r7, #24]
 802129c:	4619      	mov	r1, r3
 802129e:	f00a fab6 	bl	802b80e <memcpy>
    total_copy_len -= buf_copy_len;
 80212a2:	697a      	ldr	r2, [r7, #20]
 80212a4:	69bb      	ldr	r3, [r7, #24]
 80212a6:	1ad3      	subs	r3, r2, r3
 80212a8:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 80212aa:	693a      	ldr	r2, [r7, #16]
 80212ac:	69bb      	ldr	r3, [r7, #24]
 80212ae:	4413      	add	r3, r2
 80212b0:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 80212b2:	69fb      	ldr	r3, [r7, #28]
 80212b4:	681b      	ldr	r3, [r3, #0]
 80212b6:	61fb      	str	r3, [r7, #28]
 80212b8:	697b      	ldr	r3, [r7, #20]
 80212ba:	2b00      	cmp	r3, #0
 80212bc:	d1d3      	bne.n	8021266 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 80212be:	697b      	ldr	r3, [r7, #20]
 80212c0:	2b00      	cmp	r3, #0
 80212c2:	d103      	bne.n	80212cc <pbuf_take+0xf0>
 80212c4:	88fa      	ldrh	r2, [r7, #6]
 80212c6:	693b      	ldr	r3, [r7, #16]
 80212c8:	429a      	cmp	r2, r3
 80212ca:	d006      	beq.n	80212da <pbuf_take+0xfe>
 80212cc:	4b05      	ldr	r3, [pc, #20]	; (80212e4 <pbuf_take+0x108>)
 80212ce:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 80212d2:	490a      	ldr	r1, [pc, #40]	; (80212fc <pbuf_take+0x120>)
 80212d4:	4805      	ldr	r0, [pc, #20]	; (80212ec <pbuf_take+0x110>)
 80212d6:	f00a fd23 	bl	802bd20 <iprintf>
  return ERR_OK;
 80212da:	2300      	movs	r3, #0
}
 80212dc:	4618      	mov	r0, r3
 80212de:	3720      	adds	r7, #32
 80212e0:	46bd      	mov	sp, r7
 80212e2:	bd80      	pop	{r7, pc}
 80212e4:	0802f7c8 	.word	0x0802f7c8
 80212e8:	0802fba0 	.word	0x0802fba0
 80212ec:	0802f828 	.word	0x0802f828
 80212f0:	0802fbb8 	.word	0x0802fbb8
 80212f4:	0802fbd4 	.word	0x0802fbd4
 80212f8:	0802fbf4 	.word	0x0802fbf4
 80212fc:	0802fc0c 	.word	0x0802fc0c

08021300 <pbuf_take_at>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take_at(struct pbuf *buf, const void *dataptr, u16_t len, u16_t offset)
{
 8021300:	b580      	push	{r7, lr}
 8021302:	b088      	sub	sp, #32
 8021304:	af00      	add	r7, sp, #0
 8021306:	60f8      	str	r0, [r7, #12]
 8021308:	60b9      	str	r1, [r7, #8]
 802130a:	4611      	mov	r1, r2
 802130c:	461a      	mov	r2, r3
 802130e:	460b      	mov	r3, r1
 8021310:	80fb      	strh	r3, [r7, #6]
 8021312:	4613      	mov	r3, r2
 8021314:	80bb      	strh	r3, [r7, #4]
  u16_t target_offset;
  struct pbuf *q = pbuf_skip(buf, offset, &target_offset);
 8021316:	f107 0210 	add.w	r2, r7, #16
 802131a:	88bb      	ldrh	r3, [r7, #4]
 802131c:	4619      	mov	r1, r3
 802131e:	68f8      	ldr	r0, [r7, #12]
 8021320:	f7ff ff49 	bl	80211b6 <pbuf_skip>
 8021324:	61f8      	str	r0, [r7, #28]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->tot_len >= target_offset + len)) {
 8021326:	69fb      	ldr	r3, [r7, #28]
 8021328:	2b00      	cmp	r3, #0
 802132a:	d047      	beq.n	80213bc <pbuf_take_at+0xbc>
 802132c:	69fb      	ldr	r3, [r7, #28]
 802132e:	891b      	ldrh	r3, [r3, #8]
 8021330:	461a      	mov	r2, r3
 8021332:	8a3b      	ldrh	r3, [r7, #16]
 8021334:	4619      	mov	r1, r3
 8021336:	88fb      	ldrh	r3, [r7, #6]
 8021338:	440b      	add	r3, r1
 802133a:	429a      	cmp	r2, r3
 802133c:	db3e      	blt.n	80213bc <pbuf_take_at+0xbc>
    u16_t remaining_len = len;
 802133e:	88fb      	ldrh	r3, [r7, #6]
 8021340:	837b      	strh	r3, [r7, #26]
    const u8_t *src_ptr = (const u8_t *)dataptr;
 8021342:	68bb      	ldr	r3, [r7, #8]
 8021344:	617b      	str	r3, [r7, #20]
    /* copy the part that goes into the first pbuf */
    u16_t first_copy_len;
    LWIP_ASSERT("check pbuf_skip result", target_offset < q->len);
 8021346:	69fb      	ldr	r3, [r7, #28]
 8021348:	895a      	ldrh	r2, [r3, #10]
 802134a:	8a3b      	ldrh	r3, [r7, #16]
 802134c:	429a      	cmp	r2, r3
 802134e:	d806      	bhi.n	802135e <pbuf_take_at+0x5e>
 8021350:	4b1d      	ldr	r3, [pc, #116]	; (80213c8 <pbuf_take_at+0xc8>)
 8021352:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8021356:	491d      	ldr	r1, [pc, #116]	; (80213cc <pbuf_take_at+0xcc>)
 8021358:	481d      	ldr	r0, [pc, #116]	; (80213d0 <pbuf_take_at+0xd0>)
 802135a:	f00a fce1 	bl	802bd20 <iprintf>
    first_copy_len = (u16_t)LWIP_MIN(q->len - target_offset, len);
 802135e:	69fb      	ldr	r3, [r7, #28]
 8021360:	895b      	ldrh	r3, [r3, #10]
 8021362:	461a      	mov	r2, r3
 8021364:	8a3b      	ldrh	r3, [r7, #16]
 8021366:	1ad2      	subs	r2, r2, r3
 8021368:	88fb      	ldrh	r3, [r7, #6]
 802136a:	429a      	cmp	r2, r3
 802136c:	da05      	bge.n	802137a <pbuf_take_at+0x7a>
 802136e:	69fb      	ldr	r3, [r7, #28]
 8021370:	895a      	ldrh	r2, [r3, #10]
 8021372:	8a3b      	ldrh	r3, [r7, #16]
 8021374:	1ad3      	subs	r3, r2, r3
 8021376:	b29b      	uxth	r3, r3
 8021378:	e000      	b.n	802137c <pbuf_take_at+0x7c>
 802137a:	88fb      	ldrh	r3, [r7, #6]
 802137c:	827b      	strh	r3, [r7, #18]
    MEMCPY(((u8_t *)q->payload) + target_offset, dataptr, first_copy_len);
 802137e:	69fb      	ldr	r3, [r7, #28]
 8021380:	685b      	ldr	r3, [r3, #4]
 8021382:	8a3a      	ldrh	r2, [r7, #16]
 8021384:	4413      	add	r3, r2
 8021386:	8a7a      	ldrh	r2, [r7, #18]
 8021388:	68b9      	ldr	r1, [r7, #8]
 802138a:	4618      	mov	r0, r3
 802138c:	f00a fa3f 	bl	802b80e <memcpy>
    remaining_len = (u16_t)(remaining_len - first_copy_len);
 8021390:	8b7a      	ldrh	r2, [r7, #26]
 8021392:	8a7b      	ldrh	r3, [r7, #18]
 8021394:	1ad3      	subs	r3, r2, r3
 8021396:	837b      	strh	r3, [r7, #26]
    src_ptr += first_copy_len;
 8021398:	8a7b      	ldrh	r3, [r7, #18]
 802139a:	697a      	ldr	r2, [r7, #20]
 802139c:	4413      	add	r3, r2
 802139e:	617b      	str	r3, [r7, #20]
    if (remaining_len > 0) {
 80213a0:	8b7b      	ldrh	r3, [r7, #26]
 80213a2:	2b00      	cmp	r3, #0
 80213a4:	d008      	beq.n	80213b8 <pbuf_take_at+0xb8>
      return pbuf_take(q->next, src_ptr, remaining_len);
 80213a6:	69fb      	ldr	r3, [r7, #28]
 80213a8:	681b      	ldr	r3, [r3, #0]
 80213aa:	8b7a      	ldrh	r2, [r7, #26]
 80213ac:	6979      	ldr	r1, [r7, #20]
 80213ae:	4618      	mov	r0, r3
 80213b0:	f7ff ff14 	bl	80211dc <pbuf_take>
 80213b4:	4603      	mov	r3, r0
 80213b6:	e003      	b.n	80213c0 <pbuf_take_at+0xc0>
    }
    return ERR_OK;
 80213b8:	2300      	movs	r3, #0
 80213ba:	e001      	b.n	80213c0 <pbuf_take_at+0xc0>
  }
  return ERR_MEM;
 80213bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80213c0:	4618      	mov	r0, r3
 80213c2:	3720      	adds	r7, #32
 80213c4:	46bd      	mov	sp, r7
 80213c6:	bd80      	pop	{r7, pc}
 80213c8:	0802f7c8 	.word	0x0802f7c8
 80213cc:	0802fc24 	.word	0x0802fc24
 80213d0:	0802f828 	.word	0x0802f828

080213d4 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80213d4:	b580      	push	{r7, lr}
 80213d6:	b084      	sub	sp, #16
 80213d8:	af00      	add	r7, sp, #0
 80213da:	4603      	mov	r3, r0
 80213dc:	603a      	str	r2, [r7, #0]
 80213de:	71fb      	strb	r3, [r7, #7]
 80213e0:	460b      	mov	r3, r1
 80213e2:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80213e4:	683b      	ldr	r3, [r7, #0]
 80213e6:	8919      	ldrh	r1, [r3, #8]
 80213e8:	88ba      	ldrh	r2, [r7, #4]
 80213ea:	79fb      	ldrb	r3, [r7, #7]
 80213ec:	4618      	mov	r0, r3
 80213ee:	f7ff f92b 	bl	8020648 <pbuf_alloc>
 80213f2:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80213f4:	68fb      	ldr	r3, [r7, #12]
 80213f6:	2b00      	cmp	r3, #0
 80213f8:	d101      	bne.n	80213fe <pbuf_clone+0x2a>
    return NULL;
 80213fa:	2300      	movs	r3, #0
 80213fc:	e011      	b.n	8021422 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80213fe:	6839      	ldr	r1, [r7, #0]
 8021400:	68f8      	ldr	r0, [r7, #12]
 8021402:	f7ff fd6b 	bl	8020edc <pbuf_copy>
 8021406:	4603      	mov	r3, r0
 8021408:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 802140a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 802140e:	2b00      	cmp	r3, #0
 8021410:	d006      	beq.n	8021420 <pbuf_clone+0x4c>
 8021412:	4b06      	ldr	r3, [pc, #24]	; (802142c <pbuf_clone+0x58>)
 8021414:	f240 5224 	movw	r2, #1316	; 0x524
 8021418:	4905      	ldr	r1, [pc, #20]	; (8021430 <pbuf_clone+0x5c>)
 802141a:	4806      	ldr	r0, [pc, #24]	; (8021434 <pbuf_clone+0x60>)
 802141c:	f00a fc80 	bl	802bd20 <iprintf>
  return q;
 8021420:	68fb      	ldr	r3, [r7, #12]
}
 8021422:	4618      	mov	r0, r3
 8021424:	3710      	adds	r7, #16
 8021426:	46bd      	mov	sp, r7
 8021428:	bd80      	pop	{r7, pc}
 802142a:	bf00      	nop
 802142c:	0802f7c8 	.word	0x0802f7c8
 8021430:	0802fc3c 	.word	0x0802fc3c
 8021434:	0802f828 	.word	0x0802f828

08021438 <pbuf_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p OR ZERO IF 'offset' >= p->tot_len
 */
u8_t
pbuf_get_at(const struct pbuf *p, u16_t offset)
{
 8021438:	b580      	push	{r7, lr}
 802143a:	b084      	sub	sp, #16
 802143c:	af00      	add	r7, sp, #0
 802143e:	6078      	str	r0, [r7, #4]
 8021440:	460b      	mov	r3, r1
 8021442:	807b      	strh	r3, [r7, #2]
  int ret = pbuf_try_get_at(p, offset);
 8021444:	887b      	ldrh	r3, [r7, #2]
 8021446:	4619      	mov	r1, r3
 8021448:	6878      	ldr	r0, [r7, #4]
 802144a:	f000 f80c 	bl	8021466 <pbuf_try_get_at>
 802144e:	60f8      	str	r0, [r7, #12]
  if (ret >= 0) {
 8021450:	68fb      	ldr	r3, [r7, #12]
 8021452:	2b00      	cmp	r3, #0
 8021454:	db02      	blt.n	802145c <pbuf_get_at+0x24>
    return (u8_t)ret;
 8021456:	68fb      	ldr	r3, [r7, #12]
 8021458:	b2db      	uxtb	r3, r3
 802145a:	e000      	b.n	802145e <pbuf_get_at+0x26>
  }
  return 0;
 802145c:	2300      	movs	r3, #0
}
 802145e:	4618      	mov	r0, r3
 8021460:	3710      	adds	r7, #16
 8021462:	46bd      	mov	sp, r7
 8021464:	bd80      	pop	{r7, pc}

08021466 <pbuf_try_get_at>:
 * @param offset offset into p of the byte to return
 * @return byte at an offset into p [0..0xFF] OR negative if 'offset' >= p->tot_len
 */
int
pbuf_try_get_at(const struct pbuf *p, u16_t offset)
{
 8021466:	b580      	push	{r7, lr}
 8021468:	b084      	sub	sp, #16
 802146a:	af00      	add	r7, sp, #0
 802146c:	6078      	str	r0, [r7, #4]
 802146e:	460b      	mov	r3, r1
 8021470:	807b      	strh	r3, [r7, #2]
  u16_t q_idx;
  const struct pbuf *q = pbuf_skip_const(p, offset, &q_idx);
 8021472:	f107 020a 	add.w	r2, r7, #10
 8021476:	887b      	ldrh	r3, [r7, #2]
 8021478:	4619      	mov	r1, r3
 802147a:	6878      	ldr	r0, [r7, #4]
 802147c:	f7ff fe72 	bl	8021164 <pbuf_skip_const>
 8021480:	60f8      	str	r0, [r7, #12]

  /* return requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 8021482:	68fb      	ldr	r3, [r7, #12]
 8021484:	2b00      	cmp	r3, #0
 8021486:	d00a      	beq.n	802149e <pbuf_try_get_at+0x38>
 8021488:	68fb      	ldr	r3, [r7, #12]
 802148a:	895a      	ldrh	r2, [r3, #10]
 802148c:	897b      	ldrh	r3, [r7, #10]
 802148e:	429a      	cmp	r2, r3
 8021490:	d905      	bls.n	802149e <pbuf_try_get_at+0x38>
    return ((u8_t *)q->payload)[q_idx];
 8021492:	68fb      	ldr	r3, [r7, #12]
 8021494:	685b      	ldr	r3, [r3, #4]
 8021496:	897a      	ldrh	r2, [r7, #10]
 8021498:	4413      	add	r3, r2
 802149a:	781b      	ldrb	r3, [r3, #0]
 802149c:	e001      	b.n	80214a2 <pbuf_try_get_at+0x3c>
  }
  return -1;
 802149e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80214a2:	4618      	mov	r0, r3
 80214a4:	3710      	adds	r7, #16
 80214a6:	46bd      	mov	sp, r7
 80214a8:	bd80      	pop	{r7, pc}

080214aa <pbuf_put_at>:
 * @param offset offset into p of the byte to write
 * @param data byte to write at an offset into p
 */
void
pbuf_put_at(struct pbuf *p, u16_t offset, u8_t data)
{
 80214aa:	b580      	push	{r7, lr}
 80214ac:	b084      	sub	sp, #16
 80214ae:	af00      	add	r7, sp, #0
 80214b0:	6078      	str	r0, [r7, #4]
 80214b2:	460b      	mov	r3, r1
 80214b4:	807b      	strh	r3, [r7, #2]
 80214b6:	4613      	mov	r3, r2
 80214b8:	707b      	strb	r3, [r7, #1]
  u16_t q_idx;
  struct pbuf *q = pbuf_skip(p, offset, &q_idx);
 80214ba:	f107 020a 	add.w	r2, r7, #10
 80214be:	887b      	ldrh	r3, [r7, #2]
 80214c0:	4619      	mov	r1, r3
 80214c2:	6878      	ldr	r0, [r7, #4]
 80214c4:	f7ff fe77 	bl	80211b6 <pbuf_skip>
 80214c8:	60f8      	str	r0, [r7, #12]

  /* write requested data if pbuf is OK */
  if ((q != NULL) && (q->len > q_idx)) {
 80214ca:	68fb      	ldr	r3, [r7, #12]
 80214cc:	2b00      	cmp	r3, #0
 80214ce:	d00a      	beq.n	80214e6 <pbuf_put_at+0x3c>
 80214d0:	68fb      	ldr	r3, [r7, #12]
 80214d2:	895a      	ldrh	r2, [r3, #10]
 80214d4:	897b      	ldrh	r3, [r7, #10]
 80214d6:	429a      	cmp	r2, r3
 80214d8:	d905      	bls.n	80214e6 <pbuf_put_at+0x3c>
    ((u8_t *)q->payload)[q_idx] = data;
 80214da:	68fb      	ldr	r3, [r7, #12]
 80214dc:	685b      	ldr	r3, [r3, #4]
 80214de:	897a      	ldrh	r2, [r7, #10]
 80214e0:	4413      	add	r3, r2
 80214e2:	787a      	ldrb	r2, [r7, #1]
 80214e4:	701a      	strb	r2, [r3, #0]
  }
}
 80214e6:	bf00      	nop
 80214e8:	3710      	adds	r7, #16
 80214ea:	46bd      	mov	sp, r7
 80214ec:	bd80      	pop	{r7, pc}

080214ee <pbuf_memcmp>:
 * @return zero if equal, nonzero otherwise
 *         (0xffff if p is too short, diffoffset+1 otherwise)
 */
u16_t
pbuf_memcmp(const struct pbuf *p, u16_t offset, const void *s2, u16_t n)
{
 80214ee:	b580      	push	{r7, lr}
 80214f0:	b088      	sub	sp, #32
 80214f2:	af00      	add	r7, sp, #0
 80214f4:	60f8      	str	r0, [r7, #12]
 80214f6:	607a      	str	r2, [r7, #4]
 80214f8:	461a      	mov	r2, r3
 80214fa:	460b      	mov	r3, r1
 80214fc:	817b      	strh	r3, [r7, #10]
 80214fe:	4613      	mov	r3, r2
 8021500:	813b      	strh	r3, [r7, #8]
  u16_t start = offset;
 8021502:	897b      	ldrh	r3, [r7, #10]
 8021504:	83fb      	strh	r3, [r7, #30]
  const struct pbuf *q = p;
 8021506:	68fb      	ldr	r3, [r7, #12]
 8021508:	61bb      	str	r3, [r7, #24]
  u16_t i;

  /* pbuf long enough to perform check? */
  if (p->tot_len < (offset + n)) {
 802150a:	68fb      	ldr	r3, [r7, #12]
 802150c:	891b      	ldrh	r3, [r3, #8]
 802150e:	4619      	mov	r1, r3
 8021510:	897a      	ldrh	r2, [r7, #10]
 8021512:	893b      	ldrh	r3, [r7, #8]
 8021514:	4413      	add	r3, r2
 8021516:	4299      	cmp	r1, r3
 8021518:	da0a      	bge.n	8021530 <pbuf_memcmp+0x42>
    return 0xffff;
 802151a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802151e:	e03a      	b.n	8021596 <pbuf_memcmp+0xa8>
  }

  /* get the correct pbuf from chain. We know it succeeds because of p->tot_len check above. */
  while ((q != NULL) && (q->len <= start)) {
    start = (u16_t)(start - q->len);
 8021520:	69bb      	ldr	r3, [r7, #24]
 8021522:	895b      	ldrh	r3, [r3, #10]
 8021524:	8bfa      	ldrh	r2, [r7, #30]
 8021526:	1ad3      	subs	r3, r2, r3
 8021528:	83fb      	strh	r3, [r7, #30]
    q = q->next;
 802152a:	69bb      	ldr	r3, [r7, #24]
 802152c:	681b      	ldr	r3, [r3, #0]
 802152e:	61bb      	str	r3, [r7, #24]
  while ((q != NULL) && (q->len <= start)) {
 8021530:	69bb      	ldr	r3, [r7, #24]
 8021532:	2b00      	cmp	r3, #0
 8021534:	d004      	beq.n	8021540 <pbuf_memcmp+0x52>
 8021536:	69bb      	ldr	r3, [r7, #24]
 8021538:	895b      	ldrh	r3, [r3, #10]
 802153a:	8bfa      	ldrh	r2, [r7, #30]
 802153c:	429a      	cmp	r2, r3
 802153e:	d2ef      	bcs.n	8021520 <pbuf_memcmp+0x32>
  }

  /* return requested data if pbuf is OK */
  for (i = 0; i < n; i++) {
 8021540:	2300      	movs	r3, #0
 8021542:	82fb      	strh	r3, [r7, #22]
 8021544:	e022      	b.n	802158c <pbuf_memcmp+0x9e>
    /* We know pbuf_get_at() succeeds because of p->tot_len check above. */
    u8_t a = pbuf_get_at(q, (u16_t)(start + i));
 8021546:	8bfa      	ldrh	r2, [r7, #30]
 8021548:	8afb      	ldrh	r3, [r7, #22]
 802154a:	4413      	add	r3, r2
 802154c:	b29b      	uxth	r3, r3
 802154e:	4619      	mov	r1, r3
 8021550:	69b8      	ldr	r0, [r7, #24]
 8021552:	f7ff ff71 	bl	8021438 <pbuf_get_at>
 8021556:	4603      	mov	r3, r0
 8021558:	757b      	strb	r3, [r7, #21]
    u8_t b = ((const u8_t *)s2)[i];
 802155a:	8afb      	ldrh	r3, [r7, #22]
 802155c:	687a      	ldr	r2, [r7, #4]
 802155e:	4413      	add	r3, r2
 8021560:	781b      	ldrb	r3, [r3, #0]
 8021562:	753b      	strb	r3, [r7, #20]
    if (a != b) {
 8021564:	7d7a      	ldrb	r2, [r7, #21]
 8021566:	7d3b      	ldrb	r3, [r7, #20]
 8021568:	429a      	cmp	r2, r3
 802156a:	d00c      	beq.n	8021586 <pbuf_memcmp+0x98>
      return (u16_t)LWIP_MIN(i + 1, 0xFFFF);
 802156c:	8afb      	ldrh	r3, [r7, #22]
 802156e:	3301      	adds	r3, #1
 8021570:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8021574:	4293      	cmp	r3, r2
 8021576:	dc03      	bgt.n	8021580 <pbuf_memcmp+0x92>
 8021578:	8afb      	ldrh	r3, [r7, #22]
 802157a:	3301      	adds	r3, #1
 802157c:	b29b      	uxth	r3, r3
 802157e:	e00a      	b.n	8021596 <pbuf_memcmp+0xa8>
 8021580:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021584:	e007      	b.n	8021596 <pbuf_memcmp+0xa8>
  for (i = 0; i < n; i++) {
 8021586:	8afb      	ldrh	r3, [r7, #22]
 8021588:	3301      	adds	r3, #1
 802158a:	82fb      	strh	r3, [r7, #22]
 802158c:	8afa      	ldrh	r2, [r7, #22]
 802158e:	893b      	ldrh	r3, [r7, #8]
 8021590:	429a      	cmp	r2, r3
 8021592:	d3d8      	bcc.n	8021546 <pbuf_memcmp+0x58>
    }
  }
  return 0;
 8021594:	2300      	movs	r3, #0
}
 8021596:	4618      	mov	r0, r3
 8021598:	3720      	adds	r7, #32
 802159a:	46bd      	mov	sp, r7
 802159c:	bd80      	pop	{r7, pc}

0802159e <pbuf_memfind>:
 * @param start_offset offset into p at which to start searching
 * @return 0xFFFF if substr was not found in p or the index where it was found
 */
u16_t
pbuf_memfind(const struct pbuf *p, const void *mem, u16_t mem_len, u16_t start_offset)
{
 802159e:	b580      	push	{r7, lr}
 80215a0:	b086      	sub	sp, #24
 80215a2:	af00      	add	r7, sp, #0
 80215a4:	60f8      	str	r0, [r7, #12]
 80215a6:	60b9      	str	r1, [r7, #8]
 80215a8:	4611      	mov	r1, r2
 80215aa:	461a      	mov	r2, r3
 80215ac:	460b      	mov	r3, r1
 80215ae:	80fb      	strh	r3, [r7, #6]
 80215b0:	4613      	mov	r3, r2
 80215b2:	80bb      	strh	r3, [r7, #4]
  u16_t i;
  u16_t max_cmp_start = (u16_t)(p->tot_len - mem_len);
 80215b4:	68fb      	ldr	r3, [r7, #12]
 80215b6:	891a      	ldrh	r2, [r3, #8]
 80215b8:	88fb      	ldrh	r3, [r7, #6]
 80215ba:	1ad3      	subs	r3, r2, r3
 80215bc:	82bb      	strh	r3, [r7, #20]
  if (p->tot_len >= mem_len + start_offset) {
 80215be:	68fb      	ldr	r3, [r7, #12]
 80215c0:	891b      	ldrh	r3, [r3, #8]
 80215c2:	4619      	mov	r1, r3
 80215c4:	88fa      	ldrh	r2, [r7, #6]
 80215c6:	88bb      	ldrh	r3, [r7, #4]
 80215c8:	4413      	add	r3, r2
 80215ca:	4299      	cmp	r1, r3
 80215cc:	db16      	blt.n	80215fc <pbuf_memfind+0x5e>
    for (i = start_offset; i <= max_cmp_start; i++) {
 80215ce:	88bb      	ldrh	r3, [r7, #4]
 80215d0:	82fb      	strh	r3, [r7, #22]
 80215d2:	e00f      	b.n	80215f4 <pbuf_memfind+0x56>
      u16_t plus = pbuf_memcmp(p, i, mem, mem_len);
 80215d4:	88fb      	ldrh	r3, [r7, #6]
 80215d6:	8af9      	ldrh	r1, [r7, #22]
 80215d8:	68ba      	ldr	r2, [r7, #8]
 80215da:	68f8      	ldr	r0, [r7, #12]
 80215dc:	f7ff ff87 	bl	80214ee <pbuf_memcmp>
 80215e0:	4603      	mov	r3, r0
 80215e2:	827b      	strh	r3, [r7, #18]
      if (plus == 0) {
 80215e4:	8a7b      	ldrh	r3, [r7, #18]
 80215e6:	2b00      	cmp	r3, #0
 80215e8:	d101      	bne.n	80215ee <pbuf_memfind+0x50>
        return i;
 80215ea:	8afb      	ldrh	r3, [r7, #22]
 80215ec:	e008      	b.n	8021600 <pbuf_memfind+0x62>
    for (i = start_offset; i <= max_cmp_start; i++) {
 80215ee:	8afb      	ldrh	r3, [r7, #22]
 80215f0:	3301      	adds	r3, #1
 80215f2:	82fb      	strh	r3, [r7, #22]
 80215f4:	8afa      	ldrh	r2, [r7, #22]
 80215f6:	8abb      	ldrh	r3, [r7, #20]
 80215f8:	429a      	cmp	r2, r3
 80215fa:	d9eb      	bls.n	80215d4 <pbuf_memfind+0x36>
      }
    }
  }
  return 0xFFFF;
 80215fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8021600:	4618      	mov	r0, r3
 8021602:	3718      	adds	r7, #24
 8021604:	46bd      	mov	sp, r7
 8021606:	bd80      	pop	{r7, pc}

08021608 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8021608:	b580      	push	{r7, lr}
 802160a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 802160c:	f00a fba0 	bl	802bd50 <rand>
 8021610:	4603      	mov	r3, r0
 8021612:	b29b      	uxth	r3, r3
 8021614:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8021618:	b29b      	uxth	r3, r3
 802161a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 802161e:	b29a      	uxth	r2, r3
 8021620:	4b01      	ldr	r3, [pc, #4]	; (8021628 <tcp_init+0x20>)
 8021622:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8021624:	bf00      	nop
 8021626:	bd80      	pop	{r7, pc}
 8021628:	2000000c 	.word	0x2000000c

0802162c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 802162c:	b580      	push	{r7, lr}
 802162e:	b082      	sub	sp, #8
 8021630:	af00      	add	r7, sp, #0
 8021632:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8021634:	687b      	ldr	r3, [r7, #4]
 8021636:	7d1b      	ldrb	r3, [r3, #20]
 8021638:	2b01      	cmp	r3, #1
 802163a:	d105      	bne.n	8021648 <tcp_free+0x1c>
 802163c:	4b06      	ldr	r3, [pc, #24]	; (8021658 <tcp_free+0x2c>)
 802163e:	22d4      	movs	r2, #212	; 0xd4
 8021640:	4906      	ldr	r1, [pc, #24]	; (802165c <tcp_free+0x30>)
 8021642:	4807      	ldr	r0, [pc, #28]	; (8021660 <tcp_free+0x34>)
 8021644:	f00a fb6c 	bl	802bd20 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8021648:	6879      	ldr	r1, [r7, #4]
 802164a:	2001      	movs	r0, #1
 802164c:	f7fe fc30 	bl	801feb0 <memp_free>
}
 8021650:	bf00      	nop
 8021652:	3708      	adds	r7, #8
 8021654:	46bd      	mov	sp, r7
 8021656:	bd80      	pop	{r7, pc}
 8021658:	0802fcc8 	.word	0x0802fcc8
 802165c:	0802fcf8 	.word	0x0802fcf8
 8021660:	0802fd0c 	.word	0x0802fd0c

08021664 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8021664:	b580      	push	{r7, lr}
 8021666:	b082      	sub	sp, #8
 8021668:	af00      	add	r7, sp, #0
 802166a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 802166c:	687b      	ldr	r3, [r7, #4]
 802166e:	7d1b      	ldrb	r3, [r3, #20]
 8021670:	2b01      	cmp	r3, #1
 8021672:	d105      	bne.n	8021680 <tcp_free_listen+0x1c>
 8021674:	4b06      	ldr	r3, [pc, #24]	; (8021690 <tcp_free_listen+0x2c>)
 8021676:	22df      	movs	r2, #223	; 0xdf
 8021678:	4906      	ldr	r1, [pc, #24]	; (8021694 <tcp_free_listen+0x30>)
 802167a:	4807      	ldr	r0, [pc, #28]	; (8021698 <tcp_free_listen+0x34>)
 802167c:	f00a fb50 	bl	802bd20 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8021680:	6879      	ldr	r1, [r7, #4]
 8021682:	2002      	movs	r0, #2
 8021684:	f7fe fc14 	bl	801feb0 <memp_free>
}
 8021688:	bf00      	nop
 802168a:	3708      	adds	r7, #8
 802168c:	46bd      	mov	sp, r7
 802168e:	bd80      	pop	{r7, pc}
 8021690:	0802fcc8 	.word	0x0802fcc8
 8021694:	0802fd34 	.word	0x0802fd34
 8021698:	0802fd0c 	.word	0x0802fd0c

0802169c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 802169c:	b580      	push	{r7, lr}
 802169e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 80216a0:	f001 f890 	bl	80227c4 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 80216a4:	4b07      	ldr	r3, [pc, #28]	; (80216c4 <tcp_tmr+0x28>)
 80216a6:	781b      	ldrb	r3, [r3, #0]
 80216a8:	3301      	adds	r3, #1
 80216aa:	b2da      	uxtb	r2, r3
 80216ac:	4b05      	ldr	r3, [pc, #20]	; (80216c4 <tcp_tmr+0x28>)
 80216ae:	701a      	strb	r2, [r3, #0]
 80216b0:	4b04      	ldr	r3, [pc, #16]	; (80216c4 <tcp_tmr+0x28>)
 80216b2:	781b      	ldrb	r3, [r3, #0]
 80216b4:	f003 0301 	and.w	r3, r3, #1
 80216b8:	2b00      	cmp	r3, #0
 80216ba:	d001      	beq.n	80216c0 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80216bc:	f000 fd44 	bl	8022148 <tcp_slowtmr>
  }
}
 80216c0:	bf00      	nop
 80216c2:	bd80      	pop	{r7, pc}
 80216c4:	20017199 	.word	0x20017199

080216c8 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80216c8:	b580      	push	{r7, lr}
 80216ca:	b084      	sub	sp, #16
 80216cc:	af00      	add	r7, sp, #0
 80216ce:	6078      	str	r0, [r7, #4]
 80216d0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80216d2:	683b      	ldr	r3, [r7, #0]
 80216d4:	2b00      	cmp	r3, #0
 80216d6:	d105      	bne.n	80216e4 <tcp_remove_listener+0x1c>
 80216d8:	4b0d      	ldr	r3, [pc, #52]	; (8021710 <tcp_remove_listener+0x48>)
 80216da:	22ff      	movs	r2, #255	; 0xff
 80216dc:	490d      	ldr	r1, [pc, #52]	; (8021714 <tcp_remove_listener+0x4c>)
 80216de:	480e      	ldr	r0, [pc, #56]	; (8021718 <tcp_remove_listener+0x50>)
 80216e0:	f00a fb1e 	bl	802bd20 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80216e4:	687b      	ldr	r3, [r7, #4]
 80216e6:	60fb      	str	r3, [r7, #12]
 80216e8:	e00a      	b.n	8021700 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80216ea:	68fb      	ldr	r3, [r7, #12]
 80216ec:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80216ee:	683b      	ldr	r3, [r7, #0]
 80216f0:	429a      	cmp	r2, r3
 80216f2:	d102      	bne.n	80216fa <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80216f4:	68fb      	ldr	r3, [r7, #12]
 80216f6:	2200      	movs	r2, #0
 80216f8:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80216fa:	68fb      	ldr	r3, [r7, #12]
 80216fc:	68db      	ldr	r3, [r3, #12]
 80216fe:	60fb      	str	r3, [r7, #12]
 8021700:	68fb      	ldr	r3, [r7, #12]
 8021702:	2b00      	cmp	r3, #0
 8021704:	d1f1      	bne.n	80216ea <tcp_remove_listener+0x22>
    }
  }
}
 8021706:	bf00      	nop
 8021708:	3710      	adds	r7, #16
 802170a:	46bd      	mov	sp, r7
 802170c:	bd80      	pop	{r7, pc}
 802170e:	bf00      	nop
 8021710:	0802fcc8 	.word	0x0802fcc8
 8021714:	0802fd50 	.word	0x0802fd50
 8021718:	0802fd0c 	.word	0x0802fd0c

0802171c <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 802171c:	b580      	push	{r7, lr}
 802171e:	b084      	sub	sp, #16
 8021720:	af00      	add	r7, sp, #0
 8021722:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8021724:	687b      	ldr	r3, [r7, #4]
 8021726:	2b00      	cmp	r3, #0
 8021728:	d106      	bne.n	8021738 <tcp_listen_closed+0x1c>
 802172a:	4b14      	ldr	r3, [pc, #80]	; (802177c <tcp_listen_closed+0x60>)
 802172c:	f240 1211 	movw	r2, #273	; 0x111
 8021730:	4913      	ldr	r1, [pc, #76]	; (8021780 <tcp_listen_closed+0x64>)
 8021732:	4814      	ldr	r0, [pc, #80]	; (8021784 <tcp_listen_closed+0x68>)
 8021734:	f00a faf4 	bl	802bd20 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8021738:	687b      	ldr	r3, [r7, #4]
 802173a:	7d1b      	ldrb	r3, [r3, #20]
 802173c:	2b01      	cmp	r3, #1
 802173e:	d006      	beq.n	802174e <tcp_listen_closed+0x32>
 8021740:	4b0e      	ldr	r3, [pc, #56]	; (802177c <tcp_listen_closed+0x60>)
 8021742:	f44f 7289 	mov.w	r2, #274	; 0x112
 8021746:	4910      	ldr	r1, [pc, #64]	; (8021788 <tcp_listen_closed+0x6c>)
 8021748:	480e      	ldr	r0, [pc, #56]	; (8021784 <tcp_listen_closed+0x68>)
 802174a:	f00a fae9 	bl	802bd20 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 802174e:	2301      	movs	r3, #1
 8021750:	60fb      	str	r3, [r7, #12]
 8021752:	e00b      	b.n	802176c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8021754:	4a0d      	ldr	r2, [pc, #52]	; (802178c <tcp_listen_closed+0x70>)
 8021756:	68fb      	ldr	r3, [r7, #12]
 8021758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802175c:	681b      	ldr	r3, [r3, #0]
 802175e:	6879      	ldr	r1, [r7, #4]
 8021760:	4618      	mov	r0, r3
 8021762:	f7ff ffb1 	bl	80216c8 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8021766:	68fb      	ldr	r3, [r7, #12]
 8021768:	3301      	adds	r3, #1
 802176a:	60fb      	str	r3, [r7, #12]
 802176c:	68fb      	ldr	r3, [r7, #12]
 802176e:	2b03      	cmp	r3, #3
 8021770:	d9f0      	bls.n	8021754 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8021772:	bf00      	nop
 8021774:	3710      	adds	r7, #16
 8021776:	46bd      	mov	sp, r7
 8021778:	bd80      	pop	{r7, pc}
 802177a:	bf00      	nop
 802177c:	0802fcc8 	.word	0x0802fcc8
 8021780:	0802fd78 	.word	0x0802fd78
 8021784:	0802fd0c 	.word	0x0802fd0c
 8021788:	0802fd84 	.word	0x0802fd84
 802178c:	08031d3c 	.word	0x08031d3c

08021790 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8021790:	b5b0      	push	{r4, r5, r7, lr}
 8021792:	b088      	sub	sp, #32
 8021794:	af04      	add	r7, sp, #16
 8021796:	6078      	str	r0, [r7, #4]
 8021798:	460b      	mov	r3, r1
 802179a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 802179c:	687b      	ldr	r3, [r7, #4]
 802179e:	2b00      	cmp	r3, #0
 80217a0:	d106      	bne.n	80217b0 <tcp_close_shutdown+0x20>
 80217a2:	4b61      	ldr	r3, [pc, #388]	; (8021928 <tcp_close_shutdown+0x198>)
 80217a4:	f44f 72af 	mov.w	r2, #350	; 0x15e
 80217a8:	4960      	ldr	r1, [pc, #384]	; (802192c <tcp_close_shutdown+0x19c>)
 80217aa:	4861      	ldr	r0, [pc, #388]	; (8021930 <tcp_close_shutdown+0x1a0>)
 80217ac:	f00a fab8 	bl	802bd20 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80217b0:	78fb      	ldrb	r3, [r7, #3]
 80217b2:	2b00      	cmp	r3, #0
 80217b4:	d066      	beq.n	8021884 <tcp_close_shutdown+0xf4>
 80217b6:	687b      	ldr	r3, [r7, #4]
 80217b8:	7d1b      	ldrb	r3, [r3, #20]
 80217ba:	2b04      	cmp	r3, #4
 80217bc:	d003      	beq.n	80217c6 <tcp_close_shutdown+0x36>
 80217be:	687b      	ldr	r3, [r7, #4]
 80217c0:	7d1b      	ldrb	r3, [r3, #20]
 80217c2:	2b07      	cmp	r3, #7
 80217c4:	d15e      	bne.n	8021884 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80217c6:	687b      	ldr	r3, [r7, #4]
 80217c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80217ca:	2b00      	cmp	r3, #0
 80217cc:	d104      	bne.n	80217d8 <tcp_close_shutdown+0x48>
 80217ce:	687b      	ldr	r3, [r7, #4]
 80217d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80217d2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80217d6:	d055      	beq.n	8021884 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80217d8:	687b      	ldr	r3, [r7, #4]
 80217da:	8b5b      	ldrh	r3, [r3, #26]
 80217dc:	f003 0310 	and.w	r3, r3, #16
 80217e0:	2b00      	cmp	r3, #0
 80217e2:	d106      	bne.n	80217f2 <tcp_close_shutdown+0x62>
 80217e4:	4b50      	ldr	r3, [pc, #320]	; (8021928 <tcp_close_shutdown+0x198>)
 80217e6:	f44f 72b2 	mov.w	r2, #356	; 0x164
 80217ea:	4952      	ldr	r1, [pc, #328]	; (8021934 <tcp_close_shutdown+0x1a4>)
 80217ec:	4850      	ldr	r0, [pc, #320]	; (8021930 <tcp_close_shutdown+0x1a0>)
 80217ee:	f00a fa97 	bl	802bd20 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80217f2:	687b      	ldr	r3, [r7, #4]
 80217f4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80217f6:	687b      	ldr	r3, [r7, #4]
 80217f8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80217fa:	687d      	ldr	r5, [r7, #4]
 80217fc:	687b      	ldr	r3, [r7, #4]
 80217fe:	3304      	adds	r3, #4
 8021800:	687a      	ldr	r2, [r7, #4]
 8021802:	8ad2      	ldrh	r2, [r2, #22]
 8021804:	6879      	ldr	r1, [r7, #4]
 8021806:	8b09      	ldrh	r1, [r1, #24]
 8021808:	9102      	str	r1, [sp, #8]
 802180a:	9201      	str	r2, [sp, #4]
 802180c:	9300      	str	r3, [sp, #0]
 802180e:	462b      	mov	r3, r5
 8021810:	4622      	mov	r2, r4
 8021812:	4601      	mov	r1, r0
 8021814:	6878      	ldr	r0, [r7, #4]
 8021816:	f005 fdb3 	bl	8027380 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 802181a:	6878      	ldr	r0, [r7, #4]
 802181c:	f001 fb70 	bl	8022f00 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8021820:	4b45      	ldr	r3, [pc, #276]	; (8021938 <tcp_close_shutdown+0x1a8>)
 8021822:	681a      	ldr	r2, [r3, #0]
 8021824:	687b      	ldr	r3, [r7, #4]
 8021826:	429a      	cmp	r2, r3
 8021828:	d105      	bne.n	8021836 <tcp_close_shutdown+0xa6>
 802182a:	4b43      	ldr	r3, [pc, #268]	; (8021938 <tcp_close_shutdown+0x1a8>)
 802182c:	681b      	ldr	r3, [r3, #0]
 802182e:	68db      	ldr	r3, [r3, #12]
 8021830:	4a41      	ldr	r2, [pc, #260]	; (8021938 <tcp_close_shutdown+0x1a8>)
 8021832:	6013      	str	r3, [r2, #0]
 8021834:	e013      	b.n	802185e <tcp_close_shutdown+0xce>
 8021836:	4b40      	ldr	r3, [pc, #256]	; (8021938 <tcp_close_shutdown+0x1a8>)
 8021838:	681b      	ldr	r3, [r3, #0]
 802183a:	60fb      	str	r3, [r7, #12]
 802183c:	e00c      	b.n	8021858 <tcp_close_shutdown+0xc8>
 802183e:	68fb      	ldr	r3, [r7, #12]
 8021840:	68da      	ldr	r2, [r3, #12]
 8021842:	687b      	ldr	r3, [r7, #4]
 8021844:	429a      	cmp	r2, r3
 8021846:	d104      	bne.n	8021852 <tcp_close_shutdown+0xc2>
 8021848:	687b      	ldr	r3, [r7, #4]
 802184a:	68da      	ldr	r2, [r3, #12]
 802184c:	68fb      	ldr	r3, [r7, #12]
 802184e:	60da      	str	r2, [r3, #12]
 8021850:	e005      	b.n	802185e <tcp_close_shutdown+0xce>
 8021852:	68fb      	ldr	r3, [r7, #12]
 8021854:	68db      	ldr	r3, [r3, #12]
 8021856:	60fb      	str	r3, [r7, #12]
 8021858:	68fb      	ldr	r3, [r7, #12]
 802185a:	2b00      	cmp	r3, #0
 802185c:	d1ef      	bne.n	802183e <tcp_close_shutdown+0xae>
 802185e:	687b      	ldr	r3, [r7, #4]
 8021860:	2200      	movs	r2, #0
 8021862:	60da      	str	r2, [r3, #12]
 8021864:	4b35      	ldr	r3, [pc, #212]	; (802193c <tcp_close_shutdown+0x1ac>)
 8021866:	2201      	movs	r2, #1
 8021868:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 802186a:	4b35      	ldr	r3, [pc, #212]	; (8021940 <tcp_close_shutdown+0x1b0>)
 802186c:	681a      	ldr	r2, [r3, #0]
 802186e:	687b      	ldr	r3, [r7, #4]
 8021870:	429a      	cmp	r2, r3
 8021872:	d102      	bne.n	802187a <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8021874:	f004 f808 	bl	8025888 <tcp_trigger_input_pcb_close>
 8021878:	e002      	b.n	8021880 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 802187a:	6878      	ldr	r0, [r7, #4]
 802187c:	f7ff fed6 	bl	802162c <tcp_free>
      }
      return ERR_OK;
 8021880:	2300      	movs	r3, #0
 8021882:	e04d      	b.n	8021920 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8021884:	687b      	ldr	r3, [r7, #4]
 8021886:	7d1b      	ldrb	r3, [r3, #20]
 8021888:	2b01      	cmp	r3, #1
 802188a:	d02d      	beq.n	80218e8 <tcp_close_shutdown+0x158>
 802188c:	2b02      	cmp	r3, #2
 802188e:	d036      	beq.n	80218fe <tcp_close_shutdown+0x16e>
 8021890:	2b00      	cmp	r3, #0
 8021892:	d13f      	bne.n	8021914 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8021894:	687b      	ldr	r3, [r7, #4]
 8021896:	8adb      	ldrh	r3, [r3, #22]
 8021898:	2b00      	cmp	r3, #0
 802189a:	d021      	beq.n	80218e0 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 802189c:	4b29      	ldr	r3, [pc, #164]	; (8021944 <tcp_close_shutdown+0x1b4>)
 802189e:	681a      	ldr	r2, [r3, #0]
 80218a0:	687b      	ldr	r3, [r7, #4]
 80218a2:	429a      	cmp	r2, r3
 80218a4:	d105      	bne.n	80218b2 <tcp_close_shutdown+0x122>
 80218a6:	4b27      	ldr	r3, [pc, #156]	; (8021944 <tcp_close_shutdown+0x1b4>)
 80218a8:	681b      	ldr	r3, [r3, #0]
 80218aa:	68db      	ldr	r3, [r3, #12]
 80218ac:	4a25      	ldr	r2, [pc, #148]	; (8021944 <tcp_close_shutdown+0x1b4>)
 80218ae:	6013      	str	r3, [r2, #0]
 80218b0:	e013      	b.n	80218da <tcp_close_shutdown+0x14a>
 80218b2:	4b24      	ldr	r3, [pc, #144]	; (8021944 <tcp_close_shutdown+0x1b4>)
 80218b4:	681b      	ldr	r3, [r3, #0]
 80218b6:	60bb      	str	r3, [r7, #8]
 80218b8:	e00c      	b.n	80218d4 <tcp_close_shutdown+0x144>
 80218ba:	68bb      	ldr	r3, [r7, #8]
 80218bc:	68da      	ldr	r2, [r3, #12]
 80218be:	687b      	ldr	r3, [r7, #4]
 80218c0:	429a      	cmp	r2, r3
 80218c2:	d104      	bne.n	80218ce <tcp_close_shutdown+0x13e>
 80218c4:	687b      	ldr	r3, [r7, #4]
 80218c6:	68da      	ldr	r2, [r3, #12]
 80218c8:	68bb      	ldr	r3, [r7, #8]
 80218ca:	60da      	str	r2, [r3, #12]
 80218cc:	e005      	b.n	80218da <tcp_close_shutdown+0x14a>
 80218ce:	68bb      	ldr	r3, [r7, #8]
 80218d0:	68db      	ldr	r3, [r3, #12]
 80218d2:	60bb      	str	r3, [r7, #8]
 80218d4:	68bb      	ldr	r3, [r7, #8]
 80218d6:	2b00      	cmp	r3, #0
 80218d8:	d1ef      	bne.n	80218ba <tcp_close_shutdown+0x12a>
 80218da:	687b      	ldr	r3, [r7, #4]
 80218dc:	2200      	movs	r2, #0
 80218de:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80218e0:	6878      	ldr	r0, [r7, #4]
 80218e2:	f7ff fea3 	bl	802162c <tcp_free>
      break;
 80218e6:	e01a      	b.n	802191e <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 80218e8:	6878      	ldr	r0, [r7, #4]
 80218ea:	f7ff ff17 	bl	802171c <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80218ee:	6879      	ldr	r1, [r7, #4]
 80218f0:	4815      	ldr	r0, [pc, #84]	; (8021948 <tcp_close_shutdown+0x1b8>)
 80218f2:	f001 fb55 	bl	8022fa0 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80218f6:	6878      	ldr	r0, [r7, #4]
 80218f8:	f7ff feb4 	bl	8021664 <tcp_free_listen>
      break;
 80218fc:	e00f      	b.n	802191e <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80218fe:	6879      	ldr	r1, [r7, #4]
 8021900:	480d      	ldr	r0, [pc, #52]	; (8021938 <tcp_close_shutdown+0x1a8>)
 8021902:	f001 fb4d 	bl	8022fa0 <tcp_pcb_remove>
 8021906:	4b0d      	ldr	r3, [pc, #52]	; (802193c <tcp_close_shutdown+0x1ac>)
 8021908:	2201      	movs	r2, #1
 802190a:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 802190c:	6878      	ldr	r0, [r7, #4]
 802190e:	f7ff fe8d 	bl	802162c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8021912:	e004      	b.n	802191e <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 8021914:	6878      	ldr	r0, [r7, #4]
 8021916:	f000 f819 	bl	802194c <tcp_close_shutdown_fin>
 802191a:	4603      	mov	r3, r0
 802191c:	e000      	b.n	8021920 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 802191e:	2300      	movs	r3, #0
}
 8021920:	4618      	mov	r0, r3
 8021922:	3710      	adds	r7, #16
 8021924:	46bd      	mov	sp, r7
 8021926:	bdb0      	pop	{r4, r5, r7, pc}
 8021928:	0802fcc8 	.word	0x0802fcc8
 802192c:	0802fd9c 	.word	0x0802fd9c
 8021930:	0802fd0c 	.word	0x0802fd0c
 8021934:	0802fdbc 	.word	0x0802fdbc
 8021938:	2001d55c 	.word	0x2001d55c
 802193c:	2001d558 	.word	0x2001d558
 8021940:	2001d570 	.word	0x2001d570
 8021944:	2001d568 	.word	0x2001d568
 8021948:	2001d564 	.word	0x2001d564

0802194c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 802194c:	b580      	push	{r7, lr}
 802194e:	b084      	sub	sp, #16
 8021950:	af00      	add	r7, sp, #0
 8021952:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8021954:	687b      	ldr	r3, [r7, #4]
 8021956:	2b00      	cmp	r3, #0
 8021958:	d106      	bne.n	8021968 <tcp_close_shutdown_fin+0x1c>
 802195a:	4b2c      	ldr	r3, [pc, #176]	; (8021a0c <tcp_close_shutdown_fin+0xc0>)
 802195c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8021960:	492b      	ldr	r1, [pc, #172]	; (8021a10 <tcp_close_shutdown_fin+0xc4>)
 8021962:	482c      	ldr	r0, [pc, #176]	; (8021a14 <tcp_close_shutdown_fin+0xc8>)
 8021964:	f00a f9dc 	bl	802bd20 <iprintf>

  switch (pcb->state) {
 8021968:	687b      	ldr	r3, [r7, #4]
 802196a:	7d1b      	ldrb	r3, [r3, #20]
 802196c:	2b04      	cmp	r3, #4
 802196e:	d010      	beq.n	8021992 <tcp_close_shutdown_fin+0x46>
 8021970:	2b07      	cmp	r3, #7
 8021972:	d01b      	beq.n	80219ac <tcp_close_shutdown_fin+0x60>
 8021974:	2b03      	cmp	r3, #3
 8021976:	d126      	bne.n	80219c6 <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8021978:	6878      	ldr	r0, [r7, #4]
 802197a:	f004 fdf5 	bl	8026568 <tcp_send_fin>
 802197e:	4603      	mov	r3, r0
 8021980:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8021982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8021986:	2b00      	cmp	r3, #0
 8021988:	d11f      	bne.n	80219ca <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 802198a:	687b      	ldr	r3, [r7, #4]
 802198c:	2205      	movs	r2, #5
 802198e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8021990:	e01b      	b.n	80219ca <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8021992:	6878      	ldr	r0, [r7, #4]
 8021994:	f004 fde8 	bl	8026568 <tcp_send_fin>
 8021998:	4603      	mov	r3, r0
 802199a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 802199c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80219a0:	2b00      	cmp	r3, #0
 80219a2:	d114      	bne.n	80219ce <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80219a4:	687b      	ldr	r3, [r7, #4]
 80219a6:	2205      	movs	r2, #5
 80219a8:	751a      	strb	r2, [r3, #20]
      }
      break;
 80219aa:	e010      	b.n	80219ce <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80219ac:	6878      	ldr	r0, [r7, #4]
 80219ae:	f004 fddb 	bl	8026568 <tcp_send_fin>
 80219b2:	4603      	mov	r3, r0
 80219b4:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80219b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80219ba:	2b00      	cmp	r3, #0
 80219bc:	d109      	bne.n	80219d2 <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80219be:	687b      	ldr	r3, [r7, #4]
 80219c0:	2209      	movs	r2, #9
 80219c2:	751a      	strb	r2, [r3, #20]
      }
      break;
 80219c4:	e005      	b.n	80219d2 <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80219c6:	2300      	movs	r3, #0
 80219c8:	e01c      	b.n	8021a04 <tcp_close_shutdown_fin+0xb8>
      break;
 80219ca:	bf00      	nop
 80219cc:	e002      	b.n	80219d4 <tcp_close_shutdown_fin+0x88>
      break;
 80219ce:	bf00      	nop
 80219d0:	e000      	b.n	80219d4 <tcp_close_shutdown_fin+0x88>
      break;
 80219d2:	bf00      	nop
  }

  if (err == ERR_OK) {
 80219d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80219d8:	2b00      	cmp	r3, #0
 80219da:	d103      	bne.n	80219e4 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80219dc:	6878      	ldr	r0, [r7, #4]
 80219de:	f004 ff03 	bl	80267e8 <tcp_output>
 80219e2:	e00d      	b.n	8021a00 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 80219e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80219e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80219ec:	d108      	bne.n	8021a00 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80219ee:	687b      	ldr	r3, [r7, #4]
 80219f0:	8b5b      	ldrh	r3, [r3, #26]
 80219f2:	f043 0308 	orr.w	r3, r3, #8
 80219f6:	b29a      	uxth	r2, r3
 80219f8:	687b      	ldr	r3, [r7, #4]
 80219fa:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80219fc:	2300      	movs	r3, #0
 80219fe:	e001      	b.n	8021a04 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8021a00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8021a04:	4618      	mov	r0, r3
 8021a06:	3710      	adds	r7, #16
 8021a08:	46bd      	mov	sp, r7
 8021a0a:	bd80      	pop	{r7, pc}
 8021a0c:	0802fcc8 	.word	0x0802fcc8
 8021a10:	0802fd78 	.word	0x0802fd78
 8021a14:	0802fd0c 	.word	0x0802fd0c

08021a18 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8021a18:	b580      	push	{r7, lr}
 8021a1a:	b082      	sub	sp, #8
 8021a1c:	af00      	add	r7, sp, #0
 8021a1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8021a20:	687b      	ldr	r3, [r7, #4]
 8021a22:	2b00      	cmp	r3, #0
 8021a24:	d109      	bne.n	8021a3a <tcp_close+0x22>
 8021a26:	4b0f      	ldr	r3, [pc, #60]	; (8021a64 <tcp_close+0x4c>)
 8021a28:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8021a2c:	490e      	ldr	r1, [pc, #56]	; (8021a68 <tcp_close+0x50>)
 8021a2e:	480f      	ldr	r0, [pc, #60]	; (8021a6c <tcp_close+0x54>)
 8021a30:	f00a f976 	bl	802bd20 <iprintf>
 8021a34:	f06f 030f 	mvn.w	r3, #15
 8021a38:	e00f      	b.n	8021a5a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8021a3a:	687b      	ldr	r3, [r7, #4]
 8021a3c:	7d1b      	ldrb	r3, [r3, #20]
 8021a3e:	2b01      	cmp	r3, #1
 8021a40:	d006      	beq.n	8021a50 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8021a42:	687b      	ldr	r3, [r7, #4]
 8021a44:	8b5b      	ldrh	r3, [r3, #26]
 8021a46:	f043 0310 	orr.w	r3, r3, #16
 8021a4a:	b29a      	uxth	r2, r3
 8021a4c:	687b      	ldr	r3, [r7, #4]
 8021a4e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8021a50:	2101      	movs	r1, #1
 8021a52:	6878      	ldr	r0, [r7, #4]
 8021a54:	f7ff fe9c 	bl	8021790 <tcp_close_shutdown>
 8021a58:	4603      	mov	r3, r0
}
 8021a5a:	4618      	mov	r0, r3
 8021a5c:	3708      	adds	r7, #8
 8021a5e:	46bd      	mov	sp, r7
 8021a60:	bd80      	pop	{r7, pc}
 8021a62:	bf00      	nop
 8021a64:	0802fcc8 	.word	0x0802fcc8
 8021a68:	0802fdd8 	.word	0x0802fdd8
 8021a6c:	0802fd0c 	.word	0x0802fd0c

08021a70 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8021a70:	b580      	push	{r7, lr}
 8021a72:	b08e      	sub	sp, #56	; 0x38
 8021a74:	af04      	add	r7, sp, #16
 8021a76:	6078      	str	r0, [r7, #4]
 8021a78:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8021a7a:	687b      	ldr	r3, [r7, #4]
 8021a7c:	2b00      	cmp	r3, #0
 8021a7e:	d107      	bne.n	8021a90 <tcp_abandon+0x20>
 8021a80:	4b52      	ldr	r3, [pc, #328]	; (8021bcc <tcp_abandon+0x15c>)
 8021a82:	f240 223d 	movw	r2, #573	; 0x23d
 8021a86:	4952      	ldr	r1, [pc, #328]	; (8021bd0 <tcp_abandon+0x160>)
 8021a88:	4852      	ldr	r0, [pc, #328]	; (8021bd4 <tcp_abandon+0x164>)
 8021a8a:	f00a f949 	bl	802bd20 <iprintf>
 8021a8e:	e099      	b.n	8021bc4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8021a90:	687b      	ldr	r3, [r7, #4]
 8021a92:	7d1b      	ldrb	r3, [r3, #20]
 8021a94:	2b01      	cmp	r3, #1
 8021a96:	d106      	bne.n	8021aa6 <tcp_abandon+0x36>
 8021a98:	4b4c      	ldr	r3, [pc, #304]	; (8021bcc <tcp_abandon+0x15c>)
 8021a9a:	f240 2241 	movw	r2, #577	; 0x241
 8021a9e:	494e      	ldr	r1, [pc, #312]	; (8021bd8 <tcp_abandon+0x168>)
 8021aa0:	484c      	ldr	r0, [pc, #304]	; (8021bd4 <tcp_abandon+0x164>)
 8021aa2:	f00a f93d 	bl	802bd20 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8021aa6:	687b      	ldr	r3, [r7, #4]
 8021aa8:	7d1b      	ldrb	r3, [r3, #20]
 8021aaa:	2b0a      	cmp	r3, #10
 8021aac:	d107      	bne.n	8021abe <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8021aae:	6879      	ldr	r1, [r7, #4]
 8021ab0:	484a      	ldr	r0, [pc, #296]	; (8021bdc <tcp_abandon+0x16c>)
 8021ab2:	f001 fa75 	bl	8022fa0 <tcp_pcb_remove>
    tcp_free(pcb);
 8021ab6:	6878      	ldr	r0, [r7, #4]
 8021ab8:	f7ff fdb8 	bl	802162c <tcp_free>
 8021abc:	e082      	b.n	8021bc4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8021abe:	2300      	movs	r3, #0
 8021ac0:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8021ac2:	2300      	movs	r3, #0
 8021ac4:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8021ac6:	687b      	ldr	r3, [r7, #4]
 8021ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8021aca:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8021acc:	687b      	ldr	r3, [r7, #4]
 8021ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021ad0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8021ad2:	687b      	ldr	r3, [r7, #4]
 8021ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8021ad8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8021ada:	687b      	ldr	r3, [r7, #4]
 8021adc:	691b      	ldr	r3, [r3, #16]
 8021ade:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8021ae0:	687b      	ldr	r3, [r7, #4]
 8021ae2:	7d1b      	ldrb	r3, [r3, #20]
 8021ae4:	2b00      	cmp	r3, #0
 8021ae6:	d126      	bne.n	8021b36 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8021ae8:	687b      	ldr	r3, [r7, #4]
 8021aea:	8adb      	ldrh	r3, [r3, #22]
 8021aec:	2b00      	cmp	r3, #0
 8021aee:	d02e      	beq.n	8021b4e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8021af0:	4b3b      	ldr	r3, [pc, #236]	; (8021be0 <tcp_abandon+0x170>)
 8021af2:	681a      	ldr	r2, [r3, #0]
 8021af4:	687b      	ldr	r3, [r7, #4]
 8021af6:	429a      	cmp	r2, r3
 8021af8:	d105      	bne.n	8021b06 <tcp_abandon+0x96>
 8021afa:	4b39      	ldr	r3, [pc, #228]	; (8021be0 <tcp_abandon+0x170>)
 8021afc:	681b      	ldr	r3, [r3, #0]
 8021afe:	68db      	ldr	r3, [r3, #12]
 8021b00:	4a37      	ldr	r2, [pc, #220]	; (8021be0 <tcp_abandon+0x170>)
 8021b02:	6013      	str	r3, [r2, #0]
 8021b04:	e013      	b.n	8021b2e <tcp_abandon+0xbe>
 8021b06:	4b36      	ldr	r3, [pc, #216]	; (8021be0 <tcp_abandon+0x170>)
 8021b08:	681b      	ldr	r3, [r3, #0]
 8021b0a:	61fb      	str	r3, [r7, #28]
 8021b0c:	e00c      	b.n	8021b28 <tcp_abandon+0xb8>
 8021b0e:	69fb      	ldr	r3, [r7, #28]
 8021b10:	68da      	ldr	r2, [r3, #12]
 8021b12:	687b      	ldr	r3, [r7, #4]
 8021b14:	429a      	cmp	r2, r3
 8021b16:	d104      	bne.n	8021b22 <tcp_abandon+0xb2>
 8021b18:	687b      	ldr	r3, [r7, #4]
 8021b1a:	68da      	ldr	r2, [r3, #12]
 8021b1c:	69fb      	ldr	r3, [r7, #28]
 8021b1e:	60da      	str	r2, [r3, #12]
 8021b20:	e005      	b.n	8021b2e <tcp_abandon+0xbe>
 8021b22:	69fb      	ldr	r3, [r7, #28]
 8021b24:	68db      	ldr	r3, [r3, #12]
 8021b26:	61fb      	str	r3, [r7, #28]
 8021b28:	69fb      	ldr	r3, [r7, #28]
 8021b2a:	2b00      	cmp	r3, #0
 8021b2c:	d1ef      	bne.n	8021b0e <tcp_abandon+0x9e>
 8021b2e:	687b      	ldr	r3, [r7, #4]
 8021b30:	2200      	movs	r2, #0
 8021b32:	60da      	str	r2, [r3, #12]
 8021b34:	e00b      	b.n	8021b4e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8021b36:	683b      	ldr	r3, [r7, #0]
 8021b38:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8021b3a:	687b      	ldr	r3, [r7, #4]
 8021b3c:	8adb      	ldrh	r3, [r3, #22]
 8021b3e:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8021b40:	6879      	ldr	r1, [r7, #4]
 8021b42:	4828      	ldr	r0, [pc, #160]	; (8021be4 <tcp_abandon+0x174>)
 8021b44:	f001 fa2c 	bl	8022fa0 <tcp_pcb_remove>
 8021b48:	4b27      	ldr	r3, [pc, #156]	; (8021be8 <tcp_abandon+0x178>)
 8021b4a:	2201      	movs	r2, #1
 8021b4c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8021b4e:	687b      	ldr	r3, [r7, #4]
 8021b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8021b52:	2b00      	cmp	r3, #0
 8021b54:	d004      	beq.n	8021b60 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8021b56:	687b      	ldr	r3, [r7, #4]
 8021b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8021b5a:	4618      	mov	r0, r3
 8021b5c:	f000 ff12 	bl	8022984 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8021b60:	687b      	ldr	r3, [r7, #4]
 8021b62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021b64:	2b00      	cmp	r3, #0
 8021b66:	d004      	beq.n	8021b72 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8021b68:	687b      	ldr	r3, [r7, #4]
 8021b6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021b6c:	4618      	mov	r0, r3
 8021b6e:	f000 ff09 	bl	8022984 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8021b72:	687b      	ldr	r3, [r7, #4]
 8021b74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8021b76:	2b00      	cmp	r3, #0
 8021b78:	d004      	beq.n	8021b84 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8021b7a:	687b      	ldr	r3, [r7, #4]
 8021b7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8021b7e:	4618      	mov	r0, r3
 8021b80:	f000 ff00 	bl	8022984 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8021b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021b86:	2b00      	cmp	r3, #0
 8021b88:	d00e      	beq.n	8021ba8 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8021b8a:	6879      	ldr	r1, [r7, #4]
 8021b8c:	687b      	ldr	r3, [r7, #4]
 8021b8e:	3304      	adds	r3, #4
 8021b90:	687a      	ldr	r2, [r7, #4]
 8021b92:	8b12      	ldrh	r2, [r2, #24]
 8021b94:	9202      	str	r2, [sp, #8]
 8021b96:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8021b98:	9201      	str	r2, [sp, #4]
 8021b9a:	9300      	str	r3, [sp, #0]
 8021b9c:	460b      	mov	r3, r1
 8021b9e:	697a      	ldr	r2, [r7, #20]
 8021ba0:	69b9      	ldr	r1, [r7, #24]
 8021ba2:	6878      	ldr	r0, [r7, #4]
 8021ba4:	f005 fbec 	bl	8027380 <tcp_rst>
    }
    last_state = pcb->state;
 8021ba8:	687b      	ldr	r3, [r7, #4]
 8021baa:	7d1b      	ldrb	r3, [r3, #20]
 8021bac:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8021bae:	6878      	ldr	r0, [r7, #4]
 8021bb0:	f7ff fd3c 	bl	802162c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8021bb4:	693b      	ldr	r3, [r7, #16]
 8021bb6:	2b00      	cmp	r3, #0
 8021bb8:	d004      	beq.n	8021bc4 <tcp_abandon+0x154>
 8021bba:	693b      	ldr	r3, [r7, #16]
 8021bbc:	f06f 010c 	mvn.w	r1, #12
 8021bc0:	68f8      	ldr	r0, [r7, #12]
 8021bc2:	4798      	blx	r3
  }
}
 8021bc4:	3728      	adds	r7, #40	; 0x28
 8021bc6:	46bd      	mov	sp, r7
 8021bc8:	bd80      	pop	{r7, pc}
 8021bca:	bf00      	nop
 8021bcc:	0802fcc8 	.word	0x0802fcc8
 8021bd0:	0802fe0c 	.word	0x0802fe0c
 8021bd4:	0802fd0c 	.word	0x0802fd0c
 8021bd8:	0802fe28 	.word	0x0802fe28
 8021bdc:	2001d56c 	.word	0x2001d56c
 8021be0:	2001d568 	.word	0x2001d568
 8021be4:	2001d55c 	.word	0x2001d55c
 8021be8:	2001d558 	.word	0x2001d558

08021bec <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8021bec:	b580      	push	{r7, lr}
 8021bee:	b082      	sub	sp, #8
 8021bf0:	af00      	add	r7, sp, #0
 8021bf2:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8021bf4:	2101      	movs	r1, #1
 8021bf6:	6878      	ldr	r0, [r7, #4]
 8021bf8:	f7ff ff3a 	bl	8021a70 <tcp_abandon>
}
 8021bfc:	bf00      	nop
 8021bfe:	3708      	adds	r7, #8
 8021c00:	46bd      	mov	sp, r7
 8021c02:	bd80      	pop	{r7, pc}

08021c04 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8021c04:	b580      	push	{r7, lr}
 8021c06:	b088      	sub	sp, #32
 8021c08:	af00      	add	r7, sp, #0
 8021c0a:	60f8      	str	r0, [r7, #12]
 8021c0c:	60b9      	str	r1, [r7, #8]
 8021c0e:	4613      	mov	r3, r2
 8021c10:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8021c12:	2304      	movs	r3, #4
 8021c14:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8021c16:	68bb      	ldr	r3, [r7, #8]
 8021c18:	2b00      	cmp	r3, #0
 8021c1a:	d101      	bne.n	8021c20 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8021c1c:	4b3e      	ldr	r3, [pc, #248]	; (8021d18 <tcp_bind+0x114>)
 8021c1e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8021c20:	68fb      	ldr	r3, [r7, #12]
 8021c22:	2b00      	cmp	r3, #0
 8021c24:	d109      	bne.n	8021c3a <tcp_bind+0x36>
 8021c26:	4b3d      	ldr	r3, [pc, #244]	; (8021d1c <tcp_bind+0x118>)
 8021c28:	f240 22a9 	movw	r2, #681	; 0x2a9
 8021c2c:	493c      	ldr	r1, [pc, #240]	; (8021d20 <tcp_bind+0x11c>)
 8021c2e:	483d      	ldr	r0, [pc, #244]	; (8021d24 <tcp_bind+0x120>)
 8021c30:	f00a f876 	bl	802bd20 <iprintf>
 8021c34:	f06f 030f 	mvn.w	r3, #15
 8021c38:	e06a      	b.n	8021d10 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8021c3a:	68fb      	ldr	r3, [r7, #12]
 8021c3c:	7d1b      	ldrb	r3, [r3, #20]
 8021c3e:	2b00      	cmp	r3, #0
 8021c40:	d009      	beq.n	8021c56 <tcp_bind+0x52>
 8021c42:	4b36      	ldr	r3, [pc, #216]	; (8021d1c <tcp_bind+0x118>)
 8021c44:	f240 22ab 	movw	r2, #683	; 0x2ab
 8021c48:	4937      	ldr	r1, [pc, #220]	; (8021d28 <tcp_bind+0x124>)
 8021c4a:	4836      	ldr	r0, [pc, #216]	; (8021d24 <tcp_bind+0x120>)
 8021c4c:	f00a f868 	bl	802bd20 <iprintf>
 8021c50:	f06f 0305 	mvn.w	r3, #5
 8021c54:	e05c      	b.n	8021d10 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8021c56:	88fb      	ldrh	r3, [r7, #6]
 8021c58:	2b00      	cmp	r3, #0
 8021c5a:	d109      	bne.n	8021c70 <tcp_bind+0x6c>
    port = tcp_new_port();
 8021c5c:	f000 f916 	bl	8021e8c <tcp_new_port>
 8021c60:	4603      	mov	r3, r0
 8021c62:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8021c64:	88fb      	ldrh	r3, [r7, #6]
 8021c66:	2b00      	cmp	r3, #0
 8021c68:	d135      	bne.n	8021cd6 <tcp_bind+0xd2>
      return ERR_BUF;
 8021c6a:	f06f 0301 	mvn.w	r3, #1
 8021c6e:	e04f      	b.n	8021d10 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8021c70:	2300      	movs	r3, #0
 8021c72:	61fb      	str	r3, [r7, #28]
 8021c74:	e02b      	b.n	8021cce <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8021c76:	4a2d      	ldr	r2, [pc, #180]	; (8021d2c <tcp_bind+0x128>)
 8021c78:	69fb      	ldr	r3, [r7, #28]
 8021c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8021c7e:	681b      	ldr	r3, [r3, #0]
 8021c80:	61bb      	str	r3, [r7, #24]
 8021c82:	e01e      	b.n	8021cc2 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8021c84:	69bb      	ldr	r3, [r7, #24]
 8021c86:	8adb      	ldrh	r3, [r3, #22]
 8021c88:	88fa      	ldrh	r2, [r7, #6]
 8021c8a:	429a      	cmp	r2, r3
 8021c8c:	d116      	bne.n	8021cbc <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8021c8e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8021c90:	2b00      	cmp	r3, #0
 8021c92:	d010      	beq.n	8021cb6 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8021c94:	69bb      	ldr	r3, [r7, #24]
 8021c96:	681b      	ldr	r3, [r3, #0]
 8021c98:	2b00      	cmp	r3, #0
 8021c9a:	d00c      	beq.n	8021cb6 <tcp_bind+0xb2>
 8021c9c:	68bb      	ldr	r3, [r7, #8]
 8021c9e:	2b00      	cmp	r3, #0
 8021ca0:	d009      	beq.n	8021cb6 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8021ca2:	68bb      	ldr	r3, [r7, #8]
 8021ca4:	681b      	ldr	r3, [r3, #0]
 8021ca6:	2b00      	cmp	r3, #0
 8021ca8:	d005      	beq.n	8021cb6 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8021caa:	69bb      	ldr	r3, [r7, #24]
 8021cac:	681a      	ldr	r2, [r3, #0]
 8021cae:	68bb      	ldr	r3, [r7, #8]
 8021cb0:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8021cb2:	429a      	cmp	r2, r3
 8021cb4:	d102      	bne.n	8021cbc <tcp_bind+0xb8>
              return ERR_USE;
 8021cb6:	f06f 0307 	mvn.w	r3, #7
 8021cba:	e029      	b.n	8021d10 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8021cbc:	69bb      	ldr	r3, [r7, #24]
 8021cbe:	68db      	ldr	r3, [r3, #12]
 8021cc0:	61bb      	str	r3, [r7, #24]
 8021cc2:	69bb      	ldr	r3, [r7, #24]
 8021cc4:	2b00      	cmp	r3, #0
 8021cc6:	d1dd      	bne.n	8021c84 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8021cc8:	69fb      	ldr	r3, [r7, #28]
 8021cca:	3301      	adds	r3, #1
 8021ccc:	61fb      	str	r3, [r7, #28]
 8021cce:	69fa      	ldr	r2, [r7, #28]
 8021cd0:	697b      	ldr	r3, [r7, #20]
 8021cd2:	429a      	cmp	r2, r3
 8021cd4:	dbcf      	blt.n	8021c76 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8021cd6:	68bb      	ldr	r3, [r7, #8]
 8021cd8:	2b00      	cmp	r3, #0
 8021cda:	d00c      	beq.n	8021cf6 <tcp_bind+0xf2>
 8021cdc:	68bb      	ldr	r3, [r7, #8]
 8021cde:	681b      	ldr	r3, [r3, #0]
 8021ce0:	2b00      	cmp	r3, #0
 8021ce2:	d008      	beq.n	8021cf6 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8021ce4:	68bb      	ldr	r3, [r7, #8]
 8021ce6:	2b00      	cmp	r3, #0
 8021ce8:	d002      	beq.n	8021cf0 <tcp_bind+0xec>
 8021cea:	68bb      	ldr	r3, [r7, #8]
 8021cec:	681b      	ldr	r3, [r3, #0]
 8021cee:	e000      	b.n	8021cf2 <tcp_bind+0xee>
 8021cf0:	2300      	movs	r3, #0
 8021cf2:	68fa      	ldr	r2, [r7, #12]
 8021cf4:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8021cf6:	68fb      	ldr	r3, [r7, #12]
 8021cf8:	88fa      	ldrh	r2, [r7, #6]
 8021cfa:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8021cfc:	4b0c      	ldr	r3, [pc, #48]	; (8021d30 <tcp_bind+0x12c>)
 8021cfe:	681a      	ldr	r2, [r3, #0]
 8021d00:	68fb      	ldr	r3, [r7, #12]
 8021d02:	60da      	str	r2, [r3, #12]
 8021d04:	4a0a      	ldr	r2, [pc, #40]	; (8021d30 <tcp_bind+0x12c>)
 8021d06:	68fb      	ldr	r3, [r7, #12]
 8021d08:	6013      	str	r3, [r2, #0]
 8021d0a:	f005 fcfd 	bl	8027708 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8021d0e:	2300      	movs	r3, #0
}
 8021d10:	4618      	mov	r0, r3
 8021d12:	3720      	adds	r7, #32
 8021d14:	46bd      	mov	sp, r7
 8021d16:	bd80      	pop	{r7, pc}
 8021d18:	08031c40 	.word	0x08031c40
 8021d1c:	0802fcc8 	.word	0x0802fcc8
 8021d20:	0802fe5c 	.word	0x0802fe5c
 8021d24:	0802fd0c 	.word	0x0802fd0c
 8021d28:	0802fe74 	.word	0x0802fe74
 8021d2c:	08031d3c 	.word	0x08031d3c
 8021d30:	2001d568 	.word	0x2001d568

08021d34 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8021d34:	b580      	push	{r7, lr}
 8021d36:	b084      	sub	sp, #16
 8021d38:	af00      	add	r7, sp, #0
 8021d3a:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8021d3c:	687b      	ldr	r3, [r7, #4]
 8021d3e:	2b00      	cmp	r3, #0
 8021d40:	d106      	bne.n	8021d50 <tcp_update_rcv_ann_wnd+0x1c>
 8021d42:	4b26      	ldr	r3, [pc, #152]	; (8021ddc <tcp_update_rcv_ann_wnd+0xa8>)
 8021d44:	f240 32a6 	movw	r2, #934	; 0x3a6
 8021d48:	4925      	ldr	r1, [pc, #148]	; (8021de0 <tcp_update_rcv_ann_wnd+0xac>)
 8021d4a:	4826      	ldr	r0, [pc, #152]	; (8021de4 <tcp_update_rcv_ann_wnd+0xb0>)
 8021d4c:	f009 ffe8 	bl	802bd20 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8021d50:	687b      	ldr	r3, [r7, #4]
 8021d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021d54:	687a      	ldr	r2, [r7, #4]
 8021d56:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8021d58:	4413      	add	r3, r2
 8021d5a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8021d5c:	687b      	ldr	r3, [r7, #4]
 8021d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8021d60:	687a      	ldr	r2, [r7, #4]
 8021d62:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8021d64:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8021d68:	d802      	bhi.n	8021d70 <tcp_update_rcv_ann_wnd+0x3c>
 8021d6a:	687a      	ldr	r2, [r7, #4]
 8021d6c:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8021d6e:	e001      	b.n	8021d74 <tcp_update_rcv_ann_wnd+0x40>
 8021d70:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8021d74:	4413      	add	r3, r2
 8021d76:	68fa      	ldr	r2, [r7, #12]
 8021d78:	1ad3      	subs	r3, r2, r3
 8021d7a:	2b00      	cmp	r3, #0
 8021d7c:	db08      	blt.n	8021d90 <tcp_update_rcv_ann_wnd+0x5c>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8021d7e:	687b      	ldr	r3, [r7, #4]
 8021d80:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8021d82:	687b      	ldr	r3, [r7, #4]
 8021d84:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8021d86:	687b      	ldr	r3, [r7, #4]
 8021d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8021d8a:	68fa      	ldr	r2, [r7, #12]
 8021d8c:	1ad3      	subs	r3, r2, r3
 8021d8e:	e020      	b.n	8021dd2 <tcp_update_rcv_ann_wnd+0x9e>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8021d90:	687b      	ldr	r3, [r7, #4]
 8021d92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8021d94:	687b      	ldr	r3, [r7, #4]
 8021d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8021d98:	1ad3      	subs	r3, r2, r3
 8021d9a:	2b00      	cmp	r3, #0
 8021d9c:	dd03      	ble.n	8021da6 <tcp_update_rcv_ann_wnd+0x72>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8021d9e:	687b      	ldr	r3, [r7, #4]
 8021da0:	2200      	movs	r2, #0
 8021da2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8021da4:	e014      	b.n	8021dd0 <tcp_update_rcv_ann_wnd+0x9c>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8021da6:	687b      	ldr	r3, [r7, #4]
 8021da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8021daa:	687b      	ldr	r3, [r7, #4]
 8021dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021dae:	1ad3      	subs	r3, r2, r3
 8021db0:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8021db2:	68bb      	ldr	r3, [r7, #8]
 8021db4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8021db8:	d306      	bcc.n	8021dc8 <tcp_update_rcv_ann_wnd+0x94>
 8021dba:	4b08      	ldr	r3, [pc, #32]	; (8021ddc <tcp_update_rcv_ann_wnd+0xa8>)
 8021dbc:	f240 32b6 	movw	r2, #950	; 0x3b6
 8021dc0:	4909      	ldr	r1, [pc, #36]	; (8021de8 <tcp_update_rcv_ann_wnd+0xb4>)
 8021dc2:	4808      	ldr	r0, [pc, #32]	; (8021de4 <tcp_update_rcv_ann_wnd+0xb0>)
 8021dc4:	f009 ffac 	bl	802bd20 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8021dc8:	68bb      	ldr	r3, [r7, #8]
 8021dca:	b29a      	uxth	r2, r3
 8021dcc:	687b      	ldr	r3, [r7, #4]
 8021dce:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8021dd0:	2300      	movs	r3, #0
  }
}
 8021dd2:	4618      	mov	r0, r3
 8021dd4:	3710      	adds	r7, #16
 8021dd6:	46bd      	mov	sp, r7
 8021dd8:	bd80      	pop	{r7, pc}
 8021dda:	bf00      	nop
 8021ddc:	0802fcc8 	.word	0x0802fcc8
 8021de0:	0802ff24 	.word	0x0802ff24
 8021de4:	0802fd0c 	.word	0x0802fd0c
 8021de8:	0802ff48 	.word	0x0802ff48

08021dec <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8021dec:	b580      	push	{r7, lr}
 8021dee:	b084      	sub	sp, #16
 8021df0:	af00      	add	r7, sp, #0
 8021df2:	6078      	str	r0, [r7, #4]
 8021df4:	460b      	mov	r3, r1
 8021df6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8021df8:	687b      	ldr	r3, [r7, #4]
 8021dfa:	2b00      	cmp	r3, #0
 8021dfc:	d107      	bne.n	8021e0e <tcp_recved+0x22>
 8021dfe:	4b1f      	ldr	r3, [pc, #124]	; (8021e7c <tcp_recved+0x90>)
 8021e00:	f240 32cf 	movw	r2, #975	; 0x3cf
 8021e04:	491e      	ldr	r1, [pc, #120]	; (8021e80 <tcp_recved+0x94>)
 8021e06:	481f      	ldr	r0, [pc, #124]	; (8021e84 <tcp_recved+0x98>)
 8021e08:	f009 ff8a 	bl	802bd20 <iprintf>
 8021e0c:	e032      	b.n	8021e74 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8021e0e:	687b      	ldr	r3, [r7, #4]
 8021e10:	7d1b      	ldrb	r3, [r3, #20]
 8021e12:	2b01      	cmp	r3, #1
 8021e14:	d106      	bne.n	8021e24 <tcp_recved+0x38>
 8021e16:	4b19      	ldr	r3, [pc, #100]	; (8021e7c <tcp_recved+0x90>)
 8021e18:	f240 32d3 	movw	r2, #979	; 0x3d3
 8021e1c:	491a      	ldr	r1, [pc, #104]	; (8021e88 <tcp_recved+0x9c>)
 8021e1e:	4819      	ldr	r0, [pc, #100]	; (8021e84 <tcp_recved+0x98>)
 8021e20:	f009 ff7e 	bl	802bd20 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8021e24:	687b      	ldr	r3, [r7, #4]
 8021e26:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8021e28:	887b      	ldrh	r3, [r7, #2]
 8021e2a:	4413      	add	r3, r2
 8021e2c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8021e2e:	89fb      	ldrh	r3, [r7, #14]
 8021e30:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8021e34:	d804      	bhi.n	8021e40 <tcp_recved+0x54>
 8021e36:	687b      	ldr	r3, [r7, #4]
 8021e38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8021e3a:	89fa      	ldrh	r2, [r7, #14]
 8021e3c:	429a      	cmp	r2, r3
 8021e3e:	d204      	bcs.n	8021e4a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8021e40:	687b      	ldr	r3, [r7, #4]
 8021e42:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8021e46:	851a      	strh	r2, [r3, #40]	; 0x28
 8021e48:	e002      	b.n	8021e50 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8021e4a:	687b      	ldr	r3, [r7, #4]
 8021e4c:	89fa      	ldrh	r2, [r7, #14]
 8021e4e:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8021e50:	6878      	ldr	r0, [r7, #4]
 8021e52:	f7ff ff6f 	bl	8021d34 <tcp_update_rcv_ann_wnd>
 8021e56:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8021e58:	68bb      	ldr	r3, [r7, #8]
 8021e5a:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8021e5e:	d309      	bcc.n	8021e74 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8021e60:	687b      	ldr	r3, [r7, #4]
 8021e62:	8b5b      	ldrh	r3, [r3, #26]
 8021e64:	f043 0302 	orr.w	r3, r3, #2
 8021e68:	b29a      	uxth	r2, r3
 8021e6a:	687b      	ldr	r3, [r7, #4]
 8021e6c:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8021e6e:	6878      	ldr	r0, [r7, #4]
 8021e70:	f004 fcba 	bl	80267e8 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8021e74:	3710      	adds	r7, #16
 8021e76:	46bd      	mov	sp, r7
 8021e78:	bd80      	pop	{r7, pc}
 8021e7a:	bf00      	nop
 8021e7c:	0802fcc8 	.word	0x0802fcc8
 8021e80:	0802ff64 	.word	0x0802ff64
 8021e84:	0802fd0c 	.word	0x0802fd0c
 8021e88:	0802ff7c 	.word	0x0802ff7c

08021e8c <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8021e8c:	b480      	push	{r7}
 8021e8e:	b083      	sub	sp, #12
 8021e90:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8021e92:	2300      	movs	r3, #0
 8021e94:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8021e96:	4b1e      	ldr	r3, [pc, #120]	; (8021f10 <tcp_new_port+0x84>)
 8021e98:	881b      	ldrh	r3, [r3, #0]
 8021e9a:	3301      	adds	r3, #1
 8021e9c:	b29a      	uxth	r2, r3
 8021e9e:	4b1c      	ldr	r3, [pc, #112]	; (8021f10 <tcp_new_port+0x84>)
 8021ea0:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8021ea2:	4b1b      	ldr	r3, [pc, #108]	; (8021f10 <tcp_new_port+0x84>)
 8021ea4:	881b      	ldrh	r3, [r3, #0]
 8021ea6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021eaa:	4293      	cmp	r3, r2
 8021eac:	d103      	bne.n	8021eb6 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8021eae:	4b18      	ldr	r3, [pc, #96]	; (8021f10 <tcp_new_port+0x84>)
 8021eb0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8021eb4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8021eb6:	2300      	movs	r3, #0
 8021eb8:	71fb      	strb	r3, [r7, #7]
 8021eba:	e01e      	b.n	8021efa <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8021ebc:	79fb      	ldrb	r3, [r7, #7]
 8021ebe:	4a15      	ldr	r2, [pc, #84]	; (8021f14 <tcp_new_port+0x88>)
 8021ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8021ec4:	681b      	ldr	r3, [r3, #0]
 8021ec6:	603b      	str	r3, [r7, #0]
 8021ec8:	e011      	b.n	8021eee <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8021eca:	683b      	ldr	r3, [r7, #0]
 8021ecc:	8ada      	ldrh	r2, [r3, #22]
 8021ece:	4b10      	ldr	r3, [pc, #64]	; (8021f10 <tcp_new_port+0x84>)
 8021ed0:	881b      	ldrh	r3, [r3, #0]
 8021ed2:	429a      	cmp	r2, r3
 8021ed4:	d108      	bne.n	8021ee8 <tcp_new_port+0x5c>
        n++;
 8021ed6:	88bb      	ldrh	r3, [r7, #4]
 8021ed8:	3301      	adds	r3, #1
 8021eda:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8021edc:	88bb      	ldrh	r3, [r7, #4]
 8021ede:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8021ee2:	d3d8      	bcc.n	8021e96 <tcp_new_port+0xa>
          return 0;
 8021ee4:	2300      	movs	r3, #0
 8021ee6:	e00d      	b.n	8021f04 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8021ee8:	683b      	ldr	r3, [r7, #0]
 8021eea:	68db      	ldr	r3, [r3, #12]
 8021eec:	603b      	str	r3, [r7, #0]
 8021eee:	683b      	ldr	r3, [r7, #0]
 8021ef0:	2b00      	cmp	r3, #0
 8021ef2:	d1ea      	bne.n	8021eca <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8021ef4:	79fb      	ldrb	r3, [r7, #7]
 8021ef6:	3301      	adds	r3, #1
 8021ef8:	71fb      	strb	r3, [r7, #7]
 8021efa:	79fb      	ldrb	r3, [r7, #7]
 8021efc:	2b03      	cmp	r3, #3
 8021efe:	d9dd      	bls.n	8021ebc <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8021f00:	4b03      	ldr	r3, [pc, #12]	; (8021f10 <tcp_new_port+0x84>)
 8021f02:	881b      	ldrh	r3, [r3, #0]
}
 8021f04:	4618      	mov	r0, r3
 8021f06:	370c      	adds	r7, #12
 8021f08:	46bd      	mov	sp, r7
 8021f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021f0e:	4770      	bx	lr
 8021f10:	2000000c 	.word	0x2000000c
 8021f14:	08031d3c 	.word	0x08031d3c

08021f18 <tcp_connect>:
 *         other err_t values if connect request couldn't be sent
 */
err_t
tcp_connect(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port,
            tcp_connected_fn connected)
{
 8021f18:	b580      	push	{r7, lr}
 8021f1a:	b08a      	sub	sp, #40	; 0x28
 8021f1c:	af00      	add	r7, sp, #0
 8021f1e:	60f8      	str	r0, [r7, #12]
 8021f20:	60b9      	str	r1, [r7, #8]
 8021f22:	603b      	str	r3, [r7, #0]
 8021f24:	4613      	mov	r3, r2
 8021f26:	80fb      	strh	r3, [r7, #6]
  struct netif *netif = NULL;
 8021f28:	2300      	movs	r3, #0
 8021f2a:	627b      	str	r3, [r7, #36]	; 0x24
  u32_t iss;
  u16_t old_local_port;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8021f2c:	68fb      	ldr	r3, [r7, #12]
 8021f2e:	2b00      	cmp	r3, #0
 8021f30:	d109      	bne.n	8021f46 <tcp_connect+0x2e>
 8021f32:	4b7d      	ldr	r3, [pc, #500]	; (8022128 <tcp_connect+0x210>)
 8021f34:	f240 4235 	movw	r2, #1077	; 0x435
 8021f38:	497c      	ldr	r1, [pc, #496]	; (802212c <tcp_connect+0x214>)
 8021f3a:	487d      	ldr	r0, [pc, #500]	; (8022130 <tcp_connect+0x218>)
 8021f3c:	f009 fef0 	bl	802bd20 <iprintf>
 8021f40:	f06f 030f 	mvn.w	r3, #15
 8021f44:	e0ec      	b.n	8022120 <tcp_connect+0x208>
  LWIP_ERROR("tcp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8021f46:	68bb      	ldr	r3, [r7, #8]
 8021f48:	2b00      	cmp	r3, #0
 8021f4a:	d109      	bne.n	8021f60 <tcp_connect+0x48>
 8021f4c:	4b76      	ldr	r3, [pc, #472]	; (8022128 <tcp_connect+0x210>)
 8021f4e:	f240 4236 	movw	r2, #1078	; 0x436
 8021f52:	4978      	ldr	r1, [pc, #480]	; (8022134 <tcp_connect+0x21c>)
 8021f54:	4876      	ldr	r0, [pc, #472]	; (8022130 <tcp_connect+0x218>)
 8021f56:	f009 fee3 	bl	802bd20 <iprintf>
 8021f5a:	f06f 030f 	mvn.w	r3, #15
 8021f5e:	e0df      	b.n	8022120 <tcp_connect+0x208>

  LWIP_ERROR("tcp_connect: can only connect from state CLOSED", pcb->state == CLOSED, return ERR_ISCONN);
 8021f60:	68fb      	ldr	r3, [r7, #12]
 8021f62:	7d1b      	ldrb	r3, [r3, #20]
 8021f64:	2b00      	cmp	r3, #0
 8021f66:	d009      	beq.n	8021f7c <tcp_connect+0x64>
 8021f68:	4b6f      	ldr	r3, [pc, #444]	; (8022128 <tcp_connect+0x210>)
 8021f6a:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8021f6e:	4972      	ldr	r1, [pc, #456]	; (8022138 <tcp_connect+0x220>)
 8021f70:	486f      	ldr	r0, [pc, #444]	; (8022130 <tcp_connect+0x218>)
 8021f72:	f009 fed5 	bl	802bd20 <iprintf>
 8021f76:	f06f 0309 	mvn.w	r3, #9
 8021f7a:	e0d1      	b.n	8022120 <tcp_connect+0x208>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_connect to port %"U16_F"\n", port));
  ip_addr_set(&pcb->remote_ip, ipaddr);
 8021f7c:	68bb      	ldr	r3, [r7, #8]
 8021f7e:	2b00      	cmp	r3, #0
 8021f80:	d002      	beq.n	8021f88 <tcp_connect+0x70>
 8021f82:	68bb      	ldr	r3, [r7, #8]
 8021f84:	681b      	ldr	r3, [r3, #0]
 8021f86:	e000      	b.n	8021f8a <tcp_connect+0x72>
 8021f88:	2300      	movs	r3, #0
 8021f8a:	68fa      	ldr	r2, [r7, #12]
 8021f8c:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 8021f8e:	68fb      	ldr	r3, [r7, #12]
 8021f90:	88fa      	ldrh	r2, [r7, #6]
 8021f92:	831a      	strh	r2, [r3, #24]

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8021f94:	68fb      	ldr	r3, [r7, #12]
 8021f96:	7a1b      	ldrb	r3, [r3, #8]
 8021f98:	2b00      	cmp	r3, #0
 8021f9a:	d006      	beq.n	8021faa <tcp_connect+0x92>
    netif = netif_get_by_index(pcb->netif_idx);
 8021f9c:	68fb      	ldr	r3, [r7, #12]
 8021f9e:	7a1b      	ldrb	r3, [r3, #8]
 8021fa0:	4618      	mov	r0, r3
 8021fa2:	f7fe faa7 	bl	80204f4 <netif_get_by_index>
 8021fa6:	6278      	str	r0, [r7, #36]	; 0x24
 8021fa8:	e005      	b.n	8021fb6 <tcp_connect+0x9e>
  } else {
    /* check if we have a route to the remote host */
    netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8021faa:	68fb      	ldr	r3, [r7, #12]
 8021fac:	3304      	adds	r3, #4
 8021fae:	4618      	mov	r0, r3
 8021fb0:	f7fb ffc6 	bl	801df40 <ip4_route>
 8021fb4:	6278      	str	r0, [r7, #36]	; 0x24
  }
  if (netif == NULL) {
 8021fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021fb8:	2b00      	cmp	r3, #0
 8021fba:	d102      	bne.n	8021fc2 <tcp_connect+0xaa>
    /* Don't even try to send a SYN packet if we have no route since that will fail. */
    return ERR_RTE;
 8021fbc:	f06f 0303 	mvn.w	r3, #3
 8021fc0:	e0ae      	b.n	8022120 <tcp_connect+0x208>
  }

  /* check if local IP has been assigned to pcb, if not, get one */
  if (ip_addr_isany(&pcb->local_ip)) {
 8021fc2:	68fb      	ldr	r3, [r7, #12]
 8021fc4:	2b00      	cmp	r3, #0
 8021fc6:	d003      	beq.n	8021fd0 <tcp_connect+0xb8>
 8021fc8:	68fb      	ldr	r3, [r7, #12]
 8021fca:	681b      	ldr	r3, [r3, #0]
 8021fcc:	2b00      	cmp	r3, #0
 8021fce:	d111      	bne.n	8021ff4 <tcp_connect+0xdc>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, ipaddr);
 8021fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021fd2:	2b00      	cmp	r3, #0
 8021fd4:	d002      	beq.n	8021fdc <tcp_connect+0xc4>
 8021fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021fd8:	3304      	adds	r3, #4
 8021fda:	e000      	b.n	8021fde <tcp_connect+0xc6>
 8021fdc:	2300      	movs	r3, #0
 8021fde:	61fb      	str	r3, [r7, #28]
    if (local_ip == NULL) {
 8021fe0:	69fb      	ldr	r3, [r7, #28]
 8021fe2:	2b00      	cmp	r3, #0
 8021fe4:	d102      	bne.n	8021fec <tcp_connect+0xd4>
      return ERR_RTE;
 8021fe6:	f06f 0303 	mvn.w	r3, #3
 8021fea:	e099      	b.n	8022120 <tcp_connect+0x208>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8021fec:	69fb      	ldr	r3, [r7, #28]
 8021fee:	681a      	ldr	r2, [r3, #0]
 8021ff0:	68fb      	ldr	r3, [r7, #12]
 8021ff2:	601a      	str	r2, [r3, #0]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST)) {
    ip6_addr_assign_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNICAST, netif);
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  old_local_port = pcb->local_port;
 8021ff4:	68fb      	ldr	r3, [r7, #12]
 8021ff6:	8adb      	ldrh	r3, [r3, #22]
 8021ff8:	837b      	strh	r3, [r7, #26]
  if (pcb->local_port == 0) {
 8021ffa:	68fb      	ldr	r3, [r7, #12]
 8021ffc:	8adb      	ldrh	r3, [r3, #22]
 8021ffe:	2b00      	cmp	r3, #0
 8022000:	d10c      	bne.n	802201c <tcp_connect+0x104>
    pcb->local_port = tcp_new_port();
 8022002:	f7ff ff43 	bl	8021e8c <tcp_new_port>
 8022006:	4603      	mov	r3, r0
 8022008:	461a      	mov	r2, r3
 802200a:	68fb      	ldr	r3, [r7, #12]
 802200c:	82da      	strh	r2, [r3, #22]
    if (pcb->local_port == 0) {
 802200e:	68fb      	ldr	r3, [r7, #12]
 8022010:	8adb      	ldrh	r3, [r3, #22]
 8022012:	2b00      	cmp	r3, #0
 8022014:	d102      	bne.n	802201c <tcp_connect+0x104>
      return ERR_BUF;
 8022016:	f06f 0301 	mvn.w	r3, #1
 802201a:	e081      	b.n	8022120 <tcp_connect+0x208>
      }
    }
#endif /* SO_REUSE */
  }

  iss = tcp_next_iss(pcb);
 802201c:	68f8      	ldr	r0, [r7, #12]
 802201e:	f001 f853 	bl	80230c8 <tcp_next_iss>
 8022022:	6178      	str	r0, [r7, #20]
  pcb->rcv_nxt = 0;
 8022024:	68fb      	ldr	r3, [r7, #12]
 8022026:	2200      	movs	r2, #0
 8022028:	625a      	str	r2, [r3, #36]	; 0x24
  pcb->snd_nxt = iss;
 802202a:	68fb      	ldr	r3, [r7, #12]
 802202c:	697a      	ldr	r2, [r7, #20]
 802202e:	651a      	str	r2, [r3, #80]	; 0x50
  pcb->lastack = iss - 1;
 8022030:	697b      	ldr	r3, [r7, #20]
 8022032:	1e5a      	subs	r2, r3, #1
 8022034:	68fb      	ldr	r3, [r7, #12]
 8022036:	645a      	str	r2, [r3, #68]	; 0x44
  pcb->snd_wl2 = iss - 1;
 8022038:	697b      	ldr	r3, [r7, #20]
 802203a:	1e5a      	subs	r2, r3, #1
 802203c:	68fb      	ldr	r3, [r7, #12]
 802203e:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_lbb = iss - 1;
 8022040:	697b      	ldr	r3, [r7, #20]
 8022042:	1e5a      	subs	r2, r3, #1
 8022044:	68fb      	ldr	r3, [r7, #12]
 8022046:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Start with a window that does not need scaling. When window scaling is
     enabled and used, the window is enlarged when both sides agree on scaling. */
  pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8022048:	68fb      	ldr	r3, [r7, #12]
 802204a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 802204e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8022050:	68fb      	ldr	r3, [r7, #12]
 8022052:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8022054:	68fb      	ldr	r3, [r7, #12]
 8022056:	851a      	strh	r2, [r3, #40]	; 0x28
  pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8022058:	68fb      	ldr	r3, [r7, #12]
 802205a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 802205c:	68fb      	ldr	r3, [r7, #12]
 802205e:	62da      	str	r2, [r3, #44]	; 0x2c
  pcb->snd_wnd = TCP_WND;
 8022060:	68fb      	ldr	r3, [r7, #12]
 8022062:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8022066:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  /* As initial send MSS, we use TCP_MSS but limit it to 536.
     The send MSS is updated when an MSS option is received. */
  pcb->mss = INITIAL_MSS;
 802206a:	68fb      	ldr	r3, [r7, #12]
 802206c:	f44f 7206 	mov.w	r2, #536	; 0x218
 8022070:	865a      	strh	r2, [r3, #50]	; 0x32
#if TCP_CALCULATE_EFF_SEND_MSS
  pcb->mss = tcp_eff_send_mss_netif(pcb->mss, netif, &pcb->remote_ip);
 8022072:	68fb      	ldr	r3, [r7, #12]
 8022074:	8e58      	ldrh	r0, [r3, #50]	; 0x32
 8022076:	68fb      	ldr	r3, [r7, #12]
 8022078:	3304      	adds	r3, #4
 802207a:	461a      	mov	r2, r3
 802207c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802207e:	f001 f849 	bl	8023114 <tcp_eff_send_mss_netif>
 8022082:	4603      	mov	r3, r0
 8022084:	461a      	mov	r2, r3
 8022086:	68fb      	ldr	r3, [r7, #12]
 8022088:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
  pcb->cwnd = 1;
 802208a:	68fb      	ldr	r3, [r7, #12]
 802208c:	2201      	movs	r2, #1
 802208e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
#if LWIP_CALLBACK_API
  pcb->connected = connected;
 8022092:	68fb      	ldr	r3, [r7, #12]
 8022094:	683a      	ldr	r2, [r7, #0]
 8022096:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(connected);
#endif /* LWIP_CALLBACK_API */

  /* Send a SYN together with the MSS option. */
  ret = tcp_enqueue_flags(pcb, TCP_SYN);
 802209a:	2102      	movs	r1, #2
 802209c:	68f8      	ldr	r0, [r7, #12]
 802209e:	f004 fab3 	bl	8026608 <tcp_enqueue_flags>
 80220a2:	4603      	mov	r3, r0
 80220a4:	74fb      	strb	r3, [r7, #19]
  if (ret == ERR_OK) {
 80220a6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80220aa:	2b00      	cmp	r3, #0
 80220ac:	d136      	bne.n	802211c <tcp_connect+0x204>
    /* SYN segment was enqueued, changed the pcbs state now */
    pcb->state = SYN_SENT;
 80220ae:	68fb      	ldr	r3, [r7, #12]
 80220b0:	2202      	movs	r2, #2
 80220b2:	751a      	strb	r2, [r3, #20]
    if (old_local_port != 0) {
 80220b4:	8b7b      	ldrh	r3, [r7, #26]
 80220b6:	2b00      	cmp	r3, #0
 80220b8:	d021      	beq.n	80220fe <tcp_connect+0x1e6>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 80220ba:	4b20      	ldr	r3, [pc, #128]	; (802213c <tcp_connect+0x224>)
 80220bc:	681a      	ldr	r2, [r3, #0]
 80220be:	68fb      	ldr	r3, [r7, #12]
 80220c0:	429a      	cmp	r2, r3
 80220c2:	d105      	bne.n	80220d0 <tcp_connect+0x1b8>
 80220c4:	4b1d      	ldr	r3, [pc, #116]	; (802213c <tcp_connect+0x224>)
 80220c6:	681b      	ldr	r3, [r3, #0]
 80220c8:	68db      	ldr	r3, [r3, #12]
 80220ca:	4a1c      	ldr	r2, [pc, #112]	; (802213c <tcp_connect+0x224>)
 80220cc:	6013      	str	r3, [r2, #0]
 80220ce:	e013      	b.n	80220f8 <tcp_connect+0x1e0>
 80220d0:	4b1a      	ldr	r3, [pc, #104]	; (802213c <tcp_connect+0x224>)
 80220d2:	681b      	ldr	r3, [r3, #0]
 80220d4:	623b      	str	r3, [r7, #32]
 80220d6:	e00c      	b.n	80220f2 <tcp_connect+0x1da>
 80220d8:	6a3b      	ldr	r3, [r7, #32]
 80220da:	68da      	ldr	r2, [r3, #12]
 80220dc:	68fb      	ldr	r3, [r7, #12]
 80220de:	429a      	cmp	r2, r3
 80220e0:	d104      	bne.n	80220ec <tcp_connect+0x1d4>
 80220e2:	68fb      	ldr	r3, [r7, #12]
 80220e4:	68da      	ldr	r2, [r3, #12]
 80220e6:	6a3b      	ldr	r3, [r7, #32]
 80220e8:	60da      	str	r2, [r3, #12]
 80220ea:	e005      	b.n	80220f8 <tcp_connect+0x1e0>
 80220ec:	6a3b      	ldr	r3, [r7, #32]
 80220ee:	68db      	ldr	r3, [r3, #12]
 80220f0:	623b      	str	r3, [r7, #32]
 80220f2:	6a3b      	ldr	r3, [r7, #32]
 80220f4:	2b00      	cmp	r3, #0
 80220f6:	d1ef      	bne.n	80220d8 <tcp_connect+0x1c0>
 80220f8:	68fb      	ldr	r3, [r7, #12]
 80220fa:	2200      	movs	r2, #0
 80220fc:	60da      	str	r2, [r3, #12]
    }
    TCP_REG_ACTIVE(pcb);
 80220fe:	4b10      	ldr	r3, [pc, #64]	; (8022140 <tcp_connect+0x228>)
 8022100:	681a      	ldr	r2, [r3, #0]
 8022102:	68fb      	ldr	r3, [r7, #12]
 8022104:	60da      	str	r2, [r3, #12]
 8022106:	4a0e      	ldr	r2, [pc, #56]	; (8022140 <tcp_connect+0x228>)
 8022108:	68fb      	ldr	r3, [r7, #12]
 802210a:	6013      	str	r3, [r2, #0]
 802210c:	f005 fafc 	bl	8027708 <tcp_timer_needed>
 8022110:	4b0c      	ldr	r3, [pc, #48]	; (8022144 <tcp_connect+0x22c>)
 8022112:	2201      	movs	r2, #1
 8022114:	701a      	strb	r2, [r3, #0]
    MIB2_STATS_INC(mib2.tcpactiveopens);

    tcp_output(pcb);
 8022116:	68f8      	ldr	r0, [r7, #12]
 8022118:	f004 fb66 	bl	80267e8 <tcp_output>
  }
  return ret;
 802211c:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8022120:	4618      	mov	r0, r3
 8022122:	3728      	adds	r7, #40	; 0x28
 8022124:	46bd      	mov	sp, r7
 8022126:	bd80      	pop	{r7, pc}
 8022128:	0802fcc8 	.word	0x0802fcc8
 802212c:	0802ffa4 	.word	0x0802ffa4
 8022130:	0802fd0c 	.word	0x0802fd0c
 8022134:	0802ffc0 	.word	0x0802ffc0
 8022138:	0802ffdc 	.word	0x0802ffdc
 802213c:	2001d568 	.word	0x2001d568
 8022140:	2001d55c 	.word	0x2001d55c
 8022144:	2001d558 	.word	0x2001d558

08022148 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8022148:	b5b0      	push	{r4, r5, r7, lr}
 802214a:	b090      	sub	sp, #64	; 0x40
 802214c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 802214e:	2300      	movs	r3, #0
 8022150:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8022154:	4b94      	ldr	r3, [pc, #592]	; (80223a8 <tcp_slowtmr+0x260>)
 8022156:	681b      	ldr	r3, [r3, #0]
 8022158:	3301      	adds	r3, #1
 802215a:	4a93      	ldr	r2, [pc, #588]	; (80223a8 <tcp_slowtmr+0x260>)
 802215c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 802215e:	4b93      	ldr	r3, [pc, #588]	; (80223ac <tcp_slowtmr+0x264>)
 8022160:	781b      	ldrb	r3, [r3, #0]
 8022162:	3301      	adds	r3, #1
 8022164:	b2da      	uxtb	r2, r3
 8022166:	4b91      	ldr	r3, [pc, #580]	; (80223ac <tcp_slowtmr+0x264>)
 8022168:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 802216a:	2300      	movs	r3, #0
 802216c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 802216e:	4b90      	ldr	r3, [pc, #576]	; (80223b0 <tcp_slowtmr+0x268>)
 8022170:	681b      	ldr	r3, [r3, #0]
 8022172:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8022174:	e29d      	b.n	80226b2 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8022176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022178:	7d1b      	ldrb	r3, [r3, #20]
 802217a:	2b00      	cmp	r3, #0
 802217c:	d106      	bne.n	802218c <tcp_slowtmr+0x44>
 802217e:	4b8d      	ldr	r3, [pc, #564]	; (80223b4 <tcp_slowtmr+0x26c>)
 8022180:	f240 42be 	movw	r2, #1214	; 0x4be
 8022184:	498c      	ldr	r1, [pc, #560]	; (80223b8 <tcp_slowtmr+0x270>)
 8022186:	488d      	ldr	r0, [pc, #564]	; (80223bc <tcp_slowtmr+0x274>)
 8022188:	f009 fdca 	bl	802bd20 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 802218c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802218e:	7d1b      	ldrb	r3, [r3, #20]
 8022190:	2b01      	cmp	r3, #1
 8022192:	d106      	bne.n	80221a2 <tcp_slowtmr+0x5a>
 8022194:	4b87      	ldr	r3, [pc, #540]	; (80223b4 <tcp_slowtmr+0x26c>)
 8022196:	f240 42bf 	movw	r2, #1215	; 0x4bf
 802219a:	4989      	ldr	r1, [pc, #548]	; (80223c0 <tcp_slowtmr+0x278>)
 802219c:	4887      	ldr	r0, [pc, #540]	; (80223bc <tcp_slowtmr+0x274>)
 802219e:	f009 fdbf 	bl	802bd20 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80221a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80221a4:	7d1b      	ldrb	r3, [r3, #20]
 80221a6:	2b0a      	cmp	r3, #10
 80221a8:	d106      	bne.n	80221b8 <tcp_slowtmr+0x70>
 80221aa:	4b82      	ldr	r3, [pc, #520]	; (80223b4 <tcp_slowtmr+0x26c>)
 80221ac:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 80221b0:	4984      	ldr	r1, [pc, #528]	; (80223c4 <tcp_slowtmr+0x27c>)
 80221b2:	4882      	ldr	r0, [pc, #520]	; (80223bc <tcp_slowtmr+0x274>)
 80221b4:	f009 fdb4 	bl	802bd20 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80221b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80221ba:	7f9a      	ldrb	r2, [r3, #30]
 80221bc:	4b7b      	ldr	r3, [pc, #492]	; (80223ac <tcp_slowtmr+0x264>)
 80221be:	781b      	ldrb	r3, [r3, #0]
 80221c0:	429a      	cmp	r2, r3
 80221c2:	d105      	bne.n	80221d0 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 80221c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80221c6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80221c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80221ca:	68db      	ldr	r3, [r3, #12]
 80221cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 80221ce:	e270      	b.n	80226b2 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 80221d0:	4b76      	ldr	r3, [pc, #472]	; (80223ac <tcp_slowtmr+0x264>)
 80221d2:	781a      	ldrb	r2, [r3, #0]
 80221d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80221d6:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 80221d8:	2300      	movs	r3, #0
 80221da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 80221de:	2300      	movs	r3, #0
 80221e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80221e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80221e6:	7d1b      	ldrb	r3, [r3, #20]
 80221e8:	2b02      	cmp	r3, #2
 80221ea:	d10a      	bne.n	8022202 <tcp_slowtmr+0xba>
 80221ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80221ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80221f2:	2b05      	cmp	r3, #5
 80221f4:	d905      	bls.n	8022202 <tcp_slowtmr+0xba>
      ++pcb_remove;
 80221f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80221fa:	3301      	adds	r3, #1
 80221fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8022200:	e11e      	b.n	8022440 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8022202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022204:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8022208:	2b0b      	cmp	r3, #11
 802220a:	d905      	bls.n	8022218 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 802220c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8022210:	3301      	adds	r3, #1
 8022212:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8022216:	e113      	b.n	8022440 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8022218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802221a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 802221e:	2b00      	cmp	r3, #0
 8022220:	d075      	beq.n	802230e <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8022222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022226:	2b00      	cmp	r3, #0
 8022228:	d006      	beq.n	8022238 <tcp_slowtmr+0xf0>
 802222a:	4b62      	ldr	r3, [pc, #392]	; (80223b4 <tcp_slowtmr+0x26c>)
 802222c:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8022230:	4965      	ldr	r1, [pc, #404]	; (80223c8 <tcp_slowtmr+0x280>)
 8022232:	4862      	ldr	r0, [pc, #392]	; (80223bc <tcp_slowtmr+0x274>)
 8022234:	f009 fd74 	bl	802bd20 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8022238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802223a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802223c:	2b00      	cmp	r3, #0
 802223e:	d106      	bne.n	802224e <tcp_slowtmr+0x106>
 8022240:	4b5c      	ldr	r3, [pc, #368]	; (80223b4 <tcp_slowtmr+0x26c>)
 8022242:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8022246:	4961      	ldr	r1, [pc, #388]	; (80223cc <tcp_slowtmr+0x284>)
 8022248:	485c      	ldr	r0, [pc, #368]	; (80223bc <tcp_slowtmr+0x274>)
 802224a:	f009 fd69 	bl	802bd20 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 802224e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022250:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8022254:	2b0b      	cmp	r3, #11
 8022256:	d905      	bls.n	8022264 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8022258:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802225c:	3301      	adds	r3, #1
 802225e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8022262:	e0ed      	b.n	8022440 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8022264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022266:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 802226a:	3b01      	subs	r3, #1
 802226c:	4a58      	ldr	r2, [pc, #352]	; (80223d0 <tcp_slowtmr+0x288>)
 802226e:	5cd3      	ldrb	r3, [r2, r3]
 8022270:	77fb      	strb	r3, [r7, #31]
          if (pcb->persist_cnt < backoff_cnt) {
 8022272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022274:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8022278:	7ffa      	ldrb	r2, [r7, #31]
 802227a:	429a      	cmp	r2, r3
 802227c:	d907      	bls.n	802228e <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 802227e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022280:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8022284:	3301      	adds	r3, #1
 8022286:	b2da      	uxtb	r2, r3
 8022288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802228a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 802228e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022290:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8022294:	7ffa      	ldrb	r2, [r7, #31]
 8022296:	429a      	cmp	r2, r3
 8022298:	f200 80d2 	bhi.w	8022440 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 802229c:	2301      	movs	r3, #1
 802229e:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 80222a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80222a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80222a6:	2b00      	cmp	r3, #0
 80222a8:	d108      	bne.n	80222bc <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80222aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80222ac:	f005 f95e 	bl	802756c <tcp_zero_window_probe>
 80222b0:	4603      	mov	r3, r0
 80222b2:	2b00      	cmp	r3, #0
 80222b4:	d014      	beq.n	80222e0 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 80222b6:	2300      	movs	r3, #0
 80222b8:	623b      	str	r3, [r7, #32]
 80222ba:	e011      	b.n	80222e0 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80222bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80222be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80222c2:	4619      	mov	r1, r3
 80222c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80222c6:	f004 f805 	bl	80262d4 <tcp_split_unsent_seg>
 80222ca:	4603      	mov	r3, r0
 80222cc:	2b00      	cmp	r3, #0
 80222ce:	d107      	bne.n	80222e0 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 80222d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80222d2:	f004 fa89 	bl	80267e8 <tcp_output>
 80222d6:	4603      	mov	r3, r0
 80222d8:	2b00      	cmp	r3, #0
 80222da:	d101      	bne.n	80222e0 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 80222dc:	2300      	movs	r3, #0
 80222de:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 80222e0:	6a3b      	ldr	r3, [r7, #32]
 80222e2:	2b00      	cmp	r3, #0
 80222e4:	f000 80ac 	beq.w	8022440 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 80222e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80222ea:	2200      	movs	r2, #0
 80222ec:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80222f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80222f2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80222f6:	2b06      	cmp	r3, #6
 80222f8:	f200 80a2 	bhi.w	8022440 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 80222fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80222fe:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8022302:	3301      	adds	r3, #1
 8022304:	b2da      	uxtb	r2, r3
 8022306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022308:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 802230c:	e098      	b.n	8022440 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 802230e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022310:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8022314:	2b00      	cmp	r3, #0
 8022316:	db0f      	blt.n	8022338 <tcp_slowtmr+0x1f0>
 8022318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802231a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 802231e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8022322:	4293      	cmp	r3, r2
 8022324:	d008      	beq.n	8022338 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8022326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022328:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 802232c:	b29b      	uxth	r3, r3
 802232e:	3301      	adds	r3, #1
 8022330:	b29b      	uxth	r3, r3
 8022332:	b21a      	sxth	r2, r3
 8022334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022336:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8022338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802233a:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 802233e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022340:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8022344:	429a      	cmp	r2, r3
 8022346:	db7b      	blt.n	8022440 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8022348:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802234a:	f004 fd47 	bl	8026ddc <tcp_rexmit_rto_prepare>
 802234e:	4603      	mov	r3, r0
 8022350:	2b00      	cmp	r3, #0
 8022352:	d007      	beq.n	8022364 <tcp_slowtmr+0x21c>
 8022354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022358:	2b00      	cmp	r3, #0
 802235a:	d171      	bne.n	8022440 <tcp_slowtmr+0x2f8>
 802235c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802235e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8022360:	2b00      	cmp	r3, #0
 8022362:	d06d      	beq.n	8022440 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8022364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022366:	7d1b      	ldrb	r3, [r3, #20]
 8022368:	2b02      	cmp	r3, #2
 802236a:	d03a      	beq.n	80223e2 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 802236c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802236e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8022372:	2b0c      	cmp	r3, #12
 8022374:	bf28      	it	cs
 8022376:	230c      	movcs	r3, #12
 8022378:	77bb      	strb	r3, [r7, #30]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 802237a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802237c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8022380:	10db      	asrs	r3, r3, #3
 8022382:	b21b      	sxth	r3, r3
 8022384:	461a      	mov	r2, r3
 8022386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022388:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 802238c:	4413      	add	r3, r2
 802238e:	7fba      	ldrb	r2, [r7, #30]
 8022390:	4910      	ldr	r1, [pc, #64]	; (80223d4 <tcp_slowtmr+0x28c>)
 8022392:	5c8a      	ldrb	r2, [r1, r2]
 8022394:	4093      	lsls	r3, r2
 8022396:	61bb      	str	r3, [r7, #24]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8022398:	69bb      	ldr	r3, [r7, #24]
 802239a:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 802239e:	4293      	cmp	r3, r2
 80223a0:	dc1a      	bgt.n	80223d8 <tcp_slowtmr+0x290>
 80223a2:	69bb      	ldr	r3, [r7, #24]
 80223a4:	b21a      	sxth	r2, r3
 80223a6:	e019      	b.n	80223dc <tcp_slowtmr+0x294>
 80223a8:	2001d560 	.word	0x2001d560
 80223ac:	2001719a 	.word	0x2001719a
 80223b0:	2001d55c 	.word	0x2001d55c
 80223b4:	0802fcc8 	.word	0x0802fcc8
 80223b8:	0803000c 	.word	0x0803000c
 80223bc:	0802fd0c 	.word	0x0802fd0c
 80223c0:	08030038 	.word	0x08030038
 80223c4:	08030064 	.word	0x08030064
 80223c8:	08030094 	.word	0x08030094
 80223cc:	080300c8 	.word	0x080300c8
 80223d0:	08031d34 	.word	0x08031d34
 80223d4:	08031d24 	.word	0x08031d24
 80223d8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80223dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80223de:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 80223e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80223e4:	2200      	movs	r2, #0
 80223e6:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80223e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80223ea:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80223ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80223f0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80223f4:	4293      	cmp	r3, r2
 80223f6:	bf28      	it	cs
 80223f8:	4613      	movcs	r3, r2
 80223fa:	82fb      	strh	r3, [r7, #22]
            pcb->ssthresh = eff_wnd >> 1;
 80223fc:	8afb      	ldrh	r3, [r7, #22]
 80223fe:	085b      	lsrs	r3, r3, #1
 8022400:	b29a      	uxth	r2, r3
 8022402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022404:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8022408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802240a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 802240e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022410:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8022412:	005b      	lsls	r3, r3, #1
 8022414:	b29b      	uxth	r3, r3
 8022416:	429a      	cmp	r2, r3
 8022418:	d206      	bcs.n	8022428 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 802241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802241c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802241e:	005b      	lsls	r3, r3, #1
 8022420:	b29a      	uxth	r2, r3
 8022422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022424:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8022428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802242a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 802242c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802242e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8022432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022434:	2200      	movs	r2, #0
 8022436:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 802243a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802243c:	f004 fd3e 	bl	8026ebc <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8022440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022442:	7d1b      	ldrb	r3, [r3, #20]
 8022444:	2b06      	cmp	r3, #6
 8022446:	d111      	bne.n	802246c <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8022448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802244a:	8b5b      	ldrh	r3, [r3, #26]
 802244c:	f003 0310 	and.w	r3, r3, #16
 8022450:	2b00      	cmp	r3, #0
 8022452:	d00b      	beq.n	802246c <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8022454:	4b9c      	ldr	r3, [pc, #624]	; (80226c8 <tcp_slowtmr+0x580>)
 8022456:	681a      	ldr	r2, [r3, #0]
 8022458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802245a:	6a1b      	ldr	r3, [r3, #32]
 802245c:	1ad3      	subs	r3, r2, r3
 802245e:	2b28      	cmp	r3, #40	; 0x28
 8022460:	d904      	bls.n	802246c <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8022462:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8022466:	3301      	adds	r3, #1
 8022468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 802246c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802246e:	7a5b      	ldrb	r3, [r3, #9]
 8022470:	f003 0308 	and.w	r3, r3, #8
 8022474:	2b00      	cmp	r3, #0
 8022476:	d04a      	beq.n	802250e <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8022478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802247a:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 802247c:	2b04      	cmp	r3, #4
 802247e:	d003      	beq.n	8022488 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8022480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022482:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8022484:	2b07      	cmp	r3, #7
 8022486:	d142      	bne.n	802250e <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8022488:	4b8f      	ldr	r3, [pc, #572]	; (80226c8 <tcp_slowtmr+0x580>)
 802248a:	681a      	ldr	r2, [r3, #0]
 802248c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802248e:	6a1b      	ldr	r3, [r3, #32]
 8022490:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8022492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022494:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8022498:	4b8c      	ldr	r3, [pc, #560]	; (80226cc <tcp_slowtmr+0x584>)
 802249a:	440b      	add	r3, r1
 802249c:	498c      	ldr	r1, [pc, #560]	; (80226d0 <tcp_slowtmr+0x588>)
 802249e:	fba1 1303 	umull	r1, r3, r1, r3
 80224a2:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80224a4:	429a      	cmp	r2, r3
 80224a6:	d90a      	bls.n	80224be <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80224a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80224ac:	3301      	adds	r3, #1
 80224ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80224b2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80224b6:	3301      	adds	r3, #1
 80224b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80224bc:	e027      	b.n	802250e <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80224be:	4b82      	ldr	r3, [pc, #520]	; (80226c8 <tcp_slowtmr+0x580>)
 80224c0:	681a      	ldr	r2, [r3, #0]
 80224c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80224c4:	6a1b      	ldr	r3, [r3, #32]
 80224c6:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80224c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80224ca:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80224ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80224d0:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80224d4:	4618      	mov	r0, r3
 80224d6:	4b7f      	ldr	r3, [pc, #508]	; (80226d4 <tcp_slowtmr+0x58c>)
 80224d8:	fb03 f300 	mul.w	r3, r3, r0
 80224dc:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80224de:	497c      	ldr	r1, [pc, #496]	; (80226d0 <tcp_slowtmr+0x588>)
 80224e0:	fba1 1303 	umull	r1, r3, r1, r3
 80224e4:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80224e6:	429a      	cmp	r2, r3
 80224e8:	d911      	bls.n	802250e <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 80224ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80224ec:	f004 fffe 	bl	80274ec <tcp_keepalive>
 80224f0:	4603      	mov	r3, r0
 80224f2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 80224f6:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80224fa:	2b00      	cmp	r3, #0
 80224fc:	d107      	bne.n	802250e <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 80224fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022500:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8022504:	3301      	adds	r3, #1
 8022506:	b2da      	uxtb	r2, r3
 8022508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802250a:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 802250e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022510:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8022512:	2b00      	cmp	r3, #0
 8022514:	d011      	beq.n	802253a <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8022516:	4b6c      	ldr	r3, [pc, #432]	; (80226c8 <tcp_slowtmr+0x580>)
 8022518:	681a      	ldr	r2, [r3, #0]
 802251a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802251c:	6a1b      	ldr	r3, [r3, #32]
 802251e:	1ad2      	subs	r2, r2, r3
 8022520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022522:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8022526:	4619      	mov	r1, r3
 8022528:	460b      	mov	r3, r1
 802252a:	005b      	lsls	r3, r3, #1
 802252c:	440b      	add	r3, r1
 802252e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8022530:	429a      	cmp	r2, r3
 8022532:	d302      	bcc.n	802253a <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8022534:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8022536:	f000 fe9d 	bl	8023274 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 802253a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802253c:	7d1b      	ldrb	r3, [r3, #20]
 802253e:	2b03      	cmp	r3, #3
 8022540:	d10b      	bne.n	802255a <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8022542:	4b61      	ldr	r3, [pc, #388]	; (80226c8 <tcp_slowtmr+0x580>)
 8022544:	681a      	ldr	r2, [r3, #0]
 8022546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022548:	6a1b      	ldr	r3, [r3, #32]
 802254a:	1ad3      	subs	r3, r2, r3
 802254c:	2b28      	cmp	r3, #40	; 0x28
 802254e:	d904      	bls.n	802255a <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8022550:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8022554:	3301      	adds	r3, #1
 8022556:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 802255a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802255c:	7d1b      	ldrb	r3, [r3, #20]
 802255e:	2b09      	cmp	r3, #9
 8022560:	d10b      	bne.n	802257a <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8022562:	4b59      	ldr	r3, [pc, #356]	; (80226c8 <tcp_slowtmr+0x580>)
 8022564:	681a      	ldr	r2, [r3, #0]
 8022566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022568:	6a1b      	ldr	r3, [r3, #32]
 802256a:	1ad3      	subs	r3, r2, r3
 802256c:	2bf0      	cmp	r3, #240	; 0xf0
 802256e:	d904      	bls.n	802257a <tcp_slowtmr+0x432>
        ++pcb_remove;
 8022570:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8022574:	3301      	adds	r3, #1
 8022576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 802257a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802257e:	2b00      	cmp	r3, #0
 8022580:	d060      	beq.n	8022644 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8022582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8022588:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 802258a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802258c:	f000 fcb8 	bl	8022f00 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8022590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022592:	2b00      	cmp	r3, #0
 8022594:	d010      	beq.n	80225b8 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8022596:	4b50      	ldr	r3, [pc, #320]	; (80226d8 <tcp_slowtmr+0x590>)
 8022598:	681b      	ldr	r3, [r3, #0]
 802259a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 802259c:	429a      	cmp	r2, r3
 802259e:	d106      	bne.n	80225ae <tcp_slowtmr+0x466>
 80225a0:	4b4e      	ldr	r3, [pc, #312]	; (80226dc <tcp_slowtmr+0x594>)
 80225a2:	f240 526d 	movw	r2, #1389	; 0x56d
 80225a6:	494e      	ldr	r1, [pc, #312]	; (80226e0 <tcp_slowtmr+0x598>)
 80225a8:	484e      	ldr	r0, [pc, #312]	; (80226e4 <tcp_slowtmr+0x59c>)
 80225aa:	f009 fbb9 	bl	802bd20 <iprintf>
        prev->next = pcb->next;
 80225ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80225b0:	68da      	ldr	r2, [r3, #12]
 80225b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80225b4:	60da      	str	r2, [r3, #12]
 80225b6:	e00f      	b.n	80225d8 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80225b8:	4b47      	ldr	r3, [pc, #284]	; (80226d8 <tcp_slowtmr+0x590>)
 80225ba:	681a      	ldr	r2, [r3, #0]
 80225bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80225be:	429a      	cmp	r2, r3
 80225c0:	d006      	beq.n	80225d0 <tcp_slowtmr+0x488>
 80225c2:	4b46      	ldr	r3, [pc, #280]	; (80226dc <tcp_slowtmr+0x594>)
 80225c4:	f240 5271 	movw	r2, #1393	; 0x571
 80225c8:	4947      	ldr	r1, [pc, #284]	; (80226e8 <tcp_slowtmr+0x5a0>)
 80225ca:	4846      	ldr	r0, [pc, #280]	; (80226e4 <tcp_slowtmr+0x59c>)
 80225cc:	f009 fba8 	bl	802bd20 <iprintf>
        tcp_active_pcbs = pcb->next;
 80225d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80225d2:	68db      	ldr	r3, [r3, #12]
 80225d4:	4a40      	ldr	r2, [pc, #256]	; (80226d8 <tcp_slowtmr+0x590>)
 80225d6:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80225d8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80225dc:	2b00      	cmp	r3, #0
 80225de:	d013      	beq.n	8022608 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80225e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80225e2:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80225e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80225e6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80225e8:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 80225ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80225ec:	3304      	adds	r3, #4
 80225ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80225f0:	8ad2      	ldrh	r2, [r2, #22]
 80225f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80225f4:	8b09      	ldrh	r1, [r1, #24]
 80225f6:	9102      	str	r1, [sp, #8]
 80225f8:	9201      	str	r2, [sp, #4]
 80225fa:	9300      	str	r3, [sp, #0]
 80225fc:	462b      	mov	r3, r5
 80225fe:	4622      	mov	r2, r4
 8022600:	4601      	mov	r1, r0
 8022602:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8022604:	f004 febc 	bl	8027380 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8022608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802260a:	691b      	ldr	r3, [r3, #16]
 802260c:	60fb      	str	r3, [r7, #12]
      last_state = pcb->state;
 802260e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022610:	7d1b      	ldrb	r3, [r3, #20]
 8022612:	72fb      	strb	r3, [r7, #11]
      pcb2 = pcb;
 8022614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022616:	607b      	str	r3, [r7, #4]
      pcb = pcb->next;
 8022618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802261a:	68db      	ldr	r3, [r3, #12]
 802261c:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 802261e:	6878      	ldr	r0, [r7, #4]
 8022620:	f7ff f804 	bl	802162c <tcp_free>

      tcp_active_pcbs_changed = 0;
 8022624:	4b31      	ldr	r3, [pc, #196]	; (80226ec <tcp_slowtmr+0x5a4>)
 8022626:	2200      	movs	r2, #0
 8022628:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 802262a:	693b      	ldr	r3, [r7, #16]
 802262c:	2b00      	cmp	r3, #0
 802262e:	d004      	beq.n	802263a <tcp_slowtmr+0x4f2>
 8022630:	693b      	ldr	r3, [r7, #16]
 8022632:	f06f 010c 	mvn.w	r1, #12
 8022636:	68f8      	ldr	r0, [r7, #12]
 8022638:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 802263a:	4b2c      	ldr	r3, [pc, #176]	; (80226ec <tcp_slowtmr+0x5a4>)
 802263c:	781b      	ldrb	r3, [r3, #0]
 802263e:	2b00      	cmp	r3, #0
 8022640:	d037      	beq.n	80226b2 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 8022642:	e592      	b.n	802216a <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8022644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022646:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8022648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802264a:	68db      	ldr	r3, [r3, #12]
 802264c:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 802264e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022650:	7f1b      	ldrb	r3, [r3, #28]
 8022652:	3301      	adds	r3, #1
 8022654:	b2da      	uxtb	r2, r3
 8022656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022658:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 802265a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802265c:	7f1a      	ldrb	r2, [r3, #28]
 802265e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022660:	7f5b      	ldrb	r3, [r3, #29]
 8022662:	429a      	cmp	r2, r3
 8022664:	d325      	bcc.n	80226b2 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8022666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022668:	2200      	movs	r2, #0
 802266a:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 802266c:	4b1f      	ldr	r3, [pc, #124]	; (80226ec <tcp_slowtmr+0x5a4>)
 802266e:	2200      	movs	r2, #0
 8022670:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8022672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8022678:	2b00      	cmp	r3, #0
 802267a:	d00b      	beq.n	8022694 <tcp_slowtmr+0x54c>
 802267c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802267e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8022682:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8022684:	6912      	ldr	r2, [r2, #16]
 8022686:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8022688:	4610      	mov	r0, r2
 802268a:	4798      	blx	r3
 802268c:	4603      	mov	r3, r0
 802268e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8022692:	e002      	b.n	802269a <tcp_slowtmr+0x552>
 8022694:	2300      	movs	r3, #0
 8022696:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 802269a:	4b14      	ldr	r3, [pc, #80]	; (80226ec <tcp_slowtmr+0x5a4>)
 802269c:	781b      	ldrb	r3, [r3, #0]
 802269e:	2b00      	cmp	r3, #0
 80226a0:	d000      	beq.n	80226a4 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 80226a2:	e562      	b.n	802216a <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80226a4:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80226a8:	2b00      	cmp	r3, #0
 80226aa:	d102      	bne.n	80226b2 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 80226ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80226ae:	f004 f89b 	bl	80267e8 <tcp_output>
  while (pcb != NULL) {
 80226b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80226b4:	2b00      	cmp	r3, #0
 80226b6:	f47f ad5e 	bne.w	8022176 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80226ba:	2300      	movs	r3, #0
 80226bc:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80226be:	4b0c      	ldr	r3, [pc, #48]	; (80226f0 <tcp_slowtmr+0x5a8>)
 80226c0:	681b      	ldr	r3, [r3, #0]
 80226c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80226c4:	e069      	b.n	802279a <tcp_slowtmr+0x652>
 80226c6:	bf00      	nop
 80226c8:	2001d560 	.word	0x2001d560
 80226cc:	000a4cb8 	.word	0x000a4cb8
 80226d0:	10624dd3 	.word	0x10624dd3
 80226d4:	000124f8 	.word	0x000124f8
 80226d8:	2001d55c 	.word	0x2001d55c
 80226dc:	0802fcc8 	.word	0x0802fcc8
 80226e0:	08030100 	.word	0x08030100
 80226e4:	0802fd0c 	.word	0x0802fd0c
 80226e8:	0803012c 	.word	0x0803012c
 80226ec:	2001d558 	.word	0x2001d558
 80226f0:	2001d56c 	.word	0x2001d56c
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80226f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80226f6:	7d1b      	ldrb	r3, [r3, #20]
 80226f8:	2b0a      	cmp	r3, #10
 80226fa:	d006      	beq.n	802270a <tcp_slowtmr+0x5c2>
 80226fc:	4b2a      	ldr	r3, [pc, #168]	; (80227a8 <tcp_slowtmr+0x660>)
 80226fe:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8022702:	492a      	ldr	r1, [pc, #168]	; (80227ac <tcp_slowtmr+0x664>)
 8022704:	482a      	ldr	r0, [pc, #168]	; (80227b0 <tcp_slowtmr+0x668>)
 8022706:	f009 fb0b 	bl	802bd20 <iprintf>
    pcb_remove = 0;
 802270a:	2300      	movs	r3, #0
 802270c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8022710:	4b28      	ldr	r3, [pc, #160]	; (80227b4 <tcp_slowtmr+0x66c>)
 8022712:	681a      	ldr	r2, [r3, #0]
 8022714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022716:	6a1b      	ldr	r3, [r3, #32]
 8022718:	1ad3      	subs	r3, r2, r3
 802271a:	2bf0      	cmp	r3, #240	; 0xf0
 802271c:	d904      	bls.n	8022728 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 802271e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8022722:	3301      	adds	r3, #1
 8022724:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8022728:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802272c:	2b00      	cmp	r3, #0
 802272e:	d02f      	beq.n	8022790 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8022730:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8022732:	f000 fbe5 	bl	8022f00 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8022736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8022738:	2b00      	cmp	r3, #0
 802273a:	d010      	beq.n	802275e <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 802273c:	4b1e      	ldr	r3, [pc, #120]	; (80227b8 <tcp_slowtmr+0x670>)
 802273e:	681b      	ldr	r3, [r3, #0]
 8022740:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8022742:	429a      	cmp	r2, r3
 8022744:	d106      	bne.n	8022754 <tcp_slowtmr+0x60c>
 8022746:	4b18      	ldr	r3, [pc, #96]	; (80227a8 <tcp_slowtmr+0x660>)
 8022748:	f240 52af 	movw	r2, #1455	; 0x5af
 802274c:	491b      	ldr	r1, [pc, #108]	; (80227bc <tcp_slowtmr+0x674>)
 802274e:	4818      	ldr	r0, [pc, #96]	; (80227b0 <tcp_slowtmr+0x668>)
 8022750:	f009 fae6 	bl	802bd20 <iprintf>
        prev->next = pcb->next;
 8022754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022756:	68da      	ldr	r2, [r3, #12]
 8022758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802275a:	60da      	str	r2, [r3, #12]
 802275c:	e00f      	b.n	802277e <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 802275e:	4b16      	ldr	r3, [pc, #88]	; (80227b8 <tcp_slowtmr+0x670>)
 8022760:	681a      	ldr	r2, [r3, #0]
 8022762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022764:	429a      	cmp	r2, r3
 8022766:	d006      	beq.n	8022776 <tcp_slowtmr+0x62e>
 8022768:	4b0f      	ldr	r3, [pc, #60]	; (80227a8 <tcp_slowtmr+0x660>)
 802276a:	f240 52b3 	movw	r2, #1459	; 0x5b3
 802276e:	4914      	ldr	r1, [pc, #80]	; (80227c0 <tcp_slowtmr+0x678>)
 8022770:	480f      	ldr	r0, [pc, #60]	; (80227b0 <tcp_slowtmr+0x668>)
 8022772:	f009 fad5 	bl	802bd20 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8022776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022778:	68db      	ldr	r3, [r3, #12]
 802277a:	4a0f      	ldr	r2, [pc, #60]	; (80227b8 <tcp_slowtmr+0x670>)
 802277c:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 802277e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022780:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8022782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022784:	68db      	ldr	r3, [r3, #12]
 8022786:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8022788:	6838      	ldr	r0, [r7, #0]
 802278a:	f7fe ff4f 	bl	802162c <tcp_free>
 802278e:	e004      	b.n	802279a <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8022790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022792:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8022794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8022796:	68db      	ldr	r3, [r3, #12]
 8022798:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 802279a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802279c:	2b00      	cmp	r3, #0
 802279e:	d1a9      	bne.n	80226f4 <tcp_slowtmr+0x5ac>
    }
  }
}
 80227a0:	bf00      	nop
 80227a2:	3730      	adds	r7, #48	; 0x30
 80227a4:	46bd      	mov	sp, r7
 80227a6:	bdb0      	pop	{r4, r5, r7, pc}
 80227a8:	0802fcc8 	.word	0x0802fcc8
 80227ac:	08030158 	.word	0x08030158
 80227b0:	0802fd0c 	.word	0x0802fd0c
 80227b4:	2001d560 	.word	0x2001d560
 80227b8:	2001d56c 	.word	0x2001d56c
 80227bc:	08030188 	.word	0x08030188
 80227c0:	080301b0 	.word	0x080301b0

080227c4 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80227c4:	b580      	push	{r7, lr}
 80227c6:	b082      	sub	sp, #8
 80227c8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80227ca:	4b2d      	ldr	r3, [pc, #180]	; (8022880 <tcp_fasttmr+0xbc>)
 80227cc:	781b      	ldrb	r3, [r3, #0]
 80227ce:	3301      	adds	r3, #1
 80227d0:	b2da      	uxtb	r2, r3
 80227d2:	4b2b      	ldr	r3, [pc, #172]	; (8022880 <tcp_fasttmr+0xbc>)
 80227d4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80227d6:	4b2b      	ldr	r3, [pc, #172]	; (8022884 <tcp_fasttmr+0xc0>)
 80227d8:	681b      	ldr	r3, [r3, #0]
 80227da:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80227dc:	e048      	b.n	8022870 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80227de:	687b      	ldr	r3, [r7, #4]
 80227e0:	7f9a      	ldrb	r2, [r3, #30]
 80227e2:	4b27      	ldr	r3, [pc, #156]	; (8022880 <tcp_fasttmr+0xbc>)
 80227e4:	781b      	ldrb	r3, [r3, #0]
 80227e6:	429a      	cmp	r2, r3
 80227e8:	d03f      	beq.n	802286a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 80227ea:	4b25      	ldr	r3, [pc, #148]	; (8022880 <tcp_fasttmr+0xbc>)
 80227ec:	781a      	ldrb	r2, [r3, #0]
 80227ee:	687b      	ldr	r3, [r7, #4]
 80227f0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 80227f2:	687b      	ldr	r3, [r7, #4]
 80227f4:	8b5b      	ldrh	r3, [r3, #26]
 80227f6:	f003 0301 	and.w	r3, r3, #1
 80227fa:	2b00      	cmp	r3, #0
 80227fc:	d010      	beq.n	8022820 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 80227fe:	687b      	ldr	r3, [r7, #4]
 8022800:	8b5b      	ldrh	r3, [r3, #26]
 8022802:	f043 0302 	orr.w	r3, r3, #2
 8022806:	b29a      	uxth	r2, r3
 8022808:	687b      	ldr	r3, [r7, #4]
 802280a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 802280c:	6878      	ldr	r0, [r7, #4]
 802280e:	f003 ffeb 	bl	80267e8 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8022812:	687b      	ldr	r3, [r7, #4]
 8022814:	8b5b      	ldrh	r3, [r3, #26]
 8022816:	f023 0303 	bic.w	r3, r3, #3
 802281a:	b29a      	uxth	r2, r3
 802281c:	687b      	ldr	r3, [r7, #4]
 802281e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8022820:	687b      	ldr	r3, [r7, #4]
 8022822:	8b5b      	ldrh	r3, [r3, #26]
 8022824:	f003 0308 	and.w	r3, r3, #8
 8022828:	2b00      	cmp	r3, #0
 802282a:	d009      	beq.n	8022840 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 802282c:	687b      	ldr	r3, [r7, #4]
 802282e:	8b5b      	ldrh	r3, [r3, #26]
 8022830:	f023 0308 	bic.w	r3, r3, #8
 8022834:	b29a      	uxth	r2, r3
 8022836:	687b      	ldr	r3, [r7, #4]
 8022838:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 802283a:	6878      	ldr	r0, [r7, #4]
 802283c:	f7ff f886 	bl	802194c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8022840:	687b      	ldr	r3, [r7, #4]
 8022842:	68db      	ldr	r3, [r3, #12]
 8022844:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8022846:	687b      	ldr	r3, [r7, #4]
 8022848:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 802284a:	2b00      	cmp	r3, #0
 802284c:	d00a      	beq.n	8022864 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 802284e:	4b0e      	ldr	r3, [pc, #56]	; (8022888 <tcp_fasttmr+0xc4>)
 8022850:	2200      	movs	r2, #0
 8022852:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8022854:	6878      	ldr	r0, [r7, #4]
 8022856:	f000 f819 	bl	802288c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 802285a:	4b0b      	ldr	r3, [pc, #44]	; (8022888 <tcp_fasttmr+0xc4>)
 802285c:	781b      	ldrb	r3, [r3, #0]
 802285e:	2b00      	cmp	r3, #0
 8022860:	d000      	beq.n	8022864 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8022862:	e7b8      	b.n	80227d6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8022864:	683b      	ldr	r3, [r7, #0]
 8022866:	607b      	str	r3, [r7, #4]
 8022868:	e002      	b.n	8022870 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 802286a:	687b      	ldr	r3, [r7, #4]
 802286c:	68db      	ldr	r3, [r3, #12]
 802286e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8022870:	687b      	ldr	r3, [r7, #4]
 8022872:	2b00      	cmp	r3, #0
 8022874:	d1b3      	bne.n	80227de <tcp_fasttmr+0x1a>
    }
  }
}
 8022876:	bf00      	nop
 8022878:	3708      	adds	r7, #8
 802287a:	46bd      	mov	sp, r7
 802287c:	bd80      	pop	{r7, pc}
 802287e:	bf00      	nop
 8022880:	2001719a 	.word	0x2001719a
 8022884:	2001d55c 	.word	0x2001d55c
 8022888:	2001d558 	.word	0x2001d558

0802288c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 802288c:	b590      	push	{r4, r7, lr}
 802288e:	b085      	sub	sp, #20
 8022890:	af00      	add	r7, sp, #0
 8022892:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8022894:	687b      	ldr	r3, [r7, #4]
 8022896:	2b00      	cmp	r3, #0
 8022898:	d109      	bne.n	80228ae <tcp_process_refused_data+0x22>
 802289a:	4b37      	ldr	r3, [pc, #220]	; (8022978 <tcp_process_refused_data+0xec>)
 802289c:	f240 6209 	movw	r2, #1545	; 0x609
 80228a0:	4936      	ldr	r1, [pc, #216]	; (802297c <tcp_process_refused_data+0xf0>)
 80228a2:	4837      	ldr	r0, [pc, #220]	; (8022980 <tcp_process_refused_data+0xf4>)
 80228a4:	f009 fa3c 	bl	802bd20 <iprintf>
 80228a8:	f06f 030f 	mvn.w	r3, #15
 80228ac:	e060      	b.n	8022970 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80228ae:	687b      	ldr	r3, [r7, #4]
 80228b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80228b2:	7b5b      	ldrb	r3, [r3, #13]
 80228b4:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80228b6:	687b      	ldr	r3, [r7, #4]
 80228b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80228ba:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80228bc:	687b      	ldr	r3, [r7, #4]
 80228be:	2200      	movs	r2, #0
 80228c0:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80228c2:	687b      	ldr	r3, [r7, #4]
 80228c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80228c8:	2b00      	cmp	r3, #0
 80228ca:	d00b      	beq.n	80228e4 <tcp_process_refused_data+0x58>
 80228cc:	687b      	ldr	r3, [r7, #4]
 80228ce:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80228d2:	687b      	ldr	r3, [r7, #4]
 80228d4:	6918      	ldr	r0, [r3, #16]
 80228d6:	2300      	movs	r3, #0
 80228d8:	68ba      	ldr	r2, [r7, #8]
 80228da:	6879      	ldr	r1, [r7, #4]
 80228dc:	47a0      	blx	r4
 80228de:	4603      	mov	r3, r0
 80228e0:	73fb      	strb	r3, [r7, #15]
 80228e2:	e007      	b.n	80228f4 <tcp_process_refused_data+0x68>
 80228e4:	2300      	movs	r3, #0
 80228e6:	68ba      	ldr	r2, [r7, #8]
 80228e8:	6879      	ldr	r1, [r7, #4]
 80228ea:	2000      	movs	r0, #0
 80228ec:	f000 f8a2 	bl	8022a34 <tcp_recv_null>
 80228f0:	4603      	mov	r3, r0
 80228f2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 80228f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80228f8:	2b00      	cmp	r3, #0
 80228fa:	d12a      	bne.n	8022952 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 80228fc:	7bbb      	ldrb	r3, [r7, #14]
 80228fe:	f003 0320 	and.w	r3, r3, #32
 8022902:	2b00      	cmp	r3, #0
 8022904:	d033      	beq.n	802296e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8022906:	687b      	ldr	r3, [r7, #4]
 8022908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 802290a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 802290e:	d005      	beq.n	802291c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8022910:	687b      	ldr	r3, [r7, #4]
 8022912:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8022914:	3301      	adds	r3, #1
 8022916:	b29a      	uxth	r2, r3
 8022918:	687b      	ldr	r3, [r7, #4]
 802291a:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 802291c:	687b      	ldr	r3, [r7, #4]
 802291e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8022922:	2b00      	cmp	r3, #0
 8022924:	d00b      	beq.n	802293e <tcp_process_refused_data+0xb2>
 8022926:	687b      	ldr	r3, [r7, #4]
 8022928:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 802292c:	687b      	ldr	r3, [r7, #4]
 802292e:	6918      	ldr	r0, [r3, #16]
 8022930:	2300      	movs	r3, #0
 8022932:	2200      	movs	r2, #0
 8022934:	6879      	ldr	r1, [r7, #4]
 8022936:	47a0      	blx	r4
 8022938:	4603      	mov	r3, r0
 802293a:	73fb      	strb	r3, [r7, #15]
 802293c:	e001      	b.n	8022942 <tcp_process_refused_data+0xb6>
 802293e:	2300      	movs	r3, #0
 8022940:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8022942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8022946:	f113 0f0d 	cmn.w	r3, #13
 802294a:	d110      	bne.n	802296e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 802294c:	f06f 030c 	mvn.w	r3, #12
 8022950:	e00e      	b.n	8022970 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8022952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8022956:	f113 0f0d 	cmn.w	r3, #13
 802295a:	d102      	bne.n	8022962 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 802295c:	f06f 030c 	mvn.w	r3, #12
 8022960:	e006      	b.n	8022970 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8022962:	687b      	ldr	r3, [r7, #4]
 8022964:	68ba      	ldr	r2, [r7, #8]
 8022966:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8022968:	f06f 0304 	mvn.w	r3, #4
 802296c:	e000      	b.n	8022970 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 802296e:	2300      	movs	r3, #0
}
 8022970:	4618      	mov	r0, r3
 8022972:	3714      	adds	r7, #20
 8022974:	46bd      	mov	sp, r7
 8022976:	bd90      	pop	{r4, r7, pc}
 8022978:	0802fcc8 	.word	0x0802fcc8
 802297c:	080301d8 	.word	0x080301d8
 8022980:	0802fd0c 	.word	0x0802fd0c

08022984 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8022984:	b580      	push	{r7, lr}
 8022986:	b084      	sub	sp, #16
 8022988:	af00      	add	r7, sp, #0
 802298a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 802298c:	e007      	b.n	802299e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 802298e:	687b      	ldr	r3, [r7, #4]
 8022990:	681b      	ldr	r3, [r3, #0]
 8022992:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8022994:	6878      	ldr	r0, [r7, #4]
 8022996:	f000 f809 	bl	80229ac <tcp_seg_free>
    seg = next;
 802299a:	68fb      	ldr	r3, [r7, #12]
 802299c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 802299e:	687b      	ldr	r3, [r7, #4]
 80229a0:	2b00      	cmp	r3, #0
 80229a2:	d1f4      	bne.n	802298e <tcp_segs_free+0xa>
  }
}
 80229a4:	bf00      	nop
 80229a6:	3710      	adds	r7, #16
 80229a8:	46bd      	mov	sp, r7
 80229aa:	bd80      	pop	{r7, pc}

080229ac <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80229ac:	b580      	push	{r7, lr}
 80229ae:	b082      	sub	sp, #8
 80229b0:	af00      	add	r7, sp, #0
 80229b2:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80229b4:	687b      	ldr	r3, [r7, #4]
 80229b6:	2b00      	cmp	r3, #0
 80229b8:	d00c      	beq.n	80229d4 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80229ba:	687b      	ldr	r3, [r7, #4]
 80229bc:	685b      	ldr	r3, [r3, #4]
 80229be:	2b00      	cmp	r3, #0
 80229c0:	d004      	beq.n	80229cc <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80229c2:	687b      	ldr	r3, [r7, #4]
 80229c4:	685b      	ldr	r3, [r3, #4]
 80229c6:	4618      	mov	r0, r3
 80229c8:	f7fe f954 	bl	8020c74 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80229cc:	6879      	ldr	r1, [r7, #4]
 80229ce:	2003      	movs	r0, #3
 80229d0:	f7fd fa6e 	bl	801feb0 <memp_free>
  }
}
 80229d4:	bf00      	nop
 80229d6:	3708      	adds	r7, #8
 80229d8:	46bd      	mov	sp, r7
 80229da:	bd80      	pop	{r7, pc}

080229dc <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80229dc:	b580      	push	{r7, lr}
 80229de:	b084      	sub	sp, #16
 80229e0:	af00      	add	r7, sp, #0
 80229e2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80229e4:	687b      	ldr	r3, [r7, #4]
 80229e6:	2b00      	cmp	r3, #0
 80229e8:	d106      	bne.n	80229f8 <tcp_seg_copy+0x1c>
 80229ea:	4b0f      	ldr	r3, [pc, #60]	; (8022a28 <tcp_seg_copy+0x4c>)
 80229ec:	f240 6282 	movw	r2, #1666	; 0x682
 80229f0:	490e      	ldr	r1, [pc, #56]	; (8022a2c <tcp_seg_copy+0x50>)
 80229f2:	480f      	ldr	r0, [pc, #60]	; (8022a30 <tcp_seg_copy+0x54>)
 80229f4:	f009 f994 	bl	802bd20 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 80229f8:	2003      	movs	r0, #3
 80229fa:	f7fd fa07 	bl	801fe0c <memp_malloc>
 80229fe:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8022a00:	68fb      	ldr	r3, [r7, #12]
 8022a02:	2b00      	cmp	r3, #0
 8022a04:	d101      	bne.n	8022a0a <tcp_seg_copy+0x2e>
    return NULL;
 8022a06:	2300      	movs	r3, #0
 8022a08:	e00a      	b.n	8022a20 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8022a0a:	2210      	movs	r2, #16
 8022a0c:	6879      	ldr	r1, [r7, #4]
 8022a0e:	68f8      	ldr	r0, [r7, #12]
 8022a10:	f008 fefd 	bl	802b80e <memcpy>
  pbuf_ref(cseg->p);
 8022a14:	68fb      	ldr	r3, [r7, #12]
 8022a16:	685b      	ldr	r3, [r3, #4]
 8022a18:	4618      	mov	r0, r3
 8022a1a:	f7fe f9d1 	bl	8020dc0 <pbuf_ref>
  return cseg;
 8022a1e:	68fb      	ldr	r3, [r7, #12]
}
 8022a20:	4618      	mov	r0, r3
 8022a22:	3710      	adds	r7, #16
 8022a24:	46bd      	mov	sp, r7
 8022a26:	bd80      	pop	{r7, pc}
 8022a28:	0802fcc8 	.word	0x0802fcc8
 8022a2c:	0803021c 	.word	0x0803021c
 8022a30:	0802fd0c 	.word	0x0802fd0c

08022a34 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8022a34:	b580      	push	{r7, lr}
 8022a36:	b084      	sub	sp, #16
 8022a38:	af00      	add	r7, sp, #0
 8022a3a:	60f8      	str	r0, [r7, #12]
 8022a3c:	60b9      	str	r1, [r7, #8]
 8022a3e:	607a      	str	r2, [r7, #4]
 8022a40:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8022a42:	68bb      	ldr	r3, [r7, #8]
 8022a44:	2b00      	cmp	r3, #0
 8022a46:	d109      	bne.n	8022a5c <tcp_recv_null+0x28>
 8022a48:	4b12      	ldr	r3, [pc, #72]	; (8022a94 <tcp_recv_null+0x60>)
 8022a4a:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8022a4e:	4912      	ldr	r1, [pc, #72]	; (8022a98 <tcp_recv_null+0x64>)
 8022a50:	4812      	ldr	r0, [pc, #72]	; (8022a9c <tcp_recv_null+0x68>)
 8022a52:	f009 f965 	bl	802bd20 <iprintf>
 8022a56:	f06f 030f 	mvn.w	r3, #15
 8022a5a:	e016      	b.n	8022a8a <tcp_recv_null+0x56>

  if (p != NULL) {
 8022a5c:	687b      	ldr	r3, [r7, #4]
 8022a5e:	2b00      	cmp	r3, #0
 8022a60:	d009      	beq.n	8022a76 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8022a62:	687b      	ldr	r3, [r7, #4]
 8022a64:	891b      	ldrh	r3, [r3, #8]
 8022a66:	4619      	mov	r1, r3
 8022a68:	68b8      	ldr	r0, [r7, #8]
 8022a6a:	f7ff f9bf 	bl	8021dec <tcp_recved>
    pbuf_free(p);
 8022a6e:	6878      	ldr	r0, [r7, #4]
 8022a70:	f7fe f900 	bl	8020c74 <pbuf_free>
 8022a74:	e008      	b.n	8022a88 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8022a76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8022a7a:	2b00      	cmp	r3, #0
 8022a7c:	d104      	bne.n	8022a88 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8022a7e:	68b8      	ldr	r0, [r7, #8]
 8022a80:	f7fe ffca 	bl	8021a18 <tcp_close>
 8022a84:	4603      	mov	r3, r0
 8022a86:	e000      	b.n	8022a8a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8022a88:	2300      	movs	r3, #0
}
 8022a8a:	4618      	mov	r0, r3
 8022a8c:	3710      	adds	r7, #16
 8022a8e:	46bd      	mov	sp, r7
 8022a90:	bd80      	pop	{r7, pc}
 8022a92:	bf00      	nop
 8022a94:	0802fcc8 	.word	0x0802fcc8
 8022a98:	08030238 	.word	0x08030238
 8022a9c:	0802fd0c 	.word	0x0802fd0c

08022aa0 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8022aa0:	b580      	push	{r7, lr}
 8022aa2:	b086      	sub	sp, #24
 8022aa4:	af00      	add	r7, sp, #0
 8022aa6:	4603      	mov	r3, r0
 8022aa8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8022aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8022aae:	2b00      	cmp	r3, #0
 8022ab0:	db01      	blt.n	8022ab6 <tcp_kill_prio+0x16>
 8022ab2:	79fb      	ldrb	r3, [r7, #7]
 8022ab4:	e000      	b.n	8022ab8 <tcp_kill_prio+0x18>
 8022ab6:	237f      	movs	r3, #127	; 0x7f
 8022ab8:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8022aba:	7afb      	ldrb	r3, [r7, #11]
 8022abc:	2b00      	cmp	r3, #0
 8022abe:	d034      	beq.n	8022b2a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8022ac0:	7afb      	ldrb	r3, [r7, #11]
 8022ac2:	3b01      	subs	r3, #1
 8022ac4:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8022ac6:	2300      	movs	r3, #0
 8022ac8:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8022aca:	2300      	movs	r3, #0
 8022acc:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8022ace:	4b19      	ldr	r3, [pc, #100]	; (8022b34 <tcp_kill_prio+0x94>)
 8022ad0:	681b      	ldr	r3, [r3, #0]
 8022ad2:	617b      	str	r3, [r7, #20]
 8022ad4:	e01f      	b.n	8022b16 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8022ad6:	697b      	ldr	r3, [r7, #20]
 8022ad8:	7d5b      	ldrb	r3, [r3, #21]
 8022ada:	7afa      	ldrb	r2, [r7, #11]
 8022adc:	429a      	cmp	r2, r3
 8022ade:	d80c      	bhi.n	8022afa <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8022ae0:	697b      	ldr	r3, [r7, #20]
 8022ae2:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8022ae4:	7afa      	ldrb	r2, [r7, #11]
 8022ae6:	429a      	cmp	r2, r3
 8022ae8:	d112      	bne.n	8022b10 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8022aea:	4b13      	ldr	r3, [pc, #76]	; (8022b38 <tcp_kill_prio+0x98>)
 8022aec:	681a      	ldr	r2, [r3, #0]
 8022aee:	697b      	ldr	r3, [r7, #20]
 8022af0:	6a1b      	ldr	r3, [r3, #32]
 8022af2:	1ad2      	subs	r2, r2, r3
 8022af4:	68fb      	ldr	r3, [r7, #12]
 8022af6:	429a      	cmp	r2, r3
 8022af8:	d30a      	bcc.n	8022b10 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8022afa:	4b0f      	ldr	r3, [pc, #60]	; (8022b38 <tcp_kill_prio+0x98>)
 8022afc:	681a      	ldr	r2, [r3, #0]
 8022afe:	697b      	ldr	r3, [r7, #20]
 8022b00:	6a1b      	ldr	r3, [r3, #32]
 8022b02:	1ad3      	subs	r3, r2, r3
 8022b04:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8022b06:	697b      	ldr	r3, [r7, #20]
 8022b08:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8022b0a:	697b      	ldr	r3, [r7, #20]
 8022b0c:	7d5b      	ldrb	r3, [r3, #21]
 8022b0e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8022b10:	697b      	ldr	r3, [r7, #20]
 8022b12:	68db      	ldr	r3, [r3, #12]
 8022b14:	617b      	str	r3, [r7, #20]
 8022b16:	697b      	ldr	r3, [r7, #20]
 8022b18:	2b00      	cmp	r3, #0
 8022b1a:	d1dc      	bne.n	8022ad6 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8022b1c:	693b      	ldr	r3, [r7, #16]
 8022b1e:	2b00      	cmp	r3, #0
 8022b20:	d004      	beq.n	8022b2c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8022b22:	6938      	ldr	r0, [r7, #16]
 8022b24:	f7ff f862 	bl	8021bec <tcp_abort>
 8022b28:	e000      	b.n	8022b2c <tcp_kill_prio+0x8c>
    return;
 8022b2a:	bf00      	nop
  }
}
 8022b2c:	3718      	adds	r7, #24
 8022b2e:	46bd      	mov	sp, r7
 8022b30:	bd80      	pop	{r7, pc}
 8022b32:	bf00      	nop
 8022b34:	2001d55c 	.word	0x2001d55c
 8022b38:	2001d560 	.word	0x2001d560

08022b3c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8022b3c:	b580      	push	{r7, lr}
 8022b3e:	b086      	sub	sp, #24
 8022b40:	af00      	add	r7, sp, #0
 8022b42:	4603      	mov	r3, r0
 8022b44:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8022b46:	79fb      	ldrb	r3, [r7, #7]
 8022b48:	2b08      	cmp	r3, #8
 8022b4a:	d009      	beq.n	8022b60 <tcp_kill_state+0x24>
 8022b4c:	79fb      	ldrb	r3, [r7, #7]
 8022b4e:	2b09      	cmp	r3, #9
 8022b50:	d006      	beq.n	8022b60 <tcp_kill_state+0x24>
 8022b52:	4b1a      	ldr	r3, [pc, #104]	; (8022bbc <tcp_kill_state+0x80>)
 8022b54:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8022b58:	4919      	ldr	r1, [pc, #100]	; (8022bc0 <tcp_kill_state+0x84>)
 8022b5a:	481a      	ldr	r0, [pc, #104]	; (8022bc4 <tcp_kill_state+0x88>)
 8022b5c:	f009 f8e0 	bl	802bd20 <iprintf>

  inactivity = 0;
 8022b60:	2300      	movs	r3, #0
 8022b62:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8022b64:	2300      	movs	r3, #0
 8022b66:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8022b68:	4b17      	ldr	r3, [pc, #92]	; (8022bc8 <tcp_kill_state+0x8c>)
 8022b6a:	681b      	ldr	r3, [r3, #0]
 8022b6c:	617b      	str	r3, [r7, #20]
 8022b6e:	e017      	b.n	8022ba0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8022b70:	697b      	ldr	r3, [r7, #20]
 8022b72:	7d1b      	ldrb	r3, [r3, #20]
 8022b74:	79fa      	ldrb	r2, [r7, #7]
 8022b76:	429a      	cmp	r2, r3
 8022b78:	d10f      	bne.n	8022b9a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8022b7a:	4b14      	ldr	r3, [pc, #80]	; (8022bcc <tcp_kill_state+0x90>)
 8022b7c:	681a      	ldr	r2, [r3, #0]
 8022b7e:	697b      	ldr	r3, [r7, #20]
 8022b80:	6a1b      	ldr	r3, [r3, #32]
 8022b82:	1ad2      	subs	r2, r2, r3
 8022b84:	68fb      	ldr	r3, [r7, #12]
 8022b86:	429a      	cmp	r2, r3
 8022b88:	d307      	bcc.n	8022b9a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8022b8a:	4b10      	ldr	r3, [pc, #64]	; (8022bcc <tcp_kill_state+0x90>)
 8022b8c:	681a      	ldr	r2, [r3, #0]
 8022b8e:	697b      	ldr	r3, [r7, #20]
 8022b90:	6a1b      	ldr	r3, [r3, #32]
 8022b92:	1ad3      	subs	r3, r2, r3
 8022b94:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8022b96:	697b      	ldr	r3, [r7, #20]
 8022b98:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8022b9a:	697b      	ldr	r3, [r7, #20]
 8022b9c:	68db      	ldr	r3, [r3, #12]
 8022b9e:	617b      	str	r3, [r7, #20]
 8022ba0:	697b      	ldr	r3, [r7, #20]
 8022ba2:	2b00      	cmp	r3, #0
 8022ba4:	d1e4      	bne.n	8022b70 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8022ba6:	693b      	ldr	r3, [r7, #16]
 8022ba8:	2b00      	cmp	r3, #0
 8022baa:	d003      	beq.n	8022bb4 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8022bac:	2100      	movs	r1, #0
 8022bae:	6938      	ldr	r0, [r7, #16]
 8022bb0:	f7fe ff5e 	bl	8021a70 <tcp_abandon>
  }
}
 8022bb4:	bf00      	nop
 8022bb6:	3718      	adds	r7, #24
 8022bb8:	46bd      	mov	sp, r7
 8022bba:	bd80      	pop	{r7, pc}
 8022bbc:	0802fcc8 	.word	0x0802fcc8
 8022bc0:	08030254 	.word	0x08030254
 8022bc4:	0802fd0c 	.word	0x0802fd0c
 8022bc8:	2001d55c 	.word	0x2001d55c
 8022bcc:	2001d560 	.word	0x2001d560

08022bd0 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8022bd0:	b580      	push	{r7, lr}
 8022bd2:	b084      	sub	sp, #16
 8022bd4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8022bd6:	2300      	movs	r3, #0
 8022bd8:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8022bda:	2300      	movs	r3, #0
 8022bdc:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8022bde:	4b12      	ldr	r3, [pc, #72]	; (8022c28 <tcp_kill_timewait+0x58>)
 8022be0:	681b      	ldr	r3, [r3, #0]
 8022be2:	60fb      	str	r3, [r7, #12]
 8022be4:	e012      	b.n	8022c0c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8022be6:	4b11      	ldr	r3, [pc, #68]	; (8022c2c <tcp_kill_timewait+0x5c>)
 8022be8:	681a      	ldr	r2, [r3, #0]
 8022bea:	68fb      	ldr	r3, [r7, #12]
 8022bec:	6a1b      	ldr	r3, [r3, #32]
 8022bee:	1ad2      	subs	r2, r2, r3
 8022bf0:	687b      	ldr	r3, [r7, #4]
 8022bf2:	429a      	cmp	r2, r3
 8022bf4:	d307      	bcc.n	8022c06 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8022bf6:	4b0d      	ldr	r3, [pc, #52]	; (8022c2c <tcp_kill_timewait+0x5c>)
 8022bf8:	681a      	ldr	r2, [r3, #0]
 8022bfa:	68fb      	ldr	r3, [r7, #12]
 8022bfc:	6a1b      	ldr	r3, [r3, #32]
 8022bfe:	1ad3      	subs	r3, r2, r3
 8022c00:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8022c02:	68fb      	ldr	r3, [r7, #12]
 8022c04:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8022c06:	68fb      	ldr	r3, [r7, #12]
 8022c08:	68db      	ldr	r3, [r3, #12]
 8022c0a:	60fb      	str	r3, [r7, #12]
 8022c0c:	68fb      	ldr	r3, [r7, #12]
 8022c0e:	2b00      	cmp	r3, #0
 8022c10:	d1e9      	bne.n	8022be6 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8022c12:	68bb      	ldr	r3, [r7, #8]
 8022c14:	2b00      	cmp	r3, #0
 8022c16:	d002      	beq.n	8022c1e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8022c18:	68b8      	ldr	r0, [r7, #8]
 8022c1a:	f7fe ffe7 	bl	8021bec <tcp_abort>
  }
}
 8022c1e:	bf00      	nop
 8022c20:	3710      	adds	r7, #16
 8022c22:	46bd      	mov	sp, r7
 8022c24:	bd80      	pop	{r7, pc}
 8022c26:	bf00      	nop
 8022c28:	2001d56c 	.word	0x2001d56c
 8022c2c:	2001d560 	.word	0x2001d560

08022c30 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8022c30:	b580      	push	{r7, lr}
 8022c32:	b082      	sub	sp, #8
 8022c34:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8022c36:	4b10      	ldr	r3, [pc, #64]	; (8022c78 <tcp_handle_closepend+0x48>)
 8022c38:	681b      	ldr	r3, [r3, #0]
 8022c3a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8022c3c:	e014      	b.n	8022c68 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8022c3e:	687b      	ldr	r3, [r7, #4]
 8022c40:	68db      	ldr	r3, [r3, #12]
 8022c42:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8022c44:	687b      	ldr	r3, [r7, #4]
 8022c46:	8b5b      	ldrh	r3, [r3, #26]
 8022c48:	f003 0308 	and.w	r3, r3, #8
 8022c4c:	2b00      	cmp	r3, #0
 8022c4e:	d009      	beq.n	8022c64 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8022c50:	687b      	ldr	r3, [r7, #4]
 8022c52:	8b5b      	ldrh	r3, [r3, #26]
 8022c54:	f023 0308 	bic.w	r3, r3, #8
 8022c58:	b29a      	uxth	r2, r3
 8022c5a:	687b      	ldr	r3, [r7, #4]
 8022c5c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8022c5e:	6878      	ldr	r0, [r7, #4]
 8022c60:	f7fe fe74 	bl	802194c <tcp_close_shutdown_fin>
    }
    pcb = next;
 8022c64:	683b      	ldr	r3, [r7, #0]
 8022c66:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8022c68:	687b      	ldr	r3, [r7, #4]
 8022c6a:	2b00      	cmp	r3, #0
 8022c6c:	d1e7      	bne.n	8022c3e <tcp_handle_closepend+0xe>
  }
}
 8022c6e:	bf00      	nop
 8022c70:	3708      	adds	r7, #8
 8022c72:	46bd      	mov	sp, r7
 8022c74:	bd80      	pop	{r7, pc}
 8022c76:	bf00      	nop
 8022c78:	2001d55c 	.word	0x2001d55c

08022c7c <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8022c7c:	b580      	push	{r7, lr}
 8022c7e:	b084      	sub	sp, #16
 8022c80:	af00      	add	r7, sp, #0
 8022c82:	4603      	mov	r3, r0
 8022c84:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8022c86:	2001      	movs	r0, #1
 8022c88:	f7fd f8c0 	bl	801fe0c <memp_malloc>
 8022c8c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8022c8e:	68fb      	ldr	r3, [r7, #12]
 8022c90:	2b00      	cmp	r3, #0
 8022c92:	d126      	bne.n	8022ce2 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8022c94:	f7ff ffcc 	bl	8022c30 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8022c98:	f7ff ff9a 	bl	8022bd0 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8022c9c:	2001      	movs	r0, #1
 8022c9e:	f7fd f8b5 	bl	801fe0c <memp_malloc>
 8022ca2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8022ca4:	68fb      	ldr	r3, [r7, #12]
 8022ca6:	2b00      	cmp	r3, #0
 8022ca8:	d11b      	bne.n	8022ce2 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8022caa:	2009      	movs	r0, #9
 8022cac:	f7ff ff46 	bl	8022b3c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8022cb0:	2001      	movs	r0, #1
 8022cb2:	f7fd f8ab 	bl	801fe0c <memp_malloc>
 8022cb6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8022cb8:	68fb      	ldr	r3, [r7, #12]
 8022cba:	2b00      	cmp	r3, #0
 8022cbc:	d111      	bne.n	8022ce2 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8022cbe:	2008      	movs	r0, #8
 8022cc0:	f7ff ff3c 	bl	8022b3c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8022cc4:	2001      	movs	r0, #1
 8022cc6:	f7fd f8a1 	bl	801fe0c <memp_malloc>
 8022cca:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8022ccc:	68fb      	ldr	r3, [r7, #12]
 8022cce:	2b00      	cmp	r3, #0
 8022cd0:	d107      	bne.n	8022ce2 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8022cd2:	79fb      	ldrb	r3, [r7, #7]
 8022cd4:	4618      	mov	r0, r3
 8022cd6:	f7ff fee3 	bl	8022aa0 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8022cda:	2001      	movs	r0, #1
 8022cdc:	f7fd f896 	bl	801fe0c <memp_malloc>
 8022ce0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8022ce2:	68fb      	ldr	r3, [r7, #12]
 8022ce4:	2b00      	cmp	r3, #0
 8022ce6:	d03f      	beq.n	8022d68 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8022ce8:	229c      	movs	r2, #156	; 0x9c
 8022cea:	2100      	movs	r1, #0
 8022cec:	68f8      	ldr	r0, [r7, #12]
 8022cee:	f008 fdb3 	bl	802b858 <memset>
    pcb->prio = prio;
 8022cf2:	68fb      	ldr	r3, [r7, #12]
 8022cf4:	79fa      	ldrb	r2, [r7, #7]
 8022cf6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8022cf8:	68fb      	ldr	r3, [r7, #12]
 8022cfa:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8022cfe:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8022d02:	68fb      	ldr	r3, [r7, #12]
 8022d04:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8022d08:	855a      	strh	r2, [r3, #42]	; 0x2a
 8022d0a:	68fb      	ldr	r3, [r7, #12]
 8022d0c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8022d0e:	68fb      	ldr	r3, [r7, #12]
 8022d10:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8022d12:	68fb      	ldr	r3, [r7, #12]
 8022d14:	22ff      	movs	r2, #255	; 0xff
 8022d16:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8022d18:	68fb      	ldr	r3, [r7, #12]
 8022d1a:	f44f 7206 	mov.w	r2, #536	; 0x218
 8022d1e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8022d20:	68fb      	ldr	r3, [r7, #12]
 8022d22:	2206      	movs	r2, #6
 8022d24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8022d28:	68fb      	ldr	r3, [r7, #12]
 8022d2a:	2206      	movs	r2, #6
 8022d2c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8022d2e:	68fb      	ldr	r3, [r7, #12]
 8022d30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022d34:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8022d36:	68fb      	ldr	r3, [r7, #12]
 8022d38:	2201      	movs	r2, #1
 8022d3a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8022d3e:	4b0d      	ldr	r3, [pc, #52]	; (8022d74 <tcp_alloc+0xf8>)
 8022d40:	681a      	ldr	r2, [r3, #0]
 8022d42:	68fb      	ldr	r3, [r7, #12]
 8022d44:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8022d46:	4b0c      	ldr	r3, [pc, #48]	; (8022d78 <tcp_alloc+0xfc>)
 8022d48:	781a      	ldrb	r2, [r3, #0]
 8022d4a:	68fb      	ldr	r3, [r7, #12]
 8022d4c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8022d4e:	68fb      	ldr	r3, [r7, #12]
 8022d50:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8022d54:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8022d58:	68fb      	ldr	r3, [r7, #12]
 8022d5a:	4a08      	ldr	r2, [pc, #32]	; (8022d7c <tcp_alloc+0x100>)
 8022d5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8022d60:	68fb      	ldr	r3, [r7, #12]
 8022d62:	4a07      	ldr	r2, [pc, #28]	; (8022d80 <tcp_alloc+0x104>)
 8022d64:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8022d68:	68fb      	ldr	r3, [r7, #12]
}
 8022d6a:	4618      	mov	r0, r3
 8022d6c:	3710      	adds	r7, #16
 8022d6e:	46bd      	mov	sp, r7
 8022d70:	bd80      	pop	{r7, pc}
 8022d72:	bf00      	nop
 8022d74:	2001d560 	.word	0x2001d560
 8022d78:	2001719a 	.word	0x2001719a
 8022d7c:	08022a35 	.word	0x08022a35
 8022d80:	006ddd00 	.word	0x006ddd00

08022d84 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 8022d84:	b580      	push	{r7, lr}
 8022d86:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 8022d88:	2040      	movs	r0, #64	; 0x40
 8022d8a:	f7ff ff77 	bl	8022c7c <tcp_alloc>
 8022d8e:	4603      	mov	r3, r0
}
 8022d90:	4618      	mov	r0, r3
 8022d92:	bd80      	pop	{r7, pc}

08022d94 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8022d94:	b580      	push	{r7, lr}
 8022d96:	b084      	sub	sp, #16
 8022d98:	af00      	add	r7, sp, #0
 8022d9a:	4603      	mov	r3, r0
 8022d9c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8022d9e:	2040      	movs	r0, #64	; 0x40
 8022da0:	f7ff ff6c 	bl	8022c7c <tcp_alloc>
 8022da4:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8022da6:	68fb      	ldr	r3, [r7, #12]
}
 8022da8:	4618      	mov	r0, r3
 8022daa:	3710      	adds	r7, #16
 8022dac:	46bd      	mov	sp, r7
 8022dae:	bd80      	pop	{r7, pc}

08022db0 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8022db0:	b480      	push	{r7}
 8022db2:	b083      	sub	sp, #12
 8022db4:	af00      	add	r7, sp, #0
 8022db6:	6078      	str	r0, [r7, #4]
 8022db8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 8022dba:	687b      	ldr	r3, [r7, #4]
 8022dbc:	2b00      	cmp	r3, #0
 8022dbe:	d002      	beq.n	8022dc6 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8022dc0:	687b      	ldr	r3, [r7, #4]
 8022dc2:	683a      	ldr	r2, [r7, #0]
 8022dc4:	611a      	str	r2, [r3, #16]
  }
}
 8022dc6:	bf00      	nop
 8022dc8:	370c      	adds	r7, #12
 8022dca:	46bd      	mov	sp, r7
 8022dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022dd0:	4770      	bx	lr
	...

08022dd4 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8022dd4:	b580      	push	{r7, lr}
 8022dd6:	b082      	sub	sp, #8
 8022dd8:	af00      	add	r7, sp, #0
 8022dda:	6078      	str	r0, [r7, #4]
 8022ddc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8022dde:	687b      	ldr	r3, [r7, #4]
 8022de0:	2b00      	cmp	r3, #0
 8022de2:	d00e      	beq.n	8022e02 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8022de4:	687b      	ldr	r3, [r7, #4]
 8022de6:	7d1b      	ldrb	r3, [r3, #20]
 8022de8:	2b01      	cmp	r3, #1
 8022dea:	d106      	bne.n	8022dfa <tcp_recv+0x26>
 8022dec:	4b07      	ldr	r3, [pc, #28]	; (8022e0c <tcp_recv+0x38>)
 8022dee:	f240 72df 	movw	r2, #2015	; 0x7df
 8022df2:	4907      	ldr	r1, [pc, #28]	; (8022e10 <tcp_recv+0x3c>)
 8022df4:	4807      	ldr	r0, [pc, #28]	; (8022e14 <tcp_recv+0x40>)
 8022df6:	f008 ff93 	bl	802bd20 <iprintf>
    pcb->recv = recv;
 8022dfa:	687b      	ldr	r3, [r7, #4]
 8022dfc:	683a      	ldr	r2, [r7, #0]
 8022dfe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8022e02:	bf00      	nop
 8022e04:	3708      	adds	r7, #8
 8022e06:	46bd      	mov	sp, r7
 8022e08:	bd80      	pop	{r7, pc}
 8022e0a:	bf00      	nop
 8022e0c:	0802fcc8 	.word	0x0802fcc8
 8022e10:	08030264 	.word	0x08030264
 8022e14:	0802fd0c 	.word	0x0802fd0c

08022e18 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8022e18:	b580      	push	{r7, lr}
 8022e1a:	b082      	sub	sp, #8
 8022e1c:	af00      	add	r7, sp, #0
 8022e1e:	6078      	str	r0, [r7, #4]
 8022e20:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8022e22:	687b      	ldr	r3, [r7, #4]
 8022e24:	2b00      	cmp	r3, #0
 8022e26:	d00e      	beq.n	8022e46 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8022e28:	687b      	ldr	r3, [r7, #4]
 8022e2a:	7d1b      	ldrb	r3, [r3, #20]
 8022e2c:	2b01      	cmp	r3, #1
 8022e2e:	d106      	bne.n	8022e3e <tcp_sent+0x26>
 8022e30:	4b07      	ldr	r3, [pc, #28]	; (8022e50 <tcp_sent+0x38>)
 8022e32:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8022e36:	4907      	ldr	r1, [pc, #28]	; (8022e54 <tcp_sent+0x3c>)
 8022e38:	4807      	ldr	r0, [pc, #28]	; (8022e58 <tcp_sent+0x40>)
 8022e3a:	f008 ff71 	bl	802bd20 <iprintf>
    pcb->sent = sent;
 8022e3e:	687b      	ldr	r3, [r7, #4]
 8022e40:	683a      	ldr	r2, [r7, #0]
 8022e42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8022e46:	bf00      	nop
 8022e48:	3708      	adds	r7, #8
 8022e4a:	46bd      	mov	sp, r7
 8022e4c:	bd80      	pop	{r7, pc}
 8022e4e:	bf00      	nop
 8022e50:	0802fcc8 	.word	0x0802fcc8
 8022e54:	0803028c 	.word	0x0803028c
 8022e58:	0802fd0c 	.word	0x0802fd0c

08022e5c <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8022e5c:	b580      	push	{r7, lr}
 8022e5e:	b082      	sub	sp, #8
 8022e60:	af00      	add	r7, sp, #0
 8022e62:	6078      	str	r0, [r7, #4]
 8022e64:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8022e66:	687b      	ldr	r3, [r7, #4]
 8022e68:	2b00      	cmp	r3, #0
 8022e6a:	d00e      	beq.n	8022e8a <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8022e6c:	687b      	ldr	r3, [r7, #4]
 8022e6e:	7d1b      	ldrb	r3, [r3, #20]
 8022e70:	2b01      	cmp	r3, #1
 8022e72:	d106      	bne.n	8022e82 <tcp_err+0x26>
 8022e74:	4b07      	ldr	r3, [pc, #28]	; (8022e94 <tcp_err+0x38>)
 8022e76:	f640 020d 	movw	r2, #2061	; 0x80d
 8022e7a:	4907      	ldr	r1, [pc, #28]	; (8022e98 <tcp_err+0x3c>)
 8022e7c:	4807      	ldr	r0, [pc, #28]	; (8022e9c <tcp_err+0x40>)
 8022e7e:	f008 ff4f 	bl	802bd20 <iprintf>
    pcb->errf = err;
 8022e82:	687b      	ldr	r3, [r7, #4]
 8022e84:	683a      	ldr	r2, [r7, #0]
 8022e86:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8022e8a:	bf00      	nop
 8022e8c:	3708      	adds	r7, #8
 8022e8e:	46bd      	mov	sp, r7
 8022e90:	bd80      	pop	{r7, pc}
 8022e92:	bf00      	nop
 8022e94:	0802fcc8 	.word	0x0802fcc8
 8022e98:	080302b4 	.word	0x080302b4
 8022e9c:	0802fd0c 	.word	0x0802fd0c

08022ea0 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8022ea0:	b580      	push	{r7, lr}
 8022ea2:	b084      	sub	sp, #16
 8022ea4:	af00      	add	r7, sp, #0
 8022ea6:	60f8      	str	r0, [r7, #12]
 8022ea8:	60b9      	str	r1, [r7, #8]
 8022eaa:	4613      	mov	r3, r2
 8022eac:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8022eae:	68fb      	ldr	r3, [r7, #12]
 8022eb0:	2b00      	cmp	r3, #0
 8022eb2:	d107      	bne.n	8022ec4 <tcp_poll+0x24>
 8022eb4:	4b0e      	ldr	r3, [pc, #56]	; (8022ef0 <tcp_poll+0x50>)
 8022eb6:	f640 023d 	movw	r2, #2109	; 0x83d
 8022eba:	490e      	ldr	r1, [pc, #56]	; (8022ef4 <tcp_poll+0x54>)
 8022ebc:	480e      	ldr	r0, [pc, #56]	; (8022ef8 <tcp_poll+0x58>)
 8022ebe:	f008 ff2f 	bl	802bd20 <iprintf>
 8022ec2:	e011      	b.n	8022ee8 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8022ec4:	68fb      	ldr	r3, [r7, #12]
 8022ec6:	7d1b      	ldrb	r3, [r3, #20]
 8022ec8:	2b01      	cmp	r3, #1
 8022eca:	d106      	bne.n	8022eda <tcp_poll+0x3a>
 8022ecc:	4b08      	ldr	r3, [pc, #32]	; (8022ef0 <tcp_poll+0x50>)
 8022ece:	f640 023e 	movw	r2, #2110	; 0x83e
 8022ed2:	490a      	ldr	r1, [pc, #40]	; (8022efc <tcp_poll+0x5c>)
 8022ed4:	4808      	ldr	r0, [pc, #32]	; (8022ef8 <tcp_poll+0x58>)
 8022ed6:	f008 ff23 	bl	802bd20 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8022eda:	68fb      	ldr	r3, [r7, #12]
 8022edc:	68ba      	ldr	r2, [r7, #8]
 8022ede:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8022ee2:	68fb      	ldr	r3, [r7, #12]
 8022ee4:	79fa      	ldrb	r2, [r7, #7]
 8022ee6:	775a      	strb	r2, [r3, #29]
}
 8022ee8:	3710      	adds	r7, #16
 8022eea:	46bd      	mov	sp, r7
 8022eec:	bd80      	pop	{r7, pc}
 8022eee:	bf00      	nop
 8022ef0:	0802fcc8 	.word	0x0802fcc8
 8022ef4:	080302dc 	.word	0x080302dc
 8022ef8:	0802fd0c 	.word	0x0802fd0c
 8022efc:	080302f4 	.word	0x080302f4

08022f00 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8022f00:	b580      	push	{r7, lr}
 8022f02:	b082      	sub	sp, #8
 8022f04:	af00      	add	r7, sp, #0
 8022f06:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8022f08:	687b      	ldr	r3, [r7, #4]
 8022f0a:	2b00      	cmp	r3, #0
 8022f0c:	d107      	bne.n	8022f1e <tcp_pcb_purge+0x1e>
 8022f0e:	4b21      	ldr	r3, [pc, #132]	; (8022f94 <tcp_pcb_purge+0x94>)
 8022f10:	f640 0251 	movw	r2, #2129	; 0x851
 8022f14:	4920      	ldr	r1, [pc, #128]	; (8022f98 <tcp_pcb_purge+0x98>)
 8022f16:	4821      	ldr	r0, [pc, #132]	; (8022f9c <tcp_pcb_purge+0x9c>)
 8022f18:	f008 ff02 	bl	802bd20 <iprintf>
 8022f1c:	e037      	b.n	8022f8e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8022f1e:	687b      	ldr	r3, [r7, #4]
 8022f20:	7d1b      	ldrb	r3, [r3, #20]
 8022f22:	2b00      	cmp	r3, #0
 8022f24:	d033      	beq.n	8022f8e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8022f26:	687b      	ldr	r3, [r7, #4]
 8022f28:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8022f2a:	2b0a      	cmp	r3, #10
 8022f2c:	d02f      	beq.n	8022f8e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8022f2e:	687b      	ldr	r3, [r7, #4]
 8022f30:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8022f32:	2b01      	cmp	r3, #1
 8022f34:	d02b      	beq.n	8022f8e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8022f36:	687b      	ldr	r3, [r7, #4]
 8022f38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8022f3a:	2b00      	cmp	r3, #0
 8022f3c:	d007      	beq.n	8022f4e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8022f3e:	687b      	ldr	r3, [r7, #4]
 8022f40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8022f42:	4618      	mov	r0, r3
 8022f44:	f7fd fe96 	bl	8020c74 <pbuf_free>
      pcb->refused_data = NULL;
 8022f48:	687b      	ldr	r3, [r7, #4]
 8022f4a:	2200      	movs	r2, #0
 8022f4c:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8022f4e:	687b      	ldr	r3, [r7, #4]
 8022f50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8022f52:	2b00      	cmp	r3, #0
 8022f54:	d002      	beq.n	8022f5c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8022f56:	6878      	ldr	r0, [r7, #4]
 8022f58:	f000 f98c 	bl	8023274 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8022f5c:	687b      	ldr	r3, [r7, #4]
 8022f5e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022f62:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8022f64:	687b      	ldr	r3, [r7, #4]
 8022f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8022f68:	4618      	mov	r0, r3
 8022f6a:	f7ff fd0b 	bl	8022984 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8022f6e:	687b      	ldr	r3, [r7, #4]
 8022f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022f72:	4618      	mov	r0, r3
 8022f74:	f7ff fd06 	bl	8022984 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8022f78:	687b      	ldr	r3, [r7, #4]
 8022f7a:	2200      	movs	r2, #0
 8022f7c:	66da      	str	r2, [r3, #108]	; 0x6c
 8022f7e:	687b      	ldr	r3, [r7, #4]
 8022f80:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8022f82:	687b      	ldr	r3, [r7, #4]
 8022f84:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8022f86:	687b      	ldr	r3, [r7, #4]
 8022f88:	2200      	movs	r2, #0
 8022f8a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8022f8e:	3708      	adds	r7, #8
 8022f90:	46bd      	mov	sp, r7
 8022f92:	bd80      	pop	{r7, pc}
 8022f94:	0802fcc8 	.word	0x0802fcc8
 8022f98:	08030314 	.word	0x08030314
 8022f9c:	0802fd0c 	.word	0x0802fd0c

08022fa0 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8022fa0:	b580      	push	{r7, lr}
 8022fa2:	b084      	sub	sp, #16
 8022fa4:	af00      	add	r7, sp, #0
 8022fa6:	6078      	str	r0, [r7, #4]
 8022fa8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8022faa:	683b      	ldr	r3, [r7, #0]
 8022fac:	2b00      	cmp	r3, #0
 8022fae:	d106      	bne.n	8022fbe <tcp_pcb_remove+0x1e>
 8022fb0:	4b3e      	ldr	r3, [pc, #248]	; (80230ac <tcp_pcb_remove+0x10c>)
 8022fb2:	f640 0283 	movw	r2, #2179	; 0x883
 8022fb6:	493e      	ldr	r1, [pc, #248]	; (80230b0 <tcp_pcb_remove+0x110>)
 8022fb8:	483e      	ldr	r0, [pc, #248]	; (80230b4 <tcp_pcb_remove+0x114>)
 8022fba:	f008 feb1 	bl	802bd20 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8022fbe:	687b      	ldr	r3, [r7, #4]
 8022fc0:	2b00      	cmp	r3, #0
 8022fc2:	d106      	bne.n	8022fd2 <tcp_pcb_remove+0x32>
 8022fc4:	4b39      	ldr	r3, [pc, #228]	; (80230ac <tcp_pcb_remove+0x10c>)
 8022fc6:	f640 0284 	movw	r2, #2180	; 0x884
 8022fca:	493b      	ldr	r1, [pc, #236]	; (80230b8 <tcp_pcb_remove+0x118>)
 8022fcc:	4839      	ldr	r0, [pc, #228]	; (80230b4 <tcp_pcb_remove+0x114>)
 8022fce:	f008 fea7 	bl	802bd20 <iprintf>

  TCP_RMV(pcblist, pcb);
 8022fd2:	687b      	ldr	r3, [r7, #4]
 8022fd4:	681a      	ldr	r2, [r3, #0]
 8022fd6:	683b      	ldr	r3, [r7, #0]
 8022fd8:	429a      	cmp	r2, r3
 8022fda:	d105      	bne.n	8022fe8 <tcp_pcb_remove+0x48>
 8022fdc:	687b      	ldr	r3, [r7, #4]
 8022fde:	681b      	ldr	r3, [r3, #0]
 8022fe0:	68da      	ldr	r2, [r3, #12]
 8022fe2:	687b      	ldr	r3, [r7, #4]
 8022fe4:	601a      	str	r2, [r3, #0]
 8022fe6:	e013      	b.n	8023010 <tcp_pcb_remove+0x70>
 8022fe8:	687b      	ldr	r3, [r7, #4]
 8022fea:	681b      	ldr	r3, [r3, #0]
 8022fec:	60fb      	str	r3, [r7, #12]
 8022fee:	e00c      	b.n	802300a <tcp_pcb_remove+0x6a>
 8022ff0:	68fb      	ldr	r3, [r7, #12]
 8022ff2:	68da      	ldr	r2, [r3, #12]
 8022ff4:	683b      	ldr	r3, [r7, #0]
 8022ff6:	429a      	cmp	r2, r3
 8022ff8:	d104      	bne.n	8023004 <tcp_pcb_remove+0x64>
 8022ffa:	683b      	ldr	r3, [r7, #0]
 8022ffc:	68da      	ldr	r2, [r3, #12]
 8022ffe:	68fb      	ldr	r3, [r7, #12]
 8023000:	60da      	str	r2, [r3, #12]
 8023002:	e005      	b.n	8023010 <tcp_pcb_remove+0x70>
 8023004:	68fb      	ldr	r3, [r7, #12]
 8023006:	68db      	ldr	r3, [r3, #12]
 8023008:	60fb      	str	r3, [r7, #12]
 802300a:	68fb      	ldr	r3, [r7, #12]
 802300c:	2b00      	cmp	r3, #0
 802300e:	d1ef      	bne.n	8022ff0 <tcp_pcb_remove+0x50>
 8023010:	683b      	ldr	r3, [r7, #0]
 8023012:	2200      	movs	r2, #0
 8023014:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8023016:	6838      	ldr	r0, [r7, #0]
 8023018:	f7ff ff72 	bl	8022f00 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 802301c:	683b      	ldr	r3, [r7, #0]
 802301e:	7d1b      	ldrb	r3, [r3, #20]
 8023020:	2b0a      	cmp	r3, #10
 8023022:	d013      	beq.n	802304c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8023024:	683b      	ldr	r3, [r7, #0]
 8023026:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8023028:	2b01      	cmp	r3, #1
 802302a:	d00f      	beq.n	802304c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 802302c:	683b      	ldr	r3, [r7, #0]
 802302e:	8b5b      	ldrh	r3, [r3, #26]
 8023030:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8023034:	2b00      	cmp	r3, #0
 8023036:	d009      	beq.n	802304c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8023038:	683b      	ldr	r3, [r7, #0]
 802303a:	8b5b      	ldrh	r3, [r3, #26]
 802303c:	f043 0302 	orr.w	r3, r3, #2
 8023040:	b29a      	uxth	r2, r3
 8023042:	683b      	ldr	r3, [r7, #0]
 8023044:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8023046:	6838      	ldr	r0, [r7, #0]
 8023048:	f003 fbce 	bl	80267e8 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 802304c:	683b      	ldr	r3, [r7, #0]
 802304e:	7d1b      	ldrb	r3, [r3, #20]
 8023050:	2b01      	cmp	r3, #1
 8023052:	d020      	beq.n	8023096 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8023054:	683b      	ldr	r3, [r7, #0]
 8023056:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8023058:	2b00      	cmp	r3, #0
 802305a:	d006      	beq.n	802306a <tcp_pcb_remove+0xca>
 802305c:	4b13      	ldr	r3, [pc, #76]	; (80230ac <tcp_pcb_remove+0x10c>)
 802305e:	f640 0293 	movw	r2, #2195	; 0x893
 8023062:	4916      	ldr	r1, [pc, #88]	; (80230bc <tcp_pcb_remove+0x11c>)
 8023064:	4813      	ldr	r0, [pc, #76]	; (80230b4 <tcp_pcb_remove+0x114>)
 8023066:	f008 fe5b 	bl	802bd20 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 802306a:	683b      	ldr	r3, [r7, #0]
 802306c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802306e:	2b00      	cmp	r3, #0
 8023070:	d006      	beq.n	8023080 <tcp_pcb_remove+0xe0>
 8023072:	4b0e      	ldr	r3, [pc, #56]	; (80230ac <tcp_pcb_remove+0x10c>)
 8023074:	f640 0294 	movw	r2, #2196	; 0x894
 8023078:	4911      	ldr	r1, [pc, #68]	; (80230c0 <tcp_pcb_remove+0x120>)
 802307a:	480e      	ldr	r0, [pc, #56]	; (80230b4 <tcp_pcb_remove+0x114>)
 802307c:	f008 fe50 	bl	802bd20 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8023080:	683b      	ldr	r3, [r7, #0]
 8023082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8023084:	2b00      	cmp	r3, #0
 8023086:	d006      	beq.n	8023096 <tcp_pcb_remove+0xf6>
 8023088:	4b08      	ldr	r3, [pc, #32]	; (80230ac <tcp_pcb_remove+0x10c>)
 802308a:	f640 0296 	movw	r2, #2198	; 0x896
 802308e:	490d      	ldr	r1, [pc, #52]	; (80230c4 <tcp_pcb_remove+0x124>)
 8023090:	4808      	ldr	r0, [pc, #32]	; (80230b4 <tcp_pcb_remove+0x114>)
 8023092:	f008 fe45 	bl	802bd20 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8023096:	683b      	ldr	r3, [r7, #0]
 8023098:	2200      	movs	r2, #0
 802309a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 802309c:	683b      	ldr	r3, [r7, #0]
 802309e:	2200      	movs	r2, #0
 80230a0:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80230a2:	bf00      	nop
 80230a4:	3710      	adds	r7, #16
 80230a6:	46bd      	mov	sp, r7
 80230a8:	bd80      	pop	{r7, pc}
 80230aa:	bf00      	nop
 80230ac:	0802fcc8 	.word	0x0802fcc8
 80230b0:	08030330 	.word	0x08030330
 80230b4:	0802fd0c 	.word	0x0802fd0c
 80230b8:	0803034c 	.word	0x0803034c
 80230bc:	0803036c 	.word	0x0803036c
 80230c0:	08030384 	.word	0x08030384
 80230c4:	080303a0 	.word	0x080303a0

080230c8 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80230c8:	b580      	push	{r7, lr}
 80230ca:	b082      	sub	sp, #8
 80230cc:	af00      	add	r7, sp, #0
 80230ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80230d0:	687b      	ldr	r3, [r7, #4]
 80230d2:	2b00      	cmp	r3, #0
 80230d4:	d106      	bne.n	80230e4 <tcp_next_iss+0x1c>
 80230d6:	4b0a      	ldr	r3, [pc, #40]	; (8023100 <tcp_next_iss+0x38>)
 80230d8:	f640 02af 	movw	r2, #2223	; 0x8af
 80230dc:	4909      	ldr	r1, [pc, #36]	; (8023104 <tcp_next_iss+0x3c>)
 80230de:	480a      	ldr	r0, [pc, #40]	; (8023108 <tcp_next_iss+0x40>)
 80230e0:	f008 fe1e 	bl	802bd20 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 80230e4:	4b09      	ldr	r3, [pc, #36]	; (802310c <tcp_next_iss+0x44>)
 80230e6:	681a      	ldr	r2, [r3, #0]
 80230e8:	4b09      	ldr	r3, [pc, #36]	; (8023110 <tcp_next_iss+0x48>)
 80230ea:	681b      	ldr	r3, [r3, #0]
 80230ec:	4413      	add	r3, r2
 80230ee:	4a07      	ldr	r2, [pc, #28]	; (802310c <tcp_next_iss+0x44>)
 80230f0:	6013      	str	r3, [r2, #0]
  return iss;
 80230f2:	4b06      	ldr	r3, [pc, #24]	; (802310c <tcp_next_iss+0x44>)
 80230f4:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 80230f6:	4618      	mov	r0, r3
 80230f8:	3708      	adds	r7, #8
 80230fa:	46bd      	mov	sp, r7
 80230fc:	bd80      	pop	{r7, pc}
 80230fe:	bf00      	nop
 8023100:	0802fcc8 	.word	0x0802fcc8
 8023104:	080303b8 	.word	0x080303b8
 8023108:	0802fd0c 	.word	0x0802fd0c
 802310c:	20000010 	.word	0x20000010
 8023110:	2001d560 	.word	0x2001d560

08023114 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8023114:	b580      	push	{r7, lr}
 8023116:	b086      	sub	sp, #24
 8023118:	af00      	add	r7, sp, #0
 802311a:	4603      	mov	r3, r0
 802311c:	60b9      	str	r1, [r7, #8]
 802311e:	607a      	str	r2, [r7, #4]
 8023120:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8023122:	687b      	ldr	r3, [r7, #4]
 8023124:	2b00      	cmp	r3, #0
 8023126:	d106      	bne.n	8023136 <tcp_eff_send_mss_netif+0x22>
 8023128:	4b14      	ldr	r3, [pc, #80]	; (802317c <tcp_eff_send_mss_netif+0x68>)
 802312a:	f640 02c5 	movw	r2, #2245	; 0x8c5
 802312e:	4914      	ldr	r1, [pc, #80]	; (8023180 <tcp_eff_send_mss_netif+0x6c>)
 8023130:	4814      	ldr	r0, [pc, #80]	; (8023184 <tcp_eff_send_mss_netif+0x70>)
 8023132:	f008 fdf5 	bl	802bd20 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8023136:	68bb      	ldr	r3, [r7, #8]
 8023138:	2b00      	cmp	r3, #0
 802313a:	d101      	bne.n	8023140 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 802313c:	89fb      	ldrh	r3, [r7, #14]
 802313e:	e019      	b.n	8023174 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8023140:	68bb      	ldr	r3, [r7, #8]
 8023142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8023144:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8023146:	8afb      	ldrh	r3, [r7, #22]
 8023148:	2b00      	cmp	r3, #0
 802314a:	d012      	beq.n	8023172 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 802314c:	2328      	movs	r3, #40	; 0x28
 802314e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8023150:	8afa      	ldrh	r2, [r7, #22]
 8023152:	8abb      	ldrh	r3, [r7, #20]
 8023154:	429a      	cmp	r2, r3
 8023156:	d904      	bls.n	8023162 <tcp_eff_send_mss_netif+0x4e>
 8023158:	8afa      	ldrh	r2, [r7, #22]
 802315a:	8abb      	ldrh	r3, [r7, #20]
 802315c:	1ad3      	subs	r3, r2, r3
 802315e:	b29b      	uxth	r3, r3
 8023160:	e000      	b.n	8023164 <tcp_eff_send_mss_netif+0x50>
 8023162:	2300      	movs	r3, #0
 8023164:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8023166:	8a7a      	ldrh	r2, [r7, #18]
 8023168:	89fb      	ldrh	r3, [r7, #14]
 802316a:	4293      	cmp	r3, r2
 802316c:	bf28      	it	cs
 802316e:	4613      	movcs	r3, r2
 8023170:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8023172:	89fb      	ldrh	r3, [r7, #14]
}
 8023174:	4618      	mov	r0, r3
 8023176:	3718      	adds	r7, #24
 8023178:	46bd      	mov	sp, r7
 802317a:	bd80      	pop	{r7, pc}
 802317c:	0802fcc8 	.word	0x0802fcc8
 8023180:	080303d4 	.word	0x080303d4
 8023184:	0802fd0c 	.word	0x0802fd0c

08023188 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8023188:	b580      	push	{r7, lr}
 802318a:	b084      	sub	sp, #16
 802318c:	af00      	add	r7, sp, #0
 802318e:	6078      	str	r0, [r7, #4]
 8023190:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8023192:	683b      	ldr	r3, [r7, #0]
 8023194:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8023196:	687b      	ldr	r3, [r7, #4]
 8023198:	2b00      	cmp	r3, #0
 802319a:	d120      	bne.n	80231de <tcp_netif_ip_addr_changed_pcblist+0x56>
 802319c:	4b13      	ldr	r3, [pc, #76]	; (80231ec <tcp_netif_ip_addr_changed_pcblist+0x64>)
 802319e:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80231a2:	4913      	ldr	r1, [pc, #76]	; (80231f0 <tcp_netif_ip_addr_changed_pcblist+0x68>)
 80231a4:	4813      	ldr	r0, [pc, #76]	; (80231f4 <tcp_netif_ip_addr_changed_pcblist+0x6c>)
 80231a6:	f008 fdbb 	bl	802bd20 <iprintf>

  while (pcb != NULL) {
 80231aa:	e018      	b.n	80231de <tcp_netif_ip_addr_changed_pcblist+0x56>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80231ac:	68fb      	ldr	r3, [r7, #12]
 80231ae:	681a      	ldr	r2, [r3, #0]
 80231b0:	687b      	ldr	r3, [r7, #4]
 80231b2:	681b      	ldr	r3, [r3, #0]
 80231b4:	429a      	cmp	r2, r3
 80231b6:	d10f      	bne.n	80231d8 <tcp_netif_ip_addr_changed_pcblist+0x50>
#if LWIP_AUTOIP
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
 80231b8:	68fb      	ldr	r3, [r7, #12]
 80231ba:	681b      	ldr	r3, [r3, #0]
 80231bc:	b29b      	uxth	r3, r3
 80231be:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80231c2:	4293      	cmp	r3, r2
 80231c4:	d008      	beq.n	80231d8 <tcp_netif_ip_addr_changed_pcblist+0x50>
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80231c6:	68fb      	ldr	r3, [r7, #12]
 80231c8:	68db      	ldr	r3, [r3, #12]
 80231ca:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80231cc:	68f8      	ldr	r0, [r7, #12]
 80231ce:	f7fe fd0d 	bl	8021bec <tcp_abort>
      pcb = next;
 80231d2:	68bb      	ldr	r3, [r7, #8]
 80231d4:	60fb      	str	r3, [r7, #12]
       ) {
 80231d6:	e002      	b.n	80231de <tcp_netif_ip_addr_changed_pcblist+0x56>
    } else {
      pcb = pcb->next;
 80231d8:	68fb      	ldr	r3, [r7, #12]
 80231da:	68db      	ldr	r3, [r3, #12]
 80231dc:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80231de:	68fb      	ldr	r3, [r7, #12]
 80231e0:	2b00      	cmp	r3, #0
 80231e2:	d1e3      	bne.n	80231ac <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80231e4:	bf00      	nop
 80231e6:	3710      	adds	r7, #16
 80231e8:	46bd      	mov	sp, r7
 80231ea:	bd80      	pop	{r7, pc}
 80231ec:	0802fcc8 	.word	0x0802fcc8
 80231f0:	080303fc 	.word	0x080303fc
 80231f4:	0802fd0c 	.word	0x0802fd0c

080231f8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80231f8:	b580      	push	{r7, lr}
 80231fa:	b084      	sub	sp, #16
 80231fc:	af00      	add	r7, sp, #0
 80231fe:	6078      	str	r0, [r7, #4]
 8023200:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8023202:	687b      	ldr	r3, [r7, #4]
 8023204:	2b00      	cmp	r3, #0
 8023206:	d02a      	beq.n	802325e <tcp_netif_ip_addr_changed+0x66>
 8023208:	687b      	ldr	r3, [r7, #4]
 802320a:	681b      	ldr	r3, [r3, #0]
 802320c:	2b00      	cmp	r3, #0
 802320e:	d026      	beq.n	802325e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8023210:	4b15      	ldr	r3, [pc, #84]	; (8023268 <tcp_netif_ip_addr_changed+0x70>)
 8023212:	681b      	ldr	r3, [r3, #0]
 8023214:	4619      	mov	r1, r3
 8023216:	6878      	ldr	r0, [r7, #4]
 8023218:	f7ff ffb6 	bl	8023188 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 802321c:	4b13      	ldr	r3, [pc, #76]	; (802326c <tcp_netif_ip_addr_changed+0x74>)
 802321e:	681b      	ldr	r3, [r3, #0]
 8023220:	4619      	mov	r1, r3
 8023222:	6878      	ldr	r0, [r7, #4]
 8023224:	f7ff ffb0 	bl	8023188 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8023228:	683b      	ldr	r3, [r7, #0]
 802322a:	2b00      	cmp	r3, #0
 802322c:	d017      	beq.n	802325e <tcp_netif_ip_addr_changed+0x66>
 802322e:	683b      	ldr	r3, [r7, #0]
 8023230:	681b      	ldr	r3, [r3, #0]
 8023232:	2b00      	cmp	r3, #0
 8023234:	d013      	beq.n	802325e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8023236:	4b0e      	ldr	r3, [pc, #56]	; (8023270 <tcp_netif_ip_addr_changed+0x78>)
 8023238:	681b      	ldr	r3, [r3, #0]
 802323a:	60fb      	str	r3, [r7, #12]
 802323c:	e00c      	b.n	8023258 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 802323e:	68fb      	ldr	r3, [r7, #12]
 8023240:	681a      	ldr	r2, [r3, #0]
 8023242:	687b      	ldr	r3, [r7, #4]
 8023244:	681b      	ldr	r3, [r3, #0]
 8023246:	429a      	cmp	r2, r3
 8023248:	d103      	bne.n	8023252 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 802324a:	683b      	ldr	r3, [r7, #0]
 802324c:	681a      	ldr	r2, [r3, #0]
 802324e:	68fb      	ldr	r3, [r7, #12]
 8023250:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8023252:	68fb      	ldr	r3, [r7, #12]
 8023254:	68db      	ldr	r3, [r3, #12]
 8023256:	60fb      	str	r3, [r7, #12]
 8023258:	68fb      	ldr	r3, [r7, #12]
 802325a:	2b00      	cmp	r3, #0
 802325c:	d1ef      	bne.n	802323e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 802325e:	bf00      	nop
 8023260:	3710      	adds	r7, #16
 8023262:	46bd      	mov	sp, r7
 8023264:	bd80      	pop	{r7, pc}
 8023266:	bf00      	nop
 8023268:	2001d55c 	.word	0x2001d55c
 802326c:	2001d568 	.word	0x2001d568
 8023270:	2001d564 	.word	0x2001d564

08023274 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8023274:	b580      	push	{r7, lr}
 8023276:	b082      	sub	sp, #8
 8023278:	af00      	add	r7, sp, #0
 802327a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 802327c:	687b      	ldr	r3, [r7, #4]
 802327e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8023280:	2b00      	cmp	r3, #0
 8023282:	d007      	beq.n	8023294 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8023284:	687b      	ldr	r3, [r7, #4]
 8023286:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8023288:	4618      	mov	r0, r3
 802328a:	f7ff fb7b 	bl	8022984 <tcp_segs_free>
    pcb->ooseq = NULL;
 802328e:	687b      	ldr	r3, [r7, #4]
 8023290:	2200      	movs	r2, #0
 8023292:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8023294:	bf00      	nop
 8023296:	3708      	adds	r7, #8
 8023298:	46bd      	mov	sp, r7
 802329a:	bd80      	pop	{r7, pc}

0802329c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 802329c:	b590      	push	{r4, r7, lr}
 802329e:	b08d      	sub	sp, #52	; 0x34
 80232a0:	af04      	add	r7, sp, #16
 80232a2:	6078      	str	r0, [r7, #4]
 80232a4:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80232a6:	687b      	ldr	r3, [r7, #4]
 80232a8:	2b00      	cmp	r3, #0
 80232aa:	d105      	bne.n	80232b8 <tcp_input+0x1c>
 80232ac:	4b9b      	ldr	r3, [pc, #620]	; (802351c <tcp_input+0x280>)
 80232ae:	2283      	movs	r2, #131	; 0x83
 80232b0:	499b      	ldr	r1, [pc, #620]	; (8023520 <tcp_input+0x284>)
 80232b2:	489c      	ldr	r0, [pc, #624]	; (8023524 <tcp_input+0x288>)
 80232b4:	f008 fd34 	bl	802bd20 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80232b8:	687b      	ldr	r3, [r7, #4]
 80232ba:	685b      	ldr	r3, [r3, #4]
 80232bc:	4a9a      	ldr	r2, [pc, #616]	; (8023528 <tcp_input+0x28c>)
 80232be:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80232c0:	687b      	ldr	r3, [r7, #4]
 80232c2:	895b      	ldrh	r3, [r3, #10]
 80232c4:	2b13      	cmp	r3, #19
 80232c6:	f240 83c2 	bls.w	8023a4e <tcp_input+0x7b2>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80232ca:	4b98      	ldr	r3, [pc, #608]	; (802352c <tcp_input+0x290>)
 80232cc:	695a      	ldr	r2, [r3, #20]
 80232ce:	4b97      	ldr	r3, [pc, #604]	; (802352c <tcp_input+0x290>)
 80232d0:	681b      	ldr	r3, [r3, #0]
 80232d2:	4619      	mov	r1, r3
 80232d4:	4610      	mov	r0, r2
 80232d6:	f7fb f8cb 	bl	801e470 <ip4_addr_isbroadcast_u32>
 80232da:	4603      	mov	r3, r0
 80232dc:	2b00      	cmp	r3, #0
 80232de:	f040 83bb 	bne.w	8023a58 <tcp_input+0x7bc>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80232e2:	4b92      	ldr	r3, [pc, #584]	; (802352c <tcp_input+0x290>)
 80232e4:	695b      	ldr	r3, [r3, #20]
 80232e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80232ea:	2be0      	cmp	r3, #224	; 0xe0
 80232ec:	f000 83b4 	beq.w	8023a58 <tcp_input+0x7bc>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 80232f0:	4b8d      	ldr	r3, [pc, #564]	; (8023528 <tcp_input+0x28c>)
 80232f2:	681b      	ldr	r3, [r3, #0]
 80232f4:	899b      	ldrh	r3, [r3, #12]
 80232f6:	b29b      	uxth	r3, r3
 80232f8:	4618      	mov	r0, r3
 80232fa:	f7f8 fa65 	bl	801b7c8 <lwip_htons>
 80232fe:	4603      	mov	r3, r0
 8023300:	0b1b      	lsrs	r3, r3, #12
 8023302:	b29b      	uxth	r3, r3
 8023304:	b2db      	uxtb	r3, r3
 8023306:	009b      	lsls	r3, r3, #2
 8023308:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 802330a:	7cbb      	ldrb	r3, [r7, #18]
 802330c:	2b13      	cmp	r3, #19
 802330e:	f240 83a3 	bls.w	8023a58 <tcp_input+0x7bc>
 8023312:	7cbb      	ldrb	r3, [r7, #18]
 8023314:	b29a      	uxth	r2, r3
 8023316:	687b      	ldr	r3, [r7, #4]
 8023318:	891b      	ldrh	r3, [r3, #8]
 802331a:	429a      	cmp	r2, r3
 802331c:	f200 839c 	bhi.w	8023a58 <tcp_input+0x7bc>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8023320:	7cbb      	ldrb	r3, [r7, #18]
 8023322:	b29b      	uxth	r3, r3
 8023324:	3b14      	subs	r3, #20
 8023326:	b29a      	uxth	r2, r3
 8023328:	4b81      	ldr	r3, [pc, #516]	; (8023530 <tcp_input+0x294>)
 802332a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 802332c:	4b81      	ldr	r3, [pc, #516]	; (8023534 <tcp_input+0x298>)
 802332e:	2200      	movs	r2, #0
 8023330:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8023332:	687b      	ldr	r3, [r7, #4]
 8023334:	895a      	ldrh	r2, [r3, #10]
 8023336:	7cbb      	ldrb	r3, [r7, #18]
 8023338:	b29b      	uxth	r3, r3
 802333a:	429a      	cmp	r2, r3
 802333c:	d309      	bcc.n	8023352 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 802333e:	4b7c      	ldr	r3, [pc, #496]	; (8023530 <tcp_input+0x294>)
 8023340:	881a      	ldrh	r2, [r3, #0]
 8023342:	4b7d      	ldr	r3, [pc, #500]	; (8023538 <tcp_input+0x29c>)
 8023344:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8023346:	7cbb      	ldrb	r3, [r7, #18]
 8023348:	4619      	mov	r1, r3
 802334a:	6878      	ldr	r0, [r7, #4]
 802334c:	f7fd fbda 	bl	8020b04 <pbuf_remove_header>
 8023350:	e04e      	b.n	80233f0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8023352:	687b      	ldr	r3, [r7, #4]
 8023354:	681b      	ldr	r3, [r3, #0]
 8023356:	2b00      	cmp	r3, #0
 8023358:	d105      	bne.n	8023366 <tcp_input+0xca>
 802335a:	4b70      	ldr	r3, [pc, #448]	; (802351c <tcp_input+0x280>)
 802335c:	22c2      	movs	r2, #194	; 0xc2
 802335e:	4977      	ldr	r1, [pc, #476]	; (802353c <tcp_input+0x2a0>)
 8023360:	4870      	ldr	r0, [pc, #448]	; (8023524 <tcp_input+0x288>)
 8023362:	f008 fcdd 	bl	802bd20 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8023366:	2114      	movs	r1, #20
 8023368:	6878      	ldr	r0, [r7, #4]
 802336a:	f7fd fbcb 	bl	8020b04 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 802336e:	687b      	ldr	r3, [r7, #4]
 8023370:	895a      	ldrh	r2, [r3, #10]
 8023372:	4b71      	ldr	r3, [pc, #452]	; (8023538 <tcp_input+0x29c>)
 8023374:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8023376:	4b6e      	ldr	r3, [pc, #440]	; (8023530 <tcp_input+0x294>)
 8023378:	881a      	ldrh	r2, [r3, #0]
 802337a:	4b6f      	ldr	r3, [pc, #444]	; (8023538 <tcp_input+0x29c>)
 802337c:	881b      	ldrh	r3, [r3, #0]
 802337e:	1ad3      	subs	r3, r2, r3
 8023380:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8023382:	4b6d      	ldr	r3, [pc, #436]	; (8023538 <tcp_input+0x29c>)
 8023384:	881b      	ldrh	r3, [r3, #0]
 8023386:	4619      	mov	r1, r3
 8023388:	6878      	ldr	r0, [r7, #4]
 802338a:	f7fd fbbb 	bl	8020b04 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 802338e:	687b      	ldr	r3, [r7, #4]
 8023390:	681b      	ldr	r3, [r3, #0]
 8023392:	895b      	ldrh	r3, [r3, #10]
 8023394:	8a3a      	ldrh	r2, [r7, #16]
 8023396:	429a      	cmp	r2, r3
 8023398:	f200 835b 	bhi.w	8023a52 <tcp_input+0x7b6>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 802339c:	687b      	ldr	r3, [r7, #4]
 802339e:	681b      	ldr	r3, [r3, #0]
 80233a0:	685b      	ldr	r3, [r3, #4]
 80233a2:	4a64      	ldr	r2, [pc, #400]	; (8023534 <tcp_input+0x298>)
 80233a4:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80233a6:	687b      	ldr	r3, [r7, #4]
 80233a8:	681b      	ldr	r3, [r3, #0]
 80233aa:	8a3a      	ldrh	r2, [r7, #16]
 80233ac:	4611      	mov	r1, r2
 80233ae:	4618      	mov	r0, r3
 80233b0:	f7fd fba8 	bl	8020b04 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80233b4:	687b      	ldr	r3, [r7, #4]
 80233b6:	891a      	ldrh	r2, [r3, #8]
 80233b8:	8a3b      	ldrh	r3, [r7, #16]
 80233ba:	1ad3      	subs	r3, r2, r3
 80233bc:	b29a      	uxth	r2, r3
 80233be:	687b      	ldr	r3, [r7, #4]
 80233c0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80233c2:	687b      	ldr	r3, [r7, #4]
 80233c4:	895b      	ldrh	r3, [r3, #10]
 80233c6:	2b00      	cmp	r3, #0
 80233c8:	d005      	beq.n	80233d6 <tcp_input+0x13a>
 80233ca:	4b54      	ldr	r3, [pc, #336]	; (802351c <tcp_input+0x280>)
 80233cc:	22df      	movs	r2, #223	; 0xdf
 80233ce:	495c      	ldr	r1, [pc, #368]	; (8023540 <tcp_input+0x2a4>)
 80233d0:	4854      	ldr	r0, [pc, #336]	; (8023524 <tcp_input+0x288>)
 80233d2:	f008 fca5 	bl	802bd20 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80233d6:	687b      	ldr	r3, [r7, #4]
 80233d8:	891a      	ldrh	r2, [r3, #8]
 80233da:	687b      	ldr	r3, [r7, #4]
 80233dc:	681b      	ldr	r3, [r3, #0]
 80233de:	891b      	ldrh	r3, [r3, #8]
 80233e0:	429a      	cmp	r2, r3
 80233e2:	d005      	beq.n	80233f0 <tcp_input+0x154>
 80233e4:	4b4d      	ldr	r3, [pc, #308]	; (802351c <tcp_input+0x280>)
 80233e6:	22e0      	movs	r2, #224	; 0xe0
 80233e8:	4956      	ldr	r1, [pc, #344]	; (8023544 <tcp_input+0x2a8>)
 80233ea:	484e      	ldr	r0, [pc, #312]	; (8023524 <tcp_input+0x288>)
 80233ec:	f008 fc98 	bl	802bd20 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 80233f0:	4b4d      	ldr	r3, [pc, #308]	; (8023528 <tcp_input+0x28c>)
 80233f2:	681c      	ldr	r4, [r3, #0]
 80233f4:	4b4c      	ldr	r3, [pc, #304]	; (8023528 <tcp_input+0x28c>)
 80233f6:	681b      	ldr	r3, [r3, #0]
 80233f8:	881b      	ldrh	r3, [r3, #0]
 80233fa:	b29b      	uxth	r3, r3
 80233fc:	4618      	mov	r0, r3
 80233fe:	f7f8 f9e3 	bl	801b7c8 <lwip_htons>
 8023402:	4603      	mov	r3, r0
 8023404:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8023406:	4b48      	ldr	r3, [pc, #288]	; (8023528 <tcp_input+0x28c>)
 8023408:	681c      	ldr	r4, [r3, #0]
 802340a:	4b47      	ldr	r3, [pc, #284]	; (8023528 <tcp_input+0x28c>)
 802340c:	681b      	ldr	r3, [r3, #0]
 802340e:	885b      	ldrh	r3, [r3, #2]
 8023410:	b29b      	uxth	r3, r3
 8023412:	4618      	mov	r0, r3
 8023414:	f7f8 f9d8 	bl	801b7c8 <lwip_htons>
 8023418:	4603      	mov	r3, r0
 802341a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 802341c:	4b42      	ldr	r3, [pc, #264]	; (8023528 <tcp_input+0x28c>)
 802341e:	681c      	ldr	r4, [r3, #0]
 8023420:	4b41      	ldr	r3, [pc, #260]	; (8023528 <tcp_input+0x28c>)
 8023422:	681b      	ldr	r3, [r3, #0]
 8023424:	685b      	ldr	r3, [r3, #4]
 8023426:	4618      	mov	r0, r3
 8023428:	f7f8 f9e3 	bl	801b7f2 <lwip_htonl>
 802342c:	4603      	mov	r3, r0
 802342e:	6063      	str	r3, [r4, #4]
 8023430:	6863      	ldr	r3, [r4, #4]
 8023432:	4a45      	ldr	r2, [pc, #276]	; (8023548 <tcp_input+0x2ac>)
 8023434:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8023436:	4b3c      	ldr	r3, [pc, #240]	; (8023528 <tcp_input+0x28c>)
 8023438:	681c      	ldr	r4, [r3, #0]
 802343a:	4b3b      	ldr	r3, [pc, #236]	; (8023528 <tcp_input+0x28c>)
 802343c:	681b      	ldr	r3, [r3, #0]
 802343e:	689b      	ldr	r3, [r3, #8]
 8023440:	4618      	mov	r0, r3
 8023442:	f7f8 f9d6 	bl	801b7f2 <lwip_htonl>
 8023446:	4603      	mov	r3, r0
 8023448:	60a3      	str	r3, [r4, #8]
 802344a:	68a3      	ldr	r3, [r4, #8]
 802344c:	4a3f      	ldr	r2, [pc, #252]	; (802354c <tcp_input+0x2b0>)
 802344e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8023450:	4b35      	ldr	r3, [pc, #212]	; (8023528 <tcp_input+0x28c>)
 8023452:	681c      	ldr	r4, [r3, #0]
 8023454:	4b34      	ldr	r3, [pc, #208]	; (8023528 <tcp_input+0x28c>)
 8023456:	681b      	ldr	r3, [r3, #0]
 8023458:	89db      	ldrh	r3, [r3, #14]
 802345a:	b29b      	uxth	r3, r3
 802345c:	4618      	mov	r0, r3
 802345e:	f7f8 f9b3 	bl	801b7c8 <lwip_htons>
 8023462:	4603      	mov	r3, r0
 8023464:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8023466:	4b30      	ldr	r3, [pc, #192]	; (8023528 <tcp_input+0x28c>)
 8023468:	681b      	ldr	r3, [r3, #0]
 802346a:	899b      	ldrh	r3, [r3, #12]
 802346c:	b29b      	uxth	r3, r3
 802346e:	4618      	mov	r0, r3
 8023470:	f7f8 f9aa 	bl	801b7c8 <lwip_htons>
 8023474:	4603      	mov	r3, r0
 8023476:	b2db      	uxtb	r3, r3
 8023478:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 802347c:	b2da      	uxtb	r2, r3
 802347e:	4b34      	ldr	r3, [pc, #208]	; (8023550 <tcp_input+0x2b4>)
 8023480:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8023482:	687b      	ldr	r3, [r7, #4]
 8023484:	891a      	ldrh	r2, [r3, #8]
 8023486:	4b33      	ldr	r3, [pc, #204]	; (8023554 <tcp_input+0x2b8>)
 8023488:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 802348a:	4b31      	ldr	r3, [pc, #196]	; (8023550 <tcp_input+0x2b4>)
 802348c:	781b      	ldrb	r3, [r3, #0]
 802348e:	f003 0303 	and.w	r3, r3, #3
 8023492:	2b00      	cmp	r3, #0
 8023494:	d00c      	beq.n	80234b0 <tcp_input+0x214>
    tcplen++;
 8023496:	4b2f      	ldr	r3, [pc, #188]	; (8023554 <tcp_input+0x2b8>)
 8023498:	881b      	ldrh	r3, [r3, #0]
 802349a:	3301      	adds	r3, #1
 802349c:	b29a      	uxth	r2, r3
 802349e:	4b2d      	ldr	r3, [pc, #180]	; (8023554 <tcp_input+0x2b8>)
 80234a0:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80234a2:	687b      	ldr	r3, [r7, #4]
 80234a4:	891a      	ldrh	r2, [r3, #8]
 80234a6:	4b2b      	ldr	r3, [pc, #172]	; (8023554 <tcp_input+0x2b8>)
 80234a8:	881b      	ldrh	r3, [r3, #0]
 80234aa:	429a      	cmp	r2, r3
 80234ac:	f200 82d3 	bhi.w	8023a56 <tcp_input+0x7ba>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80234b0:	2300      	movs	r3, #0
 80234b2:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80234b4:	4b28      	ldr	r3, [pc, #160]	; (8023558 <tcp_input+0x2bc>)
 80234b6:	681b      	ldr	r3, [r3, #0]
 80234b8:	61fb      	str	r3, [r7, #28]
 80234ba:	e09d      	b.n	80235f8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 80234bc:	69fb      	ldr	r3, [r7, #28]
 80234be:	7d1b      	ldrb	r3, [r3, #20]
 80234c0:	2b00      	cmp	r3, #0
 80234c2:	d105      	bne.n	80234d0 <tcp_input+0x234>
 80234c4:	4b15      	ldr	r3, [pc, #84]	; (802351c <tcp_input+0x280>)
 80234c6:	22fb      	movs	r2, #251	; 0xfb
 80234c8:	4924      	ldr	r1, [pc, #144]	; (802355c <tcp_input+0x2c0>)
 80234ca:	4816      	ldr	r0, [pc, #88]	; (8023524 <tcp_input+0x288>)
 80234cc:	f008 fc28 	bl	802bd20 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 80234d0:	69fb      	ldr	r3, [r7, #28]
 80234d2:	7d1b      	ldrb	r3, [r3, #20]
 80234d4:	2b0a      	cmp	r3, #10
 80234d6:	d105      	bne.n	80234e4 <tcp_input+0x248>
 80234d8:	4b10      	ldr	r3, [pc, #64]	; (802351c <tcp_input+0x280>)
 80234da:	22fc      	movs	r2, #252	; 0xfc
 80234dc:	4920      	ldr	r1, [pc, #128]	; (8023560 <tcp_input+0x2c4>)
 80234de:	4811      	ldr	r0, [pc, #68]	; (8023524 <tcp_input+0x288>)
 80234e0:	f008 fc1e 	bl	802bd20 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 80234e4:	69fb      	ldr	r3, [r7, #28]
 80234e6:	7d1b      	ldrb	r3, [r3, #20]
 80234e8:	2b01      	cmp	r3, #1
 80234ea:	d105      	bne.n	80234f8 <tcp_input+0x25c>
 80234ec:	4b0b      	ldr	r3, [pc, #44]	; (802351c <tcp_input+0x280>)
 80234ee:	22fd      	movs	r2, #253	; 0xfd
 80234f0:	491c      	ldr	r1, [pc, #112]	; (8023564 <tcp_input+0x2c8>)
 80234f2:	480c      	ldr	r0, [pc, #48]	; (8023524 <tcp_input+0x288>)
 80234f4:	f008 fc14 	bl	802bd20 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80234f8:	69fb      	ldr	r3, [r7, #28]
 80234fa:	7a1b      	ldrb	r3, [r3, #8]
 80234fc:	2b00      	cmp	r3, #0
 80234fe:	d033      	beq.n	8023568 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8023500:	69fb      	ldr	r3, [r7, #28]
 8023502:	7a1a      	ldrb	r2, [r3, #8]
 8023504:	4b09      	ldr	r3, [pc, #36]	; (802352c <tcp_input+0x290>)
 8023506:	685b      	ldr	r3, [r3, #4]
 8023508:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 802350c:	3301      	adds	r3, #1
 802350e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8023510:	429a      	cmp	r2, r3
 8023512:	d029      	beq.n	8023568 <tcp_input+0x2cc>
      prev = pcb;
 8023514:	69fb      	ldr	r3, [r7, #28]
 8023516:	61bb      	str	r3, [r7, #24]
      continue;
 8023518:	e06b      	b.n	80235f2 <tcp_input+0x356>
 802351a:	bf00      	nop
 802351c:	08030430 	.word	0x08030430
 8023520:	08030464 	.word	0x08030464
 8023524:	0803047c 	.word	0x0803047c
 8023528:	200171ac 	.word	0x200171ac
 802352c:	20017498 	.word	0x20017498
 8023530:	200171b0 	.word	0x200171b0
 8023534:	200171b4 	.word	0x200171b4
 8023538:	200171b2 	.word	0x200171b2
 802353c:	080304a4 	.word	0x080304a4
 8023540:	080304b4 	.word	0x080304b4
 8023544:	080304c0 	.word	0x080304c0
 8023548:	200171bc 	.word	0x200171bc
 802354c:	200171c0 	.word	0x200171c0
 8023550:	200171c8 	.word	0x200171c8
 8023554:	200171c6 	.word	0x200171c6
 8023558:	2001d55c 	.word	0x2001d55c
 802355c:	080304e0 	.word	0x080304e0
 8023560:	08030508 	.word	0x08030508
 8023564:	08030534 	.word	0x08030534
    }

    if (pcb->remote_port == tcphdr->src &&
 8023568:	69fb      	ldr	r3, [r7, #28]
 802356a:	8b1a      	ldrh	r2, [r3, #24]
 802356c:	4b94      	ldr	r3, [pc, #592]	; (80237c0 <tcp_input+0x524>)
 802356e:	681b      	ldr	r3, [r3, #0]
 8023570:	881b      	ldrh	r3, [r3, #0]
 8023572:	b29b      	uxth	r3, r3
 8023574:	429a      	cmp	r2, r3
 8023576:	d13a      	bne.n	80235ee <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8023578:	69fb      	ldr	r3, [r7, #28]
 802357a:	8ada      	ldrh	r2, [r3, #22]
 802357c:	4b90      	ldr	r3, [pc, #576]	; (80237c0 <tcp_input+0x524>)
 802357e:	681b      	ldr	r3, [r3, #0]
 8023580:	885b      	ldrh	r3, [r3, #2]
 8023582:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8023584:	429a      	cmp	r2, r3
 8023586:	d132      	bne.n	80235ee <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8023588:	69fb      	ldr	r3, [r7, #28]
 802358a:	685a      	ldr	r2, [r3, #4]
 802358c:	4b8d      	ldr	r3, [pc, #564]	; (80237c4 <tcp_input+0x528>)
 802358e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8023590:	429a      	cmp	r2, r3
 8023592:	d12c      	bne.n	80235ee <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8023594:	69fb      	ldr	r3, [r7, #28]
 8023596:	681a      	ldr	r2, [r3, #0]
 8023598:	4b8a      	ldr	r3, [pc, #552]	; (80237c4 <tcp_input+0x528>)
 802359a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 802359c:	429a      	cmp	r2, r3
 802359e:	d126      	bne.n	80235ee <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80235a0:	69fb      	ldr	r3, [r7, #28]
 80235a2:	68da      	ldr	r2, [r3, #12]
 80235a4:	69fb      	ldr	r3, [r7, #28]
 80235a6:	429a      	cmp	r2, r3
 80235a8:	d106      	bne.n	80235b8 <tcp_input+0x31c>
 80235aa:	4b87      	ldr	r3, [pc, #540]	; (80237c8 <tcp_input+0x52c>)
 80235ac:	f240 120d 	movw	r2, #269	; 0x10d
 80235b0:	4986      	ldr	r1, [pc, #536]	; (80237cc <tcp_input+0x530>)
 80235b2:	4887      	ldr	r0, [pc, #540]	; (80237d0 <tcp_input+0x534>)
 80235b4:	f008 fbb4 	bl	802bd20 <iprintf>
      if (prev != NULL) {
 80235b8:	69bb      	ldr	r3, [r7, #24]
 80235ba:	2b00      	cmp	r3, #0
 80235bc:	d00a      	beq.n	80235d4 <tcp_input+0x338>
        prev->next = pcb->next;
 80235be:	69fb      	ldr	r3, [r7, #28]
 80235c0:	68da      	ldr	r2, [r3, #12]
 80235c2:	69bb      	ldr	r3, [r7, #24]
 80235c4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 80235c6:	4b83      	ldr	r3, [pc, #524]	; (80237d4 <tcp_input+0x538>)
 80235c8:	681a      	ldr	r2, [r3, #0]
 80235ca:	69fb      	ldr	r3, [r7, #28]
 80235cc:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 80235ce:	4a81      	ldr	r2, [pc, #516]	; (80237d4 <tcp_input+0x538>)
 80235d0:	69fb      	ldr	r3, [r7, #28]
 80235d2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 80235d4:	69fb      	ldr	r3, [r7, #28]
 80235d6:	68da      	ldr	r2, [r3, #12]
 80235d8:	69fb      	ldr	r3, [r7, #28]
 80235da:	429a      	cmp	r2, r3
 80235dc:	d111      	bne.n	8023602 <tcp_input+0x366>
 80235de:	4b7a      	ldr	r3, [pc, #488]	; (80237c8 <tcp_input+0x52c>)
 80235e0:	f240 1215 	movw	r2, #277	; 0x115
 80235e4:	497c      	ldr	r1, [pc, #496]	; (80237d8 <tcp_input+0x53c>)
 80235e6:	487a      	ldr	r0, [pc, #488]	; (80237d0 <tcp_input+0x534>)
 80235e8:	f008 fb9a 	bl	802bd20 <iprintf>
      break;
 80235ec:	e009      	b.n	8023602 <tcp_input+0x366>
    }
    prev = pcb;
 80235ee:	69fb      	ldr	r3, [r7, #28]
 80235f0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80235f2:	69fb      	ldr	r3, [r7, #28]
 80235f4:	68db      	ldr	r3, [r3, #12]
 80235f6:	61fb      	str	r3, [r7, #28]
 80235f8:	69fb      	ldr	r3, [r7, #28]
 80235fa:	2b00      	cmp	r3, #0
 80235fc:	f47f af5e 	bne.w	80234bc <tcp_input+0x220>
 8023600:	e000      	b.n	8023604 <tcp_input+0x368>
      break;
 8023602:	bf00      	nop
  }

  if (pcb == NULL) {
 8023604:	69fb      	ldr	r3, [r7, #28]
 8023606:	2b00      	cmp	r3, #0
 8023608:	f040 8095 	bne.w	8023736 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 802360c:	4b73      	ldr	r3, [pc, #460]	; (80237dc <tcp_input+0x540>)
 802360e:	681b      	ldr	r3, [r3, #0]
 8023610:	61fb      	str	r3, [r7, #28]
 8023612:	e03f      	b.n	8023694 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8023614:	69fb      	ldr	r3, [r7, #28]
 8023616:	7d1b      	ldrb	r3, [r3, #20]
 8023618:	2b0a      	cmp	r3, #10
 802361a:	d006      	beq.n	802362a <tcp_input+0x38e>
 802361c:	4b6a      	ldr	r3, [pc, #424]	; (80237c8 <tcp_input+0x52c>)
 802361e:	f240 121f 	movw	r2, #287	; 0x11f
 8023622:	496f      	ldr	r1, [pc, #444]	; (80237e0 <tcp_input+0x544>)
 8023624:	486a      	ldr	r0, [pc, #424]	; (80237d0 <tcp_input+0x534>)
 8023626:	f008 fb7b 	bl	802bd20 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 802362a:	69fb      	ldr	r3, [r7, #28]
 802362c:	7a1b      	ldrb	r3, [r3, #8]
 802362e:	2b00      	cmp	r3, #0
 8023630:	d009      	beq.n	8023646 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8023632:	69fb      	ldr	r3, [r7, #28]
 8023634:	7a1a      	ldrb	r2, [r3, #8]
 8023636:	4b63      	ldr	r3, [pc, #396]	; (80237c4 <tcp_input+0x528>)
 8023638:	685b      	ldr	r3, [r3, #4]
 802363a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 802363e:	3301      	adds	r3, #1
 8023640:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8023642:	429a      	cmp	r2, r3
 8023644:	d122      	bne.n	802368c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8023646:	69fb      	ldr	r3, [r7, #28]
 8023648:	8b1a      	ldrh	r2, [r3, #24]
 802364a:	4b5d      	ldr	r3, [pc, #372]	; (80237c0 <tcp_input+0x524>)
 802364c:	681b      	ldr	r3, [r3, #0]
 802364e:	881b      	ldrh	r3, [r3, #0]
 8023650:	b29b      	uxth	r3, r3
 8023652:	429a      	cmp	r2, r3
 8023654:	d11b      	bne.n	802368e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8023656:	69fb      	ldr	r3, [r7, #28]
 8023658:	8ada      	ldrh	r2, [r3, #22]
 802365a:	4b59      	ldr	r3, [pc, #356]	; (80237c0 <tcp_input+0x524>)
 802365c:	681b      	ldr	r3, [r3, #0]
 802365e:	885b      	ldrh	r3, [r3, #2]
 8023660:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8023662:	429a      	cmp	r2, r3
 8023664:	d113      	bne.n	802368e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8023666:	69fb      	ldr	r3, [r7, #28]
 8023668:	685a      	ldr	r2, [r3, #4]
 802366a:	4b56      	ldr	r3, [pc, #344]	; (80237c4 <tcp_input+0x528>)
 802366c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 802366e:	429a      	cmp	r2, r3
 8023670:	d10d      	bne.n	802368e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8023672:	69fb      	ldr	r3, [r7, #28]
 8023674:	681a      	ldr	r2, [r3, #0]
 8023676:	4b53      	ldr	r3, [pc, #332]	; (80237c4 <tcp_input+0x528>)
 8023678:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 802367a:	429a      	cmp	r2, r3
 802367c:	d107      	bne.n	802368e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 802367e:	69f8      	ldr	r0, [r7, #28]
 8023680:	f000 fb4e 	bl	8023d20 <tcp_timewait_input>
        }
        pbuf_free(p);
 8023684:	6878      	ldr	r0, [r7, #4]
 8023686:	f7fd faf5 	bl	8020c74 <pbuf_free>
        return;
 802368a:	e1ea      	b.n	8023a62 <tcp_input+0x7c6>
        continue;
 802368c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 802368e:	69fb      	ldr	r3, [r7, #28]
 8023690:	68db      	ldr	r3, [r3, #12]
 8023692:	61fb      	str	r3, [r7, #28]
 8023694:	69fb      	ldr	r3, [r7, #28]
 8023696:	2b00      	cmp	r3, #0
 8023698:	d1bc      	bne.n	8023614 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 802369a:	2300      	movs	r3, #0
 802369c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 802369e:	4b51      	ldr	r3, [pc, #324]	; (80237e4 <tcp_input+0x548>)
 80236a0:	681b      	ldr	r3, [r3, #0]
 80236a2:	617b      	str	r3, [r7, #20]
 80236a4:	e02a      	b.n	80236fc <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80236a6:	697b      	ldr	r3, [r7, #20]
 80236a8:	7a1b      	ldrb	r3, [r3, #8]
 80236aa:	2b00      	cmp	r3, #0
 80236ac:	d00c      	beq.n	80236c8 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80236ae:	697b      	ldr	r3, [r7, #20]
 80236b0:	7a1a      	ldrb	r2, [r3, #8]
 80236b2:	4b44      	ldr	r3, [pc, #272]	; (80237c4 <tcp_input+0x528>)
 80236b4:	685b      	ldr	r3, [r3, #4]
 80236b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80236ba:	3301      	adds	r3, #1
 80236bc:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80236be:	429a      	cmp	r2, r3
 80236c0:	d002      	beq.n	80236c8 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 80236c2:	697b      	ldr	r3, [r7, #20]
 80236c4:	61bb      	str	r3, [r7, #24]
        continue;
 80236c6:	e016      	b.n	80236f6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 80236c8:	697b      	ldr	r3, [r7, #20]
 80236ca:	8ada      	ldrh	r2, [r3, #22]
 80236cc:	4b3c      	ldr	r3, [pc, #240]	; (80237c0 <tcp_input+0x524>)
 80236ce:	681b      	ldr	r3, [r3, #0]
 80236d0:	885b      	ldrh	r3, [r3, #2]
 80236d2:	b29b      	uxth	r3, r3
 80236d4:	429a      	cmp	r2, r3
 80236d6:	d10c      	bne.n	80236f2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80236d8:	697b      	ldr	r3, [r7, #20]
 80236da:	681a      	ldr	r2, [r3, #0]
 80236dc:	4b39      	ldr	r3, [pc, #228]	; (80237c4 <tcp_input+0x528>)
 80236de:	695b      	ldr	r3, [r3, #20]
 80236e0:	429a      	cmp	r2, r3
 80236e2:	d00f      	beq.n	8023704 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80236e4:	697b      	ldr	r3, [r7, #20]
 80236e6:	2b00      	cmp	r3, #0
 80236e8:	d00d      	beq.n	8023706 <tcp_input+0x46a>
 80236ea:	697b      	ldr	r3, [r7, #20]
 80236ec:	681b      	ldr	r3, [r3, #0]
 80236ee:	2b00      	cmp	r3, #0
 80236f0:	d009      	beq.n	8023706 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80236f2:	697b      	ldr	r3, [r7, #20]
 80236f4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80236f6:	697b      	ldr	r3, [r7, #20]
 80236f8:	68db      	ldr	r3, [r3, #12]
 80236fa:	617b      	str	r3, [r7, #20]
 80236fc:	697b      	ldr	r3, [r7, #20]
 80236fe:	2b00      	cmp	r3, #0
 8023700:	d1d1      	bne.n	80236a6 <tcp_input+0x40a>
 8023702:	e000      	b.n	8023706 <tcp_input+0x46a>
            break;
 8023704:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8023706:	697b      	ldr	r3, [r7, #20]
 8023708:	2b00      	cmp	r3, #0
 802370a:	d014      	beq.n	8023736 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 802370c:	69bb      	ldr	r3, [r7, #24]
 802370e:	2b00      	cmp	r3, #0
 8023710:	d00a      	beq.n	8023728 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8023712:	697b      	ldr	r3, [r7, #20]
 8023714:	68da      	ldr	r2, [r3, #12]
 8023716:	69bb      	ldr	r3, [r7, #24]
 8023718:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 802371a:	4b32      	ldr	r3, [pc, #200]	; (80237e4 <tcp_input+0x548>)
 802371c:	681a      	ldr	r2, [r3, #0]
 802371e:	697b      	ldr	r3, [r7, #20]
 8023720:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8023722:	4a30      	ldr	r2, [pc, #192]	; (80237e4 <tcp_input+0x548>)
 8023724:	697b      	ldr	r3, [r7, #20]
 8023726:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8023728:	6978      	ldr	r0, [r7, #20]
 802372a:	f000 f9fb 	bl	8023b24 <tcp_listen_input>
      }
      pbuf_free(p);
 802372e:	6878      	ldr	r0, [r7, #4]
 8023730:	f7fd faa0 	bl	8020c74 <pbuf_free>
      return;
 8023734:	e195      	b.n	8023a62 <tcp_input+0x7c6>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8023736:	69fb      	ldr	r3, [r7, #28]
 8023738:	2b00      	cmp	r3, #0
 802373a:	f000 815e 	beq.w	80239fa <tcp_input+0x75e>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 802373e:	4b2a      	ldr	r3, [pc, #168]	; (80237e8 <tcp_input+0x54c>)
 8023740:	2200      	movs	r2, #0
 8023742:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8023744:	687b      	ldr	r3, [r7, #4]
 8023746:	891a      	ldrh	r2, [r3, #8]
 8023748:	4b27      	ldr	r3, [pc, #156]	; (80237e8 <tcp_input+0x54c>)
 802374a:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 802374c:	4a26      	ldr	r2, [pc, #152]	; (80237e8 <tcp_input+0x54c>)
 802374e:	687b      	ldr	r3, [r7, #4]
 8023750:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8023752:	4b1b      	ldr	r3, [pc, #108]	; (80237c0 <tcp_input+0x524>)
 8023754:	681b      	ldr	r3, [r3, #0]
 8023756:	4a24      	ldr	r2, [pc, #144]	; (80237e8 <tcp_input+0x54c>)
 8023758:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 802375a:	4b24      	ldr	r3, [pc, #144]	; (80237ec <tcp_input+0x550>)
 802375c:	2200      	movs	r2, #0
 802375e:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8023760:	4b23      	ldr	r3, [pc, #140]	; (80237f0 <tcp_input+0x554>)
 8023762:	2200      	movs	r2, #0
 8023764:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8023766:	4b23      	ldr	r3, [pc, #140]	; (80237f4 <tcp_input+0x558>)
 8023768:	2200      	movs	r2, #0
 802376a:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 802376c:	4b22      	ldr	r3, [pc, #136]	; (80237f8 <tcp_input+0x55c>)
 802376e:	781b      	ldrb	r3, [r3, #0]
 8023770:	f003 0308 	and.w	r3, r3, #8
 8023774:	2b00      	cmp	r3, #0
 8023776:	d006      	beq.n	8023786 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8023778:	687b      	ldr	r3, [r7, #4]
 802377a:	7b5b      	ldrb	r3, [r3, #13]
 802377c:	f043 0301 	orr.w	r3, r3, #1
 8023780:	b2da      	uxtb	r2, r3
 8023782:	687b      	ldr	r3, [r7, #4]
 8023784:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8023786:	69fb      	ldr	r3, [r7, #28]
 8023788:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 802378a:	2b00      	cmp	r3, #0
 802378c:	d038      	beq.n	8023800 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 802378e:	69f8      	ldr	r0, [r7, #28]
 8023790:	f7ff f87c 	bl	802288c <tcp_process_refused_data>
 8023794:	4603      	mov	r3, r0
 8023796:	f113 0f0d 	cmn.w	r3, #13
 802379a:	d007      	beq.n	80237ac <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 802379c:	69fb      	ldr	r3, [r7, #28]
 802379e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80237a0:	2b00      	cmp	r3, #0
 80237a2:	d02d      	beq.n	8023800 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80237a4:	4b15      	ldr	r3, [pc, #84]	; (80237fc <tcp_input+0x560>)
 80237a6:	881b      	ldrh	r3, [r3, #0]
 80237a8:	2b00      	cmp	r3, #0
 80237aa:	d029      	beq.n	8023800 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80237ac:	69fb      	ldr	r3, [r7, #28]
 80237ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80237b0:	2b00      	cmp	r3, #0
 80237b2:	f040 8104 	bne.w	80239be <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80237b6:	69f8      	ldr	r0, [r7, #28]
 80237b8:	f003 fe34 	bl	8027424 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80237bc:	e0ff      	b.n	80239be <tcp_input+0x722>
 80237be:	bf00      	nop
 80237c0:	200171ac 	.word	0x200171ac
 80237c4:	20017498 	.word	0x20017498
 80237c8:	08030430 	.word	0x08030430
 80237cc:	0803055c 	.word	0x0803055c
 80237d0:	0803047c 	.word	0x0803047c
 80237d4:	2001d55c 	.word	0x2001d55c
 80237d8:	08030588 	.word	0x08030588
 80237dc:	2001d56c 	.word	0x2001d56c
 80237e0:	080305b4 	.word	0x080305b4
 80237e4:	2001d564 	.word	0x2001d564
 80237e8:	2001719c 	.word	0x2001719c
 80237ec:	200171cc 	.word	0x200171cc
 80237f0:	200171c9 	.word	0x200171c9
 80237f4:	200171c4 	.word	0x200171c4
 80237f8:	200171c8 	.word	0x200171c8
 80237fc:	200171c6 	.word	0x200171c6
      }
    }
    tcp_input_pcb = pcb;
 8023800:	4a99      	ldr	r2, [pc, #612]	; (8023a68 <tcp_input+0x7cc>)
 8023802:	69fb      	ldr	r3, [r7, #28]
 8023804:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8023806:	69f8      	ldr	r0, [r7, #28]
 8023808:	f000 fb06 	bl	8023e18 <tcp_process>
 802380c:	4603      	mov	r3, r0
 802380e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8023810:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8023814:	f113 0f0d 	cmn.w	r3, #13
 8023818:	f000 80dc 	beq.w	80239d4 <tcp_input+0x738>
      if (recv_flags & TF_RESET) {
 802381c:	4b93      	ldr	r3, [pc, #588]	; (8023a6c <tcp_input+0x7d0>)
 802381e:	781b      	ldrb	r3, [r3, #0]
 8023820:	f003 0308 	and.w	r3, r3, #8
 8023824:	2b00      	cmp	r3, #0
 8023826:	d015      	beq.n	8023854 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8023828:	69fb      	ldr	r3, [r7, #28]
 802382a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 802382e:	2b00      	cmp	r3, #0
 8023830:	d008      	beq.n	8023844 <tcp_input+0x5a8>
 8023832:	69fb      	ldr	r3, [r7, #28]
 8023834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8023838:	69fa      	ldr	r2, [r7, #28]
 802383a:	6912      	ldr	r2, [r2, #16]
 802383c:	f06f 010d 	mvn.w	r1, #13
 8023840:	4610      	mov	r0, r2
 8023842:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8023844:	69f9      	ldr	r1, [r7, #28]
 8023846:	488a      	ldr	r0, [pc, #552]	; (8023a70 <tcp_input+0x7d4>)
 8023848:	f7ff fbaa 	bl	8022fa0 <tcp_pcb_remove>
        tcp_free(pcb);
 802384c:	69f8      	ldr	r0, [r7, #28]
 802384e:	f7fd feed 	bl	802162c <tcp_free>
 8023852:	e0bf      	b.n	80239d4 <tcp_input+0x738>
      } else {
        err = ERR_OK;
 8023854:	2300      	movs	r3, #0
 8023856:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8023858:	4b86      	ldr	r3, [pc, #536]	; (8023a74 <tcp_input+0x7d8>)
 802385a:	881b      	ldrh	r3, [r3, #0]
 802385c:	2b00      	cmp	r3, #0
 802385e:	d01d      	beq.n	802389c <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8023860:	4b84      	ldr	r3, [pc, #528]	; (8023a74 <tcp_input+0x7d8>)
 8023862:	881b      	ldrh	r3, [r3, #0]
 8023864:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8023866:	69fb      	ldr	r3, [r7, #28]
 8023868:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 802386c:	2b00      	cmp	r3, #0
 802386e:	d00a      	beq.n	8023886 <tcp_input+0x5ea>
 8023870:	69fb      	ldr	r3, [r7, #28]
 8023872:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8023876:	69fa      	ldr	r2, [r7, #28]
 8023878:	6910      	ldr	r0, [r2, #16]
 802387a:	89fa      	ldrh	r2, [r7, #14]
 802387c:	69f9      	ldr	r1, [r7, #28]
 802387e:	4798      	blx	r3
 8023880:	4603      	mov	r3, r0
 8023882:	74fb      	strb	r3, [r7, #19]
 8023884:	e001      	b.n	802388a <tcp_input+0x5ee>
 8023886:	2300      	movs	r3, #0
 8023888:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 802388a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 802388e:	f113 0f0d 	cmn.w	r3, #13
 8023892:	f000 8096 	beq.w	80239c2 <tcp_input+0x726>
              goto aborted;
            }
          }
          recv_acked = 0;
 8023896:	4b77      	ldr	r3, [pc, #476]	; (8023a74 <tcp_input+0x7d8>)
 8023898:	2200      	movs	r2, #0
 802389a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 802389c:	69f8      	ldr	r0, [r7, #28]
 802389e:	f000 f901 	bl	8023aa4 <tcp_input_delayed_close>
 80238a2:	4603      	mov	r3, r0
 80238a4:	2b00      	cmp	r3, #0
 80238a6:	f040 808e 	bne.w	80239c6 <tcp_input+0x72a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80238aa:	4b73      	ldr	r3, [pc, #460]	; (8023a78 <tcp_input+0x7dc>)
 80238ac:	681b      	ldr	r3, [r3, #0]
 80238ae:	2b00      	cmp	r3, #0
 80238b0:	d041      	beq.n	8023936 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80238b2:	69fb      	ldr	r3, [r7, #28]
 80238b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80238b6:	2b00      	cmp	r3, #0
 80238b8:	d006      	beq.n	80238c8 <tcp_input+0x62c>
 80238ba:	4b70      	ldr	r3, [pc, #448]	; (8023a7c <tcp_input+0x7e0>)
 80238bc:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80238c0:	496f      	ldr	r1, [pc, #444]	; (8023a80 <tcp_input+0x7e4>)
 80238c2:	4870      	ldr	r0, [pc, #448]	; (8023a84 <tcp_input+0x7e8>)
 80238c4:	f008 fa2c 	bl	802bd20 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80238c8:	69fb      	ldr	r3, [r7, #28]
 80238ca:	8b5b      	ldrh	r3, [r3, #26]
 80238cc:	f003 0310 	and.w	r3, r3, #16
 80238d0:	2b00      	cmp	r3, #0
 80238d2:	d008      	beq.n	80238e6 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 80238d4:	4b68      	ldr	r3, [pc, #416]	; (8023a78 <tcp_input+0x7dc>)
 80238d6:	681b      	ldr	r3, [r3, #0]
 80238d8:	4618      	mov	r0, r3
 80238da:	f7fd f9cb 	bl	8020c74 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80238de:	69f8      	ldr	r0, [r7, #28]
 80238e0:	f7fe f984 	bl	8021bec <tcp_abort>
            goto aborted;
 80238e4:	e076      	b.n	80239d4 <tcp_input+0x738>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80238e6:	69fb      	ldr	r3, [r7, #28]
 80238e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80238ec:	2b00      	cmp	r3, #0
 80238ee:	d00c      	beq.n	802390a <tcp_input+0x66e>
 80238f0:	69fb      	ldr	r3, [r7, #28]
 80238f2:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80238f6:	69fb      	ldr	r3, [r7, #28]
 80238f8:	6918      	ldr	r0, [r3, #16]
 80238fa:	4b5f      	ldr	r3, [pc, #380]	; (8023a78 <tcp_input+0x7dc>)
 80238fc:	681a      	ldr	r2, [r3, #0]
 80238fe:	2300      	movs	r3, #0
 8023900:	69f9      	ldr	r1, [r7, #28]
 8023902:	47a0      	blx	r4
 8023904:	4603      	mov	r3, r0
 8023906:	74fb      	strb	r3, [r7, #19]
 8023908:	e008      	b.n	802391c <tcp_input+0x680>
 802390a:	4b5b      	ldr	r3, [pc, #364]	; (8023a78 <tcp_input+0x7dc>)
 802390c:	681a      	ldr	r2, [r3, #0]
 802390e:	2300      	movs	r3, #0
 8023910:	69f9      	ldr	r1, [r7, #28]
 8023912:	2000      	movs	r0, #0
 8023914:	f7ff f88e 	bl	8022a34 <tcp_recv_null>
 8023918:	4603      	mov	r3, r0
 802391a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 802391c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8023920:	f113 0f0d 	cmn.w	r3, #13
 8023924:	d051      	beq.n	80239ca <tcp_input+0x72e>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8023926:	f997 3013 	ldrsb.w	r3, [r7, #19]
 802392a:	2b00      	cmp	r3, #0
 802392c:	d003      	beq.n	8023936 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 802392e:	4b52      	ldr	r3, [pc, #328]	; (8023a78 <tcp_input+0x7dc>)
 8023930:	681a      	ldr	r2, [r3, #0]
 8023932:	69fb      	ldr	r3, [r7, #28]
 8023934:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8023936:	4b4d      	ldr	r3, [pc, #308]	; (8023a6c <tcp_input+0x7d0>)
 8023938:	781b      	ldrb	r3, [r3, #0]
 802393a:	f003 0320 	and.w	r3, r3, #32
 802393e:	2b00      	cmp	r3, #0
 8023940:	d030      	beq.n	80239a4 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 8023942:	69fb      	ldr	r3, [r7, #28]
 8023944:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8023946:	2b00      	cmp	r3, #0
 8023948:	d009      	beq.n	802395e <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 802394a:	69fb      	ldr	r3, [r7, #28]
 802394c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 802394e:	69fa      	ldr	r2, [r7, #28]
 8023950:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8023952:	7b52      	ldrb	r2, [r2, #13]
 8023954:	f042 0220 	orr.w	r2, r2, #32
 8023958:	b2d2      	uxtb	r2, r2
 802395a:	735a      	strb	r2, [r3, #13]
 802395c:	e022      	b.n	80239a4 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 802395e:	69fb      	ldr	r3, [r7, #28]
 8023960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8023962:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8023966:	d005      	beq.n	8023974 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8023968:	69fb      	ldr	r3, [r7, #28]
 802396a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 802396c:	3301      	adds	r3, #1
 802396e:	b29a      	uxth	r2, r3
 8023970:	69fb      	ldr	r3, [r7, #28]
 8023972:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8023974:	69fb      	ldr	r3, [r7, #28]
 8023976:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 802397a:	2b00      	cmp	r3, #0
 802397c:	d00b      	beq.n	8023996 <tcp_input+0x6fa>
 802397e:	69fb      	ldr	r3, [r7, #28]
 8023980:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8023984:	69fb      	ldr	r3, [r7, #28]
 8023986:	6918      	ldr	r0, [r3, #16]
 8023988:	2300      	movs	r3, #0
 802398a:	2200      	movs	r2, #0
 802398c:	69f9      	ldr	r1, [r7, #28]
 802398e:	47a0      	blx	r4
 8023990:	4603      	mov	r3, r0
 8023992:	74fb      	strb	r3, [r7, #19]
 8023994:	e001      	b.n	802399a <tcp_input+0x6fe>
 8023996:	2300      	movs	r3, #0
 8023998:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 802399a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 802399e:	f113 0f0d 	cmn.w	r3, #13
 80239a2:	d014      	beq.n	80239ce <tcp_input+0x732>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80239a4:	4b30      	ldr	r3, [pc, #192]	; (8023a68 <tcp_input+0x7cc>)
 80239a6:	2200      	movs	r2, #0
 80239a8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80239aa:	69f8      	ldr	r0, [r7, #28]
 80239ac:	f000 f87a 	bl	8023aa4 <tcp_input_delayed_close>
 80239b0:	4603      	mov	r3, r0
 80239b2:	2b00      	cmp	r3, #0
 80239b4:	d10d      	bne.n	80239d2 <tcp_input+0x736>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80239b6:	69f8      	ldr	r0, [r7, #28]
 80239b8:	f002 ff16 	bl	80267e8 <tcp_output>
 80239bc:	e00a      	b.n	80239d4 <tcp_input+0x738>
        goto aborted;
 80239be:	bf00      	nop
 80239c0:	e008      	b.n	80239d4 <tcp_input+0x738>
              goto aborted;
 80239c2:	bf00      	nop
 80239c4:	e006      	b.n	80239d4 <tcp_input+0x738>
          goto aborted;
 80239c6:	bf00      	nop
 80239c8:	e004      	b.n	80239d4 <tcp_input+0x738>
            goto aborted;
 80239ca:	bf00      	nop
 80239cc:	e002      	b.n	80239d4 <tcp_input+0x738>
              goto aborted;
 80239ce:	bf00      	nop
 80239d0:	e000      	b.n	80239d4 <tcp_input+0x738>
          goto aborted;
 80239d2:	bf00      	nop
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
    tcp_input_pcb = NULL;
 80239d4:	4b24      	ldr	r3, [pc, #144]	; (8023a68 <tcp_input+0x7cc>)
 80239d6:	2200      	movs	r2, #0
 80239d8:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80239da:	4b27      	ldr	r3, [pc, #156]	; (8023a78 <tcp_input+0x7dc>)
 80239dc:	2200      	movs	r2, #0
 80239de:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80239e0:	4b29      	ldr	r3, [pc, #164]	; (8023a88 <tcp_input+0x7ec>)
 80239e2:	685b      	ldr	r3, [r3, #4]
 80239e4:	2b00      	cmp	r3, #0
 80239e6:	d03b      	beq.n	8023a60 <tcp_input+0x7c4>
      pbuf_free(inseg.p);
 80239e8:	4b27      	ldr	r3, [pc, #156]	; (8023a88 <tcp_input+0x7ec>)
 80239ea:	685b      	ldr	r3, [r3, #4]
 80239ec:	4618      	mov	r0, r3
 80239ee:	f7fd f941 	bl	8020c74 <pbuf_free>
      inseg.p = NULL;
 80239f2:	4b25      	ldr	r3, [pc, #148]	; (8023a88 <tcp_input+0x7ec>)
 80239f4:	2200      	movs	r2, #0
 80239f6:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80239f8:	e032      	b.n	8023a60 <tcp_input+0x7c4>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80239fa:	4b24      	ldr	r3, [pc, #144]	; (8023a8c <tcp_input+0x7f0>)
 80239fc:	681b      	ldr	r3, [r3, #0]
 80239fe:	899b      	ldrh	r3, [r3, #12]
 8023a00:	b29b      	uxth	r3, r3
 8023a02:	4618      	mov	r0, r3
 8023a04:	f7f7 fee0 	bl	801b7c8 <lwip_htons>
 8023a08:	4603      	mov	r3, r0
 8023a0a:	b2db      	uxtb	r3, r3
 8023a0c:	f003 0304 	and.w	r3, r3, #4
 8023a10:	2b00      	cmp	r3, #0
 8023a12:	d118      	bne.n	8023a46 <tcp_input+0x7aa>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023a14:	4b1e      	ldr	r3, [pc, #120]	; (8023a90 <tcp_input+0x7f4>)
 8023a16:	6819      	ldr	r1, [r3, #0]
 8023a18:	4b1e      	ldr	r3, [pc, #120]	; (8023a94 <tcp_input+0x7f8>)
 8023a1a:	881b      	ldrh	r3, [r3, #0]
 8023a1c:	461a      	mov	r2, r3
 8023a1e:	4b1e      	ldr	r3, [pc, #120]	; (8023a98 <tcp_input+0x7fc>)
 8023a20:	681b      	ldr	r3, [r3, #0]
 8023a22:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8023a24:	4b19      	ldr	r3, [pc, #100]	; (8023a8c <tcp_input+0x7f0>)
 8023a26:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023a28:	885b      	ldrh	r3, [r3, #2]
 8023a2a:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8023a2c:	4a17      	ldr	r2, [pc, #92]	; (8023a8c <tcp_input+0x7f0>)
 8023a2e:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023a30:	8812      	ldrh	r2, [r2, #0]
 8023a32:	b292      	uxth	r2, r2
 8023a34:	9202      	str	r2, [sp, #8]
 8023a36:	9301      	str	r3, [sp, #4]
 8023a38:	4b18      	ldr	r3, [pc, #96]	; (8023a9c <tcp_input+0x800>)
 8023a3a:	9300      	str	r3, [sp, #0]
 8023a3c:	4b18      	ldr	r3, [pc, #96]	; (8023aa0 <tcp_input+0x804>)
 8023a3e:	4602      	mov	r2, r0
 8023a40:	2000      	movs	r0, #0
 8023a42:	f003 fc9d 	bl	8027380 <tcp_rst>
    pbuf_free(p);
 8023a46:	6878      	ldr	r0, [r7, #4]
 8023a48:	f7fd f914 	bl	8020c74 <pbuf_free>
  return;
 8023a4c:	e008      	b.n	8023a60 <tcp_input+0x7c4>
    goto dropped;
 8023a4e:	bf00      	nop
 8023a50:	e002      	b.n	8023a58 <tcp_input+0x7bc>
      goto dropped;
 8023a52:	bf00      	nop
 8023a54:	e000      	b.n	8023a58 <tcp_input+0x7bc>
      goto dropped;
 8023a56:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8023a58:	6878      	ldr	r0, [r7, #4]
 8023a5a:	f7fd f90b 	bl	8020c74 <pbuf_free>
 8023a5e:	e000      	b.n	8023a62 <tcp_input+0x7c6>
  return;
 8023a60:	bf00      	nop
}
 8023a62:	3724      	adds	r7, #36	; 0x24
 8023a64:	46bd      	mov	sp, r7
 8023a66:	bd90      	pop	{r4, r7, pc}
 8023a68:	2001d570 	.word	0x2001d570
 8023a6c:	200171c9 	.word	0x200171c9
 8023a70:	2001d55c 	.word	0x2001d55c
 8023a74:	200171c4 	.word	0x200171c4
 8023a78:	200171cc 	.word	0x200171cc
 8023a7c:	08030430 	.word	0x08030430
 8023a80:	080305e4 	.word	0x080305e4
 8023a84:	0803047c 	.word	0x0803047c
 8023a88:	2001719c 	.word	0x2001719c
 8023a8c:	200171ac 	.word	0x200171ac
 8023a90:	200171c0 	.word	0x200171c0
 8023a94:	200171c6 	.word	0x200171c6
 8023a98:	200171bc 	.word	0x200171bc
 8023a9c:	200174a8 	.word	0x200174a8
 8023aa0:	200174ac 	.word	0x200174ac

08023aa4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8023aa4:	b580      	push	{r7, lr}
 8023aa6:	b082      	sub	sp, #8
 8023aa8:	af00      	add	r7, sp, #0
 8023aaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8023aac:	687b      	ldr	r3, [r7, #4]
 8023aae:	2b00      	cmp	r3, #0
 8023ab0:	d106      	bne.n	8023ac0 <tcp_input_delayed_close+0x1c>
 8023ab2:	4b17      	ldr	r3, [pc, #92]	; (8023b10 <tcp_input_delayed_close+0x6c>)
 8023ab4:	f240 225a 	movw	r2, #602	; 0x25a
 8023ab8:	4916      	ldr	r1, [pc, #88]	; (8023b14 <tcp_input_delayed_close+0x70>)
 8023aba:	4817      	ldr	r0, [pc, #92]	; (8023b18 <tcp_input_delayed_close+0x74>)
 8023abc:	f008 f930 	bl	802bd20 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8023ac0:	4b16      	ldr	r3, [pc, #88]	; (8023b1c <tcp_input_delayed_close+0x78>)
 8023ac2:	781b      	ldrb	r3, [r3, #0]
 8023ac4:	f003 0310 	and.w	r3, r3, #16
 8023ac8:	2b00      	cmp	r3, #0
 8023aca:	d01c      	beq.n	8023b06 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8023acc:	687b      	ldr	r3, [r7, #4]
 8023ace:	8b5b      	ldrh	r3, [r3, #26]
 8023ad0:	f003 0310 	and.w	r3, r3, #16
 8023ad4:	2b00      	cmp	r3, #0
 8023ad6:	d10d      	bne.n	8023af4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8023ad8:	687b      	ldr	r3, [r7, #4]
 8023ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8023ade:	2b00      	cmp	r3, #0
 8023ae0:	d008      	beq.n	8023af4 <tcp_input_delayed_close+0x50>
 8023ae2:	687b      	ldr	r3, [r7, #4]
 8023ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8023ae8:	687a      	ldr	r2, [r7, #4]
 8023aea:	6912      	ldr	r2, [r2, #16]
 8023aec:	f06f 010e 	mvn.w	r1, #14
 8023af0:	4610      	mov	r0, r2
 8023af2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8023af4:	6879      	ldr	r1, [r7, #4]
 8023af6:	480a      	ldr	r0, [pc, #40]	; (8023b20 <tcp_input_delayed_close+0x7c>)
 8023af8:	f7ff fa52 	bl	8022fa0 <tcp_pcb_remove>
    tcp_free(pcb);
 8023afc:	6878      	ldr	r0, [r7, #4]
 8023afe:	f7fd fd95 	bl	802162c <tcp_free>
    return 1;
 8023b02:	2301      	movs	r3, #1
 8023b04:	e000      	b.n	8023b08 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8023b06:	2300      	movs	r3, #0
}
 8023b08:	4618      	mov	r0, r3
 8023b0a:	3708      	adds	r7, #8
 8023b0c:	46bd      	mov	sp, r7
 8023b0e:	bd80      	pop	{r7, pc}
 8023b10:	08030430 	.word	0x08030430
 8023b14:	08030600 	.word	0x08030600
 8023b18:	0803047c 	.word	0x0803047c
 8023b1c:	200171c9 	.word	0x200171c9
 8023b20:	2001d55c 	.word	0x2001d55c

08023b24 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8023b24:	b590      	push	{r4, r7, lr}
 8023b26:	b08b      	sub	sp, #44	; 0x2c
 8023b28:	af04      	add	r7, sp, #16
 8023b2a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8023b2c:	4b6f      	ldr	r3, [pc, #444]	; (8023cec <tcp_listen_input+0x1c8>)
 8023b2e:	781b      	ldrb	r3, [r3, #0]
 8023b30:	f003 0304 	and.w	r3, r3, #4
 8023b34:	2b00      	cmp	r3, #0
 8023b36:	f040 80d3 	bne.w	8023ce0 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8023b3a:	687b      	ldr	r3, [r7, #4]
 8023b3c:	2b00      	cmp	r3, #0
 8023b3e:	d106      	bne.n	8023b4e <tcp_listen_input+0x2a>
 8023b40:	4b6b      	ldr	r3, [pc, #428]	; (8023cf0 <tcp_listen_input+0x1cc>)
 8023b42:	f240 2281 	movw	r2, #641	; 0x281
 8023b46:	496b      	ldr	r1, [pc, #428]	; (8023cf4 <tcp_listen_input+0x1d0>)
 8023b48:	486b      	ldr	r0, [pc, #428]	; (8023cf8 <tcp_listen_input+0x1d4>)
 8023b4a:	f008 f8e9 	bl	802bd20 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8023b4e:	4b67      	ldr	r3, [pc, #412]	; (8023cec <tcp_listen_input+0x1c8>)
 8023b50:	781b      	ldrb	r3, [r3, #0]
 8023b52:	f003 0310 	and.w	r3, r3, #16
 8023b56:	2b00      	cmp	r3, #0
 8023b58:	d019      	beq.n	8023b8e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023b5a:	4b68      	ldr	r3, [pc, #416]	; (8023cfc <tcp_listen_input+0x1d8>)
 8023b5c:	6819      	ldr	r1, [r3, #0]
 8023b5e:	4b68      	ldr	r3, [pc, #416]	; (8023d00 <tcp_listen_input+0x1dc>)
 8023b60:	881b      	ldrh	r3, [r3, #0]
 8023b62:	461a      	mov	r2, r3
 8023b64:	4b67      	ldr	r3, [pc, #412]	; (8023d04 <tcp_listen_input+0x1e0>)
 8023b66:	681b      	ldr	r3, [r3, #0]
 8023b68:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8023b6a:	4b67      	ldr	r3, [pc, #412]	; (8023d08 <tcp_listen_input+0x1e4>)
 8023b6c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023b6e:	885b      	ldrh	r3, [r3, #2]
 8023b70:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8023b72:	4a65      	ldr	r2, [pc, #404]	; (8023d08 <tcp_listen_input+0x1e4>)
 8023b74:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023b76:	8812      	ldrh	r2, [r2, #0]
 8023b78:	b292      	uxth	r2, r2
 8023b7a:	9202      	str	r2, [sp, #8]
 8023b7c:	9301      	str	r3, [sp, #4]
 8023b7e:	4b63      	ldr	r3, [pc, #396]	; (8023d0c <tcp_listen_input+0x1e8>)
 8023b80:	9300      	str	r3, [sp, #0]
 8023b82:	4b63      	ldr	r3, [pc, #396]	; (8023d10 <tcp_listen_input+0x1ec>)
 8023b84:	4602      	mov	r2, r0
 8023b86:	6878      	ldr	r0, [r7, #4]
 8023b88:	f003 fbfa 	bl	8027380 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8023b8c:	e0aa      	b.n	8023ce4 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 8023b8e:	4b57      	ldr	r3, [pc, #348]	; (8023cec <tcp_listen_input+0x1c8>)
 8023b90:	781b      	ldrb	r3, [r3, #0]
 8023b92:	f003 0302 	and.w	r3, r3, #2
 8023b96:	2b00      	cmp	r3, #0
 8023b98:	f000 80a4 	beq.w	8023ce4 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 8023b9c:	687b      	ldr	r3, [r7, #4]
 8023b9e:	7d5b      	ldrb	r3, [r3, #21]
 8023ba0:	4618      	mov	r0, r3
 8023ba2:	f7ff f86b 	bl	8022c7c <tcp_alloc>
 8023ba6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8023ba8:	697b      	ldr	r3, [r7, #20]
 8023baa:	2b00      	cmp	r3, #0
 8023bac:	d111      	bne.n	8023bd2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8023bae:	687b      	ldr	r3, [r7, #4]
 8023bb0:	699b      	ldr	r3, [r3, #24]
 8023bb2:	2b00      	cmp	r3, #0
 8023bb4:	d00a      	beq.n	8023bcc <tcp_listen_input+0xa8>
 8023bb6:	687b      	ldr	r3, [r7, #4]
 8023bb8:	699b      	ldr	r3, [r3, #24]
 8023bba:	687a      	ldr	r2, [r7, #4]
 8023bbc:	6910      	ldr	r0, [r2, #16]
 8023bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8023bc2:	2100      	movs	r1, #0
 8023bc4:	4798      	blx	r3
 8023bc6:	4603      	mov	r3, r0
 8023bc8:	74fb      	strb	r3, [r7, #19]
      return;
 8023bca:	e08c      	b.n	8023ce6 <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8023bcc:	23f0      	movs	r3, #240	; 0xf0
 8023bce:	74fb      	strb	r3, [r7, #19]
      return;
 8023bd0:	e089      	b.n	8023ce6 <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8023bd2:	4b50      	ldr	r3, [pc, #320]	; (8023d14 <tcp_listen_input+0x1f0>)
 8023bd4:	695a      	ldr	r2, [r3, #20]
 8023bd6:	697b      	ldr	r3, [r7, #20]
 8023bd8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8023bda:	4b4e      	ldr	r3, [pc, #312]	; (8023d14 <tcp_listen_input+0x1f0>)
 8023bdc:	691a      	ldr	r2, [r3, #16]
 8023bde:	697b      	ldr	r3, [r7, #20]
 8023be0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8023be2:	687b      	ldr	r3, [r7, #4]
 8023be4:	8ada      	ldrh	r2, [r3, #22]
 8023be6:	697b      	ldr	r3, [r7, #20]
 8023be8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8023bea:	4b47      	ldr	r3, [pc, #284]	; (8023d08 <tcp_listen_input+0x1e4>)
 8023bec:	681b      	ldr	r3, [r3, #0]
 8023bee:	881b      	ldrh	r3, [r3, #0]
 8023bf0:	b29a      	uxth	r2, r3
 8023bf2:	697b      	ldr	r3, [r7, #20]
 8023bf4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8023bf6:	697b      	ldr	r3, [r7, #20]
 8023bf8:	2203      	movs	r2, #3
 8023bfa:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8023bfc:	4b41      	ldr	r3, [pc, #260]	; (8023d04 <tcp_listen_input+0x1e0>)
 8023bfe:	681b      	ldr	r3, [r3, #0]
 8023c00:	1c5a      	adds	r2, r3, #1
 8023c02:	697b      	ldr	r3, [r7, #20]
 8023c04:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8023c06:	697b      	ldr	r3, [r7, #20]
 8023c08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8023c0a:	697b      	ldr	r3, [r7, #20]
 8023c0c:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8023c0e:	6978      	ldr	r0, [r7, #20]
 8023c10:	f7ff fa5a 	bl	80230c8 <tcp_next_iss>
 8023c14:	60f8      	str	r0, [r7, #12]
    npcb->snd_wl2 = iss;
 8023c16:	697b      	ldr	r3, [r7, #20]
 8023c18:	68fa      	ldr	r2, [r7, #12]
 8023c1a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8023c1c:	697b      	ldr	r3, [r7, #20]
 8023c1e:	68fa      	ldr	r2, [r7, #12]
 8023c20:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8023c22:	697b      	ldr	r3, [r7, #20]
 8023c24:	68fa      	ldr	r2, [r7, #12]
 8023c26:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8023c28:	697b      	ldr	r3, [r7, #20]
 8023c2a:	68fa      	ldr	r2, [r7, #12]
 8023c2c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8023c2e:	4b35      	ldr	r3, [pc, #212]	; (8023d04 <tcp_listen_input+0x1e0>)
 8023c30:	681b      	ldr	r3, [r3, #0]
 8023c32:	1e5a      	subs	r2, r3, #1
 8023c34:	697b      	ldr	r3, [r7, #20]
 8023c36:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8023c38:	687b      	ldr	r3, [r7, #4]
 8023c3a:	691a      	ldr	r2, [r3, #16]
 8023c3c:	697b      	ldr	r3, [r7, #20]
 8023c3e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8023c40:	697b      	ldr	r3, [r7, #20]
 8023c42:	687a      	ldr	r2, [r7, #4]
 8023c44:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8023c46:	687b      	ldr	r3, [r7, #4]
 8023c48:	7a5b      	ldrb	r3, [r3, #9]
 8023c4a:	f003 030c 	and.w	r3, r3, #12
 8023c4e:	b2da      	uxtb	r2, r3
 8023c50:	697b      	ldr	r3, [r7, #20]
 8023c52:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8023c54:	687b      	ldr	r3, [r7, #4]
 8023c56:	7a1a      	ldrb	r2, [r3, #8]
 8023c58:	697b      	ldr	r3, [r7, #20]
 8023c5a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8023c5c:	4b2e      	ldr	r3, [pc, #184]	; (8023d18 <tcp_listen_input+0x1f4>)
 8023c5e:	681a      	ldr	r2, [r3, #0]
 8023c60:	697b      	ldr	r3, [r7, #20]
 8023c62:	60da      	str	r2, [r3, #12]
 8023c64:	4a2c      	ldr	r2, [pc, #176]	; (8023d18 <tcp_listen_input+0x1f4>)
 8023c66:	697b      	ldr	r3, [r7, #20]
 8023c68:	6013      	str	r3, [r2, #0]
 8023c6a:	f003 fd4d 	bl	8027708 <tcp_timer_needed>
 8023c6e:	4b2b      	ldr	r3, [pc, #172]	; (8023d1c <tcp_listen_input+0x1f8>)
 8023c70:	2201      	movs	r2, #1
 8023c72:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8023c74:	6978      	ldr	r0, [r7, #20]
 8023c76:	f001 fd93 	bl	80257a0 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8023c7a:	4b23      	ldr	r3, [pc, #140]	; (8023d08 <tcp_listen_input+0x1e4>)
 8023c7c:	681b      	ldr	r3, [r3, #0]
 8023c7e:	89db      	ldrh	r3, [r3, #14]
 8023c80:	b29a      	uxth	r2, r3
 8023c82:	697b      	ldr	r3, [r7, #20]
 8023c84:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8023c88:	697b      	ldr	r3, [r7, #20]
 8023c8a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8023c8e:	697b      	ldr	r3, [r7, #20]
 8023c90:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8023c94:	697b      	ldr	r3, [r7, #20]
 8023c96:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8023c98:	697b      	ldr	r3, [r7, #20]
 8023c9a:	3304      	adds	r3, #4
 8023c9c:	4618      	mov	r0, r3
 8023c9e:	f7fa f94f 	bl	801df40 <ip4_route>
 8023ca2:	4601      	mov	r1, r0
 8023ca4:	697b      	ldr	r3, [r7, #20]
 8023ca6:	3304      	adds	r3, #4
 8023ca8:	461a      	mov	r2, r3
 8023caa:	4620      	mov	r0, r4
 8023cac:	f7ff fa32 	bl	8023114 <tcp_eff_send_mss_netif>
 8023cb0:	4603      	mov	r3, r0
 8023cb2:	461a      	mov	r2, r3
 8023cb4:	697b      	ldr	r3, [r7, #20]
 8023cb6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8023cb8:	2112      	movs	r1, #18
 8023cba:	6978      	ldr	r0, [r7, #20]
 8023cbc:	f002 fca4 	bl	8026608 <tcp_enqueue_flags>
 8023cc0:	4603      	mov	r3, r0
 8023cc2:	72fb      	strb	r3, [r7, #11]
    if (rc != ERR_OK) {
 8023cc4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8023cc8:	2b00      	cmp	r3, #0
 8023cca:	d004      	beq.n	8023cd6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8023ccc:	2100      	movs	r1, #0
 8023cce:	6978      	ldr	r0, [r7, #20]
 8023cd0:	f7fd fece 	bl	8021a70 <tcp_abandon>
      return;
 8023cd4:	e007      	b.n	8023ce6 <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8023cd6:	6978      	ldr	r0, [r7, #20]
 8023cd8:	f002 fd86 	bl	80267e8 <tcp_output>
  return;
 8023cdc:	bf00      	nop
 8023cde:	e001      	b.n	8023ce4 <tcp_listen_input+0x1c0>
    return;
 8023ce0:	bf00      	nop
 8023ce2:	e000      	b.n	8023ce6 <tcp_listen_input+0x1c2>
  return;
 8023ce4:	bf00      	nop
}
 8023ce6:	371c      	adds	r7, #28
 8023ce8:	46bd      	mov	sp, r7
 8023cea:	bd90      	pop	{r4, r7, pc}
 8023cec:	200171c8 	.word	0x200171c8
 8023cf0:	08030430 	.word	0x08030430
 8023cf4:	08030628 	.word	0x08030628
 8023cf8:	0803047c 	.word	0x0803047c
 8023cfc:	200171c0 	.word	0x200171c0
 8023d00:	200171c6 	.word	0x200171c6
 8023d04:	200171bc 	.word	0x200171bc
 8023d08:	200171ac 	.word	0x200171ac
 8023d0c:	200174a8 	.word	0x200174a8
 8023d10:	200174ac 	.word	0x200174ac
 8023d14:	20017498 	.word	0x20017498
 8023d18:	2001d55c 	.word	0x2001d55c
 8023d1c:	2001d558 	.word	0x2001d558

08023d20 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8023d20:	b580      	push	{r7, lr}
 8023d22:	b086      	sub	sp, #24
 8023d24:	af04      	add	r7, sp, #16
 8023d26:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8023d28:	4b30      	ldr	r3, [pc, #192]	; (8023dec <tcp_timewait_input+0xcc>)
 8023d2a:	781b      	ldrb	r3, [r3, #0]
 8023d2c:	f003 0304 	and.w	r3, r3, #4
 8023d30:	2b00      	cmp	r3, #0
 8023d32:	d154      	bne.n	8023dde <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8023d34:	687b      	ldr	r3, [r7, #4]
 8023d36:	2b00      	cmp	r3, #0
 8023d38:	d106      	bne.n	8023d48 <tcp_timewait_input+0x28>
 8023d3a:	4b2d      	ldr	r3, [pc, #180]	; (8023df0 <tcp_timewait_input+0xd0>)
 8023d3c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8023d40:	492c      	ldr	r1, [pc, #176]	; (8023df4 <tcp_timewait_input+0xd4>)
 8023d42:	482d      	ldr	r0, [pc, #180]	; (8023df8 <tcp_timewait_input+0xd8>)
 8023d44:	f007 ffec 	bl	802bd20 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8023d48:	4b28      	ldr	r3, [pc, #160]	; (8023dec <tcp_timewait_input+0xcc>)
 8023d4a:	781b      	ldrb	r3, [r3, #0]
 8023d4c:	f003 0302 	and.w	r3, r3, #2
 8023d50:	2b00      	cmp	r3, #0
 8023d52:	d02a      	beq.n	8023daa <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8023d54:	4b29      	ldr	r3, [pc, #164]	; (8023dfc <tcp_timewait_input+0xdc>)
 8023d56:	681a      	ldr	r2, [r3, #0]
 8023d58:	687b      	ldr	r3, [r7, #4]
 8023d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023d5c:	1ad3      	subs	r3, r2, r3
 8023d5e:	2b00      	cmp	r3, #0
 8023d60:	db2d      	blt.n	8023dbe <tcp_timewait_input+0x9e>
 8023d62:	4b26      	ldr	r3, [pc, #152]	; (8023dfc <tcp_timewait_input+0xdc>)
 8023d64:	681a      	ldr	r2, [r3, #0]
 8023d66:	687b      	ldr	r3, [r7, #4]
 8023d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023d6a:	6879      	ldr	r1, [r7, #4]
 8023d6c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8023d6e:	440b      	add	r3, r1
 8023d70:	1ad3      	subs	r3, r2, r3
 8023d72:	2b00      	cmp	r3, #0
 8023d74:	dc23      	bgt.n	8023dbe <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023d76:	4b22      	ldr	r3, [pc, #136]	; (8023e00 <tcp_timewait_input+0xe0>)
 8023d78:	6819      	ldr	r1, [r3, #0]
 8023d7a:	4b22      	ldr	r3, [pc, #136]	; (8023e04 <tcp_timewait_input+0xe4>)
 8023d7c:	881b      	ldrh	r3, [r3, #0]
 8023d7e:	461a      	mov	r2, r3
 8023d80:	4b1e      	ldr	r3, [pc, #120]	; (8023dfc <tcp_timewait_input+0xdc>)
 8023d82:	681b      	ldr	r3, [r3, #0]
 8023d84:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8023d86:	4b20      	ldr	r3, [pc, #128]	; (8023e08 <tcp_timewait_input+0xe8>)
 8023d88:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023d8a:	885b      	ldrh	r3, [r3, #2]
 8023d8c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8023d8e:	4a1e      	ldr	r2, [pc, #120]	; (8023e08 <tcp_timewait_input+0xe8>)
 8023d90:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8023d92:	8812      	ldrh	r2, [r2, #0]
 8023d94:	b292      	uxth	r2, r2
 8023d96:	9202      	str	r2, [sp, #8]
 8023d98:	9301      	str	r3, [sp, #4]
 8023d9a:	4b1c      	ldr	r3, [pc, #112]	; (8023e0c <tcp_timewait_input+0xec>)
 8023d9c:	9300      	str	r3, [sp, #0]
 8023d9e:	4b1c      	ldr	r3, [pc, #112]	; (8023e10 <tcp_timewait_input+0xf0>)
 8023da0:	4602      	mov	r2, r0
 8023da2:	6878      	ldr	r0, [r7, #4]
 8023da4:	f003 faec 	bl	8027380 <tcp_rst>
      return;
 8023da8:	e01c      	b.n	8023de4 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 8023daa:	4b10      	ldr	r3, [pc, #64]	; (8023dec <tcp_timewait_input+0xcc>)
 8023dac:	781b      	ldrb	r3, [r3, #0]
 8023dae:	f003 0301 	and.w	r3, r3, #1
 8023db2:	2b00      	cmp	r3, #0
 8023db4:	d003      	beq.n	8023dbe <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8023db6:	4b17      	ldr	r3, [pc, #92]	; (8023e14 <tcp_timewait_input+0xf4>)
 8023db8:	681a      	ldr	r2, [r3, #0]
 8023dba:	687b      	ldr	r3, [r7, #4]
 8023dbc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8023dbe:	4b11      	ldr	r3, [pc, #68]	; (8023e04 <tcp_timewait_input+0xe4>)
 8023dc0:	881b      	ldrh	r3, [r3, #0]
 8023dc2:	2b00      	cmp	r3, #0
 8023dc4:	d00d      	beq.n	8023de2 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8023dc6:	687b      	ldr	r3, [r7, #4]
 8023dc8:	8b5b      	ldrh	r3, [r3, #26]
 8023dca:	f043 0302 	orr.w	r3, r3, #2
 8023dce:	b29a      	uxth	r2, r3
 8023dd0:	687b      	ldr	r3, [r7, #4]
 8023dd2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8023dd4:	6878      	ldr	r0, [r7, #4]
 8023dd6:	f002 fd07 	bl	80267e8 <tcp_output>
  }
  return;
 8023dda:	bf00      	nop
 8023ddc:	e001      	b.n	8023de2 <tcp_timewait_input+0xc2>
    return;
 8023dde:	bf00      	nop
 8023de0:	e000      	b.n	8023de4 <tcp_timewait_input+0xc4>
  return;
 8023de2:	bf00      	nop
}
 8023de4:	3708      	adds	r7, #8
 8023de6:	46bd      	mov	sp, r7
 8023de8:	bd80      	pop	{r7, pc}
 8023dea:	bf00      	nop
 8023dec:	200171c8 	.word	0x200171c8
 8023df0:	08030430 	.word	0x08030430
 8023df4:	08030648 	.word	0x08030648
 8023df8:	0803047c 	.word	0x0803047c
 8023dfc:	200171bc 	.word	0x200171bc
 8023e00:	200171c0 	.word	0x200171c0
 8023e04:	200171c6 	.word	0x200171c6
 8023e08:	200171ac 	.word	0x200171ac
 8023e0c:	200174a8 	.word	0x200174a8
 8023e10:	200174ac 	.word	0x200174ac
 8023e14:	2001d560 	.word	0x2001d560

08023e18 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8023e18:	b590      	push	{r4, r7, lr}
 8023e1a:	b08d      	sub	sp, #52	; 0x34
 8023e1c:	af04      	add	r7, sp, #16
 8023e1e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8023e20:	2300      	movs	r3, #0
 8023e22:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8023e24:	2300      	movs	r3, #0
 8023e26:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8023e28:	687b      	ldr	r3, [r7, #4]
 8023e2a:	2b00      	cmp	r3, #0
 8023e2c:	d106      	bne.n	8023e3c <tcp_process+0x24>
 8023e2e:	4ba5      	ldr	r3, [pc, #660]	; (80240c4 <tcp_process+0x2ac>)
 8023e30:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8023e34:	49a4      	ldr	r1, [pc, #656]	; (80240c8 <tcp_process+0x2b0>)
 8023e36:	48a5      	ldr	r0, [pc, #660]	; (80240cc <tcp_process+0x2b4>)
 8023e38:	f007 ff72 	bl	802bd20 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8023e3c:	4ba4      	ldr	r3, [pc, #656]	; (80240d0 <tcp_process+0x2b8>)
 8023e3e:	781b      	ldrb	r3, [r3, #0]
 8023e40:	f003 0304 	and.w	r3, r3, #4
 8023e44:	2b00      	cmp	r3, #0
 8023e46:	d04e      	beq.n	8023ee6 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8023e48:	687b      	ldr	r3, [r7, #4]
 8023e4a:	7d1b      	ldrb	r3, [r3, #20]
 8023e4c:	2b02      	cmp	r3, #2
 8023e4e:	d108      	bne.n	8023e62 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8023e50:	687b      	ldr	r3, [r7, #4]
 8023e52:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8023e54:	4b9f      	ldr	r3, [pc, #636]	; (80240d4 <tcp_process+0x2bc>)
 8023e56:	681b      	ldr	r3, [r3, #0]
 8023e58:	429a      	cmp	r2, r3
 8023e5a:	d123      	bne.n	8023ea4 <tcp_process+0x8c>
        acceptable = 1;
 8023e5c:	2301      	movs	r3, #1
 8023e5e:	76fb      	strb	r3, [r7, #27]
 8023e60:	e020      	b.n	8023ea4 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8023e62:	687b      	ldr	r3, [r7, #4]
 8023e64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8023e66:	4b9c      	ldr	r3, [pc, #624]	; (80240d8 <tcp_process+0x2c0>)
 8023e68:	681b      	ldr	r3, [r3, #0]
 8023e6a:	429a      	cmp	r2, r3
 8023e6c:	d102      	bne.n	8023e74 <tcp_process+0x5c>
        acceptable = 1;
 8023e6e:	2301      	movs	r3, #1
 8023e70:	76fb      	strb	r3, [r7, #27]
 8023e72:	e017      	b.n	8023ea4 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8023e74:	4b98      	ldr	r3, [pc, #608]	; (80240d8 <tcp_process+0x2c0>)
 8023e76:	681a      	ldr	r2, [r3, #0]
 8023e78:	687b      	ldr	r3, [r7, #4]
 8023e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023e7c:	1ad3      	subs	r3, r2, r3
 8023e7e:	2b00      	cmp	r3, #0
 8023e80:	db10      	blt.n	8023ea4 <tcp_process+0x8c>
 8023e82:	4b95      	ldr	r3, [pc, #596]	; (80240d8 <tcp_process+0x2c0>)
 8023e84:	681a      	ldr	r2, [r3, #0]
 8023e86:	687b      	ldr	r3, [r7, #4]
 8023e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023e8a:	6879      	ldr	r1, [r7, #4]
 8023e8c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8023e8e:	440b      	add	r3, r1
 8023e90:	1ad3      	subs	r3, r2, r3
 8023e92:	2b00      	cmp	r3, #0
 8023e94:	dc06      	bgt.n	8023ea4 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8023e96:	687b      	ldr	r3, [r7, #4]
 8023e98:	8b5b      	ldrh	r3, [r3, #26]
 8023e9a:	f043 0302 	orr.w	r3, r3, #2
 8023e9e:	b29a      	uxth	r2, r3
 8023ea0:	687b      	ldr	r3, [r7, #4]
 8023ea2:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8023ea4:	7efb      	ldrb	r3, [r7, #27]
 8023ea6:	2b00      	cmp	r3, #0
 8023ea8:	d01b      	beq.n	8023ee2 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8023eaa:	687b      	ldr	r3, [r7, #4]
 8023eac:	7d1b      	ldrb	r3, [r3, #20]
 8023eae:	2b00      	cmp	r3, #0
 8023eb0:	d106      	bne.n	8023ec0 <tcp_process+0xa8>
 8023eb2:	4b84      	ldr	r3, [pc, #528]	; (80240c4 <tcp_process+0x2ac>)
 8023eb4:	f44f 724e 	mov.w	r2, #824	; 0x338
 8023eb8:	4988      	ldr	r1, [pc, #544]	; (80240dc <tcp_process+0x2c4>)
 8023eba:	4884      	ldr	r0, [pc, #528]	; (80240cc <tcp_process+0x2b4>)
 8023ebc:	f007 ff30 	bl	802bd20 <iprintf>
      recv_flags |= TF_RESET;
 8023ec0:	4b87      	ldr	r3, [pc, #540]	; (80240e0 <tcp_process+0x2c8>)
 8023ec2:	781b      	ldrb	r3, [r3, #0]
 8023ec4:	f043 0308 	orr.w	r3, r3, #8
 8023ec8:	b2da      	uxtb	r2, r3
 8023eca:	4b85      	ldr	r3, [pc, #532]	; (80240e0 <tcp_process+0x2c8>)
 8023ecc:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8023ece:	687b      	ldr	r3, [r7, #4]
 8023ed0:	8b5b      	ldrh	r3, [r3, #26]
 8023ed2:	f023 0301 	bic.w	r3, r3, #1
 8023ed6:	b29a      	uxth	r2, r3
 8023ed8:	687b      	ldr	r3, [r7, #4]
 8023eda:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8023edc:	f06f 030d 	mvn.w	r3, #13
 8023ee0:	e37a      	b.n	80245d8 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8023ee2:	2300      	movs	r3, #0
 8023ee4:	e378      	b.n	80245d8 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8023ee6:	4b7a      	ldr	r3, [pc, #488]	; (80240d0 <tcp_process+0x2b8>)
 8023ee8:	781b      	ldrb	r3, [r3, #0]
 8023eea:	f003 0302 	and.w	r3, r3, #2
 8023eee:	2b00      	cmp	r3, #0
 8023ef0:	d010      	beq.n	8023f14 <tcp_process+0xfc>
 8023ef2:	687b      	ldr	r3, [r7, #4]
 8023ef4:	7d1b      	ldrb	r3, [r3, #20]
 8023ef6:	2b02      	cmp	r3, #2
 8023ef8:	d00c      	beq.n	8023f14 <tcp_process+0xfc>
 8023efa:	687b      	ldr	r3, [r7, #4]
 8023efc:	7d1b      	ldrb	r3, [r3, #20]
 8023efe:	2b03      	cmp	r3, #3
 8023f00:	d008      	beq.n	8023f14 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8023f02:	687b      	ldr	r3, [r7, #4]
 8023f04:	8b5b      	ldrh	r3, [r3, #26]
 8023f06:	f043 0302 	orr.w	r3, r3, #2
 8023f0a:	b29a      	uxth	r2, r3
 8023f0c:	687b      	ldr	r3, [r7, #4]
 8023f0e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8023f10:	2300      	movs	r3, #0
 8023f12:	e361      	b.n	80245d8 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8023f14:	687b      	ldr	r3, [r7, #4]
 8023f16:	8b5b      	ldrh	r3, [r3, #26]
 8023f18:	f003 0310 	and.w	r3, r3, #16
 8023f1c:	2b00      	cmp	r3, #0
 8023f1e:	d103      	bne.n	8023f28 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8023f20:	4b70      	ldr	r3, [pc, #448]	; (80240e4 <tcp_process+0x2cc>)
 8023f22:	681a      	ldr	r2, [r3, #0]
 8023f24:	687b      	ldr	r3, [r7, #4]
 8023f26:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8023f28:	687b      	ldr	r3, [r7, #4]
 8023f2a:	2200      	movs	r2, #0
 8023f2c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8023f30:	687b      	ldr	r3, [r7, #4]
 8023f32:	2200      	movs	r2, #0
 8023f34:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8023f38:	6878      	ldr	r0, [r7, #4]
 8023f3a:	f001 fc31 	bl	80257a0 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8023f3e:	687b      	ldr	r3, [r7, #4]
 8023f40:	7d1b      	ldrb	r3, [r3, #20]
 8023f42:	3b02      	subs	r3, #2
 8023f44:	2b07      	cmp	r3, #7
 8023f46:	f200 8337 	bhi.w	80245b8 <tcp_process+0x7a0>
 8023f4a:	a201      	add	r2, pc, #4	; (adr r2, 8023f50 <tcp_process+0x138>)
 8023f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023f50:	08023f71 	.word	0x08023f71
 8023f54:	080241a1 	.word	0x080241a1
 8023f58:	08024319 	.word	0x08024319
 8023f5c:	08024343 	.word	0x08024343
 8023f60:	08024467 	.word	0x08024467
 8023f64:	08024319 	.word	0x08024319
 8023f68:	080244f3 	.word	0x080244f3
 8023f6c:	08024583 	.word	0x08024583
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8023f70:	4b57      	ldr	r3, [pc, #348]	; (80240d0 <tcp_process+0x2b8>)
 8023f72:	781b      	ldrb	r3, [r3, #0]
 8023f74:	f003 0310 	and.w	r3, r3, #16
 8023f78:	2b00      	cmp	r3, #0
 8023f7a:	f000 80e4 	beq.w	8024146 <tcp_process+0x32e>
 8023f7e:	4b54      	ldr	r3, [pc, #336]	; (80240d0 <tcp_process+0x2b8>)
 8023f80:	781b      	ldrb	r3, [r3, #0]
 8023f82:	f003 0302 	and.w	r3, r3, #2
 8023f86:	2b00      	cmp	r3, #0
 8023f88:	f000 80dd 	beq.w	8024146 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8023f8c:	687b      	ldr	r3, [r7, #4]
 8023f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8023f90:	1c5a      	adds	r2, r3, #1
 8023f92:	4b50      	ldr	r3, [pc, #320]	; (80240d4 <tcp_process+0x2bc>)
 8023f94:	681b      	ldr	r3, [r3, #0]
 8023f96:	429a      	cmp	r2, r3
 8023f98:	f040 80d5 	bne.w	8024146 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8023f9c:	4b4e      	ldr	r3, [pc, #312]	; (80240d8 <tcp_process+0x2c0>)
 8023f9e:	681b      	ldr	r3, [r3, #0]
 8023fa0:	1c5a      	adds	r2, r3, #1
 8023fa2:	687b      	ldr	r3, [r7, #4]
 8023fa4:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8023fa6:	687b      	ldr	r3, [r7, #4]
 8023fa8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8023faa:	687b      	ldr	r3, [r7, #4]
 8023fac:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8023fae:	4b49      	ldr	r3, [pc, #292]	; (80240d4 <tcp_process+0x2bc>)
 8023fb0:	681a      	ldr	r2, [r3, #0]
 8023fb2:	687b      	ldr	r3, [r7, #4]
 8023fb4:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8023fb6:	4b4c      	ldr	r3, [pc, #304]	; (80240e8 <tcp_process+0x2d0>)
 8023fb8:	681b      	ldr	r3, [r3, #0]
 8023fba:	89db      	ldrh	r3, [r3, #14]
 8023fbc:	b29a      	uxth	r2, r3
 8023fbe:	687b      	ldr	r3, [r7, #4]
 8023fc0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8023fc4:	687b      	ldr	r3, [r7, #4]
 8023fc6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8023fca:	687b      	ldr	r3, [r7, #4]
 8023fcc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8023fd0:	4b41      	ldr	r3, [pc, #260]	; (80240d8 <tcp_process+0x2c0>)
 8023fd2:	681b      	ldr	r3, [r3, #0]
 8023fd4:	1e5a      	subs	r2, r3, #1
 8023fd6:	687b      	ldr	r3, [r7, #4]
 8023fd8:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8023fda:	687b      	ldr	r3, [r7, #4]
 8023fdc:	2204      	movs	r2, #4
 8023fde:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8023fe0:	687b      	ldr	r3, [r7, #4]
 8023fe2:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8023fe4:	687b      	ldr	r3, [r7, #4]
 8023fe6:	3304      	adds	r3, #4
 8023fe8:	4618      	mov	r0, r3
 8023fea:	f7f9 ffa9 	bl	801df40 <ip4_route>
 8023fee:	4601      	mov	r1, r0
 8023ff0:	687b      	ldr	r3, [r7, #4]
 8023ff2:	3304      	adds	r3, #4
 8023ff4:	461a      	mov	r2, r3
 8023ff6:	4620      	mov	r0, r4
 8023ff8:	f7ff f88c 	bl	8023114 <tcp_eff_send_mss_netif>
 8023ffc:	4603      	mov	r3, r0
 8023ffe:	461a      	mov	r2, r3
 8024000:	687b      	ldr	r3, [r7, #4]
 8024002:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8024004:	687b      	ldr	r3, [r7, #4]
 8024006:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8024008:	009a      	lsls	r2, r3, #2
 802400a:	687b      	ldr	r3, [r7, #4]
 802400c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802400e:	005b      	lsls	r3, r3, #1
 8024010:	f241 111c 	movw	r1, #4380	; 0x111c
 8024014:	428b      	cmp	r3, r1
 8024016:	bf38      	it	cc
 8024018:	460b      	movcc	r3, r1
 802401a:	429a      	cmp	r2, r3
 802401c:	d204      	bcs.n	8024028 <tcp_process+0x210>
 802401e:	687b      	ldr	r3, [r7, #4]
 8024020:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8024022:	009b      	lsls	r3, r3, #2
 8024024:	b29b      	uxth	r3, r3
 8024026:	e00d      	b.n	8024044 <tcp_process+0x22c>
 8024028:	687b      	ldr	r3, [r7, #4]
 802402a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802402c:	005b      	lsls	r3, r3, #1
 802402e:	f241 121c 	movw	r2, #4380	; 0x111c
 8024032:	4293      	cmp	r3, r2
 8024034:	d904      	bls.n	8024040 <tcp_process+0x228>
 8024036:	687b      	ldr	r3, [r7, #4]
 8024038:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802403a:	005b      	lsls	r3, r3, #1
 802403c:	b29b      	uxth	r3, r3
 802403e:	e001      	b.n	8024044 <tcp_process+0x22c>
 8024040:	f241 131c 	movw	r3, #4380	; 0x111c
 8024044:	687a      	ldr	r2, [r7, #4]
 8024046:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 802404a:	687b      	ldr	r3, [r7, #4]
 802404c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8024050:	2b00      	cmp	r3, #0
 8024052:	d106      	bne.n	8024062 <tcp_process+0x24a>
 8024054:	4b1b      	ldr	r3, [pc, #108]	; (80240c4 <tcp_process+0x2ac>)
 8024056:	f44f 725b 	mov.w	r2, #876	; 0x36c
 802405a:	4924      	ldr	r1, [pc, #144]	; (80240ec <tcp_process+0x2d4>)
 802405c:	481b      	ldr	r0, [pc, #108]	; (80240cc <tcp_process+0x2b4>)
 802405e:	f007 fe5f 	bl	802bd20 <iprintf>
        --pcb->snd_queuelen;
 8024062:	687b      	ldr	r3, [r7, #4]
 8024064:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8024068:	3b01      	subs	r3, #1
 802406a:	b29a      	uxth	r2, r3
 802406c:	687b      	ldr	r3, [r7, #4]
 802406e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8024072:	687b      	ldr	r3, [r7, #4]
 8024074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8024076:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8024078:	69fb      	ldr	r3, [r7, #28]
 802407a:	2b00      	cmp	r3, #0
 802407c:	d111      	bne.n	80240a2 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 802407e:	687b      	ldr	r3, [r7, #4]
 8024080:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8024082:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8024084:	69fb      	ldr	r3, [r7, #28]
 8024086:	2b00      	cmp	r3, #0
 8024088:	d106      	bne.n	8024098 <tcp_process+0x280>
 802408a:	4b0e      	ldr	r3, [pc, #56]	; (80240c4 <tcp_process+0x2ac>)
 802408c:	f44f 725d 	mov.w	r2, #884	; 0x374
 8024090:	4917      	ldr	r1, [pc, #92]	; (80240f0 <tcp_process+0x2d8>)
 8024092:	480e      	ldr	r0, [pc, #56]	; (80240cc <tcp_process+0x2b4>)
 8024094:	f007 fe44 	bl	802bd20 <iprintf>
          pcb->unsent = rseg->next;
 8024098:	69fb      	ldr	r3, [r7, #28]
 802409a:	681a      	ldr	r2, [r3, #0]
 802409c:	687b      	ldr	r3, [r7, #4]
 802409e:	66da      	str	r2, [r3, #108]	; 0x6c
 80240a0:	e003      	b.n	80240aa <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 80240a2:	69fb      	ldr	r3, [r7, #28]
 80240a4:	681a      	ldr	r2, [r3, #0]
 80240a6:	687b      	ldr	r3, [r7, #4]
 80240a8:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80240aa:	69f8      	ldr	r0, [r7, #28]
 80240ac:	f7fe fc7e 	bl	80229ac <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80240b0:	687b      	ldr	r3, [r7, #4]
 80240b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80240b4:	2b00      	cmp	r3, #0
 80240b6:	d11d      	bne.n	80240f4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 80240b8:	687b      	ldr	r3, [r7, #4]
 80240ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80240be:	861a      	strh	r2, [r3, #48]	; 0x30
 80240c0:	e01f      	b.n	8024102 <tcp_process+0x2ea>
 80240c2:	bf00      	nop
 80240c4:	08030430 	.word	0x08030430
 80240c8:	08030668 	.word	0x08030668
 80240cc:	0803047c 	.word	0x0803047c
 80240d0:	200171c8 	.word	0x200171c8
 80240d4:	200171c0 	.word	0x200171c0
 80240d8:	200171bc 	.word	0x200171bc
 80240dc:	08030684 	.word	0x08030684
 80240e0:	200171c9 	.word	0x200171c9
 80240e4:	2001d560 	.word	0x2001d560
 80240e8:	200171ac 	.word	0x200171ac
 80240ec:	080306a4 	.word	0x080306a4
 80240f0:	080306bc 	.word	0x080306bc
        } else {
          pcb->rtime = 0;
 80240f4:	687b      	ldr	r3, [r7, #4]
 80240f6:	2200      	movs	r2, #0
 80240f8:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 80240fa:	687b      	ldr	r3, [r7, #4]
 80240fc:	2200      	movs	r2, #0
 80240fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8024102:	687b      	ldr	r3, [r7, #4]
 8024104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8024108:	2b00      	cmp	r3, #0
 802410a:	d00a      	beq.n	8024122 <tcp_process+0x30a>
 802410c:	687b      	ldr	r3, [r7, #4]
 802410e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8024112:	687a      	ldr	r2, [r7, #4]
 8024114:	6910      	ldr	r0, [r2, #16]
 8024116:	2200      	movs	r2, #0
 8024118:	6879      	ldr	r1, [r7, #4]
 802411a:	4798      	blx	r3
 802411c:	4603      	mov	r3, r0
 802411e:	76bb      	strb	r3, [r7, #26]
 8024120:	e001      	b.n	8024126 <tcp_process+0x30e>
 8024122:	2300      	movs	r3, #0
 8024124:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8024126:	f997 301a 	ldrsb.w	r3, [r7, #26]
 802412a:	f113 0f0d 	cmn.w	r3, #13
 802412e:	d102      	bne.n	8024136 <tcp_process+0x31e>
          return ERR_ABRT;
 8024130:	f06f 030c 	mvn.w	r3, #12
 8024134:	e250      	b.n	80245d8 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8024136:	687b      	ldr	r3, [r7, #4]
 8024138:	8b5b      	ldrh	r3, [r3, #26]
 802413a:	f043 0302 	orr.w	r3, r3, #2
 802413e:	b29a      	uxth	r2, r3
 8024140:	687b      	ldr	r3, [r7, #4]
 8024142:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8024144:	e23a      	b.n	80245bc <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8024146:	4b9d      	ldr	r3, [pc, #628]	; (80243bc <tcp_process+0x5a4>)
 8024148:	781b      	ldrb	r3, [r3, #0]
 802414a:	f003 0310 	and.w	r3, r3, #16
 802414e:	2b00      	cmp	r3, #0
 8024150:	f000 8234 	beq.w	80245bc <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8024154:	4b9a      	ldr	r3, [pc, #616]	; (80243c0 <tcp_process+0x5a8>)
 8024156:	6819      	ldr	r1, [r3, #0]
 8024158:	4b9a      	ldr	r3, [pc, #616]	; (80243c4 <tcp_process+0x5ac>)
 802415a:	881b      	ldrh	r3, [r3, #0]
 802415c:	461a      	mov	r2, r3
 802415e:	4b9a      	ldr	r3, [pc, #616]	; (80243c8 <tcp_process+0x5b0>)
 8024160:	681b      	ldr	r3, [r3, #0]
 8024162:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8024164:	4b99      	ldr	r3, [pc, #612]	; (80243cc <tcp_process+0x5b4>)
 8024166:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8024168:	885b      	ldrh	r3, [r3, #2]
 802416a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 802416c:	4a97      	ldr	r2, [pc, #604]	; (80243cc <tcp_process+0x5b4>)
 802416e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8024170:	8812      	ldrh	r2, [r2, #0]
 8024172:	b292      	uxth	r2, r2
 8024174:	9202      	str	r2, [sp, #8]
 8024176:	9301      	str	r3, [sp, #4]
 8024178:	4b95      	ldr	r3, [pc, #596]	; (80243d0 <tcp_process+0x5b8>)
 802417a:	9300      	str	r3, [sp, #0]
 802417c:	4b95      	ldr	r3, [pc, #596]	; (80243d4 <tcp_process+0x5bc>)
 802417e:	4602      	mov	r2, r0
 8024180:	6878      	ldr	r0, [r7, #4]
 8024182:	f003 f8fd 	bl	8027380 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8024186:	687b      	ldr	r3, [r7, #4]
 8024188:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 802418c:	2b05      	cmp	r3, #5
 802418e:	f200 8215 	bhi.w	80245bc <tcp_process+0x7a4>
          pcb->rtime = 0;
 8024192:	687b      	ldr	r3, [r7, #4]
 8024194:	2200      	movs	r2, #0
 8024196:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8024198:	6878      	ldr	r0, [r7, #4]
 802419a:	f002 feb7 	bl	8026f0c <tcp_rexmit_rto>
      break;
 802419e:	e20d      	b.n	80245bc <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80241a0:	4b86      	ldr	r3, [pc, #536]	; (80243bc <tcp_process+0x5a4>)
 80241a2:	781b      	ldrb	r3, [r3, #0]
 80241a4:	f003 0310 	and.w	r3, r3, #16
 80241a8:	2b00      	cmp	r3, #0
 80241aa:	f000 80a1 	beq.w	80242f0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80241ae:	4b84      	ldr	r3, [pc, #528]	; (80243c0 <tcp_process+0x5a8>)
 80241b0:	681a      	ldr	r2, [r3, #0]
 80241b2:	687b      	ldr	r3, [r7, #4]
 80241b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80241b6:	1ad3      	subs	r3, r2, r3
 80241b8:	3b01      	subs	r3, #1
 80241ba:	2b00      	cmp	r3, #0
 80241bc:	db7e      	blt.n	80242bc <tcp_process+0x4a4>
 80241be:	4b80      	ldr	r3, [pc, #512]	; (80243c0 <tcp_process+0x5a8>)
 80241c0:	681a      	ldr	r2, [r3, #0]
 80241c2:	687b      	ldr	r3, [r7, #4]
 80241c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80241c6:	1ad3      	subs	r3, r2, r3
 80241c8:	2b00      	cmp	r3, #0
 80241ca:	dc77      	bgt.n	80242bc <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80241cc:	687b      	ldr	r3, [r7, #4]
 80241ce:	2204      	movs	r2, #4
 80241d0:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80241d2:	687b      	ldr	r3, [r7, #4]
 80241d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80241d6:	2b00      	cmp	r3, #0
 80241d8:	d102      	bne.n	80241e0 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80241da:	23fa      	movs	r3, #250	; 0xfa
 80241dc:	76bb      	strb	r3, [r7, #26]
 80241de:	e01d      	b.n	802421c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 80241e0:	687b      	ldr	r3, [r7, #4]
 80241e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80241e4:	699b      	ldr	r3, [r3, #24]
 80241e6:	2b00      	cmp	r3, #0
 80241e8:	d106      	bne.n	80241f8 <tcp_process+0x3e0>
 80241ea:	4b7b      	ldr	r3, [pc, #492]	; (80243d8 <tcp_process+0x5c0>)
 80241ec:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 80241f0:	497a      	ldr	r1, [pc, #488]	; (80243dc <tcp_process+0x5c4>)
 80241f2:	487b      	ldr	r0, [pc, #492]	; (80243e0 <tcp_process+0x5c8>)
 80241f4:	f007 fd94 	bl	802bd20 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80241f8:	687b      	ldr	r3, [r7, #4]
 80241fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80241fc:	699b      	ldr	r3, [r3, #24]
 80241fe:	2b00      	cmp	r3, #0
 8024200:	d00a      	beq.n	8024218 <tcp_process+0x400>
 8024202:	687b      	ldr	r3, [r7, #4]
 8024204:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8024206:	699b      	ldr	r3, [r3, #24]
 8024208:	687a      	ldr	r2, [r7, #4]
 802420a:	6910      	ldr	r0, [r2, #16]
 802420c:	2200      	movs	r2, #0
 802420e:	6879      	ldr	r1, [r7, #4]
 8024210:	4798      	blx	r3
 8024212:	4603      	mov	r3, r0
 8024214:	76bb      	strb	r3, [r7, #26]
 8024216:	e001      	b.n	802421c <tcp_process+0x404>
 8024218:	23f0      	movs	r3, #240	; 0xf0
 802421a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 802421c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8024220:	2b00      	cmp	r3, #0
 8024222:	d00a      	beq.n	802423a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8024224:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8024228:	f113 0f0d 	cmn.w	r3, #13
 802422c:	d002      	beq.n	8024234 <tcp_process+0x41c>
              tcp_abort(pcb);
 802422e:	6878      	ldr	r0, [r7, #4]
 8024230:	f7fd fcdc 	bl	8021bec <tcp_abort>
            }
            return ERR_ABRT;
 8024234:	f06f 030c 	mvn.w	r3, #12
 8024238:	e1ce      	b.n	80245d8 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 802423a:	6878      	ldr	r0, [r7, #4]
 802423c:	f000 fae0 	bl	8024800 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8024240:	4b68      	ldr	r3, [pc, #416]	; (80243e4 <tcp_process+0x5cc>)
 8024242:	881b      	ldrh	r3, [r3, #0]
 8024244:	2b00      	cmp	r3, #0
 8024246:	d005      	beq.n	8024254 <tcp_process+0x43c>
            recv_acked--;
 8024248:	4b66      	ldr	r3, [pc, #408]	; (80243e4 <tcp_process+0x5cc>)
 802424a:	881b      	ldrh	r3, [r3, #0]
 802424c:	3b01      	subs	r3, #1
 802424e:	b29a      	uxth	r2, r3
 8024250:	4b64      	ldr	r3, [pc, #400]	; (80243e4 <tcp_process+0x5cc>)
 8024252:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8024254:	687b      	ldr	r3, [r7, #4]
 8024256:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8024258:	009a      	lsls	r2, r3, #2
 802425a:	687b      	ldr	r3, [r7, #4]
 802425c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802425e:	005b      	lsls	r3, r3, #1
 8024260:	f241 111c 	movw	r1, #4380	; 0x111c
 8024264:	428b      	cmp	r3, r1
 8024266:	bf38      	it	cc
 8024268:	460b      	movcc	r3, r1
 802426a:	429a      	cmp	r2, r3
 802426c:	d204      	bcs.n	8024278 <tcp_process+0x460>
 802426e:	687b      	ldr	r3, [r7, #4]
 8024270:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8024272:	009b      	lsls	r3, r3, #2
 8024274:	b29b      	uxth	r3, r3
 8024276:	e00d      	b.n	8024294 <tcp_process+0x47c>
 8024278:	687b      	ldr	r3, [r7, #4]
 802427a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802427c:	005b      	lsls	r3, r3, #1
 802427e:	f241 121c 	movw	r2, #4380	; 0x111c
 8024282:	4293      	cmp	r3, r2
 8024284:	d904      	bls.n	8024290 <tcp_process+0x478>
 8024286:	687b      	ldr	r3, [r7, #4]
 8024288:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802428a:	005b      	lsls	r3, r3, #1
 802428c:	b29b      	uxth	r3, r3
 802428e:	e001      	b.n	8024294 <tcp_process+0x47c>
 8024290:	f241 131c 	movw	r3, #4380	; 0x111c
 8024294:	687a      	ldr	r2, [r7, #4]
 8024296:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 802429a:	4b53      	ldr	r3, [pc, #332]	; (80243e8 <tcp_process+0x5d0>)
 802429c:	781b      	ldrb	r3, [r3, #0]
 802429e:	f003 0320 	and.w	r3, r3, #32
 80242a2:	2b00      	cmp	r3, #0
 80242a4:	d037      	beq.n	8024316 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80242a6:	687b      	ldr	r3, [r7, #4]
 80242a8:	8b5b      	ldrh	r3, [r3, #26]
 80242aa:	f043 0302 	orr.w	r3, r3, #2
 80242ae:	b29a      	uxth	r2, r3
 80242b0:	687b      	ldr	r3, [r7, #4]
 80242b2:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80242b4:	687b      	ldr	r3, [r7, #4]
 80242b6:	2207      	movs	r2, #7
 80242b8:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80242ba:	e02c      	b.n	8024316 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80242bc:	4b40      	ldr	r3, [pc, #256]	; (80243c0 <tcp_process+0x5a8>)
 80242be:	6819      	ldr	r1, [r3, #0]
 80242c0:	4b40      	ldr	r3, [pc, #256]	; (80243c4 <tcp_process+0x5ac>)
 80242c2:	881b      	ldrh	r3, [r3, #0]
 80242c4:	461a      	mov	r2, r3
 80242c6:	4b40      	ldr	r3, [pc, #256]	; (80243c8 <tcp_process+0x5b0>)
 80242c8:	681b      	ldr	r3, [r3, #0]
 80242ca:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80242cc:	4b3f      	ldr	r3, [pc, #252]	; (80243cc <tcp_process+0x5b4>)
 80242ce:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80242d0:	885b      	ldrh	r3, [r3, #2]
 80242d2:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80242d4:	4a3d      	ldr	r2, [pc, #244]	; (80243cc <tcp_process+0x5b4>)
 80242d6:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80242d8:	8812      	ldrh	r2, [r2, #0]
 80242da:	b292      	uxth	r2, r2
 80242dc:	9202      	str	r2, [sp, #8]
 80242de:	9301      	str	r3, [sp, #4]
 80242e0:	4b3b      	ldr	r3, [pc, #236]	; (80243d0 <tcp_process+0x5b8>)
 80242e2:	9300      	str	r3, [sp, #0]
 80242e4:	4b3b      	ldr	r3, [pc, #236]	; (80243d4 <tcp_process+0x5bc>)
 80242e6:	4602      	mov	r2, r0
 80242e8:	6878      	ldr	r0, [r7, #4]
 80242ea:	f003 f849 	bl	8027380 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 80242ee:	e167      	b.n	80245c0 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 80242f0:	4b32      	ldr	r3, [pc, #200]	; (80243bc <tcp_process+0x5a4>)
 80242f2:	781b      	ldrb	r3, [r3, #0]
 80242f4:	f003 0302 	and.w	r3, r3, #2
 80242f8:	2b00      	cmp	r3, #0
 80242fa:	f000 8161 	beq.w	80245c0 <tcp_process+0x7a8>
 80242fe:	687b      	ldr	r3, [r7, #4]
 8024300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024302:	1e5a      	subs	r2, r3, #1
 8024304:	4b30      	ldr	r3, [pc, #192]	; (80243c8 <tcp_process+0x5b0>)
 8024306:	681b      	ldr	r3, [r3, #0]
 8024308:	429a      	cmp	r2, r3
 802430a:	f040 8159 	bne.w	80245c0 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 802430e:	6878      	ldr	r0, [r7, #4]
 8024310:	f002 fe1e 	bl	8026f50 <tcp_rexmit>
      break;
 8024314:	e154      	b.n	80245c0 <tcp_process+0x7a8>
 8024316:	e153      	b.n	80245c0 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8024318:	6878      	ldr	r0, [r7, #4]
 802431a:	f000 fa71 	bl	8024800 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 802431e:	4b32      	ldr	r3, [pc, #200]	; (80243e8 <tcp_process+0x5d0>)
 8024320:	781b      	ldrb	r3, [r3, #0]
 8024322:	f003 0320 	and.w	r3, r3, #32
 8024326:	2b00      	cmp	r3, #0
 8024328:	f000 814c 	beq.w	80245c4 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 802432c:	687b      	ldr	r3, [r7, #4]
 802432e:	8b5b      	ldrh	r3, [r3, #26]
 8024330:	f043 0302 	orr.w	r3, r3, #2
 8024334:	b29a      	uxth	r2, r3
 8024336:	687b      	ldr	r3, [r7, #4]
 8024338:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 802433a:	687b      	ldr	r3, [r7, #4]
 802433c:	2207      	movs	r2, #7
 802433e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8024340:	e140      	b.n	80245c4 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8024342:	6878      	ldr	r0, [r7, #4]
 8024344:	f000 fa5c 	bl	8024800 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8024348:	4b27      	ldr	r3, [pc, #156]	; (80243e8 <tcp_process+0x5d0>)
 802434a:	781b      	ldrb	r3, [r3, #0]
 802434c:	f003 0320 	and.w	r3, r3, #32
 8024350:	2b00      	cmp	r3, #0
 8024352:	d071      	beq.n	8024438 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8024354:	4b19      	ldr	r3, [pc, #100]	; (80243bc <tcp_process+0x5a4>)
 8024356:	781b      	ldrb	r3, [r3, #0]
 8024358:	f003 0310 	and.w	r3, r3, #16
 802435c:	2b00      	cmp	r3, #0
 802435e:	d060      	beq.n	8024422 <tcp_process+0x60a>
 8024360:	687b      	ldr	r3, [r7, #4]
 8024362:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8024364:	4b16      	ldr	r3, [pc, #88]	; (80243c0 <tcp_process+0x5a8>)
 8024366:	681b      	ldr	r3, [r3, #0]
 8024368:	429a      	cmp	r2, r3
 802436a:	d15a      	bne.n	8024422 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 802436c:	687b      	ldr	r3, [r7, #4]
 802436e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8024370:	2b00      	cmp	r3, #0
 8024372:	d156      	bne.n	8024422 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8024374:	687b      	ldr	r3, [r7, #4]
 8024376:	8b5b      	ldrh	r3, [r3, #26]
 8024378:	f043 0302 	orr.w	r3, r3, #2
 802437c:	b29a      	uxth	r2, r3
 802437e:	687b      	ldr	r3, [r7, #4]
 8024380:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8024382:	6878      	ldr	r0, [r7, #4]
 8024384:	f7fe fdbc 	bl	8022f00 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8024388:	4b18      	ldr	r3, [pc, #96]	; (80243ec <tcp_process+0x5d4>)
 802438a:	681a      	ldr	r2, [r3, #0]
 802438c:	687b      	ldr	r3, [r7, #4]
 802438e:	429a      	cmp	r2, r3
 8024390:	d105      	bne.n	802439e <tcp_process+0x586>
 8024392:	4b16      	ldr	r3, [pc, #88]	; (80243ec <tcp_process+0x5d4>)
 8024394:	681b      	ldr	r3, [r3, #0]
 8024396:	68db      	ldr	r3, [r3, #12]
 8024398:	4a14      	ldr	r2, [pc, #80]	; (80243ec <tcp_process+0x5d4>)
 802439a:	6013      	str	r3, [r2, #0]
 802439c:	e02e      	b.n	80243fc <tcp_process+0x5e4>
 802439e:	4b13      	ldr	r3, [pc, #76]	; (80243ec <tcp_process+0x5d4>)
 80243a0:	681b      	ldr	r3, [r3, #0]
 80243a2:	617b      	str	r3, [r7, #20]
 80243a4:	e027      	b.n	80243f6 <tcp_process+0x5de>
 80243a6:	697b      	ldr	r3, [r7, #20]
 80243a8:	68da      	ldr	r2, [r3, #12]
 80243aa:	687b      	ldr	r3, [r7, #4]
 80243ac:	429a      	cmp	r2, r3
 80243ae:	d11f      	bne.n	80243f0 <tcp_process+0x5d8>
 80243b0:	687b      	ldr	r3, [r7, #4]
 80243b2:	68da      	ldr	r2, [r3, #12]
 80243b4:	697b      	ldr	r3, [r7, #20]
 80243b6:	60da      	str	r2, [r3, #12]
 80243b8:	e020      	b.n	80243fc <tcp_process+0x5e4>
 80243ba:	bf00      	nop
 80243bc:	200171c8 	.word	0x200171c8
 80243c0:	200171c0 	.word	0x200171c0
 80243c4:	200171c6 	.word	0x200171c6
 80243c8:	200171bc 	.word	0x200171bc
 80243cc:	200171ac 	.word	0x200171ac
 80243d0:	200174a8 	.word	0x200174a8
 80243d4:	200174ac 	.word	0x200174ac
 80243d8:	08030430 	.word	0x08030430
 80243dc:	080306d0 	.word	0x080306d0
 80243e0:	0803047c 	.word	0x0803047c
 80243e4:	200171c4 	.word	0x200171c4
 80243e8:	200171c9 	.word	0x200171c9
 80243ec:	2001d55c 	.word	0x2001d55c
 80243f0:	697b      	ldr	r3, [r7, #20]
 80243f2:	68db      	ldr	r3, [r3, #12]
 80243f4:	617b      	str	r3, [r7, #20]
 80243f6:	697b      	ldr	r3, [r7, #20]
 80243f8:	2b00      	cmp	r3, #0
 80243fa:	d1d4      	bne.n	80243a6 <tcp_process+0x58e>
 80243fc:	687b      	ldr	r3, [r7, #4]
 80243fe:	2200      	movs	r2, #0
 8024400:	60da      	str	r2, [r3, #12]
 8024402:	4b77      	ldr	r3, [pc, #476]	; (80245e0 <tcp_process+0x7c8>)
 8024404:	2201      	movs	r2, #1
 8024406:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8024408:	687b      	ldr	r3, [r7, #4]
 802440a:	220a      	movs	r2, #10
 802440c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 802440e:	4b75      	ldr	r3, [pc, #468]	; (80245e4 <tcp_process+0x7cc>)
 8024410:	681a      	ldr	r2, [r3, #0]
 8024412:	687b      	ldr	r3, [r7, #4]
 8024414:	60da      	str	r2, [r3, #12]
 8024416:	4a73      	ldr	r2, [pc, #460]	; (80245e4 <tcp_process+0x7cc>)
 8024418:	687b      	ldr	r3, [r7, #4]
 802441a:	6013      	str	r3, [r2, #0]
 802441c:	f003 f974 	bl	8027708 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8024420:	e0d2      	b.n	80245c8 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8024422:	687b      	ldr	r3, [r7, #4]
 8024424:	8b5b      	ldrh	r3, [r3, #26]
 8024426:	f043 0302 	orr.w	r3, r3, #2
 802442a:	b29a      	uxth	r2, r3
 802442c:	687b      	ldr	r3, [r7, #4]
 802442e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8024430:	687b      	ldr	r3, [r7, #4]
 8024432:	2208      	movs	r2, #8
 8024434:	751a      	strb	r2, [r3, #20]
      break;
 8024436:	e0c7      	b.n	80245c8 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8024438:	4b6b      	ldr	r3, [pc, #428]	; (80245e8 <tcp_process+0x7d0>)
 802443a:	781b      	ldrb	r3, [r3, #0]
 802443c:	f003 0310 	and.w	r3, r3, #16
 8024440:	2b00      	cmp	r3, #0
 8024442:	f000 80c1 	beq.w	80245c8 <tcp_process+0x7b0>
 8024446:	687b      	ldr	r3, [r7, #4]
 8024448:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 802444a:	4b68      	ldr	r3, [pc, #416]	; (80245ec <tcp_process+0x7d4>)
 802444c:	681b      	ldr	r3, [r3, #0]
 802444e:	429a      	cmp	r2, r3
 8024450:	f040 80ba 	bne.w	80245c8 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8024454:	687b      	ldr	r3, [r7, #4]
 8024456:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8024458:	2b00      	cmp	r3, #0
 802445a:	f040 80b5 	bne.w	80245c8 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 802445e:	687b      	ldr	r3, [r7, #4]
 8024460:	2206      	movs	r2, #6
 8024462:	751a      	strb	r2, [r3, #20]
      break;
 8024464:	e0b0      	b.n	80245c8 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8024466:	6878      	ldr	r0, [r7, #4]
 8024468:	f000 f9ca 	bl	8024800 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 802446c:	4b60      	ldr	r3, [pc, #384]	; (80245f0 <tcp_process+0x7d8>)
 802446e:	781b      	ldrb	r3, [r3, #0]
 8024470:	f003 0320 	and.w	r3, r3, #32
 8024474:	2b00      	cmp	r3, #0
 8024476:	f000 80a9 	beq.w	80245cc <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 802447a:	687b      	ldr	r3, [r7, #4]
 802447c:	8b5b      	ldrh	r3, [r3, #26]
 802447e:	f043 0302 	orr.w	r3, r3, #2
 8024482:	b29a      	uxth	r2, r3
 8024484:	687b      	ldr	r3, [r7, #4]
 8024486:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8024488:	6878      	ldr	r0, [r7, #4]
 802448a:	f7fe fd39 	bl	8022f00 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 802448e:	4b59      	ldr	r3, [pc, #356]	; (80245f4 <tcp_process+0x7dc>)
 8024490:	681a      	ldr	r2, [r3, #0]
 8024492:	687b      	ldr	r3, [r7, #4]
 8024494:	429a      	cmp	r2, r3
 8024496:	d105      	bne.n	80244a4 <tcp_process+0x68c>
 8024498:	4b56      	ldr	r3, [pc, #344]	; (80245f4 <tcp_process+0x7dc>)
 802449a:	681b      	ldr	r3, [r3, #0]
 802449c:	68db      	ldr	r3, [r3, #12]
 802449e:	4a55      	ldr	r2, [pc, #340]	; (80245f4 <tcp_process+0x7dc>)
 80244a0:	6013      	str	r3, [r2, #0]
 80244a2:	e013      	b.n	80244cc <tcp_process+0x6b4>
 80244a4:	4b53      	ldr	r3, [pc, #332]	; (80245f4 <tcp_process+0x7dc>)
 80244a6:	681b      	ldr	r3, [r3, #0]
 80244a8:	613b      	str	r3, [r7, #16]
 80244aa:	e00c      	b.n	80244c6 <tcp_process+0x6ae>
 80244ac:	693b      	ldr	r3, [r7, #16]
 80244ae:	68da      	ldr	r2, [r3, #12]
 80244b0:	687b      	ldr	r3, [r7, #4]
 80244b2:	429a      	cmp	r2, r3
 80244b4:	d104      	bne.n	80244c0 <tcp_process+0x6a8>
 80244b6:	687b      	ldr	r3, [r7, #4]
 80244b8:	68da      	ldr	r2, [r3, #12]
 80244ba:	693b      	ldr	r3, [r7, #16]
 80244bc:	60da      	str	r2, [r3, #12]
 80244be:	e005      	b.n	80244cc <tcp_process+0x6b4>
 80244c0:	693b      	ldr	r3, [r7, #16]
 80244c2:	68db      	ldr	r3, [r3, #12]
 80244c4:	613b      	str	r3, [r7, #16]
 80244c6:	693b      	ldr	r3, [r7, #16]
 80244c8:	2b00      	cmp	r3, #0
 80244ca:	d1ef      	bne.n	80244ac <tcp_process+0x694>
 80244cc:	687b      	ldr	r3, [r7, #4]
 80244ce:	2200      	movs	r2, #0
 80244d0:	60da      	str	r2, [r3, #12]
 80244d2:	4b43      	ldr	r3, [pc, #268]	; (80245e0 <tcp_process+0x7c8>)
 80244d4:	2201      	movs	r2, #1
 80244d6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80244d8:	687b      	ldr	r3, [r7, #4]
 80244da:	220a      	movs	r2, #10
 80244dc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80244de:	4b41      	ldr	r3, [pc, #260]	; (80245e4 <tcp_process+0x7cc>)
 80244e0:	681a      	ldr	r2, [r3, #0]
 80244e2:	687b      	ldr	r3, [r7, #4]
 80244e4:	60da      	str	r2, [r3, #12]
 80244e6:	4a3f      	ldr	r2, [pc, #252]	; (80245e4 <tcp_process+0x7cc>)
 80244e8:	687b      	ldr	r3, [r7, #4]
 80244ea:	6013      	str	r3, [r2, #0]
 80244ec:	f003 f90c 	bl	8027708 <tcp_timer_needed>
      }
      break;
 80244f0:	e06c      	b.n	80245cc <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 80244f2:	6878      	ldr	r0, [r7, #4]
 80244f4:	f000 f984 	bl	8024800 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80244f8:	4b3b      	ldr	r3, [pc, #236]	; (80245e8 <tcp_process+0x7d0>)
 80244fa:	781b      	ldrb	r3, [r3, #0]
 80244fc:	f003 0310 	and.w	r3, r3, #16
 8024500:	2b00      	cmp	r3, #0
 8024502:	d065      	beq.n	80245d0 <tcp_process+0x7b8>
 8024504:	687b      	ldr	r3, [r7, #4]
 8024506:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8024508:	4b38      	ldr	r3, [pc, #224]	; (80245ec <tcp_process+0x7d4>)
 802450a:	681b      	ldr	r3, [r3, #0]
 802450c:	429a      	cmp	r2, r3
 802450e:	d15f      	bne.n	80245d0 <tcp_process+0x7b8>
 8024510:	687b      	ldr	r3, [r7, #4]
 8024512:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8024514:	2b00      	cmp	r3, #0
 8024516:	d15b      	bne.n	80245d0 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8024518:	6878      	ldr	r0, [r7, #4]
 802451a:	f7fe fcf1 	bl	8022f00 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 802451e:	4b35      	ldr	r3, [pc, #212]	; (80245f4 <tcp_process+0x7dc>)
 8024520:	681a      	ldr	r2, [r3, #0]
 8024522:	687b      	ldr	r3, [r7, #4]
 8024524:	429a      	cmp	r2, r3
 8024526:	d105      	bne.n	8024534 <tcp_process+0x71c>
 8024528:	4b32      	ldr	r3, [pc, #200]	; (80245f4 <tcp_process+0x7dc>)
 802452a:	681b      	ldr	r3, [r3, #0]
 802452c:	68db      	ldr	r3, [r3, #12]
 802452e:	4a31      	ldr	r2, [pc, #196]	; (80245f4 <tcp_process+0x7dc>)
 8024530:	6013      	str	r3, [r2, #0]
 8024532:	e013      	b.n	802455c <tcp_process+0x744>
 8024534:	4b2f      	ldr	r3, [pc, #188]	; (80245f4 <tcp_process+0x7dc>)
 8024536:	681b      	ldr	r3, [r3, #0]
 8024538:	60fb      	str	r3, [r7, #12]
 802453a:	e00c      	b.n	8024556 <tcp_process+0x73e>
 802453c:	68fb      	ldr	r3, [r7, #12]
 802453e:	68da      	ldr	r2, [r3, #12]
 8024540:	687b      	ldr	r3, [r7, #4]
 8024542:	429a      	cmp	r2, r3
 8024544:	d104      	bne.n	8024550 <tcp_process+0x738>
 8024546:	687b      	ldr	r3, [r7, #4]
 8024548:	68da      	ldr	r2, [r3, #12]
 802454a:	68fb      	ldr	r3, [r7, #12]
 802454c:	60da      	str	r2, [r3, #12]
 802454e:	e005      	b.n	802455c <tcp_process+0x744>
 8024550:	68fb      	ldr	r3, [r7, #12]
 8024552:	68db      	ldr	r3, [r3, #12]
 8024554:	60fb      	str	r3, [r7, #12]
 8024556:	68fb      	ldr	r3, [r7, #12]
 8024558:	2b00      	cmp	r3, #0
 802455a:	d1ef      	bne.n	802453c <tcp_process+0x724>
 802455c:	687b      	ldr	r3, [r7, #4]
 802455e:	2200      	movs	r2, #0
 8024560:	60da      	str	r2, [r3, #12]
 8024562:	4b1f      	ldr	r3, [pc, #124]	; (80245e0 <tcp_process+0x7c8>)
 8024564:	2201      	movs	r2, #1
 8024566:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8024568:	687b      	ldr	r3, [r7, #4]
 802456a:	220a      	movs	r2, #10
 802456c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 802456e:	4b1d      	ldr	r3, [pc, #116]	; (80245e4 <tcp_process+0x7cc>)
 8024570:	681a      	ldr	r2, [r3, #0]
 8024572:	687b      	ldr	r3, [r7, #4]
 8024574:	60da      	str	r2, [r3, #12]
 8024576:	4a1b      	ldr	r2, [pc, #108]	; (80245e4 <tcp_process+0x7cc>)
 8024578:	687b      	ldr	r3, [r7, #4]
 802457a:	6013      	str	r3, [r2, #0]
 802457c:	f003 f8c4 	bl	8027708 <tcp_timer_needed>
      }
      break;
 8024580:	e026      	b.n	80245d0 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8024582:	6878      	ldr	r0, [r7, #4]
 8024584:	f000 f93c 	bl	8024800 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8024588:	4b17      	ldr	r3, [pc, #92]	; (80245e8 <tcp_process+0x7d0>)
 802458a:	781b      	ldrb	r3, [r3, #0]
 802458c:	f003 0310 	and.w	r3, r3, #16
 8024590:	2b00      	cmp	r3, #0
 8024592:	d01f      	beq.n	80245d4 <tcp_process+0x7bc>
 8024594:	687b      	ldr	r3, [r7, #4]
 8024596:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8024598:	4b14      	ldr	r3, [pc, #80]	; (80245ec <tcp_process+0x7d4>)
 802459a:	681b      	ldr	r3, [r3, #0]
 802459c:	429a      	cmp	r2, r3
 802459e:	d119      	bne.n	80245d4 <tcp_process+0x7bc>
 80245a0:	687b      	ldr	r3, [r7, #4]
 80245a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80245a4:	2b00      	cmp	r3, #0
 80245a6:	d115      	bne.n	80245d4 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80245a8:	4b11      	ldr	r3, [pc, #68]	; (80245f0 <tcp_process+0x7d8>)
 80245aa:	781b      	ldrb	r3, [r3, #0]
 80245ac:	f043 0310 	orr.w	r3, r3, #16
 80245b0:	b2da      	uxtb	r2, r3
 80245b2:	4b0f      	ldr	r3, [pc, #60]	; (80245f0 <tcp_process+0x7d8>)
 80245b4:	701a      	strb	r2, [r3, #0]
      }
      break;
 80245b6:	e00d      	b.n	80245d4 <tcp_process+0x7bc>
    default:
      break;
 80245b8:	bf00      	nop
 80245ba:	e00c      	b.n	80245d6 <tcp_process+0x7be>
      break;
 80245bc:	bf00      	nop
 80245be:	e00a      	b.n	80245d6 <tcp_process+0x7be>
      break;
 80245c0:	bf00      	nop
 80245c2:	e008      	b.n	80245d6 <tcp_process+0x7be>
      break;
 80245c4:	bf00      	nop
 80245c6:	e006      	b.n	80245d6 <tcp_process+0x7be>
      break;
 80245c8:	bf00      	nop
 80245ca:	e004      	b.n	80245d6 <tcp_process+0x7be>
      break;
 80245cc:	bf00      	nop
 80245ce:	e002      	b.n	80245d6 <tcp_process+0x7be>
      break;
 80245d0:	bf00      	nop
 80245d2:	e000      	b.n	80245d6 <tcp_process+0x7be>
      break;
 80245d4:	bf00      	nop
  }
  return ERR_OK;
 80245d6:	2300      	movs	r3, #0
}
 80245d8:	4618      	mov	r0, r3
 80245da:	3724      	adds	r7, #36	; 0x24
 80245dc:	46bd      	mov	sp, r7
 80245de:	bd90      	pop	{r4, r7, pc}
 80245e0:	2001d558 	.word	0x2001d558
 80245e4:	2001d56c 	.word	0x2001d56c
 80245e8:	200171c8 	.word	0x200171c8
 80245ec:	200171c0 	.word	0x200171c0
 80245f0:	200171c9 	.word	0x200171c9
 80245f4:	2001d55c 	.word	0x2001d55c

080245f8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80245f8:	b5b0      	push	{r4, r5, r7, lr}
 80245fa:	b084      	sub	sp, #16
 80245fc:	af00      	add	r7, sp, #0
 80245fe:	6078      	str	r0, [r7, #4]
 8024600:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8024602:	687b      	ldr	r3, [r7, #4]
 8024604:	2b00      	cmp	r3, #0
 8024606:	d106      	bne.n	8024616 <tcp_oos_insert_segment+0x1e>
 8024608:	4b3b      	ldr	r3, [pc, #236]	; (80246f8 <tcp_oos_insert_segment+0x100>)
 802460a:	f240 421f 	movw	r2, #1055	; 0x41f
 802460e:	493b      	ldr	r1, [pc, #236]	; (80246fc <tcp_oos_insert_segment+0x104>)
 8024610:	483b      	ldr	r0, [pc, #236]	; (8024700 <tcp_oos_insert_segment+0x108>)
 8024612:	f007 fb85 	bl	802bd20 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8024616:	687b      	ldr	r3, [r7, #4]
 8024618:	68db      	ldr	r3, [r3, #12]
 802461a:	899b      	ldrh	r3, [r3, #12]
 802461c:	b29b      	uxth	r3, r3
 802461e:	4618      	mov	r0, r3
 8024620:	f7f7 f8d2 	bl	801b7c8 <lwip_htons>
 8024624:	4603      	mov	r3, r0
 8024626:	b2db      	uxtb	r3, r3
 8024628:	f003 0301 	and.w	r3, r3, #1
 802462c:	2b00      	cmp	r3, #0
 802462e:	d027      	beq.n	8024680 <tcp_oos_insert_segment+0x88>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8024630:	6838      	ldr	r0, [r7, #0]
 8024632:	f7fe f9a7 	bl	8022984 <tcp_segs_free>
    next = NULL;
 8024636:	2300      	movs	r3, #0
 8024638:	603b      	str	r3, [r7, #0]
 802463a:	e055      	b.n	80246e8 <tcp_oos_insert_segment+0xf0>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 802463c:	683b      	ldr	r3, [r7, #0]
 802463e:	68db      	ldr	r3, [r3, #12]
 8024640:	899b      	ldrh	r3, [r3, #12]
 8024642:	b29b      	uxth	r3, r3
 8024644:	4618      	mov	r0, r3
 8024646:	f7f7 f8bf 	bl	801b7c8 <lwip_htons>
 802464a:	4603      	mov	r3, r0
 802464c:	b2db      	uxtb	r3, r3
 802464e:	f003 0301 	and.w	r3, r3, #1
 8024652:	2b00      	cmp	r3, #0
 8024654:	d00c      	beq.n	8024670 <tcp_oos_insert_segment+0x78>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8024656:	687b      	ldr	r3, [r7, #4]
 8024658:	68dc      	ldr	r4, [r3, #12]
 802465a:	687b      	ldr	r3, [r7, #4]
 802465c:	68db      	ldr	r3, [r3, #12]
 802465e:	899b      	ldrh	r3, [r3, #12]
 8024660:	b29d      	uxth	r5, r3
 8024662:	2001      	movs	r0, #1
 8024664:	f7f7 f8b0 	bl	801b7c8 <lwip_htons>
 8024668:	4603      	mov	r3, r0
 802466a:	432b      	orrs	r3, r5
 802466c:	b29b      	uxth	r3, r3
 802466e:	81a3      	strh	r3, [r4, #12]
      }
      old_seg = next;
 8024670:	683b      	ldr	r3, [r7, #0]
 8024672:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8024674:	683b      	ldr	r3, [r7, #0]
 8024676:	681b      	ldr	r3, [r3, #0]
 8024678:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 802467a:	68f8      	ldr	r0, [r7, #12]
 802467c:	f7fe f996 	bl	80229ac <tcp_seg_free>
    while (next &&
 8024680:	683b      	ldr	r3, [r7, #0]
 8024682:	2b00      	cmp	r3, #0
 8024684:	d00e      	beq.n	80246a4 <tcp_oos_insert_segment+0xac>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8024686:	687b      	ldr	r3, [r7, #4]
 8024688:	891b      	ldrh	r3, [r3, #8]
 802468a:	461a      	mov	r2, r3
 802468c:	4b1d      	ldr	r3, [pc, #116]	; (8024704 <tcp_oos_insert_segment+0x10c>)
 802468e:	681b      	ldr	r3, [r3, #0]
 8024690:	441a      	add	r2, r3
 8024692:	683b      	ldr	r3, [r7, #0]
 8024694:	68db      	ldr	r3, [r3, #12]
 8024696:	685b      	ldr	r3, [r3, #4]
 8024698:	6839      	ldr	r1, [r7, #0]
 802469a:	8909      	ldrh	r1, [r1, #8]
 802469c:	440b      	add	r3, r1
 802469e:	1ad3      	subs	r3, r2, r3
    while (next &&
 80246a0:	2b00      	cmp	r3, #0
 80246a2:	dacb      	bge.n	802463c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80246a4:	683b      	ldr	r3, [r7, #0]
 80246a6:	2b00      	cmp	r3, #0
 80246a8:	d01e      	beq.n	80246e8 <tcp_oos_insert_segment+0xf0>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80246aa:	687b      	ldr	r3, [r7, #4]
 80246ac:	891b      	ldrh	r3, [r3, #8]
 80246ae:	461a      	mov	r2, r3
 80246b0:	4b14      	ldr	r3, [pc, #80]	; (8024704 <tcp_oos_insert_segment+0x10c>)
 80246b2:	681b      	ldr	r3, [r3, #0]
 80246b4:	441a      	add	r2, r3
 80246b6:	683b      	ldr	r3, [r7, #0]
 80246b8:	68db      	ldr	r3, [r3, #12]
 80246ba:	685b      	ldr	r3, [r3, #4]
 80246bc:	1ad3      	subs	r3, r2, r3
    if (next &&
 80246be:	2b00      	cmp	r3, #0
 80246c0:	dd12      	ble.n	80246e8 <tcp_oos_insert_segment+0xf0>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 80246c2:	683b      	ldr	r3, [r7, #0]
 80246c4:	68db      	ldr	r3, [r3, #12]
 80246c6:	685b      	ldr	r3, [r3, #4]
 80246c8:	b29a      	uxth	r2, r3
 80246ca:	4b0e      	ldr	r3, [pc, #56]	; (8024704 <tcp_oos_insert_segment+0x10c>)
 80246cc:	681b      	ldr	r3, [r3, #0]
 80246ce:	b29b      	uxth	r3, r3
 80246d0:	1ad3      	subs	r3, r2, r3
 80246d2:	b29a      	uxth	r2, r3
 80246d4:	687b      	ldr	r3, [r7, #4]
 80246d6:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80246d8:	687b      	ldr	r3, [r7, #4]
 80246da:	685a      	ldr	r2, [r3, #4]
 80246dc:	687b      	ldr	r3, [r7, #4]
 80246de:	891b      	ldrh	r3, [r3, #8]
 80246e0:	4619      	mov	r1, r3
 80246e2:	4610      	mov	r0, r2
 80246e4:	f7fc f90c 	bl	8020900 <pbuf_realloc>
    }
  }
  cseg->next = next;
 80246e8:	687b      	ldr	r3, [r7, #4]
 80246ea:	683a      	ldr	r2, [r7, #0]
 80246ec:	601a      	str	r2, [r3, #0]
}
 80246ee:	bf00      	nop
 80246f0:	3710      	adds	r7, #16
 80246f2:	46bd      	mov	sp, r7
 80246f4:	bdb0      	pop	{r4, r5, r7, pc}
 80246f6:	bf00      	nop
 80246f8:	08030430 	.word	0x08030430
 80246fc:	080306f0 	.word	0x080306f0
 8024700:	0803047c 	.word	0x0803047c
 8024704:	200171bc 	.word	0x200171bc

08024708 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8024708:	b5b0      	push	{r4, r5, r7, lr}
 802470a:	b086      	sub	sp, #24
 802470c:	af00      	add	r7, sp, #0
 802470e:	60f8      	str	r0, [r7, #12]
 8024710:	60b9      	str	r1, [r7, #8]
 8024712:	607a      	str	r2, [r7, #4]
 8024714:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8024716:	e03e      	b.n	8024796 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8024718:	68bb      	ldr	r3, [r7, #8]
 802471a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 802471c:	68bb      	ldr	r3, [r7, #8]
 802471e:	681b      	ldr	r3, [r3, #0]
 8024720:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8024722:	697b      	ldr	r3, [r7, #20]
 8024724:	685b      	ldr	r3, [r3, #4]
 8024726:	4618      	mov	r0, r3
 8024728:	f7fc fb32 	bl	8020d90 <pbuf_clen>
 802472c:	4603      	mov	r3, r0
 802472e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8024730:	68fb      	ldr	r3, [r7, #12]
 8024732:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8024736:	8a7a      	ldrh	r2, [r7, #18]
 8024738:	429a      	cmp	r2, r3
 802473a:	d906      	bls.n	802474a <tcp_free_acked_segments+0x42>
 802473c:	4b2a      	ldr	r3, [pc, #168]	; (80247e8 <tcp_free_acked_segments+0xe0>)
 802473e:	f240 4257 	movw	r2, #1111	; 0x457
 8024742:	492a      	ldr	r1, [pc, #168]	; (80247ec <tcp_free_acked_segments+0xe4>)
 8024744:	482a      	ldr	r0, [pc, #168]	; (80247f0 <tcp_free_acked_segments+0xe8>)
 8024746:	f007 faeb 	bl	802bd20 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 802474a:	68fb      	ldr	r3, [r7, #12]
 802474c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8024750:	8a7b      	ldrh	r3, [r7, #18]
 8024752:	1ad3      	subs	r3, r2, r3
 8024754:	b29a      	uxth	r2, r3
 8024756:	68fb      	ldr	r3, [r7, #12]
 8024758:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 802475c:	697b      	ldr	r3, [r7, #20]
 802475e:	891a      	ldrh	r2, [r3, #8]
 8024760:	4b24      	ldr	r3, [pc, #144]	; (80247f4 <tcp_free_acked_segments+0xec>)
 8024762:	881b      	ldrh	r3, [r3, #0]
 8024764:	4413      	add	r3, r2
 8024766:	b29a      	uxth	r2, r3
 8024768:	4b22      	ldr	r3, [pc, #136]	; (80247f4 <tcp_free_acked_segments+0xec>)
 802476a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 802476c:	6978      	ldr	r0, [r7, #20]
 802476e:	f7fe f91d 	bl	80229ac <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8024772:	68fb      	ldr	r3, [r7, #12]
 8024774:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8024778:	2b00      	cmp	r3, #0
 802477a:	d00c      	beq.n	8024796 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 802477c:	68bb      	ldr	r3, [r7, #8]
 802477e:	2b00      	cmp	r3, #0
 8024780:	d109      	bne.n	8024796 <tcp_free_acked_segments+0x8e>
 8024782:	683b      	ldr	r3, [r7, #0]
 8024784:	2b00      	cmp	r3, #0
 8024786:	d106      	bne.n	8024796 <tcp_free_acked_segments+0x8e>
 8024788:	4b17      	ldr	r3, [pc, #92]	; (80247e8 <tcp_free_acked_segments+0xe0>)
 802478a:	f240 4262 	movw	r2, #1122	; 0x462
 802478e:	491a      	ldr	r1, [pc, #104]	; (80247f8 <tcp_free_acked_segments+0xf0>)
 8024790:	4817      	ldr	r0, [pc, #92]	; (80247f0 <tcp_free_acked_segments+0xe8>)
 8024792:	f007 fac5 	bl	802bd20 <iprintf>
  while (seg_list != NULL &&
 8024796:	68bb      	ldr	r3, [r7, #8]
 8024798:	2b00      	cmp	r3, #0
 802479a:	d020      	beq.n	80247de <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 802479c:	68bb      	ldr	r3, [r7, #8]
 802479e:	68db      	ldr	r3, [r3, #12]
 80247a0:	685b      	ldr	r3, [r3, #4]
 80247a2:	4618      	mov	r0, r3
 80247a4:	f7f7 f825 	bl	801b7f2 <lwip_htonl>
 80247a8:	4604      	mov	r4, r0
 80247aa:	68bb      	ldr	r3, [r7, #8]
 80247ac:	891b      	ldrh	r3, [r3, #8]
 80247ae:	461d      	mov	r5, r3
 80247b0:	68bb      	ldr	r3, [r7, #8]
 80247b2:	68db      	ldr	r3, [r3, #12]
 80247b4:	899b      	ldrh	r3, [r3, #12]
 80247b6:	b29b      	uxth	r3, r3
 80247b8:	4618      	mov	r0, r3
 80247ba:	f7f7 f805 	bl	801b7c8 <lwip_htons>
 80247be:	4603      	mov	r3, r0
 80247c0:	b2db      	uxtb	r3, r3
 80247c2:	f003 0303 	and.w	r3, r3, #3
 80247c6:	2b00      	cmp	r3, #0
 80247c8:	d001      	beq.n	80247ce <tcp_free_acked_segments+0xc6>
 80247ca:	2301      	movs	r3, #1
 80247cc:	e000      	b.n	80247d0 <tcp_free_acked_segments+0xc8>
 80247ce:	2300      	movs	r3, #0
 80247d0:	442b      	add	r3, r5
 80247d2:	18e2      	adds	r2, r4, r3
 80247d4:	4b09      	ldr	r3, [pc, #36]	; (80247fc <tcp_free_acked_segments+0xf4>)
 80247d6:	681b      	ldr	r3, [r3, #0]
 80247d8:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80247da:	2b00      	cmp	r3, #0
 80247dc:	dd9c      	ble.n	8024718 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80247de:	68bb      	ldr	r3, [r7, #8]
}
 80247e0:	4618      	mov	r0, r3
 80247e2:	3718      	adds	r7, #24
 80247e4:	46bd      	mov	sp, r7
 80247e6:	bdb0      	pop	{r4, r5, r7, pc}
 80247e8:	08030430 	.word	0x08030430
 80247ec:	08030718 	.word	0x08030718
 80247f0:	0803047c 	.word	0x0803047c
 80247f4:	200171c4 	.word	0x200171c4
 80247f8:	08030740 	.word	0x08030740
 80247fc:	200171c0 	.word	0x200171c0

08024800 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8024800:	b5b0      	push	{r4, r5, r7, lr}
 8024802:	b094      	sub	sp, #80	; 0x50
 8024804:	af00      	add	r7, sp, #0
 8024806:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8024808:	2300      	movs	r3, #0
 802480a:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 802480c:	687b      	ldr	r3, [r7, #4]
 802480e:	2b00      	cmp	r3, #0
 8024810:	d106      	bne.n	8024820 <tcp_receive+0x20>
 8024812:	4ba6      	ldr	r3, [pc, #664]	; (8024aac <tcp_receive+0x2ac>)
 8024814:	f240 427b 	movw	r2, #1147	; 0x47b
 8024818:	49a5      	ldr	r1, [pc, #660]	; (8024ab0 <tcp_receive+0x2b0>)
 802481a:	48a6      	ldr	r0, [pc, #664]	; (8024ab4 <tcp_receive+0x2b4>)
 802481c:	f007 fa80 	bl	802bd20 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8024820:	687b      	ldr	r3, [r7, #4]
 8024822:	7d1b      	ldrb	r3, [r3, #20]
 8024824:	2b03      	cmp	r3, #3
 8024826:	d806      	bhi.n	8024836 <tcp_receive+0x36>
 8024828:	4ba0      	ldr	r3, [pc, #640]	; (8024aac <tcp_receive+0x2ac>)
 802482a:	f240 427c 	movw	r2, #1148	; 0x47c
 802482e:	49a2      	ldr	r1, [pc, #648]	; (8024ab8 <tcp_receive+0x2b8>)
 8024830:	48a0      	ldr	r0, [pc, #640]	; (8024ab4 <tcp_receive+0x2b4>)
 8024832:	f007 fa75 	bl	802bd20 <iprintf>

  if (flags & TCP_ACK) {
 8024836:	4ba1      	ldr	r3, [pc, #644]	; (8024abc <tcp_receive+0x2bc>)
 8024838:	781b      	ldrb	r3, [r3, #0]
 802483a:	f003 0310 	and.w	r3, r3, #16
 802483e:	2b00      	cmp	r3, #0
 8024840:	f000 8269 	beq.w	8024d16 <tcp_receive+0x516>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8024844:	687b      	ldr	r3, [r7, #4]
 8024846:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 802484a:	461a      	mov	r2, r3
 802484c:	687b      	ldr	r3, [r7, #4]
 802484e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8024850:	4413      	add	r3, r2
 8024852:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8024854:	687b      	ldr	r3, [r7, #4]
 8024856:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8024858:	4b99      	ldr	r3, [pc, #612]	; (8024ac0 <tcp_receive+0x2c0>)
 802485a:	681b      	ldr	r3, [r3, #0]
 802485c:	1ad3      	subs	r3, r2, r3
 802485e:	2b00      	cmp	r3, #0
 8024860:	db1b      	blt.n	802489a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8024862:	687b      	ldr	r3, [r7, #4]
 8024864:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8024866:	4b96      	ldr	r3, [pc, #600]	; (8024ac0 <tcp_receive+0x2c0>)
 8024868:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 802486a:	429a      	cmp	r2, r3
 802486c:	d106      	bne.n	802487c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 802486e:	687b      	ldr	r3, [r7, #4]
 8024870:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8024872:	4b94      	ldr	r3, [pc, #592]	; (8024ac4 <tcp_receive+0x2c4>)
 8024874:	681b      	ldr	r3, [r3, #0]
 8024876:	1ad3      	subs	r3, r2, r3
 8024878:	2b00      	cmp	r3, #0
 802487a:	db0e      	blt.n	802489a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 802487c:	687b      	ldr	r3, [r7, #4]
 802487e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8024880:	4b90      	ldr	r3, [pc, #576]	; (8024ac4 <tcp_receive+0x2c4>)
 8024882:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8024884:	429a      	cmp	r2, r3
 8024886:	d125      	bne.n	80248d4 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8024888:	4b8f      	ldr	r3, [pc, #572]	; (8024ac8 <tcp_receive+0x2c8>)
 802488a:	681b      	ldr	r3, [r3, #0]
 802488c:	89db      	ldrh	r3, [r3, #14]
 802488e:	b29a      	uxth	r2, r3
 8024890:	687b      	ldr	r3, [r7, #4]
 8024892:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8024896:	429a      	cmp	r2, r3
 8024898:	d91c      	bls.n	80248d4 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 802489a:	4b8b      	ldr	r3, [pc, #556]	; (8024ac8 <tcp_receive+0x2c8>)
 802489c:	681b      	ldr	r3, [r3, #0]
 802489e:	89db      	ldrh	r3, [r3, #14]
 80248a0:	b29a      	uxth	r2, r3
 80248a2:	687b      	ldr	r3, [r7, #4]
 80248a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80248a8:	687b      	ldr	r3, [r7, #4]
 80248aa:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80248ae:	687b      	ldr	r3, [r7, #4]
 80248b0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80248b4:	429a      	cmp	r2, r3
 80248b6:	d205      	bcs.n	80248c4 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 80248b8:	687b      	ldr	r3, [r7, #4]
 80248ba:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80248be:	687b      	ldr	r3, [r7, #4]
 80248c0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 80248c4:	4b7e      	ldr	r3, [pc, #504]	; (8024ac0 <tcp_receive+0x2c0>)
 80248c6:	681a      	ldr	r2, [r3, #0]
 80248c8:	687b      	ldr	r3, [r7, #4]
 80248ca:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 80248cc:	4b7d      	ldr	r3, [pc, #500]	; (8024ac4 <tcp_receive+0x2c4>)
 80248ce:	681a      	ldr	r2, [r3, #0]
 80248d0:	687b      	ldr	r3, [r7, #4]
 80248d2:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80248d4:	4b7b      	ldr	r3, [pc, #492]	; (8024ac4 <tcp_receive+0x2c4>)
 80248d6:	681a      	ldr	r2, [r3, #0]
 80248d8:	687b      	ldr	r3, [r7, #4]
 80248da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80248dc:	1ad3      	subs	r3, r2, r3
 80248de:	2b00      	cmp	r3, #0
 80248e0:	dc5d      	bgt.n	802499e <tcp_receive+0x19e>
      /* Clause 2 */
      if (tcplen == 0) {
 80248e2:	4b7a      	ldr	r3, [pc, #488]	; (8024acc <tcp_receive+0x2cc>)
 80248e4:	881b      	ldrh	r3, [r3, #0]
 80248e6:	2b00      	cmp	r3, #0
 80248e8:	d150      	bne.n	802498c <tcp_receive+0x18c>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80248ea:	687b      	ldr	r3, [r7, #4]
 80248ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80248ee:	687a      	ldr	r2, [r7, #4]
 80248f0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80248f4:	441a      	add	r2, r3
 80248f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80248f8:	429a      	cmp	r2, r3
 80248fa:	d147      	bne.n	802498c <tcp_receive+0x18c>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80248fc:	687b      	ldr	r3, [r7, #4]
 80248fe:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8024902:	2b00      	cmp	r3, #0
 8024904:	db42      	blt.n	802498c <tcp_receive+0x18c>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8024906:	687b      	ldr	r3, [r7, #4]
 8024908:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 802490a:	4b6e      	ldr	r3, [pc, #440]	; (8024ac4 <tcp_receive+0x2c4>)
 802490c:	681b      	ldr	r3, [r3, #0]
 802490e:	429a      	cmp	r2, r3
 8024910:	d13c      	bne.n	802498c <tcp_receive+0x18c>
              found_dupack = 1;
 8024912:	2301      	movs	r3, #1
 8024914:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8024916:	687b      	ldr	r3, [r7, #4]
 8024918:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 802491c:	3301      	adds	r3, #1
 802491e:	b2da      	uxtb	r2, r3
 8024920:	687b      	ldr	r3, [r7, #4]
 8024922:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8024926:	429a      	cmp	r2, r3
 8024928:	d907      	bls.n	802493a <tcp_receive+0x13a>
                ++pcb->dupacks;
 802492a:	687b      	ldr	r3, [r7, #4]
 802492c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8024930:	3301      	adds	r3, #1
 8024932:	b2da      	uxtb	r2, r3
 8024934:	687b      	ldr	r3, [r7, #4]
 8024936:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 802493a:	687b      	ldr	r3, [r7, #4]
 802493c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8024940:	2b03      	cmp	r3, #3
 8024942:	d91b      	bls.n	802497c <tcp_receive+0x17c>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8024944:	687b      	ldr	r3, [r7, #4]
 8024946:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 802494a:	687b      	ldr	r3, [r7, #4]
 802494c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802494e:	4413      	add	r3, r2
 8024950:	b29a      	uxth	r2, r3
 8024952:	687b      	ldr	r3, [r7, #4]
 8024954:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8024958:	429a      	cmp	r2, r3
 802495a:	d30a      	bcc.n	8024972 <tcp_receive+0x172>
 802495c:	687b      	ldr	r3, [r7, #4]
 802495e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8024962:	687b      	ldr	r3, [r7, #4]
 8024964:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8024966:	4413      	add	r3, r2
 8024968:	b29a      	uxth	r2, r3
 802496a:	687b      	ldr	r3, [r7, #4]
 802496c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8024970:	e004      	b.n	802497c <tcp_receive+0x17c>
 8024972:	687b      	ldr	r3, [r7, #4]
 8024974:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024978:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 802497c:	687b      	ldr	r3, [r7, #4]
 802497e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8024982:	2b02      	cmp	r3, #2
 8024984:	d902      	bls.n	802498c <tcp_receive+0x18c>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8024986:	6878      	ldr	r0, [r7, #4]
 8024988:	f002 fb4e 	bl	8027028 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 802498c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 802498e:	2b00      	cmp	r3, #0
 8024990:	f040 8161 	bne.w	8024c56 <tcp_receive+0x456>
        pcb->dupacks = 0;
 8024994:	687b      	ldr	r3, [r7, #4]
 8024996:	2200      	movs	r2, #0
 8024998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 802499c:	e15b      	b.n	8024c56 <tcp_receive+0x456>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 802499e:	4b49      	ldr	r3, [pc, #292]	; (8024ac4 <tcp_receive+0x2c4>)
 80249a0:	681a      	ldr	r2, [r3, #0]
 80249a2:	687b      	ldr	r3, [r7, #4]
 80249a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80249a6:	1ad3      	subs	r3, r2, r3
 80249a8:	3b01      	subs	r3, #1
 80249aa:	2b00      	cmp	r3, #0
 80249ac:	f2c0 814e 	blt.w	8024c4c <tcp_receive+0x44c>
 80249b0:	4b44      	ldr	r3, [pc, #272]	; (8024ac4 <tcp_receive+0x2c4>)
 80249b2:	681a      	ldr	r2, [r3, #0]
 80249b4:	687b      	ldr	r3, [r7, #4]
 80249b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80249b8:	1ad3      	subs	r3, r2, r3
 80249ba:	2b00      	cmp	r3, #0
 80249bc:	f300 8146 	bgt.w	8024c4c <tcp_receive+0x44c>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80249c0:	687b      	ldr	r3, [r7, #4]
 80249c2:	8b5b      	ldrh	r3, [r3, #26]
 80249c4:	f003 0304 	and.w	r3, r3, #4
 80249c8:	2b00      	cmp	r3, #0
 80249ca:	d010      	beq.n	80249ee <tcp_receive+0x1ee>
        tcp_clear_flags(pcb, TF_INFR);
 80249cc:	687b      	ldr	r3, [r7, #4]
 80249ce:	8b5b      	ldrh	r3, [r3, #26]
 80249d0:	f023 0304 	bic.w	r3, r3, #4
 80249d4:	b29a      	uxth	r2, r3
 80249d6:	687b      	ldr	r3, [r7, #4]
 80249d8:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80249da:	687b      	ldr	r3, [r7, #4]
 80249dc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80249e0:	687b      	ldr	r3, [r7, #4]
 80249e2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80249e6:	687b      	ldr	r3, [r7, #4]
 80249e8:	2200      	movs	r2, #0
 80249ea:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80249ee:	687b      	ldr	r3, [r7, #4]
 80249f0:	2200      	movs	r2, #0
 80249f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80249f6:	687b      	ldr	r3, [r7, #4]
 80249f8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80249fc:	10db      	asrs	r3, r3, #3
 80249fe:	b21b      	sxth	r3, r3
 8024a00:	b29a      	uxth	r2, r3
 8024a02:	687b      	ldr	r3, [r7, #4]
 8024a04:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8024a08:	b29b      	uxth	r3, r3
 8024a0a:	4413      	add	r3, r2
 8024a0c:	b29b      	uxth	r3, r3
 8024a0e:	b21a      	sxth	r2, r3
 8024a10:	687b      	ldr	r3, [r7, #4]
 8024a12:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8024a16:	4b2b      	ldr	r3, [pc, #172]	; (8024ac4 <tcp_receive+0x2c4>)
 8024a18:	681b      	ldr	r3, [r3, #0]
 8024a1a:	b29a      	uxth	r2, r3
 8024a1c:	687b      	ldr	r3, [r7, #4]
 8024a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8024a20:	b29b      	uxth	r3, r3
 8024a22:	1ad3      	subs	r3, r2, r3
 8024a24:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8024a26:	687b      	ldr	r3, [r7, #4]
 8024a28:	2200      	movs	r2, #0
 8024a2a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8024a2e:	4b25      	ldr	r3, [pc, #148]	; (8024ac4 <tcp_receive+0x2c4>)
 8024a30:	681a      	ldr	r2, [r3, #0]
 8024a32:	687b      	ldr	r3, [r7, #4]
 8024a34:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8024a36:	687b      	ldr	r3, [r7, #4]
 8024a38:	7d1b      	ldrb	r3, [r3, #20]
 8024a3a:	2b03      	cmp	r3, #3
 8024a3c:	f240 8097 	bls.w	8024b6e <tcp_receive+0x36e>
        if (pcb->cwnd < pcb->ssthresh) {
 8024a40:	687b      	ldr	r3, [r7, #4]
 8024a42:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8024a46:	687b      	ldr	r3, [r7, #4]
 8024a48:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8024a4c:	429a      	cmp	r2, r3
 8024a4e:	d245      	bcs.n	8024adc <tcp_receive+0x2dc>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8024a50:	687b      	ldr	r3, [r7, #4]
 8024a52:	8b5b      	ldrh	r3, [r3, #26]
 8024a54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8024a58:	2b00      	cmp	r3, #0
 8024a5a:	d001      	beq.n	8024a60 <tcp_receive+0x260>
 8024a5c:	2301      	movs	r3, #1
 8024a5e:	e000      	b.n	8024a62 <tcp_receive+0x262>
 8024a60:	2302      	movs	r3, #2
 8024a62:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8024a66:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8024a6a:	b29a      	uxth	r2, r3
 8024a6c:	687b      	ldr	r3, [r7, #4]
 8024a6e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8024a70:	fb12 f303 	smulbb	r3, r2, r3
 8024a74:	b29a      	uxth	r2, r3
 8024a76:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024a78:	4293      	cmp	r3, r2
 8024a7a:	bf28      	it	cs
 8024a7c:	4613      	movcs	r3, r2
 8024a7e:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8024a80:	687b      	ldr	r3, [r7, #4]
 8024a82:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8024a86:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8024a88:	4413      	add	r3, r2
 8024a8a:	b29a      	uxth	r2, r3
 8024a8c:	687b      	ldr	r3, [r7, #4]
 8024a8e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8024a92:	429a      	cmp	r2, r3
 8024a94:	d31c      	bcc.n	8024ad0 <tcp_receive+0x2d0>
 8024a96:	687b      	ldr	r3, [r7, #4]
 8024a98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8024a9c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8024a9e:	4413      	add	r3, r2
 8024aa0:	b29a      	uxth	r2, r3
 8024aa2:	687b      	ldr	r3, [r7, #4]
 8024aa4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8024aa8:	e061      	b.n	8024b6e <tcp_receive+0x36e>
 8024aaa:	bf00      	nop
 8024aac:	08030430 	.word	0x08030430
 8024ab0:	08030760 	.word	0x08030760
 8024ab4:	0803047c 	.word	0x0803047c
 8024ab8:	0803077c 	.word	0x0803077c
 8024abc:	200171c8 	.word	0x200171c8
 8024ac0:	200171bc 	.word	0x200171bc
 8024ac4:	200171c0 	.word	0x200171c0
 8024ac8:	200171ac 	.word	0x200171ac
 8024acc:	200171c6 	.word	0x200171c6
 8024ad0:	687b      	ldr	r3, [r7, #4]
 8024ad2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024ad6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8024ada:	e048      	b.n	8024b6e <tcp_receive+0x36e>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8024adc:	687b      	ldr	r3, [r7, #4]
 8024ade:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8024ae2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024ae4:	4413      	add	r3, r2
 8024ae6:	b29a      	uxth	r2, r3
 8024ae8:	687b      	ldr	r3, [r7, #4]
 8024aea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8024aee:	429a      	cmp	r2, r3
 8024af0:	d309      	bcc.n	8024b06 <tcp_receive+0x306>
 8024af2:	687b      	ldr	r3, [r7, #4]
 8024af4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8024af8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8024afa:	4413      	add	r3, r2
 8024afc:	b29a      	uxth	r2, r3
 8024afe:	687b      	ldr	r3, [r7, #4]
 8024b00:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8024b04:	e004      	b.n	8024b10 <tcp_receive+0x310>
 8024b06:	687b      	ldr	r3, [r7, #4]
 8024b08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024b0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8024b10:	687b      	ldr	r3, [r7, #4]
 8024b12:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8024b16:	687b      	ldr	r3, [r7, #4]
 8024b18:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8024b1c:	429a      	cmp	r2, r3
 8024b1e:	d326      	bcc.n	8024b6e <tcp_receive+0x36e>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8024b20:	687b      	ldr	r3, [r7, #4]
 8024b22:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8024b26:	687b      	ldr	r3, [r7, #4]
 8024b28:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8024b2c:	1ad3      	subs	r3, r2, r3
 8024b2e:	b29a      	uxth	r2, r3
 8024b30:	687b      	ldr	r3, [r7, #4]
 8024b32:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8024b36:	687b      	ldr	r3, [r7, #4]
 8024b38:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8024b3c:	687b      	ldr	r3, [r7, #4]
 8024b3e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8024b40:	4413      	add	r3, r2
 8024b42:	b29a      	uxth	r2, r3
 8024b44:	687b      	ldr	r3, [r7, #4]
 8024b46:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8024b4a:	429a      	cmp	r2, r3
 8024b4c:	d30a      	bcc.n	8024b64 <tcp_receive+0x364>
 8024b4e:	687b      	ldr	r3, [r7, #4]
 8024b50:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8024b54:	687b      	ldr	r3, [r7, #4]
 8024b56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8024b58:	4413      	add	r3, r2
 8024b5a:	b29a      	uxth	r2, r3
 8024b5c:	687b      	ldr	r3, [r7, #4]
 8024b5e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8024b62:	e004      	b.n	8024b6e <tcp_receive+0x36e>
 8024b64:	687b      	ldr	r3, [r7, #4]
 8024b66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024b6a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8024b6e:	687b      	ldr	r3, [r7, #4]
 8024b70:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8024b72:	687b      	ldr	r3, [r7, #4]
 8024b74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8024b76:	4a98      	ldr	r2, [pc, #608]	; (8024dd8 <tcp_receive+0x5d8>)
 8024b78:	6878      	ldr	r0, [r7, #4]
 8024b7a:	f7ff fdc5 	bl	8024708 <tcp_free_acked_segments>
 8024b7e:	4602      	mov	r2, r0
 8024b80:	687b      	ldr	r3, [r7, #4]
 8024b82:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8024b84:	687b      	ldr	r3, [r7, #4]
 8024b86:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8024b88:	687b      	ldr	r3, [r7, #4]
 8024b8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8024b8c:	4a93      	ldr	r2, [pc, #588]	; (8024ddc <tcp_receive+0x5dc>)
 8024b8e:	6878      	ldr	r0, [r7, #4]
 8024b90:	f7ff fdba 	bl	8024708 <tcp_free_acked_segments>
 8024b94:	4602      	mov	r2, r0
 8024b96:	687b      	ldr	r3, [r7, #4]
 8024b98:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8024b9a:	687b      	ldr	r3, [r7, #4]
 8024b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8024b9e:	2b00      	cmp	r3, #0
 8024ba0:	d104      	bne.n	8024bac <tcp_receive+0x3ac>
        pcb->rtime = -1;
 8024ba2:	687b      	ldr	r3, [r7, #4]
 8024ba4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8024ba8:	861a      	strh	r2, [r3, #48]	; 0x30
 8024baa:	e002      	b.n	8024bb2 <tcp_receive+0x3b2>
      } else {
        pcb->rtime = 0;
 8024bac:	687b      	ldr	r3, [r7, #4]
 8024bae:	2200      	movs	r2, #0
 8024bb0:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8024bb2:	687b      	ldr	r3, [r7, #4]
 8024bb4:	2200      	movs	r2, #0
 8024bb6:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8024bb8:	687b      	ldr	r3, [r7, #4]
 8024bba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8024bbc:	2b00      	cmp	r3, #0
 8024bbe:	d103      	bne.n	8024bc8 <tcp_receive+0x3c8>
        pcb->unsent_oversize = 0;
 8024bc0:	687b      	ldr	r3, [r7, #4]
 8024bc2:	2200      	movs	r2, #0
 8024bc4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8024bc8:	687b      	ldr	r3, [r7, #4]
 8024bca:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8024bce:	4b84      	ldr	r3, [pc, #528]	; (8024de0 <tcp_receive+0x5e0>)
 8024bd0:	881b      	ldrh	r3, [r3, #0]
 8024bd2:	4413      	add	r3, r2
 8024bd4:	b29a      	uxth	r2, r3
 8024bd6:	687b      	ldr	r3, [r7, #4]
 8024bd8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8024bdc:	687b      	ldr	r3, [r7, #4]
 8024bde:	8b5b      	ldrh	r3, [r3, #26]
 8024be0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8024be4:	2b00      	cmp	r3, #0
 8024be6:	d035      	beq.n	8024c54 <tcp_receive+0x454>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8024be8:	687b      	ldr	r3, [r7, #4]
 8024bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8024bec:	2b00      	cmp	r3, #0
 8024bee:	d118      	bne.n	8024c22 <tcp_receive+0x422>
          if ((pcb->unsent == NULL) ||
 8024bf0:	687b      	ldr	r3, [r7, #4]
 8024bf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8024bf4:	2b00      	cmp	r3, #0
 8024bf6:	d00c      	beq.n	8024c12 <tcp_receive+0x412>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8024bf8:	687b      	ldr	r3, [r7, #4]
 8024bfa:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8024bfc:	687b      	ldr	r3, [r7, #4]
 8024bfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8024c00:	68db      	ldr	r3, [r3, #12]
 8024c02:	685b      	ldr	r3, [r3, #4]
 8024c04:	4618      	mov	r0, r3
 8024c06:	f7f6 fdf4 	bl	801b7f2 <lwip_htonl>
 8024c0a:	4603      	mov	r3, r0
 8024c0c:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8024c0e:	2b00      	cmp	r3, #0
 8024c10:	dc20      	bgt.n	8024c54 <tcp_receive+0x454>
            tcp_clear_flags(pcb, TF_RTO);
 8024c12:	687b      	ldr	r3, [r7, #4]
 8024c14:	8b5b      	ldrh	r3, [r3, #26]
 8024c16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8024c1a:	b29a      	uxth	r2, r3
 8024c1c:	687b      	ldr	r3, [r7, #4]
 8024c1e:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8024c20:	e018      	b.n	8024c54 <tcp_receive+0x454>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8024c22:	687b      	ldr	r3, [r7, #4]
 8024c24:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8024c26:	687b      	ldr	r3, [r7, #4]
 8024c28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8024c2a:	68db      	ldr	r3, [r3, #12]
 8024c2c:	685b      	ldr	r3, [r3, #4]
 8024c2e:	4618      	mov	r0, r3
 8024c30:	f7f6 fddf 	bl	801b7f2 <lwip_htonl>
 8024c34:	4603      	mov	r3, r0
 8024c36:	1ae3      	subs	r3, r4, r3
 8024c38:	2b00      	cmp	r3, #0
 8024c3a:	dc0b      	bgt.n	8024c54 <tcp_receive+0x454>
          tcp_clear_flags(pcb, TF_RTO);
 8024c3c:	687b      	ldr	r3, [r7, #4]
 8024c3e:	8b5b      	ldrh	r3, [r3, #26]
 8024c40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8024c44:	b29a      	uxth	r2, r3
 8024c46:	687b      	ldr	r3, [r7, #4]
 8024c48:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8024c4a:	e003      	b.n	8024c54 <tcp_receive+0x454>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8024c4c:	6878      	ldr	r0, [r7, #4]
 8024c4e:	f002 fbe9 	bl	8027424 <tcp_send_empty_ack>
 8024c52:	e000      	b.n	8024c56 <tcp_receive+0x456>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8024c54:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8024c56:	687b      	ldr	r3, [r7, #4]
 8024c58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024c5a:	2b00      	cmp	r3, #0
 8024c5c:	d05b      	beq.n	8024d16 <tcp_receive+0x516>
 8024c5e:	687b      	ldr	r3, [r7, #4]
 8024c60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8024c62:	4b60      	ldr	r3, [pc, #384]	; (8024de4 <tcp_receive+0x5e4>)
 8024c64:	681b      	ldr	r3, [r3, #0]
 8024c66:	1ad3      	subs	r3, r2, r3
 8024c68:	2b00      	cmp	r3, #0
 8024c6a:	da54      	bge.n	8024d16 <tcp_receive+0x516>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8024c6c:	4b5e      	ldr	r3, [pc, #376]	; (8024de8 <tcp_receive+0x5e8>)
 8024c6e:	681b      	ldr	r3, [r3, #0]
 8024c70:	b29a      	uxth	r2, r3
 8024c72:	687b      	ldr	r3, [r7, #4]
 8024c74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024c76:	b29b      	uxth	r3, r3
 8024c78:	1ad3      	subs	r3, r2, r3
 8024c7a:	b29b      	uxth	r3, r3
 8024c7c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8024c80:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8024c84:	687b      	ldr	r3, [r7, #4]
 8024c86:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8024c8a:	10db      	asrs	r3, r3, #3
 8024c8c:	b21b      	sxth	r3, r3
 8024c8e:	b29b      	uxth	r3, r3
 8024c90:	1ad3      	subs	r3, r2, r3
 8024c92:	b29b      	uxth	r3, r3
 8024c94:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8024c98:	687b      	ldr	r3, [r7, #4]
 8024c9a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8024c9e:	b29a      	uxth	r2, r3
 8024ca0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8024ca4:	4413      	add	r3, r2
 8024ca6:	b29b      	uxth	r3, r3
 8024ca8:	b21a      	sxth	r2, r3
 8024caa:	687b      	ldr	r3, [r7, #4]
 8024cac:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8024cae:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8024cb2:	2b00      	cmp	r3, #0
 8024cb4:	da05      	bge.n	8024cc2 <tcp_receive+0x4c2>
        m = (s16_t) - m;
 8024cb6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8024cba:	425b      	negs	r3, r3
 8024cbc:	b29b      	uxth	r3, r3
 8024cbe:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8024cc2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8024cc6:	687b      	ldr	r3, [r7, #4]
 8024cc8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8024ccc:	109b      	asrs	r3, r3, #2
 8024cce:	b21b      	sxth	r3, r3
 8024cd0:	b29b      	uxth	r3, r3
 8024cd2:	1ad3      	subs	r3, r2, r3
 8024cd4:	b29b      	uxth	r3, r3
 8024cd6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8024cda:	687b      	ldr	r3, [r7, #4]
 8024cdc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8024ce0:	b29a      	uxth	r2, r3
 8024ce2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8024ce6:	4413      	add	r3, r2
 8024ce8:	b29b      	uxth	r3, r3
 8024cea:	b21a      	sxth	r2, r3
 8024cec:	687b      	ldr	r3, [r7, #4]
 8024cee:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8024cf0:	687b      	ldr	r3, [r7, #4]
 8024cf2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8024cf6:	10db      	asrs	r3, r3, #3
 8024cf8:	b21b      	sxth	r3, r3
 8024cfa:	b29a      	uxth	r2, r3
 8024cfc:	687b      	ldr	r3, [r7, #4]
 8024cfe:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8024d02:	b29b      	uxth	r3, r3
 8024d04:	4413      	add	r3, r2
 8024d06:	b29b      	uxth	r3, r3
 8024d08:	b21a      	sxth	r2, r3
 8024d0a:	687b      	ldr	r3, [r7, #4]
 8024d0c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8024d10:	687b      	ldr	r3, [r7, #4]
 8024d12:	2200      	movs	r2, #0
 8024d14:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8024d16:	4b35      	ldr	r3, [pc, #212]	; (8024dec <tcp_receive+0x5ec>)
 8024d18:	881b      	ldrh	r3, [r3, #0]
 8024d1a:	2b00      	cmp	r3, #0
 8024d1c:	f000 84df 	beq.w	80256de <tcp_receive+0xede>
 8024d20:	687b      	ldr	r3, [r7, #4]
 8024d22:	7d1b      	ldrb	r3, [r3, #20]
 8024d24:	2b06      	cmp	r3, #6
 8024d26:	f200 84da 	bhi.w	80256de <tcp_receive+0xede>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8024d2a:	687b      	ldr	r3, [r7, #4]
 8024d2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024d2e:	4b30      	ldr	r3, [pc, #192]	; (8024df0 <tcp_receive+0x5f0>)
 8024d30:	681b      	ldr	r3, [r3, #0]
 8024d32:	1ad3      	subs	r3, r2, r3
 8024d34:	3b01      	subs	r3, #1
 8024d36:	2b00      	cmp	r3, #0
 8024d38:	f2c0 808e 	blt.w	8024e58 <tcp_receive+0x658>
 8024d3c:	687b      	ldr	r3, [r7, #4]
 8024d3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024d40:	4b2a      	ldr	r3, [pc, #168]	; (8024dec <tcp_receive+0x5ec>)
 8024d42:	881b      	ldrh	r3, [r3, #0]
 8024d44:	4619      	mov	r1, r3
 8024d46:	4b2a      	ldr	r3, [pc, #168]	; (8024df0 <tcp_receive+0x5f0>)
 8024d48:	681b      	ldr	r3, [r3, #0]
 8024d4a:	440b      	add	r3, r1
 8024d4c:	1ad3      	subs	r3, r2, r3
 8024d4e:	3301      	adds	r3, #1
 8024d50:	2b00      	cmp	r3, #0
 8024d52:	f300 8081 	bgt.w	8024e58 <tcp_receive+0x658>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8024d56:	4b27      	ldr	r3, [pc, #156]	; (8024df4 <tcp_receive+0x5f4>)
 8024d58:	685b      	ldr	r3, [r3, #4]
 8024d5a:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8024d5c:	687b      	ldr	r3, [r7, #4]
 8024d5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024d60:	4b23      	ldr	r3, [pc, #140]	; (8024df0 <tcp_receive+0x5f0>)
 8024d62:	681b      	ldr	r3, [r3, #0]
 8024d64:	1ad3      	subs	r3, r2, r3
 8024d66:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8024d68:	4b22      	ldr	r3, [pc, #136]	; (8024df4 <tcp_receive+0x5f4>)
 8024d6a:	685b      	ldr	r3, [r3, #4]
 8024d6c:	2b00      	cmp	r3, #0
 8024d6e:	d106      	bne.n	8024d7e <tcp_receive+0x57e>
 8024d70:	4b21      	ldr	r3, [pc, #132]	; (8024df8 <tcp_receive+0x5f8>)
 8024d72:	f240 5294 	movw	r2, #1428	; 0x594
 8024d76:	4921      	ldr	r1, [pc, #132]	; (8024dfc <tcp_receive+0x5fc>)
 8024d78:	4821      	ldr	r0, [pc, #132]	; (8024e00 <tcp_receive+0x600>)
 8024d7a:	f006 ffd1 	bl	802bd20 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8024d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024d80:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8024d84:	4293      	cmp	r3, r2
 8024d86:	d906      	bls.n	8024d96 <tcp_receive+0x596>
 8024d88:	4b1b      	ldr	r3, [pc, #108]	; (8024df8 <tcp_receive+0x5f8>)
 8024d8a:	f240 5295 	movw	r2, #1429	; 0x595
 8024d8e:	491d      	ldr	r1, [pc, #116]	; (8024e04 <tcp_receive+0x604>)
 8024d90:	481b      	ldr	r0, [pc, #108]	; (8024e00 <tcp_receive+0x600>)
 8024d92:	f006 ffc5 	bl	802bd20 <iprintf>
      off = (u16_t)off32;
 8024d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024d98:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8024d9c:	4b15      	ldr	r3, [pc, #84]	; (8024df4 <tcp_receive+0x5f4>)
 8024d9e:	685b      	ldr	r3, [r3, #4]
 8024da0:	891b      	ldrh	r3, [r3, #8]
 8024da2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8024da6:	429a      	cmp	r2, r3
 8024da8:	d906      	bls.n	8024db8 <tcp_receive+0x5b8>
 8024daa:	4b13      	ldr	r3, [pc, #76]	; (8024df8 <tcp_receive+0x5f8>)
 8024dac:	f240 5297 	movw	r2, #1431	; 0x597
 8024db0:	4915      	ldr	r1, [pc, #84]	; (8024e08 <tcp_receive+0x608>)
 8024db2:	4813      	ldr	r0, [pc, #76]	; (8024e00 <tcp_receive+0x600>)
 8024db4:	f006 ffb4 	bl	802bd20 <iprintf>
      inseg.len -= off;
 8024db8:	4b0e      	ldr	r3, [pc, #56]	; (8024df4 <tcp_receive+0x5f4>)
 8024dba:	891a      	ldrh	r2, [r3, #8]
 8024dbc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8024dc0:	1ad3      	subs	r3, r2, r3
 8024dc2:	b29a      	uxth	r2, r3
 8024dc4:	4b0b      	ldr	r3, [pc, #44]	; (8024df4 <tcp_receive+0x5f4>)
 8024dc6:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8024dc8:	4b0a      	ldr	r3, [pc, #40]	; (8024df4 <tcp_receive+0x5f4>)
 8024dca:	685b      	ldr	r3, [r3, #4]
 8024dcc:	891a      	ldrh	r2, [r3, #8]
 8024dce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8024dd2:	1ad3      	subs	r3, r2, r3
 8024dd4:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8024dd6:	e029      	b.n	8024e2c <tcp_receive+0x62c>
 8024dd8:	08030798 	.word	0x08030798
 8024ddc:	080307a0 	.word	0x080307a0
 8024de0:	200171c4 	.word	0x200171c4
 8024de4:	200171c0 	.word	0x200171c0
 8024de8:	2001d560 	.word	0x2001d560
 8024dec:	200171c6 	.word	0x200171c6
 8024df0:	200171bc 	.word	0x200171bc
 8024df4:	2001719c 	.word	0x2001719c
 8024df8:	08030430 	.word	0x08030430
 8024dfc:	080307a8 	.word	0x080307a8
 8024e00:	0803047c 	.word	0x0803047c
 8024e04:	080307b8 	.word	0x080307b8
 8024e08:	080307c8 	.word	0x080307c8
        off -= p->len;
 8024e0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8024e0e:	895b      	ldrh	r3, [r3, #10]
 8024e10:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8024e14:	1ad3      	subs	r3, r2, r3
 8024e16:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8024e1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8024e1c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8024e1e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8024e20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8024e22:	2200      	movs	r2, #0
 8024e24:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8024e26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8024e28:	681b      	ldr	r3, [r3, #0]
 8024e2a:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8024e2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8024e2e:	895b      	ldrh	r3, [r3, #10]
 8024e30:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8024e34:	429a      	cmp	r2, r3
 8024e36:	d8e9      	bhi.n	8024e0c <tcp_receive+0x60c>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8024e38:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8024e3c:	4619      	mov	r1, r3
 8024e3e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8024e40:	f7fb fe60 	bl	8020b04 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8024e44:	4b91      	ldr	r3, [pc, #580]	; (802508c <tcp_receive+0x88c>)
 8024e46:	68db      	ldr	r3, [r3, #12]
 8024e48:	687a      	ldr	r2, [r7, #4]
 8024e4a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8024e4c:	4990      	ldr	r1, [pc, #576]	; (8025090 <tcp_receive+0x890>)
 8024e4e:	600a      	str	r2, [r1, #0]
 8024e50:	4a8f      	ldr	r2, [pc, #572]	; (8025090 <tcp_receive+0x890>)
 8024e52:	6812      	ldr	r2, [r2, #0]
 8024e54:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8024e56:	e00d      	b.n	8024e74 <tcp_receive+0x674>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8024e58:	4b8d      	ldr	r3, [pc, #564]	; (8025090 <tcp_receive+0x890>)
 8024e5a:	681a      	ldr	r2, [r3, #0]
 8024e5c:	687b      	ldr	r3, [r7, #4]
 8024e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024e60:	1ad3      	subs	r3, r2, r3
 8024e62:	2b00      	cmp	r3, #0
 8024e64:	da06      	bge.n	8024e74 <tcp_receive+0x674>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8024e66:	687b      	ldr	r3, [r7, #4]
 8024e68:	8b5b      	ldrh	r3, [r3, #26]
 8024e6a:	f043 0302 	orr.w	r3, r3, #2
 8024e6e:	b29a      	uxth	r2, r3
 8024e70:	687b      	ldr	r3, [r7, #4]
 8024e72:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8024e74:	4b86      	ldr	r3, [pc, #536]	; (8025090 <tcp_receive+0x890>)
 8024e76:	681a      	ldr	r2, [r3, #0]
 8024e78:	687b      	ldr	r3, [r7, #4]
 8024e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024e7c:	1ad3      	subs	r3, r2, r3
 8024e7e:	2b00      	cmp	r3, #0
 8024e80:	f2c0 8428 	blt.w	80256d4 <tcp_receive+0xed4>
 8024e84:	4b82      	ldr	r3, [pc, #520]	; (8025090 <tcp_receive+0x890>)
 8024e86:	681a      	ldr	r2, [r3, #0]
 8024e88:	687b      	ldr	r3, [r7, #4]
 8024e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024e8c:	6879      	ldr	r1, [r7, #4]
 8024e8e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8024e90:	440b      	add	r3, r1
 8024e92:	1ad3      	subs	r3, r2, r3
 8024e94:	3301      	adds	r3, #1
 8024e96:	2b00      	cmp	r3, #0
 8024e98:	f300 841c 	bgt.w	80256d4 <tcp_receive+0xed4>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8024e9c:	687b      	ldr	r3, [r7, #4]
 8024e9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8024ea0:	4b7b      	ldr	r3, [pc, #492]	; (8025090 <tcp_receive+0x890>)
 8024ea2:	681b      	ldr	r3, [r3, #0]
 8024ea4:	429a      	cmp	r2, r3
 8024ea6:	f040 8298 	bne.w	80253da <tcp_receive+0xbda>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8024eaa:	4b78      	ldr	r3, [pc, #480]	; (802508c <tcp_receive+0x88c>)
 8024eac:	891c      	ldrh	r4, [r3, #8]
 8024eae:	4b77      	ldr	r3, [pc, #476]	; (802508c <tcp_receive+0x88c>)
 8024eb0:	68db      	ldr	r3, [r3, #12]
 8024eb2:	899b      	ldrh	r3, [r3, #12]
 8024eb4:	b29b      	uxth	r3, r3
 8024eb6:	4618      	mov	r0, r3
 8024eb8:	f7f6 fc86 	bl	801b7c8 <lwip_htons>
 8024ebc:	4603      	mov	r3, r0
 8024ebe:	b2db      	uxtb	r3, r3
 8024ec0:	f003 0303 	and.w	r3, r3, #3
 8024ec4:	2b00      	cmp	r3, #0
 8024ec6:	d001      	beq.n	8024ecc <tcp_receive+0x6cc>
 8024ec8:	2301      	movs	r3, #1
 8024eca:	e000      	b.n	8024ece <tcp_receive+0x6ce>
 8024ecc:	2300      	movs	r3, #0
 8024ece:	4423      	add	r3, r4
 8024ed0:	b29a      	uxth	r2, r3
 8024ed2:	4b70      	ldr	r3, [pc, #448]	; (8025094 <tcp_receive+0x894>)
 8024ed4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8024ed6:	687b      	ldr	r3, [r7, #4]
 8024ed8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8024eda:	4b6e      	ldr	r3, [pc, #440]	; (8025094 <tcp_receive+0x894>)
 8024edc:	881b      	ldrh	r3, [r3, #0]
 8024ede:	429a      	cmp	r2, r3
 8024ee0:	d275      	bcs.n	8024fce <tcp_receive+0x7ce>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8024ee2:	4b6a      	ldr	r3, [pc, #424]	; (802508c <tcp_receive+0x88c>)
 8024ee4:	68db      	ldr	r3, [r3, #12]
 8024ee6:	899b      	ldrh	r3, [r3, #12]
 8024ee8:	b29b      	uxth	r3, r3
 8024eea:	4618      	mov	r0, r3
 8024eec:	f7f6 fc6c 	bl	801b7c8 <lwip_htons>
 8024ef0:	4603      	mov	r3, r0
 8024ef2:	b2db      	uxtb	r3, r3
 8024ef4:	f003 0301 	and.w	r3, r3, #1
 8024ef8:	2b00      	cmp	r3, #0
 8024efa:	d01f      	beq.n	8024f3c <tcp_receive+0x73c>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8024efc:	4b63      	ldr	r3, [pc, #396]	; (802508c <tcp_receive+0x88c>)
 8024efe:	68dc      	ldr	r4, [r3, #12]
 8024f00:	4b62      	ldr	r3, [pc, #392]	; (802508c <tcp_receive+0x88c>)
 8024f02:	68db      	ldr	r3, [r3, #12]
 8024f04:	899b      	ldrh	r3, [r3, #12]
 8024f06:	b29b      	uxth	r3, r3
 8024f08:	b21b      	sxth	r3, r3
 8024f0a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8024f0e:	b21d      	sxth	r5, r3
 8024f10:	4b5e      	ldr	r3, [pc, #376]	; (802508c <tcp_receive+0x88c>)
 8024f12:	68db      	ldr	r3, [r3, #12]
 8024f14:	899b      	ldrh	r3, [r3, #12]
 8024f16:	b29b      	uxth	r3, r3
 8024f18:	4618      	mov	r0, r3
 8024f1a:	f7f6 fc55 	bl	801b7c8 <lwip_htons>
 8024f1e:	4603      	mov	r3, r0
 8024f20:	b2db      	uxtb	r3, r3
 8024f22:	b29b      	uxth	r3, r3
 8024f24:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8024f28:	b29b      	uxth	r3, r3
 8024f2a:	4618      	mov	r0, r3
 8024f2c:	f7f6 fc4c 	bl	801b7c8 <lwip_htons>
 8024f30:	4603      	mov	r3, r0
 8024f32:	b21b      	sxth	r3, r3
 8024f34:	432b      	orrs	r3, r5
 8024f36:	b21b      	sxth	r3, r3
 8024f38:	b29b      	uxth	r3, r3
 8024f3a:	81a3      	strh	r3, [r4, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8024f3c:	687b      	ldr	r3, [r7, #4]
 8024f3e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8024f40:	4b52      	ldr	r3, [pc, #328]	; (802508c <tcp_receive+0x88c>)
 8024f42:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8024f44:	4b51      	ldr	r3, [pc, #324]	; (802508c <tcp_receive+0x88c>)
 8024f46:	68db      	ldr	r3, [r3, #12]
 8024f48:	899b      	ldrh	r3, [r3, #12]
 8024f4a:	b29b      	uxth	r3, r3
 8024f4c:	4618      	mov	r0, r3
 8024f4e:	f7f6 fc3b 	bl	801b7c8 <lwip_htons>
 8024f52:	4603      	mov	r3, r0
 8024f54:	b2db      	uxtb	r3, r3
 8024f56:	f003 0302 	and.w	r3, r3, #2
 8024f5a:	2b00      	cmp	r3, #0
 8024f5c:	d005      	beq.n	8024f6a <tcp_receive+0x76a>
            inseg.len -= 1;
 8024f5e:	4b4b      	ldr	r3, [pc, #300]	; (802508c <tcp_receive+0x88c>)
 8024f60:	891b      	ldrh	r3, [r3, #8]
 8024f62:	3b01      	subs	r3, #1
 8024f64:	b29a      	uxth	r2, r3
 8024f66:	4b49      	ldr	r3, [pc, #292]	; (802508c <tcp_receive+0x88c>)
 8024f68:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8024f6a:	4b48      	ldr	r3, [pc, #288]	; (802508c <tcp_receive+0x88c>)
 8024f6c:	685a      	ldr	r2, [r3, #4]
 8024f6e:	4b47      	ldr	r3, [pc, #284]	; (802508c <tcp_receive+0x88c>)
 8024f70:	891b      	ldrh	r3, [r3, #8]
 8024f72:	4619      	mov	r1, r3
 8024f74:	4610      	mov	r0, r2
 8024f76:	f7fb fcc3 	bl	8020900 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8024f7a:	4b44      	ldr	r3, [pc, #272]	; (802508c <tcp_receive+0x88c>)
 8024f7c:	891c      	ldrh	r4, [r3, #8]
 8024f7e:	4b43      	ldr	r3, [pc, #268]	; (802508c <tcp_receive+0x88c>)
 8024f80:	68db      	ldr	r3, [r3, #12]
 8024f82:	899b      	ldrh	r3, [r3, #12]
 8024f84:	b29b      	uxth	r3, r3
 8024f86:	4618      	mov	r0, r3
 8024f88:	f7f6 fc1e 	bl	801b7c8 <lwip_htons>
 8024f8c:	4603      	mov	r3, r0
 8024f8e:	b2db      	uxtb	r3, r3
 8024f90:	f003 0303 	and.w	r3, r3, #3
 8024f94:	2b00      	cmp	r3, #0
 8024f96:	d001      	beq.n	8024f9c <tcp_receive+0x79c>
 8024f98:	2301      	movs	r3, #1
 8024f9a:	e000      	b.n	8024f9e <tcp_receive+0x79e>
 8024f9c:	2300      	movs	r3, #0
 8024f9e:	4423      	add	r3, r4
 8024fa0:	b29a      	uxth	r2, r3
 8024fa2:	4b3c      	ldr	r3, [pc, #240]	; (8025094 <tcp_receive+0x894>)
 8024fa4:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8024fa6:	4b3b      	ldr	r3, [pc, #236]	; (8025094 <tcp_receive+0x894>)
 8024fa8:	881b      	ldrh	r3, [r3, #0]
 8024faa:	461a      	mov	r2, r3
 8024fac:	4b38      	ldr	r3, [pc, #224]	; (8025090 <tcp_receive+0x890>)
 8024fae:	681b      	ldr	r3, [r3, #0]
 8024fb0:	441a      	add	r2, r3
 8024fb2:	687b      	ldr	r3, [r7, #4]
 8024fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024fb6:	6879      	ldr	r1, [r7, #4]
 8024fb8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8024fba:	440b      	add	r3, r1
 8024fbc:	429a      	cmp	r2, r3
 8024fbe:	d006      	beq.n	8024fce <tcp_receive+0x7ce>
 8024fc0:	4b35      	ldr	r3, [pc, #212]	; (8025098 <tcp_receive+0x898>)
 8024fc2:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8024fc6:	4935      	ldr	r1, [pc, #212]	; (802509c <tcp_receive+0x89c>)
 8024fc8:	4835      	ldr	r0, [pc, #212]	; (80250a0 <tcp_receive+0x8a0>)
 8024fca:	f006 fea9 	bl	802bd20 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8024fce:	687b      	ldr	r3, [r7, #4]
 8024fd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8024fd2:	2b00      	cmp	r3, #0
 8024fd4:	f000 80e5 	beq.w	80251a2 <tcp_receive+0x9a2>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8024fd8:	4b2c      	ldr	r3, [pc, #176]	; (802508c <tcp_receive+0x88c>)
 8024fda:	68db      	ldr	r3, [r3, #12]
 8024fdc:	899b      	ldrh	r3, [r3, #12]
 8024fde:	b29b      	uxth	r3, r3
 8024fe0:	4618      	mov	r0, r3
 8024fe2:	f7f6 fbf1 	bl	801b7c8 <lwip_htons>
 8024fe6:	4603      	mov	r3, r0
 8024fe8:	b2db      	uxtb	r3, r3
 8024fea:	f003 0301 	and.w	r3, r3, #1
 8024fee:	2b00      	cmp	r3, #0
 8024ff0:	d010      	beq.n	8025014 <tcp_receive+0x814>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8024ff2:	e00a      	b.n	802500a <tcp_receive+0x80a>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8024ff4:	687b      	ldr	r3, [r7, #4]
 8024ff6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8024ff8:	61fb      	str	r3, [r7, #28]
              pcb->ooseq = pcb->ooseq->next;
 8024ffa:	687b      	ldr	r3, [r7, #4]
 8024ffc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8024ffe:	681a      	ldr	r2, [r3, #0]
 8025000:	687b      	ldr	r3, [r7, #4]
 8025002:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8025004:	69f8      	ldr	r0, [r7, #28]
 8025006:	f7fd fcd1 	bl	80229ac <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 802500a:	687b      	ldr	r3, [r7, #4]
 802500c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 802500e:	2b00      	cmp	r3, #0
 8025010:	d1f0      	bne.n	8024ff4 <tcp_receive+0x7f4>
 8025012:	e0c6      	b.n	80251a2 <tcp_receive+0x9a2>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8025014:	687b      	ldr	r3, [r7, #4]
 8025016:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8025018:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 802501a:	e050      	b.n	80250be <tcp_receive+0x8be>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 802501c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 802501e:	68db      	ldr	r3, [r3, #12]
 8025020:	899b      	ldrh	r3, [r3, #12]
 8025022:	b29b      	uxth	r3, r3
 8025024:	4618      	mov	r0, r3
 8025026:	f7f6 fbcf 	bl	801b7c8 <lwip_htons>
 802502a:	4603      	mov	r3, r0
 802502c:	b2db      	uxtb	r3, r3
 802502e:	f003 0301 	and.w	r3, r3, #1
 8025032:	2b00      	cmp	r3, #0
 8025034:	d03b      	beq.n	80250ae <tcp_receive+0x8ae>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8025036:	4b15      	ldr	r3, [pc, #84]	; (802508c <tcp_receive+0x88c>)
 8025038:	68db      	ldr	r3, [r3, #12]
 802503a:	899b      	ldrh	r3, [r3, #12]
 802503c:	b29b      	uxth	r3, r3
 802503e:	4618      	mov	r0, r3
 8025040:	f7f6 fbc2 	bl	801b7c8 <lwip_htons>
 8025044:	4603      	mov	r3, r0
 8025046:	b2db      	uxtb	r3, r3
 8025048:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 802504c:	2b00      	cmp	r3, #0
 802504e:	d12e      	bne.n	80250ae <tcp_receive+0x8ae>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8025050:	4b0e      	ldr	r3, [pc, #56]	; (802508c <tcp_receive+0x88c>)
 8025052:	68dc      	ldr	r4, [r3, #12]
 8025054:	4b0d      	ldr	r3, [pc, #52]	; (802508c <tcp_receive+0x88c>)
 8025056:	68db      	ldr	r3, [r3, #12]
 8025058:	899b      	ldrh	r3, [r3, #12]
 802505a:	b29d      	uxth	r5, r3
 802505c:	2001      	movs	r0, #1
 802505e:	f7f6 fbb3 	bl	801b7c8 <lwip_htons>
 8025062:	4603      	mov	r3, r0
 8025064:	432b      	orrs	r3, r5
 8025066:	b29b      	uxth	r3, r3
 8025068:	81a3      	strh	r3, [r4, #12]
                tcplen = TCP_TCPLEN(&inseg);
 802506a:	4b08      	ldr	r3, [pc, #32]	; (802508c <tcp_receive+0x88c>)
 802506c:	891c      	ldrh	r4, [r3, #8]
 802506e:	4b07      	ldr	r3, [pc, #28]	; (802508c <tcp_receive+0x88c>)
 8025070:	68db      	ldr	r3, [r3, #12]
 8025072:	899b      	ldrh	r3, [r3, #12]
 8025074:	b29b      	uxth	r3, r3
 8025076:	4618      	mov	r0, r3
 8025078:	f7f6 fba6 	bl	801b7c8 <lwip_htons>
 802507c:	4603      	mov	r3, r0
 802507e:	b2db      	uxtb	r3, r3
 8025080:	f003 0303 	and.w	r3, r3, #3
 8025084:	2b00      	cmp	r3, #0
 8025086:	d00d      	beq.n	80250a4 <tcp_receive+0x8a4>
 8025088:	2301      	movs	r3, #1
 802508a:	e00c      	b.n	80250a6 <tcp_receive+0x8a6>
 802508c:	2001719c 	.word	0x2001719c
 8025090:	200171bc 	.word	0x200171bc
 8025094:	200171c6 	.word	0x200171c6
 8025098:	08030430 	.word	0x08030430
 802509c:	080307d8 	.word	0x080307d8
 80250a0:	0803047c 	.word	0x0803047c
 80250a4:	2300      	movs	r3, #0
 80250a6:	4423      	add	r3, r4
 80250a8:	b29a      	uxth	r2, r3
 80250aa:	4b98      	ldr	r3, [pc, #608]	; (802530c <tcp_receive+0xb0c>)
 80250ac:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80250ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80250b0:	61bb      	str	r3, [r7, #24]
              next = next->next;
 80250b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80250b4:	681b      	ldr	r3, [r3, #0]
 80250b6:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 80250b8:	69b8      	ldr	r0, [r7, #24]
 80250ba:	f7fd fc77 	bl	80229ac <tcp_seg_free>
            while (next &&
 80250be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80250c0:	2b00      	cmp	r3, #0
 80250c2:	d00e      	beq.n	80250e2 <tcp_receive+0x8e2>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80250c4:	4b91      	ldr	r3, [pc, #580]	; (802530c <tcp_receive+0xb0c>)
 80250c6:	881b      	ldrh	r3, [r3, #0]
 80250c8:	461a      	mov	r2, r3
 80250ca:	4b91      	ldr	r3, [pc, #580]	; (8025310 <tcp_receive+0xb10>)
 80250cc:	681b      	ldr	r3, [r3, #0]
 80250ce:	441a      	add	r2, r3
 80250d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80250d2:	68db      	ldr	r3, [r3, #12]
 80250d4:	685b      	ldr	r3, [r3, #4]
 80250d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80250d8:	8909      	ldrh	r1, [r1, #8]
 80250da:	440b      	add	r3, r1
 80250dc:	1ad3      	subs	r3, r2, r3
            while (next &&
 80250de:	2b00      	cmp	r3, #0
 80250e0:	da9c      	bge.n	802501c <tcp_receive+0x81c>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80250e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80250e4:	2b00      	cmp	r3, #0
 80250e6:	d059      	beq.n	802519c <tcp_receive+0x99c>
                TCP_SEQ_GT(seqno + tcplen,
 80250e8:	4b88      	ldr	r3, [pc, #544]	; (802530c <tcp_receive+0xb0c>)
 80250ea:	881b      	ldrh	r3, [r3, #0]
 80250ec:	461a      	mov	r2, r3
 80250ee:	4b88      	ldr	r3, [pc, #544]	; (8025310 <tcp_receive+0xb10>)
 80250f0:	681b      	ldr	r3, [r3, #0]
 80250f2:	441a      	add	r2, r3
 80250f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80250f6:	68db      	ldr	r3, [r3, #12]
 80250f8:	685b      	ldr	r3, [r3, #4]
 80250fa:	1ad3      	subs	r3, r2, r3
            if (next &&
 80250fc:	2b00      	cmp	r3, #0
 80250fe:	dd4d      	ble.n	802519c <tcp_receive+0x99c>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8025100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8025102:	68db      	ldr	r3, [r3, #12]
 8025104:	685b      	ldr	r3, [r3, #4]
 8025106:	b29a      	uxth	r2, r3
 8025108:	4b81      	ldr	r3, [pc, #516]	; (8025310 <tcp_receive+0xb10>)
 802510a:	681b      	ldr	r3, [r3, #0]
 802510c:	b29b      	uxth	r3, r3
 802510e:	1ad3      	subs	r3, r2, r3
 8025110:	b29a      	uxth	r2, r3
 8025112:	4b80      	ldr	r3, [pc, #512]	; (8025314 <tcp_receive+0xb14>)
 8025114:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8025116:	4b7f      	ldr	r3, [pc, #508]	; (8025314 <tcp_receive+0xb14>)
 8025118:	68db      	ldr	r3, [r3, #12]
 802511a:	899b      	ldrh	r3, [r3, #12]
 802511c:	b29b      	uxth	r3, r3
 802511e:	4618      	mov	r0, r3
 8025120:	f7f6 fb52 	bl	801b7c8 <lwip_htons>
 8025124:	4603      	mov	r3, r0
 8025126:	b2db      	uxtb	r3, r3
 8025128:	f003 0302 	and.w	r3, r3, #2
 802512c:	2b00      	cmp	r3, #0
 802512e:	d005      	beq.n	802513c <tcp_receive+0x93c>
                inseg.len -= 1;
 8025130:	4b78      	ldr	r3, [pc, #480]	; (8025314 <tcp_receive+0xb14>)
 8025132:	891b      	ldrh	r3, [r3, #8]
 8025134:	3b01      	subs	r3, #1
 8025136:	b29a      	uxth	r2, r3
 8025138:	4b76      	ldr	r3, [pc, #472]	; (8025314 <tcp_receive+0xb14>)
 802513a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 802513c:	4b75      	ldr	r3, [pc, #468]	; (8025314 <tcp_receive+0xb14>)
 802513e:	685a      	ldr	r2, [r3, #4]
 8025140:	4b74      	ldr	r3, [pc, #464]	; (8025314 <tcp_receive+0xb14>)
 8025142:	891b      	ldrh	r3, [r3, #8]
 8025144:	4619      	mov	r1, r3
 8025146:	4610      	mov	r0, r2
 8025148:	f7fb fbda 	bl	8020900 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 802514c:	4b71      	ldr	r3, [pc, #452]	; (8025314 <tcp_receive+0xb14>)
 802514e:	891c      	ldrh	r4, [r3, #8]
 8025150:	4b70      	ldr	r3, [pc, #448]	; (8025314 <tcp_receive+0xb14>)
 8025152:	68db      	ldr	r3, [r3, #12]
 8025154:	899b      	ldrh	r3, [r3, #12]
 8025156:	b29b      	uxth	r3, r3
 8025158:	4618      	mov	r0, r3
 802515a:	f7f6 fb35 	bl	801b7c8 <lwip_htons>
 802515e:	4603      	mov	r3, r0
 8025160:	b2db      	uxtb	r3, r3
 8025162:	f003 0303 	and.w	r3, r3, #3
 8025166:	2b00      	cmp	r3, #0
 8025168:	d001      	beq.n	802516e <tcp_receive+0x96e>
 802516a:	2301      	movs	r3, #1
 802516c:	e000      	b.n	8025170 <tcp_receive+0x970>
 802516e:	2300      	movs	r3, #0
 8025170:	4423      	add	r3, r4
 8025172:	b29a      	uxth	r2, r3
 8025174:	4b65      	ldr	r3, [pc, #404]	; (802530c <tcp_receive+0xb0c>)
 8025176:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8025178:	4b64      	ldr	r3, [pc, #400]	; (802530c <tcp_receive+0xb0c>)
 802517a:	881b      	ldrh	r3, [r3, #0]
 802517c:	461a      	mov	r2, r3
 802517e:	4b64      	ldr	r3, [pc, #400]	; (8025310 <tcp_receive+0xb10>)
 8025180:	681b      	ldr	r3, [r3, #0]
 8025182:	441a      	add	r2, r3
 8025184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8025186:	68db      	ldr	r3, [r3, #12]
 8025188:	685b      	ldr	r3, [r3, #4]
 802518a:	429a      	cmp	r2, r3
 802518c:	d006      	beq.n	802519c <tcp_receive+0x99c>
 802518e:	4b62      	ldr	r3, [pc, #392]	; (8025318 <tcp_receive+0xb18>)
 8025190:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8025194:	4961      	ldr	r1, [pc, #388]	; (802531c <tcp_receive+0xb1c>)
 8025196:	4862      	ldr	r0, [pc, #392]	; (8025320 <tcp_receive+0xb20>)
 8025198:	f006 fdc2 	bl	802bd20 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 802519c:	687b      	ldr	r3, [r7, #4]
 802519e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80251a0:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80251a2:	4b5a      	ldr	r3, [pc, #360]	; (802530c <tcp_receive+0xb0c>)
 80251a4:	881b      	ldrh	r3, [r3, #0]
 80251a6:	461a      	mov	r2, r3
 80251a8:	4b59      	ldr	r3, [pc, #356]	; (8025310 <tcp_receive+0xb10>)
 80251aa:	681b      	ldr	r3, [r3, #0]
 80251ac:	441a      	add	r2, r3
 80251ae:	687b      	ldr	r3, [r7, #4]
 80251b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80251b2:	687b      	ldr	r3, [r7, #4]
 80251b4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80251b6:	4b55      	ldr	r3, [pc, #340]	; (802530c <tcp_receive+0xb0c>)
 80251b8:	881b      	ldrh	r3, [r3, #0]
 80251ba:	429a      	cmp	r2, r3
 80251bc:	d206      	bcs.n	80251cc <tcp_receive+0x9cc>
 80251be:	4b56      	ldr	r3, [pc, #344]	; (8025318 <tcp_receive+0xb18>)
 80251c0:	f240 6207 	movw	r2, #1543	; 0x607
 80251c4:	4957      	ldr	r1, [pc, #348]	; (8025324 <tcp_receive+0xb24>)
 80251c6:	4856      	ldr	r0, [pc, #344]	; (8025320 <tcp_receive+0xb20>)
 80251c8:	f006 fdaa 	bl	802bd20 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80251cc:	687b      	ldr	r3, [r7, #4]
 80251ce:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80251d0:	4b4e      	ldr	r3, [pc, #312]	; (802530c <tcp_receive+0xb0c>)
 80251d2:	881b      	ldrh	r3, [r3, #0]
 80251d4:	1ad3      	subs	r3, r2, r3
 80251d6:	b29a      	uxth	r2, r3
 80251d8:	687b      	ldr	r3, [r7, #4]
 80251da:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80251dc:	6878      	ldr	r0, [r7, #4]
 80251de:	f7fc fda9 	bl	8021d34 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80251e2:	4b4c      	ldr	r3, [pc, #304]	; (8025314 <tcp_receive+0xb14>)
 80251e4:	685b      	ldr	r3, [r3, #4]
 80251e6:	891b      	ldrh	r3, [r3, #8]
 80251e8:	2b00      	cmp	r3, #0
 80251ea:	d006      	beq.n	80251fa <tcp_receive+0x9fa>
          recv_data = inseg.p;
 80251ec:	4b49      	ldr	r3, [pc, #292]	; (8025314 <tcp_receive+0xb14>)
 80251ee:	685b      	ldr	r3, [r3, #4]
 80251f0:	4a4d      	ldr	r2, [pc, #308]	; (8025328 <tcp_receive+0xb28>)
 80251f2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80251f4:	4b47      	ldr	r3, [pc, #284]	; (8025314 <tcp_receive+0xb14>)
 80251f6:	2200      	movs	r2, #0
 80251f8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80251fa:	4b46      	ldr	r3, [pc, #280]	; (8025314 <tcp_receive+0xb14>)
 80251fc:	68db      	ldr	r3, [r3, #12]
 80251fe:	899b      	ldrh	r3, [r3, #12]
 8025200:	b29b      	uxth	r3, r3
 8025202:	4618      	mov	r0, r3
 8025204:	f7f6 fae0 	bl	801b7c8 <lwip_htons>
 8025208:	4603      	mov	r3, r0
 802520a:	b2db      	uxtb	r3, r3
 802520c:	f003 0301 	and.w	r3, r3, #1
 8025210:	2b00      	cmp	r3, #0
 8025212:	f000 80b8 	beq.w	8025386 <tcp_receive+0xb86>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8025216:	4b45      	ldr	r3, [pc, #276]	; (802532c <tcp_receive+0xb2c>)
 8025218:	781b      	ldrb	r3, [r3, #0]
 802521a:	f043 0320 	orr.w	r3, r3, #32
 802521e:	b2da      	uxtb	r2, r3
 8025220:	4b42      	ldr	r3, [pc, #264]	; (802532c <tcp_receive+0xb2c>)
 8025222:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8025224:	e0af      	b.n	8025386 <tcp_receive+0xb86>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8025226:	687b      	ldr	r3, [r7, #4]
 8025228:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 802522a:	617b      	str	r3, [r7, #20]
          seqno = pcb->ooseq->tcphdr->seqno;
 802522c:	687b      	ldr	r3, [r7, #4]
 802522e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8025230:	68db      	ldr	r3, [r3, #12]
 8025232:	685b      	ldr	r3, [r3, #4]
 8025234:	4a36      	ldr	r2, [pc, #216]	; (8025310 <tcp_receive+0xb10>)
 8025236:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8025238:	697b      	ldr	r3, [r7, #20]
 802523a:	891b      	ldrh	r3, [r3, #8]
 802523c:	461c      	mov	r4, r3
 802523e:	697b      	ldr	r3, [r7, #20]
 8025240:	68db      	ldr	r3, [r3, #12]
 8025242:	899b      	ldrh	r3, [r3, #12]
 8025244:	b29b      	uxth	r3, r3
 8025246:	4618      	mov	r0, r3
 8025248:	f7f6 fabe 	bl	801b7c8 <lwip_htons>
 802524c:	4603      	mov	r3, r0
 802524e:	b2db      	uxtb	r3, r3
 8025250:	f003 0303 	and.w	r3, r3, #3
 8025254:	2b00      	cmp	r3, #0
 8025256:	d001      	beq.n	802525c <tcp_receive+0xa5c>
 8025258:	2301      	movs	r3, #1
 802525a:	e000      	b.n	802525e <tcp_receive+0xa5e>
 802525c:	2300      	movs	r3, #0
 802525e:	4423      	add	r3, r4
 8025260:	687a      	ldr	r2, [r7, #4]
 8025262:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8025264:	441a      	add	r2, r3
 8025266:	687b      	ldr	r3, [r7, #4]
 8025268:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 802526a:	687b      	ldr	r3, [r7, #4]
 802526c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 802526e:	461c      	mov	r4, r3
 8025270:	697b      	ldr	r3, [r7, #20]
 8025272:	891b      	ldrh	r3, [r3, #8]
 8025274:	461d      	mov	r5, r3
 8025276:	697b      	ldr	r3, [r7, #20]
 8025278:	68db      	ldr	r3, [r3, #12]
 802527a:	899b      	ldrh	r3, [r3, #12]
 802527c:	b29b      	uxth	r3, r3
 802527e:	4618      	mov	r0, r3
 8025280:	f7f6 faa2 	bl	801b7c8 <lwip_htons>
 8025284:	4603      	mov	r3, r0
 8025286:	b2db      	uxtb	r3, r3
 8025288:	f003 0303 	and.w	r3, r3, #3
 802528c:	2b00      	cmp	r3, #0
 802528e:	d001      	beq.n	8025294 <tcp_receive+0xa94>
 8025290:	2301      	movs	r3, #1
 8025292:	e000      	b.n	8025296 <tcp_receive+0xa96>
 8025294:	2300      	movs	r3, #0
 8025296:	442b      	add	r3, r5
 8025298:	429c      	cmp	r4, r3
 802529a:	d206      	bcs.n	80252aa <tcp_receive+0xaaa>
 802529c:	4b1e      	ldr	r3, [pc, #120]	; (8025318 <tcp_receive+0xb18>)
 802529e:	f240 622c 	movw	r2, #1580	; 0x62c
 80252a2:	4923      	ldr	r1, [pc, #140]	; (8025330 <tcp_receive+0xb30>)
 80252a4:	481e      	ldr	r0, [pc, #120]	; (8025320 <tcp_receive+0xb20>)
 80252a6:	f006 fd3b 	bl	802bd20 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80252aa:	697b      	ldr	r3, [r7, #20]
 80252ac:	891b      	ldrh	r3, [r3, #8]
 80252ae:	461c      	mov	r4, r3
 80252b0:	697b      	ldr	r3, [r7, #20]
 80252b2:	68db      	ldr	r3, [r3, #12]
 80252b4:	899b      	ldrh	r3, [r3, #12]
 80252b6:	b29b      	uxth	r3, r3
 80252b8:	4618      	mov	r0, r3
 80252ba:	f7f6 fa85 	bl	801b7c8 <lwip_htons>
 80252be:	4603      	mov	r3, r0
 80252c0:	b2db      	uxtb	r3, r3
 80252c2:	f003 0303 	and.w	r3, r3, #3
 80252c6:	2b00      	cmp	r3, #0
 80252c8:	d001      	beq.n	80252ce <tcp_receive+0xace>
 80252ca:	2301      	movs	r3, #1
 80252cc:	e000      	b.n	80252d0 <tcp_receive+0xad0>
 80252ce:	2300      	movs	r3, #0
 80252d0:	18e1      	adds	r1, r4, r3
 80252d2:	687b      	ldr	r3, [r7, #4]
 80252d4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80252d6:	b28b      	uxth	r3, r1
 80252d8:	1ad3      	subs	r3, r2, r3
 80252da:	b29a      	uxth	r2, r3
 80252dc:	687b      	ldr	r3, [r7, #4]
 80252de:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80252e0:	6878      	ldr	r0, [r7, #4]
 80252e2:	f7fc fd27 	bl	8021d34 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80252e6:	697b      	ldr	r3, [r7, #20]
 80252e8:	685b      	ldr	r3, [r3, #4]
 80252ea:	891b      	ldrh	r3, [r3, #8]
 80252ec:	2b00      	cmp	r3, #0
 80252ee:	d028      	beq.n	8025342 <tcp_receive+0xb42>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80252f0:	4b0d      	ldr	r3, [pc, #52]	; (8025328 <tcp_receive+0xb28>)
 80252f2:	681b      	ldr	r3, [r3, #0]
 80252f4:	2b00      	cmp	r3, #0
 80252f6:	d01d      	beq.n	8025334 <tcp_receive+0xb34>
              pbuf_cat(recv_data, cseg->p);
 80252f8:	4b0b      	ldr	r3, [pc, #44]	; (8025328 <tcp_receive+0xb28>)
 80252fa:	681a      	ldr	r2, [r3, #0]
 80252fc:	697b      	ldr	r3, [r7, #20]
 80252fe:	685b      	ldr	r3, [r3, #4]
 8025300:	4619      	mov	r1, r3
 8025302:	4610      	mov	r0, r2
 8025304:	f7fb fd84 	bl	8020e10 <pbuf_cat>
 8025308:	e018      	b.n	802533c <tcp_receive+0xb3c>
 802530a:	bf00      	nop
 802530c:	200171c6 	.word	0x200171c6
 8025310:	200171bc 	.word	0x200171bc
 8025314:	2001719c 	.word	0x2001719c
 8025318:	08030430 	.word	0x08030430
 802531c:	08030810 	.word	0x08030810
 8025320:	0803047c 	.word	0x0803047c
 8025324:	0803084c 	.word	0x0803084c
 8025328:	200171cc 	.word	0x200171cc
 802532c:	200171c9 	.word	0x200171c9
 8025330:	0803086c 	.word	0x0803086c
            } else {
              recv_data = cseg->p;
 8025334:	697b      	ldr	r3, [r7, #20]
 8025336:	685b      	ldr	r3, [r3, #4]
 8025338:	4a70      	ldr	r2, [pc, #448]	; (80254fc <tcp_receive+0xcfc>)
 802533a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 802533c:	697b      	ldr	r3, [r7, #20]
 802533e:	2200      	movs	r2, #0
 8025340:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8025342:	697b      	ldr	r3, [r7, #20]
 8025344:	68db      	ldr	r3, [r3, #12]
 8025346:	899b      	ldrh	r3, [r3, #12]
 8025348:	b29b      	uxth	r3, r3
 802534a:	4618      	mov	r0, r3
 802534c:	f7f6 fa3c 	bl	801b7c8 <lwip_htons>
 8025350:	4603      	mov	r3, r0
 8025352:	b2db      	uxtb	r3, r3
 8025354:	f003 0301 	and.w	r3, r3, #1
 8025358:	2b00      	cmp	r3, #0
 802535a:	d00d      	beq.n	8025378 <tcp_receive+0xb78>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 802535c:	4b68      	ldr	r3, [pc, #416]	; (8025500 <tcp_receive+0xd00>)
 802535e:	781b      	ldrb	r3, [r3, #0]
 8025360:	f043 0320 	orr.w	r3, r3, #32
 8025364:	b2da      	uxtb	r2, r3
 8025366:	4b66      	ldr	r3, [pc, #408]	; (8025500 <tcp_receive+0xd00>)
 8025368:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 802536a:	687b      	ldr	r3, [r7, #4]
 802536c:	7d1b      	ldrb	r3, [r3, #20]
 802536e:	2b04      	cmp	r3, #4
 8025370:	d102      	bne.n	8025378 <tcp_receive+0xb78>
              pcb->state = CLOSE_WAIT;
 8025372:	687b      	ldr	r3, [r7, #4]
 8025374:	2207      	movs	r2, #7
 8025376:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8025378:	697b      	ldr	r3, [r7, #20]
 802537a:	681a      	ldr	r2, [r3, #0]
 802537c:	687b      	ldr	r3, [r7, #4]
 802537e:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8025380:	6978      	ldr	r0, [r7, #20]
 8025382:	f7fd fb13 	bl	80229ac <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8025386:	687b      	ldr	r3, [r7, #4]
 8025388:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 802538a:	2b00      	cmp	r3, #0
 802538c:	d008      	beq.n	80253a0 <tcp_receive+0xba0>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 802538e:	687b      	ldr	r3, [r7, #4]
 8025390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8025392:	68db      	ldr	r3, [r3, #12]
 8025394:	685a      	ldr	r2, [r3, #4]
 8025396:	687b      	ldr	r3, [r7, #4]
 8025398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 802539a:	429a      	cmp	r2, r3
 802539c:	f43f af43 	beq.w	8025226 <tcp_receive+0xa26>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80253a0:	687b      	ldr	r3, [r7, #4]
 80253a2:	8b5b      	ldrh	r3, [r3, #26]
 80253a4:	f003 0301 	and.w	r3, r3, #1
 80253a8:	2b00      	cmp	r3, #0
 80253aa:	d00e      	beq.n	80253ca <tcp_receive+0xbca>
 80253ac:	687b      	ldr	r3, [r7, #4]
 80253ae:	8b5b      	ldrh	r3, [r3, #26]
 80253b0:	f023 0301 	bic.w	r3, r3, #1
 80253b4:	b29a      	uxth	r2, r3
 80253b6:	687b      	ldr	r3, [r7, #4]
 80253b8:	835a      	strh	r2, [r3, #26]
 80253ba:	687b      	ldr	r3, [r7, #4]
 80253bc:	8b5b      	ldrh	r3, [r3, #26]
 80253be:	f043 0302 	orr.w	r3, r3, #2
 80253c2:	b29a      	uxth	r2, r3
 80253c4:	687b      	ldr	r3, [r7, #4]
 80253c6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80253c8:	e188      	b.n	80256dc <tcp_receive+0xedc>
        tcp_ack(pcb);
 80253ca:	687b      	ldr	r3, [r7, #4]
 80253cc:	8b5b      	ldrh	r3, [r3, #26]
 80253ce:	f043 0301 	orr.w	r3, r3, #1
 80253d2:	b29a      	uxth	r2, r3
 80253d4:	687b      	ldr	r3, [r7, #4]
 80253d6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80253d8:	e180      	b.n	80256dc <tcp_receive+0xedc>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80253da:	687b      	ldr	r3, [r7, #4]
 80253dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80253de:	2b00      	cmp	r3, #0
 80253e0:	d106      	bne.n	80253f0 <tcp_receive+0xbf0>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80253e2:	4848      	ldr	r0, [pc, #288]	; (8025504 <tcp_receive+0xd04>)
 80253e4:	f7fd fafa 	bl	80229dc <tcp_seg_copy>
 80253e8:	4602      	mov	r2, r0
 80253ea:	687b      	ldr	r3, [r7, #4]
 80253ec:	675a      	str	r2, [r3, #116]	; 0x74
 80253ee:	e16d      	b.n	80256cc <tcp_receive+0xecc>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80253f0:	2300      	movs	r3, #0
 80253f2:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80253f4:	687b      	ldr	r3, [r7, #4]
 80253f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80253f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80253fa:	e157      	b.n	80256ac <tcp_receive+0xeac>
            if (seqno == next->tcphdr->seqno) {
 80253fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80253fe:	68db      	ldr	r3, [r3, #12]
 8025400:	685a      	ldr	r2, [r3, #4]
 8025402:	4b41      	ldr	r3, [pc, #260]	; (8025508 <tcp_receive+0xd08>)
 8025404:	681b      	ldr	r3, [r3, #0]
 8025406:	429a      	cmp	r2, r3
 8025408:	d11d      	bne.n	8025446 <tcp_receive+0xc46>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 802540a:	4b3e      	ldr	r3, [pc, #248]	; (8025504 <tcp_receive+0xd04>)
 802540c:	891a      	ldrh	r2, [r3, #8]
 802540e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025410:	891b      	ldrh	r3, [r3, #8]
 8025412:	429a      	cmp	r2, r3
 8025414:	f240 814f 	bls.w	80256b6 <tcp_receive+0xeb6>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8025418:	483a      	ldr	r0, [pc, #232]	; (8025504 <tcp_receive+0xd04>)
 802541a:	f7fd fadf 	bl	80229dc <tcp_seg_copy>
 802541e:	60b8      	str	r0, [r7, #8]
                if (cseg != NULL) {
 8025420:	68bb      	ldr	r3, [r7, #8]
 8025422:	2b00      	cmp	r3, #0
 8025424:	f000 8149 	beq.w	80256ba <tcp_receive+0xeba>
                  if (prev != NULL) {
 8025428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802542a:	2b00      	cmp	r3, #0
 802542c:	d003      	beq.n	8025436 <tcp_receive+0xc36>
                    prev->next = cseg;
 802542e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8025430:	68ba      	ldr	r2, [r7, #8]
 8025432:	601a      	str	r2, [r3, #0]
 8025434:	e002      	b.n	802543c <tcp_receive+0xc3c>
                  } else {
                    pcb->ooseq = cseg;
 8025436:	687b      	ldr	r3, [r7, #4]
 8025438:	68ba      	ldr	r2, [r7, #8]
 802543a:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 802543c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 802543e:	68b8      	ldr	r0, [r7, #8]
 8025440:	f7ff f8da 	bl	80245f8 <tcp_oos_insert_segment>
                }
                break;
 8025444:	e139      	b.n	80256ba <tcp_receive+0xeba>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8025446:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8025448:	2b00      	cmp	r3, #0
 802544a:	d117      	bne.n	802547c <tcp_receive+0xc7c>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 802544c:	4b2e      	ldr	r3, [pc, #184]	; (8025508 <tcp_receive+0xd08>)
 802544e:	681a      	ldr	r2, [r3, #0]
 8025450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025452:	68db      	ldr	r3, [r3, #12]
 8025454:	685b      	ldr	r3, [r3, #4]
 8025456:	1ad3      	subs	r3, r2, r3
 8025458:	2b00      	cmp	r3, #0
 802545a:	da57      	bge.n	802550c <tcp_receive+0xd0c>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 802545c:	4829      	ldr	r0, [pc, #164]	; (8025504 <tcp_receive+0xd04>)
 802545e:	f7fd fabd 	bl	80229dc <tcp_seg_copy>
 8025462:	6138      	str	r0, [r7, #16]
                  if (cseg != NULL) {
 8025464:	693b      	ldr	r3, [r7, #16]
 8025466:	2b00      	cmp	r3, #0
 8025468:	f000 8129 	beq.w	80256be <tcp_receive+0xebe>
                    pcb->ooseq = cseg;
 802546c:	687b      	ldr	r3, [r7, #4]
 802546e:	693a      	ldr	r2, [r7, #16]
 8025470:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8025472:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8025474:	6938      	ldr	r0, [r7, #16]
 8025476:	f7ff f8bf 	bl	80245f8 <tcp_oos_insert_segment>
                  }
                  break;
 802547a:	e120      	b.n	80256be <tcp_receive+0xebe>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 802547c:	4b22      	ldr	r3, [pc, #136]	; (8025508 <tcp_receive+0xd08>)
 802547e:	681a      	ldr	r2, [r3, #0]
 8025480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8025482:	68db      	ldr	r3, [r3, #12]
 8025484:	685b      	ldr	r3, [r3, #4]
 8025486:	1ad3      	subs	r3, r2, r3
 8025488:	3b01      	subs	r3, #1
 802548a:	2b00      	cmp	r3, #0
 802548c:	db3e      	blt.n	802550c <tcp_receive+0xd0c>
 802548e:	4b1e      	ldr	r3, [pc, #120]	; (8025508 <tcp_receive+0xd08>)
 8025490:	681a      	ldr	r2, [r3, #0]
 8025492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025494:	68db      	ldr	r3, [r3, #12]
 8025496:	685b      	ldr	r3, [r3, #4]
 8025498:	1ad3      	subs	r3, r2, r3
 802549a:	3301      	adds	r3, #1
 802549c:	2b00      	cmp	r3, #0
 802549e:	dc35      	bgt.n	802550c <tcp_receive+0xd0c>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80254a0:	4818      	ldr	r0, [pc, #96]	; (8025504 <tcp_receive+0xd04>)
 80254a2:	f7fd fa9b 	bl	80229dc <tcp_seg_copy>
 80254a6:	60f8      	str	r0, [r7, #12]
                  if (cseg != NULL) {
 80254a8:	68fb      	ldr	r3, [r7, #12]
 80254aa:	2b00      	cmp	r3, #0
 80254ac:	f000 8109 	beq.w	80256c2 <tcp_receive+0xec2>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80254b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80254b2:	68db      	ldr	r3, [r3, #12]
 80254b4:	685b      	ldr	r3, [r3, #4]
 80254b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80254b8:	8912      	ldrh	r2, [r2, #8]
 80254ba:	441a      	add	r2, r3
 80254bc:	4b12      	ldr	r3, [pc, #72]	; (8025508 <tcp_receive+0xd08>)
 80254be:	681b      	ldr	r3, [r3, #0]
 80254c0:	1ad3      	subs	r3, r2, r3
 80254c2:	2b00      	cmp	r3, #0
 80254c4:	dd12      	ble.n	80254ec <tcp_receive+0xcec>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80254c6:	4b10      	ldr	r3, [pc, #64]	; (8025508 <tcp_receive+0xd08>)
 80254c8:	681b      	ldr	r3, [r3, #0]
 80254ca:	b29a      	uxth	r2, r3
 80254cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80254ce:	68db      	ldr	r3, [r3, #12]
 80254d0:	685b      	ldr	r3, [r3, #4]
 80254d2:	b29b      	uxth	r3, r3
 80254d4:	1ad3      	subs	r3, r2, r3
 80254d6:	b29a      	uxth	r2, r3
 80254d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80254da:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80254dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80254de:	685a      	ldr	r2, [r3, #4]
 80254e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80254e2:	891b      	ldrh	r3, [r3, #8]
 80254e4:	4619      	mov	r1, r3
 80254e6:	4610      	mov	r0, r2
 80254e8:	f7fb fa0a 	bl	8020900 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80254ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80254ee:	68fa      	ldr	r2, [r7, #12]
 80254f0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80254f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80254f4:	68f8      	ldr	r0, [r7, #12]
 80254f6:	f7ff f87f 	bl	80245f8 <tcp_oos_insert_segment>
                  }
                  break;
 80254fa:	e0e2      	b.n	80256c2 <tcp_receive+0xec2>
 80254fc:	200171cc 	.word	0x200171cc
 8025500:	200171c9 	.word	0x200171c9
 8025504:	2001719c 	.word	0x2001719c
 8025508:	200171bc 	.word	0x200171bc
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 802550c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802550e:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8025510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025512:	681b      	ldr	r3, [r3, #0]
 8025514:	2b00      	cmp	r3, #0
 8025516:	f040 80c6 	bne.w	80256a6 <tcp_receive+0xea6>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 802551a:	4b80      	ldr	r3, [pc, #512]	; (802571c <tcp_receive+0xf1c>)
 802551c:	681a      	ldr	r2, [r3, #0]
 802551e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025520:	68db      	ldr	r3, [r3, #12]
 8025522:	685b      	ldr	r3, [r3, #4]
 8025524:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8025526:	2b00      	cmp	r3, #0
 8025528:	f340 80bd 	ble.w	80256a6 <tcp_receive+0xea6>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 802552c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802552e:	68db      	ldr	r3, [r3, #12]
 8025530:	899b      	ldrh	r3, [r3, #12]
 8025532:	b29b      	uxth	r3, r3
 8025534:	4618      	mov	r0, r3
 8025536:	f7f6 f947 	bl	801b7c8 <lwip_htons>
 802553a:	4603      	mov	r3, r0
 802553c:	b2db      	uxtb	r3, r3
 802553e:	f003 0301 	and.w	r3, r3, #1
 8025542:	2b00      	cmp	r3, #0
 8025544:	f040 80bf 	bne.w	80256c6 <tcp_receive+0xec6>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8025548:	4875      	ldr	r0, [pc, #468]	; (8025720 <tcp_receive+0xf20>)
 802554a:	f7fd fa47 	bl	80229dc <tcp_seg_copy>
 802554e:	4602      	mov	r2, r0
 8025550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025552:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8025554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025556:	681b      	ldr	r3, [r3, #0]
 8025558:	2b00      	cmp	r3, #0
 802555a:	f000 80b6 	beq.w	80256ca <tcp_receive+0xeca>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 802555e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025560:	68db      	ldr	r3, [r3, #12]
 8025562:	685b      	ldr	r3, [r3, #4]
 8025564:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8025566:	8912      	ldrh	r2, [r2, #8]
 8025568:	441a      	add	r2, r3
 802556a:	4b6c      	ldr	r3, [pc, #432]	; (802571c <tcp_receive+0xf1c>)
 802556c:	681b      	ldr	r3, [r3, #0]
 802556e:	1ad3      	subs	r3, r2, r3
 8025570:	2b00      	cmp	r3, #0
 8025572:	dd12      	ble.n	802559a <tcp_receive+0xd9a>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8025574:	4b69      	ldr	r3, [pc, #420]	; (802571c <tcp_receive+0xf1c>)
 8025576:	681b      	ldr	r3, [r3, #0]
 8025578:	b29a      	uxth	r2, r3
 802557a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802557c:	68db      	ldr	r3, [r3, #12]
 802557e:	685b      	ldr	r3, [r3, #4]
 8025580:	b29b      	uxth	r3, r3
 8025582:	1ad3      	subs	r3, r2, r3
 8025584:	b29a      	uxth	r2, r3
 8025586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025588:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 802558a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802558c:	685a      	ldr	r2, [r3, #4]
 802558e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025590:	891b      	ldrh	r3, [r3, #8]
 8025592:	4619      	mov	r1, r3
 8025594:	4610      	mov	r0, r2
 8025596:	f7fb f9b3 	bl	8020900 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 802559a:	4b62      	ldr	r3, [pc, #392]	; (8025724 <tcp_receive+0xf24>)
 802559c:	881b      	ldrh	r3, [r3, #0]
 802559e:	461a      	mov	r2, r3
 80255a0:	4b5e      	ldr	r3, [pc, #376]	; (802571c <tcp_receive+0xf1c>)
 80255a2:	681b      	ldr	r3, [r3, #0]
 80255a4:	441a      	add	r2, r3
 80255a6:	687b      	ldr	r3, [r7, #4]
 80255a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80255aa:	6879      	ldr	r1, [r7, #4]
 80255ac:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80255ae:	440b      	add	r3, r1
 80255b0:	1ad3      	subs	r3, r2, r3
 80255b2:	2b00      	cmp	r3, #0
 80255b4:	f340 8089 	ble.w	80256ca <tcp_receive+0xeca>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80255b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80255ba:	681b      	ldr	r3, [r3, #0]
 80255bc:	68db      	ldr	r3, [r3, #12]
 80255be:	899b      	ldrh	r3, [r3, #12]
 80255c0:	b29b      	uxth	r3, r3
 80255c2:	4618      	mov	r0, r3
 80255c4:	f7f6 f900 	bl	801b7c8 <lwip_htons>
 80255c8:	4603      	mov	r3, r0
 80255ca:	b2db      	uxtb	r3, r3
 80255cc:	f003 0301 	and.w	r3, r3, #1
 80255d0:	2b00      	cmp	r3, #0
 80255d2:	d022      	beq.n	802561a <tcp_receive+0xe1a>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80255d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80255d6:	681b      	ldr	r3, [r3, #0]
 80255d8:	68dc      	ldr	r4, [r3, #12]
 80255da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80255dc:	681b      	ldr	r3, [r3, #0]
 80255de:	68db      	ldr	r3, [r3, #12]
 80255e0:	899b      	ldrh	r3, [r3, #12]
 80255e2:	b29b      	uxth	r3, r3
 80255e4:	b21b      	sxth	r3, r3
 80255e6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80255ea:	b21d      	sxth	r5, r3
 80255ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80255ee:	681b      	ldr	r3, [r3, #0]
 80255f0:	68db      	ldr	r3, [r3, #12]
 80255f2:	899b      	ldrh	r3, [r3, #12]
 80255f4:	b29b      	uxth	r3, r3
 80255f6:	4618      	mov	r0, r3
 80255f8:	f7f6 f8e6 	bl	801b7c8 <lwip_htons>
 80255fc:	4603      	mov	r3, r0
 80255fe:	b2db      	uxtb	r3, r3
 8025600:	b29b      	uxth	r3, r3
 8025602:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8025606:	b29b      	uxth	r3, r3
 8025608:	4618      	mov	r0, r3
 802560a:	f7f6 f8dd 	bl	801b7c8 <lwip_htons>
 802560e:	4603      	mov	r3, r0
 8025610:	b21b      	sxth	r3, r3
 8025612:	432b      	orrs	r3, r5
 8025614:	b21b      	sxth	r3, r3
 8025616:	b29b      	uxth	r3, r3
 8025618:	81a3      	strh	r3, [r4, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 802561a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802561c:	681b      	ldr	r3, [r3, #0]
 802561e:	687a      	ldr	r2, [r7, #4]
 8025620:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8025622:	b291      	uxth	r1, r2
 8025624:	687a      	ldr	r2, [r7, #4]
 8025626:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8025628:	440a      	add	r2, r1
 802562a:	b291      	uxth	r1, r2
 802562c:	4a3b      	ldr	r2, [pc, #236]	; (802571c <tcp_receive+0xf1c>)
 802562e:	6812      	ldr	r2, [r2, #0]
 8025630:	b292      	uxth	r2, r2
 8025632:	1a8a      	subs	r2, r1, r2
 8025634:	b292      	uxth	r2, r2
 8025636:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8025638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802563a:	681b      	ldr	r3, [r3, #0]
 802563c:	685a      	ldr	r2, [r3, #4]
 802563e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025640:	681b      	ldr	r3, [r3, #0]
 8025642:	891b      	ldrh	r3, [r3, #8]
 8025644:	4619      	mov	r1, r3
 8025646:	4610      	mov	r0, r2
 8025648:	f7fb f95a 	bl	8020900 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 802564c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802564e:	681b      	ldr	r3, [r3, #0]
 8025650:	891c      	ldrh	r4, [r3, #8]
 8025652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8025654:	681b      	ldr	r3, [r3, #0]
 8025656:	68db      	ldr	r3, [r3, #12]
 8025658:	899b      	ldrh	r3, [r3, #12]
 802565a:	b29b      	uxth	r3, r3
 802565c:	4618      	mov	r0, r3
 802565e:	f7f6 f8b3 	bl	801b7c8 <lwip_htons>
 8025662:	4603      	mov	r3, r0
 8025664:	b2db      	uxtb	r3, r3
 8025666:	f003 0303 	and.w	r3, r3, #3
 802566a:	2b00      	cmp	r3, #0
 802566c:	d001      	beq.n	8025672 <tcp_receive+0xe72>
 802566e:	2301      	movs	r3, #1
 8025670:	e000      	b.n	8025674 <tcp_receive+0xe74>
 8025672:	2300      	movs	r3, #0
 8025674:	4423      	add	r3, r4
 8025676:	b29a      	uxth	r2, r3
 8025678:	4b2a      	ldr	r3, [pc, #168]	; (8025724 <tcp_receive+0xf24>)
 802567a:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 802567c:	4b29      	ldr	r3, [pc, #164]	; (8025724 <tcp_receive+0xf24>)
 802567e:	881b      	ldrh	r3, [r3, #0]
 8025680:	461a      	mov	r2, r3
 8025682:	4b26      	ldr	r3, [pc, #152]	; (802571c <tcp_receive+0xf1c>)
 8025684:	681b      	ldr	r3, [r3, #0]
 8025686:	441a      	add	r2, r3
 8025688:	687b      	ldr	r3, [r7, #4]
 802568a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802568c:	6879      	ldr	r1, [r7, #4]
 802568e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8025690:	440b      	add	r3, r1
 8025692:	429a      	cmp	r2, r3
 8025694:	d019      	beq.n	80256ca <tcp_receive+0xeca>
 8025696:	4b24      	ldr	r3, [pc, #144]	; (8025728 <tcp_receive+0xf28>)
 8025698:	f240 62f9 	movw	r2, #1785	; 0x6f9
 802569c:	4923      	ldr	r1, [pc, #140]	; (802572c <tcp_receive+0xf2c>)
 802569e:	4824      	ldr	r0, [pc, #144]	; (8025730 <tcp_receive+0xf30>)
 80256a0:	f006 fb3e 	bl	802bd20 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80256a4:	e011      	b.n	80256ca <tcp_receive+0xeca>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80256a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80256a8:	681b      	ldr	r3, [r3, #0]
 80256aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80256ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80256ae:	2b00      	cmp	r3, #0
 80256b0:	f47f aea4 	bne.w	80253fc <tcp_receive+0xbfc>
 80256b4:	e00a      	b.n	80256cc <tcp_receive+0xecc>
                break;
 80256b6:	bf00      	nop
 80256b8:	e008      	b.n	80256cc <tcp_receive+0xecc>
                break;
 80256ba:	bf00      	nop
 80256bc:	e006      	b.n	80256cc <tcp_receive+0xecc>
                  break;
 80256be:	bf00      	nop
 80256c0:	e004      	b.n	80256cc <tcp_receive+0xecc>
                  break;
 80256c2:	bf00      	nop
 80256c4:	e002      	b.n	80256cc <tcp_receive+0xecc>
                  break;
 80256c6:	bf00      	nop
 80256c8:	e000      	b.n	80256cc <tcp_receive+0xecc>
                break;
 80256ca:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80256cc:	6878      	ldr	r0, [r7, #4]
 80256ce:	f001 fea9 	bl	8027424 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80256d2:	e003      	b.n	80256dc <tcp_receive+0xedc>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80256d4:	6878      	ldr	r0, [r7, #4]
 80256d6:	f001 fea5 	bl	8027424 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80256da:	e01a      	b.n	8025712 <tcp_receive+0xf12>
 80256dc:	e019      	b.n	8025712 <tcp_receive+0xf12>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80256de:	4b0f      	ldr	r3, [pc, #60]	; (802571c <tcp_receive+0xf1c>)
 80256e0:	681a      	ldr	r2, [r3, #0]
 80256e2:	687b      	ldr	r3, [r7, #4]
 80256e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80256e6:	1ad3      	subs	r3, r2, r3
 80256e8:	2b00      	cmp	r3, #0
 80256ea:	db0a      	blt.n	8025702 <tcp_receive+0xf02>
 80256ec:	4b0b      	ldr	r3, [pc, #44]	; (802571c <tcp_receive+0xf1c>)
 80256ee:	681a      	ldr	r2, [r3, #0]
 80256f0:	687b      	ldr	r3, [r7, #4]
 80256f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80256f4:	6879      	ldr	r1, [r7, #4]
 80256f6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80256f8:	440b      	add	r3, r1
 80256fa:	1ad3      	subs	r3, r2, r3
 80256fc:	3301      	adds	r3, #1
 80256fe:	2b00      	cmp	r3, #0
 8025700:	dd07      	ble.n	8025712 <tcp_receive+0xf12>
      tcp_ack_now(pcb);
 8025702:	687b      	ldr	r3, [r7, #4]
 8025704:	8b5b      	ldrh	r3, [r3, #26]
 8025706:	f043 0302 	orr.w	r3, r3, #2
 802570a:	b29a      	uxth	r2, r3
 802570c:	687b      	ldr	r3, [r7, #4]
 802570e:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8025710:	e7ff      	b.n	8025712 <tcp_receive+0xf12>
 8025712:	bf00      	nop
 8025714:	3750      	adds	r7, #80	; 0x50
 8025716:	46bd      	mov	sp, r7
 8025718:	bdb0      	pop	{r4, r5, r7, pc}
 802571a:	bf00      	nop
 802571c:	200171bc 	.word	0x200171bc
 8025720:	2001719c 	.word	0x2001719c
 8025724:	200171c6 	.word	0x200171c6
 8025728:	08030430 	.word	0x08030430
 802572c:	080307d8 	.word	0x080307d8
 8025730:	0803047c 	.word	0x0803047c

08025734 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8025734:	b480      	push	{r7}
 8025736:	b083      	sub	sp, #12
 8025738:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 802573a:	4b15      	ldr	r3, [pc, #84]	; (8025790 <tcp_get_next_optbyte+0x5c>)
 802573c:	881b      	ldrh	r3, [r3, #0]
 802573e:	1c5a      	adds	r2, r3, #1
 8025740:	b291      	uxth	r1, r2
 8025742:	4a13      	ldr	r2, [pc, #76]	; (8025790 <tcp_get_next_optbyte+0x5c>)
 8025744:	8011      	strh	r1, [r2, #0]
 8025746:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8025748:	4b12      	ldr	r3, [pc, #72]	; (8025794 <tcp_get_next_optbyte+0x60>)
 802574a:	681b      	ldr	r3, [r3, #0]
 802574c:	2b00      	cmp	r3, #0
 802574e:	d004      	beq.n	802575a <tcp_get_next_optbyte+0x26>
 8025750:	4b11      	ldr	r3, [pc, #68]	; (8025798 <tcp_get_next_optbyte+0x64>)
 8025752:	881b      	ldrh	r3, [r3, #0]
 8025754:	88fa      	ldrh	r2, [r7, #6]
 8025756:	429a      	cmp	r2, r3
 8025758:	d208      	bcs.n	802576c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 802575a:	4b10      	ldr	r3, [pc, #64]	; (802579c <tcp_get_next_optbyte+0x68>)
 802575c:	681b      	ldr	r3, [r3, #0]
 802575e:	3314      	adds	r3, #20
 8025760:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8025762:	88fb      	ldrh	r3, [r7, #6]
 8025764:	683a      	ldr	r2, [r7, #0]
 8025766:	4413      	add	r3, r2
 8025768:	781b      	ldrb	r3, [r3, #0]
 802576a:	e00b      	b.n	8025784 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 802576c:	88fb      	ldrh	r3, [r7, #6]
 802576e:	b2da      	uxtb	r2, r3
 8025770:	4b09      	ldr	r3, [pc, #36]	; (8025798 <tcp_get_next_optbyte+0x64>)
 8025772:	881b      	ldrh	r3, [r3, #0]
 8025774:	b2db      	uxtb	r3, r3
 8025776:	1ad3      	subs	r3, r2, r3
 8025778:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 802577a:	4b06      	ldr	r3, [pc, #24]	; (8025794 <tcp_get_next_optbyte+0x60>)
 802577c:	681a      	ldr	r2, [r3, #0]
 802577e:	797b      	ldrb	r3, [r7, #5]
 8025780:	4413      	add	r3, r2
 8025782:	781b      	ldrb	r3, [r3, #0]
  }
}
 8025784:	4618      	mov	r0, r3
 8025786:	370c      	adds	r7, #12
 8025788:	46bd      	mov	sp, r7
 802578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802578e:	4770      	bx	lr
 8025790:	200171b8 	.word	0x200171b8
 8025794:	200171b4 	.word	0x200171b4
 8025798:	200171b2 	.word	0x200171b2
 802579c:	200171ac 	.word	0x200171ac

080257a0 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80257a0:	b580      	push	{r7, lr}
 80257a2:	b084      	sub	sp, #16
 80257a4:	af00      	add	r7, sp, #0
 80257a6:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80257a8:	687b      	ldr	r3, [r7, #4]
 80257aa:	2b00      	cmp	r3, #0
 80257ac:	d106      	bne.n	80257bc <tcp_parseopt+0x1c>
 80257ae:	4b31      	ldr	r3, [pc, #196]	; (8025874 <tcp_parseopt+0xd4>)
 80257b0:	f240 727d 	movw	r2, #1917	; 0x77d
 80257b4:	4930      	ldr	r1, [pc, #192]	; (8025878 <tcp_parseopt+0xd8>)
 80257b6:	4831      	ldr	r0, [pc, #196]	; (802587c <tcp_parseopt+0xdc>)
 80257b8:	f006 fab2 	bl	802bd20 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80257bc:	4b30      	ldr	r3, [pc, #192]	; (8025880 <tcp_parseopt+0xe0>)
 80257be:	881b      	ldrh	r3, [r3, #0]
 80257c0:	2b00      	cmp	r3, #0
 80257c2:	d053      	beq.n	802586c <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80257c4:	4b2f      	ldr	r3, [pc, #188]	; (8025884 <tcp_parseopt+0xe4>)
 80257c6:	2200      	movs	r2, #0
 80257c8:	801a      	strh	r2, [r3, #0]
 80257ca:	e043      	b.n	8025854 <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 80257cc:	f7ff ffb2 	bl	8025734 <tcp_get_next_optbyte>
 80257d0:	4603      	mov	r3, r0
 80257d2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80257d4:	7bfb      	ldrb	r3, [r7, #15]
 80257d6:	2b01      	cmp	r3, #1
 80257d8:	d03c      	beq.n	8025854 <tcp_parseopt+0xb4>
 80257da:	2b02      	cmp	r3, #2
 80257dc:	d002      	beq.n	80257e4 <tcp_parseopt+0x44>
 80257de:	2b00      	cmp	r3, #0
 80257e0:	d03f      	beq.n	8025862 <tcp_parseopt+0xc2>
 80257e2:	e026      	b.n	8025832 <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80257e4:	f7ff ffa6 	bl	8025734 <tcp_get_next_optbyte>
 80257e8:	4603      	mov	r3, r0
 80257ea:	2b04      	cmp	r3, #4
 80257ec:	d13b      	bne.n	8025866 <tcp_parseopt+0xc6>
 80257ee:	4b25      	ldr	r3, [pc, #148]	; (8025884 <tcp_parseopt+0xe4>)
 80257f0:	881b      	ldrh	r3, [r3, #0]
 80257f2:	3302      	adds	r3, #2
 80257f4:	4a22      	ldr	r2, [pc, #136]	; (8025880 <tcp_parseopt+0xe0>)
 80257f6:	8812      	ldrh	r2, [r2, #0]
 80257f8:	4293      	cmp	r3, r2
 80257fa:	dc34      	bgt.n	8025866 <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80257fc:	f7ff ff9a 	bl	8025734 <tcp_get_next_optbyte>
 8025800:	4603      	mov	r3, r0
 8025802:	b29b      	uxth	r3, r3
 8025804:	021b      	lsls	r3, r3, #8
 8025806:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8025808:	f7ff ff94 	bl	8025734 <tcp_get_next_optbyte>
 802580c:	4603      	mov	r3, r0
 802580e:	b29a      	uxth	r2, r3
 8025810:	89bb      	ldrh	r3, [r7, #12]
 8025812:	4313      	orrs	r3, r2
 8025814:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8025816:	89bb      	ldrh	r3, [r7, #12]
 8025818:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 802581c:	d804      	bhi.n	8025828 <tcp_parseopt+0x88>
 802581e:	89bb      	ldrh	r3, [r7, #12]
 8025820:	2b00      	cmp	r3, #0
 8025822:	d001      	beq.n	8025828 <tcp_parseopt+0x88>
 8025824:	89ba      	ldrh	r2, [r7, #12]
 8025826:	e001      	b.n	802582c <tcp_parseopt+0x8c>
 8025828:	f44f 7206 	mov.w	r2, #536	; 0x218
 802582c:	687b      	ldr	r3, [r7, #4]
 802582e:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8025830:	e010      	b.n	8025854 <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8025832:	f7ff ff7f 	bl	8025734 <tcp_get_next_optbyte>
 8025836:	4603      	mov	r3, r0
 8025838:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 802583a:	7afb      	ldrb	r3, [r7, #11]
 802583c:	2b01      	cmp	r3, #1
 802583e:	d914      	bls.n	802586a <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8025840:	7afb      	ldrb	r3, [r7, #11]
 8025842:	b29a      	uxth	r2, r3
 8025844:	4b0f      	ldr	r3, [pc, #60]	; (8025884 <tcp_parseopt+0xe4>)
 8025846:	881b      	ldrh	r3, [r3, #0]
 8025848:	4413      	add	r3, r2
 802584a:	b29b      	uxth	r3, r3
 802584c:	3b02      	subs	r3, #2
 802584e:	b29a      	uxth	r2, r3
 8025850:	4b0c      	ldr	r3, [pc, #48]	; (8025884 <tcp_parseopt+0xe4>)
 8025852:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8025854:	4b0b      	ldr	r3, [pc, #44]	; (8025884 <tcp_parseopt+0xe4>)
 8025856:	881a      	ldrh	r2, [r3, #0]
 8025858:	4b09      	ldr	r3, [pc, #36]	; (8025880 <tcp_parseopt+0xe0>)
 802585a:	881b      	ldrh	r3, [r3, #0]
 802585c:	429a      	cmp	r2, r3
 802585e:	d3b5      	bcc.n	80257cc <tcp_parseopt+0x2c>
 8025860:	e004      	b.n	802586c <tcp_parseopt+0xcc>
          return;
 8025862:	bf00      	nop
 8025864:	e002      	b.n	802586c <tcp_parseopt+0xcc>
            return;
 8025866:	bf00      	nop
 8025868:	e000      	b.n	802586c <tcp_parseopt+0xcc>
            return;
 802586a:	bf00      	nop
      }
    }
  }
}
 802586c:	3710      	adds	r7, #16
 802586e:	46bd      	mov	sp, r7
 8025870:	bd80      	pop	{r7, pc}
 8025872:	bf00      	nop
 8025874:	08030430 	.word	0x08030430
 8025878:	08030894 	.word	0x08030894
 802587c:	0803047c 	.word	0x0803047c
 8025880:	200171b0 	.word	0x200171b0
 8025884:	200171b8 	.word	0x200171b8

08025888 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8025888:	b480      	push	{r7}
 802588a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 802588c:	4b05      	ldr	r3, [pc, #20]	; (80258a4 <tcp_trigger_input_pcb_close+0x1c>)
 802588e:	781b      	ldrb	r3, [r3, #0]
 8025890:	f043 0310 	orr.w	r3, r3, #16
 8025894:	b2da      	uxtb	r2, r3
 8025896:	4b03      	ldr	r3, [pc, #12]	; (80258a4 <tcp_trigger_input_pcb_close+0x1c>)
 8025898:	701a      	strb	r2, [r3, #0]
}
 802589a:	bf00      	nop
 802589c:	46bd      	mov	sp, r7
 802589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80258a2:	4770      	bx	lr
 80258a4:	200171c9 	.word	0x200171c9

080258a8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80258a8:	b580      	push	{r7, lr}
 80258aa:	b084      	sub	sp, #16
 80258ac:	af00      	add	r7, sp, #0
 80258ae:	60f8      	str	r0, [r7, #12]
 80258b0:	60b9      	str	r1, [r7, #8]
 80258b2:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80258b4:	68fb      	ldr	r3, [r7, #12]
 80258b6:	2b00      	cmp	r3, #0
 80258b8:	d00a      	beq.n	80258d0 <tcp_route+0x28>
 80258ba:	68fb      	ldr	r3, [r7, #12]
 80258bc:	7a1b      	ldrb	r3, [r3, #8]
 80258be:	2b00      	cmp	r3, #0
 80258c0:	d006      	beq.n	80258d0 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80258c2:	68fb      	ldr	r3, [r7, #12]
 80258c4:	7a1b      	ldrb	r3, [r3, #8]
 80258c6:	4618      	mov	r0, r3
 80258c8:	f7fa fe14 	bl	80204f4 <netif_get_by_index>
 80258cc:	4603      	mov	r3, r0
 80258ce:	e003      	b.n	80258d8 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80258d0:	6878      	ldr	r0, [r7, #4]
 80258d2:	f7f8 fb35 	bl	801df40 <ip4_route>
 80258d6:	4603      	mov	r3, r0
  }
}
 80258d8:	4618      	mov	r0, r3
 80258da:	3710      	adds	r7, #16
 80258dc:	46bd      	mov	sp, r7
 80258de:	bd80      	pop	{r7, pc}

080258e0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80258e0:	b590      	push	{r4, r7, lr}
 80258e2:	b087      	sub	sp, #28
 80258e4:	af00      	add	r7, sp, #0
 80258e6:	60f8      	str	r0, [r7, #12]
 80258e8:	60b9      	str	r1, [r7, #8]
 80258ea:	603b      	str	r3, [r7, #0]
 80258ec:	4613      	mov	r3, r2
 80258ee:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80258f0:	68fb      	ldr	r3, [r7, #12]
 80258f2:	2b00      	cmp	r3, #0
 80258f4:	d105      	bne.n	8025902 <tcp_create_segment+0x22>
 80258f6:	4b45      	ldr	r3, [pc, #276]	; (8025a0c <tcp_create_segment+0x12c>)
 80258f8:	22a3      	movs	r2, #163	; 0xa3
 80258fa:	4945      	ldr	r1, [pc, #276]	; (8025a10 <tcp_create_segment+0x130>)
 80258fc:	4845      	ldr	r0, [pc, #276]	; (8025a14 <tcp_create_segment+0x134>)
 80258fe:	f006 fa0f 	bl	802bd20 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8025902:	68bb      	ldr	r3, [r7, #8]
 8025904:	2b00      	cmp	r3, #0
 8025906:	d105      	bne.n	8025914 <tcp_create_segment+0x34>
 8025908:	4b40      	ldr	r3, [pc, #256]	; (8025a0c <tcp_create_segment+0x12c>)
 802590a:	22a4      	movs	r2, #164	; 0xa4
 802590c:	4942      	ldr	r1, [pc, #264]	; (8025a18 <tcp_create_segment+0x138>)
 802590e:	4841      	ldr	r0, [pc, #260]	; (8025a14 <tcp_create_segment+0x134>)
 8025910:	f006 fa06 	bl	802bd20 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8025914:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8025918:	f003 0301 	and.w	r3, r3, #1
 802591c:	2b00      	cmp	r3, #0
 802591e:	d001      	beq.n	8025924 <tcp_create_segment+0x44>
 8025920:	2304      	movs	r3, #4
 8025922:	e000      	b.n	8025926 <tcp_create_segment+0x46>
 8025924:	2300      	movs	r3, #0
 8025926:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8025928:	2003      	movs	r0, #3
 802592a:	f7fa fa6f 	bl	801fe0c <memp_malloc>
 802592e:	6138      	str	r0, [r7, #16]
 8025930:	693b      	ldr	r3, [r7, #16]
 8025932:	2b00      	cmp	r3, #0
 8025934:	d104      	bne.n	8025940 <tcp_create_segment+0x60>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8025936:	68b8      	ldr	r0, [r7, #8]
 8025938:	f7fb f99c 	bl	8020c74 <pbuf_free>
    return NULL;
 802593c:	2300      	movs	r3, #0
 802593e:	e061      	b.n	8025a04 <tcp_create_segment+0x124>
  }
  seg->flags = optflags;
 8025940:	693b      	ldr	r3, [r7, #16]
 8025942:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8025946:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8025948:	693b      	ldr	r3, [r7, #16]
 802594a:	2200      	movs	r2, #0
 802594c:	601a      	str	r2, [r3, #0]
  seg->p = p;
 802594e:	693b      	ldr	r3, [r7, #16]
 8025950:	68ba      	ldr	r2, [r7, #8]
 8025952:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8025954:	68bb      	ldr	r3, [r7, #8]
 8025956:	891a      	ldrh	r2, [r3, #8]
 8025958:	7dfb      	ldrb	r3, [r7, #23]
 802595a:	b29b      	uxth	r3, r3
 802595c:	429a      	cmp	r2, r3
 802595e:	d205      	bcs.n	802596c <tcp_create_segment+0x8c>
 8025960:	4b2a      	ldr	r3, [pc, #168]	; (8025a0c <tcp_create_segment+0x12c>)
 8025962:	22b0      	movs	r2, #176	; 0xb0
 8025964:	492d      	ldr	r1, [pc, #180]	; (8025a1c <tcp_create_segment+0x13c>)
 8025966:	482b      	ldr	r0, [pc, #172]	; (8025a14 <tcp_create_segment+0x134>)
 8025968:	f006 f9da 	bl	802bd20 <iprintf>
  seg->len = p->tot_len - optlen;
 802596c:	68bb      	ldr	r3, [r7, #8]
 802596e:	891a      	ldrh	r2, [r3, #8]
 8025970:	7dfb      	ldrb	r3, [r7, #23]
 8025972:	b29b      	uxth	r3, r3
 8025974:	1ad3      	subs	r3, r2, r3
 8025976:	b29a      	uxth	r2, r3
 8025978:	693b      	ldr	r3, [r7, #16]
 802597a:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 802597c:	2114      	movs	r1, #20
 802597e:	68b8      	ldr	r0, [r7, #8]
 8025980:	f7fb f8b0 	bl	8020ae4 <pbuf_add_header>
 8025984:	4603      	mov	r3, r0
 8025986:	2b00      	cmp	r3, #0
 8025988:	d004      	beq.n	8025994 <tcp_create_segment+0xb4>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 802598a:	6938      	ldr	r0, [r7, #16]
 802598c:	f7fd f80e 	bl	80229ac <tcp_seg_free>
    return NULL;
 8025990:	2300      	movs	r3, #0
 8025992:	e037      	b.n	8025a04 <tcp_create_segment+0x124>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8025994:	693b      	ldr	r3, [r7, #16]
 8025996:	685b      	ldr	r3, [r3, #4]
 8025998:	685a      	ldr	r2, [r3, #4]
 802599a:	693b      	ldr	r3, [r7, #16]
 802599c:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 802599e:	693b      	ldr	r3, [r7, #16]
 80259a0:	68dc      	ldr	r4, [r3, #12]
 80259a2:	68fb      	ldr	r3, [r7, #12]
 80259a4:	8adb      	ldrh	r3, [r3, #22]
 80259a6:	4618      	mov	r0, r3
 80259a8:	f7f5 ff0e 	bl	801b7c8 <lwip_htons>
 80259ac:	4603      	mov	r3, r0
 80259ae:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80259b0:	693b      	ldr	r3, [r7, #16]
 80259b2:	68dc      	ldr	r4, [r3, #12]
 80259b4:	68fb      	ldr	r3, [r7, #12]
 80259b6:	8b1b      	ldrh	r3, [r3, #24]
 80259b8:	4618      	mov	r0, r3
 80259ba:	f7f5 ff05 	bl	801b7c8 <lwip_htons>
 80259be:	4603      	mov	r3, r0
 80259c0:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80259c2:	693b      	ldr	r3, [r7, #16]
 80259c4:	68dc      	ldr	r4, [r3, #12]
 80259c6:	6838      	ldr	r0, [r7, #0]
 80259c8:	f7f5 ff13 	bl	801b7f2 <lwip_htonl>
 80259cc:	4603      	mov	r3, r0
 80259ce:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80259d0:	693b      	ldr	r3, [r7, #16]
 80259d2:	68dc      	ldr	r4, [r3, #12]
 80259d4:	7dfb      	ldrb	r3, [r7, #23]
 80259d6:	089b      	lsrs	r3, r3, #2
 80259d8:	b2db      	uxtb	r3, r3
 80259da:	b29b      	uxth	r3, r3
 80259dc:	3305      	adds	r3, #5
 80259de:	b29b      	uxth	r3, r3
 80259e0:	031b      	lsls	r3, r3, #12
 80259e2:	b29a      	uxth	r2, r3
 80259e4:	79fb      	ldrb	r3, [r7, #7]
 80259e6:	b29b      	uxth	r3, r3
 80259e8:	4313      	orrs	r3, r2
 80259ea:	b29b      	uxth	r3, r3
 80259ec:	4618      	mov	r0, r3
 80259ee:	f7f5 feeb 	bl	801b7c8 <lwip_htons>
 80259f2:	4603      	mov	r3, r0
 80259f4:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80259f6:	693b      	ldr	r3, [r7, #16]
 80259f8:	68db      	ldr	r3, [r3, #12]
 80259fa:	2200      	movs	r2, #0
 80259fc:	749a      	strb	r2, [r3, #18]
 80259fe:	2200      	movs	r2, #0
 8025a00:	74da      	strb	r2, [r3, #19]
  return seg;
 8025a02:	693b      	ldr	r3, [r7, #16]
}
 8025a04:	4618      	mov	r0, r3
 8025a06:	371c      	adds	r7, #28
 8025a08:	46bd      	mov	sp, r7
 8025a0a:	bd90      	pop	{r4, r7, pc}
 8025a0c:	080308b0 	.word	0x080308b0
 8025a10:	080308e4 	.word	0x080308e4
 8025a14:	08030904 	.word	0x08030904
 8025a18:	0803092c 	.word	0x0803092c
 8025a1c:	08030950 	.word	0x08030950

08025a20 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8025a20:	b580      	push	{r7, lr}
 8025a22:	b086      	sub	sp, #24
 8025a24:	af00      	add	r7, sp, #0
 8025a26:	607b      	str	r3, [r7, #4]
 8025a28:	4603      	mov	r3, r0
 8025a2a:	73fb      	strb	r3, [r7, #15]
 8025a2c:	460b      	mov	r3, r1
 8025a2e:	81bb      	strh	r3, [r7, #12]
 8025a30:	4613      	mov	r3, r2
 8025a32:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8025a34:	89bb      	ldrh	r3, [r7, #12]
 8025a36:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8025a38:	687b      	ldr	r3, [r7, #4]
 8025a3a:	2b00      	cmp	r3, #0
 8025a3c:	d105      	bne.n	8025a4a <tcp_pbuf_prealloc+0x2a>
 8025a3e:	4b30      	ldr	r3, [pc, #192]	; (8025b00 <tcp_pbuf_prealloc+0xe0>)
 8025a40:	22e8      	movs	r2, #232	; 0xe8
 8025a42:	4930      	ldr	r1, [pc, #192]	; (8025b04 <tcp_pbuf_prealloc+0xe4>)
 8025a44:	4830      	ldr	r0, [pc, #192]	; (8025b08 <tcp_pbuf_prealloc+0xe8>)
 8025a46:	f006 f96b 	bl	802bd20 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8025a4a:	6a3b      	ldr	r3, [r7, #32]
 8025a4c:	2b00      	cmp	r3, #0
 8025a4e:	d105      	bne.n	8025a5c <tcp_pbuf_prealloc+0x3c>
 8025a50:	4b2b      	ldr	r3, [pc, #172]	; (8025b00 <tcp_pbuf_prealloc+0xe0>)
 8025a52:	22e9      	movs	r2, #233	; 0xe9
 8025a54:	492d      	ldr	r1, [pc, #180]	; (8025b0c <tcp_pbuf_prealloc+0xec>)
 8025a56:	482c      	ldr	r0, [pc, #176]	; (8025b08 <tcp_pbuf_prealloc+0xe8>)
 8025a58:	f006 f962 	bl	802bd20 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8025a5c:	89ba      	ldrh	r2, [r7, #12]
 8025a5e:	897b      	ldrh	r3, [r7, #10]
 8025a60:	429a      	cmp	r2, r3
 8025a62:	d221      	bcs.n	8025aa8 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8025a64:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8025a68:	f003 0302 	and.w	r3, r3, #2
 8025a6c:	2b00      	cmp	r3, #0
 8025a6e:	d111      	bne.n	8025a94 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8025a70:	6a3b      	ldr	r3, [r7, #32]
 8025a72:	8b5b      	ldrh	r3, [r3, #26]
 8025a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8025a78:	2b00      	cmp	r3, #0
 8025a7a:	d115      	bne.n	8025aa8 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8025a7c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8025a80:	2b00      	cmp	r3, #0
 8025a82:	d007      	beq.n	8025a94 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8025a84:	6a3b      	ldr	r3, [r7, #32]
 8025a86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 8025a88:	2b00      	cmp	r3, #0
 8025a8a:	d103      	bne.n	8025a94 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8025a8c:	6a3b      	ldr	r3, [r7, #32]
 8025a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8025a90:	2b00      	cmp	r3, #0
 8025a92:	d009      	beq.n	8025aa8 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8025a94:	89bb      	ldrh	r3, [r7, #12]
 8025a96:	f203 231b 	addw	r3, r3, #539	; 0x21b
 8025a9a:	f023 0203 	bic.w	r2, r3, #3
 8025a9e:	897b      	ldrh	r3, [r7, #10]
 8025aa0:	4293      	cmp	r3, r2
 8025aa2:	bf28      	it	cs
 8025aa4:	4613      	movcs	r3, r2
 8025aa6:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8025aa8:	8af9      	ldrh	r1, [r7, #22]
 8025aaa:	7bfb      	ldrb	r3, [r7, #15]
 8025aac:	f44f 7220 	mov.w	r2, #640	; 0x280
 8025ab0:	4618      	mov	r0, r3
 8025ab2:	f7fa fdc9 	bl	8020648 <pbuf_alloc>
 8025ab6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8025ab8:	693b      	ldr	r3, [r7, #16]
 8025aba:	2b00      	cmp	r3, #0
 8025abc:	d101      	bne.n	8025ac2 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8025abe:	2300      	movs	r3, #0
 8025ac0:	e019      	b.n	8025af6 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8025ac2:	693b      	ldr	r3, [r7, #16]
 8025ac4:	681b      	ldr	r3, [r3, #0]
 8025ac6:	2b00      	cmp	r3, #0
 8025ac8:	d006      	beq.n	8025ad8 <tcp_pbuf_prealloc+0xb8>
 8025aca:	4b0d      	ldr	r3, [pc, #52]	; (8025b00 <tcp_pbuf_prealloc+0xe0>)
 8025acc:	f240 120b 	movw	r2, #267	; 0x10b
 8025ad0:	490f      	ldr	r1, [pc, #60]	; (8025b10 <tcp_pbuf_prealloc+0xf0>)
 8025ad2:	480d      	ldr	r0, [pc, #52]	; (8025b08 <tcp_pbuf_prealloc+0xe8>)
 8025ad4:	f006 f924 	bl	802bd20 <iprintf>
  *oversize = p->len - length;
 8025ad8:	693b      	ldr	r3, [r7, #16]
 8025ada:	895a      	ldrh	r2, [r3, #10]
 8025adc:	89bb      	ldrh	r3, [r7, #12]
 8025ade:	1ad3      	subs	r3, r2, r3
 8025ae0:	b29a      	uxth	r2, r3
 8025ae2:	687b      	ldr	r3, [r7, #4]
 8025ae4:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8025ae6:	693b      	ldr	r3, [r7, #16]
 8025ae8:	89ba      	ldrh	r2, [r7, #12]
 8025aea:	811a      	strh	r2, [r3, #8]
 8025aec:	693b      	ldr	r3, [r7, #16]
 8025aee:	891a      	ldrh	r2, [r3, #8]
 8025af0:	693b      	ldr	r3, [r7, #16]
 8025af2:	815a      	strh	r2, [r3, #10]
  return p;
 8025af4:	693b      	ldr	r3, [r7, #16]
}
 8025af6:	4618      	mov	r0, r3
 8025af8:	3718      	adds	r7, #24
 8025afa:	46bd      	mov	sp, r7
 8025afc:	bd80      	pop	{r7, pc}
 8025afe:	bf00      	nop
 8025b00:	080308b0 	.word	0x080308b0
 8025b04:	08030968 	.word	0x08030968
 8025b08:	08030904 	.word	0x08030904
 8025b0c:	0803098c 	.word	0x0803098c
 8025b10:	080309ac 	.word	0x080309ac

08025b14 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8025b14:	b580      	push	{r7, lr}
 8025b16:	b082      	sub	sp, #8
 8025b18:	af00      	add	r7, sp, #0
 8025b1a:	6078      	str	r0, [r7, #4]
 8025b1c:	460b      	mov	r3, r1
 8025b1e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8025b20:	687b      	ldr	r3, [r7, #4]
 8025b22:	2b00      	cmp	r3, #0
 8025b24:	d106      	bne.n	8025b34 <tcp_write_checks+0x20>
 8025b26:	4b33      	ldr	r3, [pc, #204]	; (8025bf4 <tcp_write_checks+0xe0>)
 8025b28:	f240 1233 	movw	r2, #307	; 0x133
 8025b2c:	4932      	ldr	r1, [pc, #200]	; (8025bf8 <tcp_write_checks+0xe4>)
 8025b2e:	4833      	ldr	r0, [pc, #204]	; (8025bfc <tcp_write_checks+0xe8>)
 8025b30:	f006 f8f6 	bl	802bd20 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8025b34:	687b      	ldr	r3, [r7, #4]
 8025b36:	7d1b      	ldrb	r3, [r3, #20]
 8025b38:	2b04      	cmp	r3, #4
 8025b3a:	d00e      	beq.n	8025b5a <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8025b3c:	687b      	ldr	r3, [r7, #4]
 8025b3e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8025b40:	2b07      	cmp	r3, #7
 8025b42:	d00a      	beq.n	8025b5a <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8025b44:	687b      	ldr	r3, [r7, #4]
 8025b46:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8025b48:	2b02      	cmp	r3, #2
 8025b4a:	d006      	beq.n	8025b5a <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8025b4c:	687b      	ldr	r3, [r7, #4]
 8025b4e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8025b50:	2b03      	cmp	r3, #3
 8025b52:	d002      	beq.n	8025b5a <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8025b54:	f06f 030a 	mvn.w	r3, #10
 8025b58:	e048      	b.n	8025bec <tcp_write_checks+0xd8>
  } else if (len == 0) {
 8025b5a:	887b      	ldrh	r3, [r7, #2]
 8025b5c:	2b00      	cmp	r3, #0
 8025b5e:	d101      	bne.n	8025b64 <tcp_write_checks+0x50>
    return ERR_OK;
 8025b60:	2300      	movs	r3, #0
 8025b62:	e043      	b.n	8025bec <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8025b64:	687b      	ldr	r3, [r7, #4]
 8025b66:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8025b6a:	887a      	ldrh	r2, [r7, #2]
 8025b6c:	429a      	cmp	r2, r3
 8025b6e:	d909      	bls.n	8025b84 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8025b70:	687b      	ldr	r3, [r7, #4]
 8025b72:	8b5b      	ldrh	r3, [r3, #26]
 8025b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8025b78:	b29a      	uxth	r2, r3
 8025b7a:	687b      	ldr	r3, [r7, #4]
 8025b7c:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8025b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8025b82:	e033      	b.n	8025bec <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8025b84:	687b      	ldr	r3, [r7, #4]
 8025b86:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8025b8a:	2b08      	cmp	r3, #8
 8025b8c:	d909      	bls.n	8025ba2 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8025b8e:	687b      	ldr	r3, [r7, #4]
 8025b90:	8b5b      	ldrh	r3, [r3, #26]
 8025b92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8025b96:	b29a      	uxth	r2, r3
 8025b98:	687b      	ldr	r3, [r7, #4]
 8025b9a:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8025b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8025ba0:	e024      	b.n	8025bec <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8025ba2:	687b      	ldr	r3, [r7, #4]
 8025ba4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8025ba8:	2b00      	cmp	r3, #0
 8025baa:	d00f      	beq.n	8025bcc <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8025bac:	687b      	ldr	r3, [r7, #4]
 8025bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8025bb0:	2b00      	cmp	r3, #0
 8025bb2:	d11a      	bne.n	8025bea <tcp_write_checks+0xd6>
 8025bb4:	687b      	ldr	r3, [r7, #4]
 8025bb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8025bb8:	2b00      	cmp	r3, #0
 8025bba:	d116      	bne.n	8025bea <tcp_write_checks+0xd6>
 8025bbc:	4b0d      	ldr	r3, [pc, #52]	; (8025bf4 <tcp_write_checks+0xe0>)
 8025bbe:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8025bc2:	490f      	ldr	r1, [pc, #60]	; (8025c00 <tcp_write_checks+0xec>)
 8025bc4:	480d      	ldr	r0, [pc, #52]	; (8025bfc <tcp_write_checks+0xe8>)
 8025bc6:	f006 f8ab 	bl	802bd20 <iprintf>
 8025bca:	e00e      	b.n	8025bea <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8025bcc:	687b      	ldr	r3, [r7, #4]
 8025bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8025bd0:	2b00      	cmp	r3, #0
 8025bd2:	d103      	bne.n	8025bdc <tcp_write_checks+0xc8>
 8025bd4:	687b      	ldr	r3, [r7, #4]
 8025bd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8025bd8:	2b00      	cmp	r3, #0
 8025bda:	d006      	beq.n	8025bea <tcp_write_checks+0xd6>
 8025bdc:	4b05      	ldr	r3, [pc, #20]	; (8025bf4 <tcp_write_checks+0xe0>)
 8025bde:	f240 1259 	movw	r2, #345	; 0x159
 8025be2:	4908      	ldr	r1, [pc, #32]	; (8025c04 <tcp_write_checks+0xf0>)
 8025be4:	4805      	ldr	r0, [pc, #20]	; (8025bfc <tcp_write_checks+0xe8>)
 8025be6:	f006 f89b 	bl	802bd20 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8025bea:	2300      	movs	r3, #0
}
 8025bec:	4618      	mov	r0, r3
 8025bee:	3708      	adds	r7, #8
 8025bf0:	46bd      	mov	sp, r7
 8025bf2:	bd80      	pop	{r7, pc}
 8025bf4:	080308b0 	.word	0x080308b0
 8025bf8:	080309c0 	.word	0x080309c0
 8025bfc:	08030904 	.word	0x08030904
 8025c00:	080309e0 	.word	0x080309e0
 8025c04:	08030a1c 	.word	0x08030a1c

08025c08 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8025c08:	b5b0      	push	{r4, r5, r7, lr}
 8025c0a:	b09a      	sub	sp, #104	; 0x68
 8025c0c:	af04      	add	r7, sp, #16
 8025c0e:	60f8      	str	r0, [r7, #12]
 8025c10:	60b9      	str	r1, [r7, #8]
 8025c12:	4611      	mov	r1, r2
 8025c14:	461a      	mov	r2, r3
 8025c16:	460b      	mov	r3, r1
 8025c18:	80fb      	strh	r3, [r7, #6]
 8025c1a:	4613      	mov	r3, r2
 8025c1c:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8025c1e:	2300      	movs	r3, #0
 8025c20:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8025c22:	2300      	movs	r3, #0
 8025c24:	653b      	str	r3, [r7, #80]	; 0x50
 8025c26:	2300      	movs	r3, #0
 8025c28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8025c2a:	2300      	movs	r3, #0
 8025c2c:	64bb      	str	r3, [r7, #72]	; 0x48
 8025c2e:	2300      	movs	r3, #0
 8025c30:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8025c32:	2300      	movs	r3, #0
 8025c34:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8025c38:	2300      	movs	r3, #0
 8025c3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8025c3e:	2300      	movs	r3, #0
 8025c40:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8025c42:	2300      	movs	r3, #0
 8025c44:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8025c46:	2300      	movs	r3, #0
 8025c48:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8025c4a:	68fb      	ldr	r3, [r7, #12]
 8025c4c:	2b00      	cmp	r3, #0
 8025c4e:	d109      	bne.n	8025c64 <tcp_write+0x5c>
 8025c50:	4ba6      	ldr	r3, [pc, #664]	; (8025eec <tcp_write+0x2e4>)
 8025c52:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8025c56:	49a6      	ldr	r1, [pc, #664]	; (8025ef0 <tcp_write+0x2e8>)
 8025c58:	48a6      	ldr	r0, [pc, #664]	; (8025ef4 <tcp_write+0x2ec>)
 8025c5a:	f006 f861 	bl	802bd20 <iprintf>
 8025c5e:	f06f 030f 	mvn.w	r3, #15
 8025c62:	e32d      	b.n	80262c0 <tcp_write+0x6b8>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8025c64:	68fb      	ldr	r3, [r7, #12]
 8025c66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8025c6a:	085b      	lsrs	r3, r3, #1
 8025c6c:	b29a      	uxth	r2, r3
 8025c6e:	68fb      	ldr	r3, [r7, #12]
 8025c70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8025c72:	4293      	cmp	r3, r2
 8025c74:	bf28      	it	cs
 8025c76:	4613      	movcs	r3, r2
 8025c78:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 8025c7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8025c7c:	2b00      	cmp	r3, #0
 8025c7e:	d102      	bne.n	8025c86 <tcp_write+0x7e>
 8025c80:	68fb      	ldr	r3, [r7, #12]
 8025c82:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8025c84:	e000      	b.n	8025c88 <tcp_write+0x80>
 8025c86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8025c88:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 8025c8a:	68bb      	ldr	r3, [r7, #8]
 8025c8c:	2b00      	cmp	r3, #0
 8025c8e:	d109      	bne.n	8025ca4 <tcp_write+0x9c>
 8025c90:	4b96      	ldr	r3, [pc, #600]	; (8025eec <tcp_write+0x2e4>)
 8025c92:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 8025c96:	4998      	ldr	r1, [pc, #608]	; (8025ef8 <tcp_write+0x2f0>)
 8025c98:	4896      	ldr	r0, [pc, #600]	; (8025ef4 <tcp_write+0x2ec>)
 8025c9a:	f006 f841 	bl	802bd20 <iprintf>
 8025c9e:	f06f 030f 	mvn.w	r3, #15
 8025ca2:	e30d      	b.n	80262c0 <tcp_write+0x6b8>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8025ca4:	88fb      	ldrh	r3, [r7, #6]
 8025ca6:	4619      	mov	r1, r3
 8025ca8:	68f8      	ldr	r0, [r7, #12]
 8025caa:	f7ff ff33 	bl	8025b14 <tcp_write_checks>
 8025cae:	4603      	mov	r3, r0
 8025cb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8025cb4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8025cb8:	2b00      	cmp	r3, #0
 8025cba:	d002      	beq.n	8025cc2 <tcp_write+0xba>
    return err;
 8025cbc:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8025cc0:	e2fe      	b.n	80262c0 <tcp_write+0x6b8>
  }
  queuelen = pcb->snd_queuelen;
 8025cc2:	68fb      	ldr	r3, [r7, #12]
 8025cc4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8025cc8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8025ccc:	2300      	movs	r3, #0
 8025cce:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8025cd2:	68fb      	ldr	r3, [r7, #12]
 8025cd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8025cd6:	2b00      	cmp	r3, #0
 8025cd8:	f000 80fa 	beq.w	8025ed0 <tcp_write+0x2c8>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8025cdc:	68fb      	ldr	r3, [r7, #12]
 8025cde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8025ce0:	653b      	str	r3, [r7, #80]	; 0x50
 8025ce2:	e002      	b.n	8025cea <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8025ce4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025ce6:	681b      	ldr	r3, [r3, #0]
 8025ce8:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8025cea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025cec:	681b      	ldr	r3, [r3, #0]
 8025cee:	2b00      	cmp	r3, #0
 8025cf0:	d1f8      	bne.n	8025ce4 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8025cf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025cf4:	7a9b      	ldrb	r3, [r3, #10]
 8025cf6:	f003 0301 	and.w	r3, r3, #1
 8025cfa:	2b00      	cmp	r3, #0
 8025cfc:	d001      	beq.n	8025d02 <tcp_write+0xfa>
 8025cfe:	2304      	movs	r3, #4
 8025d00:	e000      	b.n	8025d04 <tcp_write+0xfc>
 8025d02:	2300      	movs	r3, #0
 8025d04:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8025d06:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8025d08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025d0a:	891b      	ldrh	r3, [r3, #8]
 8025d0c:	4619      	mov	r1, r3
 8025d0e:	8c3b      	ldrh	r3, [r7, #32]
 8025d10:	440b      	add	r3, r1
 8025d12:	429a      	cmp	r2, r3
 8025d14:	da06      	bge.n	8025d24 <tcp_write+0x11c>
 8025d16:	4b75      	ldr	r3, [pc, #468]	; (8025eec <tcp_write+0x2e4>)
 8025d18:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8025d1c:	4977      	ldr	r1, [pc, #476]	; (8025efc <tcp_write+0x2f4>)
 8025d1e:	4875      	ldr	r0, [pc, #468]	; (8025ef4 <tcp_write+0x2ec>)
 8025d20:	f005 fffe 	bl	802bd20 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8025d24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025d26:	891a      	ldrh	r2, [r3, #8]
 8025d28:	8c3b      	ldrh	r3, [r7, #32]
 8025d2a:	4413      	add	r3, r2
 8025d2c:	b29b      	uxth	r3, r3
 8025d2e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8025d30:	1ad3      	subs	r3, r2, r3
 8025d32:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8025d34:	68fb      	ldr	r3, [r7, #12]
 8025d36:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8025d3a:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8025d3c:	8a7b      	ldrh	r3, [r7, #18]
 8025d3e:	2b00      	cmp	r3, #0
 8025d40:	d027      	beq.n	8025d92 <tcp_write+0x18a>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8025d42:	8a7b      	ldrh	r3, [r7, #18]
 8025d44:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8025d46:	429a      	cmp	r2, r3
 8025d48:	d206      	bcs.n	8025d58 <tcp_write+0x150>
 8025d4a:	4b68      	ldr	r3, [pc, #416]	; (8025eec <tcp_write+0x2e4>)
 8025d4c:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8025d50:	496b      	ldr	r1, [pc, #428]	; (8025f00 <tcp_write+0x2f8>)
 8025d52:	4868      	ldr	r0, [pc, #416]	; (8025ef4 <tcp_write+0x2ec>)
 8025d54:	f005 ffe4 	bl	802bd20 <iprintf>
      seg = last_unsent;
 8025d58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025d5a:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8025d5c:	8a7b      	ldrh	r3, [r7, #18]
 8025d5e:	88fa      	ldrh	r2, [r7, #6]
 8025d60:	429a      	cmp	r2, r3
 8025d62:	d901      	bls.n	8025d68 <tcp_write+0x160>
 8025d64:	8a7b      	ldrh	r3, [r7, #18]
 8025d66:	e000      	b.n	8025d6a <tcp_write+0x162>
 8025d68:	88fb      	ldrh	r3, [r7, #6]
 8025d6a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8025d6c:	4293      	cmp	r3, r2
 8025d6e:	bfa8      	it	ge
 8025d70:	4613      	movge	r3, r2
 8025d72:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8025d74:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8025d78:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8025d7a:	4413      	add	r3, r2
 8025d7c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 8025d80:	8a7a      	ldrh	r2, [r7, #18]
 8025d82:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8025d84:	1ad3      	subs	r3, r2, r3
 8025d86:	b29b      	uxth	r3, r3
 8025d88:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8025d8a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8025d8c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8025d8e:	1ad3      	subs	r3, r2, r3
 8025d90:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8025d92:	8a7b      	ldrh	r3, [r7, #18]
 8025d94:	2b00      	cmp	r3, #0
 8025d96:	d00b      	beq.n	8025db0 <tcp_write+0x1a8>
 8025d98:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8025d9c:	88fb      	ldrh	r3, [r7, #6]
 8025d9e:	429a      	cmp	r2, r3
 8025da0:	d006      	beq.n	8025db0 <tcp_write+0x1a8>
 8025da2:	4b52      	ldr	r3, [pc, #328]	; (8025eec <tcp_write+0x2e4>)
 8025da4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8025da8:	4956      	ldr	r1, [pc, #344]	; (8025f04 <tcp_write+0x2fc>)
 8025daa:	4852      	ldr	r0, [pc, #328]	; (8025ef4 <tcp_write+0x2ec>)
 8025dac:	f005 ffb8 	bl	802bd20 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8025db0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8025db4:	88fb      	ldrh	r3, [r7, #6]
 8025db6:	429a      	cmp	r2, r3
 8025db8:	f080 8167 	bcs.w	802608a <tcp_write+0x482>
 8025dbc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8025dbe:	2b00      	cmp	r3, #0
 8025dc0:	f000 8163 	beq.w	802608a <tcp_write+0x482>
 8025dc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025dc6:	891b      	ldrh	r3, [r3, #8]
 8025dc8:	2b00      	cmp	r3, #0
 8025dca:	f000 815e 	beq.w	802608a <tcp_write+0x482>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8025dce:	88fa      	ldrh	r2, [r7, #6]
 8025dd0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8025dd4:	1ad2      	subs	r2, r2, r3
 8025dd6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8025dd8:	4293      	cmp	r3, r2
 8025dda:	bfa8      	it	ge
 8025ddc:	4613      	movge	r3, r2
 8025dde:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8025de0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025de2:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8025de4:	797b      	ldrb	r3, [r7, #5]
 8025de6:	f003 0301 	and.w	r3, r3, #1
 8025dea:	2b00      	cmp	r3, #0
 8025dec:	d027      	beq.n	8025e3e <tcp_write+0x236>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8025dee:	f107 0012 	add.w	r0, r7, #18
 8025df2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8025df4:	8bf9      	ldrh	r1, [r7, #30]
 8025df6:	2301      	movs	r3, #1
 8025df8:	9302      	str	r3, [sp, #8]
 8025dfa:	797b      	ldrb	r3, [r7, #5]
 8025dfc:	9301      	str	r3, [sp, #4]
 8025dfe:	68fb      	ldr	r3, [r7, #12]
 8025e00:	9300      	str	r3, [sp, #0]
 8025e02:	4603      	mov	r3, r0
 8025e04:	2000      	movs	r0, #0
 8025e06:	f7ff fe0b 	bl	8025a20 <tcp_pbuf_prealloc>
 8025e0a:	6578      	str	r0, [r7, #84]	; 0x54
 8025e0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025e0e:	2b00      	cmp	r3, #0
 8025e10:	f000 8224 	beq.w	802625c <tcp_write+0x654>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8025e14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025e16:	6858      	ldr	r0, [r3, #4]
 8025e18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8025e1c:	68ba      	ldr	r2, [r7, #8]
 8025e1e:	4413      	add	r3, r2
 8025e20:	8bfa      	ldrh	r2, [r7, #30]
 8025e22:	4619      	mov	r1, r3
 8025e24:	f005 fcf3 	bl	802b80e <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8025e28:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8025e2a:	f7fa ffb1 	bl	8020d90 <pbuf_clen>
 8025e2e:	4603      	mov	r3, r0
 8025e30:	461a      	mov	r2, r3
 8025e32:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8025e36:	4413      	add	r3, r2
 8025e38:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8025e3c:	e041      	b.n	8025ec2 <tcp_write+0x2ba>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8025e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8025e40:	685b      	ldr	r3, [r3, #4]
 8025e42:	637b      	str	r3, [r7, #52]	; 0x34
 8025e44:	e002      	b.n	8025e4c <tcp_write+0x244>
 8025e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8025e48:	681b      	ldr	r3, [r3, #0]
 8025e4a:	637b      	str	r3, [r7, #52]	; 0x34
 8025e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8025e4e:	681b      	ldr	r3, [r3, #0]
 8025e50:	2b00      	cmp	r3, #0
 8025e52:	d1f8      	bne.n	8025e46 <tcp_write+0x23e>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8025e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8025e56:	7b1b      	ldrb	r3, [r3, #12]
 8025e58:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8025e5c:	2b00      	cmp	r3, #0
 8025e5e:	d115      	bne.n	8025e8c <tcp_write+0x284>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8025e60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8025e62:	685b      	ldr	r3, [r3, #4]
 8025e64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8025e66:	8952      	ldrh	r2, [r2, #10]
 8025e68:	441a      	add	r2, r3
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8025e6a:	68bb      	ldr	r3, [r7, #8]
 8025e6c:	429a      	cmp	r2, r3
 8025e6e:	d10d      	bne.n	8025e8c <tcp_write+0x284>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8025e70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8025e74:	2b00      	cmp	r3, #0
 8025e76:	d006      	beq.n	8025e86 <tcp_write+0x27e>
 8025e78:	4b1c      	ldr	r3, [pc, #112]	; (8025eec <tcp_write+0x2e4>)
 8025e7a:	f240 2231 	movw	r2, #561	; 0x231
 8025e7e:	4922      	ldr	r1, [pc, #136]	; (8025f08 <tcp_write+0x300>)
 8025e80:	481c      	ldr	r0, [pc, #112]	; (8025ef4 <tcp_write+0x2ec>)
 8025e82:	f005 ff4d 	bl	802bd20 <iprintf>
          extendlen = seglen;
 8025e86:	8bfb      	ldrh	r3, [r7, #30]
 8025e88:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8025e8a:	e01a      	b.n	8025ec2 <tcp_write+0x2ba>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8025e8c:	8bfb      	ldrh	r3, [r7, #30]
 8025e8e:	2201      	movs	r2, #1
 8025e90:	4619      	mov	r1, r3
 8025e92:	2000      	movs	r0, #0
 8025e94:	f7fa fbd8 	bl	8020648 <pbuf_alloc>
 8025e98:	6578      	str	r0, [r7, #84]	; 0x54
 8025e9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025e9c:	2b00      	cmp	r3, #0
 8025e9e:	f000 81df 	beq.w	8026260 <tcp_write+0x658>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8025ea2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8025ea6:	68ba      	ldr	r2, [r7, #8]
 8025ea8:	441a      	add	r2, r3
 8025eaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8025eac:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8025eae:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8025eb0:	f7fa ff6e 	bl	8020d90 <pbuf_clen>
 8025eb4:	4603      	mov	r3, r0
 8025eb6:	461a      	mov	r2, r3
 8025eb8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8025ebc:	4413      	add	r3, r2
 8025ebe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8025ec2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8025ec6:	8bfb      	ldrh	r3, [r7, #30]
 8025ec8:	4413      	add	r3, r2
 8025eca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8025ece:	e0dc      	b.n	802608a <tcp_write+0x482>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8025ed0:	68fb      	ldr	r3, [r7, #12]
 8025ed2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8025ed6:	2b00      	cmp	r3, #0
 8025ed8:	f000 80d7 	beq.w	802608a <tcp_write+0x482>
 8025edc:	4b03      	ldr	r3, [pc, #12]	; (8025eec <tcp_write+0x2e4>)
 8025ede:	f240 224b 	movw	r2, #587	; 0x24b
 8025ee2:	490a      	ldr	r1, [pc, #40]	; (8025f0c <tcp_write+0x304>)
 8025ee4:	4803      	ldr	r0, [pc, #12]	; (8025ef4 <tcp_write+0x2ec>)
 8025ee6:	f005 ff1b 	bl	802bd20 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8025eea:	e0ce      	b.n	802608a <tcp_write+0x482>
 8025eec:	080308b0 	.word	0x080308b0
 8025ef0:	08030a50 	.word	0x08030a50
 8025ef4:	08030904 	.word	0x08030904
 8025ef8:	08030a68 	.word	0x08030a68
 8025efc:	08030a9c 	.word	0x08030a9c
 8025f00:	08030ab4 	.word	0x08030ab4
 8025f04:	08030ad4 	.word	0x08030ad4
 8025f08:	08030af4 	.word	0x08030af4
 8025f0c:	08030b20 	.word	0x08030b20
    struct pbuf *p;
    u16_t left = len - pos;
 8025f10:	88fa      	ldrh	r2, [r7, #6]
 8025f12:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8025f16:	1ad3      	subs	r3, r2, r3
 8025f18:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8025f1a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025f1e:	b29b      	uxth	r3, r3
 8025f20:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8025f22:	1ad3      	subs	r3, r2, r3
 8025f24:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8025f26:	8b7a      	ldrh	r2, [r7, #26]
 8025f28:	8bbb      	ldrh	r3, [r7, #28]
 8025f2a:	4293      	cmp	r3, r2
 8025f2c:	bf28      	it	cs
 8025f2e:	4613      	movcs	r3, r2
 8025f30:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8025f32:	797b      	ldrb	r3, [r7, #5]
 8025f34:	f003 0301 	and.w	r3, r3, #1
 8025f38:	2b00      	cmp	r3, #0
 8025f3a:	d036      	beq.n	8025faa <tcp_write+0x3a2>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8025f3c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025f40:	b29a      	uxth	r2, r3
 8025f42:	8b3b      	ldrh	r3, [r7, #24]
 8025f44:	4413      	add	r3, r2
 8025f46:	b299      	uxth	r1, r3
 8025f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8025f4a:	2b00      	cmp	r3, #0
 8025f4c:	bf0c      	ite	eq
 8025f4e:	2301      	moveq	r3, #1
 8025f50:	2300      	movne	r3, #0
 8025f52:	b2db      	uxtb	r3, r3
 8025f54:	f107 0012 	add.w	r0, r7, #18
 8025f58:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8025f5a:	9302      	str	r3, [sp, #8]
 8025f5c:	797b      	ldrb	r3, [r7, #5]
 8025f5e:	9301      	str	r3, [sp, #4]
 8025f60:	68fb      	ldr	r3, [r7, #12]
 8025f62:	9300      	str	r3, [sp, #0]
 8025f64:	4603      	mov	r3, r0
 8025f66:	2036      	movs	r0, #54	; 0x36
 8025f68:	f7ff fd5a 	bl	8025a20 <tcp_pbuf_prealloc>
 8025f6c:	6338      	str	r0, [r7, #48]	; 0x30
 8025f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025f70:	2b00      	cmp	r3, #0
 8025f72:	f000 8177 	beq.w	8026264 <tcp_write+0x65c>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8025f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025f78:	895b      	ldrh	r3, [r3, #10]
 8025f7a:	8b3a      	ldrh	r2, [r7, #24]
 8025f7c:	429a      	cmp	r2, r3
 8025f7e:	d906      	bls.n	8025f8e <tcp_write+0x386>
 8025f80:	4b8c      	ldr	r3, [pc, #560]	; (80261b4 <tcp_write+0x5ac>)
 8025f82:	f240 2267 	movw	r2, #615	; 0x267
 8025f86:	498c      	ldr	r1, [pc, #560]	; (80261b8 <tcp_write+0x5b0>)
 8025f88:	488c      	ldr	r0, [pc, #560]	; (80261bc <tcp_write+0x5b4>)
 8025f8a:	f005 fec9 	bl	802bd20 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8025f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025f90:	685a      	ldr	r2, [r3, #4]
 8025f92:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025f96:	18d0      	adds	r0, r2, r3
 8025f98:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8025f9c:	68ba      	ldr	r2, [r7, #8]
 8025f9e:	4413      	add	r3, r2
 8025fa0:	8b3a      	ldrh	r2, [r7, #24]
 8025fa2:	4619      	mov	r1, r3
 8025fa4:	f005 fc33 	bl	802b80e <memcpy>
 8025fa8:	e02f      	b.n	802600a <tcp_write+0x402>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8025faa:	8a7b      	ldrh	r3, [r7, #18]
 8025fac:	2b00      	cmp	r3, #0
 8025fae:	d006      	beq.n	8025fbe <tcp_write+0x3b6>
 8025fb0:	4b80      	ldr	r3, [pc, #512]	; (80261b4 <tcp_write+0x5ac>)
 8025fb2:	f240 2271 	movw	r2, #625	; 0x271
 8025fb6:	4982      	ldr	r1, [pc, #520]	; (80261c0 <tcp_write+0x5b8>)
 8025fb8:	4880      	ldr	r0, [pc, #512]	; (80261bc <tcp_write+0x5b4>)
 8025fba:	f005 feb1 	bl	802bd20 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8025fbe:	8b3b      	ldrh	r3, [r7, #24]
 8025fc0:	2201      	movs	r2, #1
 8025fc2:	4619      	mov	r1, r3
 8025fc4:	2036      	movs	r0, #54	; 0x36
 8025fc6:	f7fa fb3f 	bl	8020648 <pbuf_alloc>
 8025fca:	6178      	str	r0, [r7, #20]
 8025fcc:	697b      	ldr	r3, [r7, #20]
 8025fce:	2b00      	cmp	r3, #0
 8025fd0:	f000 814a 	beq.w	8026268 <tcp_write+0x660>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8025fd4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8025fd8:	68ba      	ldr	r2, [r7, #8]
 8025fda:	441a      	add	r2, r3
 8025fdc:	697b      	ldr	r3, [r7, #20]
 8025fde:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8025fe0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8025fe4:	b29b      	uxth	r3, r3
 8025fe6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8025fea:	4619      	mov	r1, r3
 8025fec:	2036      	movs	r0, #54	; 0x36
 8025fee:	f7fa fb2b 	bl	8020648 <pbuf_alloc>
 8025ff2:	6338      	str	r0, [r7, #48]	; 0x30
 8025ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025ff6:	2b00      	cmp	r3, #0
 8025ff8:	d103      	bne.n	8026002 <tcp_write+0x3fa>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8025ffa:	6978      	ldr	r0, [r7, #20]
 8025ffc:	f7fa fe3a 	bl	8020c74 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8026000:	e135      	b.n	802626e <tcp_write+0x666>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8026002:	6979      	ldr	r1, [r7, #20]
 8026004:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8026006:	f7fa ff03 	bl	8020e10 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 802600a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802600c:	f7fa fec0 	bl	8020d90 <pbuf_clen>
 8026010:	4603      	mov	r3, r0
 8026012:	461a      	mov	r2, r3
 8026014:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8026018:	4413      	add	r3, r2
 802601a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 802601e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8026022:	2b09      	cmp	r3, #9
 8026024:	d903      	bls.n	802602e <tcp_write+0x426>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8026026:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8026028:	f7fa fe24 	bl	8020c74 <pbuf_free>
      goto memerr;
 802602c:	e11f      	b.n	802626e <tcp_write+0x666>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 802602e:	68fb      	ldr	r3, [r7, #12]
 8026030:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8026032:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8026036:	441a      	add	r2, r3
 8026038:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802603c:	9300      	str	r3, [sp, #0]
 802603e:	4613      	mov	r3, r2
 8026040:	2200      	movs	r2, #0
 8026042:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8026044:	68f8      	ldr	r0, [r7, #12]
 8026046:	f7ff fc4b 	bl	80258e0 <tcp_create_segment>
 802604a:	64f8      	str	r0, [r7, #76]	; 0x4c
 802604c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802604e:	2b00      	cmp	r3, #0
 8026050:	f000 810c 	beq.w	802626c <tcp_write+0x664>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8026054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8026056:	2b00      	cmp	r3, #0
 8026058:	d102      	bne.n	8026060 <tcp_write+0x458>
      queue = seg;
 802605a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802605c:	647b      	str	r3, [r7, #68]	; 0x44
 802605e:	e00c      	b.n	802607a <tcp_write+0x472>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8026060:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8026062:	2b00      	cmp	r3, #0
 8026064:	d106      	bne.n	8026074 <tcp_write+0x46c>
 8026066:	4b53      	ldr	r3, [pc, #332]	; (80261b4 <tcp_write+0x5ac>)
 8026068:	f240 22ab 	movw	r2, #683	; 0x2ab
 802606c:	4955      	ldr	r1, [pc, #340]	; (80261c4 <tcp_write+0x5bc>)
 802606e:	4853      	ldr	r0, [pc, #332]	; (80261bc <tcp_write+0x5b4>)
 8026070:	f005 fe56 	bl	802bd20 <iprintf>
      prev_seg->next = seg;
 8026074:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8026076:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8026078:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 802607a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802607c:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 802607e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8026082:	8b3b      	ldrh	r3, [r7, #24]
 8026084:	4413      	add	r3, r2
 8026086:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 802608a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 802608e:	88fb      	ldrh	r3, [r7, #6]
 8026090:	429a      	cmp	r2, r3
 8026092:	f4ff af3d 	bcc.w	8025f10 <tcp_write+0x308>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8026096:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8026098:	2b00      	cmp	r3, #0
 802609a:	d02c      	beq.n	80260f6 <tcp_write+0x4ee>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 802609c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802609e:	685b      	ldr	r3, [r3, #4]
 80260a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80260a2:	e01e      	b.n	80260e2 <tcp_write+0x4da>
      p->tot_len += oversize_used;
 80260a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80260a6:	891a      	ldrh	r2, [r3, #8]
 80260a8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80260aa:	4413      	add	r3, r2
 80260ac:	b29a      	uxth	r2, r3
 80260ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80260b0:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80260b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80260b4:	681b      	ldr	r3, [r3, #0]
 80260b6:	2b00      	cmp	r3, #0
 80260b8:	d110      	bne.n	80260dc <tcp_write+0x4d4>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 80260ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80260bc:	685b      	ldr	r3, [r3, #4]
 80260be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80260c0:	8952      	ldrh	r2, [r2, #10]
 80260c2:	4413      	add	r3, r2
 80260c4:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80260c6:	68b9      	ldr	r1, [r7, #8]
 80260c8:	4618      	mov	r0, r3
 80260ca:	f005 fba0 	bl	802b80e <memcpy>
        p->len += oversize_used;
 80260ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80260d0:	895a      	ldrh	r2, [r3, #10]
 80260d2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80260d4:	4413      	add	r3, r2
 80260d6:	b29a      	uxth	r2, r3
 80260d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80260da:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 80260dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80260de:	681b      	ldr	r3, [r3, #0]
 80260e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80260e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80260e4:	2b00      	cmp	r3, #0
 80260e6:	d1dd      	bne.n	80260a4 <tcp_write+0x49c>
      }
    }
    last_unsent->len += oversize_used;
 80260e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80260ea:	891a      	ldrh	r2, [r3, #8]
 80260ec:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80260ee:	4413      	add	r3, r2
 80260f0:	b29a      	uxth	r2, r3
 80260f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80260f4:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 80260f6:	8a7a      	ldrh	r2, [r7, #18]
 80260f8:	68fb      	ldr	r3, [r7, #12]
 80260fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 80260fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8026100:	2b00      	cmp	r3, #0
 8026102:	d018      	beq.n	8026136 <tcp_write+0x52e>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8026104:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8026106:	2b00      	cmp	r3, #0
 8026108:	d106      	bne.n	8026118 <tcp_write+0x510>
 802610a:	4b2a      	ldr	r3, [pc, #168]	; (80261b4 <tcp_write+0x5ac>)
 802610c:	f240 22e1 	movw	r2, #737	; 0x2e1
 8026110:	492d      	ldr	r1, [pc, #180]	; (80261c8 <tcp_write+0x5c0>)
 8026112:	482a      	ldr	r0, [pc, #168]	; (80261bc <tcp_write+0x5b4>)
 8026114:	f005 fe04 	bl	802bd20 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8026118:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802611a:	685b      	ldr	r3, [r3, #4]
 802611c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 802611e:	4618      	mov	r0, r3
 8026120:	f7fa fe76 	bl	8020e10 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8026124:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8026126:	891a      	ldrh	r2, [r3, #8]
 8026128:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802612a:	891b      	ldrh	r3, [r3, #8]
 802612c:	4413      	add	r3, r2
 802612e:	b29a      	uxth	r2, r3
 8026130:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8026132:	811a      	strh	r2, [r3, #8]
 8026134:	e037      	b.n	80261a6 <tcp_write+0x59e>
  } else if (extendlen > 0) {
 8026136:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8026138:	2b00      	cmp	r3, #0
 802613a:	d034      	beq.n	80261a6 <tcp_write+0x59e>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 802613c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802613e:	2b00      	cmp	r3, #0
 8026140:	d003      	beq.n	802614a <tcp_write+0x542>
 8026142:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8026144:	685b      	ldr	r3, [r3, #4]
 8026146:	2b00      	cmp	r3, #0
 8026148:	d106      	bne.n	8026158 <tcp_write+0x550>
 802614a:	4b1a      	ldr	r3, [pc, #104]	; (80261b4 <tcp_write+0x5ac>)
 802614c:	f240 22e7 	movw	r2, #743	; 0x2e7
 8026150:	491e      	ldr	r1, [pc, #120]	; (80261cc <tcp_write+0x5c4>)
 8026152:	481a      	ldr	r0, [pc, #104]	; (80261bc <tcp_write+0x5b4>)
 8026154:	f005 fde4 	bl	802bd20 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8026158:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802615a:	685b      	ldr	r3, [r3, #4]
 802615c:	62bb      	str	r3, [r7, #40]	; 0x28
 802615e:	e009      	b.n	8026174 <tcp_write+0x56c>
      p->tot_len += extendlen;
 8026160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026162:	891a      	ldrh	r2, [r3, #8]
 8026164:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8026166:	4413      	add	r3, r2
 8026168:	b29a      	uxth	r2, r3
 802616a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802616c:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 802616e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026170:	681b      	ldr	r3, [r3, #0]
 8026172:	62bb      	str	r3, [r7, #40]	; 0x28
 8026174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026176:	681b      	ldr	r3, [r3, #0]
 8026178:	2b00      	cmp	r3, #0
 802617a:	d1f1      	bne.n	8026160 <tcp_write+0x558>
    }
    p->tot_len += extendlen;
 802617c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802617e:	891a      	ldrh	r2, [r3, #8]
 8026180:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8026182:	4413      	add	r3, r2
 8026184:	b29a      	uxth	r2, r3
 8026186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026188:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 802618a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802618c:	895a      	ldrh	r2, [r3, #10]
 802618e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8026190:	4413      	add	r3, r2
 8026192:	b29a      	uxth	r2, r3
 8026194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026196:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8026198:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802619a:	891a      	ldrh	r2, [r3, #8]
 802619c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 802619e:	4413      	add	r3, r2
 80261a0:	b29a      	uxth	r2, r3
 80261a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80261a4:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 80261a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80261a8:	2b00      	cmp	r3, #0
 80261aa:	d111      	bne.n	80261d0 <tcp_write+0x5c8>
    pcb->unsent = queue;
 80261ac:	68fb      	ldr	r3, [r7, #12]
 80261ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80261b0:	66da      	str	r2, [r3, #108]	; 0x6c
 80261b2:	e010      	b.n	80261d6 <tcp_write+0x5ce>
 80261b4:	080308b0 	.word	0x080308b0
 80261b8:	08030b50 	.word	0x08030b50
 80261bc:	08030904 	.word	0x08030904
 80261c0:	08030b90 	.word	0x08030b90
 80261c4:	08030ba0 	.word	0x08030ba0
 80261c8:	08030bb4 	.word	0x08030bb4
 80261cc:	08030bec 	.word	0x08030bec
  } else {
    last_unsent->next = queue;
 80261d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80261d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80261d4:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 80261d6:	68fb      	ldr	r3, [r7, #12]
 80261d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80261da:	88fb      	ldrh	r3, [r7, #6]
 80261dc:	441a      	add	r2, r3
 80261de:	68fb      	ldr	r3, [r7, #12]
 80261e0:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 80261e2:	68fb      	ldr	r3, [r7, #12]
 80261e4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80261e8:	88fb      	ldrh	r3, [r7, #6]
 80261ea:	1ad3      	subs	r3, r2, r3
 80261ec:	b29a      	uxth	r2, r3
 80261ee:	68fb      	ldr	r3, [r7, #12]
 80261f0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 80261f4:	68fb      	ldr	r3, [r7, #12]
 80261f6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80261fa:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80261fe:	68fb      	ldr	r3, [r7, #12]
 8026200:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8026204:	2b00      	cmp	r3, #0
 8026206:	d00e      	beq.n	8026226 <tcp_write+0x61e>
    LWIP_ASSERT("tcp_write: valid queue length",
 8026208:	68fb      	ldr	r3, [r7, #12]
 802620a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802620c:	2b00      	cmp	r3, #0
 802620e:	d10a      	bne.n	8026226 <tcp_write+0x61e>
 8026210:	68fb      	ldr	r3, [r7, #12]
 8026212:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026214:	2b00      	cmp	r3, #0
 8026216:	d106      	bne.n	8026226 <tcp_write+0x61e>
 8026218:	4b2b      	ldr	r3, [pc, #172]	; (80262c8 <tcp_write+0x6c0>)
 802621a:	f240 3213 	movw	r2, #787	; 0x313
 802621e:	492b      	ldr	r1, [pc, #172]	; (80262cc <tcp_write+0x6c4>)
 8026220:	482b      	ldr	r0, [pc, #172]	; (80262d0 <tcp_write+0x6c8>)
 8026222:	f005 fd7d 	bl	802bd20 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8026226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8026228:	2b00      	cmp	r3, #0
 802622a:	d015      	beq.n	8026258 <tcp_write+0x650>
 802622c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 802622e:	68db      	ldr	r3, [r3, #12]
 8026230:	2b00      	cmp	r3, #0
 8026232:	d011      	beq.n	8026258 <tcp_write+0x650>
 8026234:	797b      	ldrb	r3, [r7, #5]
 8026236:	f003 0302 	and.w	r3, r3, #2
 802623a:	2b00      	cmp	r3, #0
 802623c:	d10c      	bne.n	8026258 <tcp_write+0x650>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 802623e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8026240:	68dc      	ldr	r4, [r3, #12]
 8026242:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8026244:	68db      	ldr	r3, [r3, #12]
 8026246:	899b      	ldrh	r3, [r3, #12]
 8026248:	b29d      	uxth	r5, r3
 802624a:	2008      	movs	r0, #8
 802624c:	f7f5 fabc 	bl	801b7c8 <lwip_htons>
 8026250:	4603      	mov	r3, r0
 8026252:	432b      	orrs	r3, r5
 8026254:	b29b      	uxth	r3, r3
 8026256:	81a3      	strh	r3, [r4, #12]
  }

  return ERR_OK;
 8026258:	2300      	movs	r3, #0
 802625a:	e031      	b.n	80262c0 <tcp_write+0x6b8>
          goto memerr;
 802625c:	bf00      	nop
 802625e:	e006      	b.n	802626e <tcp_write+0x666>
            goto memerr;
 8026260:	bf00      	nop
 8026262:	e004      	b.n	802626e <tcp_write+0x666>
        goto memerr;
 8026264:	bf00      	nop
 8026266:	e002      	b.n	802626e <tcp_write+0x666>
        goto memerr;
 8026268:	bf00      	nop
 802626a:	e000      	b.n	802626e <tcp_write+0x666>
      goto memerr;
 802626c:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 802626e:	68fb      	ldr	r3, [r7, #12]
 8026270:	8b5b      	ldrh	r3, [r3, #26]
 8026272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8026276:	b29a      	uxth	r2, r3
 8026278:	68fb      	ldr	r3, [r7, #12]
 802627a:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 802627c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 802627e:	2b00      	cmp	r3, #0
 8026280:	d002      	beq.n	8026288 <tcp_write+0x680>
    pbuf_free(concat_p);
 8026282:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8026284:	f7fa fcf6 	bl	8020c74 <pbuf_free>
  }
  if (queue != NULL) {
 8026288:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 802628a:	2b00      	cmp	r3, #0
 802628c:	d002      	beq.n	8026294 <tcp_write+0x68c>
    tcp_segs_free(queue);
 802628e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8026290:	f7fc fb78 	bl	8022984 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8026294:	68fb      	ldr	r3, [r7, #12]
 8026296:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 802629a:	2b00      	cmp	r3, #0
 802629c:	d00e      	beq.n	80262bc <tcp_write+0x6b4>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 802629e:	68fb      	ldr	r3, [r7, #12]
 80262a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80262a2:	2b00      	cmp	r3, #0
 80262a4:	d10a      	bne.n	80262bc <tcp_write+0x6b4>
 80262a6:	68fb      	ldr	r3, [r7, #12]
 80262a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80262aa:	2b00      	cmp	r3, #0
 80262ac:	d106      	bne.n	80262bc <tcp_write+0x6b4>
 80262ae:	4b06      	ldr	r3, [pc, #24]	; (80262c8 <tcp_write+0x6c0>)
 80262b0:	f44f 724a 	mov.w	r2, #808	; 0x328
 80262b4:	4905      	ldr	r1, [pc, #20]	; (80262cc <tcp_write+0x6c4>)
 80262b6:	4806      	ldr	r0, [pc, #24]	; (80262d0 <tcp_write+0x6c8>)
 80262b8:	f005 fd32 	bl	802bd20 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 80262bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80262c0:	4618      	mov	r0, r3
 80262c2:	3758      	adds	r7, #88	; 0x58
 80262c4:	46bd      	mov	sp, r7
 80262c6:	bdb0      	pop	{r4, r5, r7, pc}
 80262c8:	080308b0 	.word	0x080308b0
 80262cc:	08030c24 	.word	0x08030c24
 80262d0:	08030904 	.word	0x08030904

080262d4 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80262d4:	b5b0      	push	{r4, r5, r7, lr}
 80262d6:	b08a      	sub	sp, #40	; 0x28
 80262d8:	af02      	add	r7, sp, #8
 80262da:	6078      	str	r0, [r7, #4]
 80262dc:	460b      	mov	r3, r1
 80262de:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80262e0:	2300      	movs	r3, #0
 80262e2:	61fb      	str	r3, [r7, #28]
 80262e4:	2300      	movs	r3, #0
 80262e6:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80262e8:	2300      	movs	r3, #0
 80262ea:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80262ec:	687b      	ldr	r3, [r7, #4]
 80262ee:	2b00      	cmp	r3, #0
 80262f0:	d106      	bne.n	8026300 <tcp_split_unsent_seg+0x2c>
 80262f2:	4b96      	ldr	r3, [pc, #600]	; (802654c <tcp_split_unsent_seg+0x278>)
 80262f4:	f240 324b 	movw	r2, #843	; 0x34b
 80262f8:	4995      	ldr	r1, [pc, #596]	; (8026550 <tcp_split_unsent_seg+0x27c>)
 80262fa:	4896      	ldr	r0, [pc, #600]	; (8026554 <tcp_split_unsent_seg+0x280>)
 80262fc:	f005 fd10 	bl	802bd20 <iprintf>

  useg = pcb->unsent;
 8026300:	687b      	ldr	r3, [r7, #4]
 8026302:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026304:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8026306:	697b      	ldr	r3, [r7, #20]
 8026308:	2b00      	cmp	r3, #0
 802630a:	d102      	bne.n	8026312 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 802630c:	f04f 33ff 	mov.w	r3, #4294967295
 8026310:	e118      	b.n	8026544 <tcp_split_unsent_seg+0x270>
  }

  if (split == 0) {
 8026312:	887b      	ldrh	r3, [r7, #2]
 8026314:	2b00      	cmp	r3, #0
 8026316:	d109      	bne.n	802632c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8026318:	4b8c      	ldr	r3, [pc, #560]	; (802654c <tcp_split_unsent_seg+0x278>)
 802631a:	f240 3253 	movw	r2, #851	; 0x353
 802631e:	498e      	ldr	r1, [pc, #568]	; (8026558 <tcp_split_unsent_seg+0x284>)
 8026320:	488c      	ldr	r0, [pc, #560]	; (8026554 <tcp_split_unsent_seg+0x280>)
 8026322:	f005 fcfd 	bl	802bd20 <iprintf>
    return ERR_VAL;
 8026326:	f06f 0305 	mvn.w	r3, #5
 802632a:	e10b      	b.n	8026544 <tcp_split_unsent_seg+0x270>
  }

  if (useg->len <= split) {
 802632c:	697b      	ldr	r3, [r7, #20]
 802632e:	891b      	ldrh	r3, [r3, #8]
 8026330:	887a      	ldrh	r2, [r7, #2]
 8026332:	429a      	cmp	r2, r3
 8026334:	d301      	bcc.n	802633a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8026336:	2300      	movs	r3, #0
 8026338:	e104      	b.n	8026544 <tcp_split_unsent_seg+0x270>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 802633a:	687b      	ldr	r3, [r7, #4]
 802633c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802633e:	887a      	ldrh	r2, [r7, #2]
 8026340:	429a      	cmp	r2, r3
 8026342:	d906      	bls.n	8026352 <tcp_split_unsent_seg+0x7e>
 8026344:	4b81      	ldr	r3, [pc, #516]	; (802654c <tcp_split_unsent_seg+0x278>)
 8026346:	f240 325b 	movw	r2, #859	; 0x35b
 802634a:	4984      	ldr	r1, [pc, #528]	; (802655c <tcp_split_unsent_seg+0x288>)
 802634c:	4881      	ldr	r0, [pc, #516]	; (8026554 <tcp_split_unsent_seg+0x280>)
 802634e:	f005 fce7 	bl	802bd20 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8026352:	697b      	ldr	r3, [r7, #20]
 8026354:	891b      	ldrh	r3, [r3, #8]
 8026356:	2b00      	cmp	r3, #0
 8026358:	d106      	bne.n	8026368 <tcp_split_unsent_seg+0x94>
 802635a:	4b7c      	ldr	r3, [pc, #496]	; (802654c <tcp_split_unsent_seg+0x278>)
 802635c:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8026360:	497f      	ldr	r1, [pc, #508]	; (8026560 <tcp_split_unsent_seg+0x28c>)
 8026362:	487c      	ldr	r0, [pc, #496]	; (8026554 <tcp_split_unsent_seg+0x280>)
 8026364:	f005 fcdc 	bl	802bd20 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8026368:	697b      	ldr	r3, [r7, #20]
 802636a:	7a9b      	ldrb	r3, [r3, #10]
 802636c:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 802636e:	7bfb      	ldrb	r3, [r7, #15]
 8026370:	f003 0301 	and.w	r3, r3, #1
 8026374:	2b00      	cmp	r3, #0
 8026376:	d001      	beq.n	802637c <tcp_split_unsent_seg+0xa8>
 8026378:	2304      	movs	r3, #4
 802637a:	e000      	b.n	802637e <tcp_split_unsent_seg+0xaa>
 802637c:	2300      	movs	r3, #0
 802637e:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8026380:	697b      	ldr	r3, [r7, #20]
 8026382:	891a      	ldrh	r2, [r3, #8]
 8026384:	887b      	ldrh	r3, [r7, #2]
 8026386:	1ad3      	subs	r3, r2, r3
 8026388:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 802638a:	7bbb      	ldrb	r3, [r7, #14]
 802638c:	b29a      	uxth	r2, r3
 802638e:	89bb      	ldrh	r3, [r7, #12]
 8026390:	4413      	add	r3, r2
 8026392:	b29b      	uxth	r3, r3
 8026394:	f44f 7220 	mov.w	r2, #640	; 0x280
 8026398:	4619      	mov	r1, r3
 802639a:	2036      	movs	r0, #54	; 0x36
 802639c:	f7fa f954 	bl	8020648 <pbuf_alloc>
 80263a0:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80263a2:	693b      	ldr	r3, [r7, #16]
 80263a4:	2b00      	cmp	r3, #0
 80263a6:	f000 80b6 	beq.w	8026516 <tcp_split_unsent_seg+0x242>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 80263aa:	697b      	ldr	r3, [r7, #20]
 80263ac:	685b      	ldr	r3, [r3, #4]
 80263ae:	891a      	ldrh	r2, [r3, #8]
 80263b0:	697b      	ldr	r3, [r7, #20]
 80263b2:	891b      	ldrh	r3, [r3, #8]
 80263b4:	1ad3      	subs	r3, r2, r3
 80263b6:	b29a      	uxth	r2, r3
 80263b8:	887b      	ldrh	r3, [r7, #2]
 80263ba:	4413      	add	r3, r2
 80263bc:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80263be:	697b      	ldr	r3, [r7, #20]
 80263c0:	6858      	ldr	r0, [r3, #4]
 80263c2:	693b      	ldr	r3, [r7, #16]
 80263c4:	685a      	ldr	r2, [r3, #4]
 80263c6:	7bbb      	ldrb	r3, [r7, #14]
 80263c8:	18d1      	adds	r1, r2, r3
 80263ca:	897b      	ldrh	r3, [r7, #10]
 80263cc:	89ba      	ldrh	r2, [r7, #12]
 80263ce:	f7fa fe57 	bl	8021080 <pbuf_copy_partial>
 80263d2:	4603      	mov	r3, r0
 80263d4:	461a      	mov	r2, r3
 80263d6:	89bb      	ldrh	r3, [r7, #12]
 80263d8:	4293      	cmp	r3, r2
 80263da:	f040 809e 	bne.w	802651a <tcp_split_unsent_seg+0x246>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80263de:	697b      	ldr	r3, [r7, #20]
 80263e0:	68db      	ldr	r3, [r3, #12]
 80263e2:	899b      	ldrh	r3, [r3, #12]
 80263e4:	b29b      	uxth	r3, r3
 80263e6:	4618      	mov	r0, r3
 80263e8:	f7f5 f9ee 	bl	801b7c8 <lwip_htons>
 80263ec:	4603      	mov	r3, r0
 80263ee:	b2db      	uxtb	r3, r3
 80263f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80263f4:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80263f6:	2300      	movs	r3, #0
 80263f8:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80263fa:	7efb      	ldrb	r3, [r7, #27]
 80263fc:	f003 0308 	and.w	r3, r3, #8
 8026400:	2b00      	cmp	r3, #0
 8026402:	d007      	beq.n	8026414 <tcp_split_unsent_seg+0x140>
    split_flags &= ~TCP_PSH;
 8026404:	7efb      	ldrb	r3, [r7, #27]
 8026406:	f023 0308 	bic.w	r3, r3, #8
 802640a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 802640c:	7ebb      	ldrb	r3, [r7, #26]
 802640e:	f043 0308 	orr.w	r3, r3, #8
 8026412:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8026414:	7efb      	ldrb	r3, [r7, #27]
 8026416:	f003 0301 	and.w	r3, r3, #1
 802641a:	2b00      	cmp	r3, #0
 802641c:	d007      	beq.n	802642e <tcp_split_unsent_seg+0x15a>
    split_flags &= ~TCP_FIN;
 802641e:	7efb      	ldrb	r3, [r7, #27]
 8026420:	f023 0301 	bic.w	r3, r3, #1
 8026424:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8026426:	7ebb      	ldrb	r3, [r7, #26]
 8026428:	f043 0301 	orr.w	r3, r3, #1
 802642c:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 802642e:	697b      	ldr	r3, [r7, #20]
 8026430:	68db      	ldr	r3, [r3, #12]
 8026432:	685b      	ldr	r3, [r3, #4]
 8026434:	4618      	mov	r0, r3
 8026436:	f7f5 f9dc 	bl	801b7f2 <lwip_htonl>
 802643a:	4602      	mov	r2, r0
 802643c:	887b      	ldrh	r3, [r7, #2]
 802643e:	18d1      	adds	r1, r2, r3
 8026440:	7eba      	ldrb	r2, [r7, #26]
 8026442:	7bfb      	ldrb	r3, [r7, #15]
 8026444:	9300      	str	r3, [sp, #0]
 8026446:	460b      	mov	r3, r1
 8026448:	6939      	ldr	r1, [r7, #16]
 802644a:	6878      	ldr	r0, [r7, #4]
 802644c:	f7ff fa48 	bl	80258e0 <tcp_create_segment>
 8026450:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8026452:	69fb      	ldr	r3, [r7, #28]
 8026454:	2b00      	cmp	r3, #0
 8026456:	d062      	beq.n	802651e <tcp_split_unsent_seg+0x24a>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8026458:	697b      	ldr	r3, [r7, #20]
 802645a:	685b      	ldr	r3, [r3, #4]
 802645c:	4618      	mov	r0, r3
 802645e:	f7fa fc97 	bl	8020d90 <pbuf_clen>
 8026462:	4603      	mov	r3, r0
 8026464:	461a      	mov	r2, r3
 8026466:	687b      	ldr	r3, [r7, #4]
 8026468:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 802646c:	1a9b      	subs	r3, r3, r2
 802646e:	b29a      	uxth	r2, r3
 8026470:	687b      	ldr	r3, [r7, #4]
 8026472:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8026476:	697b      	ldr	r3, [r7, #20]
 8026478:	6858      	ldr	r0, [r3, #4]
 802647a:	697b      	ldr	r3, [r7, #20]
 802647c:	685b      	ldr	r3, [r3, #4]
 802647e:	891a      	ldrh	r2, [r3, #8]
 8026480:	89bb      	ldrh	r3, [r7, #12]
 8026482:	1ad3      	subs	r3, r2, r3
 8026484:	b29b      	uxth	r3, r3
 8026486:	4619      	mov	r1, r3
 8026488:	f7fa fa3a 	bl	8020900 <pbuf_realloc>
  useg->len -= remainder;
 802648c:	697b      	ldr	r3, [r7, #20]
 802648e:	891a      	ldrh	r2, [r3, #8]
 8026490:	89bb      	ldrh	r3, [r7, #12]
 8026492:	1ad3      	subs	r3, r2, r3
 8026494:	b29a      	uxth	r2, r3
 8026496:	697b      	ldr	r3, [r7, #20]
 8026498:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 802649a:	697b      	ldr	r3, [r7, #20]
 802649c:	68dc      	ldr	r4, [r3, #12]
 802649e:	697b      	ldr	r3, [r7, #20]
 80264a0:	68db      	ldr	r3, [r3, #12]
 80264a2:	899b      	ldrh	r3, [r3, #12]
 80264a4:	b29d      	uxth	r5, r3
 80264a6:	7efb      	ldrb	r3, [r7, #27]
 80264a8:	b29b      	uxth	r3, r3
 80264aa:	4618      	mov	r0, r3
 80264ac:	f7f5 f98c 	bl	801b7c8 <lwip_htons>
 80264b0:	4603      	mov	r3, r0
 80264b2:	432b      	orrs	r3, r5
 80264b4:	b29b      	uxth	r3, r3
 80264b6:	81a3      	strh	r3, [r4, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80264b8:	697b      	ldr	r3, [r7, #20]
 80264ba:	685b      	ldr	r3, [r3, #4]
 80264bc:	4618      	mov	r0, r3
 80264be:	f7fa fc67 	bl	8020d90 <pbuf_clen>
 80264c2:	4603      	mov	r3, r0
 80264c4:	461a      	mov	r2, r3
 80264c6:	687b      	ldr	r3, [r7, #4]
 80264c8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80264cc:	4413      	add	r3, r2
 80264ce:	b29a      	uxth	r2, r3
 80264d0:	687b      	ldr	r3, [r7, #4]
 80264d2:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80264d6:	69fb      	ldr	r3, [r7, #28]
 80264d8:	685b      	ldr	r3, [r3, #4]
 80264da:	4618      	mov	r0, r3
 80264dc:	f7fa fc58 	bl	8020d90 <pbuf_clen>
 80264e0:	4603      	mov	r3, r0
 80264e2:	461a      	mov	r2, r3
 80264e4:	687b      	ldr	r3, [r7, #4]
 80264e6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80264ea:	4413      	add	r3, r2
 80264ec:	b29a      	uxth	r2, r3
 80264ee:	687b      	ldr	r3, [r7, #4]
 80264f0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 80264f4:	697b      	ldr	r3, [r7, #20]
 80264f6:	681a      	ldr	r2, [r3, #0]
 80264f8:	69fb      	ldr	r3, [r7, #28]
 80264fa:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 80264fc:	697b      	ldr	r3, [r7, #20]
 80264fe:	69fa      	ldr	r2, [r7, #28]
 8026500:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8026502:	69fb      	ldr	r3, [r7, #28]
 8026504:	681b      	ldr	r3, [r3, #0]
 8026506:	2b00      	cmp	r3, #0
 8026508:	d103      	bne.n	8026512 <tcp_split_unsent_seg+0x23e>
    pcb->unsent_oversize = 0;
 802650a:	687b      	ldr	r3, [r7, #4]
 802650c:	2200      	movs	r2, #0
 802650e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8026512:	2300      	movs	r3, #0
 8026514:	e016      	b.n	8026544 <tcp_split_unsent_seg+0x270>
    goto memerr;
 8026516:	bf00      	nop
 8026518:	e002      	b.n	8026520 <tcp_split_unsent_seg+0x24c>
    goto memerr;
 802651a:	bf00      	nop
 802651c:	e000      	b.n	8026520 <tcp_split_unsent_seg+0x24c>
    goto memerr;
 802651e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8026520:	69fb      	ldr	r3, [r7, #28]
 8026522:	2b00      	cmp	r3, #0
 8026524:	d006      	beq.n	8026534 <tcp_split_unsent_seg+0x260>
 8026526:	4b09      	ldr	r3, [pc, #36]	; (802654c <tcp_split_unsent_seg+0x278>)
 8026528:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 802652c:	490d      	ldr	r1, [pc, #52]	; (8026564 <tcp_split_unsent_seg+0x290>)
 802652e:	4809      	ldr	r0, [pc, #36]	; (8026554 <tcp_split_unsent_seg+0x280>)
 8026530:	f005 fbf6 	bl	802bd20 <iprintf>
  if (p != NULL) {
 8026534:	693b      	ldr	r3, [r7, #16]
 8026536:	2b00      	cmp	r3, #0
 8026538:	d002      	beq.n	8026540 <tcp_split_unsent_seg+0x26c>
    pbuf_free(p);
 802653a:	6938      	ldr	r0, [r7, #16]
 802653c:	f7fa fb9a 	bl	8020c74 <pbuf_free>
  }

  return ERR_MEM;
 8026540:	f04f 33ff 	mov.w	r3, #4294967295
}
 8026544:	4618      	mov	r0, r3
 8026546:	3720      	adds	r7, #32
 8026548:	46bd      	mov	sp, r7
 802654a:	bdb0      	pop	{r4, r5, r7, pc}
 802654c:	080308b0 	.word	0x080308b0
 8026550:	08030c44 	.word	0x08030c44
 8026554:	08030904 	.word	0x08030904
 8026558:	08030c68 	.word	0x08030c68
 802655c:	08030c8c 	.word	0x08030c8c
 8026560:	08030c9c 	.word	0x08030c9c
 8026564:	08030cac 	.word	0x08030cac

08026568 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8026568:	b5b0      	push	{r4, r5, r7, lr}
 802656a:	b084      	sub	sp, #16
 802656c:	af00      	add	r7, sp, #0
 802656e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8026570:	687b      	ldr	r3, [r7, #4]
 8026572:	2b00      	cmp	r3, #0
 8026574:	d106      	bne.n	8026584 <tcp_send_fin+0x1c>
 8026576:	4b21      	ldr	r3, [pc, #132]	; (80265fc <tcp_send_fin+0x94>)
 8026578:	f240 32eb 	movw	r2, #1003	; 0x3eb
 802657c:	4920      	ldr	r1, [pc, #128]	; (8026600 <tcp_send_fin+0x98>)
 802657e:	4821      	ldr	r0, [pc, #132]	; (8026604 <tcp_send_fin+0x9c>)
 8026580:	f005 fbce 	bl	802bd20 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8026584:	687b      	ldr	r3, [r7, #4]
 8026586:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026588:	2b00      	cmp	r3, #0
 802658a:	d02d      	beq.n	80265e8 <tcp_send_fin+0x80>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 802658c:	687b      	ldr	r3, [r7, #4]
 802658e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026590:	60fb      	str	r3, [r7, #12]
 8026592:	e002      	b.n	802659a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8026594:	68fb      	ldr	r3, [r7, #12]
 8026596:	681b      	ldr	r3, [r3, #0]
 8026598:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 802659a:	68fb      	ldr	r3, [r7, #12]
 802659c:	681b      	ldr	r3, [r3, #0]
 802659e:	2b00      	cmp	r3, #0
 80265a0:	d1f8      	bne.n	8026594 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80265a2:	68fb      	ldr	r3, [r7, #12]
 80265a4:	68db      	ldr	r3, [r3, #12]
 80265a6:	899b      	ldrh	r3, [r3, #12]
 80265a8:	b29b      	uxth	r3, r3
 80265aa:	4618      	mov	r0, r3
 80265ac:	f7f5 f90c 	bl	801b7c8 <lwip_htons>
 80265b0:	4603      	mov	r3, r0
 80265b2:	b2db      	uxtb	r3, r3
 80265b4:	f003 0307 	and.w	r3, r3, #7
 80265b8:	2b00      	cmp	r3, #0
 80265ba:	d115      	bne.n	80265e8 <tcp_send_fin+0x80>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 80265bc:	68fb      	ldr	r3, [r7, #12]
 80265be:	68dc      	ldr	r4, [r3, #12]
 80265c0:	68fb      	ldr	r3, [r7, #12]
 80265c2:	68db      	ldr	r3, [r3, #12]
 80265c4:	899b      	ldrh	r3, [r3, #12]
 80265c6:	b29d      	uxth	r5, r3
 80265c8:	2001      	movs	r0, #1
 80265ca:	f7f5 f8fd 	bl	801b7c8 <lwip_htons>
 80265ce:	4603      	mov	r3, r0
 80265d0:	432b      	orrs	r3, r5
 80265d2:	b29b      	uxth	r3, r3
 80265d4:	81a3      	strh	r3, [r4, #12]
      tcp_set_flags(pcb, TF_FIN);
 80265d6:	687b      	ldr	r3, [r7, #4]
 80265d8:	8b5b      	ldrh	r3, [r3, #26]
 80265da:	f043 0320 	orr.w	r3, r3, #32
 80265de:	b29a      	uxth	r2, r3
 80265e0:	687b      	ldr	r3, [r7, #4]
 80265e2:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80265e4:	2300      	movs	r3, #0
 80265e6:	e004      	b.n	80265f2 <tcp_send_fin+0x8a>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80265e8:	2101      	movs	r1, #1
 80265ea:	6878      	ldr	r0, [r7, #4]
 80265ec:	f000 f80c 	bl	8026608 <tcp_enqueue_flags>
 80265f0:	4603      	mov	r3, r0
}
 80265f2:	4618      	mov	r0, r3
 80265f4:	3710      	adds	r7, #16
 80265f6:	46bd      	mov	sp, r7
 80265f8:	bdb0      	pop	{r4, r5, r7, pc}
 80265fa:	bf00      	nop
 80265fc:	080308b0 	.word	0x080308b0
 8026600:	08030cb8 	.word	0x08030cb8
 8026604:	08030904 	.word	0x08030904

08026608 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8026608:	b580      	push	{r7, lr}
 802660a:	b08a      	sub	sp, #40	; 0x28
 802660c:	af02      	add	r7, sp, #8
 802660e:	6078      	str	r0, [r7, #4]
 8026610:	460b      	mov	r3, r1
 8026612:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8026614:	2300      	movs	r3, #0
 8026616:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8026618:	2300      	movs	r3, #0
 802661a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 802661c:	78fb      	ldrb	r3, [r7, #3]
 802661e:	f003 0303 	and.w	r3, r3, #3
 8026622:	2b00      	cmp	r3, #0
 8026624:	d106      	bne.n	8026634 <tcp_enqueue_flags+0x2c>
 8026626:	4b68      	ldr	r3, [pc, #416]	; (80267c8 <tcp_enqueue_flags+0x1c0>)
 8026628:	f240 4212 	movw	r2, #1042	; 0x412
 802662c:	4967      	ldr	r1, [pc, #412]	; (80267cc <tcp_enqueue_flags+0x1c4>)
 802662e:	4868      	ldr	r0, [pc, #416]	; (80267d0 <tcp_enqueue_flags+0x1c8>)
 8026630:	f005 fb76 	bl	802bd20 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8026634:	687b      	ldr	r3, [r7, #4]
 8026636:	2b00      	cmp	r3, #0
 8026638:	d106      	bne.n	8026648 <tcp_enqueue_flags+0x40>
 802663a:	4b63      	ldr	r3, [pc, #396]	; (80267c8 <tcp_enqueue_flags+0x1c0>)
 802663c:	f240 4213 	movw	r2, #1043	; 0x413
 8026640:	4964      	ldr	r1, [pc, #400]	; (80267d4 <tcp_enqueue_flags+0x1cc>)
 8026642:	4863      	ldr	r0, [pc, #396]	; (80267d0 <tcp_enqueue_flags+0x1c8>)
 8026644:	f005 fb6c 	bl	802bd20 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8026648:	78fb      	ldrb	r3, [r7, #3]
 802664a:	f003 0302 	and.w	r3, r3, #2
 802664e:	2b00      	cmp	r3, #0
 8026650:	d001      	beq.n	8026656 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8026652:	2301      	movs	r3, #1
 8026654:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8026656:	7ffb      	ldrb	r3, [r7, #31]
 8026658:	f003 0301 	and.w	r3, r3, #1
 802665c:	2b00      	cmp	r3, #0
 802665e:	d001      	beq.n	8026664 <tcp_enqueue_flags+0x5c>
 8026660:	2304      	movs	r3, #4
 8026662:	e000      	b.n	8026666 <tcp_enqueue_flags+0x5e>
 8026664:	2300      	movs	r3, #0
 8026666:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8026668:	7dfb      	ldrb	r3, [r7, #23]
 802666a:	b29b      	uxth	r3, r3
 802666c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8026670:	4619      	mov	r1, r3
 8026672:	2036      	movs	r0, #54	; 0x36
 8026674:	f7f9 ffe8 	bl	8020648 <pbuf_alloc>
 8026678:	6138      	str	r0, [r7, #16]
 802667a:	693b      	ldr	r3, [r7, #16]
 802667c:	2b00      	cmp	r3, #0
 802667e:	d109      	bne.n	8026694 <tcp_enqueue_flags+0x8c>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8026680:	687b      	ldr	r3, [r7, #4]
 8026682:	8b5b      	ldrh	r3, [r3, #26]
 8026684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8026688:	b29a      	uxth	r2, r3
 802668a:	687b      	ldr	r3, [r7, #4]
 802668c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 802668e:	f04f 33ff 	mov.w	r3, #4294967295
 8026692:	e095      	b.n	80267c0 <tcp_enqueue_flags+0x1b8>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8026694:	693b      	ldr	r3, [r7, #16]
 8026696:	895a      	ldrh	r2, [r3, #10]
 8026698:	7dfb      	ldrb	r3, [r7, #23]
 802669a:	b29b      	uxth	r3, r3
 802669c:	429a      	cmp	r2, r3
 802669e:	d206      	bcs.n	80266ae <tcp_enqueue_flags+0xa6>
 80266a0:	4b49      	ldr	r3, [pc, #292]	; (80267c8 <tcp_enqueue_flags+0x1c0>)
 80266a2:	f240 423a 	movw	r2, #1082	; 0x43a
 80266a6:	494c      	ldr	r1, [pc, #304]	; (80267d8 <tcp_enqueue_flags+0x1d0>)
 80266a8:	4849      	ldr	r0, [pc, #292]	; (80267d0 <tcp_enqueue_flags+0x1c8>)
 80266aa:	f005 fb39 	bl	802bd20 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80266ae:	687b      	ldr	r3, [r7, #4]
 80266b0:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80266b2:	78fa      	ldrb	r2, [r7, #3]
 80266b4:	7ffb      	ldrb	r3, [r7, #31]
 80266b6:	9300      	str	r3, [sp, #0]
 80266b8:	460b      	mov	r3, r1
 80266ba:	6939      	ldr	r1, [r7, #16]
 80266bc:	6878      	ldr	r0, [r7, #4]
 80266be:	f7ff f90f 	bl	80258e0 <tcp_create_segment>
 80266c2:	60f8      	str	r0, [r7, #12]
 80266c4:	68fb      	ldr	r3, [r7, #12]
 80266c6:	2b00      	cmp	r3, #0
 80266c8:	d109      	bne.n	80266de <tcp_enqueue_flags+0xd6>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80266ca:	687b      	ldr	r3, [r7, #4]
 80266cc:	8b5b      	ldrh	r3, [r3, #26]
 80266ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80266d2:	b29a      	uxth	r2, r3
 80266d4:	687b      	ldr	r3, [r7, #4]
 80266d6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80266d8:	f04f 33ff 	mov.w	r3, #4294967295
 80266dc:	e070      	b.n	80267c0 <tcp_enqueue_flags+0x1b8>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80266de:	68fb      	ldr	r3, [r7, #12]
 80266e0:	68db      	ldr	r3, [r3, #12]
 80266e2:	f003 0303 	and.w	r3, r3, #3
 80266e6:	2b00      	cmp	r3, #0
 80266e8:	d006      	beq.n	80266f8 <tcp_enqueue_flags+0xf0>
 80266ea:	4b37      	ldr	r3, [pc, #220]	; (80267c8 <tcp_enqueue_flags+0x1c0>)
 80266ec:	f240 4242 	movw	r2, #1090	; 0x442
 80266f0:	493a      	ldr	r1, [pc, #232]	; (80267dc <tcp_enqueue_flags+0x1d4>)
 80266f2:	4837      	ldr	r0, [pc, #220]	; (80267d0 <tcp_enqueue_flags+0x1c8>)
 80266f4:	f005 fb14 	bl	802bd20 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80266f8:	68fb      	ldr	r3, [r7, #12]
 80266fa:	891b      	ldrh	r3, [r3, #8]
 80266fc:	2b00      	cmp	r3, #0
 80266fe:	d006      	beq.n	802670e <tcp_enqueue_flags+0x106>
 8026700:	4b31      	ldr	r3, [pc, #196]	; (80267c8 <tcp_enqueue_flags+0x1c0>)
 8026702:	f240 4243 	movw	r2, #1091	; 0x443
 8026706:	4936      	ldr	r1, [pc, #216]	; (80267e0 <tcp_enqueue_flags+0x1d8>)
 8026708:	4831      	ldr	r0, [pc, #196]	; (80267d0 <tcp_enqueue_flags+0x1c8>)
 802670a:	f005 fb09 	bl	802bd20 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 802670e:	687b      	ldr	r3, [r7, #4]
 8026710:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026712:	2b00      	cmp	r3, #0
 8026714:	d103      	bne.n	802671e <tcp_enqueue_flags+0x116>
    pcb->unsent = seg;
 8026716:	687b      	ldr	r3, [r7, #4]
 8026718:	68fa      	ldr	r2, [r7, #12]
 802671a:	66da      	str	r2, [r3, #108]	; 0x6c
 802671c:	e00d      	b.n	802673a <tcp_enqueue_flags+0x132>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 802671e:	687b      	ldr	r3, [r7, #4]
 8026720:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026722:	61bb      	str	r3, [r7, #24]
 8026724:	e002      	b.n	802672c <tcp_enqueue_flags+0x124>
 8026726:	69bb      	ldr	r3, [r7, #24]
 8026728:	681b      	ldr	r3, [r3, #0]
 802672a:	61bb      	str	r3, [r7, #24]
 802672c:	69bb      	ldr	r3, [r7, #24]
 802672e:	681b      	ldr	r3, [r3, #0]
 8026730:	2b00      	cmp	r3, #0
 8026732:	d1f8      	bne.n	8026726 <tcp_enqueue_flags+0x11e>
    useg->next = seg;
 8026734:	69bb      	ldr	r3, [r7, #24]
 8026736:	68fa      	ldr	r2, [r7, #12]
 8026738:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 802673a:	687b      	ldr	r3, [r7, #4]
 802673c:	2200      	movs	r2, #0
 802673e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8026742:	78fb      	ldrb	r3, [r7, #3]
 8026744:	f003 0302 	and.w	r3, r3, #2
 8026748:	2b00      	cmp	r3, #0
 802674a:	d104      	bne.n	8026756 <tcp_enqueue_flags+0x14e>
 802674c:	78fb      	ldrb	r3, [r7, #3]
 802674e:	f003 0301 	and.w	r3, r3, #1
 8026752:	2b00      	cmp	r3, #0
 8026754:	d004      	beq.n	8026760 <tcp_enqueue_flags+0x158>
    pcb->snd_lbb++;
 8026756:	687b      	ldr	r3, [r7, #4]
 8026758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802675a:	1c5a      	adds	r2, r3, #1
 802675c:	687b      	ldr	r3, [r7, #4]
 802675e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8026760:	78fb      	ldrb	r3, [r7, #3]
 8026762:	f003 0301 	and.w	r3, r3, #1
 8026766:	2b00      	cmp	r3, #0
 8026768:	d006      	beq.n	8026778 <tcp_enqueue_flags+0x170>
    tcp_set_flags(pcb, TF_FIN);
 802676a:	687b      	ldr	r3, [r7, #4]
 802676c:	8b5b      	ldrh	r3, [r3, #26]
 802676e:	f043 0320 	orr.w	r3, r3, #32
 8026772:	b29a      	uxth	r2, r3
 8026774:	687b      	ldr	r3, [r7, #4]
 8026776:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8026778:	68fb      	ldr	r3, [r7, #12]
 802677a:	685b      	ldr	r3, [r3, #4]
 802677c:	4618      	mov	r0, r3
 802677e:	f7fa fb07 	bl	8020d90 <pbuf_clen>
 8026782:	4603      	mov	r3, r0
 8026784:	461a      	mov	r2, r3
 8026786:	687b      	ldr	r3, [r7, #4]
 8026788:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 802678c:	4413      	add	r3, r2
 802678e:	b29a      	uxth	r2, r3
 8026790:	687b      	ldr	r3, [r7, #4]
 8026792:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8026796:	687b      	ldr	r3, [r7, #4]
 8026798:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 802679c:	2b00      	cmp	r3, #0
 802679e:	d00e      	beq.n	80267be <tcp_enqueue_flags+0x1b6>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80267a0:	687b      	ldr	r3, [r7, #4]
 80267a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80267a4:	2b00      	cmp	r3, #0
 80267a6:	d10a      	bne.n	80267be <tcp_enqueue_flags+0x1b6>
 80267a8:	687b      	ldr	r3, [r7, #4]
 80267aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80267ac:	2b00      	cmp	r3, #0
 80267ae:	d106      	bne.n	80267be <tcp_enqueue_flags+0x1b6>
 80267b0:	4b05      	ldr	r3, [pc, #20]	; (80267c8 <tcp_enqueue_flags+0x1c0>)
 80267b2:	f240 4266 	movw	r2, #1126	; 0x466
 80267b6:	490b      	ldr	r1, [pc, #44]	; (80267e4 <tcp_enqueue_flags+0x1dc>)
 80267b8:	4805      	ldr	r0, [pc, #20]	; (80267d0 <tcp_enqueue_flags+0x1c8>)
 80267ba:	f005 fab1 	bl	802bd20 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80267be:	2300      	movs	r3, #0
}
 80267c0:	4618      	mov	r0, r3
 80267c2:	3720      	adds	r7, #32
 80267c4:	46bd      	mov	sp, r7
 80267c6:	bd80      	pop	{r7, pc}
 80267c8:	080308b0 	.word	0x080308b0
 80267cc:	08030cd4 	.word	0x08030cd4
 80267d0:	08030904 	.word	0x08030904
 80267d4:	08030d2c 	.word	0x08030d2c
 80267d8:	08030d4c 	.word	0x08030d4c
 80267dc:	08030d88 	.word	0x08030d88
 80267e0:	08030da0 	.word	0x08030da0
 80267e4:	08030dcc 	.word	0x08030dcc

080267e8 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80267e8:	b5b0      	push	{r4, r5, r7, lr}
 80267ea:	b08a      	sub	sp, #40	; 0x28
 80267ec:	af00      	add	r7, sp, #0
 80267ee:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80267f0:	687b      	ldr	r3, [r7, #4]
 80267f2:	2b00      	cmp	r3, #0
 80267f4:	d106      	bne.n	8026804 <tcp_output+0x1c>
 80267f6:	4ba0      	ldr	r3, [pc, #640]	; (8026a78 <tcp_output+0x290>)
 80267f8:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80267fc:	499f      	ldr	r1, [pc, #636]	; (8026a7c <tcp_output+0x294>)
 80267fe:	48a0      	ldr	r0, [pc, #640]	; (8026a80 <tcp_output+0x298>)
 8026800:	f005 fa8e 	bl	802bd20 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8026804:	687b      	ldr	r3, [r7, #4]
 8026806:	7d1b      	ldrb	r3, [r3, #20]
 8026808:	2b01      	cmp	r3, #1
 802680a:	d106      	bne.n	802681a <tcp_output+0x32>
 802680c:	4b9a      	ldr	r3, [pc, #616]	; (8026a78 <tcp_output+0x290>)
 802680e:	f240 42e4 	movw	r2, #1252	; 0x4e4
 8026812:	499c      	ldr	r1, [pc, #624]	; (8026a84 <tcp_output+0x29c>)
 8026814:	489a      	ldr	r0, [pc, #616]	; (8026a80 <tcp_output+0x298>)
 8026816:	f005 fa83 	bl	802bd20 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 802681a:	4b9b      	ldr	r3, [pc, #620]	; (8026a88 <tcp_output+0x2a0>)
 802681c:	681a      	ldr	r2, [r3, #0]
 802681e:	687b      	ldr	r3, [r7, #4]
 8026820:	429a      	cmp	r2, r3
 8026822:	d101      	bne.n	8026828 <tcp_output+0x40>
    return ERR_OK;
 8026824:	2300      	movs	r3, #0
 8026826:	e1d0      	b.n	8026bca <tcp_output+0x3e2>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8026828:	687b      	ldr	r3, [r7, #4]
 802682a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 802682e:	687b      	ldr	r3, [r7, #4]
 8026830:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8026834:	429a      	cmp	r2, r3
 8026836:	d203      	bcs.n	8026840 <tcp_output+0x58>
 8026838:	687b      	ldr	r3, [r7, #4]
 802683a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 802683e:	e002      	b.n	8026846 <tcp_output+0x5e>
 8026840:	687b      	ldr	r3, [r7, #4]
 8026842:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8026846:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8026848:	687b      	ldr	r3, [r7, #4]
 802684a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802684c:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 802684e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026850:	2b00      	cmp	r3, #0
 8026852:	d10b      	bne.n	802686c <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8026854:	687b      	ldr	r3, [r7, #4]
 8026856:	8b5b      	ldrh	r3, [r3, #26]
 8026858:	f003 0302 	and.w	r3, r3, #2
 802685c:	2b00      	cmp	r3, #0
 802685e:	f000 81a9 	beq.w	8026bb4 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 8026862:	6878      	ldr	r0, [r7, #4]
 8026864:	f000 fdde 	bl	8027424 <tcp_send_empty_ack>
 8026868:	4603      	mov	r3, r0
 802686a:	e1ae      	b.n	8026bca <tcp_output+0x3e2>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 802686c:	6879      	ldr	r1, [r7, #4]
 802686e:	687b      	ldr	r3, [r7, #4]
 8026870:	3304      	adds	r3, #4
 8026872:	461a      	mov	r2, r3
 8026874:	6878      	ldr	r0, [r7, #4]
 8026876:	f7ff f817 	bl	80258a8 <tcp_route>
 802687a:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 802687c:	697b      	ldr	r3, [r7, #20]
 802687e:	2b00      	cmp	r3, #0
 8026880:	d102      	bne.n	8026888 <tcp_output+0xa0>
    return ERR_RTE;
 8026882:	f06f 0303 	mvn.w	r3, #3
 8026886:	e1a0      	b.n	8026bca <tcp_output+0x3e2>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8026888:	687b      	ldr	r3, [r7, #4]
 802688a:	2b00      	cmp	r3, #0
 802688c:	d003      	beq.n	8026896 <tcp_output+0xae>
 802688e:	687b      	ldr	r3, [r7, #4]
 8026890:	681b      	ldr	r3, [r3, #0]
 8026892:	2b00      	cmp	r3, #0
 8026894:	d111      	bne.n	80268ba <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8026896:	697b      	ldr	r3, [r7, #20]
 8026898:	2b00      	cmp	r3, #0
 802689a:	d002      	beq.n	80268a2 <tcp_output+0xba>
 802689c:	697b      	ldr	r3, [r7, #20]
 802689e:	3304      	adds	r3, #4
 80268a0:	e000      	b.n	80268a4 <tcp_output+0xbc>
 80268a2:	2300      	movs	r3, #0
 80268a4:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80268a6:	693b      	ldr	r3, [r7, #16]
 80268a8:	2b00      	cmp	r3, #0
 80268aa:	d102      	bne.n	80268b2 <tcp_output+0xca>
      return ERR_RTE;
 80268ac:	f06f 0303 	mvn.w	r3, #3
 80268b0:	e18b      	b.n	8026bca <tcp_output+0x3e2>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80268b2:	693b      	ldr	r3, [r7, #16]
 80268b4:	681a      	ldr	r2, [r3, #0]
 80268b6:	687b      	ldr	r3, [r7, #4]
 80268b8:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80268ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80268bc:	68db      	ldr	r3, [r3, #12]
 80268be:	685b      	ldr	r3, [r3, #4]
 80268c0:	4618      	mov	r0, r3
 80268c2:	f7f4 ff96 	bl	801b7f2 <lwip_htonl>
 80268c6:	4602      	mov	r2, r0
 80268c8:	687b      	ldr	r3, [r7, #4]
 80268ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80268cc:	1ad3      	subs	r3, r2, r3
 80268ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80268d0:	8912      	ldrh	r2, [r2, #8]
 80268d2:	441a      	add	r2, r3
 80268d4:	69bb      	ldr	r3, [r7, #24]
 80268d6:	429a      	cmp	r2, r3
 80268d8:	d927      	bls.n	802692a <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80268da:	687b      	ldr	r3, [r7, #4]
 80268dc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80268e0:	461a      	mov	r2, r3
 80268e2:	69bb      	ldr	r3, [r7, #24]
 80268e4:	429a      	cmp	r2, r3
 80268e6:	d114      	bne.n	8026912 <tcp_output+0x12a>
 80268e8:	687b      	ldr	r3, [r7, #4]
 80268ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80268ec:	2b00      	cmp	r3, #0
 80268ee:	d110      	bne.n	8026912 <tcp_output+0x12a>
 80268f0:	687b      	ldr	r3, [r7, #4]
 80268f2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80268f6:	2b00      	cmp	r3, #0
 80268f8:	d10b      	bne.n	8026912 <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 80268fa:	687b      	ldr	r3, [r7, #4]
 80268fc:	2200      	movs	r2, #0
 80268fe:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8026902:	687b      	ldr	r3, [r7, #4]
 8026904:	2201      	movs	r2, #1
 8026906:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 802690a:	687b      	ldr	r3, [r7, #4]
 802690c:	2200      	movs	r2, #0
 802690e:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8026912:	687b      	ldr	r3, [r7, #4]
 8026914:	8b5b      	ldrh	r3, [r3, #26]
 8026916:	f003 0302 	and.w	r3, r3, #2
 802691a:	2b00      	cmp	r3, #0
 802691c:	f000 814c 	beq.w	8026bb8 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 8026920:	6878      	ldr	r0, [r7, #4]
 8026922:	f000 fd7f 	bl	8027424 <tcp_send_empty_ack>
 8026926:	4603      	mov	r3, r0
 8026928:	e14f      	b.n	8026bca <tcp_output+0x3e2>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 802692a:	687b      	ldr	r3, [r7, #4]
 802692c:	2200      	movs	r2, #0
 802692e:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8026932:	687b      	ldr	r3, [r7, #4]
 8026934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026936:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8026938:	6a3b      	ldr	r3, [r7, #32]
 802693a:	2b00      	cmp	r3, #0
 802693c:	f000 811b 	beq.w	8026b76 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 8026940:	e002      	b.n	8026948 <tcp_output+0x160>
 8026942:	6a3b      	ldr	r3, [r7, #32]
 8026944:	681b      	ldr	r3, [r3, #0]
 8026946:	623b      	str	r3, [r7, #32]
 8026948:	6a3b      	ldr	r3, [r7, #32]
 802694a:	681b      	ldr	r3, [r3, #0]
 802694c:	2b00      	cmp	r3, #0
 802694e:	d1f8      	bne.n	8026942 <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8026950:	e111      	b.n	8026b76 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8026952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026954:	68db      	ldr	r3, [r3, #12]
 8026956:	899b      	ldrh	r3, [r3, #12]
 8026958:	b29b      	uxth	r3, r3
 802695a:	4618      	mov	r0, r3
 802695c:	f7f4 ff34 	bl	801b7c8 <lwip_htons>
 8026960:	4603      	mov	r3, r0
 8026962:	b2db      	uxtb	r3, r3
 8026964:	f003 0304 	and.w	r3, r3, #4
 8026968:	2b00      	cmp	r3, #0
 802696a:	d006      	beq.n	802697a <tcp_output+0x192>
 802696c:	4b42      	ldr	r3, [pc, #264]	; (8026a78 <tcp_output+0x290>)
 802696e:	f240 5237 	movw	r2, #1335	; 0x537
 8026972:	4946      	ldr	r1, [pc, #280]	; (8026a8c <tcp_output+0x2a4>)
 8026974:	4842      	ldr	r0, [pc, #264]	; (8026a80 <tcp_output+0x298>)
 8026976:	f005 f9d3 	bl	802bd20 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 802697a:	687b      	ldr	r3, [r7, #4]
 802697c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802697e:	2b00      	cmp	r3, #0
 8026980:	d01f      	beq.n	80269c2 <tcp_output+0x1da>
 8026982:	687b      	ldr	r3, [r7, #4]
 8026984:	8b5b      	ldrh	r3, [r3, #26]
 8026986:	f003 0344 	and.w	r3, r3, #68	; 0x44
 802698a:	2b00      	cmp	r3, #0
 802698c:	d119      	bne.n	80269c2 <tcp_output+0x1da>
 802698e:	687b      	ldr	r3, [r7, #4]
 8026990:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026992:	2b00      	cmp	r3, #0
 8026994:	d00b      	beq.n	80269ae <tcp_output+0x1c6>
 8026996:	687b      	ldr	r3, [r7, #4]
 8026998:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802699a:	681b      	ldr	r3, [r3, #0]
 802699c:	2b00      	cmp	r3, #0
 802699e:	d110      	bne.n	80269c2 <tcp_output+0x1da>
 80269a0:	687b      	ldr	r3, [r7, #4]
 80269a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80269a4:	891a      	ldrh	r2, [r3, #8]
 80269a6:	687b      	ldr	r3, [r7, #4]
 80269a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80269aa:	429a      	cmp	r2, r3
 80269ac:	d209      	bcs.n	80269c2 <tcp_output+0x1da>
 80269ae:	687b      	ldr	r3, [r7, #4]
 80269b0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80269b4:	2b00      	cmp	r3, #0
 80269b6:	d004      	beq.n	80269c2 <tcp_output+0x1da>
 80269b8:	687b      	ldr	r3, [r7, #4]
 80269ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80269be:	2b08      	cmp	r3, #8
 80269c0:	d901      	bls.n	80269c6 <tcp_output+0x1de>
 80269c2:	2301      	movs	r3, #1
 80269c4:	e000      	b.n	80269c8 <tcp_output+0x1e0>
 80269c6:	2300      	movs	r3, #0
 80269c8:	2b00      	cmp	r3, #0
 80269ca:	d106      	bne.n	80269da <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80269cc:	687b      	ldr	r3, [r7, #4]
 80269ce:	8b5b      	ldrh	r3, [r3, #26]
 80269d0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80269d4:	2b00      	cmp	r3, #0
 80269d6:	f000 80e3 	beq.w	8026ba0 <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80269da:	687b      	ldr	r3, [r7, #4]
 80269dc:	7d1b      	ldrb	r3, [r3, #20]
 80269de:	2b02      	cmp	r3, #2
 80269e0:	d00c      	beq.n	80269fc <tcp_output+0x214>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80269e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80269e4:	68dc      	ldr	r4, [r3, #12]
 80269e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80269e8:	68db      	ldr	r3, [r3, #12]
 80269ea:	899b      	ldrh	r3, [r3, #12]
 80269ec:	b29d      	uxth	r5, r3
 80269ee:	2010      	movs	r0, #16
 80269f0:	f7f4 feea 	bl	801b7c8 <lwip_htons>
 80269f4:	4603      	mov	r3, r0
 80269f6:	432b      	orrs	r3, r5
 80269f8:	b29b      	uxth	r3, r3
 80269fa:	81a3      	strh	r3, [r4, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80269fc:	697a      	ldr	r2, [r7, #20]
 80269fe:	6879      	ldr	r1, [r7, #4]
 8026a00:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8026a02:	f000 f907 	bl	8026c14 <tcp_output_segment>
 8026a06:	4603      	mov	r3, r0
 8026a08:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8026a0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8026a0e:	2b00      	cmp	r3, #0
 8026a10:	d009      	beq.n	8026a26 <tcp_output+0x23e>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8026a12:	687b      	ldr	r3, [r7, #4]
 8026a14:	8b5b      	ldrh	r3, [r3, #26]
 8026a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8026a1a:	b29a      	uxth	r2, r3
 8026a1c:	687b      	ldr	r3, [r7, #4]
 8026a1e:	835a      	strh	r2, [r3, #26]
      return err;
 8026a20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8026a24:	e0d1      	b.n	8026bca <tcp_output+0x3e2>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8026a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026a28:	681a      	ldr	r2, [r3, #0]
 8026a2a:	687b      	ldr	r3, [r7, #4]
 8026a2c:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8026a2e:	687b      	ldr	r3, [r7, #4]
 8026a30:	7d1b      	ldrb	r3, [r3, #20]
 8026a32:	2b02      	cmp	r3, #2
 8026a34:	d006      	beq.n	8026a44 <tcp_output+0x25c>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8026a36:	687b      	ldr	r3, [r7, #4]
 8026a38:	8b5b      	ldrh	r3, [r3, #26]
 8026a3a:	f023 0303 	bic.w	r3, r3, #3
 8026a3e:	b29a      	uxth	r2, r3
 8026a40:	687b      	ldr	r3, [r7, #4]
 8026a42:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8026a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026a46:	68db      	ldr	r3, [r3, #12]
 8026a48:	685b      	ldr	r3, [r3, #4]
 8026a4a:	4618      	mov	r0, r3
 8026a4c:	f7f4 fed1 	bl	801b7f2 <lwip_htonl>
 8026a50:	4604      	mov	r4, r0
 8026a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026a54:	891b      	ldrh	r3, [r3, #8]
 8026a56:	461d      	mov	r5, r3
 8026a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026a5a:	68db      	ldr	r3, [r3, #12]
 8026a5c:	899b      	ldrh	r3, [r3, #12]
 8026a5e:	b29b      	uxth	r3, r3
 8026a60:	4618      	mov	r0, r3
 8026a62:	f7f4 feb1 	bl	801b7c8 <lwip_htons>
 8026a66:	4603      	mov	r3, r0
 8026a68:	b2db      	uxtb	r3, r3
 8026a6a:	f003 0303 	and.w	r3, r3, #3
 8026a6e:	2b00      	cmp	r3, #0
 8026a70:	d00e      	beq.n	8026a90 <tcp_output+0x2a8>
 8026a72:	2301      	movs	r3, #1
 8026a74:	e00d      	b.n	8026a92 <tcp_output+0x2aa>
 8026a76:	bf00      	nop
 8026a78:	080308b0 	.word	0x080308b0
 8026a7c:	08030df4 	.word	0x08030df4
 8026a80:	08030904 	.word	0x08030904
 8026a84:	08030e0c 	.word	0x08030e0c
 8026a88:	2001d570 	.word	0x2001d570
 8026a8c:	08030e34 	.word	0x08030e34
 8026a90:	2300      	movs	r3, #0
 8026a92:	442b      	add	r3, r5
 8026a94:	4423      	add	r3, r4
 8026a96:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8026a98:	687b      	ldr	r3, [r7, #4]
 8026a9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8026a9c:	68bb      	ldr	r3, [r7, #8]
 8026a9e:	1ad3      	subs	r3, r2, r3
 8026aa0:	2b00      	cmp	r3, #0
 8026aa2:	da02      	bge.n	8026aaa <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 8026aa4:	687b      	ldr	r3, [r7, #4]
 8026aa6:	68ba      	ldr	r2, [r7, #8]
 8026aa8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8026aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026aac:	891b      	ldrh	r3, [r3, #8]
 8026aae:	461c      	mov	r4, r3
 8026ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026ab2:	68db      	ldr	r3, [r3, #12]
 8026ab4:	899b      	ldrh	r3, [r3, #12]
 8026ab6:	b29b      	uxth	r3, r3
 8026ab8:	4618      	mov	r0, r3
 8026aba:	f7f4 fe85 	bl	801b7c8 <lwip_htons>
 8026abe:	4603      	mov	r3, r0
 8026ac0:	b2db      	uxtb	r3, r3
 8026ac2:	f003 0303 	and.w	r3, r3, #3
 8026ac6:	2b00      	cmp	r3, #0
 8026ac8:	d001      	beq.n	8026ace <tcp_output+0x2e6>
 8026aca:	2301      	movs	r3, #1
 8026acc:	e000      	b.n	8026ad0 <tcp_output+0x2e8>
 8026ace:	2300      	movs	r3, #0
 8026ad0:	4423      	add	r3, r4
 8026ad2:	2b00      	cmp	r3, #0
 8026ad4:	d049      	beq.n	8026b6a <tcp_output+0x382>
      seg->next = NULL;
 8026ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026ad8:	2200      	movs	r2, #0
 8026ada:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8026adc:	687b      	ldr	r3, [r7, #4]
 8026ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026ae0:	2b00      	cmp	r3, #0
 8026ae2:	d105      	bne.n	8026af0 <tcp_output+0x308>
        pcb->unacked = seg;
 8026ae4:	687b      	ldr	r3, [r7, #4]
 8026ae6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026ae8:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8026aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026aec:	623b      	str	r3, [r7, #32]
 8026aee:	e03f      	b.n	8026b70 <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8026af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026af2:	68db      	ldr	r3, [r3, #12]
 8026af4:	685b      	ldr	r3, [r3, #4]
 8026af6:	4618      	mov	r0, r3
 8026af8:	f7f4 fe7b 	bl	801b7f2 <lwip_htonl>
 8026afc:	4604      	mov	r4, r0
 8026afe:	6a3b      	ldr	r3, [r7, #32]
 8026b00:	68db      	ldr	r3, [r3, #12]
 8026b02:	685b      	ldr	r3, [r3, #4]
 8026b04:	4618      	mov	r0, r3
 8026b06:	f7f4 fe74 	bl	801b7f2 <lwip_htonl>
 8026b0a:	4603      	mov	r3, r0
 8026b0c:	1ae3      	subs	r3, r4, r3
 8026b0e:	2b00      	cmp	r3, #0
 8026b10:	da24      	bge.n	8026b5c <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8026b12:	687b      	ldr	r3, [r7, #4]
 8026b14:	3370      	adds	r3, #112	; 0x70
 8026b16:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8026b18:	e002      	b.n	8026b20 <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8026b1a:	69fb      	ldr	r3, [r7, #28]
 8026b1c:	681b      	ldr	r3, [r3, #0]
 8026b1e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8026b20:	69fb      	ldr	r3, [r7, #28]
 8026b22:	681b      	ldr	r3, [r3, #0]
 8026b24:	2b00      	cmp	r3, #0
 8026b26:	d011      	beq.n	8026b4c <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8026b28:	69fb      	ldr	r3, [r7, #28]
 8026b2a:	681b      	ldr	r3, [r3, #0]
 8026b2c:	68db      	ldr	r3, [r3, #12]
 8026b2e:	685b      	ldr	r3, [r3, #4]
 8026b30:	4618      	mov	r0, r3
 8026b32:	f7f4 fe5e 	bl	801b7f2 <lwip_htonl>
 8026b36:	4604      	mov	r4, r0
 8026b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b3a:	68db      	ldr	r3, [r3, #12]
 8026b3c:	685b      	ldr	r3, [r3, #4]
 8026b3e:	4618      	mov	r0, r3
 8026b40:	f7f4 fe57 	bl	801b7f2 <lwip_htonl>
 8026b44:	4603      	mov	r3, r0
 8026b46:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8026b48:	2b00      	cmp	r3, #0
 8026b4a:	dbe6      	blt.n	8026b1a <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8026b4c:	69fb      	ldr	r3, [r7, #28]
 8026b4e:	681a      	ldr	r2, [r3, #0]
 8026b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b52:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8026b54:	69fb      	ldr	r3, [r7, #28]
 8026b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026b58:	601a      	str	r2, [r3, #0]
 8026b5a:	e009      	b.n	8026b70 <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8026b5c:	6a3b      	ldr	r3, [r7, #32]
 8026b5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026b60:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8026b62:	6a3b      	ldr	r3, [r7, #32]
 8026b64:	681b      	ldr	r3, [r3, #0]
 8026b66:	623b      	str	r3, [r7, #32]
 8026b68:	e002      	b.n	8026b70 <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8026b6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8026b6c:	f7fb ff1e 	bl	80229ac <tcp_seg_free>
    }
    seg = pcb->unsent;
 8026b70:	687b      	ldr	r3, [r7, #4]
 8026b72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026b74:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8026b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b78:	2b00      	cmp	r3, #0
 8026b7a:	d012      	beq.n	8026ba2 <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8026b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026b7e:	68db      	ldr	r3, [r3, #12]
 8026b80:	685b      	ldr	r3, [r3, #4]
 8026b82:	4618      	mov	r0, r3
 8026b84:	f7f4 fe35 	bl	801b7f2 <lwip_htonl>
 8026b88:	4602      	mov	r2, r0
 8026b8a:	687b      	ldr	r3, [r7, #4]
 8026b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8026b8e:	1ad3      	subs	r3, r2, r3
 8026b90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8026b92:	8912      	ldrh	r2, [r2, #8]
 8026b94:	441a      	add	r2, r3
  while (seg != NULL &&
 8026b96:	69bb      	ldr	r3, [r7, #24]
 8026b98:	429a      	cmp	r2, r3
 8026b9a:	f67f aeda 	bls.w	8026952 <tcp_output+0x16a>
 8026b9e:	e000      	b.n	8026ba2 <tcp_output+0x3ba>
      break;
 8026ba0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8026ba2:	687b      	ldr	r3, [r7, #4]
 8026ba4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8026ba6:	2b00      	cmp	r3, #0
 8026ba8:	d107      	bne.n	8026bba <tcp_output+0x3d2>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8026baa:	687b      	ldr	r3, [r7, #4]
 8026bac:	2200      	movs	r2, #0
 8026bae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8026bb2:	e002      	b.n	8026bba <tcp_output+0x3d2>
    goto output_done;
 8026bb4:	bf00      	nop
 8026bb6:	e000      	b.n	8026bba <tcp_output+0x3d2>
    goto output_done;
 8026bb8:	bf00      	nop
  }
#endif /* TCP_OVERSIZE */

output_done:
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8026bba:	687b      	ldr	r3, [r7, #4]
 8026bbc:	8b5b      	ldrh	r3, [r3, #26]
 8026bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8026bc2:	b29a      	uxth	r2, r3
 8026bc4:	687b      	ldr	r3, [r7, #4]
 8026bc6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8026bc8:	2300      	movs	r3, #0
}
 8026bca:	4618      	mov	r0, r3
 8026bcc:	3728      	adds	r7, #40	; 0x28
 8026bce:	46bd      	mov	sp, r7
 8026bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8026bd2:	bf00      	nop

08026bd4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8026bd4:	b580      	push	{r7, lr}
 8026bd6:	b082      	sub	sp, #8
 8026bd8:	af00      	add	r7, sp, #0
 8026bda:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8026bdc:	687b      	ldr	r3, [r7, #4]
 8026bde:	2b00      	cmp	r3, #0
 8026be0:	d106      	bne.n	8026bf0 <tcp_output_segment_busy+0x1c>
 8026be2:	4b09      	ldr	r3, [pc, #36]	; (8026c08 <tcp_output_segment_busy+0x34>)
 8026be4:	f240 529a 	movw	r2, #1434	; 0x59a
 8026be8:	4908      	ldr	r1, [pc, #32]	; (8026c0c <tcp_output_segment_busy+0x38>)
 8026bea:	4809      	ldr	r0, [pc, #36]	; (8026c10 <tcp_output_segment_busy+0x3c>)
 8026bec:	f005 f898 	bl	802bd20 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8026bf0:	687b      	ldr	r3, [r7, #4]
 8026bf2:	685b      	ldr	r3, [r3, #4]
 8026bf4:	7b9b      	ldrb	r3, [r3, #14]
 8026bf6:	2b01      	cmp	r3, #1
 8026bf8:	d001      	beq.n	8026bfe <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8026bfa:	2301      	movs	r3, #1
 8026bfc:	e000      	b.n	8026c00 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8026bfe:	2300      	movs	r3, #0
}
 8026c00:	4618      	mov	r0, r3
 8026c02:	3708      	adds	r7, #8
 8026c04:	46bd      	mov	sp, r7
 8026c06:	bd80      	pop	{r7, pc}
 8026c08:	080308b0 	.word	0x080308b0
 8026c0c:	08030e4c 	.word	0x08030e4c
 8026c10:	08030904 	.word	0x08030904

08026c14 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8026c14:	b5b0      	push	{r4, r5, r7, lr}
 8026c16:	b08c      	sub	sp, #48	; 0x30
 8026c18:	af04      	add	r7, sp, #16
 8026c1a:	60f8      	str	r0, [r7, #12]
 8026c1c:	60b9      	str	r1, [r7, #8]
 8026c1e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8026c20:	68fb      	ldr	r3, [r7, #12]
 8026c22:	2b00      	cmp	r3, #0
 8026c24:	d106      	bne.n	8026c34 <tcp_output_segment+0x20>
 8026c26:	4b66      	ldr	r3, [pc, #408]	; (8026dc0 <tcp_output_segment+0x1ac>)
 8026c28:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8026c2c:	4965      	ldr	r1, [pc, #404]	; (8026dc4 <tcp_output_segment+0x1b0>)
 8026c2e:	4866      	ldr	r0, [pc, #408]	; (8026dc8 <tcp_output_segment+0x1b4>)
 8026c30:	f005 f876 	bl	802bd20 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8026c34:	68bb      	ldr	r3, [r7, #8]
 8026c36:	2b00      	cmp	r3, #0
 8026c38:	d106      	bne.n	8026c48 <tcp_output_segment+0x34>
 8026c3a:	4b61      	ldr	r3, [pc, #388]	; (8026dc0 <tcp_output_segment+0x1ac>)
 8026c3c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8026c40:	4962      	ldr	r1, [pc, #392]	; (8026dcc <tcp_output_segment+0x1b8>)
 8026c42:	4861      	ldr	r0, [pc, #388]	; (8026dc8 <tcp_output_segment+0x1b4>)
 8026c44:	f005 f86c 	bl	802bd20 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8026c48:	687b      	ldr	r3, [r7, #4]
 8026c4a:	2b00      	cmp	r3, #0
 8026c4c:	d106      	bne.n	8026c5c <tcp_output_segment+0x48>
 8026c4e:	4b5c      	ldr	r3, [pc, #368]	; (8026dc0 <tcp_output_segment+0x1ac>)
 8026c50:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8026c54:	495e      	ldr	r1, [pc, #376]	; (8026dd0 <tcp_output_segment+0x1bc>)
 8026c56:	485c      	ldr	r0, [pc, #368]	; (8026dc8 <tcp_output_segment+0x1b4>)
 8026c58:	f005 f862 	bl	802bd20 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8026c5c:	68f8      	ldr	r0, [r7, #12]
 8026c5e:	f7ff ffb9 	bl	8026bd4 <tcp_output_segment_busy>
 8026c62:	4603      	mov	r3, r0
 8026c64:	2b00      	cmp	r3, #0
 8026c66:	d001      	beq.n	8026c6c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8026c68:	2300      	movs	r3, #0
 8026c6a:	e0a4      	b.n	8026db6 <tcp_output_segment+0x1a2>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8026c6c:	68fb      	ldr	r3, [r7, #12]
 8026c6e:	68dc      	ldr	r4, [r3, #12]
 8026c70:	68bb      	ldr	r3, [r7, #8]
 8026c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026c74:	4618      	mov	r0, r3
 8026c76:	f7f4 fdbc 	bl	801b7f2 <lwip_htonl>
 8026c7a:	4603      	mov	r3, r0
 8026c7c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 8026c7e:	68fb      	ldr	r3, [r7, #12]
 8026c80:	68dc      	ldr	r4, [r3, #12]
 8026c82:	68bb      	ldr	r3, [r7, #8]
 8026c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8026c86:	4618      	mov	r0, r3
 8026c88:	f7f4 fd9e 	bl	801b7c8 <lwip_htons>
 8026c8c:	4603      	mov	r3, r0
 8026c8e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8026c90:	68bb      	ldr	r3, [r7, #8]
 8026c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026c94:	68ba      	ldr	r2, [r7, #8]
 8026c96:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8026c98:	441a      	add	r2, r3
 8026c9a:	68bb      	ldr	r3, [r7, #8]
 8026c9c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8026c9e:	68fb      	ldr	r3, [r7, #12]
 8026ca0:	68db      	ldr	r3, [r3, #12]
 8026ca2:	3314      	adds	r3, #20
 8026ca4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8026ca6:	68fb      	ldr	r3, [r7, #12]
 8026ca8:	7a9b      	ldrb	r3, [r3, #10]
 8026caa:	f003 0301 	and.w	r3, r3, #1
 8026cae:	2b00      	cmp	r3, #0
 8026cb0:	d015      	beq.n	8026cde <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8026cb2:	68bb      	ldr	r3, [r7, #8]
 8026cb4:	3304      	adds	r3, #4
 8026cb6:	461a      	mov	r2, r3
 8026cb8:	6879      	ldr	r1, [r7, #4]
 8026cba:	f44f 7006 	mov.w	r0, #536	; 0x218
 8026cbe:	f7fc fa29 	bl	8023114 <tcp_eff_send_mss_netif>
 8026cc2:	4603      	mov	r3, r0
 8026cc4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8026cc6:	8b7b      	ldrh	r3, [r7, #26]
 8026cc8:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8026ccc:	4618      	mov	r0, r3
 8026cce:	f7f4 fd90 	bl	801b7f2 <lwip_htonl>
 8026cd2:	4602      	mov	r2, r0
 8026cd4:	69fb      	ldr	r3, [r7, #28]
 8026cd6:	601a      	str	r2, [r3, #0]
    opts += 1;
 8026cd8:	69fb      	ldr	r3, [r7, #28]
 8026cda:	3304      	adds	r3, #4
 8026cdc:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8026cde:	68bb      	ldr	r3, [r7, #8]
 8026ce0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8026ce4:	2b00      	cmp	r3, #0
 8026ce6:	da02      	bge.n	8026cee <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8026ce8:	68bb      	ldr	r3, [r7, #8]
 8026cea:	2200      	movs	r2, #0
 8026cec:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8026cee:	68bb      	ldr	r3, [r7, #8]
 8026cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8026cf2:	2b00      	cmp	r3, #0
 8026cf4:	d10c      	bne.n	8026d10 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8026cf6:	4b37      	ldr	r3, [pc, #220]	; (8026dd4 <tcp_output_segment+0x1c0>)
 8026cf8:	681a      	ldr	r2, [r3, #0]
 8026cfa:	68bb      	ldr	r3, [r7, #8]
 8026cfc:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8026cfe:	68fb      	ldr	r3, [r7, #12]
 8026d00:	68db      	ldr	r3, [r3, #12]
 8026d02:	685b      	ldr	r3, [r3, #4]
 8026d04:	4618      	mov	r0, r3
 8026d06:	f7f4 fd74 	bl	801b7f2 <lwip_htonl>
 8026d0a:	4602      	mov	r2, r0
 8026d0c:	68bb      	ldr	r3, [r7, #8]
 8026d0e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8026d10:	68fb      	ldr	r3, [r7, #12]
 8026d12:	68db      	ldr	r3, [r3, #12]
 8026d14:	461a      	mov	r2, r3
 8026d16:	68fb      	ldr	r3, [r7, #12]
 8026d18:	685b      	ldr	r3, [r3, #4]
 8026d1a:	685b      	ldr	r3, [r3, #4]
 8026d1c:	1ad3      	subs	r3, r2, r3
 8026d1e:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8026d20:	68fb      	ldr	r3, [r7, #12]
 8026d22:	685b      	ldr	r3, [r3, #4]
 8026d24:	68fa      	ldr	r2, [r7, #12]
 8026d26:	6852      	ldr	r2, [r2, #4]
 8026d28:	8951      	ldrh	r1, [r2, #10]
 8026d2a:	8b3a      	ldrh	r2, [r7, #24]
 8026d2c:	1a8a      	subs	r2, r1, r2
 8026d2e:	b292      	uxth	r2, r2
 8026d30:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8026d32:	68fb      	ldr	r3, [r7, #12]
 8026d34:	685b      	ldr	r3, [r3, #4]
 8026d36:	68fa      	ldr	r2, [r7, #12]
 8026d38:	6852      	ldr	r2, [r2, #4]
 8026d3a:	8911      	ldrh	r1, [r2, #8]
 8026d3c:	8b3a      	ldrh	r2, [r7, #24]
 8026d3e:	1a8a      	subs	r2, r1, r2
 8026d40:	b292      	uxth	r2, r2
 8026d42:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8026d44:	68fb      	ldr	r3, [r7, #12]
 8026d46:	685b      	ldr	r3, [r3, #4]
 8026d48:	68fa      	ldr	r2, [r7, #12]
 8026d4a:	68d2      	ldr	r2, [r2, #12]
 8026d4c:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8026d4e:	68fb      	ldr	r3, [r7, #12]
 8026d50:	68db      	ldr	r3, [r3, #12]
 8026d52:	2200      	movs	r2, #0
 8026d54:	741a      	strb	r2, [r3, #16]
 8026d56:	2200      	movs	r2, #0
 8026d58:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8026d5a:	68fb      	ldr	r3, [r7, #12]
 8026d5c:	68db      	ldr	r3, [r3, #12]
 8026d5e:	f103 0214 	add.w	r2, r3, #20
 8026d62:	68fb      	ldr	r3, [r7, #12]
 8026d64:	7a9b      	ldrb	r3, [r3, #10]
 8026d66:	f003 0301 	and.w	r3, r3, #1
 8026d6a:	2b00      	cmp	r3, #0
 8026d6c:	d001      	beq.n	8026d72 <tcp_output_segment+0x15e>
 8026d6e:	2304      	movs	r3, #4
 8026d70:	e000      	b.n	8026d74 <tcp_output_segment+0x160>
 8026d72:	2300      	movs	r3, #0
 8026d74:	441a      	add	r2, r3
 8026d76:	69fb      	ldr	r3, [r7, #28]
 8026d78:	429a      	cmp	r2, r3
 8026d7a:	d006      	beq.n	8026d8a <tcp_output_segment+0x176>
 8026d7c:	4b10      	ldr	r3, [pc, #64]	; (8026dc0 <tcp_output_segment+0x1ac>)
 8026d7e:	f240 621c 	movw	r2, #1564	; 0x61c
 8026d82:	4915      	ldr	r1, [pc, #84]	; (8026dd8 <tcp_output_segment+0x1c4>)
 8026d84:	4810      	ldr	r0, [pc, #64]	; (8026dc8 <tcp_output_segment+0x1b4>)
 8026d86:	f004 ffcb 	bl	802bd20 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8026d8a:	68fb      	ldr	r3, [r7, #12]
 8026d8c:	6858      	ldr	r0, [r3, #4]
 8026d8e:	68b9      	ldr	r1, [r7, #8]
 8026d90:	68bb      	ldr	r3, [r7, #8]
 8026d92:	1d1c      	adds	r4, r3, #4
 8026d94:	68bb      	ldr	r3, [r7, #8]
 8026d96:	7add      	ldrb	r5, [r3, #11]
 8026d98:	68bb      	ldr	r3, [r7, #8]
 8026d9a:	7a9b      	ldrb	r3, [r3, #10]
 8026d9c:	687a      	ldr	r2, [r7, #4]
 8026d9e:	9202      	str	r2, [sp, #8]
 8026da0:	2206      	movs	r2, #6
 8026da2:	9201      	str	r2, [sp, #4]
 8026da4:	9300      	str	r3, [sp, #0]
 8026da6:	462b      	mov	r3, r5
 8026da8:	4622      	mov	r2, r4
 8026daa:	f7f7 fa89 	bl	801e2c0 <ip4_output_if>
 8026dae:	4603      	mov	r3, r0
 8026db0:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8026db2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8026db6:	4618      	mov	r0, r3
 8026db8:	3720      	adds	r7, #32
 8026dba:	46bd      	mov	sp, r7
 8026dbc:	bdb0      	pop	{r4, r5, r7, pc}
 8026dbe:	bf00      	nop
 8026dc0:	080308b0 	.word	0x080308b0
 8026dc4:	08030e74 	.word	0x08030e74
 8026dc8:	08030904 	.word	0x08030904
 8026dcc:	08030e94 	.word	0x08030e94
 8026dd0:	08030eb4 	.word	0x08030eb4
 8026dd4:	2001d560 	.word	0x2001d560
 8026dd8:	08030ed8 	.word	0x08030ed8

08026ddc <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8026ddc:	b5b0      	push	{r4, r5, r7, lr}
 8026dde:	b084      	sub	sp, #16
 8026de0:	af00      	add	r7, sp, #0
 8026de2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8026de4:	687b      	ldr	r3, [r7, #4]
 8026de6:	2b00      	cmp	r3, #0
 8026de8:	d106      	bne.n	8026df8 <tcp_rexmit_rto_prepare+0x1c>
 8026dea:	4b31      	ldr	r3, [pc, #196]	; (8026eb0 <tcp_rexmit_rto_prepare+0xd4>)
 8026dec:	f240 6263 	movw	r2, #1635	; 0x663
 8026df0:	4930      	ldr	r1, [pc, #192]	; (8026eb4 <tcp_rexmit_rto_prepare+0xd8>)
 8026df2:	4831      	ldr	r0, [pc, #196]	; (8026eb8 <tcp_rexmit_rto_prepare+0xdc>)
 8026df4:	f004 ff94 	bl	802bd20 <iprintf>

  if (pcb->unacked == NULL) {
 8026df8:	687b      	ldr	r3, [r7, #4]
 8026dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026dfc:	2b00      	cmp	r3, #0
 8026dfe:	d102      	bne.n	8026e06 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8026e00:	f06f 0305 	mvn.w	r3, #5
 8026e04:	e050      	b.n	8026ea8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8026e06:	687b      	ldr	r3, [r7, #4]
 8026e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026e0a:	60fb      	str	r3, [r7, #12]
 8026e0c:	e00b      	b.n	8026e26 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8026e0e:	68f8      	ldr	r0, [r7, #12]
 8026e10:	f7ff fee0 	bl	8026bd4 <tcp_output_segment_busy>
 8026e14:	4603      	mov	r3, r0
 8026e16:	2b00      	cmp	r3, #0
 8026e18:	d002      	beq.n	8026e20 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8026e1a:	f06f 0305 	mvn.w	r3, #5
 8026e1e:	e043      	b.n	8026ea8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8026e20:	68fb      	ldr	r3, [r7, #12]
 8026e22:	681b      	ldr	r3, [r3, #0]
 8026e24:	60fb      	str	r3, [r7, #12]
 8026e26:	68fb      	ldr	r3, [r7, #12]
 8026e28:	681b      	ldr	r3, [r3, #0]
 8026e2a:	2b00      	cmp	r3, #0
 8026e2c:	d1ef      	bne.n	8026e0e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8026e2e:	68f8      	ldr	r0, [r7, #12]
 8026e30:	f7ff fed0 	bl	8026bd4 <tcp_output_segment_busy>
 8026e34:	4603      	mov	r3, r0
 8026e36:	2b00      	cmp	r3, #0
 8026e38:	d002      	beq.n	8026e40 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8026e3a:	f06f 0305 	mvn.w	r3, #5
 8026e3e:	e033      	b.n	8026ea8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8026e40:	687b      	ldr	r3, [r7, #4]
 8026e42:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8026e44:	68fb      	ldr	r3, [r7, #12]
 8026e46:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8026e48:	687b      	ldr	r3, [r7, #4]
 8026e4a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8026e4c:	687b      	ldr	r3, [r7, #4]
 8026e4e:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8026e50:	687b      	ldr	r3, [r7, #4]
 8026e52:	2200      	movs	r2, #0
 8026e54:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8026e56:	687b      	ldr	r3, [r7, #4]
 8026e58:	8b5b      	ldrh	r3, [r3, #26]
 8026e5a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8026e5e:	b29a      	uxth	r2, r3
 8026e60:	687b      	ldr	r3, [r7, #4]
 8026e62:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8026e64:	68fb      	ldr	r3, [r7, #12]
 8026e66:	68db      	ldr	r3, [r3, #12]
 8026e68:	685b      	ldr	r3, [r3, #4]
 8026e6a:	4618      	mov	r0, r3
 8026e6c:	f7f4 fcc1 	bl	801b7f2 <lwip_htonl>
 8026e70:	4604      	mov	r4, r0
 8026e72:	68fb      	ldr	r3, [r7, #12]
 8026e74:	891b      	ldrh	r3, [r3, #8]
 8026e76:	461d      	mov	r5, r3
 8026e78:	68fb      	ldr	r3, [r7, #12]
 8026e7a:	68db      	ldr	r3, [r3, #12]
 8026e7c:	899b      	ldrh	r3, [r3, #12]
 8026e7e:	b29b      	uxth	r3, r3
 8026e80:	4618      	mov	r0, r3
 8026e82:	f7f4 fca1 	bl	801b7c8 <lwip_htons>
 8026e86:	4603      	mov	r3, r0
 8026e88:	b2db      	uxtb	r3, r3
 8026e8a:	f003 0303 	and.w	r3, r3, #3
 8026e8e:	2b00      	cmp	r3, #0
 8026e90:	d001      	beq.n	8026e96 <tcp_rexmit_rto_prepare+0xba>
 8026e92:	2301      	movs	r3, #1
 8026e94:	e000      	b.n	8026e98 <tcp_rexmit_rto_prepare+0xbc>
 8026e96:	2300      	movs	r3, #0
 8026e98:	442b      	add	r3, r5
 8026e9a:	18e2      	adds	r2, r4, r3
 8026e9c:	687b      	ldr	r3, [r7, #4]
 8026e9e:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8026ea0:	687b      	ldr	r3, [r7, #4]
 8026ea2:	2200      	movs	r2, #0
 8026ea4:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8026ea6:	2300      	movs	r3, #0
}
 8026ea8:	4618      	mov	r0, r3
 8026eaa:	3710      	adds	r7, #16
 8026eac:	46bd      	mov	sp, r7
 8026eae:	bdb0      	pop	{r4, r5, r7, pc}
 8026eb0:	080308b0 	.word	0x080308b0
 8026eb4:	08030eec 	.word	0x08030eec
 8026eb8:	08030904 	.word	0x08030904

08026ebc <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8026ebc:	b580      	push	{r7, lr}
 8026ebe:	b082      	sub	sp, #8
 8026ec0:	af00      	add	r7, sp, #0
 8026ec2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8026ec4:	687b      	ldr	r3, [r7, #4]
 8026ec6:	2b00      	cmp	r3, #0
 8026ec8:	d106      	bne.n	8026ed8 <tcp_rexmit_rto_commit+0x1c>
 8026eca:	4b0d      	ldr	r3, [pc, #52]	; (8026f00 <tcp_rexmit_rto_commit+0x44>)
 8026ecc:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8026ed0:	490c      	ldr	r1, [pc, #48]	; (8026f04 <tcp_rexmit_rto_commit+0x48>)
 8026ed2:	480d      	ldr	r0, [pc, #52]	; (8026f08 <tcp_rexmit_rto_commit+0x4c>)
 8026ed4:	f004 ff24 	bl	802bd20 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8026ed8:	687b      	ldr	r3, [r7, #4]
 8026eda:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8026ede:	2bff      	cmp	r3, #255	; 0xff
 8026ee0:	d007      	beq.n	8026ef2 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8026ee2:	687b      	ldr	r3, [r7, #4]
 8026ee4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8026ee8:	3301      	adds	r3, #1
 8026eea:	b2da      	uxtb	r2, r3
 8026eec:	687b      	ldr	r3, [r7, #4]
 8026eee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8026ef2:	6878      	ldr	r0, [r7, #4]
 8026ef4:	f7ff fc78 	bl	80267e8 <tcp_output>
}
 8026ef8:	bf00      	nop
 8026efa:	3708      	adds	r7, #8
 8026efc:	46bd      	mov	sp, r7
 8026efe:	bd80      	pop	{r7, pc}
 8026f00:	080308b0 	.word	0x080308b0
 8026f04:	08030f10 	.word	0x08030f10
 8026f08:	08030904 	.word	0x08030904

08026f0c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8026f0c:	b580      	push	{r7, lr}
 8026f0e:	b082      	sub	sp, #8
 8026f10:	af00      	add	r7, sp, #0
 8026f12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8026f14:	687b      	ldr	r3, [r7, #4]
 8026f16:	2b00      	cmp	r3, #0
 8026f18:	d106      	bne.n	8026f28 <tcp_rexmit_rto+0x1c>
 8026f1a:	4b0a      	ldr	r3, [pc, #40]	; (8026f44 <tcp_rexmit_rto+0x38>)
 8026f1c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8026f20:	4909      	ldr	r1, [pc, #36]	; (8026f48 <tcp_rexmit_rto+0x3c>)
 8026f22:	480a      	ldr	r0, [pc, #40]	; (8026f4c <tcp_rexmit_rto+0x40>)
 8026f24:	f004 fefc 	bl	802bd20 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8026f28:	6878      	ldr	r0, [r7, #4]
 8026f2a:	f7ff ff57 	bl	8026ddc <tcp_rexmit_rto_prepare>
 8026f2e:	4603      	mov	r3, r0
 8026f30:	2b00      	cmp	r3, #0
 8026f32:	d102      	bne.n	8026f3a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8026f34:	6878      	ldr	r0, [r7, #4]
 8026f36:	f7ff ffc1 	bl	8026ebc <tcp_rexmit_rto_commit>
  }
}
 8026f3a:	bf00      	nop
 8026f3c:	3708      	adds	r7, #8
 8026f3e:	46bd      	mov	sp, r7
 8026f40:	bd80      	pop	{r7, pc}
 8026f42:	bf00      	nop
 8026f44:	080308b0 	.word	0x080308b0
 8026f48:	08030f34 	.word	0x08030f34
 8026f4c:	08030904 	.word	0x08030904

08026f50 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8026f50:	b590      	push	{r4, r7, lr}
 8026f52:	b085      	sub	sp, #20
 8026f54:	af00      	add	r7, sp, #0
 8026f56:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8026f58:	687b      	ldr	r3, [r7, #4]
 8026f5a:	2b00      	cmp	r3, #0
 8026f5c:	d106      	bne.n	8026f6c <tcp_rexmit+0x1c>
 8026f5e:	4b2f      	ldr	r3, [pc, #188]	; (802701c <tcp_rexmit+0xcc>)
 8026f60:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8026f64:	492e      	ldr	r1, [pc, #184]	; (8027020 <tcp_rexmit+0xd0>)
 8026f66:	482f      	ldr	r0, [pc, #188]	; (8027024 <tcp_rexmit+0xd4>)
 8026f68:	f004 feda 	bl	802bd20 <iprintf>

  if (pcb->unacked == NULL) {
 8026f6c:	687b      	ldr	r3, [r7, #4]
 8026f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026f70:	2b00      	cmp	r3, #0
 8026f72:	d102      	bne.n	8026f7a <tcp_rexmit+0x2a>
    return ERR_VAL;
 8026f74:	f06f 0305 	mvn.w	r3, #5
 8026f78:	e04c      	b.n	8027014 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8026f7a:	687b      	ldr	r3, [r7, #4]
 8026f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8026f7e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8026f80:	68b8      	ldr	r0, [r7, #8]
 8026f82:	f7ff fe27 	bl	8026bd4 <tcp_output_segment_busy>
 8026f86:	4603      	mov	r3, r0
 8026f88:	2b00      	cmp	r3, #0
 8026f8a:	d002      	beq.n	8026f92 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8026f8c:	f06f 0305 	mvn.w	r3, #5
 8026f90:	e040      	b.n	8027014 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8026f92:	68bb      	ldr	r3, [r7, #8]
 8026f94:	681a      	ldr	r2, [r3, #0]
 8026f96:	687b      	ldr	r3, [r7, #4]
 8026f98:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8026f9a:	687b      	ldr	r3, [r7, #4]
 8026f9c:	336c      	adds	r3, #108	; 0x6c
 8026f9e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8026fa0:	e002      	b.n	8026fa8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8026fa2:	68fb      	ldr	r3, [r7, #12]
 8026fa4:	681b      	ldr	r3, [r3, #0]
 8026fa6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8026fa8:	68fb      	ldr	r3, [r7, #12]
 8026faa:	681b      	ldr	r3, [r3, #0]
 8026fac:	2b00      	cmp	r3, #0
 8026fae:	d011      	beq.n	8026fd4 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8026fb0:	68fb      	ldr	r3, [r7, #12]
 8026fb2:	681b      	ldr	r3, [r3, #0]
 8026fb4:	68db      	ldr	r3, [r3, #12]
 8026fb6:	685b      	ldr	r3, [r3, #4]
 8026fb8:	4618      	mov	r0, r3
 8026fba:	f7f4 fc1a 	bl	801b7f2 <lwip_htonl>
 8026fbe:	4604      	mov	r4, r0
 8026fc0:	68bb      	ldr	r3, [r7, #8]
 8026fc2:	68db      	ldr	r3, [r3, #12]
 8026fc4:	685b      	ldr	r3, [r3, #4]
 8026fc6:	4618      	mov	r0, r3
 8026fc8:	f7f4 fc13 	bl	801b7f2 <lwip_htonl>
 8026fcc:	4603      	mov	r3, r0
 8026fce:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8026fd0:	2b00      	cmp	r3, #0
 8026fd2:	dbe6      	blt.n	8026fa2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8026fd4:	68fb      	ldr	r3, [r7, #12]
 8026fd6:	681a      	ldr	r2, [r3, #0]
 8026fd8:	68bb      	ldr	r3, [r7, #8]
 8026fda:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8026fdc:	68fb      	ldr	r3, [r7, #12]
 8026fde:	68ba      	ldr	r2, [r7, #8]
 8026fe0:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8026fe2:	68bb      	ldr	r3, [r7, #8]
 8026fe4:	681b      	ldr	r3, [r3, #0]
 8026fe6:	2b00      	cmp	r3, #0
 8026fe8:	d103      	bne.n	8026ff2 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8026fea:	687b      	ldr	r3, [r7, #4]
 8026fec:	2200      	movs	r2, #0
 8026fee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8026ff2:	687b      	ldr	r3, [r7, #4]
 8026ff4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8026ff8:	2bff      	cmp	r3, #255	; 0xff
 8026ffa:	d007      	beq.n	802700c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8026ffc:	687b      	ldr	r3, [r7, #4]
 8026ffe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8027002:	3301      	adds	r3, #1
 8027004:	b2da      	uxtb	r2, r3
 8027006:	687b      	ldr	r3, [r7, #4]
 8027008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 802700c:	687b      	ldr	r3, [r7, #4]
 802700e:	2200      	movs	r2, #0
 8027010:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8027012:	2300      	movs	r3, #0
}
 8027014:	4618      	mov	r0, r3
 8027016:	3714      	adds	r7, #20
 8027018:	46bd      	mov	sp, r7
 802701a:	bd90      	pop	{r4, r7, pc}
 802701c:	080308b0 	.word	0x080308b0
 8027020:	08030f50 	.word	0x08030f50
 8027024:	08030904 	.word	0x08030904

08027028 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8027028:	b580      	push	{r7, lr}
 802702a:	b082      	sub	sp, #8
 802702c:	af00      	add	r7, sp, #0
 802702e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8027030:	687b      	ldr	r3, [r7, #4]
 8027032:	2b00      	cmp	r3, #0
 8027034:	d106      	bne.n	8027044 <tcp_rexmit_fast+0x1c>
 8027036:	4b2f      	ldr	r3, [pc, #188]	; (80270f4 <tcp_rexmit_fast+0xcc>)
 8027038:	f240 62f9 	movw	r2, #1785	; 0x6f9
 802703c:	492e      	ldr	r1, [pc, #184]	; (80270f8 <tcp_rexmit_fast+0xd0>)
 802703e:	482f      	ldr	r0, [pc, #188]	; (80270fc <tcp_rexmit_fast+0xd4>)
 8027040:	f004 fe6e 	bl	802bd20 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8027044:	687b      	ldr	r3, [r7, #4]
 8027046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8027048:	2b00      	cmp	r3, #0
 802704a:	d04f      	beq.n	80270ec <tcp_rexmit_fast+0xc4>
 802704c:	687b      	ldr	r3, [r7, #4]
 802704e:	8b5b      	ldrh	r3, [r3, #26]
 8027050:	f003 0304 	and.w	r3, r3, #4
 8027054:	2b00      	cmp	r3, #0
 8027056:	d149      	bne.n	80270ec <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8027058:	6878      	ldr	r0, [r7, #4]
 802705a:	f7ff ff79 	bl	8026f50 <tcp_rexmit>
 802705e:	4603      	mov	r3, r0
 8027060:	2b00      	cmp	r3, #0
 8027062:	d143      	bne.n	80270ec <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8027064:	687b      	ldr	r3, [r7, #4]
 8027066:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 802706a:	687b      	ldr	r3, [r7, #4]
 802706c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8027070:	429a      	cmp	r2, r3
 8027072:	d208      	bcs.n	8027086 <tcp_rexmit_fast+0x5e>
 8027074:	687b      	ldr	r3, [r7, #4]
 8027076:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 802707a:	2b00      	cmp	r3, #0
 802707c:	da00      	bge.n	8027080 <tcp_rexmit_fast+0x58>
 802707e:	3301      	adds	r3, #1
 8027080:	105b      	asrs	r3, r3, #1
 8027082:	b29b      	uxth	r3, r3
 8027084:	e007      	b.n	8027096 <tcp_rexmit_fast+0x6e>
 8027086:	687b      	ldr	r3, [r7, #4]
 8027088:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 802708c:	2b00      	cmp	r3, #0
 802708e:	da00      	bge.n	8027092 <tcp_rexmit_fast+0x6a>
 8027090:	3301      	adds	r3, #1
 8027092:	105b      	asrs	r3, r3, #1
 8027094:	b29b      	uxth	r3, r3
 8027096:	687a      	ldr	r2, [r7, #4]
 8027098:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 802709c:	687b      	ldr	r3, [r7, #4]
 802709e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80270a2:	461a      	mov	r2, r3
 80270a4:	687b      	ldr	r3, [r7, #4]
 80270a6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80270a8:	005b      	lsls	r3, r3, #1
 80270aa:	429a      	cmp	r2, r3
 80270ac:	d206      	bcs.n	80270bc <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80270ae:	687b      	ldr	r3, [r7, #4]
 80270b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80270b2:	005b      	lsls	r3, r3, #1
 80270b4:	b29a      	uxth	r2, r3
 80270b6:	687b      	ldr	r3, [r7, #4]
 80270b8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80270bc:	687b      	ldr	r3, [r7, #4]
 80270be:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80270c2:	687b      	ldr	r3, [r7, #4]
 80270c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80270c6:	4619      	mov	r1, r3
 80270c8:	0049      	lsls	r1, r1, #1
 80270ca:	440b      	add	r3, r1
 80270cc:	b29b      	uxth	r3, r3
 80270ce:	4413      	add	r3, r2
 80270d0:	b29a      	uxth	r2, r3
 80270d2:	687b      	ldr	r3, [r7, #4]
 80270d4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80270d8:	687b      	ldr	r3, [r7, #4]
 80270da:	8b5b      	ldrh	r3, [r3, #26]
 80270dc:	f043 0304 	orr.w	r3, r3, #4
 80270e0:	b29a      	uxth	r2, r3
 80270e2:	687b      	ldr	r3, [r7, #4]
 80270e4:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80270e6:	687b      	ldr	r3, [r7, #4]
 80270e8:	2200      	movs	r2, #0
 80270ea:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 80270ec:	bf00      	nop
 80270ee:	3708      	adds	r7, #8
 80270f0:	46bd      	mov	sp, r7
 80270f2:	bd80      	pop	{r7, pc}
 80270f4:	080308b0 	.word	0x080308b0
 80270f8:	08030f68 	.word	0x08030f68
 80270fc:	08030904 	.word	0x08030904

08027100 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8027100:	b580      	push	{r7, lr}
 8027102:	b086      	sub	sp, #24
 8027104:	af00      	add	r7, sp, #0
 8027106:	60f8      	str	r0, [r7, #12]
 8027108:	607b      	str	r3, [r7, #4]
 802710a:	460b      	mov	r3, r1
 802710c:	817b      	strh	r3, [r7, #10]
 802710e:	4613      	mov	r3, r2
 8027110:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8027112:	897a      	ldrh	r2, [r7, #10]
 8027114:	893b      	ldrh	r3, [r7, #8]
 8027116:	4413      	add	r3, r2
 8027118:	b29b      	uxth	r3, r3
 802711a:	3314      	adds	r3, #20
 802711c:	b29b      	uxth	r3, r3
 802711e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8027122:	4619      	mov	r1, r3
 8027124:	2022      	movs	r0, #34	; 0x22
 8027126:	f7f9 fa8f 	bl	8020648 <pbuf_alloc>
 802712a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 802712c:	697b      	ldr	r3, [r7, #20]
 802712e:	2b00      	cmp	r3, #0
 8027130:	d04e      	beq.n	80271d0 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8027132:	697b      	ldr	r3, [r7, #20]
 8027134:	895b      	ldrh	r3, [r3, #10]
 8027136:	461a      	mov	r2, r3
 8027138:	897b      	ldrh	r3, [r7, #10]
 802713a:	3314      	adds	r3, #20
 802713c:	429a      	cmp	r2, r3
 802713e:	da06      	bge.n	802714e <tcp_output_alloc_header_common+0x4e>
 8027140:	4b26      	ldr	r3, [pc, #152]	; (80271dc <tcp_output_alloc_header_common+0xdc>)
 8027142:	f240 7224 	movw	r2, #1828	; 0x724
 8027146:	4926      	ldr	r1, [pc, #152]	; (80271e0 <tcp_output_alloc_header_common+0xe0>)
 8027148:	4826      	ldr	r0, [pc, #152]	; (80271e4 <tcp_output_alloc_header_common+0xe4>)
 802714a:	f004 fde9 	bl	802bd20 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 802714e:	697b      	ldr	r3, [r7, #20]
 8027150:	685b      	ldr	r3, [r3, #4]
 8027152:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8027154:	8c3b      	ldrh	r3, [r7, #32]
 8027156:	4618      	mov	r0, r3
 8027158:	f7f4 fb36 	bl	801b7c8 <lwip_htons>
 802715c:	4603      	mov	r3, r0
 802715e:	461a      	mov	r2, r3
 8027160:	693b      	ldr	r3, [r7, #16]
 8027162:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8027164:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8027166:	4618      	mov	r0, r3
 8027168:	f7f4 fb2e 	bl	801b7c8 <lwip_htons>
 802716c:	4603      	mov	r3, r0
 802716e:	461a      	mov	r2, r3
 8027170:	693b      	ldr	r3, [r7, #16]
 8027172:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8027174:	693b      	ldr	r3, [r7, #16]
 8027176:	687a      	ldr	r2, [r7, #4]
 8027178:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 802717a:	68f8      	ldr	r0, [r7, #12]
 802717c:	f7f4 fb39 	bl	801b7f2 <lwip_htonl>
 8027180:	4602      	mov	r2, r0
 8027182:	693b      	ldr	r3, [r7, #16]
 8027184:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8027186:	897b      	ldrh	r3, [r7, #10]
 8027188:	089b      	lsrs	r3, r3, #2
 802718a:	b29b      	uxth	r3, r3
 802718c:	3305      	adds	r3, #5
 802718e:	b29b      	uxth	r3, r3
 8027190:	031b      	lsls	r3, r3, #12
 8027192:	b29a      	uxth	r2, r3
 8027194:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8027198:	b29b      	uxth	r3, r3
 802719a:	4313      	orrs	r3, r2
 802719c:	b29b      	uxth	r3, r3
 802719e:	4618      	mov	r0, r3
 80271a0:	f7f4 fb12 	bl	801b7c8 <lwip_htons>
 80271a4:	4603      	mov	r3, r0
 80271a6:	461a      	mov	r2, r3
 80271a8:	693b      	ldr	r3, [r7, #16]
 80271aa:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80271ac:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80271ae:	4618      	mov	r0, r3
 80271b0:	f7f4 fb0a 	bl	801b7c8 <lwip_htons>
 80271b4:	4603      	mov	r3, r0
 80271b6:	461a      	mov	r2, r3
 80271b8:	693b      	ldr	r3, [r7, #16]
 80271ba:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80271bc:	693b      	ldr	r3, [r7, #16]
 80271be:	2200      	movs	r2, #0
 80271c0:	741a      	strb	r2, [r3, #16]
 80271c2:	2200      	movs	r2, #0
 80271c4:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80271c6:	693b      	ldr	r3, [r7, #16]
 80271c8:	2200      	movs	r2, #0
 80271ca:	749a      	strb	r2, [r3, #18]
 80271cc:	2200      	movs	r2, #0
 80271ce:	74da      	strb	r2, [r3, #19]
  }
  return p;
 80271d0:	697b      	ldr	r3, [r7, #20]
}
 80271d2:	4618      	mov	r0, r3
 80271d4:	3718      	adds	r7, #24
 80271d6:	46bd      	mov	sp, r7
 80271d8:	bd80      	pop	{r7, pc}
 80271da:	bf00      	nop
 80271dc:	080308b0 	.word	0x080308b0
 80271e0:	08030f88 	.word	0x08030f88
 80271e4:	08030904 	.word	0x08030904

080271e8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80271e8:	b5b0      	push	{r4, r5, r7, lr}
 80271ea:	b08a      	sub	sp, #40	; 0x28
 80271ec:	af04      	add	r7, sp, #16
 80271ee:	60f8      	str	r0, [r7, #12]
 80271f0:	607b      	str	r3, [r7, #4]
 80271f2:	460b      	mov	r3, r1
 80271f4:	817b      	strh	r3, [r7, #10]
 80271f6:	4613      	mov	r3, r2
 80271f8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80271fa:	68fb      	ldr	r3, [r7, #12]
 80271fc:	2b00      	cmp	r3, #0
 80271fe:	d106      	bne.n	802720e <tcp_output_alloc_header+0x26>
 8027200:	4b15      	ldr	r3, [pc, #84]	; (8027258 <tcp_output_alloc_header+0x70>)
 8027202:	f240 7242 	movw	r2, #1858	; 0x742
 8027206:	4915      	ldr	r1, [pc, #84]	; (802725c <tcp_output_alloc_header+0x74>)
 8027208:	4815      	ldr	r0, [pc, #84]	; (8027260 <tcp_output_alloc_header+0x78>)
 802720a:	f004 fd89 	bl	802bd20 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 802720e:	68fb      	ldr	r3, [r7, #12]
 8027210:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8027212:	68fb      	ldr	r3, [r7, #12]
 8027214:	8adb      	ldrh	r3, [r3, #22]
 8027216:	68fa      	ldr	r2, [r7, #12]
 8027218:	8b12      	ldrh	r2, [r2, #24]
 802721a:	68f9      	ldr	r1, [r7, #12]
 802721c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 802721e:	893d      	ldrh	r5, [r7, #8]
 8027220:	897c      	ldrh	r4, [r7, #10]
 8027222:	9103      	str	r1, [sp, #12]
 8027224:	2110      	movs	r1, #16
 8027226:	9102      	str	r1, [sp, #8]
 8027228:	9201      	str	r2, [sp, #4]
 802722a:	9300      	str	r3, [sp, #0]
 802722c:	687b      	ldr	r3, [r7, #4]
 802722e:	462a      	mov	r2, r5
 8027230:	4621      	mov	r1, r4
 8027232:	f7ff ff65 	bl	8027100 <tcp_output_alloc_header_common>
 8027236:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8027238:	697b      	ldr	r3, [r7, #20]
 802723a:	2b00      	cmp	r3, #0
 802723c:	d006      	beq.n	802724c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 802723e:	68fb      	ldr	r3, [r7, #12]
 8027240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8027242:	68fa      	ldr	r2, [r7, #12]
 8027244:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8027246:	441a      	add	r2, r3
 8027248:	68fb      	ldr	r3, [r7, #12]
 802724a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 802724c:	697b      	ldr	r3, [r7, #20]
}
 802724e:	4618      	mov	r0, r3
 8027250:	3718      	adds	r7, #24
 8027252:	46bd      	mov	sp, r7
 8027254:	bdb0      	pop	{r4, r5, r7, pc}
 8027256:	bf00      	nop
 8027258:	080308b0 	.word	0x080308b0
 802725c:	08030fb8 	.word	0x08030fb8
 8027260:	08030904 	.word	0x08030904

08027264 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8027264:	b580      	push	{r7, lr}
 8027266:	b088      	sub	sp, #32
 8027268:	af00      	add	r7, sp, #0
 802726a:	60f8      	str	r0, [r7, #12]
 802726c:	60b9      	str	r1, [r7, #8]
 802726e:	4611      	mov	r1, r2
 8027270:	461a      	mov	r2, r3
 8027272:	460b      	mov	r3, r1
 8027274:	71fb      	strb	r3, [r7, #7]
 8027276:	4613      	mov	r3, r2
 8027278:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 802727a:	2300      	movs	r3, #0
 802727c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 802727e:	68bb      	ldr	r3, [r7, #8]
 8027280:	2b00      	cmp	r3, #0
 8027282:	d106      	bne.n	8027292 <tcp_output_fill_options+0x2e>
 8027284:	4b15      	ldr	r3, [pc, #84]	; (80272dc <tcp_output_fill_options+0x78>)
 8027286:	f240 7256 	movw	r2, #1878	; 0x756
 802728a:	4915      	ldr	r1, [pc, #84]	; (80272e0 <tcp_output_fill_options+0x7c>)
 802728c:	4815      	ldr	r0, [pc, #84]	; (80272e4 <tcp_output_fill_options+0x80>)
 802728e:	f004 fd47 	bl	802bd20 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8027292:	68bb      	ldr	r3, [r7, #8]
 8027294:	685b      	ldr	r3, [r3, #4]
 8027296:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8027298:	69bb      	ldr	r3, [r7, #24]
 802729a:	3314      	adds	r3, #20
 802729c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 802729e:	69bb      	ldr	r3, [r7, #24]
 80272a0:	f103 0214 	add.w	r2, r3, #20
 80272a4:	8bfb      	ldrh	r3, [r7, #30]
 80272a6:	009b      	lsls	r3, r3, #2
 80272a8:	4619      	mov	r1, r3
 80272aa:	79fb      	ldrb	r3, [r7, #7]
 80272ac:	f003 0301 	and.w	r3, r3, #1
 80272b0:	2b00      	cmp	r3, #0
 80272b2:	d001      	beq.n	80272b8 <tcp_output_fill_options+0x54>
 80272b4:	2304      	movs	r3, #4
 80272b6:	e000      	b.n	80272ba <tcp_output_fill_options+0x56>
 80272b8:	2300      	movs	r3, #0
 80272ba:	440b      	add	r3, r1
 80272bc:	441a      	add	r2, r3
 80272be:	697b      	ldr	r3, [r7, #20]
 80272c0:	429a      	cmp	r2, r3
 80272c2:	d006      	beq.n	80272d2 <tcp_output_fill_options+0x6e>
 80272c4:	4b05      	ldr	r3, [pc, #20]	; (80272dc <tcp_output_fill_options+0x78>)
 80272c6:	f240 7275 	movw	r2, #1909	; 0x775
 80272ca:	4907      	ldr	r1, [pc, #28]	; (80272e8 <tcp_output_fill_options+0x84>)
 80272cc:	4805      	ldr	r0, [pc, #20]	; (80272e4 <tcp_output_fill_options+0x80>)
 80272ce:	f004 fd27 	bl	802bd20 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80272d2:	bf00      	nop
 80272d4:	3720      	adds	r7, #32
 80272d6:	46bd      	mov	sp, r7
 80272d8:	bd80      	pop	{r7, pc}
 80272da:	bf00      	nop
 80272dc:	080308b0 	.word	0x080308b0
 80272e0:	08030fe0 	.word	0x08030fe0
 80272e4:	08030904 	.word	0x08030904
 80272e8:	08030ed8 	.word	0x08030ed8

080272ec <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80272ec:	b580      	push	{r7, lr}
 80272ee:	b08a      	sub	sp, #40	; 0x28
 80272f0:	af04      	add	r7, sp, #16
 80272f2:	60f8      	str	r0, [r7, #12]
 80272f4:	60b9      	str	r1, [r7, #8]
 80272f6:	607a      	str	r2, [r7, #4]
 80272f8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80272fa:	68bb      	ldr	r3, [r7, #8]
 80272fc:	2b00      	cmp	r3, #0
 80272fe:	d106      	bne.n	802730e <tcp_output_control_segment+0x22>
 8027300:	4b1c      	ldr	r3, [pc, #112]	; (8027374 <tcp_output_control_segment+0x88>)
 8027302:	f240 7287 	movw	r2, #1927	; 0x787
 8027306:	491c      	ldr	r1, [pc, #112]	; (8027378 <tcp_output_control_segment+0x8c>)
 8027308:	481c      	ldr	r0, [pc, #112]	; (802737c <tcp_output_control_segment+0x90>)
 802730a:	f004 fd09 	bl	802bd20 <iprintf>

  netif = tcp_route(pcb, src, dst);
 802730e:	683a      	ldr	r2, [r7, #0]
 8027310:	6879      	ldr	r1, [r7, #4]
 8027312:	68f8      	ldr	r0, [r7, #12]
 8027314:	f7fe fac8 	bl	80258a8 <tcp_route>
 8027318:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 802731a:	693b      	ldr	r3, [r7, #16]
 802731c:	2b00      	cmp	r3, #0
 802731e:	d102      	bne.n	8027326 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8027320:	23fc      	movs	r3, #252	; 0xfc
 8027322:	75fb      	strb	r3, [r7, #23]
 8027324:	e01c      	b.n	8027360 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8027326:	68fb      	ldr	r3, [r7, #12]
 8027328:	2b00      	cmp	r3, #0
 802732a:	d006      	beq.n	802733a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 802732c:	68fb      	ldr	r3, [r7, #12]
 802732e:	7adb      	ldrb	r3, [r3, #11]
 8027330:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8027332:	68fb      	ldr	r3, [r7, #12]
 8027334:	7a9b      	ldrb	r3, [r3, #10]
 8027336:	757b      	strb	r3, [r7, #21]
 8027338:	e003      	b.n	8027342 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 802733a:	23ff      	movs	r3, #255	; 0xff
 802733c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 802733e:	2300      	movs	r3, #0
 8027340:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8027342:	7dba      	ldrb	r2, [r7, #22]
 8027344:	693b      	ldr	r3, [r7, #16]
 8027346:	9302      	str	r3, [sp, #8]
 8027348:	2306      	movs	r3, #6
 802734a:	9301      	str	r3, [sp, #4]
 802734c:	7d7b      	ldrb	r3, [r7, #21]
 802734e:	9300      	str	r3, [sp, #0]
 8027350:	4613      	mov	r3, r2
 8027352:	683a      	ldr	r2, [r7, #0]
 8027354:	6879      	ldr	r1, [r7, #4]
 8027356:	68b8      	ldr	r0, [r7, #8]
 8027358:	f7f6 ffb2 	bl	801e2c0 <ip4_output_if>
 802735c:	4603      	mov	r3, r0
 802735e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8027360:	68b8      	ldr	r0, [r7, #8]
 8027362:	f7f9 fc87 	bl	8020c74 <pbuf_free>
  return err;
 8027366:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 802736a:	4618      	mov	r0, r3
 802736c:	3718      	adds	r7, #24
 802736e:	46bd      	mov	sp, r7
 8027370:	bd80      	pop	{r7, pc}
 8027372:	bf00      	nop
 8027374:	080308b0 	.word	0x080308b0
 8027378:	08031008 	.word	0x08031008
 802737c:	08030904 	.word	0x08030904

08027380 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8027380:	b590      	push	{r4, r7, lr}
 8027382:	b08b      	sub	sp, #44	; 0x2c
 8027384:	af04      	add	r7, sp, #16
 8027386:	60f8      	str	r0, [r7, #12]
 8027388:	60b9      	str	r1, [r7, #8]
 802738a:	607a      	str	r2, [r7, #4]
 802738c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 802738e:	683b      	ldr	r3, [r7, #0]
 8027390:	2b00      	cmp	r3, #0
 8027392:	d106      	bne.n	80273a2 <tcp_rst+0x22>
 8027394:	4b1f      	ldr	r3, [pc, #124]	; (8027414 <tcp_rst+0x94>)
 8027396:	f240 72c4 	movw	r2, #1988	; 0x7c4
 802739a:	491f      	ldr	r1, [pc, #124]	; (8027418 <tcp_rst+0x98>)
 802739c:	481f      	ldr	r0, [pc, #124]	; (802741c <tcp_rst+0x9c>)
 802739e:	f004 fcbf 	bl	802bd20 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80273a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80273a4:	2b00      	cmp	r3, #0
 80273a6:	d106      	bne.n	80273b6 <tcp_rst+0x36>
 80273a8:	4b1a      	ldr	r3, [pc, #104]	; (8027414 <tcp_rst+0x94>)
 80273aa:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80273ae:	491c      	ldr	r1, [pc, #112]	; (8027420 <tcp_rst+0xa0>)
 80273b0:	481a      	ldr	r0, [pc, #104]	; (802741c <tcp_rst+0x9c>)
 80273b2:	f004 fcb5 	bl	802bd20 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80273b6:	2300      	movs	r3, #0
 80273b8:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80273ba:	f246 0308 	movw	r3, #24584	; 0x6008
 80273be:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80273c0:	7dfb      	ldrb	r3, [r7, #23]
 80273c2:	b29c      	uxth	r4, r3
 80273c4:	68b8      	ldr	r0, [r7, #8]
 80273c6:	f7f4 fa14 	bl	801b7f2 <lwip_htonl>
 80273ca:	4602      	mov	r2, r0
 80273cc:	8abb      	ldrh	r3, [r7, #20]
 80273ce:	9303      	str	r3, [sp, #12]
 80273d0:	2314      	movs	r3, #20
 80273d2:	9302      	str	r3, [sp, #8]
 80273d4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80273d6:	9301      	str	r3, [sp, #4]
 80273d8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80273da:	9300      	str	r3, [sp, #0]
 80273dc:	4613      	mov	r3, r2
 80273de:	2200      	movs	r2, #0
 80273e0:	4621      	mov	r1, r4
 80273e2:	6878      	ldr	r0, [r7, #4]
 80273e4:	f7ff fe8c 	bl	8027100 <tcp_output_alloc_header_common>
 80273e8:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 80273ea:	693b      	ldr	r3, [r7, #16]
 80273ec:	2b00      	cmp	r3, #0
 80273ee:	d00c      	beq.n	802740a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80273f0:	7dfb      	ldrb	r3, [r7, #23]
 80273f2:	2200      	movs	r2, #0
 80273f4:	6939      	ldr	r1, [r7, #16]
 80273f6:	68f8      	ldr	r0, [r7, #12]
 80273f8:	f7ff ff34 	bl	8027264 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80273fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80273fe:	683a      	ldr	r2, [r7, #0]
 8027400:	6939      	ldr	r1, [r7, #16]
 8027402:	68f8      	ldr	r0, [r7, #12]
 8027404:	f7ff ff72 	bl	80272ec <tcp_output_control_segment>
 8027408:	e000      	b.n	802740c <tcp_rst+0x8c>
    return;
 802740a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 802740c:	371c      	adds	r7, #28
 802740e:	46bd      	mov	sp, r7
 8027410:	bd90      	pop	{r4, r7, pc}
 8027412:	bf00      	nop
 8027414:	080308b0 	.word	0x080308b0
 8027418:	08031034 	.word	0x08031034
 802741c:	08030904 	.word	0x08030904
 8027420:	08031050 	.word	0x08031050

08027424 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8027424:	b590      	push	{r4, r7, lr}
 8027426:	b087      	sub	sp, #28
 8027428:	af00      	add	r7, sp, #0
 802742a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 802742c:	2300      	movs	r3, #0
 802742e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8027430:	2300      	movs	r3, #0
 8027432:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8027434:	687b      	ldr	r3, [r7, #4]
 8027436:	2b00      	cmp	r3, #0
 8027438:	d106      	bne.n	8027448 <tcp_send_empty_ack+0x24>
 802743a:	4b29      	ldr	r3, [pc, #164]	; (80274e0 <tcp_send_empty_ack+0xbc>)
 802743c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8027440:	4928      	ldr	r1, [pc, #160]	; (80274e4 <tcp_send_empty_ack+0xc0>)
 8027442:	4829      	ldr	r0, [pc, #164]	; (80274e8 <tcp_send_empty_ack+0xc4>)
 8027444:	f004 fc6c 	bl	802bd20 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8027448:	7dfb      	ldrb	r3, [r7, #23]
 802744a:	f003 0301 	and.w	r3, r3, #1
 802744e:	2b00      	cmp	r3, #0
 8027450:	d001      	beq.n	8027456 <tcp_send_empty_ack+0x32>
 8027452:	2304      	movs	r3, #4
 8027454:	e000      	b.n	8027458 <tcp_send_empty_ack+0x34>
 8027456:	2300      	movs	r3, #0
 8027458:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 802745a:	7d7b      	ldrb	r3, [r7, #21]
 802745c:	b29c      	uxth	r4, r3
 802745e:	687b      	ldr	r3, [r7, #4]
 8027460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8027462:	4618      	mov	r0, r3
 8027464:	f7f4 f9c5 	bl	801b7f2 <lwip_htonl>
 8027468:	4603      	mov	r3, r0
 802746a:	2200      	movs	r2, #0
 802746c:	4621      	mov	r1, r4
 802746e:	6878      	ldr	r0, [r7, #4]
 8027470:	f7ff feba 	bl	80271e8 <tcp_output_alloc_header>
 8027474:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8027476:	693b      	ldr	r3, [r7, #16]
 8027478:	2b00      	cmp	r3, #0
 802747a:	d109      	bne.n	8027490 <tcp_send_empty_ack+0x6c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 802747c:	687b      	ldr	r3, [r7, #4]
 802747e:	8b5b      	ldrh	r3, [r3, #26]
 8027480:	f043 0303 	orr.w	r3, r3, #3
 8027484:	b29a      	uxth	r2, r3
 8027486:	687b      	ldr	r3, [r7, #4]
 8027488:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 802748a:	f06f 0301 	mvn.w	r3, #1
 802748e:	e023      	b.n	80274d8 <tcp_send_empty_ack+0xb4>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8027490:	7dbb      	ldrb	r3, [r7, #22]
 8027492:	7dfa      	ldrb	r2, [r7, #23]
 8027494:	6939      	ldr	r1, [r7, #16]
 8027496:	6878      	ldr	r0, [r7, #4]
 8027498:	f7ff fee4 	bl	8027264 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 802749c:	687a      	ldr	r2, [r7, #4]
 802749e:	687b      	ldr	r3, [r7, #4]
 80274a0:	3304      	adds	r3, #4
 80274a2:	6939      	ldr	r1, [r7, #16]
 80274a4:	6878      	ldr	r0, [r7, #4]
 80274a6:	f7ff ff21 	bl	80272ec <tcp_output_control_segment>
 80274aa:	4603      	mov	r3, r0
 80274ac:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80274ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80274b2:	2b00      	cmp	r3, #0
 80274b4:	d007      	beq.n	80274c6 <tcp_send_empty_ack+0xa2>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80274b6:	687b      	ldr	r3, [r7, #4]
 80274b8:	8b5b      	ldrh	r3, [r3, #26]
 80274ba:	f043 0303 	orr.w	r3, r3, #3
 80274be:	b29a      	uxth	r2, r3
 80274c0:	687b      	ldr	r3, [r7, #4]
 80274c2:	835a      	strh	r2, [r3, #26]
 80274c4:	e006      	b.n	80274d4 <tcp_send_empty_ack+0xb0>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80274c6:	687b      	ldr	r3, [r7, #4]
 80274c8:	8b5b      	ldrh	r3, [r3, #26]
 80274ca:	f023 0303 	bic.w	r3, r3, #3
 80274ce:	b29a      	uxth	r2, r3
 80274d0:	687b      	ldr	r3, [r7, #4]
 80274d2:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80274d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80274d8:	4618      	mov	r0, r3
 80274da:	371c      	adds	r7, #28
 80274dc:	46bd      	mov	sp, r7
 80274de:	bd90      	pop	{r4, r7, pc}
 80274e0:	080308b0 	.word	0x080308b0
 80274e4:	0803106c 	.word	0x0803106c
 80274e8:	08030904 	.word	0x08030904

080274ec <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 80274ec:	b590      	push	{r4, r7, lr}
 80274ee:	b087      	sub	sp, #28
 80274f0:	af00      	add	r7, sp, #0
 80274f2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80274f4:	2300      	movs	r3, #0
 80274f6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 80274f8:	687b      	ldr	r3, [r7, #4]
 80274fa:	2b00      	cmp	r3, #0
 80274fc:	d106      	bne.n	802750c <tcp_keepalive+0x20>
 80274fe:	4b18      	ldr	r3, [pc, #96]	; (8027560 <tcp_keepalive+0x74>)
 8027500:	f640 0224 	movw	r2, #2084	; 0x824
 8027504:	4917      	ldr	r1, [pc, #92]	; (8027564 <tcp_keepalive+0x78>)
 8027506:	4818      	ldr	r0, [pc, #96]	; (8027568 <tcp_keepalive+0x7c>)
 8027508:	f004 fc0a 	bl	802bd20 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 802750c:	7dfb      	ldrb	r3, [r7, #23]
 802750e:	b29c      	uxth	r4, r3
 8027510:	687b      	ldr	r3, [r7, #4]
 8027512:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8027514:	3b01      	subs	r3, #1
 8027516:	4618      	mov	r0, r3
 8027518:	f7f4 f96b 	bl	801b7f2 <lwip_htonl>
 802751c:	4603      	mov	r3, r0
 802751e:	2200      	movs	r2, #0
 8027520:	4621      	mov	r1, r4
 8027522:	6878      	ldr	r0, [r7, #4]
 8027524:	f7ff fe60 	bl	80271e8 <tcp_output_alloc_header>
 8027528:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 802752a:	693b      	ldr	r3, [r7, #16]
 802752c:	2b00      	cmp	r3, #0
 802752e:	d102      	bne.n	8027536 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8027530:	f04f 33ff 	mov.w	r3, #4294967295
 8027534:	e010      	b.n	8027558 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8027536:	7dfb      	ldrb	r3, [r7, #23]
 8027538:	2200      	movs	r2, #0
 802753a:	6939      	ldr	r1, [r7, #16]
 802753c:	6878      	ldr	r0, [r7, #4]
 802753e:	f7ff fe91 	bl	8027264 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8027542:	687a      	ldr	r2, [r7, #4]
 8027544:	687b      	ldr	r3, [r7, #4]
 8027546:	3304      	adds	r3, #4
 8027548:	6939      	ldr	r1, [r7, #16]
 802754a:	6878      	ldr	r0, [r7, #4]
 802754c:	f7ff fece 	bl	80272ec <tcp_output_control_segment>
 8027550:	4603      	mov	r3, r0
 8027552:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8027554:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8027558:	4618      	mov	r0, r3
 802755a:	371c      	adds	r7, #28
 802755c:	46bd      	mov	sp, r7
 802755e:	bd90      	pop	{r4, r7, pc}
 8027560:	080308b0 	.word	0x080308b0
 8027564:	0803108c 	.word	0x0803108c
 8027568:	08030904 	.word	0x08030904

0802756c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 802756c:	b590      	push	{r4, r7, lr}
 802756e:	b08b      	sub	sp, #44	; 0x2c
 8027570:	af00      	add	r7, sp, #0
 8027572:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8027574:	2300      	movs	r3, #0
 8027576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 802757a:	687b      	ldr	r3, [r7, #4]
 802757c:	2b00      	cmp	r3, #0
 802757e:	d106      	bne.n	802758e <tcp_zero_window_probe+0x22>
 8027580:	4b4c      	ldr	r3, [pc, #304]	; (80276b4 <tcp_zero_window_probe+0x148>)
 8027582:	f640 024f 	movw	r2, #2127	; 0x84f
 8027586:	494c      	ldr	r1, [pc, #304]	; (80276b8 <tcp_zero_window_probe+0x14c>)
 8027588:	484c      	ldr	r0, [pc, #304]	; (80276bc <tcp_zero_window_probe+0x150>)
 802758a:	f004 fbc9 	bl	802bd20 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 802758e:	687b      	ldr	r3, [r7, #4]
 8027590:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8027592:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8027594:	6a3b      	ldr	r3, [r7, #32]
 8027596:	2b00      	cmp	r3, #0
 8027598:	d101      	bne.n	802759e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 802759a:	2300      	movs	r3, #0
 802759c:	e086      	b.n	80276ac <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 802759e:	687b      	ldr	r3, [r7, #4]
 80275a0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80275a4:	2bff      	cmp	r3, #255	; 0xff
 80275a6:	d007      	beq.n	80275b8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80275a8:	687b      	ldr	r3, [r7, #4]
 80275aa:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80275ae:	3301      	adds	r3, #1
 80275b0:	b2da      	uxtb	r2, r3
 80275b2:	687b      	ldr	r3, [r7, #4]
 80275b4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80275b8:	6a3b      	ldr	r3, [r7, #32]
 80275ba:	68db      	ldr	r3, [r3, #12]
 80275bc:	899b      	ldrh	r3, [r3, #12]
 80275be:	b29b      	uxth	r3, r3
 80275c0:	4618      	mov	r0, r3
 80275c2:	f7f4 f901 	bl	801b7c8 <lwip_htons>
 80275c6:	4603      	mov	r3, r0
 80275c8:	b2db      	uxtb	r3, r3
 80275ca:	f003 0301 	and.w	r3, r3, #1
 80275ce:	2b00      	cmp	r3, #0
 80275d0:	d005      	beq.n	80275de <tcp_zero_window_probe+0x72>
 80275d2:	6a3b      	ldr	r3, [r7, #32]
 80275d4:	891b      	ldrh	r3, [r3, #8]
 80275d6:	2b00      	cmp	r3, #0
 80275d8:	d101      	bne.n	80275de <tcp_zero_window_probe+0x72>
 80275da:	2301      	movs	r3, #1
 80275dc:	e000      	b.n	80275e0 <tcp_zero_window_probe+0x74>
 80275de:	2300      	movs	r3, #0
 80275e0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80275e2:	7ffb      	ldrb	r3, [r7, #31]
 80275e4:	2b00      	cmp	r3, #0
 80275e6:	bf0c      	ite	eq
 80275e8:	2301      	moveq	r3, #1
 80275ea:	2300      	movne	r3, #0
 80275ec:	b2db      	uxtb	r3, r3
 80275ee:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 80275f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80275f4:	b299      	uxth	r1, r3
 80275f6:	6a3b      	ldr	r3, [r7, #32]
 80275f8:	68db      	ldr	r3, [r3, #12]
 80275fa:	685b      	ldr	r3, [r3, #4]
 80275fc:	8bba      	ldrh	r2, [r7, #28]
 80275fe:	6878      	ldr	r0, [r7, #4]
 8027600:	f7ff fdf2 	bl	80271e8 <tcp_output_alloc_header>
 8027604:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8027606:	69bb      	ldr	r3, [r7, #24]
 8027608:	2b00      	cmp	r3, #0
 802760a:	d102      	bne.n	8027612 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 802760c:	f04f 33ff 	mov.w	r3, #4294967295
 8027610:	e04c      	b.n	80276ac <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8027612:	69bb      	ldr	r3, [r7, #24]
 8027614:	685b      	ldr	r3, [r3, #4]
 8027616:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8027618:	7ffb      	ldrb	r3, [r7, #31]
 802761a:	2b00      	cmp	r3, #0
 802761c:	d011      	beq.n	8027642 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 802761e:	697b      	ldr	r3, [r7, #20]
 8027620:	899b      	ldrh	r3, [r3, #12]
 8027622:	b29b      	uxth	r3, r3
 8027624:	b21b      	sxth	r3, r3
 8027626:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 802762a:	b21c      	sxth	r4, r3
 802762c:	2011      	movs	r0, #17
 802762e:	f7f4 f8cb 	bl	801b7c8 <lwip_htons>
 8027632:	4603      	mov	r3, r0
 8027634:	b21b      	sxth	r3, r3
 8027636:	4323      	orrs	r3, r4
 8027638:	b21b      	sxth	r3, r3
 802763a:	b29a      	uxth	r2, r3
 802763c:	697b      	ldr	r3, [r7, #20]
 802763e:	819a      	strh	r2, [r3, #12]
 8027640:	e010      	b.n	8027664 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8027642:	69bb      	ldr	r3, [r7, #24]
 8027644:	685b      	ldr	r3, [r3, #4]
 8027646:	3314      	adds	r3, #20
 8027648:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 802764a:	6a3b      	ldr	r3, [r7, #32]
 802764c:	6858      	ldr	r0, [r3, #4]
 802764e:	6a3b      	ldr	r3, [r7, #32]
 8027650:	685b      	ldr	r3, [r3, #4]
 8027652:	891a      	ldrh	r2, [r3, #8]
 8027654:	6a3b      	ldr	r3, [r7, #32]
 8027656:	891b      	ldrh	r3, [r3, #8]
 8027658:	1ad3      	subs	r3, r2, r3
 802765a:	b29b      	uxth	r3, r3
 802765c:	2201      	movs	r2, #1
 802765e:	6939      	ldr	r1, [r7, #16]
 8027660:	f7f9 fd0e 	bl	8021080 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8027664:	6a3b      	ldr	r3, [r7, #32]
 8027666:	68db      	ldr	r3, [r3, #12]
 8027668:	685b      	ldr	r3, [r3, #4]
 802766a:	4618      	mov	r0, r3
 802766c:	f7f4 f8c1 	bl	801b7f2 <lwip_htonl>
 8027670:	4603      	mov	r3, r0
 8027672:	3301      	adds	r3, #1
 8027674:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8027676:	687b      	ldr	r3, [r7, #4]
 8027678:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 802767a:	68fb      	ldr	r3, [r7, #12]
 802767c:	1ad3      	subs	r3, r2, r3
 802767e:	2b00      	cmp	r3, #0
 8027680:	da02      	bge.n	8027688 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8027682:	687b      	ldr	r3, [r7, #4]
 8027684:	68fa      	ldr	r2, [r7, #12]
 8027686:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8027688:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802768c:	2200      	movs	r2, #0
 802768e:	69b9      	ldr	r1, [r7, #24]
 8027690:	6878      	ldr	r0, [r7, #4]
 8027692:	f7ff fde7 	bl	8027264 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8027696:	687a      	ldr	r2, [r7, #4]
 8027698:	687b      	ldr	r3, [r7, #4]
 802769a:	3304      	adds	r3, #4
 802769c:	69b9      	ldr	r1, [r7, #24]
 802769e:	6878      	ldr	r0, [r7, #4]
 80276a0:	f7ff fe24 	bl	80272ec <tcp_output_control_segment>
 80276a4:	4603      	mov	r3, r0
 80276a6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80276a8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80276ac:	4618      	mov	r0, r3
 80276ae:	372c      	adds	r7, #44	; 0x2c
 80276b0:	46bd      	mov	sp, r7
 80276b2:	bd90      	pop	{r4, r7, pc}
 80276b4:	080308b0 	.word	0x080308b0
 80276b8:	080310a8 	.word	0x080310a8
 80276bc:	08030904 	.word	0x08030904

080276c0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80276c0:	b580      	push	{r7, lr}
 80276c2:	b082      	sub	sp, #8
 80276c4:	af00      	add	r7, sp, #0
 80276c6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80276c8:	f7f9 ffe8 	bl	802169c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80276cc:	4b0a      	ldr	r3, [pc, #40]	; (80276f8 <tcpip_tcp_timer+0x38>)
 80276ce:	681b      	ldr	r3, [r3, #0]
 80276d0:	2b00      	cmp	r3, #0
 80276d2:	d103      	bne.n	80276dc <tcpip_tcp_timer+0x1c>
 80276d4:	4b09      	ldr	r3, [pc, #36]	; (80276fc <tcpip_tcp_timer+0x3c>)
 80276d6:	681b      	ldr	r3, [r3, #0]
 80276d8:	2b00      	cmp	r3, #0
 80276da:	d005      	beq.n	80276e8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80276dc:	2200      	movs	r2, #0
 80276de:	4908      	ldr	r1, [pc, #32]	; (8027700 <tcpip_tcp_timer+0x40>)
 80276e0:	20fa      	movs	r0, #250	; 0xfa
 80276e2:	f000 f8e5 	bl	80278b0 <sys_timeout>
 80276e6:	e002      	b.n	80276ee <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80276e8:	4b06      	ldr	r3, [pc, #24]	; (8027704 <tcpip_tcp_timer+0x44>)
 80276ea:	2200      	movs	r2, #0
 80276ec:	601a      	str	r2, [r3, #0]
  }
}
 80276ee:	bf00      	nop
 80276f0:	3708      	adds	r7, #8
 80276f2:	46bd      	mov	sp, r7
 80276f4:	bd80      	pop	{r7, pc}
 80276f6:	bf00      	nop
 80276f8:	2001d55c 	.word	0x2001d55c
 80276fc:	2001d56c 	.word	0x2001d56c
 8027700:	080276c1 	.word	0x080276c1
 8027704:	200171d8 	.word	0x200171d8

08027708 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8027708:	b580      	push	{r7, lr}
 802770a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 802770c:	4b0a      	ldr	r3, [pc, #40]	; (8027738 <tcp_timer_needed+0x30>)
 802770e:	681b      	ldr	r3, [r3, #0]
 8027710:	2b00      	cmp	r3, #0
 8027712:	d10f      	bne.n	8027734 <tcp_timer_needed+0x2c>
 8027714:	4b09      	ldr	r3, [pc, #36]	; (802773c <tcp_timer_needed+0x34>)
 8027716:	681b      	ldr	r3, [r3, #0]
 8027718:	2b00      	cmp	r3, #0
 802771a:	d103      	bne.n	8027724 <tcp_timer_needed+0x1c>
 802771c:	4b08      	ldr	r3, [pc, #32]	; (8027740 <tcp_timer_needed+0x38>)
 802771e:	681b      	ldr	r3, [r3, #0]
 8027720:	2b00      	cmp	r3, #0
 8027722:	d007      	beq.n	8027734 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8027724:	4b04      	ldr	r3, [pc, #16]	; (8027738 <tcp_timer_needed+0x30>)
 8027726:	2201      	movs	r2, #1
 8027728:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 802772a:	2200      	movs	r2, #0
 802772c:	4905      	ldr	r1, [pc, #20]	; (8027744 <tcp_timer_needed+0x3c>)
 802772e:	20fa      	movs	r0, #250	; 0xfa
 8027730:	f000 f8be 	bl	80278b0 <sys_timeout>
  }
}
 8027734:	bf00      	nop
 8027736:	bd80      	pop	{r7, pc}
 8027738:	200171d8 	.word	0x200171d8
 802773c:	2001d55c 	.word	0x2001d55c
 8027740:	2001d56c 	.word	0x2001d56c
 8027744:	080276c1 	.word	0x080276c1

08027748 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8027748:	b580      	push	{r7, lr}
 802774a:	b086      	sub	sp, #24
 802774c:	af00      	add	r7, sp, #0
 802774e:	60f8      	str	r0, [r7, #12]
 8027750:	60b9      	str	r1, [r7, #8]
 8027752:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8027754:	200a      	movs	r0, #10
 8027756:	f7f8 fb59 	bl	801fe0c <memp_malloc>
 802775a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 802775c:	693b      	ldr	r3, [r7, #16]
 802775e:	2b00      	cmp	r3, #0
 8027760:	d109      	bne.n	8027776 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8027762:	693b      	ldr	r3, [r7, #16]
 8027764:	2b00      	cmp	r3, #0
 8027766:	d149      	bne.n	80277fc <sys_timeout_abs+0xb4>
 8027768:	4b26      	ldr	r3, [pc, #152]	; (8027804 <sys_timeout_abs+0xbc>)
 802776a:	22be      	movs	r2, #190	; 0xbe
 802776c:	4926      	ldr	r1, [pc, #152]	; (8027808 <sys_timeout_abs+0xc0>)
 802776e:	4827      	ldr	r0, [pc, #156]	; (802780c <sys_timeout_abs+0xc4>)
 8027770:	f004 fad6 	bl	802bd20 <iprintf>
    return;
 8027774:	e042      	b.n	80277fc <sys_timeout_abs+0xb4>
  }

  timeout->next = NULL;
 8027776:	693b      	ldr	r3, [r7, #16]
 8027778:	2200      	movs	r2, #0
 802777a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 802777c:	693b      	ldr	r3, [r7, #16]
 802777e:	68ba      	ldr	r2, [r7, #8]
 8027780:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8027782:	693b      	ldr	r3, [r7, #16]
 8027784:	687a      	ldr	r2, [r7, #4]
 8027786:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8027788:	693b      	ldr	r3, [r7, #16]
 802778a:	68fa      	ldr	r2, [r7, #12]
 802778c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 802778e:	4b20      	ldr	r3, [pc, #128]	; (8027810 <sys_timeout_abs+0xc8>)
 8027790:	681b      	ldr	r3, [r3, #0]
 8027792:	2b00      	cmp	r3, #0
 8027794:	d103      	bne.n	802779e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8027796:	4a1e      	ldr	r2, [pc, #120]	; (8027810 <sys_timeout_abs+0xc8>)
 8027798:	693b      	ldr	r3, [r7, #16]
 802779a:	6013      	str	r3, [r2, #0]
    return;
 802779c:	e02f      	b.n	80277fe <sys_timeout_abs+0xb6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 802779e:	693b      	ldr	r3, [r7, #16]
 80277a0:	685a      	ldr	r2, [r3, #4]
 80277a2:	4b1b      	ldr	r3, [pc, #108]	; (8027810 <sys_timeout_abs+0xc8>)
 80277a4:	681b      	ldr	r3, [r3, #0]
 80277a6:	685b      	ldr	r3, [r3, #4]
 80277a8:	1ad3      	subs	r3, r2, r3
 80277aa:	2b00      	cmp	r3, #0
 80277ac:	da07      	bge.n	80277be <sys_timeout_abs+0x76>
    timeout->next = next_timeout;
 80277ae:	4b18      	ldr	r3, [pc, #96]	; (8027810 <sys_timeout_abs+0xc8>)
 80277b0:	681a      	ldr	r2, [r3, #0]
 80277b2:	693b      	ldr	r3, [r7, #16]
 80277b4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80277b6:	4a16      	ldr	r2, [pc, #88]	; (8027810 <sys_timeout_abs+0xc8>)
 80277b8:	693b      	ldr	r3, [r7, #16]
 80277ba:	6013      	str	r3, [r2, #0]
 80277bc:	e01f      	b.n	80277fe <sys_timeout_abs+0xb6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80277be:	4b14      	ldr	r3, [pc, #80]	; (8027810 <sys_timeout_abs+0xc8>)
 80277c0:	681b      	ldr	r3, [r3, #0]
 80277c2:	617b      	str	r3, [r7, #20]
 80277c4:	e016      	b.n	80277f4 <sys_timeout_abs+0xac>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80277c6:	697b      	ldr	r3, [r7, #20]
 80277c8:	681b      	ldr	r3, [r3, #0]
 80277ca:	2b00      	cmp	r3, #0
 80277cc:	d007      	beq.n	80277de <sys_timeout_abs+0x96>
 80277ce:	693b      	ldr	r3, [r7, #16]
 80277d0:	685a      	ldr	r2, [r3, #4]
 80277d2:	697b      	ldr	r3, [r7, #20]
 80277d4:	681b      	ldr	r3, [r3, #0]
 80277d6:	685b      	ldr	r3, [r3, #4]
 80277d8:	1ad3      	subs	r3, r2, r3
 80277da:	2b00      	cmp	r3, #0
 80277dc:	da07      	bge.n	80277ee <sys_timeout_abs+0xa6>
        timeout->next = t->next;
 80277de:	697b      	ldr	r3, [r7, #20]
 80277e0:	681a      	ldr	r2, [r3, #0]
 80277e2:	693b      	ldr	r3, [r7, #16]
 80277e4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80277e6:	697b      	ldr	r3, [r7, #20]
 80277e8:	693a      	ldr	r2, [r7, #16]
 80277ea:	601a      	str	r2, [r3, #0]
        break;
 80277ec:	e007      	b.n	80277fe <sys_timeout_abs+0xb6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80277ee:	697b      	ldr	r3, [r7, #20]
 80277f0:	681b      	ldr	r3, [r3, #0]
 80277f2:	617b      	str	r3, [r7, #20]
 80277f4:	697b      	ldr	r3, [r7, #20]
 80277f6:	2b00      	cmp	r3, #0
 80277f8:	d1e5      	bne.n	80277c6 <sys_timeout_abs+0x7e>
 80277fa:	e000      	b.n	80277fe <sys_timeout_abs+0xb6>
    return;
 80277fc:	bf00      	nop
      }
    }
  }
}
 80277fe:	3718      	adds	r7, #24
 8027800:	46bd      	mov	sp, r7
 8027802:	bd80      	pop	{r7, pc}
 8027804:	080310cc 	.word	0x080310cc
 8027808:	08031100 	.word	0x08031100
 802780c:	08031140 	.word	0x08031140
 8027810:	200171d0 	.word	0x200171d0

08027814 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8027814:	b580      	push	{r7, lr}
 8027816:	b086      	sub	sp, #24
 8027818:	af00      	add	r7, sp, #0
 802781a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 802781c:	687b      	ldr	r3, [r7, #4]
 802781e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8027820:	697b      	ldr	r3, [r7, #20]
 8027822:	685b      	ldr	r3, [r3, #4]
 8027824:	4798      	blx	r3

  now = sys_now();
 8027826:	f001 fbfb 	bl	8029020 <sys_now>
 802782a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 802782c:	697b      	ldr	r3, [r7, #20]
 802782e:	681a      	ldr	r2, [r3, #0]
 8027830:	4b0d      	ldr	r3, [pc, #52]	; (8027868 <lwip_cyclic_timer+0x54>)
 8027832:	681b      	ldr	r3, [r3, #0]
 8027834:	4413      	add	r3, r2
 8027836:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8027838:	68fa      	ldr	r2, [r7, #12]
 802783a:	693b      	ldr	r3, [r7, #16]
 802783c:	1ad3      	subs	r3, r2, r3
 802783e:	2b00      	cmp	r3, #0
 8027840:	da09      	bge.n	8027856 <lwip_cyclic_timer+0x42>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8027842:	697b      	ldr	r3, [r7, #20]
 8027844:	681a      	ldr	r2, [r3, #0]
 8027846:	693b      	ldr	r3, [r7, #16]
 8027848:	4413      	add	r3, r2
 802784a:	687a      	ldr	r2, [r7, #4]
 802784c:	4907      	ldr	r1, [pc, #28]	; (802786c <lwip_cyclic_timer+0x58>)
 802784e:	4618      	mov	r0, r3
 8027850:	f7ff ff7a 	bl	8027748 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8027854:	e004      	b.n	8027860 <lwip_cyclic_timer+0x4c>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8027856:	687a      	ldr	r2, [r7, #4]
 8027858:	4904      	ldr	r1, [pc, #16]	; (802786c <lwip_cyclic_timer+0x58>)
 802785a:	68f8      	ldr	r0, [r7, #12]
 802785c:	f7ff ff74 	bl	8027748 <sys_timeout_abs>
}
 8027860:	bf00      	nop
 8027862:	3718      	adds	r7, #24
 8027864:	46bd      	mov	sp, r7
 8027866:	bd80      	pop	{r7, pc}
 8027868:	200171d4 	.word	0x200171d4
 802786c:	08027815 	.word	0x08027815

08027870 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8027870:	b580      	push	{r7, lr}
 8027872:	b082      	sub	sp, #8
 8027874:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8027876:	2301      	movs	r3, #1
 8027878:	607b      	str	r3, [r7, #4]
 802787a:	e00e      	b.n	802789a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 802787c:	4a0a      	ldr	r2, [pc, #40]	; (80278a8 <sys_timeouts_init+0x38>)
 802787e:	687b      	ldr	r3, [r7, #4]
 8027880:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8027884:	687b      	ldr	r3, [r7, #4]
 8027886:	00db      	lsls	r3, r3, #3
 8027888:	4a07      	ldr	r2, [pc, #28]	; (80278a8 <sys_timeouts_init+0x38>)
 802788a:	4413      	add	r3, r2
 802788c:	461a      	mov	r2, r3
 802788e:	4907      	ldr	r1, [pc, #28]	; (80278ac <sys_timeouts_init+0x3c>)
 8027890:	f000 f80e 	bl	80278b0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8027894:	687b      	ldr	r3, [r7, #4]
 8027896:	3301      	adds	r3, #1
 8027898:	607b      	str	r3, [r7, #4]
 802789a:	687b      	ldr	r3, [r7, #4]
 802789c:	2b04      	cmp	r3, #4
 802789e:	d9ed      	bls.n	802787c <sys_timeouts_init+0xc>
  }
}
 80278a0:	bf00      	nop
 80278a2:	3708      	adds	r7, #8
 80278a4:	46bd      	mov	sp, r7
 80278a6:	bd80      	pop	{r7, pc}
 80278a8:	08031d4c 	.word	0x08031d4c
 80278ac:	08027815 	.word	0x08027815

080278b0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80278b0:	b580      	push	{r7, lr}
 80278b2:	b086      	sub	sp, #24
 80278b4:	af00      	add	r7, sp, #0
 80278b6:	60f8      	str	r0, [r7, #12]
 80278b8:	60b9      	str	r1, [r7, #8]
 80278ba:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80278bc:	68fb      	ldr	r3, [r7, #12]
 80278be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80278c2:	d306      	bcc.n	80278d2 <sys_timeout+0x22>
 80278c4:	4b0a      	ldr	r3, [pc, #40]	; (80278f0 <sys_timeout+0x40>)
 80278c6:	f240 1229 	movw	r2, #297	; 0x129
 80278ca:	490a      	ldr	r1, [pc, #40]	; (80278f4 <sys_timeout+0x44>)
 80278cc:	480a      	ldr	r0, [pc, #40]	; (80278f8 <sys_timeout+0x48>)
 80278ce:	f004 fa27 	bl	802bd20 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80278d2:	f001 fba5 	bl	8029020 <sys_now>
 80278d6:	4602      	mov	r2, r0
 80278d8:	68fb      	ldr	r3, [r7, #12]
 80278da:	4413      	add	r3, r2
 80278dc:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80278de:	687a      	ldr	r2, [r7, #4]
 80278e0:	68b9      	ldr	r1, [r7, #8]
 80278e2:	6978      	ldr	r0, [r7, #20]
 80278e4:	f7ff ff30 	bl	8027748 <sys_timeout_abs>
#endif
}
 80278e8:	bf00      	nop
 80278ea:	3718      	adds	r7, #24
 80278ec:	46bd      	mov	sp, r7
 80278ee:	bd80      	pop	{r7, pc}
 80278f0:	080310cc 	.word	0x080310cc
 80278f4:	08031168 	.word	0x08031168
 80278f8:	08031140 	.word	0x08031140

080278fc <sys_untimeout>:
 * @param handler callback function that would be called by the timeout
 * @param arg callback argument that would be passed to handler
*/
void
sys_untimeout(sys_timeout_handler handler, void *arg)
{
 80278fc:	b580      	push	{r7, lr}
 80278fe:	b084      	sub	sp, #16
 8027900:	af00      	add	r7, sp, #0
 8027902:	6078      	str	r0, [r7, #4]
 8027904:	6039      	str	r1, [r7, #0]
  struct sys_timeo *prev_t, *t;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8027906:	4b19      	ldr	r3, [pc, #100]	; (802796c <sys_untimeout+0x70>)
 8027908:	681b      	ldr	r3, [r3, #0]
 802790a:	2b00      	cmp	r3, #0
 802790c:	d02a      	beq.n	8027964 <sys_untimeout+0x68>
    return;
  }

  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 802790e:	4b17      	ldr	r3, [pc, #92]	; (802796c <sys_untimeout+0x70>)
 8027910:	681b      	ldr	r3, [r3, #0]
 8027912:	60bb      	str	r3, [r7, #8]
 8027914:	2300      	movs	r3, #0
 8027916:	60fb      	str	r3, [r7, #12]
 8027918:	e01f      	b.n	802795a <sys_untimeout+0x5e>
    if ((t->h == handler) && (t->arg == arg)) {
 802791a:	68bb      	ldr	r3, [r7, #8]
 802791c:	689a      	ldr	r2, [r3, #8]
 802791e:	687b      	ldr	r3, [r7, #4]
 8027920:	429a      	cmp	r2, r3
 8027922:	d115      	bne.n	8027950 <sys_untimeout+0x54>
 8027924:	68bb      	ldr	r3, [r7, #8]
 8027926:	68da      	ldr	r2, [r3, #12]
 8027928:	683b      	ldr	r3, [r7, #0]
 802792a:	429a      	cmp	r2, r3
 802792c:	d110      	bne.n	8027950 <sys_untimeout+0x54>
      /* We have a match */
      /* Unlink from previous in list */
      if (prev_t == NULL) {
 802792e:	68fb      	ldr	r3, [r7, #12]
 8027930:	2b00      	cmp	r3, #0
 8027932:	d104      	bne.n	802793e <sys_untimeout+0x42>
        next_timeout = t->next;
 8027934:	68bb      	ldr	r3, [r7, #8]
 8027936:	681b      	ldr	r3, [r3, #0]
 8027938:	4a0c      	ldr	r2, [pc, #48]	; (802796c <sys_untimeout+0x70>)
 802793a:	6013      	str	r3, [r2, #0]
 802793c:	e003      	b.n	8027946 <sys_untimeout+0x4a>
      } else {
        prev_t->next = t->next;
 802793e:	68bb      	ldr	r3, [r7, #8]
 8027940:	681a      	ldr	r2, [r3, #0]
 8027942:	68fb      	ldr	r3, [r7, #12]
 8027944:	601a      	str	r2, [r3, #0]
      }
      memp_free(MEMP_SYS_TIMEOUT, t);
 8027946:	68b9      	ldr	r1, [r7, #8]
 8027948:	200a      	movs	r0, #10
 802794a:	f7f8 fab1 	bl	801feb0 <memp_free>
      return;
 802794e:	e00a      	b.n	8027966 <sys_untimeout+0x6a>
  for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 8027950:	68bb      	ldr	r3, [r7, #8]
 8027952:	60fb      	str	r3, [r7, #12]
 8027954:	68bb      	ldr	r3, [r7, #8]
 8027956:	681b      	ldr	r3, [r3, #0]
 8027958:	60bb      	str	r3, [r7, #8]
 802795a:	68bb      	ldr	r3, [r7, #8]
 802795c:	2b00      	cmp	r3, #0
 802795e:	d1dc      	bne.n	802791a <sys_untimeout+0x1e>
    }
  }
  return;
 8027960:	bf00      	nop
 8027962:	e000      	b.n	8027966 <sys_untimeout+0x6a>
    return;
 8027964:	bf00      	nop
}
 8027966:	3710      	adds	r7, #16
 8027968:	46bd      	mov	sp, r7
 802796a:	bd80      	pop	{r7, pc}
 802796c:	200171d0 	.word	0x200171d0

08027970 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8027970:	b580      	push	{r7, lr}
 8027972:	b084      	sub	sp, #16
 8027974:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8027976:	f001 fb53 	bl	8029020 <sys_now>
 802797a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 802797c:	4b15      	ldr	r3, [pc, #84]	; (80279d4 <sys_check_timeouts+0x64>)
 802797e:	681b      	ldr	r3, [r3, #0]
 8027980:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8027982:	68bb      	ldr	r3, [r7, #8]
 8027984:	2b00      	cmp	r3, #0
 8027986:	d01e      	beq.n	80279c6 <sys_check_timeouts+0x56>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8027988:	68bb      	ldr	r3, [r7, #8]
 802798a:	685b      	ldr	r3, [r3, #4]
 802798c:	68fa      	ldr	r2, [r7, #12]
 802798e:	1ad3      	subs	r3, r2, r3
 8027990:	2b00      	cmp	r3, #0
 8027992:	db1a      	blt.n	80279ca <sys_check_timeouts+0x5a>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8027994:	68bb      	ldr	r3, [r7, #8]
 8027996:	681b      	ldr	r3, [r3, #0]
 8027998:	4a0e      	ldr	r2, [pc, #56]	; (80279d4 <sys_check_timeouts+0x64>)
 802799a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 802799c:	68bb      	ldr	r3, [r7, #8]
 802799e:	689b      	ldr	r3, [r3, #8]
 80279a0:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80279a2:	68bb      	ldr	r3, [r7, #8]
 80279a4:	68db      	ldr	r3, [r3, #12]
 80279a6:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80279a8:	68bb      	ldr	r3, [r7, #8]
 80279aa:	685b      	ldr	r3, [r3, #4]
 80279ac:	4a0a      	ldr	r2, [pc, #40]	; (80279d8 <sys_check_timeouts+0x68>)
 80279ae:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80279b0:	68b9      	ldr	r1, [r7, #8]
 80279b2:	200a      	movs	r0, #10
 80279b4:	f7f8 fa7c 	bl	801feb0 <memp_free>
    if (handler != NULL) {
 80279b8:	687b      	ldr	r3, [r7, #4]
 80279ba:	2b00      	cmp	r3, #0
 80279bc:	d0de      	beq.n	802797c <sys_check_timeouts+0xc>
      handler(arg);
 80279be:	687b      	ldr	r3, [r7, #4]
 80279c0:	6838      	ldr	r0, [r7, #0]
 80279c2:	4798      	blx	r3
  do {
 80279c4:	e7da      	b.n	802797c <sys_check_timeouts+0xc>
      return;
 80279c6:	bf00      	nop
 80279c8:	e000      	b.n	80279cc <sys_check_timeouts+0x5c>
      return;
 80279ca:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80279cc:	3710      	adds	r7, #16
 80279ce:	46bd      	mov	sp, r7
 80279d0:	bd80      	pop	{r7, pc}
 80279d2:	bf00      	nop
 80279d4:	200171d0 	.word	0x200171d0
 80279d8:	200171d4 	.word	0x200171d4

080279dc <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80279dc:	b580      	push	{r7, lr}
 80279de:	b082      	sub	sp, #8
 80279e0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80279e2:	4b14      	ldr	r3, [pc, #80]	; (8027a34 <sys_timeouts_sleeptime+0x58>)
 80279e4:	681b      	ldr	r3, [r3, #0]
 80279e6:	2b00      	cmp	r3, #0
 80279e8:	d102      	bne.n	80279f0 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80279ea:	f04f 33ff 	mov.w	r3, #4294967295
 80279ee:	e01c      	b.n	8027a2a <sys_timeouts_sleeptime+0x4e>
  }
  now = sys_now();
 80279f0:	f001 fb16 	bl	8029020 <sys_now>
 80279f4:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80279f6:	4b0f      	ldr	r3, [pc, #60]	; (8027a34 <sys_timeouts_sleeptime+0x58>)
 80279f8:	681b      	ldr	r3, [r3, #0]
 80279fa:	685a      	ldr	r2, [r3, #4]
 80279fc:	687b      	ldr	r3, [r7, #4]
 80279fe:	1ad3      	subs	r3, r2, r3
 8027a00:	2b00      	cmp	r3, #0
 8027a02:	da01      	bge.n	8027a08 <sys_timeouts_sleeptime+0x2c>
    return 0;
 8027a04:	2300      	movs	r3, #0
 8027a06:	e010      	b.n	8027a2a <sys_timeouts_sleeptime+0x4e>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8027a08:	4b0a      	ldr	r3, [pc, #40]	; (8027a34 <sys_timeouts_sleeptime+0x58>)
 8027a0a:	681b      	ldr	r3, [r3, #0]
 8027a0c:	685a      	ldr	r2, [r3, #4]
 8027a0e:	687b      	ldr	r3, [r7, #4]
 8027a10:	1ad3      	subs	r3, r2, r3
 8027a12:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8027a14:	683b      	ldr	r3, [r7, #0]
 8027a16:	2b00      	cmp	r3, #0
 8027a18:	da06      	bge.n	8027a28 <sys_timeouts_sleeptime+0x4c>
 8027a1a:	4b07      	ldr	r3, [pc, #28]	; (8027a38 <sys_timeouts_sleeptime+0x5c>)
 8027a1c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8027a20:	4906      	ldr	r1, [pc, #24]	; (8027a3c <sys_timeouts_sleeptime+0x60>)
 8027a22:	4807      	ldr	r0, [pc, #28]	; (8027a40 <sys_timeouts_sleeptime+0x64>)
 8027a24:	f004 f97c 	bl	802bd20 <iprintf>
    return ret;
 8027a28:	683b      	ldr	r3, [r7, #0]
  }
}
 8027a2a:	4618      	mov	r0, r3
 8027a2c:	3708      	adds	r7, #8
 8027a2e:	46bd      	mov	sp, r7
 8027a30:	bd80      	pop	{r7, pc}
 8027a32:	bf00      	nop
 8027a34:	200171d0 	.word	0x200171d0
 8027a38:	080310cc 	.word	0x080310cc
 8027a3c:	080311a0 	.word	0x080311a0
 8027a40:	08031140 	.word	0x08031140

08027a44 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8027a44:	b580      	push	{r7, lr}
 8027a46:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8027a48:	f004 f982 	bl	802bd50 <rand>
 8027a4c:	4603      	mov	r3, r0
 8027a4e:	b29b      	uxth	r3, r3
 8027a50:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8027a54:	b29b      	uxth	r3, r3
 8027a56:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8027a5a:	b29a      	uxth	r2, r3
 8027a5c:	4b01      	ldr	r3, [pc, #4]	; (8027a64 <udp_init+0x20>)
 8027a5e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8027a60:	bf00      	nop
 8027a62:	bd80      	pop	{r7, pc}
 8027a64:	20000014 	.word	0x20000014

08027a68 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8027a68:	b480      	push	{r7}
 8027a6a:	b083      	sub	sp, #12
 8027a6c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8027a6e:	2300      	movs	r3, #0
 8027a70:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8027a72:	4b17      	ldr	r3, [pc, #92]	; (8027ad0 <udp_new_port+0x68>)
 8027a74:	881b      	ldrh	r3, [r3, #0]
 8027a76:	1c5a      	adds	r2, r3, #1
 8027a78:	b291      	uxth	r1, r2
 8027a7a:	4a15      	ldr	r2, [pc, #84]	; (8027ad0 <udp_new_port+0x68>)
 8027a7c:	8011      	strh	r1, [r2, #0]
 8027a7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8027a82:	4293      	cmp	r3, r2
 8027a84:	d103      	bne.n	8027a8e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8027a86:	4b12      	ldr	r3, [pc, #72]	; (8027ad0 <udp_new_port+0x68>)
 8027a88:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8027a8c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8027a8e:	4b11      	ldr	r3, [pc, #68]	; (8027ad4 <udp_new_port+0x6c>)
 8027a90:	681b      	ldr	r3, [r3, #0]
 8027a92:	603b      	str	r3, [r7, #0]
 8027a94:	e011      	b.n	8027aba <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8027a96:	683b      	ldr	r3, [r7, #0]
 8027a98:	8a5a      	ldrh	r2, [r3, #18]
 8027a9a:	4b0d      	ldr	r3, [pc, #52]	; (8027ad0 <udp_new_port+0x68>)
 8027a9c:	881b      	ldrh	r3, [r3, #0]
 8027a9e:	429a      	cmp	r2, r3
 8027aa0:	d108      	bne.n	8027ab4 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8027aa2:	88fb      	ldrh	r3, [r7, #6]
 8027aa4:	3301      	adds	r3, #1
 8027aa6:	80fb      	strh	r3, [r7, #6]
 8027aa8:	88fb      	ldrh	r3, [r7, #6]
 8027aaa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8027aae:	d3e0      	bcc.n	8027a72 <udp_new_port+0xa>
        return 0;
 8027ab0:	2300      	movs	r3, #0
 8027ab2:	e007      	b.n	8027ac4 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8027ab4:	683b      	ldr	r3, [r7, #0]
 8027ab6:	68db      	ldr	r3, [r3, #12]
 8027ab8:	603b      	str	r3, [r7, #0]
 8027aba:	683b      	ldr	r3, [r7, #0]
 8027abc:	2b00      	cmp	r3, #0
 8027abe:	d1ea      	bne.n	8027a96 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8027ac0:	4b03      	ldr	r3, [pc, #12]	; (8027ad0 <udp_new_port+0x68>)
 8027ac2:	881b      	ldrh	r3, [r3, #0]
}
 8027ac4:	4618      	mov	r0, r3
 8027ac6:	370c      	adds	r7, #12
 8027ac8:	46bd      	mov	sp, r7
 8027aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027ace:	4770      	bx	lr
 8027ad0:	20000014 	.word	0x20000014
 8027ad4:	2001d574 	.word	0x2001d574

08027ad8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8027ad8:	b580      	push	{r7, lr}
 8027ada:	b084      	sub	sp, #16
 8027adc:	af00      	add	r7, sp, #0
 8027ade:	60f8      	str	r0, [r7, #12]
 8027ae0:	60b9      	str	r1, [r7, #8]
 8027ae2:	4613      	mov	r3, r2
 8027ae4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8027ae6:	68fb      	ldr	r3, [r7, #12]
 8027ae8:	2b00      	cmp	r3, #0
 8027aea:	d105      	bne.n	8027af8 <udp_input_local_match+0x20>
 8027aec:	4b27      	ldr	r3, [pc, #156]	; (8027b8c <udp_input_local_match+0xb4>)
 8027aee:	2287      	movs	r2, #135	; 0x87
 8027af0:	4927      	ldr	r1, [pc, #156]	; (8027b90 <udp_input_local_match+0xb8>)
 8027af2:	4828      	ldr	r0, [pc, #160]	; (8027b94 <udp_input_local_match+0xbc>)
 8027af4:	f004 f914 	bl	802bd20 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8027af8:	68bb      	ldr	r3, [r7, #8]
 8027afa:	2b00      	cmp	r3, #0
 8027afc:	d105      	bne.n	8027b0a <udp_input_local_match+0x32>
 8027afe:	4b23      	ldr	r3, [pc, #140]	; (8027b8c <udp_input_local_match+0xb4>)
 8027b00:	2288      	movs	r2, #136	; 0x88
 8027b02:	4925      	ldr	r1, [pc, #148]	; (8027b98 <udp_input_local_match+0xc0>)
 8027b04:	4823      	ldr	r0, [pc, #140]	; (8027b94 <udp_input_local_match+0xbc>)
 8027b06:	f004 f90b 	bl	802bd20 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8027b0a:	68fb      	ldr	r3, [r7, #12]
 8027b0c:	7a1b      	ldrb	r3, [r3, #8]
 8027b0e:	2b00      	cmp	r3, #0
 8027b10:	d00b      	beq.n	8027b2a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8027b12:	68fb      	ldr	r3, [r7, #12]
 8027b14:	7a1a      	ldrb	r2, [r3, #8]
 8027b16:	4b21      	ldr	r3, [pc, #132]	; (8027b9c <udp_input_local_match+0xc4>)
 8027b18:	685b      	ldr	r3, [r3, #4]
 8027b1a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8027b1e:	3301      	adds	r3, #1
 8027b20:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8027b22:	429a      	cmp	r2, r3
 8027b24:	d001      	beq.n	8027b2a <udp_input_local_match+0x52>
    return 0;
 8027b26:	2300      	movs	r3, #0
 8027b28:	e02b      	b.n	8027b82 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8027b2a:	79fb      	ldrb	r3, [r7, #7]
 8027b2c:	2b00      	cmp	r3, #0
 8027b2e:	d018      	beq.n	8027b62 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8027b30:	68fb      	ldr	r3, [r7, #12]
 8027b32:	2b00      	cmp	r3, #0
 8027b34:	d013      	beq.n	8027b5e <udp_input_local_match+0x86>
 8027b36:	68fb      	ldr	r3, [r7, #12]
 8027b38:	681b      	ldr	r3, [r3, #0]
 8027b3a:	2b00      	cmp	r3, #0
 8027b3c:	d00f      	beq.n	8027b5e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8027b3e:	4b17      	ldr	r3, [pc, #92]	; (8027b9c <udp_input_local_match+0xc4>)
 8027b40:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8027b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027b46:	d00a      	beq.n	8027b5e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8027b48:	68fb      	ldr	r3, [r7, #12]
 8027b4a:	681a      	ldr	r2, [r3, #0]
 8027b4c:	4b13      	ldr	r3, [pc, #76]	; (8027b9c <udp_input_local_match+0xc4>)
 8027b4e:	695b      	ldr	r3, [r3, #20]
 8027b50:	405a      	eors	r2, r3
 8027b52:	68bb      	ldr	r3, [r7, #8]
 8027b54:	3308      	adds	r3, #8
 8027b56:	681b      	ldr	r3, [r3, #0]
 8027b58:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8027b5a:	2b00      	cmp	r3, #0
 8027b5c:	d110      	bne.n	8027b80 <udp_input_local_match+0xa8>
          return 1;
 8027b5e:	2301      	movs	r3, #1
 8027b60:	e00f      	b.n	8027b82 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8027b62:	68fb      	ldr	r3, [r7, #12]
 8027b64:	2b00      	cmp	r3, #0
 8027b66:	d009      	beq.n	8027b7c <udp_input_local_match+0xa4>
 8027b68:	68fb      	ldr	r3, [r7, #12]
 8027b6a:	681b      	ldr	r3, [r3, #0]
 8027b6c:	2b00      	cmp	r3, #0
 8027b6e:	d005      	beq.n	8027b7c <udp_input_local_match+0xa4>
 8027b70:	68fb      	ldr	r3, [r7, #12]
 8027b72:	681a      	ldr	r2, [r3, #0]
 8027b74:	4b09      	ldr	r3, [pc, #36]	; (8027b9c <udp_input_local_match+0xc4>)
 8027b76:	695b      	ldr	r3, [r3, #20]
 8027b78:	429a      	cmp	r2, r3
 8027b7a:	d101      	bne.n	8027b80 <udp_input_local_match+0xa8>
        return 1;
 8027b7c:	2301      	movs	r3, #1
 8027b7e:	e000      	b.n	8027b82 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8027b80:	2300      	movs	r3, #0
}
 8027b82:	4618      	mov	r0, r3
 8027b84:	3710      	adds	r7, #16
 8027b86:	46bd      	mov	sp, r7
 8027b88:	bd80      	pop	{r7, pc}
 8027b8a:	bf00      	nop
 8027b8c:	080311b4 	.word	0x080311b4
 8027b90:	080311e4 	.word	0x080311e4
 8027b94:	08031208 	.word	0x08031208
 8027b98:	08031230 	.word	0x08031230
 8027b9c:	20017498 	.word	0x20017498

08027ba0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8027ba0:	b590      	push	{r4, r7, lr}
 8027ba2:	b08d      	sub	sp, #52	; 0x34
 8027ba4:	af02      	add	r7, sp, #8
 8027ba6:	6078      	str	r0, [r7, #4]
 8027ba8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8027baa:	2300      	movs	r3, #0
 8027bac:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8027bae:	687b      	ldr	r3, [r7, #4]
 8027bb0:	2b00      	cmp	r3, #0
 8027bb2:	d105      	bne.n	8027bc0 <udp_input+0x20>
 8027bb4:	4b7c      	ldr	r3, [pc, #496]	; (8027da8 <udp_input+0x208>)
 8027bb6:	22cf      	movs	r2, #207	; 0xcf
 8027bb8:	497c      	ldr	r1, [pc, #496]	; (8027dac <udp_input+0x20c>)
 8027bba:	487d      	ldr	r0, [pc, #500]	; (8027db0 <udp_input+0x210>)
 8027bbc:	f004 f8b0 	bl	802bd20 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8027bc0:	683b      	ldr	r3, [r7, #0]
 8027bc2:	2b00      	cmp	r3, #0
 8027bc4:	d105      	bne.n	8027bd2 <udp_input+0x32>
 8027bc6:	4b78      	ldr	r3, [pc, #480]	; (8027da8 <udp_input+0x208>)
 8027bc8:	22d0      	movs	r2, #208	; 0xd0
 8027bca:	497a      	ldr	r1, [pc, #488]	; (8027db4 <udp_input+0x214>)
 8027bcc:	4878      	ldr	r0, [pc, #480]	; (8027db0 <udp_input+0x210>)
 8027bce:	f004 f8a7 	bl	802bd20 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8027bd2:	687b      	ldr	r3, [r7, #4]
 8027bd4:	895b      	ldrh	r3, [r3, #10]
 8027bd6:	2b07      	cmp	r3, #7
 8027bd8:	d803      	bhi.n	8027be2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8027bda:	6878      	ldr	r0, [r7, #4]
 8027bdc:	f7f9 f84a 	bl	8020c74 <pbuf_free>
    goto end;
 8027be0:	e0de      	b.n	8027da0 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8027be2:	687b      	ldr	r3, [r7, #4]
 8027be4:	685b      	ldr	r3, [r3, #4]
 8027be6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8027be8:	4b73      	ldr	r3, [pc, #460]	; (8027db8 <udp_input+0x218>)
 8027bea:	695a      	ldr	r2, [r3, #20]
 8027bec:	4b72      	ldr	r3, [pc, #456]	; (8027db8 <udp_input+0x218>)
 8027bee:	681b      	ldr	r3, [r3, #0]
 8027bf0:	4619      	mov	r1, r3
 8027bf2:	4610      	mov	r0, r2
 8027bf4:	f7f6 fc3c 	bl	801e470 <ip4_addr_isbroadcast_u32>
 8027bf8:	4603      	mov	r3, r0
 8027bfa:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8027bfc:	697b      	ldr	r3, [r7, #20]
 8027bfe:	881b      	ldrh	r3, [r3, #0]
 8027c00:	b29b      	uxth	r3, r3
 8027c02:	4618      	mov	r0, r3
 8027c04:	f7f3 fde0 	bl	801b7c8 <lwip_htons>
 8027c08:	4603      	mov	r3, r0
 8027c0a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8027c0c:	697b      	ldr	r3, [r7, #20]
 8027c0e:	885b      	ldrh	r3, [r3, #2]
 8027c10:	b29b      	uxth	r3, r3
 8027c12:	4618      	mov	r0, r3
 8027c14:	f7f3 fdd8 	bl	801b7c8 <lwip_htons>
 8027c18:	4603      	mov	r3, r0
 8027c1a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8027c1c:	2300      	movs	r3, #0
 8027c1e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8027c20:	2300      	movs	r3, #0
 8027c22:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8027c24:	2300      	movs	r3, #0
 8027c26:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8027c28:	4b64      	ldr	r3, [pc, #400]	; (8027dbc <udp_input+0x21c>)
 8027c2a:	681b      	ldr	r3, [r3, #0]
 8027c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8027c2e:	e054      	b.n	8027cda <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8027c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027c32:	8a5b      	ldrh	r3, [r3, #18]
 8027c34:	89fa      	ldrh	r2, [r7, #14]
 8027c36:	429a      	cmp	r2, r3
 8027c38:	d14a      	bne.n	8027cd0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8027c3a:	7cfb      	ldrb	r3, [r7, #19]
 8027c3c:	461a      	mov	r2, r3
 8027c3e:	6839      	ldr	r1, [r7, #0]
 8027c40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8027c42:	f7ff ff49 	bl	8027ad8 <udp_input_local_match>
 8027c46:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8027c48:	2b00      	cmp	r3, #0
 8027c4a:	d041      	beq.n	8027cd0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8027c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027c4e:	7c1b      	ldrb	r3, [r3, #16]
 8027c50:	f003 0304 	and.w	r3, r3, #4
 8027c54:	2b00      	cmp	r3, #0
 8027c56:	d11d      	bne.n	8027c94 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8027c58:	69fb      	ldr	r3, [r7, #28]
 8027c5a:	2b00      	cmp	r3, #0
 8027c5c:	d102      	bne.n	8027c64 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8027c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027c60:	61fb      	str	r3, [r7, #28]
 8027c62:	e017      	b.n	8027c94 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8027c64:	7cfb      	ldrb	r3, [r7, #19]
 8027c66:	2b00      	cmp	r3, #0
 8027c68:	d014      	beq.n	8027c94 <udp_input+0xf4>
 8027c6a:	4b53      	ldr	r3, [pc, #332]	; (8027db8 <udp_input+0x218>)
 8027c6c:	695b      	ldr	r3, [r3, #20]
 8027c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027c72:	d10f      	bne.n	8027c94 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8027c74:	69fb      	ldr	r3, [r7, #28]
 8027c76:	681a      	ldr	r2, [r3, #0]
 8027c78:	683b      	ldr	r3, [r7, #0]
 8027c7a:	3304      	adds	r3, #4
 8027c7c:	681b      	ldr	r3, [r3, #0]
 8027c7e:	429a      	cmp	r2, r3
 8027c80:	d008      	beq.n	8027c94 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8027c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027c84:	681a      	ldr	r2, [r3, #0]
 8027c86:	683b      	ldr	r3, [r7, #0]
 8027c88:	3304      	adds	r3, #4
 8027c8a:	681b      	ldr	r3, [r3, #0]
 8027c8c:	429a      	cmp	r2, r3
 8027c8e:	d101      	bne.n	8027c94 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8027c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027c92:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8027c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027c96:	8a9b      	ldrh	r3, [r3, #20]
 8027c98:	8a3a      	ldrh	r2, [r7, #16]
 8027c9a:	429a      	cmp	r2, r3
 8027c9c:	d118      	bne.n	8027cd0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8027c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027ca0:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8027ca2:	2b00      	cmp	r3, #0
 8027ca4:	d005      	beq.n	8027cb2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8027ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027ca8:	685a      	ldr	r2, [r3, #4]
 8027caa:	4b43      	ldr	r3, [pc, #268]	; (8027db8 <udp_input+0x218>)
 8027cac:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8027cae:	429a      	cmp	r2, r3
 8027cb0:	d10e      	bne.n	8027cd0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8027cb2:	6a3b      	ldr	r3, [r7, #32]
 8027cb4:	2b00      	cmp	r3, #0
 8027cb6:	d014      	beq.n	8027ce2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8027cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027cba:	68da      	ldr	r2, [r3, #12]
 8027cbc:	6a3b      	ldr	r3, [r7, #32]
 8027cbe:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8027cc0:	4b3e      	ldr	r3, [pc, #248]	; (8027dbc <udp_input+0x21c>)
 8027cc2:	681a      	ldr	r2, [r3, #0]
 8027cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027cc6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8027cc8:	4a3c      	ldr	r2, [pc, #240]	; (8027dbc <udp_input+0x21c>)
 8027cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027ccc:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8027cce:	e008      	b.n	8027ce2 <udp_input+0x142>
      }
    }

    prev = pcb;
 8027cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027cd2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8027cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027cd6:	68db      	ldr	r3, [r3, #12]
 8027cd8:	627b      	str	r3, [r7, #36]	; 0x24
 8027cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027cdc:	2b00      	cmp	r3, #0
 8027cde:	d1a7      	bne.n	8027c30 <udp_input+0x90>
 8027ce0:	e000      	b.n	8027ce4 <udp_input+0x144>
        break;
 8027ce2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8027ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027ce6:	2b00      	cmp	r3, #0
 8027ce8:	d101      	bne.n	8027cee <udp_input+0x14e>
    pcb = uncon_pcb;
 8027cea:	69fb      	ldr	r3, [r7, #28]
 8027cec:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8027cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027cf0:	2b00      	cmp	r3, #0
 8027cf2:	d002      	beq.n	8027cfa <udp_input+0x15a>
    for_us = 1;
 8027cf4:	2301      	movs	r3, #1
 8027cf6:	76fb      	strb	r3, [r7, #27]
 8027cf8:	e00a      	b.n	8027d10 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8027cfa:	683b      	ldr	r3, [r7, #0]
 8027cfc:	3304      	adds	r3, #4
 8027cfe:	681a      	ldr	r2, [r3, #0]
 8027d00:	4b2d      	ldr	r3, [pc, #180]	; (8027db8 <udp_input+0x218>)
 8027d02:	695b      	ldr	r3, [r3, #20]
 8027d04:	429a      	cmp	r2, r3
 8027d06:	bf0c      	ite	eq
 8027d08:	2301      	moveq	r3, #1
 8027d0a:	2300      	movne	r3, #0
 8027d0c:	b2db      	uxtb	r3, r3
 8027d0e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8027d10:	7efb      	ldrb	r3, [r7, #27]
 8027d12:	2b00      	cmp	r3, #0
 8027d14:	d041      	beq.n	8027d9a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8027d16:	2108      	movs	r1, #8
 8027d18:	6878      	ldr	r0, [r7, #4]
 8027d1a:	f7f8 fef3 	bl	8020b04 <pbuf_remove_header>
 8027d1e:	4603      	mov	r3, r0
 8027d20:	2b00      	cmp	r3, #0
 8027d22:	d00a      	beq.n	8027d3a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8027d24:	4b20      	ldr	r3, [pc, #128]	; (8027da8 <udp_input+0x208>)
 8027d26:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8027d2a:	4925      	ldr	r1, [pc, #148]	; (8027dc0 <udp_input+0x220>)
 8027d2c:	4820      	ldr	r0, [pc, #128]	; (8027db0 <udp_input+0x210>)
 8027d2e:	f003 fff7 	bl	802bd20 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8027d32:	6878      	ldr	r0, [r7, #4]
 8027d34:	f7f8 ff9e 	bl	8020c74 <pbuf_free>
      goto end;
 8027d38:	e032      	b.n	8027da0 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8027d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027d3c:	2b00      	cmp	r3, #0
 8027d3e:	d012      	beq.n	8027d66 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8027d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027d42:	699b      	ldr	r3, [r3, #24]
 8027d44:	2b00      	cmp	r3, #0
 8027d46:	d00a      	beq.n	8027d5e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8027d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027d4a:	699c      	ldr	r4, [r3, #24]
 8027d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8027d4e:	69d8      	ldr	r0, [r3, #28]
 8027d50:	8a3b      	ldrh	r3, [r7, #16]
 8027d52:	9300      	str	r3, [sp, #0]
 8027d54:	4b1b      	ldr	r3, [pc, #108]	; (8027dc4 <udp_input+0x224>)
 8027d56:	687a      	ldr	r2, [r7, #4]
 8027d58:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8027d5a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8027d5c:	e021      	b.n	8027da2 <udp_input+0x202>
        pbuf_free(p);
 8027d5e:	6878      	ldr	r0, [r7, #4]
 8027d60:	f7f8 ff88 	bl	8020c74 <pbuf_free>
        goto end;
 8027d64:	e01c      	b.n	8027da0 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8027d66:	7cfb      	ldrb	r3, [r7, #19]
 8027d68:	2b00      	cmp	r3, #0
 8027d6a:	d112      	bne.n	8027d92 <udp_input+0x1f2>
 8027d6c:	4b12      	ldr	r3, [pc, #72]	; (8027db8 <udp_input+0x218>)
 8027d6e:	695b      	ldr	r3, [r3, #20]
 8027d70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8027d74:	2be0      	cmp	r3, #224	; 0xe0
 8027d76:	d00c      	beq.n	8027d92 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8027d78:	4b0f      	ldr	r3, [pc, #60]	; (8027db8 <udp_input+0x218>)
 8027d7a:	899b      	ldrh	r3, [r3, #12]
 8027d7c:	3308      	adds	r3, #8
 8027d7e:	b29b      	uxth	r3, r3
 8027d80:	b21b      	sxth	r3, r3
 8027d82:	4619      	mov	r1, r3
 8027d84:	6878      	ldr	r0, [r7, #4]
 8027d86:	f7f8 ff30 	bl	8020bea <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8027d8a:	2103      	movs	r1, #3
 8027d8c:	6878      	ldr	r0, [r7, #4]
 8027d8e:	f7f6 f84d 	bl	801de2c <icmp_dest_unreach>
      pbuf_free(p);
 8027d92:	6878      	ldr	r0, [r7, #4]
 8027d94:	f7f8 ff6e 	bl	8020c74 <pbuf_free>
  return;
 8027d98:	e003      	b.n	8027da2 <udp_input+0x202>
    pbuf_free(p);
 8027d9a:	6878      	ldr	r0, [r7, #4]
 8027d9c:	f7f8 ff6a 	bl	8020c74 <pbuf_free>
  return;
 8027da0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8027da2:	372c      	adds	r7, #44	; 0x2c
 8027da4:	46bd      	mov	sp, r7
 8027da6:	bd90      	pop	{r4, r7, pc}
 8027da8:	080311b4 	.word	0x080311b4
 8027dac:	08031258 	.word	0x08031258
 8027db0:	08031208 	.word	0x08031208
 8027db4:	08031270 	.word	0x08031270
 8027db8:	20017498 	.word	0x20017498
 8027dbc:	2001d574 	.word	0x2001d574
 8027dc0:	0803128c 	.word	0x0803128c
 8027dc4:	200174a8 	.word	0x200174a8

08027dc8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8027dc8:	b580      	push	{r7, lr}
 8027dca:	b088      	sub	sp, #32
 8027dcc:	af02      	add	r7, sp, #8
 8027dce:	60f8      	str	r0, [r7, #12]
 8027dd0:	60b9      	str	r1, [r7, #8]
 8027dd2:	607a      	str	r2, [r7, #4]
 8027dd4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8027dd6:	68fb      	ldr	r3, [r7, #12]
 8027dd8:	2b00      	cmp	r3, #0
 8027dda:	d109      	bne.n	8027df0 <udp_sendto+0x28>
 8027ddc:	4b23      	ldr	r3, [pc, #140]	; (8027e6c <udp_sendto+0xa4>)
 8027dde:	f44f 7206 	mov.w	r2, #536	; 0x218
 8027de2:	4923      	ldr	r1, [pc, #140]	; (8027e70 <udp_sendto+0xa8>)
 8027de4:	4823      	ldr	r0, [pc, #140]	; (8027e74 <udp_sendto+0xac>)
 8027de6:	f003 ff9b 	bl	802bd20 <iprintf>
 8027dea:	f06f 030f 	mvn.w	r3, #15
 8027dee:	e038      	b.n	8027e62 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8027df0:	68bb      	ldr	r3, [r7, #8]
 8027df2:	2b00      	cmp	r3, #0
 8027df4:	d109      	bne.n	8027e0a <udp_sendto+0x42>
 8027df6:	4b1d      	ldr	r3, [pc, #116]	; (8027e6c <udp_sendto+0xa4>)
 8027df8:	f240 2219 	movw	r2, #537	; 0x219
 8027dfc:	491e      	ldr	r1, [pc, #120]	; (8027e78 <udp_sendto+0xb0>)
 8027dfe:	481d      	ldr	r0, [pc, #116]	; (8027e74 <udp_sendto+0xac>)
 8027e00:	f003 ff8e 	bl	802bd20 <iprintf>
 8027e04:	f06f 030f 	mvn.w	r3, #15
 8027e08:	e02b      	b.n	8027e62 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8027e0a:	687b      	ldr	r3, [r7, #4]
 8027e0c:	2b00      	cmp	r3, #0
 8027e0e:	d109      	bne.n	8027e24 <udp_sendto+0x5c>
 8027e10:	4b16      	ldr	r3, [pc, #88]	; (8027e6c <udp_sendto+0xa4>)
 8027e12:	f240 221a 	movw	r2, #538	; 0x21a
 8027e16:	4919      	ldr	r1, [pc, #100]	; (8027e7c <udp_sendto+0xb4>)
 8027e18:	4816      	ldr	r0, [pc, #88]	; (8027e74 <udp_sendto+0xac>)
 8027e1a:	f003 ff81 	bl	802bd20 <iprintf>
 8027e1e:	f06f 030f 	mvn.w	r3, #15
 8027e22:	e01e      	b.n	8027e62 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8027e24:	68fb      	ldr	r3, [r7, #12]
 8027e26:	7a1b      	ldrb	r3, [r3, #8]
 8027e28:	2b00      	cmp	r3, #0
 8027e2a:	d006      	beq.n	8027e3a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 8027e2c:	68fb      	ldr	r3, [r7, #12]
 8027e2e:	7a1b      	ldrb	r3, [r3, #8]
 8027e30:	4618      	mov	r0, r3
 8027e32:	f7f8 fb5f 	bl	80204f4 <netif_get_by_index>
 8027e36:	6178      	str	r0, [r7, #20]
 8027e38:	e003      	b.n	8027e42 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8027e3a:	6878      	ldr	r0, [r7, #4]
 8027e3c:	f7f6 f880 	bl	801df40 <ip4_route>
 8027e40:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8027e42:	697b      	ldr	r3, [r7, #20]
 8027e44:	2b00      	cmp	r3, #0
 8027e46:	d102      	bne.n	8027e4e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8027e48:	f06f 0303 	mvn.w	r3, #3
 8027e4c:	e009      	b.n	8027e62 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8027e4e:	887a      	ldrh	r2, [r7, #2]
 8027e50:	697b      	ldr	r3, [r7, #20]
 8027e52:	9300      	str	r3, [sp, #0]
 8027e54:	4613      	mov	r3, r2
 8027e56:	687a      	ldr	r2, [r7, #4]
 8027e58:	68b9      	ldr	r1, [r7, #8]
 8027e5a:	68f8      	ldr	r0, [r7, #12]
 8027e5c:	f000 f810 	bl	8027e80 <udp_sendto_if>
 8027e60:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8027e62:	4618      	mov	r0, r3
 8027e64:	3718      	adds	r7, #24
 8027e66:	46bd      	mov	sp, r7
 8027e68:	bd80      	pop	{r7, pc}
 8027e6a:	bf00      	nop
 8027e6c:	080311b4 	.word	0x080311b4
 8027e70:	080312d8 	.word	0x080312d8
 8027e74:	08031208 	.word	0x08031208
 8027e78:	080312f0 	.word	0x080312f0
 8027e7c:	0803130c 	.word	0x0803130c

08027e80 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8027e80:	b580      	push	{r7, lr}
 8027e82:	b088      	sub	sp, #32
 8027e84:	af02      	add	r7, sp, #8
 8027e86:	60f8      	str	r0, [r7, #12]
 8027e88:	60b9      	str	r1, [r7, #8]
 8027e8a:	607a      	str	r2, [r7, #4]
 8027e8c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 8027e8e:	68fb      	ldr	r3, [r7, #12]
 8027e90:	2b00      	cmp	r3, #0
 8027e92:	d109      	bne.n	8027ea8 <udp_sendto_if+0x28>
 8027e94:	4b2e      	ldr	r3, [pc, #184]	; (8027f50 <udp_sendto_if+0xd0>)
 8027e96:	f44f 7220 	mov.w	r2, #640	; 0x280
 8027e9a:	492e      	ldr	r1, [pc, #184]	; (8027f54 <udp_sendto_if+0xd4>)
 8027e9c:	482e      	ldr	r0, [pc, #184]	; (8027f58 <udp_sendto_if+0xd8>)
 8027e9e:	f003 ff3f 	bl	802bd20 <iprintf>
 8027ea2:	f06f 030f 	mvn.w	r3, #15
 8027ea6:	e04f      	b.n	8027f48 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8027ea8:	68bb      	ldr	r3, [r7, #8]
 8027eaa:	2b00      	cmp	r3, #0
 8027eac:	d109      	bne.n	8027ec2 <udp_sendto_if+0x42>
 8027eae:	4b28      	ldr	r3, [pc, #160]	; (8027f50 <udp_sendto_if+0xd0>)
 8027eb0:	f240 2281 	movw	r2, #641	; 0x281
 8027eb4:	4929      	ldr	r1, [pc, #164]	; (8027f5c <udp_sendto_if+0xdc>)
 8027eb6:	4828      	ldr	r0, [pc, #160]	; (8027f58 <udp_sendto_if+0xd8>)
 8027eb8:	f003 ff32 	bl	802bd20 <iprintf>
 8027ebc:	f06f 030f 	mvn.w	r3, #15
 8027ec0:	e042      	b.n	8027f48 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8027ec2:	687b      	ldr	r3, [r7, #4]
 8027ec4:	2b00      	cmp	r3, #0
 8027ec6:	d109      	bne.n	8027edc <udp_sendto_if+0x5c>
 8027ec8:	4b21      	ldr	r3, [pc, #132]	; (8027f50 <udp_sendto_if+0xd0>)
 8027eca:	f240 2282 	movw	r2, #642	; 0x282
 8027ece:	4924      	ldr	r1, [pc, #144]	; (8027f60 <udp_sendto_if+0xe0>)
 8027ed0:	4821      	ldr	r0, [pc, #132]	; (8027f58 <udp_sendto_if+0xd8>)
 8027ed2:	f003 ff25 	bl	802bd20 <iprintf>
 8027ed6:	f06f 030f 	mvn.w	r3, #15
 8027eda:	e035      	b.n	8027f48 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 8027edc:	6a3b      	ldr	r3, [r7, #32]
 8027ede:	2b00      	cmp	r3, #0
 8027ee0:	d109      	bne.n	8027ef6 <udp_sendto_if+0x76>
 8027ee2:	4b1b      	ldr	r3, [pc, #108]	; (8027f50 <udp_sendto_if+0xd0>)
 8027ee4:	f240 2283 	movw	r2, #643	; 0x283
 8027ee8:	491e      	ldr	r1, [pc, #120]	; (8027f64 <udp_sendto_if+0xe4>)
 8027eea:	481b      	ldr	r0, [pc, #108]	; (8027f58 <udp_sendto_if+0xd8>)
 8027eec:	f003 ff18 	bl	802bd20 <iprintf>
 8027ef0:	f06f 030f 	mvn.w	r3, #15
 8027ef4:	e028      	b.n	8027f48 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8027ef6:	68fb      	ldr	r3, [r7, #12]
 8027ef8:	2b00      	cmp	r3, #0
 8027efa:	d009      	beq.n	8027f10 <udp_sendto_if+0x90>
 8027efc:	68fb      	ldr	r3, [r7, #12]
 8027efe:	681b      	ldr	r3, [r3, #0]
 8027f00:	2b00      	cmp	r3, #0
 8027f02:	d005      	beq.n	8027f10 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8027f04:	68fb      	ldr	r3, [r7, #12]
 8027f06:	681b      	ldr	r3, [r3, #0]
 8027f08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8027f0c:	2be0      	cmp	r3, #224	; 0xe0
 8027f0e:	d103      	bne.n	8027f18 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8027f10:	6a3b      	ldr	r3, [r7, #32]
 8027f12:	3304      	adds	r3, #4
 8027f14:	617b      	str	r3, [r7, #20]
 8027f16:	e00b      	b.n	8027f30 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8027f18:	68fb      	ldr	r3, [r7, #12]
 8027f1a:	681a      	ldr	r2, [r3, #0]
 8027f1c:	6a3b      	ldr	r3, [r7, #32]
 8027f1e:	3304      	adds	r3, #4
 8027f20:	681b      	ldr	r3, [r3, #0]
 8027f22:	429a      	cmp	r2, r3
 8027f24:	d002      	beq.n	8027f2c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8027f26:	f06f 0303 	mvn.w	r3, #3
 8027f2a:	e00d      	b.n	8027f48 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8027f2c:	68fb      	ldr	r3, [r7, #12]
 8027f2e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8027f30:	887a      	ldrh	r2, [r7, #2]
 8027f32:	697b      	ldr	r3, [r7, #20]
 8027f34:	9301      	str	r3, [sp, #4]
 8027f36:	6a3b      	ldr	r3, [r7, #32]
 8027f38:	9300      	str	r3, [sp, #0]
 8027f3a:	4613      	mov	r3, r2
 8027f3c:	687a      	ldr	r2, [r7, #4]
 8027f3e:	68b9      	ldr	r1, [r7, #8]
 8027f40:	68f8      	ldr	r0, [r7, #12]
 8027f42:	f000 f811 	bl	8027f68 <udp_sendto_if_src>
 8027f46:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8027f48:	4618      	mov	r0, r3
 8027f4a:	3718      	adds	r7, #24
 8027f4c:	46bd      	mov	sp, r7
 8027f4e:	bd80      	pop	{r7, pc}
 8027f50:	080311b4 	.word	0x080311b4
 8027f54:	08031328 	.word	0x08031328
 8027f58:	08031208 	.word	0x08031208
 8027f5c:	08031344 	.word	0x08031344
 8027f60:	08031360 	.word	0x08031360
 8027f64:	08031380 	.word	0x08031380

08027f68 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8027f68:	b580      	push	{r7, lr}
 8027f6a:	b08c      	sub	sp, #48	; 0x30
 8027f6c:	af04      	add	r7, sp, #16
 8027f6e:	60f8      	str	r0, [r7, #12]
 8027f70:	60b9      	str	r1, [r7, #8]
 8027f72:	607a      	str	r2, [r7, #4]
 8027f74:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8027f76:	68fb      	ldr	r3, [r7, #12]
 8027f78:	2b00      	cmp	r3, #0
 8027f7a:	d109      	bne.n	8027f90 <udp_sendto_if_src+0x28>
 8027f7c:	4b66      	ldr	r3, [pc, #408]	; (8028118 <udp_sendto_if_src+0x1b0>)
 8027f7e:	f240 22d1 	movw	r2, #721	; 0x2d1
 8027f82:	4966      	ldr	r1, [pc, #408]	; (802811c <udp_sendto_if_src+0x1b4>)
 8027f84:	4866      	ldr	r0, [pc, #408]	; (8028120 <udp_sendto_if_src+0x1b8>)
 8027f86:	f003 fecb 	bl	802bd20 <iprintf>
 8027f8a:	f06f 030f 	mvn.w	r3, #15
 8027f8e:	e0be      	b.n	802810e <udp_sendto_if_src+0x1a6>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8027f90:	68bb      	ldr	r3, [r7, #8]
 8027f92:	2b00      	cmp	r3, #0
 8027f94:	d109      	bne.n	8027faa <udp_sendto_if_src+0x42>
 8027f96:	4b60      	ldr	r3, [pc, #384]	; (8028118 <udp_sendto_if_src+0x1b0>)
 8027f98:	f240 22d2 	movw	r2, #722	; 0x2d2
 8027f9c:	4961      	ldr	r1, [pc, #388]	; (8028124 <udp_sendto_if_src+0x1bc>)
 8027f9e:	4860      	ldr	r0, [pc, #384]	; (8028120 <udp_sendto_if_src+0x1b8>)
 8027fa0:	f003 febe 	bl	802bd20 <iprintf>
 8027fa4:	f06f 030f 	mvn.w	r3, #15
 8027fa8:	e0b1      	b.n	802810e <udp_sendto_if_src+0x1a6>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8027faa:	687b      	ldr	r3, [r7, #4]
 8027fac:	2b00      	cmp	r3, #0
 8027fae:	d109      	bne.n	8027fc4 <udp_sendto_if_src+0x5c>
 8027fb0:	4b59      	ldr	r3, [pc, #356]	; (8028118 <udp_sendto_if_src+0x1b0>)
 8027fb2:	f240 22d3 	movw	r2, #723	; 0x2d3
 8027fb6:	495c      	ldr	r1, [pc, #368]	; (8028128 <udp_sendto_if_src+0x1c0>)
 8027fb8:	4859      	ldr	r0, [pc, #356]	; (8028120 <udp_sendto_if_src+0x1b8>)
 8027fba:	f003 feb1 	bl	802bd20 <iprintf>
 8027fbe:	f06f 030f 	mvn.w	r3, #15
 8027fc2:	e0a4      	b.n	802810e <udp_sendto_if_src+0x1a6>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8027fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8027fc6:	2b00      	cmp	r3, #0
 8027fc8:	d109      	bne.n	8027fde <udp_sendto_if_src+0x76>
 8027fca:	4b53      	ldr	r3, [pc, #332]	; (8028118 <udp_sendto_if_src+0x1b0>)
 8027fcc:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8027fd0:	4956      	ldr	r1, [pc, #344]	; (802812c <udp_sendto_if_src+0x1c4>)
 8027fd2:	4853      	ldr	r0, [pc, #332]	; (8028120 <udp_sendto_if_src+0x1b8>)
 8027fd4:	f003 fea4 	bl	802bd20 <iprintf>
 8027fd8:	f06f 030f 	mvn.w	r3, #15
 8027fdc:	e097      	b.n	802810e <udp_sendto_if_src+0x1a6>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 8027fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8027fe0:	2b00      	cmp	r3, #0
 8027fe2:	d109      	bne.n	8027ff8 <udp_sendto_if_src+0x90>
 8027fe4:	4b4c      	ldr	r3, [pc, #304]	; (8028118 <udp_sendto_if_src+0x1b0>)
 8027fe6:	f240 22d5 	movw	r2, #725	; 0x2d5
 8027fea:	4951      	ldr	r1, [pc, #324]	; (8028130 <udp_sendto_if_src+0x1c8>)
 8027fec:	484c      	ldr	r0, [pc, #304]	; (8028120 <udp_sendto_if_src+0x1b8>)
 8027fee:	f003 fe97 	bl	802bd20 <iprintf>
 8027ff2:	f06f 030f 	mvn.w	r3, #15
 8027ff6:	e08a      	b.n	802810e <udp_sendto_if_src+0x1a6>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8027ff8:	68fb      	ldr	r3, [r7, #12]
 8027ffa:	8a5b      	ldrh	r3, [r3, #18]
 8027ffc:	2b00      	cmp	r3, #0
 8027ffe:	d10f      	bne.n	8028020 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8028000:	68f9      	ldr	r1, [r7, #12]
 8028002:	68fb      	ldr	r3, [r7, #12]
 8028004:	8a5b      	ldrh	r3, [r3, #18]
 8028006:	461a      	mov	r2, r3
 8028008:	68f8      	ldr	r0, [r7, #12]
 802800a:	f000 f895 	bl	8028138 <udp_bind>
 802800e:	4603      	mov	r3, r0
 8028010:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8028012:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8028016:	2b00      	cmp	r3, #0
 8028018:	d002      	beq.n	8028020 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 802801a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 802801e:	e076      	b.n	802810e <udp_sendto_if_src+0x1a6>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8028020:	68bb      	ldr	r3, [r7, #8]
 8028022:	891b      	ldrh	r3, [r3, #8]
 8028024:	3308      	adds	r3, #8
 8028026:	b29a      	uxth	r2, r3
 8028028:	68bb      	ldr	r3, [r7, #8]
 802802a:	891b      	ldrh	r3, [r3, #8]
 802802c:	429a      	cmp	r2, r3
 802802e:	d202      	bcs.n	8028036 <udp_sendto_if_src+0xce>
    return ERR_MEM;
 8028030:	f04f 33ff 	mov.w	r3, #4294967295
 8028034:	e06b      	b.n	802810e <udp_sendto_if_src+0x1a6>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8028036:	2108      	movs	r1, #8
 8028038:	68b8      	ldr	r0, [r7, #8]
 802803a:	f7f8 fd53 	bl	8020ae4 <pbuf_add_header>
 802803e:	4603      	mov	r3, r0
 8028040:	2b00      	cmp	r3, #0
 8028042:	d015      	beq.n	8028070 <udp_sendto_if_src+0x108>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8028044:	f44f 7220 	mov.w	r2, #640	; 0x280
 8028048:	2108      	movs	r1, #8
 802804a:	2022      	movs	r0, #34	; 0x22
 802804c:	f7f8 fafc 	bl	8020648 <pbuf_alloc>
 8028050:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 8028052:	69fb      	ldr	r3, [r7, #28]
 8028054:	2b00      	cmp	r3, #0
 8028056:	d102      	bne.n	802805e <udp_sendto_if_src+0xf6>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8028058:	f04f 33ff 	mov.w	r3, #4294967295
 802805c:	e057      	b.n	802810e <udp_sendto_if_src+0x1a6>
    }
    if (p->tot_len != 0) {
 802805e:	68bb      	ldr	r3, [r7, #8]
 8028060:	891b      	ldrh	r3, [r3, #8]
 8028062:	2b00      	cmp	r3, #0
 8028064:	d006      	beq.n	8028074 <udp_sendto_if_src+0x10c>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8028066:	68b9      	ldr	r1, [r7, #8]
 8028068:	69f8      	ldr	r0, [r7, #28]
 802806a:	f7f8 ff27 	bl	8020ebc <pbuf_chain>
 802806e:	e001      	b.n	8028074 <udp_sendto_if_src+0x10c>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8028070:	68bb      	ldr	r3, [r7, #8]
 8028072:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8028074:	69fb      	ldr	r3, [r7, #28]
 8028076:	895b      	ldrh	r3, [r3, #10]
 8028078:	2b07      	cmp	r3, #7
 802807a:	d806      	bhi.n	802808a <udp_sendto_if_src+0x122>
 802807c:	4b26      	ldr	r3, [pc, #152]	; (8028118 <udp_sendto_if_src+0x1b0>)
 802807e:	f240 320e 	movw	r2, #782	; 0x30e
 8028082:	492c      	ldr	r1, [pc, #176]	; (8028134 <udp_sendto_if_src+0x1cc>)
 8028084:	4826      	ldr	r0, [pc, #152]	; (8028120 <udp_sendto_if_src+0x1b8>)
 8028086:	f003 fe4b 	bl	802bd20 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 802808a:	69fb      	ldr	r3, [r7, #28]
 802808c:	685b      	ldr	r3, [r3, #4]
 802808e:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8028090:	68fb      	ldr	r3, [r7, #12]
 8028092:	8a5b      	ldrh	r3, [r3, #18]
 8028094:	4618      	mov	r0, r3
 8028096:	f7f3 fb97 	bl	801b7c8 <lwip_htons>
 802809a:	4603      	mov	r3, r0
 802809c:	461a      	mov	r2, r3
 802809e:	697b      	ldr	r3, [r7, #20]
 80280a0:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80280a2:	887b      	ldrh	r3, [r7, #2]
 80280a4:	4618      	mov	r0, r3
 80280a6:	f7f3 fb8f 	bl	801b7c8 <lwip_htons>
 80280aa:	4603      	mov	r3, r0
 80280ac:	461a      	mov	r2, r3
 80280ae:	697b      	ldr	r3, [r7, #20]
 80280b0:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80280b2:	697b      	ldr	r3, [r7, #20]
 80280b4:	2200      	movs	r2, #0
 80280b6:	719a      	strb	r2, [r3, #6]
 80280b8:	2200      	movs	r2, #0
 80280ba:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 80280bc:	69fb      	ldr	r3, [r7, #28]
 80280be:	891b      	ldrh	r3, [r3, #8]
 80280c0:	4618      	mov	r0, r3
 80280c2:	f7f3 fb81 	bl	801b7c8 <lwip_htons>
 80280c6:	4603      	mov	r3, r0
 80280c8:	461a      	mov	r2, r3
 80280ca:	697b      	ldr	r3, [r7, #20]
 80280cc:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 80280ce:	2311      	movs	r3, #17
 80280d0:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 80280d2:	68fb      	ldr	r3, [r7, #12]
 80280d4:	7adb      	ldrb	r3, [r3, #11]
 80280d6:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80280d8:	68fb      	ldr	r3, [r7, #12]
 80280da:	7a9b      	ldrb	r3, [r3, #10]
 80280dc:	7cb9      	ldrb	r1, [r7, #18]
 80280de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80280e0:	9202      	str	r2, [sp, #8]
 80280e2:	7cfa      	ldrb	r2, [r7, #19]
 80280e4:	9201      	str	r2, [sp, #4]
 80280e6:	9300      	str	r3, [sp, #0]
 80280e8:	460b      	mov	r3, r1
 80280ea:	687a      	ldr	r2, [r7, #4]
 80280ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80280ee:	69f8      	ldr	r0, [r7, #28]
 80280f0:	f7f6 f910 	bl	801e314 <ip4_output_if_src>
 80280f4:	4603      	mov	r3, r0
 80280f6:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80280f8:	69fa      	ldr	r2, [r7, #28]
 80280fa:	68bb      	ldr	r3, [r7, #8]
 80280fc:	429a      	cmp	r2, r3
 80280fe:	d004      	beq.n	802810a <udp_sendto_if_src+0x1a2>
    /* free the header pbuf */
    pbuf_free(q);
 8028100:	69f8      	ldr	r0, [r7, #28]
 8028102:	f7f8 fdb7 	bl	8020c74 <pbuf_free>
    q = NULL;
 8028106:	2300      	movs	r3, #0
 8028108:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 802810a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 802810e:	4618      	mov	r0, r3
 8028110:	3720      	adds	r7, #32
 8028112:	46bd      	mov	sp, r7
 8028114:	bd80      	pop	{r7, pc}
 8028116:	bf00      	nop
 8028118:	080311b4 	.word	0x080311b4
 802811c:	080313a0 	.word	0x080313a0
 8028120:	08031208 	.word	0x08031208
 8028124:	080313c0 	.word	0x080313c0
 8028128:	080313e0 	.word	0x080313e0
 802812c:	08031404 	.word	0x08031404
 8028130:	08031428 	.word	0x08031428
 8028134:	0803144c 	.word	0x0803144c

08028138 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8028138:	b580      	push	{r7, lr}
 802813a:	b086      	sub	sp, #24
 802813c:	af00      	add	r7, sp, #0
 802813e:	60f8      	str	r0, [r7, #12]
 8028140:	60b9      	str	r1, [r7, #8]
 8028142:	4613      	mov	r3, r2
 8028144:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8028146:	68bb      	ldr	r3, [r7, #8]
 8028148:	2b00      	cmp	r3, #0
 802814a:	d101      	bne.n	8028150 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 802814c:	4b39      	ldr	r3, [pc, #228]	; (8028234 <udp_bind+0xfc>)
 802814e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8028150:	68fb      	ldr	r3, [r7, #12]
 8028152:	2b00      	cmp	r3, #0
 8028154:	d109      	bne.n	802816a <udp_bind+0x32>
 8028156:	4b38      	ldr	r3, [pc, #224]	; (8028238 <udp_bind+0x100>)
 8028158:	f240 32b7 	movw	r2, #951	; 0x3b7
 802815c:	4937      	ldr	r1, [pc, #220]	; (802823c <udp_bind+0x104>)
 802815e:	4838      	ldr	r0, [pc, #224]	; (8028240 <udp_bind+0x108>)
 8028160:	f003 fdde 	bl	802bd20 <iprintf>
 8028164:	f06f 030f 	mvn.w	r3, #15
 8028168:	e060      	b.n	802822c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 802816a:	2300      	movs	r3, #0
 802816c:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 802816e:	4b35      	ldr	r3, [pc, #212]	; (8028244 <udp_bind+0x10c>)
 8028170:	681b      	ldr	r3, [r3, #0]
 8028172:	617b      	str	r3, [r7, #20]
 8028174:	e009      	b.n	802818a <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8028176:	68fa      	ldr	r2, [r7, #12]
 8028178:	697b      	ldr	r3, [r7, #20]
 802817a:	429a      	cmp	r2, r3
 802817c:	d102      	bne.n	8028184 <udp_bind+0x4c>
      rebind = 1;
 802817e:	2301      	movs	r3, #1
 8028180:	74fb      	strb	r3, [r7, #19]
      break;
 8028182:	e005      	b.n	8028190 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8028184:	697b      	ldr	r3, [r7, #20]
 8028186:	68db      	ldr	r3, [r3, #12]
 8028188:	617b      	str	r3, [r7, #20]
 802818a:	697b      	ldr	r3, [r7, #20]
 802818c:	2b00      	cmp	r3, #0
 802818e:	d1f2      	bne.n	8028176 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8028190:	88fb      	ldrh	r3, [r7, #6]
 8028192:	2b00      	cmp	r3, #0
 8028194:	d109      	bne.n	80281aa <udp_bind+0x72>
    port = udp_new_port();
 8028196:	f7ff fc67 	bl	8027a68 <udp_new_port>
 802819a:	4603      	mov	r3, r0
 802819c:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 802819e:	88fb      	ldrh	r3, [r7, #6]
 80281a0:	2b00      	cmp	r3, #0
 80281a2:	d12c      	bne.n	80281fe <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80281a4:	f06f 0307 	mvn.w	r3, #7
 80281a8:	e040      	b.n	802822c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80281aa:	4b26      	ldr	r3, [pc, #152]	; (8028244 <udp_bind+0x10c>)
 80281ac:	681b      	ldr	r3, [r3, #0]
 80281ae:	617b      	str	r3, [r7, #20]
 80281b0:	e022      	b.n	80281f8 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80281b2:	68fa      	ldr	r2, [r7, #12]
 80281b4:	697b      	ldr	r3, [r7, #20]
 80281b6:	429a      	cmp	r2, r3
 80281b8:	d01b      	beq.n	80281f2 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80281ba:	697b      	ldr	r3, [r7, #20]
 80281bc:	8a5b      	ldrh	r3, [r3, #18]
 80281be:	88fa      	ldrh	r2, [r7, #6]
 80281c0:	429a      	cmp	r2, r3
 80281c2:	d116      	bne.n	80281f2 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80281c4:	697b      	ldr	r3, [r7, #20]
 80281c6:	681a      	ldr	r2, [r3, #0]
 80281c8:	68bb      	ldr	r3, [r7, #8]
 80281ca:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80281cc:	429a      	cmp	r2, r3
 80281ce:	d00d      	beq.n	80281ec <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80281d0:	68bb      	ldr	r3, [r7, #8]
 80281d2:	2b00      	cmp	r3, #0
 80281d4:	d00a      	beq.n	80281ec <udp_bind+0xb4>
 80281d6:	68bb      	ldr	r3, [r7, #8]
 80281d8:	681b      	ldr	r3, [r3, #0]
 80281da:	2b00      	cmp	r3, #0
 80281dc:	d006      	beq.n	80281ec <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80281de:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80281e0:	2b00      	cmp	r3, #0
 80281e2:	d003      	beq.n	80281ec <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80281e4:	697b      	ldr	r3, [r7, #20]
 80281e6:	681b      	ldr	r3, [r3, #0]
 80281e8:	2b00      	cmp	r3, #0
 80281ea:	d102      	bne.n	80281f2 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80281ec:	f06f 0307 	mvn.w	r3, #7
 80281f0:	e01c      	b.n	802822c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80281f2:	697b      	ldr	r3, [r7, #20]
 80281f4:	68db      	ldr	r3, [r3, #12]
 80281f6:	617b      	str	r3, [r7, #20]
 80281f8:	697b      	ldr	r3, [r7, #20]
 80281fa:	2b00      	cmp	r3, #0
 80281fc:	d1d9      	bne.n	80281b2 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80281fe:	68bb      	ldr	r3, [r7, #8]
 8028200:	2b00      	cmp	r3, #0
 8028202:	d002      	beq.n	802820a <udp_bind+0xd2>
 8028204:	68bb      	ldr	r3, [r7, #8]
 8028206:	681b      	ldr	r3, [r3, #0]
 8028208:	e000      	b.n	802820c <udp_bind+0xd4>
 802820a:	2300      	movs	r3, #0
 802820c:	68fa      	ldr	r2, [r7, #12]
 802820e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8028210:	68fb      	ldr	r3, [r7, #12]
 8028212:	88fa      	ldrh	r2, [r7, #6]
 8028214:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8028216:	7cfb      	ldrb	r3, [r7, #19]
 8028218:	2b00      	cmp	r3, #0
 802821a:	d106      	bne.n	802822a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 802821c:	4b09      	ldr	r3, [pc, #36]	; (8028244 <udp_bind+0x10c>)
 802821e:	681a      	ldr	r2, [r3, #0]
 8028220:	68fb      	ldr	r3, [r7, #12]
 8028222:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8028224:	4a07      	ldr	r2, [pc, #28]	; (8028244 <udp_bind+0x10c>)
 8028226:	68fb      	ldr	r3, [r7, #12]
 8028228:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 802822a:	2300      	movs	r3, #0
}
 802822c:	4618      	mov	r0, r3
 802822e:	3718      	adds	r7, #24
 8028230:	46bd      	mov	sp, r7
 8028232:	bd80      	pop	{r7, pc}
 8028234:	08031c40 	.word	0x08031c40
 8028238:	080311b4 	.word	0x080311b4
 802823c:	0803147c 	.word	0x0803147c
 8028240:	08031208 	.word	0x08031208
 8028244:	2001d574 	.word	0x2001d574

08028248 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8028248:	b580      	push	{r7, lr}
 802824a:	b084      	sub	sp, #16
 802824c:	af00      	add	r7, sp, #0
 802824e:	60f8      	str	r0, [r7, #12]
 8028250:	60b9      	str	r1, [r7, #8]
 8028252:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8028254:	68fb      	ldr	r3, [r7, #12]
 8028256:	2b00      	cmp	r3, #0
 8028258:	d107      	bne.n	802826a <udp_recv+0x22>
 802825a:	4b08      	ldr	r3, [pc, #32]	; (802827c <udp_recv+0x34>)
 802825c:	f240 428a 	movw	r2, #1162	; 0x48a
 8028260:	4907      	ldr	r1, [pc, #28]	; (8028280 <udp_recv+0x38>)
 8028262:	4808      	ldr	r0, [pc, #32]	; (8028284 <udp_recv+0x3c>)
 8028264:	f003 fd5c 	bl	802bd20 <iprintf>
 8028268:	e005      	b.n	8028276 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 802826a:	68fb      	ldr	r3, [r7, #12]
 802826c:	68ba      	ldr	r2, [r7, #8]
 802826e:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8028270:	68fb      	ldr	r3, [r7, #12]
 8028272:	687a      	ldr	r2, [r7, #4]
 8028274:	61da      	str	r2, [r3, #28]
}
 8028276:	3710      	adds	r7, #16
 8028278:	46bd      	mov	sp, r7
 802827a:	bd80      	pop	{r7, pc}
 802827c:	080311b4 	.word	0x080311b4
 8028280:	080314e8 	.word	0x080314e8
 8028284:	08031208 	.word	0x08031208

08028288 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8028288:	b580      	push	{r7, lr}
 802828a:	b084      	sub	sp, #16
 802828c:	af00      	add	r7, sp, #0
 802828e:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8028290:	687b      	ldr	r3, [r7, #4]
 8028292:	2b00      	cmp	r3, #0
 8028294:	d107      	bne.n	80282a6 <udp_remove+0x1e>
 8028296:	4b19      	ldr	r3, [pc, #100]	; (80282fc <udp_remove+0x74>)
 8028298:	f240 42a1 	movw	r2, #1185	; 0x4a1
 802829c:	4918      	ldr	r1, [pc, #96]	; (8028300 <udp_remove+0x78>)
 802829e:	4819      	ldr	r0, [pc, #100]	; (8028304 <udp_remove+0x7c>)
 80282a0:	f003 fd3e 	bl	802bd20 <iprintf>
 80282a4:	e026      	b.n	80282f4 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80282a6:	4b18      	ldr	r3, [pc, #96]	; (8028308 <udp_remove+0x80>)
 80282a8:	681a      	ldr	r2, [r3, #0]
 80282aa:	687b      	ldr	r3, [r7, #4]
 80282ac:	429a      	cmp	r2, r3
 80282ae:	d105      	bne.n	80282bc <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80282b0:	4b15      	ldr	r3, [pc, #84]	; (8028308 <udp_remove+0x80>)
 80282b2:	681b      	ldr	r3, [r3, #0]
 80282b4:	68db      	ldr	r3, [r3, #12]
 80282b6:	4a14      	ldr	r2, [pc, #80]	; (8028308 <udp_remove+0x80>)
 80282b8:	6013      	str	r3, [r2, #0]
 80282ba:	e017      	b.n	80282ec <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80282bc:	4b12      	ldr	r3, [pc, #72]	; (8028308 <udp_remove+0x80>)
 80282be:	681b      	ldr	r3, [r3, #0]
 80282c0:	60fb      	str	r3, [r7, #12]
 80282c2:	e010      	b.n	80282e6 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80282c4:	68fb      	ldr	r3, [r7, #12]
 80282c6:	68db      	ldr	r3, [r3, #12]
 80282c8:	2b00      	cmp	r3, #0
 80282ca:	d009      	beq.n	80282e0 <udp_remove+0x58>
 80282cc:	68fb      	ldr	r3, [r7, #12]
 80282ce:	68da      	ldr	r2, [r3, #12]
 80282d0:	687b      	ldr	r3, [r7, #4]
 80282d2:	429a      	cmp	r2, r3
 80282d4:	d104      	bne.n	80282e0 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 80282d6:	687b      	ldr	r3, [r7, #4]
 80282d8:	68da      	ldr	r2, [r3, #12]
 80282da:	68fb      	ldr	r3, [r7, #12]
 80282dc:	60da      	str	r2, [r3, #12]
        break;
 80282de:	e005      	b.n	80282ec <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80282e0:	68fb      	ldr	r3, [r7, #12]
 80282e2:	68db      	ldr	r3, [r3, #12]
 80282e4:	60fb      	str	r3, [r7, #12]
 80282e6:	68fb      	ldr	r3, [r7, #12]
 80282e8:	2b00      	cmp	r3, #0
 80282ea:	d1eb      	bne.n	80282c4 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 80282ec:	6879      	ldr	r1, [r7, #4]
 80282ee:	2000      	movs	r0, #0
 80282f0:	f7f7 fdde 	bl	801feb0 <memp_free>
}
 80282f4:	3710      	adds	r7, #16
 80282f6:	46bd      	mov	sp, r7
 80282f8:	bd80      	pop	{r7, pc}
 80282fa:	bf00      	nop
 80282fc:	080311b4 	.word	0x080311b4
 8028300:	08031500 	.word	0x08031500
 8028304:	08031208 	.word	0x08031208
 8028308:	2001d574 	.word	0x2001d574

0802830c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 802830c:	b580      	push	{r7, lr}
 802830e:	b082      	sub	sp, #8
 8028310:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8028312:	2000      	movs	r0, #0
 8028314:	f7f7 fd7a 	bl	801fe0c <memp_malloc>
 8028318:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 802831a:	687b      	ldr	r3, [r7, #4]
 802831c:	2b00      	cmp	r3, #0
 802831e:	d007      	beq.n	8028330 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8028320:	2220      	movs	r2, #32
 8028322:	2100      	movs	r1, #0
 8028324:	6878      	ldr	r0, [r7, #4]
 8028326:	f003 fa97 	bl	802b858 <memset>
    pcb->ttl = UDP_TTL;
 802832a:	687b      	ldr	r3, [r7, #4]
 802832c:	22ff      	movs	r2, #255	; 0xff
 802832e:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8028330:	687b      	ldr	r3, [r7, #4]
}
 8028332:	4618      	mov	r0, r3
 8028334:	3708      	adds	r7, #8
 8028336:	46bd      	mov	sp, r7
 8028338:	bd80      	pop	{r7, pc}

0802833a <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 802833a:	b580      	push	{r7, lr}
 802833c:	b084      	sub	sp, #16
 802833e:	af00      	add	r7, sp, #0
 8028340:	4603      	mov	r3, r0
 8028342:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8028344:	f7ff ffe2 	bl	802830c <udp_new>
 8028348:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 802834a:	68fb      	ldr	r3, [r7, #12]
}
 802834c:	4618      	mov	r0, r3
 802834e:	3710      	adds	r7, #16
 8028350:	46bd      	mov	sp, r7
 8028352:	bd80      	pop	{r7, pc}

08028354 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8028354:	b480      	push	{r7}
 8028356:	b085      	sub	sp, #20
 8028358:	af00      	add	r7, sp, #0
 802835a:	6078      	str	r0, [r7, #4]
 802835c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 802835e:	687b      	ldr	r3, [r7, #4]
 8028360:	2b00      	cmp	r3, #0
 8028362:	d01e      	beq.n	80283a2 <udp_netif_ip_addr_changed+0x4e>
 8028364:	687b      	ldr	r3, [r7, #4]
 8028366:	681b      	ldr	r3, [r3, #0]
 8028368:	2b00      	cmp	r3, #0
 802836a:	d01a      	beq.n	80283a2 <udp_netif_ip_addr_changed+0x4e>
 802836c:	683b      	ldr	r3, [r7, #0]
 802836e:	2b00      	cmp	r3, #0
 8028370:	d017      	beq.n	80283a2 <udp_netif_ip_addr_changed+0x4e>
 8028372:	683b      	ldr	r3, [r7, #0]
 8028374:	681b      	ldr	r3, [r3, #0]
 8028376:	2b00      	cmp	r3, #0
 8028378:	d013      	beq.n	80283a2 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 802837a:	4b0d      	ldr	r3, [pc, #52]	; (80283b0 <udp_netif_ip_addr_changed+0x5c>)
 802837c:	681b      	ldr	r3, [r3, #0]
 802837e:	60fb      	str	r3, [r7, #12]
 8028380:	e00c      	b.n	802839c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8028382:	68fb      	ldr	r3, [r7, #12]
 8028384:	681a      	ldr	r2, [r3, #0]
 8028386:	687b      	ldr	r3, [r7, #4]
 8028388:	681b      	ldr	r3, [r3, #0]
 802838a:	429a      	cmp	r2, r3
 802838c:	d103      	bne.n	8028396 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 802838e:	683b      	ldr	r3, [r7, #0]
 8028390:	681a      	ldr	r2, [r3, #0]
 8028392:	68fb      	ldr	r3, [r7, #12]
 8028394:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8028396:	68fb      	ldr	r3, [r7, #12]
 8028398:	68db      	ldr	r3, [r3, #12]
 802839a:	60fb      	str	r3, [r7, #12]
 802839c:	68fb      	ldr	r3, [r7, #12]
 802839e:	2b00      	cmp	r3, #0
 80283a0:	d1ef      	bne.n	8028382 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80283a2:	bf00      	nop
 80283a4:	3714      	adds	r7, #20
 80283a6:	46bd      	mov	sp, r7
 80283a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80283ac:	4770      	bx	lr
 80283ae:	bf00      	nop
 80283b0:	2001d574 	.word	0x2001d574

080283b4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80283b4:	b580      	push	{r7, lr}
 80283b6:	b086      	sub	sp, #24
 80283b8:	af00      	add	r7, sp, #0
 80283ba:	6078      	str	r0, [r7, #4]
 80283bc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80283be:	230e      	movs	r3, #14
 80283c0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80283c2:	687b      	ldr	r3, [r7, #4]
 80283c4:	895b      	ldrh	r3, [r3, #10]
 80283c6:	2b0e      	cmp	r3, #14
 80283c8:	d96e      	bls.n	80284a8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80283ca:	687b      	ldr	r3, [r7, #4]
 80283cc:	7bdb      	ldrb	r3, [r3, #15]
 80283ce:	2b00      	cmp	r3, #0
 80283d0:	d106      	bne.n	80283e0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80283d2:	683b      	ldr	r3, [r7, #0]
 80283d4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80283d8:	3301      	adds	r3, #1
 80283da:	b2da      	uxtb	r2, r3
 80283dc:	687b      	ldr	r3, [r7, #4]
 80283de:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80283e0:	687b      	ldr	r3, [r7, #4]
 80283e2:	685b      	ldr	r3, [r3, #4]
 80283e4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80283e6:	693b      	ldr	r3, [r7, #16]
 80283e8:	7b1a      	ldrb	r2, [r3, #12]
 80283ea:	7b5b      	ldrb	r3, [r3, #13]
 80283ec:	021b      	lsls	r3, r3, #8
 80283ee:	4313      	orrs	r3, r2
 80283f0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80283f2:	693b      	ldr	r3, [r7, #16]
 80283f4:	781b      	ldrb	r3, [r3, #0]
 80283f6:	f003 0301 	and.w	r3, r3, #1
 80283fa:	2b00      	cmp	r3, #0
 80283fc:	d023      	beq.n	8028446 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80283fe:	693b      	ldr	r3, [r7, #16]
 8028400:	781b      	ldrb	r3, [r3, #0]
 8028402:	2b01      	cmp	r3, #1
 8028404:	d10f      	bne.n	8028426 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8028406:	693b      	ldr	r3, [r7, #16]
 8028408:	785b      	ldrb	r3, [r3, #1]
 802840a:	2b00      	cmp	r3, #0
 802840c:	d11b      	bne.n	8028446 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 802840e:	693b      	ldr	r3, [r7, #16]
 8028410:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8028412:	2b5e      	cmp	r3, #94	; 0x5e
 8028414:	d117      	bne.n	8028446 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8028416:	687b      	ldr	r3, [r7, #4]
 8028418:	7b5b      	ldrb	r3, [r3, #13]
 802841a:	f043 0310 	orr.w	r3, r3, #16
 802841e:	b2da      	uxtb	r2, r3
 8028420:	687b      	ldr	r3, [r7, #4]
 8028422:	735a      	strb	r2, [r3, #13]
 8028424:	e00f      	b.n	8028446 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8028426:	693b      	ldr	r3, [r7, #16]
 8028428:	2206      	movs	r2, #6
 802842a:	4928      	ldr	r1, [pc, #160]	; (80284cc <ethernet_input+0x118>)
 802842c:	4618      	mov	r0, r3
 802842e:	f003 f9df 	bl	802b7f0 <memcmp>
 8028432:	4603      	mov	r3, r0
 8028434:	2b00      	cmp	r3, #0
 8028436:	d106      	bne.n	8028446 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8028438:	687b      	ldr	r3, [r7, #4]
 802843a:	7b5b      	ldrb	r3, [r3, #13]
 802843c:	f043 0308 	orr.w	r3, r3, #8
 8028440:	b2da      	uxtb	r2, r3
 8028442:	687b      	ldr	r3, [r7, #4]
 8028444:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8028446:	89fb      	ldrh	r3, [r7, #14]
 8028448:	2b08      	cmp	r3, #8
 802844a:	d003      	beq.n	8028454 <ethernet_input+0xa0>
 802844c:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8028450:	d014      	beq.n	802847c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8028452:	e032      	b.n	80284ba <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8028454:	683b      	ldr	r3, [r7, #0]
 8028456:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 802845a:	f003 0308 	and.w	r3, r3, #8
 802845e:	2b00      	cmp	r3, #0
 8028460:	d024      	beq.n	80284ac <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8028462:	8afb      	ldrh	r3, [r7, #22]
 8028464:	4619      	mov	r1, r3
 8028466:	6878      	ldr	r0, [r7, #4]
 8028468:	f7f8 fb4c 	bl	8020b04 <pbuf_remove_header>
 802846c:	4603      	mov	r3, r0
 802846e:	2b00      	cmp	r3, #0
 8028470:	d11e      	bne.n	80284b0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8028472:	6839      	ldr	r1, [r7, #0]
 8028474:	6878      	ldr	r0, [r7, #4]
 8028476:	f7f5 fe03 	bl	801e080 <ip4_input>
      break;
 802847a:	e013      	b.n	80284a4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 802847c:	683b      	ldr	r3, [r7, #0]
 802847e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8028482:	f003 0308 	and.w	r3, r3, #8
 8028486:	2b00      	cmp	r3, #0
 8028488:	d014      	beq.n	80284b4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 802848a:	8afb      	ldrh	r3, [r7, #22]
 802848c:	4619      	mov	r1, r3
 802848e:	6878      	ldr	r0, [r7, #4]
 8028490:	f7f8 fb38 	bl	8020b04 <pbuf_remove_header>
 8028494:	4603      	mov	r3, r0
 8028496:	2b00      	cmp	r3, #0
 8028498:	d10e      	bne.n	80284b8 <ethernet_input+0x104>
        etharp_input(p, netif);
 802849a:	6839      	ldr	r1, [r7, #0]
 802849c:	6878      	ldr	r0, [r7, #4]
 802849e:	f7f4 ff7b 	bl	801d398 <etharp_input>
      break;
 80284a2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80284a4:	2300      	movs	r3, #0
 80284a6:	e00c      	b.n	80284c2 <ethernet_input+0x10e>
    goto free_and_return;
 80284a8:	bf00      	nop
 80284aa:	e006      	b.n	80284ba <ethernet_input+0x106>
        goto free_and_return;
 80284ac:	bf00      	nop
 80284ae:	e004      	b.n	80284ba <ethernet_input+0x106>
        goto free_and_return;
 80284b0:	bf00      	nop
 80284b2:	e002      	b.n	80284ba <ethernet_input+0x106>
        goto free_and_return;
 80284b4:	bf00      	nop
 80284b6:	e000      	b.n	80284ba <ethernet_input+0x106>
        goto free_and_return;
 80284b8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80284ba:	6878      	ldr	r0, [r7, #4]
 80284bc:	f7f8 fbda 	bl	8020c74 <pbuf_free>
  return ERR_OK;
 80284c0:	2300      	movs	r3, #0
}
 80284c2:	4618      	mov	r0, r3
 80284c4:	3718      	adds	r7, #24
 80284c6:	46bd      	mov	sp, r7
 80284c8:	bd80      	pop	{r7, pc}
 80284ca:	bf00      	nop
 80284cc:	08031d74 	.word	0x08031d74

080284d0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80284d0:	b580      	push	{r7, lr}
 80284d2:	b086      	sub	sp, #24
 80284d4:	af00      	add	r7, sp, #0
 80284d6:	60f8      	str	r0, [r7, #12]
 80284d8:	60b9      	str	r1, [r7, #8]
 80284da:	607a      	str	r2, [r7, #4]
 80284dc:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80284de:	8c3b      	ldrh	r3, [r7, #32]
 80284e0:	4618      	mov	r0, r3
 80284e2:	f7f3 f971 	bl	801b7c8 <lwip_htons>
 80284e6:	4603      	mov	r3, r0
 80284e8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80284ea:	210e      	movs	r1, #14
 80284ec:	68b8      	ldr	r0, [r7, #8]
 80284ee:	f7f8 faf9 	bl	8020ae4 <pbuf_add_header>
 80284f2:	4603      	mov	r3, r0
 80284f4:	2b00      	cmp	r3, #0
 80284f6:	d125      	bne.n	8028544 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80284f8:	68bb      	ldr	r3, [r7, #8]
 80284fa:	685b      	ldr	r3, [r3, #4]
 80284fc:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80284fe:	693b      	ldr	r3, [r7, #16]
 8028500:	8afa      	ldrh	r2, [r7, #22]
 8028502:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8028504:	693b      	ldr	r3, [r7, #16]
 8028506:	2206      	movs	r2, #6
 8028508:	6839      	ldr	r1, [r7, #0]
 802850a:	4618      	mov	r0, r3
 802850c:	f003 f97f 	bl	802b80e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8028510:	693b      	ldr	r3, [r7, #16]
 8028512:	3306      	adds	r3, #6
 8028514:	2206      	movs	r2, #6
 8028516:	6879      	ldr	r1, [r7, #4]
 8028518:	4618      	mov	r0, r3
 802851a:	f003 f978 	bl	802b80e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 802851e:	68fb      	ldr	r3, [r7, #12]
 8028520:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8028524:	2b06      	cmp	r3, #6
 8028526:	d006      	beq.n	8028536 <ethernet_output+0x66>
 8028528:	4b0a      	ldr	r3, [pc, #40]	; (8028554 <ethernet_output+0x84>)
 802852a:	f240 1233 	movw	r2, #307	; 0x133
 802852e:	490a      	ldr	r1, [pc, #40]	; (8028558 <ethernet_output+0x88>)
 8028530:	480a      	ldr	r0, [pc, #40]	; (802855c <ethernet_output+0x8c>)
 8028532:	f003 fbf5 	bl	802bd20 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8028536:	68fb      	ldr	r3, [r7, #12]
 8028538:	699b      	ldr	r3, [r3, #24]
 802853a:	68b9      	ldr	r1, [r7, #8]
 802853c:	68f8      	ldr	r0, [r7, #12]
 802853e:	4798      	blx	r3
 8028540:	4603      	mov	r3, r0
 8028542:	e002      	b.n	802854a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8028544:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8028546:	f06f 0301 	mvn.w	r3, #1
}
 802854a:	4618      	mov	r0, r3
 802854c:	3718      	adds	r7, #24
 802854e:	46bd      	mov	sp, r7
 8028550:	bd80      	pop	{r7, pc}
 8028552:	bf00      	nop
 8028554:	08031518 	.word	0x08031518
 8028558:	08031550 	.word	0x08031550
 802855c:	08031584 	.word	0x08031584

08028560 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8028560:	b580      	push	{r7, lr}
 8028562:	b086      	sub	sp, #24
 8028564:	af00      	add	r7, sp, #0
 8028566:	6078      	str	r0, [r7, #4]
 8028568:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 802856a:	683b      	ldr	r3, [r7, #0]
 802856c:	60bb      	str	r3, [r7, #8]
 802856e:	2304      	movs	r3, #4
 8028570:	60fb      	str	r3, [r7, #12]
 8028572:	2300      	movs	r3, #0
 8028574:	613b      	str	r3, [r7, #16]
 8028576:	2300      	movs	r3, #0
 8028578:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 802857a:	f107 0308 	add.w	r3, r7, #8
 802857e:	2100      	movs	r1, #0
 8028580:	4618      	mov	r0, r3
 8028582:	f7ed fe8d 	bl	80162a0 <osMessageCreate>
 8028586:	4602      	mov	r2, r0
 8028588:	687b      	ldr	r3, [r7, #4]
 802858a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 802858c:	687b      	ldr	r3, [r7, #4]
 802858e:	681b      	ldr	r3, [r3, #0]
 8028590:	2b00      	cmp	r3, #0
 8028592:	d102      	bne.n	802859a <sys_mbox_new+0x3a>
    return ERR_MEM;
 8028594:	f04f 33ff 	mov.w	r3, #4294967295
 8028598:	e000      	b.n	802859c <sys_mbox_new+0x3c>

  return ERR_OK;
 802859a:	2300      	movs	r3, #0
}
 802859c:	4618      	mov	r0, r3
 802859e:	3718      	adds	r7, #24
 80285a0:	46bd      	mov	sp, r7
 80285a2:	bd80      	pop	{r7, pc}

080285a4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80285a4:	b580      	push	{r7, lr}
 80285a6:	b084      	sub	sp, #16
 80285a8:	af00      	add	r7, sp, #0
 80285aa:	6078      	str	r0, [r7, #4]
 80285ac:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80285ae:	687b      	ldr	r3, [r7, #4]
 80285b0:	681b      	ldr	r3, [r3, #0]
 80285b2:	6839      	ldr	r1, [r7, #0]
 80285b4:	2200      	movs	r2, #0
 80285b6:	4618      	mov	r0, r3
 80285b8:	f7ed fe9c 	bl	80162f4 <osMessagePut>
 80285bc:	4603      	mov	r3, r0
 80285be:	2b00      	cmp	r3, #0
 80285c0:	d102      	bne.n	80285c8 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 80285c2:	2300      	movs	r3, #0
 80285c4:	73fb      	strb	r3, [r7, #15]
 80285c6:	e001      	b.n	80285cc <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 80285c8:	23ff      	movs	r3, #255	; 0xff
 80285ca:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 80285cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80285d0:	4618      	mov	r0, r3
 80285d2:	3710      	adds	r7, #16
 80285d4:	46bd      	mov	sp, r7
 80285d6:	bd80      	pop	{r7, pc}

080285d8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 80285d8:	b580      	push	{r7, lr}
 80285da:	b08c      	sub	sp, #48	; 0x30
 80285dc:	af00      	add	r7, sp, #0
 80285de:	61f8      	str	r0, [r7, #28]
 80285e0:	61b9      	str	r1, [r7, #24]
 80285e2:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 80285e4:	f7ed fc98 	bl	8015f18 <osKernelSysTick>
 80285e8:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 80285ea:	697b      	ldr	r3, [r7, #20]
 80285ec:	2b00      	cmp	r3, #0
 80285ee:	d017      	beq.n	8028620 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 80285f0:	69fb      	ldr	r3, [r7, #28]
 80285f2:	6819      	ldr	r1, [r3, #0]
 80285f4:	f107 0320 	add.w	r3, r7, #32
 80285f8:	697a      	ldr	r2, [r7, #20]
 80285fa:	4618      	mov	r0, r3
 80285fc:	f7ed feba 	bl	8016374 <osMessageGet>

    if(event.status == osEventMessage)
 8028600:	6a3b      	ldr	r3, [r7, #32]
 8028602:	2b10      	cmp	r3, #16
 8028604:	d109      	bne.n	802861a <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8028606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028608:	461a      	mov	r2, r3
 802860a:	69bb      	ldr	r3, [r7, #24]
 802860c:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 802860e:	f7ed fc83 	bl	8015f18 <osKernelSysTick>
 8028612:	4602      	mov	r2, r0
 8028614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028616:	1ad3      	subs	r3, r2, r3
 8028618:	e019      	b.n	802864e <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 802861a:	f04f 33ff 	mov.w	r3, #4294967295
 802861e:	e016      	b.n	802864e <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 8028620:	69fb      	ldr	r3, [r7, #28]
 8028622:	6819      	ldr	r1, [r3, #0]
 8028624:	463b      	mov	r3, r7
 8028626:	f04f 32ff 	mov.w	r2, #4294967295
 802862a:	4618      	mov	r0, r3
 802862c:	f7ed fea2 	bl	8016374 <osMessageGet>
 8028630:	f107 0320 	add.w	r3, r7, #32
 8028634:	463a      	mov	r2, r7
 8028636:	ca07      	ldmia	r2, {r0, r1, r2}
 8028638:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 802863c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802863e:	461a      	mov	r2, r3
 8028640:	69bb      	ldr	r3, [r7, #24]
 8028642:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8028644:	f7ed fc68 	bl	8015f18 <osKernelSysTick>
 8028648:	4602      	mov	r2, r0
 802864a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802864c:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 802864e:	4618      	mov	r0, r3
 8028650:	3730      	adds	r7, #48	; 0x30
 8028652:	46bd      	mov	sp, r7
 8028654:	bd80      	pop	{r7, pc}

08028656 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8028656:	b480      	push	{r7}
 8028658:	b083      	sub	sp, #12
 802865a:	af00      	add	r7, sp, #0
 802865c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 802865e:	687b      	ldr	r3, [r7, #4]
 8028660:	681b      	ldr	r3, [r3, #0]
 8028662:	2b00      	cmp	r3, #0
 8028664:	d101      	bne.n	802866a <sys_mbox_valid+0x14>
    return 0;
 8028666:	2300      	movs	r3, #0
 8028668:	e000      	b.n	802866c <sys_mbox_valid+0x16>
  else
    return 1;
 802866a:	2301      	movs	r3, #1
}
 802866c:	4618      	mov	r0, r3
 802866e:	370c      	adds	r7, #12
 8028670:	46bd      	mov	sp, r7
 8028672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028676:	4770      	bx	lr

08028678 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8028678:	b580      	push	{r7, lr}
 802867a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 802867c:	4803      	ldr	r0, [pc, #12]	; (802868c <sys_init+0x14>)
 802867e:	f7ed fcbb 	bl	8015ff8 <osMutexCreate>
 8028682:	4602      	mov	r2, r0
 8028684:	4b02      	ldr	r3, [pc, #8]	; (8028690 <sys_init+0x18>)
 8028686:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 8028688:	bf00      	nop
 802868a:	bd80      	pop	{r7, pc}
 802868c:	08031d84 	.word	0x08031d84
 8028690:	2001d57c 	.word	0x2001d57c

08028694 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8028694:	b580      	push	{r7, lr}
 8028696:	b084      	sub	sp, #16
 8028698:	af00      	add	r7, sp, #0
 802869a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 802869c:	2300      	movs	r3, #0
 802869e:	60bb      	str	r3, [r7, #8]
 80286a0:	2300      	movs	r3, #0
 80286a2:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 80286a4:	f107 0308 	add.w	r3, r7, #8
 80286a8:	4618      	mov	r0, r3
 80286aa:	f7ed fca5 	bl	8015ff8 <osMutexCreate>
 80286ae:	4602      	mov	r2, r0
 80286b0:	687b      	ldr	r3, [r7, #4]
 80286b2:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 80286b4:	687b      	ldr	r3, [r7, #4]
 80286b6:	681b      	ldr	r3, [r3, #0]
 80286b8:	2b00      	cmp	r3, #0
 80286ba:	d102      	bne.n	80286c2 <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 80286bc:	f04f 33ff 	mov.w	r3, #4294967295
 80286c0:	e000      	b.n	80286c4 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 80286c2:	2300      	movs	r3, #0
}
 80286c4:	4618      	mov	r0, r3
 80286c6:	3710      	adds	r7, #16
 80286c8:	46bd      	mov	sp, r7
 80286ca:	bd80      	pop	{r7, pc}

080286cc <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80286cc:	b580      	push	{r7, lr}
 80286ce:	b082      	sub	sp, #8
 80286d0:	af00      	add	r7, sp, #0
 80286d2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 80286d4:	687b      	ldr	r3, [r7, #4]
 80286d6:	681b      	ldr	r3, [r3, #0]
 80286d8:	f04f 31ff 	mov.w	r1, #4294967295
 80286dc:	4618      	mov	r0, r3
 80286de:	f7ed fca3 	bl	8016028 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 80286e2:	bf00      	nop
 80286e4:	3708      	adds	r7, #8
 80286e6:	46bd      	mov	sp, r7
 80286e8:	bd80      	pop	{r7, pc}

080286ea <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80286ea:	b580      	push	{r7, lr}
 80286ec:	b082      	sub	sp, #8
 80286ee:	af00      	add	r7, sp, #0
 80286f0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 80286f2:	687b      	ldr	r3, [r7, #4]
 80286f4:	681b      	ldr	r3, [r3, #0]
 80286f6:	4618      	mov	r0, r3
 80286f8:	f7ed fce4 	bl	80160c4 <osMutexRelease>
}
 80286fc:	bf00      	nop
 80286fe:	3708      	adds	r7, #8
 8028700:	46bd      	mov	sp, r7
 8028702:	bd80      	pop	{r7, pc}

08028704 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8028704:	b580      	push	{r7, lr}
 8028706:	b08c      	sub	sp, #48	; 0x30
 8028708:	af00      	add	r7, sp, #0
 802870a:	60f8      	str	r0, [r7, #12]
 802870c:	60b9      	str	r1, [r7, #8]
 802870e:	607a      	str	r2, [r7, #4]
 8028710:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 8028712:	f107 0314 	add.w	r3, r7, #20
 8028716:	2200      	movs	r2, #0
 8028718:	601a      	str	r2, [r3, #0]
 802871a:	605a      	str	r2, [r3, #4]
 802871c:	609a      	str	r2, [r3, #8]
 802871e:	60da      	str	r2, [r3, #12]
 8028720:	611a      	str	r2, [r3, #16]
 8028722:	615a      	str	r2, [r3, #20]
 8028724:	619a      	str	r2, [r3, #24]
 8028726:	68fb      	ldr	r3, [r7, #12]
 8028728:	617b      	str	r3, [r7, #20]
 802872a:	68bb      	ldr	r3, [r7, #8]
 802872c:	61bb      	str	r3, [r7, #24]
 802872e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8028730:	b21b      	sxth	r3, r3
 8028732:	83bb      	strh	r3, [r7, #28]
 8028734:	683b      	ldr	r3, [r7, #0]
 8028736:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 8028738:	f107 0314 	add.w	r3, r7, #20
 802873c:	6879      	ldr	r1, [r7, #4]
 802873e:	4618      	mov	r0, r3
 8028740:	f7ed fbfa 	bl	8015f38 <osThreadCreate>
 8028744:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 8028746:	4618      	mov	r0, r3
 8028748:	3730      	adds	r7, #48	; 0x30
 802874a:	46bd      	mov	sp, r7
 802874c:	bd80      	pop	{r7, pc}
	...

08028750 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8028750:	b580      	push	{r7, lr}
 8028752:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 8028754:	4b04      	ldr	r3, [pc, #16]	; (8028768 <sys_arch_protect+0x18>)
 8028756:	681b      	ldr	r3, [r3, #0]
 8028758:	f04f 31ff 	mov.w	r1, #4294967295
 802875c:	4618      	mov	r0, r3
 802875e:	f7ed fc63 	bl	8016028 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 8028762:	2301      	movs	r3, #1
}
 8028764:	4618      	mov	r0, r3
 8028766:	bd80      	pop	{r7, pc}
 8028768:	2001d57c 	.word	0x2001d57c

0802876c <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 802876c:	b580      	push	{r7, lr}
 802876e:	b082      	sub	sp, #8
 8028770:	af00      	add	r7, sp, #0
 8028772:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8028774:	4b04      	ldr	r3, [pc, #16]	; (8028788 <sys_arch_unprotect+0x1c>)
 8028776:	681b      	ldr	r3, [r3, #0]
 8028778:	4618      	mov	r0, r3
 802877a:	f7ed fca3 	bl	80160c4 <osMutexRelease>
}
 802877e:	bf00      	nop
 8028780:	3708      	adds	r7, #8
 8028782:	46bd      	mov	sp, r7
 8028784:	bd80      	pop	{r7, pc}
 8028786:	bf00      	nop
 8028788:	2001d57c 	.word	0x2001d57c

0802878c <BH1750_send_command>:

	return HAL_OK;
}

HAL_StatusTypeDef BH1750_send_command(BH1750_device_t* dev, uint8_t cmd)
{
 802878c:	b580      	push	{r7, lr}
 802878e:	b086      	sub	sp, #24
 8028790:	af02      	add	r7, sp, #8
 8028792:	6078      	str	r0, [r7, #4]
 8028794:	460b      	mov	r3, r1
 8028796:	70fb      	strb	r3, [r7, #3]
	//TODO hal checks
	uint8_t u;
	if(u=HAL_I2C_Master_Transmit(
 8028798:	687b      	ldr	r3, [r7, #4]
 802879a:	6858      	ldr	r0, [r3, #4]
			dev->i2c_handle,	//I2C Handle
			dev->address_w,		//I2C addr of dev
 802879c:	687b      	ldr	r3, [r7, #4]
 802879e:	7a5b      	ldrb	r3, [r3, #9]
	if(u=HAL_I2C_Master_Transmit(
 80287a0:	b299      	uxth	r1, r3
 80287a2:	1cfa      	adds	r2, r7, #3
 80287a4:	230a      	movs	r3, #10
 80287a6:	9300      	str	r3, [sp, #0]
 80287a8:	2301      	movs	r3, #1
 80287aa:	f7e9 ffb9 	bl	8012720 <HAL_I2C_Master_Transmit>
 80287ae:	4603      	mov	r3, r0
			&cmd,				//CMD to be executed
			1,					//8bit addr
			10					//Wait time
		) != HAL_OK) return HAL_ERROR;
 80287b0:	2b00      	cmp	r3, #0
 80287b2:	bf14      	ite	ne
 80287b4:	2301      	movne	r3, #1
 80287b6:	2300      	moveq	r3, #0
 80287b8:	b2db      	uxtb	r3, r3
	if(u=HAL_I2C_Master_Transmit(
 80287ba:	73fb      	strb	r3, [r7, #15]
 80287bc:	7bfb      	ldrb	r3, [r7, #15]
 80287be:	2b00      	cmp	r3, #0
 80287c0:	d001      	beq.n	80287c6 <BH1750_send_command+0x3a>
		) != HAL_OK) return HAL_ERROR;
 80287c2:	2301      	movs	r3, #1
 80287c4:	e000      	b.n	80287c8 <BH1750_send_command+0x3c>

	return HAL_OK;
 80287c6:	2300      	movs	r3, #0
}
 80287c8:	4618      	mov	r0, r3
 80287ca:	3710      	adds	r7, #16
 80287cc:	46bd      	mov	sp, r7
 80287ce:	bd80      	pop	{r7, pc}

080287d0 <BH1750_poll_self>:

void BH1750_poll_self(BH1750_device_t* self)
{
 80287d0:	b580      	push	{r7, lr}
 80287d2:	b082      	sub	sp, #8
 80287d4:	af00      	add	r7, sp, #0
 80287d6:	6078      	str	r0, [r7, #4]
	BH1750_get_lumen(self);
 80287d8:	6878      	ldr	r0, [r7, #4]
 80287da:	f000 f8b9 	bl	8028950 <BH1750_get_lumen>
}
 80287de:	bf00      	nop
 80287e0:	3708      	adds	r7, #8
 80287e2:	46bd      	mov	sp, r7
 80287e4:	bd80      	pop	{r7, pc}
	...

080287e8 <BH1750_init_dev_struct>:

BH1750_device_t* BH1750_init_dev_struct(I2C_HandleTypeDef* i2c_handle,
		char* name, bool addr_grounded)
{
 80287e8:	b580      	push	{r7, lr}
 80287ea:	b086      	sub	sp, #24
 80287ec:	af00      	add	r7, sp, #0
 80287ee:	60f8      	str	r0, [r7, #12]
 80287f0:	60b9      	str	r1, [r7, #8]
 80287f2:	4613      	mov	r3, r2
 80287f4:	71fb      	strb	r3, [r7, #7]
	BH1750_device_t* init =
			(BH1750_device_t*)pvPortCalloc(1, sizeof(BH1750_device_t));
 80287f6:	2114      	movs	r1, #20
 80287f8:	2001      	movs	r0, #1
 80287fa:	f7ee faf3 	bl	8016de4 <pvPortCalloc>
 80287fe:	4603      	mov	r3, r0
	BH1750_device_t* init =
 8028800:	617b      	str	r3, [r7, #20]

	if(init == NULL) return NULL;
 8028802:	697b      	ldr	r3, [r7, #20]
 8028804:	2b00      	cmp	r3, #0
 8028806:	d101      	bne.n	802880c <BH1750_init_dev_struct+0x24>
 8028808:	2300      	movs	r3, #0
 802880a:	e02d      	b.n	8028868 <BH1750_init_dev_struct+0x80>

	if(addr_grounded){
 802880c:	79fb      	ldrb	r3, [r7, #7]
 802880e:	2b00      	cmp	r3, #0
 8028810:	d006      	beq.n	8028820 <BH1750_init_dev_struct+0x38>
		init->address_r = BH1750_GROUND_ADDR_READ;
 8028812:	697b      	ldr	r3, [r7, #20]
 8028814:	2247      	movs	r2, #71	; 0x47
 8028816:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_GROUND_ADDR_WRITE;
 8028818:	697b      	ldr	r3, [r7, #20]
 802881a:	2246      	movs	r2, #70	; 0x46
 802881c:	725a      	strb	r2, [r3, #9]
 802881e:	e005      	b.n	802882c <BH1750_init_dev_struct+0x44>
	}else{
		init->address_r = BH1750_NO_GROUND_ADDR_READ;
 8028820:	697b      	ldr	r3, [r7, #20]
 8028822:	22ba      	movs	r2, #186	; 0xba
 8028824:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_NO_GROUND_ADDR_WRITE;
 8028826:	697b      	ldr	r3, [r7, #20]
 8028828:	22b9      	movs	r2, #185	; 0xb9
 802882a:	725a      	strb	r2, [r3, #9]
	}

	init->name = (char*)pvPortMalloc(sizeof(char) * strlen(name));
 802882c:	68b8      	ldr	r0, [r7, #8]
 802882e:	f7e7 fc11 	bl	8010054 <strlen>
 8028832:	4603      	mov	r3, r0
 8028834:	4618      	mov	r0, r3
 8028836:	f7ee f8f1 	bl	8016a1c <pvPortMalloc>
 802883a:	4603      	mov	r3, r0
 802883c:	461a      	mov	r2, r3
 802883e:	697b      	ldr	r3, [r7, #20]
 8028840:	601a      	str	r2, [r3, #0]

	if(init->name == NULL) return NULL;
 8028842:	697b      	ldr	r3, [r7, #20]
 8028844:	681b      	ldr	r3, [r3, #0]
 8028846:	2b00      	cmp	r3, #0
 8028848:	d101      	bne.n	802884e <BH1750_init_dev_struct+0x66>
 802884a:	2300      	movs	r3, #0
 802884c:	e00c      	b.n	8028868 <BH1750_init_dev_struct+0x80>

	init->i2c_handle = i2c_handle;
 802884e:	697b      	ldr	r3, [r7, #20]
 8028850:	68fa      	ldr	r2, [r7, #12]
 8028852:	605a      	str	r2, [r3, #4]

	strcpy(init->name, name);
 8028854:	697b      	ldr	r3, [r7, #20]
 8028856:	681b      	ldr	r3, [r3, #0]
 8028858:	68b9      	ldr	r1, [r7, #8]
 802885a:	4618      	mov	r0, r3
 802885c:	f003 fb0a 	bl	802be74 <strcpy>

	init->polll = &BH1750_poll_self;
 8028860:	697b      	ldr	r3, [r7, #20]
 8028862:	4a03      	ldr	r2, [pc, #12]	; (8028870 <BH1750_init_dev_struct+0x88>)
 8028864:	611a      	str	r2, [r3, #16]

	return init;
 8028866:	697b      	ldr	r3, [r7, #20]
}
 8028868:	4618      	mov	r0, r3
 802886a:	3718      	adds	r7, #24
 802886c:	46bd      	mov	sp, r7
 802886e:	bd80      	pop	{r7, pc}
 8028870:	080287d1 	.word	0x080287d1

08028874 <BH1750_init_dev>:

HAL_StatusTypeDef BH1750_init_dev(BH1750_device_t* dev)
{
 8028874:	b580      	push	{r7, lr}
 8028876:	b082      	sub	sp, #8
 8028878:	af00      	add	r7, sp, #0
 802887a:	6078      	str	r0, [r7, #4]
	BH1750_send_command(dev, CMD_POWER_ON);
 802887c:	2101      	movs	r1, #1
 802887e:	6878      	ldr	r0, [r7, #4]
 8028880:	f7ff ff84 	bl	802878c <BH1750_send_command>
	BH1750_send_command(dev, CMD_RESET);
 8028884:	2103      	movs	r1, #3
 8028886:	6878      	ldr	r0, [r7, #4]
 8028888:	f7ff ff80 	bl	802878c <BH1750_send_command>
	BH1750_send_command(dev, CMD_H_RES_MODE);
 802888c:	2110      	movs	r1, #16
 802888e:	6878      	ldr	r0, [r7, #4]
 8028890:	f7ff ff7c 	bl	802878c <BH1750_send_command>

	return HAL_OK;
 8028894:	2300      	movs	r3, #0
}
 8028896:	4618      	mov	r0, r3
 8028898:	3708      	adds	r7, #8
 802889a:	46bd      	mov	sp, r7
 802889c:	bd80      	pop	{r7, pc}

0802889e <BH1750_read_dev>:

HAL_StatusTypeDef BH1750_read_dev(BH1750_device_t* dev)
{
 802889e:	b580      	push	{r7, lr}
 80288a0:	b084      	sub	sp, #16
 80288a2:	af02      	add	r7, sp, #8
 80288a4:	6078      	str	r0, [r7, #4]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 80288a6:	687b      	ldr	r3, [r7, #4]
 80288a8:	6858      	ldr	r0, [r3, #4]
			dev->address_r,
 80288aa:	687b      	ldr	r3, [r7, #4]
 80288ac:	7a1b      	ldrb	r3, [r3, #8]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 80288ae:	b299      	uxth	r1, r3
			dev->buffer,
 80288b0:	687b      	ldr	r3, [r7, #4]
 80288b2:	f103 020c 	add.w	r2, r3, #12
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 80288b6:	230a      	movs	r3, #10
 80288b8:	9300      	str	r3, [sp, #0]
 80288ba:	2302      	movs	r3, #2
 80288bc:	f7ea f824 	bl	8012908 <HAL_I2C_Master_Receive>
 80288c0:	4603      	mov	r3, r0
 80288c2:	2b00      	cmp	r3, #0
 80288c4:	d001      	beq.n	80288ca <BH1750_read_dev+0x2c>
			2,
			10
	) != HAL_OK) return HAL_ERROR;
 80288c6:	2301      	movs	r3, #1
 80288c8:	e000      	b.n	80288cc <BH1750_read_dev+0x2e>

	return HAL_OK;
 80288ca:	2300      	movs	r3, #0
}
 80288cc:	4618      	mov	r0, r3
 80288ce:	3708      	adds	r7, #8
 80288d0:	46bd      	mov	sp, r7
 80288d2:	bd80      	pop	{r7, pc}

080288d4 <BH1750_convert>:

HAL_StatusTypeDef BH1750_convert(BH1750_device_t* dev)
{
 80288d4:	b590      	push	{r4, r7, lr}
 80288d6:	b085      	sub	sp, #20
 80288d8:	af00      	add	r7, sp, #0
 80288da:	6078      	str	r0, [r7, #4]
	dev->value = dev->buffer[0];
 80288dc:	687b      	ldr	r3, [r7, #4]
 80288de:	7b1b      	ldrb	r3, [r3, #12]
 80288e0:	b29a      	uxth	r2, r3
 80288e2:	687b      	ldr	r3, [r7, #4]
 80288e4:	815a      	strh	r2, [r3, #10]
	dev->value = (dev->value << 8) | dev->buffer[1];
 80288e6:	687b      	ldr	r3, [r7, #4]
 80288e8:	895b      	ldrh	r3, [r3, #10]
 80288ea:	021b      	lsls	r3, r3, #8
 80288ec:	b21a      	sxth	r2, r3
 80288ee:	687b      	ldr	r3, [r7, #4]
 80288f0:	7b5b      	ldrb	r3, [r3, #13]
 80288f2:	b21b      	sxth	r3, r3
 80288f4:	4313      	orrs	r3, r2
 80288f6:	b21b      	sxth	r3, r3
 80288f8:	b29a      	uxth	r2, r3
 80288fa:	687b      	ldr	r3, [r7, #4]
 80288fc:	815a      	strh	r2, [r3, #10]
	  uint8_t size;
	//TODO check float stuff
	dev->value/=1.2;
 80288fe:	687b      	ldr	r3, [r7, #4]
 8028900:	895b      	ldrh	r3, [r3, #10]
 8028902:	4618      	mov	r0, r3
 8028904:	f7e7 fd56 	bl	80103b4 <__aeabi_i2d>
 8028908:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 802890c:	4b0d      	ldr	r3, [pc, #52]	; (8028944 <BH1750_convert+0x70>)
 802890e:	f7e7 fee1 	bl	80106d4 <__aeabi_ddiv>
 8028912:	4603      	mov	r3, r0
 8028914:	460c      	mov	r4, r1
 8028916:	4618      	mov	r0, r3
 8028918:	4621      	mov	r1, r4
 802891a:	f7e7 ffc3 	bl	80108a4 <__aeabi_d2uiz>
 802891e:	4603      	mov	r3, r0
 8028920:	b29a      	uxth	r2, r3
 8028922:	687b      	ldr	r3, [r7, #4]
 8028924:	815a      	strh	r2, [r3, #10]
	  size = sprintf(buffer, "BH1750 Lux: %d\n\r", dev->value);
 8028926:	687b      	ldr	r3, [r7, #4]
 8028928:	895b      	ldrh	r3, [r3, #10]
 802892a:	461a      	mov	r2, r3
 802892c:	4906      	ldr	r1, [pc, #24]	; (8028948 <BH1750_convert+0x74>)
 802892e:	4807      	ldr	r0, [pc, #28]	; (802894c <BH1750_convert+0x78>)
 8028930:	f003 fa7c 	bl	802be2c <siprintf>
 8028934:	4603      	mov	r3, r0
 8028936:	73fb      	strb	r3, [r7, #15]
	//  HAL_UART_Transmit(&huart3, (uint8_t*)buffer, size, 100);
	return HAL_OK;
 8028938:	2300      	movs	r3, #0
}
 802893a:	4618      	mov	r0, r3
 802893c:	3714      	adds	r7, #20
 802893e:	46bd      	mov	sp, r7
 8028940:	bd90      	pop	{r4, r7, pc}
 8028942:	bf00      	nop
 8028944:	3ff33333 	.word	0x3ff33333
 8028948:	080315bc 	.word	0x080315bc
 802894c:	2001d68c 	.word	0x2001d68c

08028950 <BH1750_get_lumen>:

HAL_StatusTypeDef BH1750_get_lumen(BH1750_device_t* dev)
{
 8028950:	b580      	push	{r7, lr}
 8028952:	b082      	sub	sp, #8
 8028954:	af00      	add	r7, sp, #0
 8028956:	6078      	str	r0, [r7, #4]
	BH1750_read_dev(dev);
 8028958:	6878      	ldr	r0, [r7, #4]
 802895a:	f7ff ffa0 	bl	802889e <BH1750_read_dev>
	BH1750_convert(dev);
 802895e:	6878      	ldr	r0, [r7, #4]
 8028960:	f7ff ffb8 	bl	80288d4 <BH1750_convert>
	return HAL_OK;
 8028964:	2300      	movs	r3, #0
}
 8028966:	4618      	mov	r0, r3
 8028968:	3708      	adds	r7, #8
 802896a:	46bd      	mov	sp, r7
 802896c:	bd80      	pop	{r7, pc}
	...

08028970 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8028970:	b580      	push	{r7, lr}
 8028972:	b08e      	sub	sp, #56	; 0x38
 8028974:	af00      	add	r7, sp, #0
 8028976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8028978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802897c:	2200      	movs	r2, #0
 802897e:	601a      	str	r2, [r3, #0]
 8028980:	605a      	str	r2, [r3, #4]
 8028982:	609a      	str	r2, [r3, #8]
 8028984:	60da      	str	r2, [r3, #12]
 8028986:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8028988:	687b      	ldr	r3, [r7, #4]
 802898a:	681b      	ldr	r3, [r3, #0]
 802898c:	4a52      	ldr	r2, [pc, #328]	; (8028ad8 <HAL_ETH_MspInit+0x168>)
 802898e:	4293      	cmp	r3, r2
 8028990:	f040 809e 	bne.w	8028ad0 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8028994:	4a51      	ldr	r2, [pc, #324]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028996:	4b51      	ldr	r3, [pc, #324]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802899a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 802899e:	6313      	str	r3, [r2, #48]	; 0x30
 80289a0:	4b4e      	ldr	r3, [pc, #312]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80289a8:	623b      	str	r3, [r7, #32]
 80289aa:	6a3b      	ldr	r3, [r7, #32]
 80289ac:	4a4b      	ldr	r2, [pc, #300]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289ae:	4b4b      	ldr	r3, [pc, #300]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80289b6:	6313      	str	r3, [r2, #48]	; 0x30
 80289b8:	4b48      	ldr	r3, [pc, #288]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80289c0:	61fb      	str	r3, [r7, #28]
 80289c2:	69fb      	ldr	r3, [r7, #28]
 80289c4:	4a45      	ldr	r2, [pc, #276]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289c6:	4b45      	ldr	r3, [pc, #276]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289ca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80289ce:	6313      	str	r3, [r2, #48]	; 0x30
 80289d0:	4b42      	ldr	r3, [pc, #264]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80289d8:	61bb      	str	r3, [r7, #24]
 80289da:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80289dc:	4a3f      	ldr	r2, [pc, #252]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289de:	4b3f      	ldr	r3, [pc, #252]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289e2:	f043 0304 	orr.w	r3, r3, #4
 80289e6:	6313      	str	r3, [r2, #48]	; 0x30
 80289e8:	4b3c      	ldr	r3, [pc, #240]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289ec:	f003 0304 	and.w	r3, r3, #4
 80289f0:	617b      	str	r3, [r7, #20]
 80289f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80289f4:	4a39      	ldr	r2, [pc, #228]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289f6:	4b39      	ldr	r3, [pc, #228]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 80289f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289fa:	f043 0301 	orr.w	r3, r3, #1
 80289fe:	6313      	str	r3, [r2, #48]	; 0x30
 8028a00:	4b36      	ldr	r3, [pc, #216]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028a04:	f003 0301 	and.w	r3, r3, #1
 8028a08:	613b      	str	r3, [r7, #16]
 8028a0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8028a0c:	4a33      	ldr	r2, [pc, #204]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028a0e:	4b33      	ldr	r3, [pc, #204]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028a12:	f043 0302 	orr.w	r3, r3, #2
 8028a16:	6313      	str	r3, [r2, #48]	; 0x30
 8028a18:	4b30      	ldr	r3, [pc, #192]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028a1c:	f003 0302 	and.w	r3, r3, #2
 8028a20:	60fb      	str	r3, [r7, #12]
 8028a22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8028a24:	4a2d      	ldr	r2, [pc, #180]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028a26:	4b2d      	ldr	r3, [pc, #180]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028a2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8028a2e:	6313      	str	r3, [r2, #48]	; 0x30
 8028a30:	4b2a      	ldr	r3, [pc, #168]	; (8028adc <HAL_ETH_MspInit+0x16c>)
 8028a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028a38:	60bb      	str	r3, [r7, #8]
 8028a3a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8028a3c:	2332      	movs	r3, #50	; 0x32
 8028a3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8028a40:	2302      	movs	r3, #2
 8028a42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8028a44:	2300      	movs	r3, #0
 8028a46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8028a48:	2303      	movs	r3, #3
 8028a4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8028a4c:	230b      	movs	r3, #11
 8028a4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8028a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8028a54:	4619      	mov	r1, r3
 8028a56:	4822      	ldr	r0, [pc, #136]	; (8028ae0 <HAL_ETH_MspInit+0x170>)
 8028a58:	f7e9 fbf6 	bl	8012248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8028a5c:	2386      	movs	r3, #134	; 0x86
 8028a5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8028a60:	2302      	movs	r3, #2
 8028a62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8028a64:	2300      	movs	r3, #0
 8028a66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8028a68:	2303      	movs	r3, #3
 8028a6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8028a6c:	230b      	movs	r3, #11
 8028a6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8028a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8028a74:	4619      	mov	r1, r3
 8028a76:	481b      	ldr	r0, [pc, #108]	; (8028ae4 <HAL_ETH_MspInit+0x174>)
 8028a78:	f7e9 fbe6 	bl	8012248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8028a7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8028a80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8028a82:	2302      	movs	r3, #2
 8028a84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8028a86:	2300      	movs	r3, #0
 8028a88:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8028a8a:	2303      	movs	r3, #3
 8028a8c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8028a8e:	230b      	movs	r3, #11
 8028a90:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8028a92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8028a96:	4619      	mov	r1, r3
 8028a98:	4813      	ldr	r0, [pc, #76]	; (8028ae8 <HAL_ETH_MspInit+0x178>)
 8028a9a:	f7e9 fbd5 	bl	8012248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8028a9e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8028aa2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8028aa4:	2302      	movs	r3, #2
 8028aa6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8028aa8:	2300      	movs	r3, #0
 8028aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8028aac:	2303      	movs	r3, #3
 8028aae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8028ab0:	230b      	movs	r3, #11
 8028ab2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8028ab4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8028ab8:	4619      	mov	r1, r3
 8028aba:	480c      	ldr	r0, [pc, #48]	; (8028aec <HAL_ETH_MspInit+0x17c>)
 8028abc:	f7e9 fbc4 	bl	8012248 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8028ac0:	2200      	movs	r2, #0
 8028ac2:	2105      	movs	r1, #5
 8028ac4:	203d      	movs	r0, #61	; 0x3d
 8028ac6:	f7e8 f99b 	bl	8010e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8028aca:	203d      	movs	r0, #61	; 0x3d
 8028acc:	f7e8 f9b4 	bl	8010e38 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8028ad0:	bf00      	nop
 8028ad2:	3738      	adds	r7, #56	; 0x38
 8028ad4:	46bd      	mov	sp, r7
 8028ad6:	bd80      	pop	{r7, pc}
 8028ad8:	40028000 	.word	0x40028000
 8028adc:	40023800 	.word	0x40023800
 8028ae0:	40020800 	.word	0x40020800
 8028ae4:	40020000 	.word	0x40020000
 8028ae8:	40020400 	.word	0x40020400
 8028aec:	40021800 	.word	0x40021800

08028af0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8028af0:	b580      	push	{r7, lr}
 8028af2:	b082      	sub	sp, #8
 8028af4:	af00      	add	r7, sp, #0
 8028af6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8028af8:	4b04      	ldr	r3, [pc, #16]	; (8028b0c <HAL_ETH_RxCpltCallback+0x1c>)
 8028afa:	681b      	ldr	r3, [r3, #0]
 8028afc:	4618      	mov	r0, r3
 8028afe:	f7ed fb99 	bl	8016234 <osSemaphoreRelease>
}
 8028b02:	bf00      	nop
 8028b04:	3708      	adds	r7, #8
 8028b06:	46bd      	mov	sp, r7
 8028b08:	bd80      	pop	{r7, pc}
 8028b0a:	bf00      	nop
 8028b0c:	200171dc 	.word	0x200171dc

08028b10 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8028b10:	b5b0      	push	{r4, r5, r7, lr}
 8028b12:	b090      	sub	sp, #64	; 0x40
 8028b14:	af00      	add	r7, sp, #0
 8028b16:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8028b18:	2300      	movs	r3, #0
 8028b1a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8028b1c:	4b60      	ldr	r3, [pc, #384]	; (8028ca0 <low_level_init+0x190>)
 8028b1e:	4a61      	ldr	r2, [pc, #388]	; (8028ca4 <low_level_init+0x194>)
 8028b20:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8028b22:	4b5f      	ldr	r3, [pc, #380]	; (8028ca0 <low_level_init+0x190>)
 8028b24:	2201      	movs	r2, #1
 8028b26:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8028b28:	4b5d      	ldr	r3, [pc, #372]	; (8028ca0 <low_level_init+0x190>)
 8028b2a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8028b2e:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8028b30:	4b5b      	ldr	r3, [pc, #364]	; (8028ca0 <low_level_init+0x190>)
 8028b32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8028b36:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8028b38:	4b59      	ldr	r3, [pc, #356]	; (8028ca0 <low_level_init+0x190>)
 8028b3a:	2200      	movs	r2, #0
 8028b3c:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8028b3e:	2300      	movs	r3, #0
 8028b40:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 8028b44:	2380      	movs	r3, #128	; 0x80
 8028b46:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 8028b4a:	23e1      	movs	r3, #225	; 0xe1
 8028b4c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 8028b50:	2300      	movs	r3, #0
 8028b52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 8028b56:	2300      	movs	r3, #0
 8028b58:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 8028b5c:	2300      	movs	r3, #0
 8028b5e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 8028b62:	4a4f      	ldr	r2, [pc, #316]	; (8028ca0 <low_level_init+0x190>)
 8028b64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8028b68:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8028b6a:	4b4d      	ldr	r3, [pc, #308]	; (8028ca0 <low_level_init+0x190>)
 8028b6c:	2201      	movs	r2, #1
 8028b6e:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8028b70:	4b4b      	ldr	r3, [pc, #300]	; (8028ca0 <low_level_init+0x190>)
 8028b72:	2200      	movs	r2, #0
 8028b74:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8028b76:	4b4a      	ldr	r3, [pc, #296]	; (8028ca0 <low_level_init+0x190>)
 8028b78:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8028b7c:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8028b7e:	4848      	ldr	r0, [pc, #288]	; (8028ca0 <low_level_init+0x190>)
 8028b80:	f7e8 f9e0 	bl	8010f44 <HAL_ETH_Init>
 8028b84:	4603      	mov	r3, r0
 8028b86:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 8028b8a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8028b8e:	2b00      	cmp	r3, #0
 8028b90:	d108      	bne.n	8028ba4 <low_level_init+0x94>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8028b92:	687b      	ldr	r3, [r7, #4]
 8028b94:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8028b98:	f043 0304 	orr.w	r3, r3, #4
 8028b9c:	b2da      	uxtb	r2, r3
 8028b9e:	687b      	ldr	r3, [r7, #4]
 8028ba0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8028ba4:	2304      	movs	r3, #4
 8028ba6:	4a40      	ldr	r2, [pc, #256]	; (8028ca8 <low_level_init+0x198>)
 8028ba8:	4940      	ldr	r1, [pc, #256]	; (8028cac <low_level_init+0x19c>)
 8028baa:	483d      	ldr	r0, [pc, #244]	; (8028ca0 <low_level_init+0x190>)
 8028bac:	f7e8 fb66 	bl	801127c <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8028bb0:	2304      	movs	r3, #4
 8028bb2:	4a3f      	ldr	r2, [pc, #252]	; (8028cb0 <low_level_init+0x1a0>)
 8028bb4:	493f      	ldr	r1, [pc, #252]	; (8028cb4 <low_level_init+0x1a4>)
 8028bb6:	483a      	ldr	r0, [pc, #232]	; (8028ca0 <low_level_init+0x190>)
 8028bb8:	f7e8 fbc9 	bl	801134e <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8028bbc:	687b      	ldr	r3, [r7, #4]
 8028bbe:	2206      	movs	r2, #6
 8028bc0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8028bc4:	4b36      	ldr	r3, [pc, #216]	; (8028ca0 <low_level_init+0x190>)
 8028bc6:	695b      	ldr	r3, [r3, #20]
 8028bc8:	781a      	ldrb	r2, [r3, #0]
 8028bca:	687b      	ldr	r3, [r7, #4]
 8028bcc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8028bd0:	4b33      	ldr	r3, [pc, #204]	; (8028ca0 <low_level_init+0x190>)
 8028bd2:	695b      	ldr	r3, [r3, #20]
 8028bd4:	785a      	ldrb	r2, [r3, #1]
 8028bd6:	687b      	ldr	r3, [r7, #4]
 8028bd8:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8028bdc:	4b30      	ldr	r3, [pc, #192]	; (8028ca0 <low_level_init+0x190>)
 8028bde:	695b      	ldr	r3, [r3, #20]
 8028be0:	789a      	ldrb	r2, [r3, #2]
 8028be2:	687b      	ldr	r3, [r7, #4]
 8028be4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8028be8:	4b2d      	ldr	r3, [pc, #180]	; (8028ca0 <low_level_init+0x190>)
 8028bea:	695b      	ldr	r3, [r3, #20]
 8028bec:	78da      	ldrb	r2, [r3, #3]
 8028bee:	687b      	ldr	r3, [r7, #4]
 8028bf0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8028bf4:	4b2a      	ldr	r3, [pc, #168]	; (8028ca0 <low_level_init+0x190>)
 8028bf6:	695b      	ldr	r3, [r3, #20]
 8028bf8:	791a      	ldrb	r2, [r3, #4]
 8028bfa:	687b      	ldr	r3, [r7, #4]
 8028bfc:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8028c00:	4b27      	ldr	r3, [pc, #156]	; (8028ca0 <low_level_init+0x190>)
 8028c02:	695b      	ldr	r3, [r3, #20]
 8028c04:	795a      	ldrb	r2, [r3, #5]
 8028c06:	687b      	ldr	r3, [r7, #4]
 8028c08:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

  /* maximum transfer unit */
  netif->mtu = 1500;
 8028c0c:	687b      	ldr	r3, [r7, #4]
 8028c0e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8028c12:	851a      	strh	r2, [r3, #40]	; 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8028c14:	687b      	ldr	r3, [r7, #4]
 8028c16:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8028c1a:	f043 030a 	orr.w	r3, r3, #10
 8028c1e:	b2da      	uxtb	r2, r3
 8028c20:	687b      	ldr	r3, [r7, #4]
 8028c22:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 8028c26:	2300      	movs	r3, #0
 8028c28:	62bb      	str	r3, [r7, #40]	; 0x28
 8028c2a:	2300      	movs	r3, #0
 8028c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 8028c2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8028c32:	2101      	movs	r1, #1
 8028c34:	4618      	mov	r0, r3
 8028c36:	f7ed fa7b 	bl	8016130 <osSemaphoreCreate>
 8028c3a:	4602      	mov	r2, r0
 8028c3c:	4b1e      	ldr	r3, [pc, #120]	; (8028cb8 <low_level_init+0x1a8>)
 8028c3e:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 8028c40:	4b1e      	ldr	r3, [pc, #120]	; (8028cbc <low_level_init+0x1ac>)
 8028c42:	f107 040c 	add.w	r4, r7, #12
 8028c46:	461d      	mov	r5, r3
 8028c48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8028c4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8028c4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8028c50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8028c54:	f107 030c 	add.w	r3, r7, #12
 8028c58:	6879      	ldr	r1, [r7, #4]
 8028c5a:	4618      	mov	r0, r3
 8028c5c:	f7ed f96c 	bl	8015f38 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8028c60:	480f      	ldr	r0, [pc, #60]	; (8028ca0 <low_level_init+0x190>)
 8028c62:	f7e8 fe9c 	bl	801199e <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8028c66:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8028c6a:	461a      	mov	r2, r3
 8028c6c:	211d      	movs	r1, #29
 8028c6e:	480c      	ldr	r0, [pc, #48]	; (8028ca0 <low_level_init+0x190>)
 8028c70:	f7e8 fdc7 	bl	8011802 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8028c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8028c76:	f043 030b 	orr.w	r3, r3, #11
 8028c7a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8028c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8028c7e:	461a      	mov	r2, r3
 8028c80:	211d      	movs	r1, #29
 8028c82:	4807      	ldr	r0, [pc, #28]	; (8028ca0 <low_level_init+0x190>)
 8028c84:	f7e8 fe25 	bl	80118d2 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8028c88:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8028c8c:	461a      	mov	r2, r3
 8028c8e:	211d      	movs	r1, #29
 8028c90:	4803      	ldr	r0, [pc, #12]	; (8028ca0 <low_level_init+0x190>)
 8028c92:	f7e8 fdb6 	bl	8011802 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8028c96:	bf00      	nop
 8028c98:	3740      	adds	r7, #64	; 0x40
 8028c9a:	46bd      	mov	sp, r7
 8028c9c:	bdb0      	pop	{r4, r5, r7, pc}
 8028c9e:	bf00      	nop
 8028ca0:	2001d580 	.word	0x2001d580
 8028ca4:	40028000 	.word	0x40028000
 8028ca8:	2007d8d0 	.word	0x2007d8d0
 8028cac:	2007c080 	.word	0x2007c080
 8028cb0:	2007c100 	.word	0x2007c100
 8028cb4:	2007c000 	.word	0x2007c000
 8028cb8:	200171dc 	.word	0x200171dc
 8028cbc:	080315d8 	.word	0x080315d8

08028cc0 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8028cc0:	b580      	push	{r7, lr}
 8028cc2:	b08a      	sub	sp, #40	; 0x28
 8028cc4:	af00      	add	r7, sp, #0
 8028cc6:	6078      	str	r0, [r7, #4]
 8028cc8:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8028cca:	4b4b      	ldr	r3, [pc, #300]	; (8028df8 <low_level_output+0x138>)
 8028ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8028cce:	689b      	ldr	r3, [r3, #8]
 8028cd0:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8028cd2:	2300      	movs	r3, #0
 8028cd4:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8028cd6:	2300      	movs	r3, #0
 8028cd8:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8028cda:	2300      	movs	r3, #0
 8028cdc:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8028cde:	2300      	movs	r3, #0
 8028ce0:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8028ce2:	4b45      	ldr	r3, [pc, #276]	; (8028df8 <low_level_output+0x138>)
 8028ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8028ce6:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8028ce8:	2300      	movs	r3, #0
 8028cea:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8028cec:	683b      	ldr	r3, [r7, #0]
 8028cee:	623b      	str	r3, [r7, #32]
 8028cf0:	e05a      	b.n	8028da8 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8028cf2:	69bb      	ldr	r3, [r7, #24]
 8028cf4:	681b      	ldr	r3, [r3, #0]
 8028cf6:	2b00      	cmp	r3, #0
 8028cf8:	da03      	bge.n	8028d02 <low_level_output+0x42>
      {
        errval = ERR_USE;
 8028cfa:	23f8      	movs	r3, #248	; 0xf8
 8028cfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8028d00:	e05c      	b.n	8028dbc <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8028d02:	6a3b      	ldr	r3, [r7, #32]
 8028d04:	895b      	ldrh	r3, [r3, #10]
 8028d06:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8028d08:	2300      	movs	r3, #0
 8028d0a:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8028d0c:	e02f      	b.n	8028d6e <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8028d0e:	69fa      	ldr	r2, [r7, #28]
 8028d10:	693b      	ldr	r3, [r7, #16]
 8028d12:	18d0      	adds	r0, r2, r3
 8028d14:	6a3b      	ldr	r3, [r7, #32]
 8028d16:	685a      	ldr	r2, [r3, #4]
 8028d18:	68bb      	ldr	r3, [r7, #8]
 8028d1a:	18d1      	adds	r1, r2, r3
 8028d1c:	693a      	ldr	r2, [r7, #16]
 8028d1e:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8028d22:	1a9b      	subs	r3, r3, r2
 8028d24:	461a      	mov	r2, r3
 8028d26:	f002 fd72 	bl	802b80e <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8028d2a:	69bb      	ldr	r3, [r7, #24]
 8028d2c:	68db      	ldr	r3, [r3, #12]
 8028d2e:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8028d30:	69bb      	ldr	r3, [r7, #24]
 8028d32:	681b      	ldr	r3, [r3, #0]
 8028d34:	2b00      	cmp	r3, #0
 8028d36:	da03      	bge.n	8028d40 <low_level_output+0x80>
        {
          errval = ERR_USE;
 8028d38:	23f8      	movs	r3, #248	; 0xf8
 8028d3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8028d3e:	e03d      	b.n	8028dbc <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8028d40:	69bb      	ldr	r3, [r7, #24]
 8028d42:	689b      	ldr	r3, [r3, #8]
 8028d44:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8028d46:	693a      	ldr	r2, [r7, #16]
 8028d48:	68fb      	ldr	r3, [r7, #12]
 8028d4a:	4413      	add	r3, r2
 8028d4c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8028d50:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8028d52:	68ba      	ldr	r2, [r7, #8]
 8028d54:	693b      	ldr	r3, [r7, #16]
 8028d56:	1ad3      	subs	r3, r2, r3
 8028d58:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8028d5c:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8028d5e:	697a      	ldr	r2, [r7, #20]
 8028d60:	693b      	ldr	r3, [r7, #16]
 8028d62:	1ad3      	subs	r3, r2, r3
 8028d64:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8028d68:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8028d6a:	2300      	movs	r3, #0
 8028d6c:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8028d6e:	68fa      	ldr	r2, [r7, #12]
 8028d70:	693b      	ldr	r3, [r7, #16]
 8028d72:	4413      	add	r3, r2
 8028d74:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8028d78:	4293      	cmp	r3, r2
 8028d7a:	d8c8      	bhi.n	8028d0e <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8028d7c:	69fa      	ldr	r2, [r7, #28]
 8028d7e:	693b      	ldr	r3, [r7, #16]
 8028d80:	18d0      	adds	r0, r2, r3
 8028d82:	6a3b      	ldr	r3, [r7, #32]
 8028d84:	685a      	ldr	r2, [r3, #4]
 8028d86:	68bb      	ldr	r3, [r7, #8]
 8028d88:	4413      	add	r3, r2
 8028d8a:	68fa      	ldr	r2, [r7, #12]
 8028d8c:	4619      	mov	r1, r3
 8028d8e:	f002 fd3e 	bl	802b80e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8028d92:	693a      	ldr	r2, [r7, #16]
 8028d94:	68fb      	ldr	r3, [r7, #12]
 8028d96:	4413      	add	r3, r2
 8028d98:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8028d9a:	697a      	ldr	r2, [r7, #20]
 8028d9c:	68fb      	ldr	r3, [r7, #12]
 8028d9e:	4413      	add	r3, r2
 8028da0:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8028da2:	6a3b      	ldr	r3, [r7, #32]
 8028da4:	681b      	ldr	r3, [r3, #0]
 8028da6:	623b      	str	r3, [r7, #32]
 8028da8:	6a3b      	ldr	r3, [r7, #32]
 8028daa:	2b00      	cmp	r3, #0
 8028dac:	d1a1      	bne.n	8028cf2 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8028dae:	6979      	ldr	r1, [r7, #20]
 8028db0:	4811      	ldr	r0, [pc, #68]	; (8028df8 <low_level_output+0x138>)
 8028db2:	f7e8 fb39 	bl	8011428 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8028db6:	2300      	movs	r3, #0
 8028db8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8028dbc:	4b0e      	ldr	r3, [pc, #56]	; (8028df8 <low_level_output+0x138>)
 8028dbe:	681a      	ldr	r2, [r3, #0]
 8028dc0:	f241 0314 	movw	r3, #4116	; 0x1014
 8028dc4:	4413      	add	r3, r2
 8028dc6:	681b      	ldr	r3, [r3, #0]
 8028dc8:	f003 0320 	and.w	r3, r3, #32
 8028dcc:	2b00      	cmp	r3, #0
 8028dce:	d00d      	beq.n	8028dec <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8028dd0:	4b09      	ldr	r3, [pc, #36]	; (8028df8 <low_level_output+0x138>)
 8028dd2:	681a      	ldr	r2, [r3, #0]
 8028dd4:	f241 0314 	movw	r3, #4116	; 0x1014
 8028dd8:	4413      	add	r3, r2
 8028dda:	2220      	movs	r2, #32
 8028ddc:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8028dde:	4b06      	ldr	r3, [pc, #24]	; (8028df8 <low_level_output+0x138>)
 8028de0:	681a      	ldr	r2, [r3, #0]
 8028de2:	f241 0304 	movw	r3, #4100	; 0x1004
 8028de6:	4413      	add	r3, r2
 8028de8:	2200      	movs	r2, #0
 8028dea:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8028dec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8028df0:	4618      	mov	r0, r3
 8028df2:	3728      	adds	r7, #40	; 0x28
 8028df4:	46bd      	mov	sp, r7
 8028df6:	bd80      	pop	{r7, pc}
 8028df8:	2001d580 	.word	0x2001d580

08028dfc <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8028dfc:	b580      	push	{r7, lr}
 8028dfe:	b08c      	sub	sp, #48	; 0x30
 8028e00:	af00      	add	r7, sp, #0
 8028e02:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8028e04:	2300      	movs	r3, #0
 8028e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8028e08:	2300      	movs	r3, #0
 8028e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8028e0c:	2300      	movs	r3, #0
 8028e0e:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8028e10:	2300      	movs	r3, #0
 8028e12:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8028e14:	2300      	movs	r3, #0
 8028e16:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8028e18:	2300      	movs	r3, #0
 8028e1a:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8028e1c:	2300      	movs	r3, #0
 8028e1e:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8028e20:	484f      	ldr	r0, [pc, #316]	; (8028f60 <low_level_input+0x164>)
 8028e22:	f7e8 fbeb 	bl	80115fc <HAL_ETH_GetReceivedFrame_IT>
 8028e26:	4603      	mov	r3, r0
 8028e28:	2b00      	cmp	r3, #0
 8028e2a:	d001      	beq.n	8028e30 <low_level_input+0x34>

    return NULL;
 8028e2c:	2300      	movs	r3, #0
 8028e2e:	e092      	b.n	8028f56 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8028e30:	4b4b      	ldr	r3, [pc, #300]	; (8028f60 <low_level_input+0x164>)
 8028e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8028e34:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8028e36:	4b4a      	ldr	r3, [pc, #296]	; (8028f60 <low_level_input+0x164>)
 8028e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028e3a:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8028e3c:	89fb      	ldrh	r3, [r7, #14]
 8028e3e:	2b00      	cmp	r3, #0
 8028e40:	d007      	beq.n	8028e52 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8028e42:	89fb      	ldrh	r3, [r7, #14]
 8028e44:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8028e48:	4619      	mov	r1, r3
 8028e4a:	2000      	movs	r0, #0
 8028e4c:	f7f7 fbfc 	bl	8020648 <pbuf_alloc>
 8028e50:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 8028e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028e54:	2b00      	cmp	r3, #0
 8028e56:	d04b      	beq.n	8028ef0 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8028e58:	4b41      	ldr	r3, [pc, #260]	; (8028f60 <low_level_input+0x164>)
 8028e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028e5c:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8028e5e:	2300      	movs	r3, #0
 8028e60:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8028e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028e64:	62bb      	str	r3, [r7, #40]	; 0x28
 8028e66:	e040      	b.n	8028eea <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8028e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028e6a:	895b      	ldrh	r3, [r3, #10]
 8028e6c:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8028e6e:	2300      	movs	r3, #0
 8028e70:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8028e72:	e021      	b.n	8028eb8 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8028e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028e76:	685a      	ldr	r2, [r3, #4]
 8028e78:	69bb      	ldr	r3, [r7, #24]
 8028e7a:	18d0      	adds	r0, r2, r3
 8028e7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028e7e:	69fb      	ldr	r3, [r7, #28]
 8028e80:	18d1      	adds	r1, r2, r3
 8028e82:	69fa      	ldr	r2, [r7, #28]
 8028e84:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8028e88:	1a9b      	subs	r3, r3, r2
 8028e8a:	461a      	mov	r2, r3
 8028e8c:	f002 fcbf 	bl	802b80e <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8028e90:	6a3b      	ldr	r3, [r7, #32]
 8028e92:	68db      	ldr	r3, [r3, #12]
 8028e94:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8028e96:	6a3b      	ldr	r3, [r7, #32]
 8028e98:	689b      	ldr	r3, [r3, #8]
 8028e9a:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8028e9c:	69fa      	ldr	r2, [r7, #28]
 8028e9e:	697b      	ldr	r3, [r7, #20]
 8028ea0:	4413      	add	r3, r2
 8028ea2:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8028ea6:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8028ea8:	69ba      	ldr	r2, [r7, #24]
 8028eaa:	69fb      	ldr	r3, [r7, #28]
 8028eac:	1ad3      	subs	r3, r2, r3
 8028eae:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8028eb2:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8028eb4:	2300      	movs	r3, #0
 8028eb6:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8028eb8:	697a      	ldr	r2, [r7, #20]
 8028eba:	69fb      	ldr	r3, [r7, #28]
 8028ebc:	4413      	add	r3, r2
 8028ebe:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8028ec2:	4293      	cmp	r3, r2
 8028ec4:	d8d6      	bhi.n	8028e74 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8028ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028ec8:	685a      	ldr	r2, [r3, #4]
 8028eca:	69bb      	ldr	r3, [r7, #24]
 8028ecc:	18d0      	adds	r0, r2, r3
 8028ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028ed0:	69fb      	ldr	r3, [r7, #28]
 8028ed2:	4413      	add	r3, r2
 8028ed4:	697a      	ldr	r2, [r7, #20]
 8028ed6:	4619      	mov	r1, r3
 8028ed8:	f002 fc99 	bl	802b80e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8028edc:	69fa      	ldr	r2, [r7, #28]
 8028ede:	697b      	ldr	r3, [r7, #20]
 8028ee0:	4413      	add	r3, r2
 8028ee2:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8028ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028ee6:	681b      	ldr	r3, [r3, #0]
 8028ee8:	62bb      	str	r3, [r7, #40]	; 0x28
 8028eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8028eec:	2b00      	cmp	r3, #0
 8028eee:	d1bb      	bne.n	8028e68 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8028ef0:	4b1b      	ldr	r3, [pc, #108]	; (8028f60 <low_level_input+0x164>)
 8028ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028ef4:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8028ef6:	2300      	movs	r3, #0
 8028ef8:	613b      	str	r3, [r7, #16]
 8028efa:	e00b      	b.n	8028f14 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8028efc:	6a3b      	ldr	r3, [r7, #32]
 8028efe:	681b      	ldr	r3, [r3, #0]
 8028f00:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8028f04:	6a3b      	ldr	r3, [r7, #32]
 8028f06:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8028f08:	6a3b      	ldr	r3, [r7, #32]
 8028f0a:	68db      	ldr	r3, [r3, #12]
 8028f0c:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8028f0e:	693b      	ldr	r3, [r7, #16]
 8028f10:	3301      	adds	r3, #1
 8028f12:	613b      	str	r3, [r7, #16]
 8028f14:	4b12      	ldr	r3, [pc, #72]	; (8028f60 <low_level_input+0x164>)
 8028f16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8028f18:	693b      	ldr	r3, [r7, #16]
 8028f1a:	429a      	cmp	r2, r3
 8028f1c:	d8ee      	bhi.n	8028efc <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 8028f1e:	4b10      	ldr	r3, [pc, #64]	; (8028f60 <low_level_input+0x164>)
 8028f20:	2200      	movs	r2, #0
 8028f22:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8028f24:	4b0e      	ldr	r3, [pc, #56]	; (8028f60 <low_level_input+0x164>)
 8028f26:	681a      	ldr	r2, [r3, #0]
 8028f28:	f241 0314 	movw	r3, #4116	; 0x1014
 8028f2c:	4413      	add	r3, r2
 8028f2e:	681b      	ldr	r3, [r3, #0]
 8028f30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8028f34:	2b00      	cmp	r3, #0
 8028f36:	d00d      	beq.n	8028f54 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8028f38:	4b09      	ldr	r3, [pc, #36]	; (8028f60 <low_level_input+0x164>)
 8028f3a:	681a      	ldr	r2, [r3, #0]
 8028f3c:	f241 0314 	movw	r3, #4116	; 0x1014
 8028f40:	4413      	add	r3, r2
 8028f42:	2280      	movs	r2, #128	; 0x80
 8028f44:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8028f46:	4b06      	ldr	r3, [pc, #24]	; (8028f60 <low_level_input+0x164>)
 8028f48:	681a      	ldr	r2, [r3, #0]
 8028f4a:	f241 0308 	movw	r3, #4104	; 0x1008
 8028f4e:	4413      	add	r3, r2
 8028f50:	2200      	movs	r2, #0
 8028f52:	601a      	str	r2, [r3, #0]
  }
  return p;
 8028f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8028f56:	4618      	mov	r0, r3
 8028f58:	3730      	adds	r7, #48	; 0x30
 8028f5a:	46bd      	mov	sp, r7
 8028f5c:	bd80      	pop	{r7, pc}
 8028f5e:	bf00      	nop
 8028f60:	2001d580 	.word	0x2001d580

08028f64 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 8028f64:	b580      	push	{r7, lr}
 8028f66:	b084      	sub	sp, #16
 8028f68:	af00      	add	r7, sp, #0
 8028f6a:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8028f6c:	687b      	ldr	r3, [r7, #4]
 8028f6e:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8028f70:	4b12      	ldr	r3, [pc, #72]	; (8028fbc <ethernetif_input+0x58>)
 8028f72:	681b      	ldr	r3, [r3, #0]
 8028f74:	f04f 31ff 	mov.w	r1, #4294967295
 8028f78:	4618      	mov	r0, r3
 8028f7a:	f7ed f90d 	bl	8016198 <osSemaphoreWait>
 8028f7e:	4603      	mov	r3, r0
 8028f80:	2b00      	cmp	r3, #0
 8028f82:	d1f5      	bne.n	8028f70 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8028f84:	480e      	ldr	r0, [pc, #56]	; (8028fc0 <ethernetif_input+0x5c>)
 8028f86:	f7ff fba1 	bl	80286cc <sys_mutex_lock>
        p = low_level_input( netif );
 8028f8a:	68f8      	ldr	r0, [r7, #12]
 8028f8c:	f7ff ff36 	bl	8028dfc <low_level_input>
 8028f90:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8028f92:	68bb      	ldr	r3, [r7, #8]
 8028f94:	2b00      	cmp	r3, #0
 8028f96:	d00a      	beq.n	8028fae <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8028f98:	68fb      	ldr	r3, [r7, #12]
 8028f9a:	691b      	ldr	r3, [r3, #16]
 8028f9c:	68f9      	ldr	r1, [r7, #12]
 8028f9e:	68b8      	ldr	r0, [r7, #8]
 8028fa0:	4798      	blx	r3
 8028fa2:	4603      	mov	r3, r0
 8028fa4:	2b00      	cmp	r3, #0
 8028fa6:	d002      	beq.n	8028fae <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8028fa8:	68b8      	ldr	r0, [r7, #8]
 8028faa:	f7f7 fe63 	bl	8020c74 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8028fae:	4804      	ldr	r0, [pc, #16]	; (8028fc0 <ethernetif_input+0x5c>)
 8028fb0:	f7ff fb9b 	bl	80286ea <sys_mutex_unlock>
      } while(p!=NULL);
 8028fb4:	68bb      	ldr	r3, [r7, #8]
 8028fb6:	2b00      	cmp	r3, #0
 8028fb8:	d1e4      	bne.n	8028f84 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8028fba:	e7d9      	b.n	8028f70 <ethernetif_input+0xc>
 8028fbc:	200171dc 	.word	0x200171dc
 8028fc0:	20017494 	.word	0x20017494

08028fc4 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8028fc4:	b580      	push	{r7, lr}
 8028fc6:	b082      	sub	sp, #8
 8028fc8:	af00      	add	r7, sp, #0
 8028fca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8028fcc:	687b      	ldr	r3, [r7, #4]
 8028fce:	2b00      	cmp	r3, #0
 8028fd0:	d106      	bne.n	8028fe0 <ethernetif_init+0x1c>
 8028fd2:	4b0e      	ldr	r3, [pc, #56]	; (802900c <ethernetif_init+0x48>)
 8028fd4:	f240 222a 	movw	r2, #554	; 0x22a
 8028fd8:	490d      	ldr	r1, [pc, #52]	; (8029010 <ethernetif_init+0x4c>)
 8028fda:	480e      	ldr	r0, [pc, #56]	; (8029014 <ethernetif_init+0x50>)
 8028fdc:	f002 fea0 	bl	802bd20 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8028fe0:	687b      	ldr	r3, [r7, #4]
 8028fe2:	2273      	movs	r2, #115	; 0x73
 8028fe4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  netif->name[1] = IFNAME1;
 8028fe8:	687b      	ldr	r3, [r7, #4]
 8028fea:	2274      	movs	r2, #116	; 0x74
 8028fec:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8028ff0:	687b      	ldr	r3, [r7, #4]
 8028ff2:	4a09      	ldr	r2, [pc, #36]	; (8029018 <ethernetif_init+0x54>)
 8028ff4:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8028ff6:	687b      	ldr	r3, [r7, #4]
 8028ff8:	4a08      	ldr	r2, [pc, #32]	; (802901c <ethernetif_init+0x58>)
 8028ffa:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8028ffc:	6878      	ldr	r0, [r7, #4]
 8028ffe:	f7ff fd87 	bl	8028b10 <low_level_init>

  return ERR_OK;
 8029002:	2300      	movs	r3, #0
}
 8029004:	4618      	mov	r0, r3
 8029006:	3708      	adds	r7, #8
 8029008:	46bd      	mov	sp, r7
 802900a:	bd80      	pop	{r7, pc}
 802900c:	080315f4 	.word	0x080315f4
 8029010:	08031608 	.word	0x08031608
 8029014:	08031618 	.word	0x08031618
 8029018:	0801d5e9 	.word	0x0801d5e9
 802901c:	08028cc1 	.word	0x08028cc1

08029020 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8029020:	b580      	push	{r7, lr}
 8029022:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8029024:	f7e7 fe08 	bl	8010c38 <HAL_GetTick>
 8029028:	4603      	mov	r3, r0
}
 802902a:	4618      	mov	r0, r3
 802902c:	bd80      	pop	{r7, pc}
	...

08029030 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 8029030:	b580      	push	{r7, lr}
 8029032:	b084      	sub	sp, #16
 8029034:	af00      	add	r7, sp, #0
 8029036:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8029038:	2300      	movs	r3, #0
 802903a:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 802903c:	687b      	ldr	r3, [r7, #4]
 802903e:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8029040:	f107 0308 	add.w	r3, r7, #8
 8029044:	461a      	mov	r2, r3
 8029046:	2101      	movs	r1, #1
 8029048:	4815      	ldr	r0, [pc, #84]	; (80290a0 <ethernetif_set_link+0x70>)
 802904a:	f7e8 fbda 	bl	8011802 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 802904e:	68bb      	ldr	r3, [r7, #8]
 8029050:	f003 0304 	and.w	r3, r3, #4
 8029054:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8029056:	68fb      	ldr	r3, [r7, #12]
 8029058:	681b      	ldr	r3, [r3, #0]
 802905a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 802905e:	f003 0304 	and.w	r3, r3, #4
 8029062:	2b00      	cmp	r3, #0
 8029064:	d108      	bne.n	8029078 <ethernetif_set_link+0x48>
 8029066:	68bb      	ldr	r3, [r7, #8]
 8029068:	2b00      	cmp	r3, #0
 802906a:	d005      	beq.n	8029078 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 802906c:	68fb      	ldr	r3, [r7, #12]
 802906e:	681b      	ldr	r3, [r3, #0]
 8029070:	4618      	mov	r0, r3
 8029072:	f7f7 f9b7 	bl	80203e4 <netif_set_link_up>
 8029076:	e00f      	b.n	8029098 <ethernetif_set_link+0x68>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8029078:	68fb      	ldr	r3, [r7, #12]
 802907a:	681b      	ldr	r3, [r3, #0]
 802907c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8029080:	f003 0304 	and.w	r3, r3, #4
 8029084:	2b00      	cmp	r3, #0
 8029086:	d007      	beq.n	8029098 <ethernetif_set_link+0x68>
 8029088:	68bb      	ldr	r3, [r7, #8]
 802908a:	2b00      	cmp	r3, #0
 802908c:	d104      	bne.n	8029098 <ethernetif_set_link+0x68>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 802908e:	68fb      	ldr	r3, [r7, #12]
 8029090:	681b      	ldr	r3, [r3, #0]
 8029092:	4618      	mov	r0, r3
 8029094:	f7f7 f9de 	bl	8020454 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8029098:	20c8      	movs	r0, #200	; 0xc8
 802909a:	f7ec ff99 	bl	8015fd0 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 802909e:	e7cf      	b.n	8029040 <ethernetif_set_link+0x10>
 80290a0:	2001d580 	.word	0x2001d580

080290a4 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 80290a4:	b580      	push	{r7, lr}
 80290a6:	b084      	sub	sp, #16
 80290a8:	af00      	add	r7, sp, #0
 80290aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 80290ac:	2300      	movs	r3, #0
 80290ae:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 80290b0:	2300      	movs	r3, #0
 80290b2:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 80290b4:	687b      	ldr	r3, [r7, #4]
 80290b6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80290ba:	f003 0304 	and.w	r3, r3, #4
 80290be:	2b00      	cmp	r3, #0
 80290c0:	d05b      	beq.n	802917a <ethernetif_update_config+0xd6>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80290c2:	4b33      	ldr	r3, [pc, #204]	; (8029190 <ethernetif_update_config+0xec>)
 80290c4:	685b      	ldr	r3, [r3, #4]
 80290c6:	2b00      	cmp	r3, #0
 80290c8:	d040      	beq.n	802914c <ethernetif_update_config+0xa8>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 80290ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80290ce:	2100      	movs	r1, #0
 80290d0:	482f      	ldr	r0, [pc, #188]	; (8029190 <ethernetif_update_config+0xec>)
 80290d2:	f7e8 fbfe 	bl	80118d2 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 80290d6:	f7e7 fdaf 	bl	8010c38 <HAL_GetTick>
 80290da:	4603      	mov	r3, r0
 80290dc:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80290de:	f107 0308 	add.w	r3, r7, #8
 80290e2:	461a      	mov	r2, r3
 80290e4:	2101      	movs	r1, #1
 80290e6:	482a      	ldr	r0, [pc, #168]	; (8029190 <ethernetif_update_config+0xec>)
 80290e8:	f7e8 fb8b 	bl	8011802 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 80290ec:	f7e7 fda4 	bl	8010c38 <HAL_GetTick>
 80290f0:	4602      	mov	r2, r0
 80290f2:	68fb      	ldr	r3, [r7, #12]
 80290f4:	1ad3      	subs	r3, r2, r3
 80290f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80290fa:	d826      	bhi.n	802914a <ethernetif_update_config+0xa6>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80290fc:	68bb      	ldr	r3, [r7, #8]
 80290fe:	f003 0320 	and.w	r3, r3, #32
 8029102:	2b00      	cmp	r3, #0
 8029104:	d0eb      	beq.n	80290de <ethernetif_update_config+0x3a>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8029106:	f107 0308 	add.w	r3, r7, #8
 802910a:	461a      	mov	r2, r3
 802910c:	211f      	movs	r1, #31
 802910e:	4820      	ldr	r0, [pc, #128]	; (8029190 <ethernetif_update_config+0xec>)
 8029110:	f7e8 fb77 	bl	8011802 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8029114:	68bb      	ldr	r3, [r7, #8]
 8029116:	f003 0310 	and.w	r3, r3, #16
 802911a:	2b00      	cmp	r3, #0
 802911c:	d004      	beq.n	8029128 <ethernetif_update_config+0x84>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 802911e:	4b1c      	ldr	r3, [pc, #112]	; (8029190 <ethernetif_update_config+0xec>)
 8029120:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8029124:	60da      	str	r2, [r3, #12]
 8029126:	e002      	b.n	802912e <ethernetif_update_config+0x8a>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8029128:	4b19      	ldr	r3, [pc, #100]	; (8029190 <ethernetif_update_config+0xec>)
 802912a:	2200      	movs	r2, #0
 802912c:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 802912e:	68bb      	ldr	r3, [r7, #8]
 8029130:	f003 0304 	and.w	r3, r3, #4
 8029134:	2b00      	cmp	r3, #0
 8029136:	d003      	beq.n	8029140 <ethernetif_update_config+0x9c>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8029138:	4b15      	ldr	r3, [pc, #84]	; (8029190 <ethernetif_update_config+0xec>)
 802913a:	2200      	movs	r2, #0
 802913c:	609a      	str	r2, [r3, #8]
 802913e:	e014      	b.n	802916a <ethernetif_update_config+0xc6>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8029140:	4b13      	ldr	r3, [pc, #76]	; (8029190 <ethernetif_update_config+0xec>)
 8029142:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8029146:	609a      	str	r2, [r3, #8]
 8029148:	e00f      	b.n	802916a <ethernetif_update_config+0xc6>
          goto error;
 802914a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 802914c:	4b10      	ldr	r3, [pc, #64]	; (8029190 <ethernetif_update_config+0xec>)
 802914e:	68db      	ldr	r3, [r3, #12]
 8029150:	08db      	lsrs	r3, r3, #3
 8029152:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8029154:	4b0e      	ldr	r3, [pc, #56]	; (8029190 <ethernetif_update_config+0xec>)
 8029156:	689b      	ldr	r3, [r3, #8]
 8029158:	085b      	lsrs	r3, r3, #1
 802915a:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 802915c:	4313      	orrs	r3, r2
 802915e:	b29b      	uxth	r3, r3
 8029160:	461a      	mov	r2, r3
 8029162:	2100      	movs	r1, #0
 8029164:	480a      	ldr	r0, [pc, #40]	; (8029190 <ethernetif_update_config+0xec>)
 8029166:	f7e8 fbb4 	bl	80118d2 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 802916a:	2100      	movs	r1, #0
 802916c:	4808      	ldr	r0, [pc, #32]	; (8029190 <ethernetif_update_config+0xec>)
 802916e:	f7e8 fc75 	bl	8011a5c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8029172:	4807      	ldr	r0, [pc, #28]	; (8029190 <ethernetif_update_config+0xec>)
 8029174:	f7e8 fc13 	bl	801199e <HAL_ETH_Start>
 8029178:	e002      	b.n	8029180 <ethernetif_update_config+0xdc>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 802917a:	4805      	ldr	r0, [pc, #20]	; (8029190 <ethernetif_update_config+0xec>)
 802917c:	f7e8 fc3e 	bl	80119fc <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8029180:	6878      	ldr	r0, [r7, #4]
 8029182:	f000 f807 	bl	8029194 <ethernetif_notify_conn_changed>
}
 8029186:	bf00      	nop
 8029188:	3710      	adds	r7, #16
 802918a:	46bd      	mov	sp, r7
 802918c:	bd80      	pop	{r7, pc}
 802918e:	bf00      	nop
 8029190:	2001d580 	.word	0x2001d580

08029194 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8029194:	b480      	push	{r7}
 8029196:	b083      	sub	sp, #12
 8029198:	af00      	add	r7, sp, #0
 802919a:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 802919c:	bf00      	nop
 802919e:	370c      	adds	r7, #12
 80291a0:	46bd      	mov	sp, r7
 80291a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80291a6:	4770      	bx	lr

080291a8 <vApplicationStackOverflowHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80291a8:	b480      	push	{r7}
 80291aa:	b083      	sub	sp, #12
 80291ac:	af00      	add	r7, sp, #0
 80291ae:	6078      	str	r0, [r7, #4]
 80291b0:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80291b2:	bf00      	nop
 80291b4:	370c      	adds	r7, #12
 80291b6:	46bd      	mov	sp, r7
 80291b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80291bc:	4770      	bx	lr

080291be <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80291be:	b480      	push	{r7}
 80291c0:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80291c2:	bf00      	nop
 80291c4:	46bd      	mov	sp, r7
 80291c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80291ca:	4770      	bx	lr

080291cc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80291cc:	b480      	push	{r7}
 80291ce:	b085      	sub	sp, #20
 80291d0:	af00      	add	r7, sp, #0
 80291d2:	60f8      	str	r0, [r7, #12]
 80291d4:	60b9      	str	r1, [r7, #8]
 80291d6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80291d8:	68fb      	ldr	r3, [r7, #12]
 80291da:	4a07      	ldr	r2, [pc, #28]	; (80291f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80291dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80291de:	68bb      	ldr	r3, [r7, #8]
 80291e0:	4a06      	ldr	r2, [pc, #24]	; (80291fc <vApplicationGetIdleTaskMemory+0x30>)
 80291e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80291e4:	687b      	ldr	r3, [r7, #4]
 80291e6:	2280      	movs	r2, #128	; 0x80
 80291e8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80291ea:	bf00      	nop
 80291ec:	3714      	adds	r7, #20
 80291ee:	46bd      	mov	sp, r7
 80291f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80291f4:	4770      	bx	lr
 80291f6:	bf00      	nop
 80291f8:	200171e0 	.word	0x200171e0
 80291fc:	20017234 	.word	0x20017234

08029200 <User_notification>:
/* USER CODE BEGIN 1 */
  uint8_t iptxt[100];

  extern UART_HandleTypeDef huart3;
  void User_notification(struct netif *netif)
  {
 8029200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8029202:	b083      	sub	sp, #12
 8029204:	af00      	add	r7, sp, #0
 8029206:	6078      	str	r0, [r7, #4]
    if (netif_is_up(netif))
 8029208:	687b      	ldr	r3, [r7, #4]
 802920a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 802920e:	f003 0301 	and.w	r3, r3, #1
 8029212:	2b00      	cmp	r3, #0
 8029214:	d016      	beq.n	8029244 <User_notification+0x44>
   {

      /* Update DHCP state machine */
   //   DHCP_state = DHCP_START;
      sprintf((char *)iptxt, "User_notification Static IP address: %s\n", ip4addr_ntoa((const ip4_addr_t *)&netif->ip_addr));
 8029216:	687b      	ldr	r3, [r7, #4]
 8029218:	3304      	adds	r3, #4
 802921a:	4618      	mov	r0, r3
 802921c:	f7f5 fa9c 	bl	801e758 <ip4addr_ntoa>
 8029220:	4603      	mov	r3, r0
 8029222:	461a      	mov	r2, r3
 8029224:	491b      	ldr	r1, [pc, #108]	; (8029294 <User_notification+0x94>)
 8029226:	481c      	ldr	r0, [pc, #112]	; (8029298 <User_notification+0x98>)
 8029228:	f002 fe00 	bl	802be2c <siprintf>
     HAL_UART_Transmit(&huart3,iptxt,strlen(iptxt),1000);
 802922c:	481a      	ldr	r0, [pc, #104]	; (8029298 <User_notification+0x98>)
 802922e:	f7e6 ff11 	bl	8010054 <strlen>
 8029232:	4603      	mov	r3, r0
 8029234:	b29a      	uxth	r2, r3
 8029236:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802923a:	4917      	ldr	r1, [pc, #92]	; (8029298 <User_notification+0x98>)
 802923c:	4817      	ldr	r0, [pc, #92]	; (802929c <User_notification+0x9c>)
 802923e:	f7ec f911 	bl	8015464 <HAL_UART_Transmit>
     // DHCP_state = DHCP_LINK_DOWN;
      sprintf((char *)iptxt,"The network cable is not connected \n");
       HAL_UART_Transmit(&huart3,iptxt,strlen(iptxt),1000);
      /* Turn On LED 2 to indicate ETH and LwIP init error */
    }
  }
 8029242:	e022      	b.n	802928a <User_notification+0x8a>
      sprintf((char *)iptxt,"The network cable is not connected \n");
 8029244:	4b14      	ldr	r3, [pc, #80]	; (8029298 <User_notification+0x98>)
 8029246:	4a16      	ldr	r2, [pc, #88]	; (80292a0 <User_notification+0xa0>)
 8029248:	4614      	mov	r4, r2
 802924a:	469e      	mov	lr, r3
 802924c:	f104 0c20 	add.w	ip, r4, #32
 8029250:	4675      	mov	r5, lr
 8029252:	4626      	mov	r6, r4
 8029254:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8029256:	6028      	str	r0, [r5, #0]
 8029258:	6069      	str	r1, [r5, #4]
 802925a:	60aa      	str	r2, [r5, #8]
 802925c:	60eb      	str	r3, [r5, #12]
 802925e:	3410      	adds	r4, #16
 8029260:	f10e 0e10 	add.w	lr, lr, #16
 8029264:	4564      	cmp	r4, ip
 8029266:	d1f3      	bne.n	8029250 <User_notification+0x50>
 8029268:	4673      	mov	r3, lr
 802926a:	4622      	mov	r2, r4
 802926c:	6810      	ldr	r0, [r2, #0]
 802926e:	6018      	str	r0, [r3, #0]
 8029270:	7912      	ldrb	r2, [r2, #4]
 8029272:	711a      	strb	r2, [r3, #4]
       HAL_UART_Transmit(&huart3,iptxt,strlen(iptxt),1000);
 8029274:	4808      	ldr	r0, [pc, #32]	; (8029298 <User_notification+0x98>)
 8029276:	f7e6 feed 	bl	8010054 <strlen>
 802927a:	4603      	mov	r3, r0
 802927c:	b29a      	uxth	r2, r3
 802927e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029282:	4905      	ldr	r1, [pc, #20]	; (8029298 <User_notification+0x98>)
 8029284:	4805      	ldr	r0, [pc, #20]	; (802929c <User_notification+0x9c>)
 8029286:	f7ec f8ed 	bl	8015464 <HAL_UART_Transmit>
  }
 802928a:	bf00      	nop
 802928c:	370c      	adds	r7, #12
 802928e:	46bd      	mov	sp, r7
 8029290:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8029292:	bf00      	nop
 8029294:	08031640 	.word	0x08031640
 8029298:	2001d614 	.word	0x2001d614
 802929c:	2001db30 	.word	0x2001db30
 80292a0:	0803166c 	.word	0x0803166c

080292a4 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80292a4:	b5b0      	push	{r4, r5, r7, lr}
 80292a6:	b08e      	sub	sp, #56	; 0x38
 80292a8:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 0;
 80292aa:	4b54      	ldr	r3, [pc, #336]	; (80293fc <MX_LWIP_Init+0x158>)
 80292ac:	2200      	movs	r2, #0
 80292ae:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 0;
 80292b0:	4b52      	ldr	r3, [pc, #328]	; (80293fc <MX_LWIP_Init+0x158>)
 80292b2:	2200      	movs	r2, #0
 80292b4:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 80292b6:	4b51      	ldr	r3, [pc, #324]	; (80293fc <MX_LWIP_Init+0x158>)
 80292b8:	2200      	movs	r2, #0
 80292ba:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 0;
 80292bc:	4b4f      	ldr	r3, [pc, #316]	; (80293fc <MX_LWIP_Init+0x158>)
 80292be:	2200      	movs	r2, #0
 80292c0:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 0;
 80292c2:	4b4f      	ldr	r3, [pc, #316]	; (8029400 <MX_LWIP_Init+0x15c>)
 80292c4:	2200      	movs	r2, #0
 80292c6:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 0;
 80292c8:	4b4d      	ldr	r3, [pc, #308]	; (8029400 <MX_LWIP_Init+0x15c>)
 80292ca:	2200      	movs	r2, #0
 80292cc:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 80292ce:	4b4c      	ldr	r3, [pc, #304]	; (8029400 <MX_LWIP_Init+0x15c>)
 80292d0:	2200      	movs	r2, #0
 80292d2:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80292d4:	4b4a      	ldr	r3, [pc, #296]	; (8029400 <MX_LWIP_Init+0x15c>)
 80292d6:	2200      	movs	r2, #0
 80292d8:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 80292da:	4b4a      	ldr	r3, [pc, #296]	; (8029404 <MX_LWIP_Init+0x160>)
 80292dc:	2200      	movs	r2, #0
 80292de:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 80292e0:	4b48      	ldr	r3, [pc, #288]	; (8029404 <MX_LWIP_Init+0x160>)
 80292e2:	2200      	movs	r2, #0
 80292e4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 80292e6:	4b47      	ldr	r3, [pc, #284]	; (8029404 <MX_LWIP_Init+0x160>)
 80292e8:	2200      	movs	r2, #0
 80292ea:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 80292ec:	4b45      	ldr	r3, [pc, #276]	; (8029404 <MX_LWIP_Init+0x160>)
 80292ee:	2200      	movs	r2, #0
 80292f0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80292f2:	2100      	movs	r1, #0
 80292f4:	2000      	movs	r0, #0
 80292f6:	f7ef ffaf 	bl	8019258 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */

  IP4_ADDR(&ipaddr, IP_ADDR0, IP_ADDR1, IP_ADDR2, IP_ADDR3);
 80292fa:	4b43      	ldr	r3, [pc, #268]	; (8029408 <MX_LWIP_Init+0x164>)
 80292fc:	4a43      	ldr	r2, [pc, #268]	; (802940c <MX_LWIP_Init+0x168>)
 80292fe:	601a      	str	r2, [r3, #0]
  IP4_ADDR(&gw, GW_ADDR0, GW_ADDR1, GW_ADDR2, GW_ADDR3);
 8029300:	4b43      	ldr	r3, [pc, #268]	; (8029410 <MX_LWIP_Init+0x16c>)
 8029302:	4a44      	ldr	r2, [pc, #272]	; (8029414 <MX_LWIP_Init+0x170>)
 8029304:	601a      	str	r2, [r3, #0]
  IP4_ADDR(&netmask, MASK_ADDR0, MASK_ADDR1, MASK_ADDR2, MASK_ADDR3);
 8029306:	4b44      	ldr	r3, [pc, #272]	; (8029418 <MX_LWIP_Init+0x174>)
 8029308:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 802930c:	601a      	str	r2, [r3, #0]
  IP4_ADDR(&dnsserver,DNS_ADDR0,DNS_ADDR1,DNS_ADDR2,DNS_ADDR3);
 802930e:	4b43      	ldr	r3, [pc, #268]	; (802941c <MX_LWIP_Init+0x178>)
 8029310:	4a43      	ldr	r2, [pc, #268]	; (8029420 <MX_LWIP_Init+0x17c>)
 8029312:	601a      	str	r2, [r3, #0]
  dns_setserver (0, &dnsserver);
 8029314:	4941      	ldr	r1, [pc, #260]	; (802941c <MX_LWIP_Init+0x178>)
 8029316:	2000      	movs	r0, #0
 8029318:	f7f2 fac6 	bl	801b8a8 <dns_setserver>

  printf("MyIP %d.%d.%d.%d\n\r",(ipaddr.addr & 0xff), ((ipaddr.addr >> 8) & 0xff), ((ipaddr.addr >> 16) & 0xff), (ipaddr.addr >> 24));
 802931c:	4b3a      	ldr	r3, [pc, #232]	; (8029408 <MX_LWIP_Init+0x164>)
 802931e:	681b      	ldr	r3, [r3, #0]
 8029320:	b2d9      	uxtb	r1, r3
 8029322:	4b39      	ldr	r3, [pc, #228]	; (8029408 <MX_LWIP_Init+0x164>)
 8029324:	681b      	ldr	r3, [r3, #0]
 8029326:	0a1b      	lsrs	r3, r3, #8
 8029328:	b2da      	uxtb	r2, r3
 802932a:	4b37      	ldr	r3, [pc, #220]	; (8029408 <MX_LWIP_Init+0x164>)
 802932c:	681b      	ldr	r3, [r3, #0]
 802932e:	0c1b      	lsrs	r3, r3, #16
 8029330:	b2d8      	uxtb	r0, r3
 8029332:	4b35      	ldr	r3, [pc, #212]	; (8029408 <MX_LWIP_Init+0x164>)
 8029334:	681b      	ldr	r3, [r3, #0]
 8029336:	0e1b      	lsrs	r3, r3, #24
 8029338:	9300      	str	r3, [sp, #0]
 802933a:	4603      	mov	r3, r0
 802933c:	4839      	ldr	r0, [pc, #228]	; (8029424 <MX_LWIP_Init+0x180>)
 802933e:	f002 fcef 	bl	802bd20 <iprintf>
  printf("dnsserverIP %d.%d.%d.%d\n\r",(dnsserver.addr & 0xff), ((dnsserver.addr >> 8) & 0xff), ((dnsserver.addr >> 16) & 0xff), (dnsserver.addr >> 24));
 8029342:	4b36      	ldr	r3, [pc, #216]	; (802941c <MX_LWIP_Init+0x178>)
 8029344:	681b      	ldr	r3, [r3, #0]
 8029346:	b2d9      	uxtb	r1, r3
 8029348:	4b34      	ldr	r3, [pc, #208]	; (802941c <MX_LWIP_Init+0x178>)
 802934a:	681b      	ldr	r3, [r3, #0]
 802934c:	0a1b      	lsrs	r3, r3, #8
 802934e:	b2da      	uxtb	r2, r3
 8029350:	4b32      	ldr	r3, [pc, #200]	; (802941c <MX_LWIP_Init+0x178>)
 8029352:	681b      	ldr	r3, [r3, #0]
 8029354:	0c1b      	lsrs	r3, r3, #16
 8029356:	b2d8      	uxtb	r0, r3
 8029358:	4b30      	ldr	r3, [pc, #192]	; (802941c <MX_LWIP_Init+0x178>)
 802935a:	681b      	ldr	r3, [r3, #0]
 802935c:	0e1b      	lsrs	r3, r3, #24
 802935e:	9300      	str	r3, [sp, #0]
 8029360:	4603      	mov	r3, r0
 8029362:	4831      	ldr	r0, [pc, #196]	; (8029428 <MX_LWIP_Init+0x184>)
 8029364:	f002 fcdc 	bl	802bd20 <iprintf>

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8029368:	4b30      	ldr	r3, [pc, #192]	; (802942c <MX_LWIP_Init+0x188>)
 802936a:	9302      	str	r3, [sp, #8]
 802936c:	4b30      	ldr	r3, [pc, #192]	; (8029430 <MX_LWIP_Init+0x18c>)
 802936e:	9301      	str	r3, [sp, #4]
 8029370:	2300      	movs	r3, #0
 8029372:	9300      	str	r3, [sp, #0]
 8029374:	4b26      	ldr	r3, [pc, #152]	; (8029410 <MX_LWIP_Init+0x16c>)
 8029376:	4a28      	ldr	r2, [pc, #160]	; (8029418 <MX_LWIP_Init+0x174>)
 8029378:	4923      	ldr	r1, [pc, #140]	; (8029408 <MX_LWIP_Init+0x164>)
 802937a:	482e      	ldr	r0, [pc, #184]	; (8029434 <MX_LWIP_Init+0x190>)
 802937c:	f7f6 fdca 	bl	801ff14 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8029380:	482c      	ldr	r0, [pc, #176]	; (8029434 <MX_LWIP_Init+0x190>)
 8029382:	f7f6 ff81 	bl	8020288 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8029386:	4b2b      	ldr	r3, [pc, #172]	; (8029434 <MX_LWIP_Init+0x190>)
 8029388:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 802938c:	f003 0304 	and.w	r3, r3, #4
 8029390:	2b00      	cmp	r3, #0
 8029392:	d003      	beq.n	802939c <MX_LWIP_Init+0xf8>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8029394:	4827      	ldr	r0, [pc, #156]	; (8029434 <MX_LWIP_Init+0x190>)
 8029396:	f7f6 ff87 	bl	80202a8 <netif_set_up>
 802939a:	e002      	b.n	80293a2 <MX_LWIP_Init+0xfe>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 802939c:	4825      	ldr	r0, [pc, #148]	; (8029434 <MX_LWIP_Init+0x190>)
 802939e:	f7f6 ffef 	bl	8020380 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 80293a2:	4925      	ldr	r1, [pc, #148]	; (8029438 <MX_LWIP_Init+0x194>)
 80293a4:	4823      	ldr	r0, [pc, #140]	; (8029434 <MX_LWIP_Init+0x190>)
 80293a6:	f7f7 f885 	bl	80204b4 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 80293aa:	2300      	movs	r3, #0
 80293ac:	623b      	str	r3, [r7, #32]
 80293ae:	2300      	movs	r3, #0
 80293b0:	627b      	str	r3, [r7, #36]	; 0x24
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 80293b2:	f107 0320 	add.w	r3, r7, #32
 80293b6:	2101      	movs	r1, #1
 80293b8:	4618      	mov	r0, r3
 80293ba:	f7ec feb9 	bl	8016130 <osSemaphoreCreate>
 80293be:	4602      	mov	r2, r0
 80293c0:	4b1e      	ldr	r3, [pc, #120]	; (802943c <MX_LWIP_Init+0x198>)
 80293c2:	601a      	str	r2, [r3, #0]

  link_arg.netif = &gnetif;
 80293c4:	4b1e      	ldr	r3, [pc, #120]	; (8029440 <MX_LWIP_Init+0x19c>)
 80293c6:	4a1b      	ldr	r2, [pc, #108]	; (8029434 <MX_LWIP_Init+0x190>)
 80293c8:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 80293ca:	4b1c      	ldr	r3, [pc, #112]	; (802943c <MX_LWIP_Init+0x198>)
 80293cc:	681b      	ldr	r3, [r3, #0]
 80293ce:	4a1c      	ldr	r2, [pc, #112]	; (8029440 <MX_LWIP_Init+0x19c>)
 80293d0:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 80293d2:	4b1c      	ldr	r3, [pc, #112]	; (8029444 <MX_LWIP_Init+0x1a0>)
 80293d4:	1d3c      	adds	r4, r7, #4
 80293d6:	461d      	mov	r5, r3
 80293d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80293da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80293dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80293e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 80293e4:	1d3b      	adds	r3, r7, #4
 80293e6:	4916      	ldr	r1, [pc, #88]	; (8029440 <MX_LWIP_Init+0x19c>)
 80293e8:	4618      	mov	r0, r3
 80293ea:	f7ec fda5 	bl	8015f38 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */
  User_notification(&gnetif);
 80293ee:	4811      	ldr	r0, [pc, #68]	; (8029434 <MX_LWIP_Init+0x190>)
 80293f0:	f7ff ff06 	bl	8029200 <User_notification>

/* USER CODE END 3 */
}
 80293f4:	bf00      	nop
 80293f6:	3728      	adds	r7, #40	; 0x28
 80293f8:	46bd      	mov	sp, r7
 80293fa:	bdb0      	pop	{r4, r5, r7, pc}
 80293fc:	2001d678 	.word	0x2001d678
 8029400:	2001d610 	.word	0x2001d610
 8029404:	2001d5d0 	.word	0x2001d5d0
 8029408:	2001d60c 	.word	0x2001d60c
 802940c:	5389a8c0 	.word	0x5389a8c0
 8029410:	2001d684 	.word	0x2001d684
 8029414:	0189a8c0 	.word	0x0189a8c0
 8029418:	2001d680 	.word	0x2001d680
 802941c:	2001d67c 	.word	0x2001d67c
 8029420:	c66ef03e 	.word	0xc66ef03e
 8029424:	08031694 	.word	0x08031694
 8029428:	080316a8 	.word	0x080316a8
 802942c:	08019195 	.word	0x08019195
 8029430:	08028fc5 	.word	0x08028fc5
 8029434:	2001d5d4 	.word	0x2001d5d4
 8029438:	080290a5 	.word	0x080290a5
 802943c:	20017434 	.word	0x20017434
 8029440:	2001d5c8 	.word	0x2001d5c8
 8029444:	080316cc 	.word	0x080316cc

08029448 <mqtt_incoming_publish_cb>:
   If RAM and CPU budget allows it, the easiest implementation might be to just take a copy of
   the topic string and use it in mqtt_incoming_data_cb
*/
static int inpub_id;
static void mqtt_incoming_publish_cb(void *arg, const char *topic, u32_t tot_len)
{
 8029448:	b580      	push	{r7, lr}
 802944a:	b084      	sub	sp, #16
 802944c:	af00      	add	r7, sp, #0
 802944e:	60f8      	str	r0, [r7, #12]
 8029450:	60b9      	str	r1, [r7, #8]
 8029452:	607a      	str	r2, [r7, #4]
  sprintf(buffer,"Incoming publish at topic %s with total length %u\n\r", topic, (unsigned int)tot_len);
 8029454:	687b      	ldr	r3, [r7, #4]
 8029456:	68ba      	ldr	r2, [r7, #8]
 8029458:	491f      	ldr	r1, [pc, #124]	; (80294d8 <mqtt_incoming_publish_cb+0x90>)
 802945a:	4820      	ldr	r0, [pc, #128]	; (80294dc <mqtt_incoming_publish_cb+0x94>)
 802945c:	f002 fce6 	bl	802be2c <siprintf>
HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 8029460:	481e      	ldr	r0, [pc, #120]	; (80294dc <mqtt_incoming_publish_cb+0x94>)
 8029462:	f7e6 fdf7 	bl	8010054 <strlen>
 8029466:	4603      	mov	r3, r0
 8029468:	b29a      	uxth	r2, r3
 802946a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802946e:	491b      	ldr	r1, [pc, #108]	; (80294dc <mqtt_incoming_publish_cb+0x94>)
 8029470:	481b      	ldr	r0, [pc, #108]	; (80294e0 <mqtt_incoming_publish_cb+0x98>)
 8029472:	f7eb fff7 	bl	8015464 <HAL_UART_Transmit>

  /* Decode topic string into a user defined reference */
  if(strcmp(topic, "print_payload") == 0) {
 8029476:	491b      	ldr	r1, [pc, #108]	; (80294e4 <mqtt_incoming_publish_cb+0x9c>)
 8029478:	68b8      	ldr	r0, [r7, #8]
 802947a:	f7e6 fde1 	bl	8010040 <strcmp>
 802947e:	4603      	mov	r3, r0
 8029480:	2b00      	cmp	r3, #0
 8029482:	d103      	bne.n	802948c <mqtt_incoming_publish_cb+0x44>
    inpub_id = 0;
 8029484:	4b18      	ldr	r3, [pc, #96]	; (80294e8 <mqtt_incoming_publish_cb+0xa0>)
 8029486:	2200      	movs	r2, #0
 8029488:	601a      	str	r2, [r3, #0]
  else {
    /* For all other topics */
    inpub_id = 9;
  }

}
 802948a:	e020      	b.n	80294ce <mqtt_incoming_publish_cb+0x86>
  } else if(topic[0] == 'A') {
 802948c:	68bb      	ldr	r3, [r7, #8]
 802948e:	781b      	ldrb	r3, [r3, #0]
 8029490:	2b41      	cmp	r3, #65	; 0x41
 8029492:	d103      	bne.n	802949c <mqtt_incoming_publish_cb+0x54>
    inpub_id = 1;
 8029494:	4b14      	ldr	r3, [pc, #80]	; (80294e8 <mqtt_incoming_publish_cb+0xa0>)
 8029496:	2201      	movs	r2, #1
 8029498:	601a      	str	r2, [r3, #0]
}
 802949a:	e018      	b.n	80294ce <mqtt_incoming_publish_cb+0x86>
  } else if(strcmp(topic, "hello_world") == 0) {
 802949c:	4913      	ldr	r1, [pc, #76]	; (80294ec <mqtt_incoming_publish_cb+0xa4>)
 802949e:	68b8      	ldr	r0, [r7, #8]
 80294a0:	f7e6 fdce 	bl	8010040 <strcmp>
 80294a4:	4603      	mov	r3, r0
 80294a6:	2b00      	cmp	r3, #0
 80294a8:	d103      	bne.n	80294b2 <mqtt_incoming_publish_cb+0x6a>
	  inpub_id = 2;
 80294aa:	4b0f      	ldr	r3, [pc, #60]	; (80294e8 <mqtt_incoming_publish_cb+0xa0>)
 80294ac:	2202      	movs	r2, #2
 80294ae:	601a      	str	r2, [r3, #0]
}
 80294b0:	e00d      	b.n	80294ce <mqtt_incoming_publish_cb+0x86>
  } else if(strcmp(topic, "hello_worldq") == 0) {
 80294b2:	490f      	ldr	r1, [pc, #60]	; (80294f0 <mqtt_incoming_publish_cb+0xa8>)
 80294b4:	68b8      	ldr	r0, [r7, #8]
 80294b6:	f7e6 fdc3 	bl	8010040 <strcmp>
 80294ba:	4603      	mov	r3, r0
 80294bc:	2b00      	cmp	r3, #0
 80294be:	d103      	bne.n	80294c8 <mqtt_incoming_publish_cb+0x80>
	 inpub_id = 3;
 80294c0:	4b09      	ldr	r3, [pc, #36]	; (80294e8 <mqtt_incoming_publish_cb+0xa0>)
 80294c2:	2203      	movs	r2, #3
 80294c4:	601a      	str	r2, [r3, #0]
}
 80294c6:	e002      	b.n	80294ce <mqtt_incoming_publish_cb+0x86>
    inpub_id = 9;
 80294c8:	4b07      	ldr	r3, [pc, #28]	; (80294e8 <mqtt_incoming_publish_cb+0xa0>)
 80294ca:	2209      	movs	r2, #9
 80294cc:	601a      	str	r2, [r3, #0]
}
 80294ce:	bf00      	nop
 80294d0:	3710      	adds	r7, #16
 80294d2:	46bd      	mov	sp, r7
 80294d4:	bd80      	pop	{r7, pc}
 80294d6:	bf00      	nop
 80294d8:	080316e8 	.word	0x080316e8
 80294dc:	2001d68c 	.word	0x2001d68c
 80294e0:	2001db30 	.word	0x2001db30
 80294e4:	0803171c 	.word	0x0803171c
 80294e8:	20017438 	.word	0x20017438
 80294ec:	0803172c 	.word	0x0803172c
 80294f0:	08031738 	.word	0x08031738

080294f4 <serverFound>:
void serverFound(const char *name,ip_addr_t ipaddr, void *arg)
{
 80294f4:	b580      	push	{r7, lr}
 80294f6:	b086      	sub	sp, #24
 80294f8:	af02      	add	r7, sp, #8
 80294fa:	60f8      	str	r0, [r7, #12]
 80294fc:	60b9      	str	r1, [r7, #8]
 80294fe:	607a      	str	r2, [r7, #4]

	     mqttServerIP =ipaddr ;
 8029500:	4a13      	ldr	r2, [pc, #76]	; (8029550 <serverFound+0x5c>)
 8029502:	68bb      	ldr	r3, [r7, #8]
 8029504:	6013      	str	r3, [r2, #0]
	   sprintf(buffer,"mqttServerIP %d.%d.%d.%d\n\r",(mqttServerIP.addr & 0xff), ((mqttServerIP.addr >> 8) & 0xff), ((mqttServerIP.addr >> 16) & 0xff), (mqttServerIP.addr >> 24));
 8029506:	4b12      	ldr	r3, [pc, #72]	; (8029550 <serverFound+0x5c>)
 8029508:	681b      	ldr	r3, [r3, #0]
 802950a:	b2d9      	uxtb	r1, r3
 802950c:	4b10      	ldr	r3, [pc, #64]	; (8029550 <serverFound+0x5c>)
 802950e:	681b      	ldr	r3, [r3, #0]
 8029510:	0a1b      	lsrs	r3, r3, #8
 8029512:	b2d8      	uxtb	r0, r3
 8029514:	4b0e      	ldr	r3, [pc, #56]	; (8029550 <serverFound+0x5c>)
 8029516:	681b      	ldr	r3, [r3, #0]
 8029518:	0c1b      	lsrs	r3, r3, #16
 802951a:	b2db      	uxtb	r3, r3
 802951c:	4a0c      	ldr	r2, [pc, #48]	; (8029550 <serverFound+0x5c>)
 802951e:	6812      	ldr	r2, [r2, #0]
 8029520:	0e12      	lsrs	r2, r2, #24
 8029522:	9201      	str	r2, [sp, #4]
 8029524:	9300      	str	r3, [sp, #0]
 8029526:	4603      	mov	r3, r0
 8029528:	460a      	mov	r2, r1
 802952a:	490a      	ldr	r1, [pc, #40]	; (8029554 <serverFound+0x60>)
 802952c:	480a      	ldr	r0, [pc, #40]	; (8029558 <serverFound+0x64>)
 802952e:	f002 fc7d 	bl	802be2c <siprintf>
		  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 8029532:	4809      	ldr	r0, [pc, #36]	; (8029558 <serverFound+0x64>)
 8029534:	f7e6 fd8e 	bl	8010054 <strlen>
 8029538:	4603      	mov	r3, r0
 802953a:	b29a      	uxth	r2, r3
 802953c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029540:	4905      	ldr	r1, [pc, #20]	; (8029558 <serverFound+0x64>)
 8029542:	4806      	ldr	r0, [pc, #24]	; (802955c <serverFound+0x68>)
 8029544:	f7eb ff8e 	bl	8015464 <HAL_UART_Transmit>

}
 8029548:	bf00      	nop
 802954a:	3710      	adds	r7, #16
 802954c:	46bd      	mov	sp, r7
 802954e:	bd80      	pop	{r7, pc}
 8029550:	2001d688 	.word	0x2001d688
 8029554:	08031748 	.word	0x08031748
 8029558:	2001d68c 	.word	0x2001d68c
 802955c:	2001db30 	.word	0x2001db30

08029560 <mqtt_incoming_data_cb>:
static void mqtt_incoming_data_cb(void *arg, const u8_t *data, u16_t len, u8_t flags)
{
 8029560:	b5b0      	push	{r4, r5, r7, lr}
 8029562:	b084      	sub	sp, #16
 8029564:	af00      	add	r7, sp, #0
 8029566:	60f8      	str	r0, [r7, #12]
 8029568:	60b9      	str	r1, [r7, #8]
 802956a:	4611      	mov	r1, r2
 802956c:	461a      	mov	r2, r3
 802956e:	460b      	mov	r3, r1
 8029570:	80fb      	strh	r3, [r7, #6]
 8029572:	4613      	mov	r3, r2
 8029574:	717b      	strb	r3, [r7, #5]
	  sprintf(buffer,"Incoming pubbufferlish payload with length %d, flags %u\n\r", len, (unsigned int)flags);
 8029576:	88fa      	ldrh	r2, [r7, #6]
 8029578:	797b      	ldrb	r3, [r7, #5]
 802957a:	495c      	ldr	r1, [pc, #368]	; (80296ec <mqtt_incoming_data_cb+0x18c>)
 802957c:	485c      	ldr	r0, [pc, #368]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 802957e:	f002 fc55 	bl	802be2c <siprintf>
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 8029582:	485b      	ldr	r0, [pc, #364]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 8029584:	f7e6 fd66 	bl	8010054 <strlen>
 8029588:	4603      	mov	r3, r0
 802958a:	b29a      	uxth	r2, r3
 802958c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029590:	4957      	ldr	r1, [pc, #348]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 8029592:	4858      	ldr	r0, [pc, #352]	; (80296f4 <mqtt_incoming_data_cb+0x194>)
 8029594:	f7eb ff66 	bl	8015464 <HAL_UART_Transmit>
	  sprintf(buffer,"mqtt_incoming_data_cb:");
 8029598:	4a55      	ldr	r2, [pc, #340]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 802959a:	4b57      	ldr	r3, [pc, #348]	; (80296f8 <mqtt_incoming_data_cb+0x198>)
 802959c:	4614      	mov	r4, r2
 802959e:	461d      	mov	r5, r3
 80295a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80295a2:	6020      	str	r0, [r4, #0]
 80295a4:	6061      	str	r1, [r4, #4]
 80295a6:	60a2      	str	r2, [r4, #8]
 80295a8:	60e3      	str	r3, [r4, #12]
 80295aa:	6828      	ldr	r0, [r5, #0]
 80295ac:	6120      	str	r0, [r4, #16]
 80295ae:	88ab      	ldrh	r3, [r5, #4]
 80295b0:	79aa      	ldrb	r2, [r5, #6]
 80295b2:	82a3      	strh	r3, [r4, #20]
 80295b4:	4613      	mov	r3, r2
 80295b6:	75a3      	strb	r3, [r4, #22]
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 80295b8:	484d      	ldr	r0, [pc, #308]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 80295ba:	f7e6 fd4b 	bl	8010054 <strlen>
 80295be:	4603      	mov	r3, r0
 80295c0:	b29a      	uxth	r2, r3
 80295c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80295c6:	494a      	ldr	r1, [pc, #296]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 80295c8:	484a      	ldr	r0, [pc, #296]	; (80296f4 <mqtt_incoming_data_cb+0x194>)
 80295ca:	f7eb ff4b 	bl	8015464 <HAL_UART_Transmit>
	  sprintf(buffer,"%s\n\r", (const char *)data);
 80295ce:	68ba      	ldr	r2, [r7, #8]
 80295d0:	494a      	ldr	r1, [pc, #296]	; (80296fc <mqtt_incoming_data_cb+0x19c>)
 80295d2:	4847      	ldr	r0, [pc, #284]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 80295d4:	f002 fc2a 	bl	802be2c <siprintf>

	   HAL_UART_Transmit(&huart3,buffer,len,1000);
 80295d8:	88fa      	ldrh	r2, [r7, #6]
 80295da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80295de:	4944      	ldr	r1, [pc, #272]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 80295e0:	4844      	ldr	r0, [pc, #272]	; (80296f4 <mqtt_incoming_data_cb+0x194>)
 80295e2:	f7eb ff3f 	bl	8015464 <HAL_UART_Transmit>
	   HAL_UART_Transmit(&huart3,"\n\r",2,1000);
 80295e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80295ea:	2202      	movs	r2, #2
 80295ec:	4944      	ldr	r1, [pc, #272]	; (8029700 <mqtt_incoming_data_cb+0x1a0>)
 80295ee:	4841      	ldr	r0, [pc, #260]	; (80296f4 <mqtt_incoming_data_cb+0x194>)
 80295f0:	f7eb ff38 	bl	8015464 <HAL_UART_Transmit>
	   	if(strcmp(buffer, "{LED:ON}") == 0){ //Then, turn off LED3
 80295f4:	4943      	ldr	r1, [pc, #268]	; (8029704 <mqtt_incoming_data_cb+0x1a4>)
 80295f6:	483e      	ldr	r0, [pc, #248]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 80295f8:	f7e6 fd22 	bl	8010040 <strcmp>
 80295fc:	4603      	mov	r3, r0
 80295fe:	2b00      	cmp	r3, #0
 8029600:	d105      	bne.n	802960e <mqtt_incoming_data_cb+0xae>
	    		 HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin,GPIO_PIN_SET);
 8029602:	2201      	movs	r2, #1
 8029604:	2101      	movs	r1, #1
 8029606:	4840      	ldr	r0, [pc, #256]	; (8029708 <mqtt_incoming_data_cb+0x1a8>)
 8029608:	f7e8 ffc8 	bl	801259c <HAL_GPIO_WritePin>
 802960c:	e00b      	b.n	8029626 <mqtt_incoming_data_cb+0xc6>


	    	}else if (strcmp(data, "{LED:OFF}" == 0)){ //Then turn on LED3
 802960e:	2100      	movs	r1, #0
 8029610:	68b8      	ldr	r0, [r7, #8]
 8029612:	f7e6 fd15 	bl	8010040 <strcmp>
 8029616:	4603      	mov	r3, r0
 8029618:	2b00      	cmp	r3, #0
 802961a:	d004      	beq.n	8029626 <mqtt_incoming_data_cb+0xc6>
	    		 HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin,GPIO_PIN_RESET);
 802961c:	2200      	movs	r2, #0
 802961e:	2101      	movs	r1, #1
 8029620:	4839      	ldr	r0, [pc, #228]	; (8029708 <mqtt_incoming_data_cb+0x1a8>)
 8029622:	f7e8 ffbb 	bl	801259c <HAL_GPIO_WritePin>
	    	}
  if(flags & MQTT_DATA_FLAG_LAST) {
 8029626:	797b      	ldrb	r3, [r7, #5]
 8029628:	f003 0301 	and.w	r3, r3, #1
 802962c:	2b00      	cmp	r3, #0
 802962e:	d053      	beq.n	80296d8 <mqtt_incoming_data_cb+0x178>
    /* Last fragment of payload received (or whole part if payload fits receive buffer
       See MQTT_VAR_HEADER_BUFFER_LEN)  */
    /* Call function or do action depending on reference, in this case inpub_id */
    if(inpub_id == 0) {
 8029630:	4b36      	ldr	r3, [pc, #216]	; (802970c <mqtt_incoming_data_cb+0x1ac>)
 8029632:	681b      	ldr	r3, [r3, #0]
 8029634:	2b00      	cmp	r3, #0
 8029636:	d117      	bne.n	8029668 <mqtt_incoming_data_cb+0x108>
      /* Don't trust the publisher, check zero termination */
      if(data[len-1] == 0) {
 8029638:	88fb      	ldrh	r3, [r7, #6]
 802963a:	3b01      	subs	r3, #1
 802963c:	68ba      	ldr	r2, [r7, #8]
 802963e:	4413      	add	r3, r2
 8029640:	781b      	ldrb	r3, [r3, #0]
 8029642:	2b00      	cmp	r3, #0
 8029644:	d148      	bne.n	80296d8 <mqtt_incoming_data_cb+0x178>
    	  sprintf(buffer,"mqtt_incoming_data_cb: %s\n\r", (const char *)data);
 8029646:	68ba      	ldr	r2, [r7, #8]
 8029648:	4931      	ldr	r1, [pc, #196]	; (8029710 <mqtt_incoming_data_cb+0x1b0>)
 802964a:	4829      	ldr	r0, [pc, #164]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 802964c:	f002 fbee 	bl	802be2c <siprintf>
    	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 8029650:	4827      	ldr	r0, [pc, #156]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 8029652:	f7e6 fcff 	bl	8010054 <strlen>
 8029656:	4603      	mov	r3, r0
 8029658:	b29a      	uxth	r2, r3
 802965a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802965e:	4924      	ldr	r1, [pc, #144]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 8029660:	4824      	ldr	r0, [pc, #144]	; (80296f4 <mqtt_incoming_data_cb+0x194>)
 8029662:	f7eb feff 	bl	8015464 <HAL_UART_Transmit>
 8029666:	e037      	b.n	80296d8 <mqtt_incoming_data_cb+0x178>

      }
    } else if(inpub_id == 1) {
 8029668:	4b28      	ldr	r3, [pc, #160]	; (802970c <mqtt_incoming_data_cb+0x1ac>)
 802966a:	681b      	ldr	r3, [r3, #0]
 802966c:	2b01      	cmp	r3, #1
 802966e:	d033      	beq.n	80296d8 <mqtt_incoming_data_cb+0x178>
      /* Call an 'A' function... */
    } else if(inpub_id == 2) {
 8029670:	4b26      	ldr	r3, [pc, #152]	; (802970c <mqtt_incoming_data_cb+0x1ac>)
 8029672:	681b      	ldr	r3, [r3, #0]
 8029674:	2b02      	cmp	r3, #2
 8029676:	d119      	bne.n	80296ac <mqtt_incoming_data_cb+0x14c>
    	if(strcmp(data, "\"LED\":\"ON\"") == 0){ //Then, turn off LED3
 8029678:	4926      	ldr	r1, [pc, #152]	; (8029714 <mqtt_incoming_data_cb+0x1b4>)
 802967a:	68b8      	ldr	r0, [r7, #8]
 802967c:	f7e6 fce0 	bl	8010040 <strcmp>
 8029680:	4603      	mov	r3, r0
 8029682:	2b00      	cmp	r3, #0
 8029684:	d105      	bne.n	8029692 <mqtt_incoming_data_cb+0x132>
    		 HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin,GPIO_PIN_SET);
 8029686:	2201      	movs	r2, #1
 8029688:	2101      	movs	r1, #1
 802968a:	481f      	ldr	r0, [pc, #124]	; (8029708 <mqtt_incoming_data_cb+0x1a8>)
 802968c:	f7e8 ff86 	bl	801259c <HAL_GPIO_WritePin>
 8029690:	e022      	b.n	80296d8 <mqtt_incoming_data_cb+0x178>


    	}else if (strcmp(data, "\"LED\":\"OFF\"" == 0)){ //Then turn on LED3
 8029692:	2100      	movs	r1, #0
 8029694:	68b8      	ldr	r0, [r7, #8]
 8029696:	f7e6 fcd3 	bl	8010040 <strcmp>
 802969a:	4603      	mov	r3, r0
 802969c:	2b00      	cmp	r3, #0
 802969e:	d01b      	beq.n	80296d8 <mqtt_incoming_data_cb+0x178>
    		 HAL_GPIO_WritePin(LD1_GPIO_Port,LD1_Pin,GPIO_PIN_RESET);
 80296a0:	2200      	movs	r2, #0
 80296a2:	2101      	movs	r1, #1
 80296a4:	4818      	ldr	r0, [pc, #96]	; (8029708 <mqtt_incoming_data_cb+0x1a8>)
 80296a6:	f7e8 ff79 	bl	801259c <HAL_GPIO_WritePin>
 80296aa:	e015      	b.n	80296d8 <mqtt_incoming_data_cb+0x178>
    	}
    	/* Call an 'A' function... */
    } else if(inpub_id == 3) {
 80296ac:	4b17      	ldr	r3, [pc, #92]	; (802970c <mqtt_incoming_data_cb+0x1ac>)
 80296ae:	681b      	ldr	r3, [r3, #0]
 80296b0:	2b03      	cmp	r3, #3
 80296b2:	d111      	bne.n	80296d8 <mqtt_incoming_data_cb+0x178>
/* Not yet done. It's suppossed to turn on/off */
    	if(strcmp(data, "0") == 0){
 80296b4:	4918      	ldr	r1, [pc, #96]	; (8029718 <mqtt_incoming_data_cb+0x1b8>)
 80296b6:	68b8      	ldr	r0, [r7, #8]
 80296b8:	f7e6 fcc2 	bl	8010040 <strcmp>
 80296bc:	4603      	mov	r3, r0
 80296be:	2b00      	cmp	r3, #0
 80296c0:	d00a      	beq.n	80296d8 <mqtt_incoming_data_cb+0x178>
    	    } else if(strcmp(data, "1") == 0){ ;
 80296c2:	4916      	ldr	r1, [pc, #88]	; (802971c <mqtt_incoming_data_cb+0x1bc>)
 80296c4:	68b8      	ldr	r0, [r7, #8]
 80296c6:	f7e6 fcbb 	bl	8010040 <strcmp>
 80296ca:	4603      	mov	r3, r0
 80296cc:	2b00      	cmp	r3, #0
 80296ce:	d003      	beq.n	80296d8 <mqtt_incoming_data_cb+0x178>
    	    } else if(strcmp(data, "2") == 0){
 80296d0:	4913      	ldr	r1, [pc, #76]	; (8029720 <mqtt_incoming_data_cb+0x1c0>)
 80296d2:	68b8      	ldr	r0, [r7, #8]
 80296d4:	f7e6 fcb4 	bl	8010040 <strcmp>

    }
  } else {
    /* Handle fragmented payload, store in buffer, write to file or whatever */
  }
  memset(buffer, 0, sizeof buffer);
 80296d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80296dc:	2100      	movs	r1, #0
 80296de:	4804      	ldr	r0, [pc, #16]	; (80296f0 <mqtt_incoming_data_cb+0x190>)
 80296e0:	f002 f8ba 	bl	802b858 <memset>


}
 80296e4:	bf00      	nop
 80296e6:	3710      	adds	r7, #16
 80296e8:	46bd      	mov	sp, r7
 80296ea:	bdb0      	pop	{r4, r5, r7, pc}
 80296ec:	08031764 	.word	0x08031764
 80296f0:	2001d68c 	.word	0x2001d68c
 80296f4:	2001db30 	.word	0x2001db30
 80296f8:	080317a0 	.word	0x080317a0
 80296fc:	080317b8 	.word	0x080317b8
 8029700:	080317c0 	.word	0x080317c0
 8029704:	080317c4 	.word	0x080317c4
 8029708:	40020400 	.word	0x40020400
 802970c:	20017438 	.word	0x20017438
 8029710:	080317d0 	.word	0x080317d0
 8029714:	080317ec 	.word	0x080317ec
 8029718:	080317f8 	.word	0x080317f8
 802971c:	080317fc 	.word	0x080317fc
 8029720:	08031800 	.word	0x08031800

08029724 <mqtt_sub_request_cb>:
static void mqtt_sub_request_cb(void *arg, err_t result)
{
 8029724:	b580      	push	{r7, lr}
 8029726:	b082      	sub	sp, #8
 8029728:	af00      	add	r7, sp, #0
 802972a:	6078      	str	r0, [r7, #4]
 802972c:	460b      	mov	r3, r1
 802972e:	70fb      	strb	r3, [r7, #3]
  /* Just print the result code here for simplicity,
     normal behaviour would be to take some action if subscribe fails like
     notifying user, retry subscribe or disconnect from server */
  sprintf(buffer,"Subscribe result: %d\n\r", result);
 8029730:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8029734:	461a      	mov	r2, r3
 8029736:	4909      	ldr	r1, [pc, #36]	; (802975c <mqtt_sub_request_cb+0x38>)
 8029738:	4809      	ldr	r0, [pc, #36]	; (8029760 <mqtt_sub_request_cb+0x3c>)
 802973a:	f002 fb77 	bl	802be2c <siprintf>
  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 802973e:	4808      	ldr	r0, [pc, #32]	; (8029760 <mqtt_sub_request_cb+0x3c>)
 8029740:	f7e6 fc88 	bl	8010054 <strlen>
 8029744:	4603      	mov	r3, r0
 8029746:	b29a      	uxth	r2, r3
 8029748:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802974c:	4904      	ldr	r1, [pc, #16]	; (8029760 <mqtt_sub_request_cb+0x3c>)
 802974e:	4805      	ldr	r0, [pc, #20]	; (8029764 <mqtt_sub_request_cb+0x40>)
 8029750:	f7eb fe88 	bl	8015464 <HAL_UART_Transmit>

}
 8029754:	bf00      	nop
 8029756:	3708      	adds	r7, #8
 8029758:	46bd      	mov	sp, r7
 802975a:	bd80      	pop	{r7, pc}
 802975c:	08031804 	.word	0x08031804
 8029760:	2001d68c 	.word	0x2001d68c
 8029764:	2001db30 	.word	0x2001db30

08029768 <mqtt_connection_cb>:

static void mqtt_connection_cb(mqtt_client_t *client, void *arg, mqtt_connection_status_t status)
{
 8029768:	b5f0      	push	{r4, r5, r6, r7, lr}
 802976a:	b089      	sub	sp, #36	; 0x24
 802976c:	af02      	add	r7, sp, #8
 802976e:	60f8      	str	r0, [r7, #12]
 8029770:	60b9      	str	r1, [r7, #8]
 8029772:	4613      	mov	r3, r2
 8029774:	80fb      	strh	r3, [r7, #6]
  const char * topico = arg;
 8029776:	68bb      	ldr	r3, [r7, #8]
 8029778:	617b      	str	r3, [r7, #20]
  err_t err;
  callbackflag=0;
 802977a:	4b35      	ldr	r3, [pc, #212]	; (8029850 <mqtt_connection_cb+0xe8>)
 802977c:	2200      	movs	r2, #0
 802977e:	701a      	strb	r2, [r3, #0]

//  mqtt_set_inpub_callback(client, mqtt_incoming_publish_cb, mqtt_incoming_data_cb, arg);
  if(status == MQTT_CONNECT_ACCEPTED) {
 8029780:	88fb      	ldrh	r3, [r7, #6]
 8029782:	2b00      	cmp	r3, #0
 8029784:	d14b      	bne.n	802981e <mqtt_connection_cb+0xb6>

    sprintf(buffer,"mqtt_connection_cb: Successfully connected\n");
 8029786:	4b33      	ldr	r3, [pc, #204]	; (8029854 <mqtt_connection_cb+0xec>)
 8029788:	4a33      	ldr	r2, [pc, #204]	; (8029858 <mqtt_connection_cb+0xf0>)
 802978a:	4614      	mov	r4, r2
 802978c:	469e      	mov	lr, r3
 802978e:	f104 0c20 	add.w	ip, r4, #32
 8029792:	4675      	mov	r5, lr
 8029794:	4626      	mov	r6, r4
 8029796:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8029798:	6028      	str	r0, [r5, #0]
 802979a:	6069      	str	r1, [r5, #4]
 802979c:	60aa      	str	r2, [r5, #8]
 802979e:	60eb      	str	r3, [r5, #12]
 80297a0:	3410      	adds	r4, #16
 80297a2:	f10e 0e10 	add.w	lr, lr, #16
 80297a6:	4564      	cmp	r4, ip
 80297a8:	d1f3      	bne.n	8029792 <mqtt_connection_cb+0x2a>
 80297aa:	4675      	mov	r5, lr
 80297ac:	4623      	mov	r3, r4
 80297ae:	cb07      	ldmia	r3!, {r0, r1, r2}
 80297b0:	6028      	str	r0, [r5, #0]
 80297b2:	6069      	str	r1, [r5, #4]
 80297b4:	60aa      	str	r2, [r5, #8]
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 80297b6:	4827      	ldr	r0, [pc, #156]	; (8029854 <mqtt_connection_cb+0xec>)
 80297b8:	f7e6 fc4c 	bl	8010054 <strlen>
 80297bc:	4603      	mov	r3, r0
 80297be:	b29a      	uxth	r2, r3
 80297c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80297c4:	4923      	ldr	r1, [pc, #140]	; (8029854 <mqtt_connection_cb+0xec>)
 80297c6:	4825      	ldr	r0, [pc, #148]	; (802985c <mqtt_connection_cb+0xf4>)
 80297c8:	f7eb fe4c 	bl	8015464 <HAL_UART_Transmit>
    /* Setup callback for incoming publish requests */
    mqtt_set_inpub_callback(client, mqtt_incoming_publish_cb, mqtt_incoming_data_cb, arg);
 80297cc:	68bb      	ldr	r3, [r7, #8]
 80297ce:	4a24      	ldr	r2, [pc, #144]	; (8029860 <mqtt_connection_cb+0xf8>)
 80297d0:	4924      	ldr	r1, [pc, #144]	; (8029864 <mqtt_connection_cb+0xfc>)
 80297d2:	68f8      	ldr	r0, [r7, #12]
 80297d4:	f7f1 fd4e 	bl	801b274 <mqtt_set_inpub_callback>
    /* Subscribe to a topic named "placa" with QoS level 0, call mqtt_sub_request_cb with result */
    err = mqtt_subscribe(client, topico, 0, mqtt_sub_request_cb, arg);
 80297d8:	2301      	movs	r3, #1
 80297da:	9301      	str	r3, [sp, #4]
 80297dc:	68bb      	ldr	r3, [r7, #8]
 80297de:	9300      	str	r3, [sp, #0]
 80297e0:	4b21      	ldr	r3, [pc, #132]	; (8029868 <mqtt_connection_cb+0x100>)
 80297e2:	2200      	movs	r2, #0
 80297e4:	6979      	ldr	r1, [r7, #20]
 80297e6:	68f8      	ldr	r0, [r7, #12]
 80297e8:	f7f1 fc6e 	bl	801b0c8 <mqtt_sub_unsub>
 80297ec:	4603      	mov	r3, r0
 80297ee:	74fb      	strb	r3, [r7, #19]
    if(err != ERR_OK) {
 80297f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80297f4:	2b00      	cmp	r3, #0
 80297f6:	d026      	beq.n	8029846 <mqtt_connection_cb+0xde>
      sprintf(buffer,"mqtt_subscribe return: %d\n", err);
 80297f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80297fc:	461a      	mov	r2, r3
 80297fe:	491b      	ldr	r1, [pc, #108]	; (802986c <mqtt_connection_cb+0x104>)
 8029800:	4814      	ldr	r0, [pc, #80]	; (8029854 <mqtt_connection_cb+0xec>)
 8029802:	f002 fb13 	bl	802be2c <siprintf>
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 8029806:	4813      	ldr	r0, [pc, #76]	; (8029854 <mqtt_connection_cb+0xec>)
 8029808:	f7e6 fc24 	bl	8010054 <strlen>
 802980c:	4603      	mov	r3, r0
 802980e:	b29a      	uxth	r2, r3
 8029810:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029814:	490f      	ldr	r1, [pc, #60]	; (8029854 <mqtt_connection_cb+0xec>)
 8029816:	4811      	ldr	r0, [pc, #68]	; (802985c <mqtt_connection_cb+0xf4>)
 8029818:	f7eb fe24 	bl	8015464 <HAL_UART_Transmit>
	    example_do_connect(client);

    /* Its more nice to be connected, so try to reconnect */
  }

}
 802981c:	e013      	b.n	8029846 <mqtt_connection_cb+0xde>
    sprintf(buffer,"mqtt_connection_cb: Disconnected, reason: %d\n", status);
 802981e:	88fb      	ldrh	r3, [r7, #6]
 8029820:	461a      	mov	r2, r3
 8029822:	4913      	ldr	r1, [pc, #76]	; (8029870 <mqtt_connection_cb+0x108>)
 8029824:	480b      	ldr	r0, [pc, #44]	; (8029854 <mqtt_connection_cb+0xec>)
 8029826:	f002 fb01 	bl	802be2c <siprintf>
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 802982a:	480a      	ldr	r0, [pc, #40]	; (8029854 <mqtt_connection_cb+0xec>)
 802982c:	f7e6 fc12 	bl	8010054 <strlen>
 8029830:	4603      	mov	r3, r0
 8029832:	b29a      	uxth	r2, r3
 8029834:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029838:	4906      	ldr	r1, [pc, #24]	; (8029854 <mqtt_connection_cb+0xec>)
 802983a:	4808      	ldr	r0, [pc, #32]	; (802985c <mqtt_connection_cb+0xf4>)
 802983c:	f7eb fe12 	bl	8015464 <HAL_UART_Transmit>
	    example_do_connect(client);
 8029840:	68f8      	ldr	r0, [r7, #12]
 8029842:	f000 f817 	bl	8029874 <example_do_connect>
}
 8029846:	bf00      	nop
 8029848:	371c      	adds	r7, #28
 802984a:	46bd      	mov	sp, r7
 802984c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802984e:	bf00      	nop
 8029850:	20000022 	.word	0x20000022
 8029854:	2001d68c 	.word	0x2001d68c
 8029858:	0803181c 	.word	0x0803181c
 802985c:	2001db30 	.word	0x2001db30
 8029860:	08029561 	.word	0x08029561
 8029864:	08029449 	.word	0x08029449
 8029868:	08029725 	.word	0x08029725
 802986c:	08031848 	.word	0x08031848
 8029870:	08031864 	.word	0x08031864

08029874 <example_do_connect>:


void example_do_connect(mqtt_client_t *client, const char *topic)
{
 8029874:	b580      	push	{r7, lr}
 8029876:	b08c      	sub	sp, #48	; 0x30
 8029878:	af02      	add	r7, sp, #8
 802987a:	6078      	str	r0, [r7, #4]
 802987c:	6039      	str	r1, [r7, #0]
  struct mqtt_connect_client_info_t ci;
  err_t err;

  /* Setup an empty client info structure */
  memset(&ci, 0, sizeof(ci));
 802987e:	f107 0308 	add.w	r3, r7, #8
 8029882:	221c      	movs	r2, #28
 8029884:	2100      	movs	r1, #0
 8029886:	4618      	mov	r0, r3
 8029888:	f001 ffe6 	bl	802b858 <memset>

  /* Minimal amount of information required is client identifier, so set it here */
  ci.client_id = "xonga";
 802988c:	4b17      	ldr	r3, [pc, #92]	; (80298ec <example_do_connect+0x78>)
 802988e:	60bb      	str	r3, [r7, #8]

  /* Initiate client and connect to server, if this fails immediately an error code is returned
     otherwise mqtt_connection_cb will be called with connection result after attempting
     to establish a connection with the server.
     For now MQTT version 3.1.1 is always used */
  dns_gethostbyname("broker.hivemq.com", &mqttServerIP,serverFound);
 8029890:	4a17      	ldr	r2, [pc, #92]	; (80298f0 <example_do_connect+0x7c>)
 8029892:	4918      	ldr	r1, [pc, #96]	; (80298f4 <example_do_connect+0x80>)
 8029894:	4818      	ldr	r0, [pc, #96]	; (80298f8 <example_do_connect+0x84>)
 8029896:	f7f2 ff51 	bl	801c73c <dns_gethostbyname>
//  IP4_ADDR(&mqttServerIP, 169, 254, 173, 71);
//  err = mqtt_client_connect(client, &mqttServerIP, MQTT_PORT, mqtt_connection_cb, 0, &ci);
  err = mqtt_client_connect(client, &mqttServerIP, MQTT_PORT, mqtt_connection_cb, topic, &ci);
 802989a:	f107 0308 	add.w	r3, r7, #8
 802989e:	9301      	str	r3, [sp, #4]
 80298a0:	683b      	ldr	r3, [r7, #0]
 80298a2:	9300      	str	r3, [sp, #0]
 80298a4:	4b15      	ldr	r3, [pc, #84]	; (80298fc <example_do_connect+0x88>)
 80298a6:	f240 725b 	movw	r2, #1883	; 0x75b
 80298aa:	4912      	ldr	r1, [pc, #72]	; (80298f4 <example_do_connect+0x80>)
 80298ac:	6878      	ldr	r0, [r7, #4]
 80298ae:	f7f1 fd0f 	bl	801b2d0 <mqtt_client_connect>
 80298b2:	4603      	mov	r3, r0
 80298b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* For now just print the result code if something goes wrong */
  if(err != ERR_OK) {
 80298b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80298bc:	2b00      	cmp	r3, #0
 80298be:	d011      	beq.n	80298e4 <example_do_connect+0x70>
    sprintf(buffer,"mqtt_connect return %d\n\r", err);
 80298c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80298c4:	461a      	mov	r2, r3
 80298c6:	490e      	ldr	r1, [pc, #56]	; (8029900 <example_do_connect+0x8c>)
 80298c8:	480e      	ldr	r0, [pc, #56]	; (8029904 <example_do_connect+0x90>)
 80298ca:	f002 faaf 	bl	802be2c <siprintf>
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 80298ce:	480d      	ldr	r0, [pc, #52]	; (8029904 <example_do_connect+0x90>)
 80298d0:	f7e6 fbc0 	bl	8010054 <strlen>
 80298d4:	4603      	mov	r3, r0
 80298d6:	b29a      	uxth	r2, r3
 80298d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80298dc:	4909      	ldr	r1, [pc, #36]	; (8029904 <example_do_connect+0x90>)
 80298de:	480a      	ldr	r0, [pc, #40]	; (8029908 <example_do_connect+0x94>)
 80298e0:	f7eb fdc0 	bl	8015464 <HAL_UART_Transmit>

  }
}
 80298e4:	bf00      	nop
 80298e6:	3728      	adds	r7, #40	; 0x28
 80298e8:	46bd      	mov	sp, r7
 80298ea:	bd80      	pop	{r7, pc}
 80298ec:	08031894 	.word	0x08031894
 80298f0:	080294f5 	.word	0x080294f5
 80298f4:	2001d688 	.word	0x2001d688
 80298f8:	0803189c 	.word	0x0803189c
 80298fc:	08029769 	.word	0x08029769
 8029900:	080318b0 	.word	0x080318b0
 8029904:	2001d68c 	.word	0x2001d68c
 8029908:	2001db30 	.word	0x2001db30

0802990c <mqtt_pub_request_cb>:

/* Called when publish is complete either with sucess or failure */
static void mqtt_pub_request_cb(void *arg, err_t result)
{
 802990c:	b580      	push	{r7, lr}
 802990e:	b082      	sub	sp, #8
 8029910:	af00      	add	r7, sp, #0
 8029912:	6078      	str	r0, [r7, #4]
 8029914:	460b      	mov	r3, r1
 8029916:	70fb      	strb	r3, [r7, #3]
  if(result != ERR_OK) {
 8029918:	f997 3003 	ldrsb.w	r3, [r7, #3]
 802991c:	2b00      	cmp	r3, #0
 802991e:	d011      	beq.n	8029944 <mqtt_pub_request_cb+0x38>
    sprintf(buffer,"Publish result: %d\n", result);
 8029920:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8029924:	461a      	mov	r2, r3
 8029926:	4909      	ldr	r1, [pc, #36]	; (802994c <mqtt_pub_request_cb+0x40>)
 8029928:	4809      	ldr	r0, [pc, #36]	; (8029950 <mqtt_pub_request_cb+0x44>)
 802992a:	f002 fa7f 	bl	802be2c <siprintf>
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 802992e:	4808      	ldr	r0, [pc, #32]	; (8029950 <mqtt_pub_request_cb+0x44>)
 8029930:	f7e6 fb90 	bl	8010054 <strlen>
 8029934:	4603      	mov	r3, r0
 8029936:	b29a      	uxth	r2, r3
 8029938:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802993c:	4904      	ldr	r1, [pc, #16]	; (8029950 <mqtt_pub_request_cb+0x44>)
 802993e:	4805      	ldr	r0, [pc, #20]	; (8029954 <mqtt_pub_request_cb+0x48>)
 8029940:	f7eb fd90 	bl	8015464 <HAL_UART_Transmit>

  }
}
 8029944:	bf00      	nop
 8029946:	3708      	adds	r7, #8
 8029948:	46bd      	mov	sp, r7
 802994a:	bd80      	pop	{r7, pc}
 802994c:	080318cc 	.word	0x080318cc
 8029950:	2001d68c 	.word	0x2001d68c
 8029954:	2001db30 	.word	0x2001db30

08029958 <example_publish>:
void example_publish(mqtt_client_t *client, void *arg)
{
 8029958:	b580      	push	{r7, lr}
 802995a:	b088      	sub	sp, #32
 802995c:	af04      	add	r7, sp, #16
 802995e:	6078      	str	r0, [r7, #4]
 8029960:	6039      	str	r1, [r7, #0]
  //const char *pub_payload= "Hola mundo de mierda!";
  const char *pub_payload= arg;
 8029962:	683b      	ldr	r3, [r7, #0]
 8029964:	60fb      	str	r3, [r7, #12]
  err_t err;
  u8_t qos = 0; /* 0 1 or 2, see MQTT specification */
 8029966:	2300      	movs	r3, #0
 8029968:	72fb      	strb	r3, [r7, #11]
  u8_t retain = 0; /* No don't retain such crappy payload... */
 802996a:	2300      	movs	r3, #0
 802996c:	72bb      	strb	r3, [r7, #10]
  err = mqtt_publish(client, "MYDEVICE3", pub_payload, strlen(pub_payload), qos, retain, mqtt_pub_request_cb, arg);
 802996e:	68f8      	ldr	r0, [r7, #12]
 8029970:	f7e6 fb70 	bl	8010054 <strlen>
 8029974:	4603      	mov	r3, r0
 8029976:	b29a      	uxth	r2, r3
 8029978:	683b      	ldr	r3, [r7, #0]
 802997a:	9303      	str	r3, [sp, #12]
 802997c:	4b13      	ldr	r3, [pc, #76]	; (80299cc <example_publish+0x74>)
 802997e:	9302      	str	r3, [sp, #8]
 8029980:	7abb      	ldrb	r3, [r7, #10]
 8029982:	9301      	str	r3, [sp, #4]
 8029984:	7afb      	ldrb	r3, [r7, #11]
 8029986:	9300      	str	r3, [sp, #0]
 8029988:	4613      	mov	r3, r2
 802998a:	68fa      	ldr	r2, [r7, #12]
 802998c:	4910      	ldr	r1, [pc, #64]	; (80299d0 <example_publish+0x78>)
 802998e:	6878      	ldr	r0, [r7, #4]
 8029990:	f7f1 fac6 	bl	801af20 <mqtt_publish>
 8029994:	4603      	mov	r3, r0
 8029996:	727b      	strb	r3, [r7, #9]
  if(err != ERR_OK) {
 8029998:	f997 3009 	ldrsb.w	r3, [r7, #9]
 802999c:	2b00      	cmp	r3, #0
 802999e:	d011      	beq.n	80299c4 <example_publish+0x6c>
    sprintf(buffer,"Publish err: %d\n\r", err);
 80299a0:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80299a4:	461a      	mov	r2, r3
 80299a6:	490b      	ldr	r1, [pc, #44]	; (80299d4 <example_publish+0x7c>)
 80299a8:	480b      	ldr	r0, [pc, #44]	; (80299d8 <example_publish+0x80>)
 80299aa:	f002 fa3f 	bl	802be2c <siprintf>
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);
 80299ae:	480a      	ldr	r0, [pc, #40]	; (80299d8 <example_publish+0x80>)
 80299b0:	f7e6 fb50 	bl	8010054 <strlen>
 80299b4:	4603      	mov	r3, r0
 80299b6:	b29a      	uxth	r2, r3
 80299b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80299bc:	4906      	ldr	r1, [pc, #24]	; (80299d8 <example_publish+0x80>)
 80299be:	4807      	ldr	r0, [pc, #28]	; (80299dc <example_publish+0x84>)
 80299c0:	f7eb fd50 	bl	8015464 <HAL_UART_Transmit>

  }
}
 80299c4:	bf00      	nop
 80299c6:	3710      	adds	r7, #16
 80299c8:	46bd      	mov	sp, r7
 80299ca:	bd80      	pop	{r7, pc}
 80299cc:	0802990d 	.word	0x0802990d
 80299d0:	080318e0 	.word	0x080318e0
 80299d4:	080318ec 	.word	0x080318ec
 80299d8:	2001d68c 	.word	0x2001d68c
 80299dc:	2001db30 	.word	0x2001db30

080299e0 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80299e0:	b480      	push	{r7}
 80299e2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80299e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80299e8:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80299ec:	4b0b      	ldr	r3, [pc, #44]	; (8029a1c <SCB_EnableICache+0x3c>)
 80299ee:	2200      	movs	r2, #0
 80299f0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80299f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80299f8:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80299fc:	4a07      	ldr	r2, [pc, #28]	; (8029a1c <SCB_EnableICache+0x3c>)
 80299fe:	4b07      	ldr	r3, [pc, #28]	; (8029a1c <SCB_EnableICache+0x3c>)
 8029a00:	695b      	ldr	r3, [r3, #20]
 8029a02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8029a06:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8029a08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8029a0c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8029a10:	bf00      	nop
 8029a12:	46bd      	mov	sp, r7
 8029a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a18:	4770      	bx	lr
 8029a1a:	bf00      	nop
 8029a1c:	e000ed00 	.word	0xe000ed00

08029a20 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8029a20:	b480      	push	{r7}
 8029a22:	b085      	sub	sp, #20
 8029a24:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8029a26:	4b1d      	ldr	r3, [pc, #116]	; (8029a9c <SCB_EnableDCache+0x7c>)
 8029a28:	2200      	movs	r2, #0
 8029a2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8029a2e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8029a32:	4b1a      	ldr	r3, [pc, #104]	; (8029a9c <SCB_EnableDCache+0x7c>)
 8029a34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8029a38:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8029a3a:	687b      	ldr	r3, [r7, #4]
 8029a3c:	0b5b      	lsrs	r3, r3, #13
 8029a3e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8029a42:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8029a44:	687b      	ldr	r3, [r7, #4]
 8029a46:	08db      	lsrs	r3, r3, #3
 8029a48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8029a4c:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8029a4e:	4913      	ldr	r1, [pc, #76]	; (8029a9c <SCB_EnableDCache+0x7c>)
 8029a50:	68fb      	ldr	r3, [r7, #12]
 8029a52:	015a      	lsls	r2, r3, #5
 8029a54:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8029a58:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8029a5a:	68ba      	ldr	r2, [r7, #8]
 8029a5c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8029a5e:	4313      	orrs	r3, r2
 8029a60:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8029a64:	68bb      	ldr	r3, [r7, #8]
 8029a66:	1e5a      	subs	r2, r3, #1
 8029a68:	60ba      	str	r2, [r7, #8]
 8029a6a:	2b00      	cmp	r3, #0
 8029a6c:	d1ef      	bne.n	8029a4e <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8029a6e:	68fb      	ldr	r3, [r7, #12]
 8029a70:	1e5a      	subs	r2, r3, #1
 8029a72:	60fa      	str	r2, [r7, #12]
 8029a74:	2b00      	cmp	r3, #0
 8029a76:	d1e5      	bne.n	8029a44 <SCB_EnableDCache+0x24>
 8029a78:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8029a7c:	4a07      	ldr	r2, [pc, #28]	; (8029a9c <SCB_EnableDCache+0x7c>)
 8029a7e:	4b07      	ldr	r3, [pc, #28]	; (8029a9c <SCB_EnableDCache+0x7c>)
 8029a80:	695b      	ldr	r3, [r3, #20]
 8029a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8029a86:	6153      	str	r3, [r2, #20]
 8029a88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8029a8c:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8029a90:	bf00      	nop
 8029a92:	3714      	adds	r7, #20
 8029a94:	46bd      	mov	sp, r7
 8029a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a9a:	4770      	bx	lr
 8029a9c:	e000ed00 	.word	0xe000ed00

08029aa0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8029aa0:	b580      	push	{r7, lr}
 8029aa2:	b082      	sub	sp, #8
 8029aa4:	af00      	add	r7, sp, #0
 8029aa6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  while (HAL_OK != HAL_UART_Transmit(&huart3, (uint8_t *) &ch, 1, 30000))
 8029aa8:	bf00      	nop
 8029aaa:	1d39      	adds	r1, r7, #4
 8029aac:	f247 5330 	movw	r3, #30000	; 0x7530
 8029ab0:	2201      	movs	r2, #1
 8029ab2:	4805      	ldr	r0, [pc, #20]	; (8029ac8 <__io_putchar+0x28>)
 8029ab4:	f7eb fcd6 	bl	8015464 <HAL_UART_Transmit>
 8029ab8:	4603      	mov	r3, r0
 8029aba:	2b00      	cmp	r3, #0
 8029abc:	d1f5      	bne.n	8029aaa <__io_putchar+0xa>
  {
    ;
  }
  return ch;
 8029abe:	687b      	ldr	r3, [r7, #4]
}
 8029ac0:	4618      	mov	r0, r3
 8029ac2:	3708      	adds	r7, #8
 8029ac4:	46bd      	mov	sp, r7
 8029ac6:	bd80      	pop	{r7, pc}
 8029ac8:	2001db30 	.word	0x2001db30

08029acc <__io_getchar>:
  * @brief  Retargets the C library scanf function to the USART.
  * @param  None
  * @retval None
  */
GETCHAR_PROTOTYPE
{
 8029acc:	b580      	push	{r7, lr}
 8029ace:	b082      	sub	sp, #8
 8029ad0:	af00      	add	r7, sp, #0
  /* Place your implementation of fgetc here */
  /* e.g. read a character on USART and loop until the end of read */
  uint8_t ch = 0;
 8029ad2:	2300      	movs	r3, #0
 8029ad4:	71fb      	strb	r3, [r7, #7]
  while (HAL_OK != HAL_UART_Receive(&huart3, (uint8_t *)&ch, 1, 30000))
 8029ad6:	bf00      	nop
 8029ad8:	1df9      	adds	r1, r7, #7
 8029ada:	f247 5330 	movw	r3, #30000	; 0x7530
 8029ade:	2201      	movs	r2, #1
 8029ae0:	4805      	ldr	r0, [pc, #20]	; (8029af8 <__io_getchar+0x2c>)
 8029ae2:	f7eb fd50 	bl	8015586 <HAL_UART_Receive>
 8029ae6:	4603      	mov	r3, r0
 8029ae8:	2b00      	cmp	r3, #0
 8029aea:	d1f5      	bne.n	8029ad8 <__io_getchar+0xc>
  {
    ;
  }
  return ch;
 8029aec:	79fb      	ldrb	r3, [r7, #7]
}
 8029aee:	4618      	mov	r0, r3
 8029af0:	3708      	adds	r7, #8
 8029af2:	46bd      	mov	sp, r7
 8029af4:	bd80      	pop	{r7, pc}
 8029af6:	bf00      	nop
 8029af8:	2001db30 	.word	0x2001db30

08029afc <RecvpayloadCallback>:
  sprintf((char *)showdate, "date %d-%d-%d\n\r", sdatestructureget.Date, sdatestructureget.Month,sdatestructureget.Year);
	HAL_UART_Transmit(&huart3,showdate,strlen(showdate),1000);

}
err_t RecvpayloadCallback(void *arg, struct tcp_pcb *tpcb, struct pbuf *p,
		err_t err){
 8029afc:	b5b0      	push	{r4, r5, r7, lr}
 8029afe:	b084      	sub	sp, #16
 8029b00:	af00      	add	r7, sp, #0
 8029b02:	60f8      	str	r0, [r7, #12]
 8029b04:	60b9      	str	r1, [r7, #8]
 8029b06:	607a      	str	r2, [r7, #4]
 8029b08:	70fb      	strb	r3, [r7, #3]
	//HAL_GPIO_TogglePin(LD1_GPIO_Port,LD1_Pin);
	sprintf(buf,"RecvpayloadCallback\n"	);
 8029b0a:	4a28      	ldr	r2, [pc, #160]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b0c:	4b28      	ldr	r3, [pc, #160]	; (8029bb0 <RecvpayloadCallback+0xb4>)
 8029b0e:	4615      	mov	r5, r2
 8029b10:	461c      	mov	r4, r3
 8029b12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8029b14:	6028      	str	r0, [r5, #0]
 8029b16:	6069      	str	r1, [r5, #4]
 8029b18:	60aa      	str	r2, [r5, #8]
 8029b1a:	60eb      	str	r3, [r5, #12]
 8029b1c:	6820      	ldr	r0, [r4, #0]
 8029b1e:	6128      	str	r0, [r5, #16]
 8029b20:	7923      	ldrb	r3, [r4, #4]
 8029b22:	752b      	strb	r3, [r5, #20]
	 HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 8029b24:	4821      	ldr	r0, [pc, #132]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b26:	f7e6 fa95 	bl	8010054 <strlen>
 8029b2a:	4603      	mov	r3, r0
 8029b2c:	b29a      	uxth	r2, r3
 8029b2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029b32:	491e      	ldr	r1, [pc, #120]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b34:	481f      	ldr	r0, [pc, #124]	; (8029bb4 <RecvpayloadCallback+0xb8>)
 8029b36:	f7eb fc95 	bl	8015464 <HAL_UART_Transmit>
	 if (p == NULL) {sprintf(buf,"pbuf==Null\n");
 8029b3a:	687b      	ldr	r3, [r7, #4]
 8029b3c:	2b00      	cmp	r3, #0
 8029b3e:	d112      	bne.n	8029b66 <RecvpayloadCallback+0x6a>
 8029b40:	4a1a      	ldr	r2, [pc, #104]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b42:	4b1d      	ldr	r3, [pc, #116]	; (8029bb8 <RecvpayloadCallback+0xbc>)
 8029b44:	4614      	mov	r4, r2
 8029b46:	cb07      	ldmia	r3!, {r0, r1, r2}
 8029b48:	6020      	str	r0, [r4, #0]
 8029b4a:	6061      	str	r1, [r4, #4]
 8029b4c:	60a2      	str	r2, [r4, #8]
	 HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 8029b4e:	4817      	ldr	r0, [pc, #92]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b50:	f7e6 fa80 	bl	8010054 <strlen>
 8029b54:	4603      	mov	r3, r0
 8029b56:	b29a      	uxth	r2, r3
 8029b58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029b5c:	4913      	ldr	r1, [pc, #76]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b5e:	4815      	ldr	r0, [pc, #84]	; (8029bb4 <RecvpayloadCallback+0xb8>)
 8029b60:	f7eb fc80 	bl	8015464 <HAL_UART_Transmit>
 8029b64:	e017      	b.n	8029b96 <RecvpayloadCallback+0x9a>
	 }
	 else{
		 strncpy(timerbuffer, p->payload, 270);
 8029b66:	687b      	ldr	r3, [r7, #4]
 8029b68:	685b      	ldr	r3, [r3, #4]
 8029b6a:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8029b6e:	4619      	mov	r1, r3
 8029b70:	4812      	ldr	r0, [pc, #72]	; (8029bbc <RecvpayloadCallback+0xc0>)
 8029b72:	f002 f999 	bl	802bea8 <strncpy>
		 sprintf(buf,"timerbuffer :%s\n\r",timerbuffer);
 8029b76:	4a11      	ldr	r2, [pc, #68]	; (8029bbc <RecvpayloadCallback+0xc0>)
 8029b78:	4911      	ldr	r1, [pc, #68]	; (8029bc0 <RecvpayloadCallback+0xc4>)
 8029b7a:	480c      	ldr	r0, [pc, #48]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b7c:	f002 f956 	bl	802be2c <siprintf>
	HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 8029b80:	480a      	ldr	r0, [pc, #40]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b82:	f7e6 fa67 	bl	8010054 <strlen>
 8029b86:	4603      	mov	r3, r0
 8029b88:	b29a      	uxth	r2, r3
 8029b8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029b8e:	4907      	ldr	r1, [pc, #28]	; (8029bac <RecvpayloadCallback+0xb0>)
 8029b90:	4808      	ldr	r0, [pc, #32]	; (8029bb4 <RecvpayloadCallback+0xb8>)
 8029b92:	f7eb fc67 	bl	8015464 <HAL_UART_Transmit>
	 }
	 timerequestflag=true;
 8029b96:	4b0b      	ldr	r3, [pc, #44]	; (8029bc4 <RecvpayloadCallback+0xc8>)
 8029b98:	2201      	movs	r2, #1
 8029b9a:	701a      	strb	r2, [r3, #0]

	 pbuf_free(p);
 8029b9c:	6878      	ldr	r0, [r7, #4]
 8029b9e:	f7f7 f869 	bl	8020c74 <pbuf_free>
	 return ERR_OK;
 8029ba2:	2300      	movs	r3, #0
}
 8029ba4:	4618      	mov	r0, r3
 8029ba6:	3710      	adds	r7, #16
 8029ba8:	46bd      	mov	sp, r7
 8029baa:	bdb0      	pop	{r4, r5, r7, pc}
 8029bac:	2001dddc 	.word	0x2001dddc
 8029bb0:	08031920 	.word	0x08031920
 8029bb4:	2001db30 	.word	0x2001db30
 8029bb8:	08031938 	.word	0x08031938
 8029bbc:	2001dca0 	.word	0x2001dca0
 8029bc0:	08031944 	.word	0x08031944
 8029bc4:	2001743d 	.word	0x2001743d

08029bc8 <RecvHttpHeaderCallback>:
err_t RecvHttpHeaderCallback (httpc_state_t *connection, void *arg, struct
pbuf *hdr, u16_t hdr_len, u32_t content_len) {
 8029bc8:	b5b0      	push	{r4, r5, r7, lr}
 8029bca:	b084      	sub	sp, #16
 8029bcc:	af00      	add	r7, sp, #0
 8029bce:	60f8      	str	r0, [r7, #12]
 8029bd0:	60b9      	str	r1, [r7, #8]
 8029bd2:	607a      	str	r2, [r7, #4]
 8029bd4:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8029bd6:	2180      	movs	r1, #128	; 0x80
 8029bd8:	4810      	ldr	r0, [pc, #64]	; (8029c1c <RecvHttpHeaderCallback+0x54>)
 8029bda:	f7e8 fcf8 	bl	80125ce <HAL_GPIO_TogglePin>
   sprintf(buf,"RecvHttpHeaderCallback error");
 8029bde:	4a10      	ldr	r2, [pc, #64]	; (8029c20 <RecvHttpHeaderCallback+0x58>)
 8029be0:	4b10      	ldr	r3, [pc, #64]	; (8029c24 <RecvHttpHeaderCallback+0x5c>)
 8029be2:	4615      	mov	r5, r2
 8029be4:	461c      	mov	r4, r3
 8029be6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8029be8:	6028      	str	r0, [r5, #0]
 8029bea:	6069      	str	r1, [r5, #4]
 8029bec:	60aa      	str	r2, [r5, #8]
 8029bee:	60eb      	str	r3, [r5, #12]
 8029bf0:	cc07      	ldmia	r4!, {r0, r1, r2}
 8029bf2:	6128      	str	r0, [r5, #16]
 8029bf4:	6169      	str	r1, [r5, #20]
 8029bf6:	61aa      	str	r2, [r5, #24]
 8029bf8:	7823      	ldrb	r3, [r4, #0]
 8029bfa:	772b      	strb	r3, [r5, #28]
	HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 8029bfc:	4808      	ldr	r0, [pc, #32]	; (8029c20 <RecvHttpHeaderCallback+0x58>)
 8029bfe:	f7e6 fa29 	bl	8010054 <strlen>
 8029c02:	4603      	mov	r3, r0
 8029c04:	b29a      	uxth	r2, r3
 8029c06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029c0a:	4905      	ldr	r1, [pc, #20]	; (8029c20 <RecvHttpHeaderCallback+0x58>)
 8029c0c:	4806      	ldr	r0, [pc, #24]	; (8029c28 <RecvHttpHeaderCallback+0x60>)
 8029c0e:	f7eb fc29 	bl	8015464 <HAL_UART_Transmit>
   return ERR_OK;
 8029c12:	2300      	movs	r3, #0
}
 8029c14:	4618      	mov	r0, r3
 8029c16:	3710      	adds	r7, #16
 8029c18:	46bd      	mov	sp, r7
 8029c1a:	bdb0      	pop	{r4, r5, r7, pc}
 8029c1c:	40020400 	.word	0x40020400
 8029c20:	2001dddc 	.word	0x2001dddc
 8029c24:	08031958 	.word	0x08031958
 8029c28:	2001db30 	.word	0x2001db30

08029c2c <HttpClientResultCallback>:
void HttpClientResultCallback (void *arg, httpc_result_t httpc_result, u32_t
rx_content_len, u32_t srv_res, err_t err) {
 8029c2c:	b5b0      	push	{r4, r5, r7, lr}
 8029c2e:	b084      	sub	sp, #16
 8029c30:	af00      	add	r7, sp, #0
 8029c32:	60f8      	str	r0, [r7, #12]
 8029c34:	607a      	str	r2, [r7, #4]
 8029c36:	603b      	str	r3, [r7, #0]
 8029c38:	460b      	mov	r3, r1
 8029c3a:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_TogglePin(LD3_GPIO_Port,LD3_Pin);
 8029c3c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8029c40:	481a      	ldr	r0, [pc, #104]	; (8029cac <HttpClientResultCallback+0x80>)
 8029c42:	f7e8 fcc4 	bl	80125ce <HAL_GPIO_TogglePin>
	sprintf(buf,"HttpClientResultCallback \n\r");
 8029c46:	4a1a      	ldr	r2, [pc, #104]	; (8029cb0 <HttpClientResultCallback+0x84>)
 8029c48:	4b1a      	ldr	r3, [pc, #104]	; (8029cb4 <HttpClientResultCallback+0x88>)
 8029c4a:	4615      	mov	r5, r2
 8029c4c:	461c      	mov	r4, r3
 8029c4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8029c50:	6028      	str	r0, [r5, #0]
 8029c52:	6069      	str	r1, [r5, #4]
 8029c54:	60aa      	str	r2, [r5, #8]
 8029c56:	60eb      	str	r3, [r5, #12]
 8029c58:	cc07      	ldmia	r4!, {r0, r1, r2}
 8029c5a:	6128      	str	r0, [r5, #16]
 8029c5c:	6169      	str	r1, [r5, #20]
 8029c5e:	61aa      	str	r2, [r5, #24]
	HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 8029c60:	4813      	ldr	r0, [pc, #76]	; (8029cb0 <HttpClientResultCallback+0x84>)
 8029c62:	f7e6 f9f7 	bl	8010054 <strlen>
 8029c66:	4603      	mov	r3, r0
 8029c68:	b29a      	uxth	r2, r3
 8029c6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029c6e:	4910      	ldr	r1, [pc, #64]	; (8029cb0 <HttpClientResultCallback+0x84>)
 8029c70:	4811      	ldr	r0, [pc, #68]	; (8029cb8 <HttpClientResultCallback+0x8c>)
 8029c72:	f7eb fbf7 	bl	8015464 <HAL_UART_Transmit>
	sprintf(buf,"httpc_result: %u\n", httpc_result);
 8029c76:	7afb      	ldrb	r3, [r7, #11]
 8029c78:	461a      	mov	r2, r3
 8029c7a:	4910      	ldr	r1, [pc, #64]	; (8029cbc <HttpClientResultCallback+0x90>)
 8029c7c:	480c      	ldr	r0, [pc, #48]	; (8029cb0 <HttpClientResultCallback+0x84>)
 8029c7e:	f002 f8d5 	bl	802be2c <siprintf>
	HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 8029c82:	480b      	ldr	r0, [pc, #44]	; (8029cb0 <HttpClientResultCallback+0x84>)
 8029c84:	f7e6 f9e6 	bl	8010054 <strlen>
 8029c88:	4603      	mov	r3, r0
 8029c8a:	b29a      	uxth	r2, r3
 8029c8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8029c90:	4907      	ldr	r1, [pc, #28]	; (8029cb0 <HttpClientResultCallback+0x84>)
 8029c92:	4809      	ldr	r0, [pc, #36]	; (8029cb8 <HttpClientResultCallback+0x8c>)
 8029c94:	f7eb fbe6 	bl	8015464 <HAL_UART_Transmit>
	sprintf(buf,"received number of bytes: %lu\n", rx_content_len);
 8029c98:	687a      	ldr	r2, [r7, #4]
 8029c9a:	4909      	ldr	r1, [pc, #36]	; (8029cc0 <HttpClientResultCallback+0x94>)
 8029c9c:	4804      	ldr	r0, [pc, #16]	; (8029cb0 <HttpClientResultCallback+0x84>)
 8029c9e:	f002 f8c5 	bl	802be2c <siprintf>

}
 8029ca2:	bf00      	nop
 8029ca4:	3710      	adds	r7, #16
 8029ca6:	46bd      	mov	sp, r7
 8029ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8029caa:	bf00      	nop
 8029cac:	40020400 	.word	0x40020400
 8029cb0:	2001dddc 	.word	0x2001dddc
 8029cb4:	08031978 	.word	0x08031978
 8029cb8:	2001db30 	.word	0x2001db30
 8029cbc:	08031994 	.word	0x08031994
 8029cc0:	080319a8 	.word	0x080319a8

08029cc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8029cc4:	b5b0      	push	{r4, r5, r7, lr}
 8029cc6:	b090      	sub	sp, #64	; 0x40
 8029cc8:	af00      	add	r7, sp, #0
	    char data_read[2];
	    int tempval;
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8029cca:	f001 f9af 	bl	802b02c <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8029cce:	f7ff fe87 	bl	80299e0 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8029cd2:	f7ff fea5 	bl	8029a20 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface ytrnd the Systick. */
  HAL_Init();
 8029cd6:	f7e6 ff8d 	bl	8010bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8029cda:	f000 f847 	bl	8029d6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8029cde:	f000 fb17 	bl	802a310 <MX_GPIO_Init>
  MX_TIM2_Init();
 8029ce2:	f000 f9f9 	bl	802a0d8 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8029ce6:	f000 fae3 	bl	802a2b0 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8029cea:	f000 f8db 	bl	8029ea4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8029cee:	f000 f919 	bl	8029f24 <MX_I2C2_Init>
  MX_SPI2_Init();
 8029cf2:	f000 f9b3 	bl	802a05c <MX_SPI2_Init>
  MX_TIM4_Init();
 8029cf6:	f000 fa3d 	bl	802a174 <MX_TIM4_Init>
  MX_TIM5_Init();
 8029cfa:	f000 fa89 	bl	802a210 <MX_TIM5_Init>
  MX_RTC_Init();
 8029cfe:	f000 f951 	bl	8029fa4 <MX_RTC_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 10240);
 8029d02:	4b16      	ldr	r3, [pc, #88]	; (8029d5c <main+0x98>)
 8029d04:	f107 041c 	add.w	r4, r7, #28
 8029d08:	461d      	mov	r5, r3
 8029d0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8029d0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8029d0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8029d12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8029d16:	f107 031c 	add.w	r3, r7, #28
 8029d1a:	2100      	movs	r1, #0
 8029d1c:	4618      	mov	r0, r3
 8029d1e:	f7ec f90b 	bl	8015f38 <osThreadCreate>
 8029d22:	4602      	mov	r2, r0
 8029d24:	4b0e      	ldr	r3, [pc, #56]	; (8029d60 <main+0x9c>)
 8029d26:	601a      	str	r2, [r3, #0]

  /* definition and creation of temp */
 osThreadDef(temp, Tasktemp, osPriorityNormal, 0, 2048);
 8029d28:	4b0e      	ldr	r3, [pc, #56]	; (8029d64 <main+0xa0>)
 8029d2a:	463c      	mov	r4, r7
 8029d2c:	461d      	mov	r5, r3
 8029d2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8029d30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8029d32:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8029d36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
tempHandle = osThreadCreate(osThread(temp), NULL);
 8029d3a:	463b      	mov	r3, r7
 8029d3c:	2100      	movs	r1, #0
 8029d3e:	4618      	mov	r0, r3
 8029d40:	f7ec f8fa 	bl	8015f38 <osThreadCreate>
 8029d44:	4602      	mov	r2, r0
 8029d46:	4b08      	ldr	r3, [pc, #32]	; (8029d68 <main+0xa4>)
 8029d48:	601a      	str	r2, [r3, #0]
 //osThreadDef(Light, TaskLight, osPriorityNormal, 0, 1024);
 // LightHandle = osThreadCreate(osThread(Light), NULL);

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
vTaskSuspend(tempHandle);
 8029d4a:	4b07      	ldr	r3, [pc, #28]	; (8029d68 <main+0xa4>)
 8029d4c:	681b      	ldr	r3, [r3, #0]
 8029d4e:	4618      	mov	r0, r3
 8029d50:	f7ee f994 	bl	801807c <vTaskSuspend>

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8029d54:	f7ec f8d9 	bl	8015f0a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8029d58:	e7fe      	b.n	8029d58 <main+0x94>
 8029d5a:	bf00      	nop
 8029d5c:	080319d4 	.word	0x080319d4
 8029d60:	2001da74 	.word	0x2001da74
 8029d64:	080319f8 	.word	0x080319f8
 8029d68:	2001dadc 	.word	0x2001dadc

08029d6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8029d6c:	b580      	push	{r7, lr}
 8029d6e:	b0b8      	sub	sp, #224	; 0xe0
 8029d70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8029d72:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8029d76:	2234      	movs	r2, #52	; 0x34
 8029d78:	2100      	movs	r1, #0
 8029d7a:	4618      	mov	r0, r3
 8029d7c:	f001 fd6c 	bl	802b858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8029d80:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8029d84:	2200      	movs	r2, #0
 8029d86:	601a      	str	r2, [r3, #0]
 8029d88:	605a      	str	r2, [r3, #4]
 8029d8a:	609a      	str	r2, [r3, #8]
 8029d8c:	60da      	str	r2, [r3, #12]
 8029d8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8029d90:	f107 0308 	add.w	r3, r7, #8
 8029d94:	2290      	movs	r2, #144	; 0x90
 8029d96:	2100      	movs	r1, #0
 8029d98:	4618      	mov	r0, r3
 8029d9a:	f001 fd5d 	bl	802b858 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8029d9e:	f7e9 f91f 	bl	8012fe0 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8029da2:	4a3e      	ldr	r2, [pc, #248]	; (8029e9c <SystemClock_Config+0x130>)
 8029da4:	4b3d      	ldr	r3, [pc, #244]	; (8029e9c <SystemClock_Config+0x130>)
 8029da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8029da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8029dac:	6413      	str	r3, [r2, #64]	; 0x40
 8029dae:	4b3b      	ldr	r3, [pc, #236]	; (8029e9c <SystemClock_Config+0x130>)
 8029db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8029db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8029db6:	607b      	str	r3, [r7, #4]
 8029db8:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8029dba:	4a39      	ldr	r2, [pc, #228]	; (8029ea0 <SystemClock_Config+0x134>)
 8029dbc:	4b38      	ldr	r3, [pc, #224]	; (8029ea0 <SystemClock_Config+0x134>)
 8029dbe:	681b      	ldr	r3, [r3, #0]
 8029dc0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8029dc4:	6013      	str	r3, [r2, #0]
 8029dc6:	4b36      	ldr	r3, [pc, #216]	; (8029ea0 <SystemClock_Config+0x134>)
 8029dc8:	681b      	ldr	r3, [r3, #0]
 8029dca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8029dce:	603b      	str	r3, [r7, #0]
 8029dd0:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8029dd2:	2309      	movs	r3, #9
 8029dd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8029dd8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8029ddc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8029de0:	2301      	movs	r3, #1
 8029de2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8029de6:	2302      	movs	r3, #2
 8029de8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8029dec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8029df0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8029df4:	2304      	movs	r3, #4
 8029df6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8029dfa:	23d8      	movs	r3, #216	; 0xd8
 8029dfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8029e00:	2302      	movs	r3, #2
 8029e02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8029e06:	2309      	movs	r3, #9
 8029e08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8029e0c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8029e10:	4618      	mov	r0, r3
 8029e12:	f7e9 f945 	bl	80130a0 <HAL_RCC_OscConfig>
 8029e16:	4603      	mov	r3, r0
 8029e18:	2b00      	cmp	r3, #0
 8029e1a:	d001      	beq.n	8029e20 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8029e1c:	f001 f966 	bl	802b0ec <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8029e20:	f7e9 f8ee 	bl	8013000 <HAL_PWREx_EnableOverDrive>
 8029e24:	4603      	mov	r3, r0
 8029e26:	2b00      	cmp	r3, #0
 8029e28:	d001      	beq.n	8029e2e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8029e2a:	f001 f95f 	bl	802b0ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8029e2e:	230f      	movs	r3, #15
 8029e30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8029e34:	2302      	movs	r3, #2
 8029e36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8029e3a:	2300      	movs	r3, #0
 8029e3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8029e40:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8029e44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8029e48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8029e4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8029e50:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8029e54:	2107      	movs	r1, #7
 8029e56:	4618      	mov	r0, r3
 8029e58:	f7e9 fbd0 	bl	80135fc <HAL_RCC_ClockConfig>
 8029e5c:	4603      	mov	r3, r0
 8029e5e:	2b00      	cmp	r3, #0
 8029e60:	d001      	beq.n	8029e66 <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8029e62:	f001 f943 	bl	802b0ec <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART3
 8029e66:	f24c 1320 	movw	r3, #49440	; 0xc120
 8029e6a:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8029e6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8029e70:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8029e72:	2300      	movs	r3, #0
 8029e74:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8029e76:	2300      	movs	r3, #0
 8029e78:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8029e7a:	2300      	movs	r3, #0
 8029e7c:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8029e7e:	f107 0308 	add.w	r3, r7, #8
 8029e82:	4618      	mov	r0, r3
 8029e84:	f7e9 fde4 	bl	8013a50 <HAL_RCCEx_PeriphCLKConfig>
 8029e88:	4603      	mov	r3, r0
 8029e8a:	2b00      	cmp	r3, #0
 8029e8c:	d001      	beq.n	8029e92 <SystemClock_Config+0x126>
  {
    Error_Handler();
 8029e8e:	f001 f92d 	bl	802b0ec <Error_Handler>
  }
}
 8029e92:	bf00      	nop
 8029e94:	37e0      	adds	r7, #224	; 0xe0
 8029e96:	46bd      	mov	sp, r7
 8029e98:	bd80      	pop	{r7, pc}
 8029e9a:	bf00      	nop
 8029e9c:	40023800 	.word	0x40023800
 8029ea0:	40007000 	.word	0x40007000

08029ea4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8029ea4:	b580      	push	{r7, lr}
 8029ea6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8029ea8:	4b1b      	ldr	r3, [pc, #108]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029eaa:	4a1c      	ldr	r2, [pc, #112]	; (8029f1c <MX_I2C1_Init+0x78>)
 8029eac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8029eae:	4b1a      	ldr	r3, [pc, #104]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029eb0:	4a1b      	ldr	r2, [pc, #108]	; (8029f20 <MX_I2C1_Init+0x7c>)
 8029eb2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8029eb4:	4b18      	ldr	r3, [pc, #96]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029eb6:	2200      	movs	r2, #0
 8029eb8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029eba:	4b17      	ldr	r3, [pc, #92]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029ebc:	2201      	movs	r2, #1
 8029ebe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029ec0:	4b15      	ldr	r3, [pc, #84]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029ec2:	2200      	movs	r2, #0
 8029ec4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8029ec6:	4b14      	ldr	r3, [pc, #80]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029ec8:	2200      	movs	r2, #0
 8029eca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8029ecc:	4b12      	ldr	r3, [pc, #72]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029ece:	2200      	movs	r2, #0
 8029ed0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029ed2:	4b11      	ldr	r3, [pc, #68]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029ed4:	2200      	movs	r2, #0
 8029ed6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029ed8:	4b0f      	ldr	r3, [pc, #60]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029eda:	2200      	movs	r2, #0
 8029edc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8029ede:	480e      	ldr	r0, [pc, #56]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029ee0:	f7e8 fb90 	bl	8012604 <HAL_I2C_Init>
 8029ee4:	4603      	mov	r3, r0
 8029ee6:	2b00      	cmp	r3, #0
 8029ee8:	d001      	beq.n	8029eee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8029eea:	f001 f8ff 	bl	802b0ec <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029eee:	2100      	movs	r1, #0
 8029ef0:	4809      	ldr	r0, [pc, #36]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029ef2:	f7e8 ffdd 	bl	8012eb0 <HAL_I2CEx_ConfigAnalogFilter>
 8029ef6:	4603      	mov	r3, r0
 8029ef8:	2b00      	cmp	r3, #0
 8029efa:	d001      	beq.n	8029f00 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8029efc:	f001 f8f6 	bl	802b0ec <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8029f00:	2100      	movs	r1, #0
 8029f02:	4805      	ldr	r0, [pc, #20]	; (8029f18 <MX_I2C1_Init+0x74>)
 8029f04:	f7e9 f81f 	bl	8012f46 <HAL_I2CEx_ConfigDigitalFilter>
 8029f08:	4603      	mov	r3, r0
 8029f0a:	2b00      	cmp	r3, #0
 8029f0c:	d001      	beq.n	8029f12 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8029f0e:	f001 f8ed 	bl	802b0ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8029f12:	bf00      	nop
 8029f14:	bd80      	pop	{r7, pc}
 8029f16:	bf00      	nop
 8029f18:	2001dbb8 	.word	0x2001dbb8
 8029f1c:	40005400 	.word	0x40005400
 8029f20:	20404768 	.word	0x20404768

08029f24 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8029f24:	b580      	push	{r7, lr}
 8029f26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8029f28:	4b1b      	ldr	r3, [pc, #108]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f2a:	4a1c      	ldr	r2, [pc, #112]	; (8029f9c <MX_I2C2_Init+0x78>)
 8029f2c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20404768;
 8029f2e:	4b1a      	ldr	r3, [pc, #104]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f30:	4a1b      	ldr	r2, [pc, #108]	; (8029fa0 <MX_I2C2_Init+0x7c>)
 8029f32:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8029f34:	4b18      	ldr	r3, [pc, #96]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f36:	2200      	movs	r2, #0
 8029f38:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8029f3a:	4b17      	ldr	r3, [pc, #92]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f3c:	2201      	movs	r2, #1
 8029f3e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8029f40:	4b15      	ldr	r3, [pc, #84]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f42:	2200      	movs	r2, #0
 8029f44:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8029f46:	4b14      	ldr	r3, [pc, #80]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f48:	2200      	movs	r2, #0
 8029f4a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8029f4c:	4b12      	ldr	r3, [pc, #72]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f4e:	2200      	movs	r2, #0
 8029f50:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8029f52:	4b11      	ldr	r3, [pc, #68]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f54:	2200      	movs	r2, #0
 8029f56:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8029f58:	4b0f      	ldr	r3, [pc, #60]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f5a:	2200      	movs	r2, #0
 8029f5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8029f5e:	480e      	ldr	r0, [pc, #56]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f60:	f7e8 fb50 	bl	8012604 <HAL_I2C_Init>
 8029f64:	4603      	mov	r3, r0
 8029f66:	2b00      	cmp	r3, #0
 8029f68:	d001      	beq.n	8029f6e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8029f6a:	f001 f8bf 	bl	802b0ec <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8029f6e:	2100      	movs	r1, #0
 8029f70:	4809      	ldr	r0, [pc, #36]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f72:	f7e8 ff9d 	bl	8012eb0 <HAL_I2CEx_ConfigAnalogFilter>
 8029f76:	4603      	mov	r3, r0
 8029f78:	2b00      	cmp	r3, #0
 8029f7a:	d001      	beq.n	8029f80 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8029f7c:	f001 f8b6 	bl	802b0ec <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8029f80:	2100      	movs	r1, #0
 8029f82:	4805      	ldr	r0, [pc, #20]	; (8029f98 <MX_I2C2_Init+0x74>)
 8029f84:	f7e8 ffdf 	bl	8012f46 <HAL_I2CEx_ConfigDigitalFilter>
 8029f88:	4603      	mov	r3, r0
 8029f8a:	2b00      	cmp	r3, #0
 8029f8c:	d001      	beq.n	8029f92 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8029f8e:	f001 f8ad 	bl	802b0ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8029f92:	bf00      	nop
 8029f94:	bd80      	pop	{r7, pc}
 8029f96:	bf00      	nop
 8029f98:	2001dc04 	.word	0x2001dc04
 8029f9c:	40005800 	.word	0x40005800
 8029fa0:	20404768 	.word	0x20404768

08029fa4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8029fa4:	b580      	push	{r7, lr}
 8029fa6:	b088      	sub	sp, #32
 8029fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8029faa:	f107 0308 	add.w	r3, r7, #8
 8029fae:	2200      	movs	r2, #0
 8029fb0:	601a      	str	r2, [r3, #0]
 8029fb2:	605a      	str	r2, [r3, #4]
 8029fb4:	609a      	str	r2, [r3, #8]
 8029fb6:	60da      	str	r2, [r3, #12]
 8029fb8:	611a      	str	r2, [r3, #16]
 8029fba:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8029fbc:	2300      	movs	r3, #0
 8029fbe:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8029fc0:	4b24      	ldr	r3, [pc, #144]	; (802a054 <MX_RTC_Init+0xb0>)
 8029fc2:	4a25      	ldr	r2, [pc, #148]	; (802a058 <MX_RTC_Init+0xb4>)
 8029fc4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8029fc6:	4b23      	ldr	r3, [pc, #140]	; (802a054 <MX_RTC_Init+0xb0>)
 8029fc8:	2200      	movs	r2, #0
 8029fca:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8029fcc:	4b21      	ldr	r3, [pc, #132]	; (802a054 <MX_RTC_Init+0xb0>)
 8029fce:	227f      	movs	r2, #127	; 0x7f
 8029fd0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8029fd2:	4b20      	ldr	r3, [pc, #128]	; (802a054 <MX_RTC_Init+0xb0>)
 8029fd4:	22ff      	movs	r2, #255	; 0xff
 8029fd6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8029fd8:	4b1e      	ldr	r3, [pc, #120]	; (802a054 <MX_RTC_Init+0xb0>)
 8029fda:	2200      	movs	r2, #0
 8029fdc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8029fde:	4b1d      	ldr	r3, [pc, #116]	; (802a054 <MX_RTC_Init+0xb0>)
 8029fe0:	2200      	movs	r2, #0
 8029fe2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8029fe4:	4b1b      	ldr	r3, [pc, #108]	; (802a054 <MX_RTC_Init+0xb0>)
 8029fe6:	2200      	movs	r2, #0
 8029fe8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8029fea:	481a      	ldr	r0, [pc, #104]	; (802a054 <MX_RTC_Init+0xb0>)
 8029fec:	f7ea f956 	bl	801429c <HAL_RTC_Init>
 8029ff0:	4603      	mov	r3, r0
 8029ff2:	2b00      	cmp	r3, #0
 8029ff4:	d001      	beq.n	8029ffa <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8029ff6:	f001 f879 	bl	802b0ec <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8029ffa:	2300      	movs	r3, #0
 8029ffc:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 8029ffe:	2300      	movs	r3, #0
 802a000:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 802a002:	2300      	movs	r3, #0
 802a004:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 802a006:	2300      	movs	r3, #0
 802a008:	61bb      	str	r3, [r7, #24]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 802a00a:	2300      	movs	r3, #0
 802a00c:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 802a00e:	f107 0308 	add.w	r3, r7, #8
 802a012:	2201      	movs	r2, #1
 802a014:	4619      	mov	r1, r3
 802a016:	480f      	ldr	r0, [pc, #60]	; (802a054 <MX_RTC_Init+0xb0>)
 802a018:	f7ea f9d2 	bl	80143c0 <HAL_RTC_SetTime>
 802a01c:	4603      	mov	r3, r0
 802a01e:	2b00      	cmp	r3, #0
 802a020:	d001      	beq.n	802a026 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 802a022:	f001 f863 	bl	802b0ec <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 802a026:	2301      	movs	r3, #1
 802a028:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 802a02a:	2301      	movs	r3, #1
 802a02c:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 802a02e:	2301      	movs	r3, #1
 802a030:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 802a032:	2300      	movs	r3, #0
 802a034:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 802a036:	1d3b      	adds	r3, r7, #4
 802a038:	2201      	movs	r2, #1
 802a03a:	4619      	mov	r1, r3
 802a03c:	4805      	ldr	r0, [pc, #20]	; (802a054 <MX_RTC_Init+0xb0>)
 802a03e:	f7ea fadb 	bl	80145f8 <HAL_RTC_SetDate>
 802a042:	4603      	mov	r3, r0
 802a044:	2b00      	cmp	r3, #0
 802a046:	d001      	beq.n	802a04c <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 802a048:	f001 f850 	bl	802b0ec <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 802a04c:	bf00      	nop
 802a04e:	3720      	adds	r7, #32
 802a050:	46bd      	mov	sp, r7
 802a052:	bd80      	pop	{r7, pc}
 802a054:	2001ddb8 	.word	0x2001ddb8
 802a058:	40002800 	.word	0x40002800

0802a05c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 802a05c:	b580      	push	{r7, lr}
 802a05e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 802a060:	4b1b      	ldr	r3, [pc, #108]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a062:	4a1c      	ldr	r2, [pc, #112]	; (802a0d4 <MX_SPI2_Init+0x78>)
 802a064:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 802a066:	4b1a      	ldr	r3, [pc, #104]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a068:	f44f 7282 	mov.w	r2, #260	; 0x104
 802a06c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 802a06e:	4b18      	ldr	r3, [pc, #96]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a070:	2200      	movs	r2, #0
 802a072:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 802a074:	4b16      	ldr	r3, [pc, #88]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a076:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 802a07a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 802a07c:	4b14      	ldr	r3, [pc, #80]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a07e:	2200      	movs	r2, #0
 802a080:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 802a082:	4b13      	ldr	r3, [pc, #76]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a084:	2200      	movs	r2, #0
 802a086:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 802a088:	4b11      	ldr	r3, [pc, #68]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a08a:	f44f 7200 	mov.w	r2, #512	; 0x200
 802a08e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 802a090:	4b0f      	ldr	r3, [pc, #60]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a092:	2210      	movs	r2, #16
 802a094:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 802a096:	4b0e      	ldr	r3, [pc, #56]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a098:	2200      	movs	r2, #0
 802a09a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 802a09c:	4b0c      	ldr	r3, [pc, #48]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a09e:	2200      	movs	r2, #0
 802a0a0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 802a0a2:	4b0b      	ldr	r3, [pc, #44]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a0a4:	2200      	movs	r2, #0
 802a0a6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 802a0a8:	4b09      	ldr	r3, [pc, #36]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a0aa:	2207      	movs	r2, #7
 802a0ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 802a0ae:	4b08      	ldr	r3, [pc, #32]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a0b0:	2200      	movs	r2, #0
 802a0b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 802a0b4:	4b06      	ldr	r3, [pc, #24]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a0b6:	2208      	movs	r2, #8
 802a0b8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 802a0ba:	4805      	ldr	r0, [pc, #20]	; (802a0d0 <MX_SPI2_Init+0x74>)
 802a0bc:	f7ea fc24 	bl	8014908 <HAL_SPI_Init>
 802a0c0:	4603      	mov	r3, r0
 802a0c2:	2b00      	cmp	r3, #0
 802a0c4:	d001      	beq.n	802a0ca <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 802a0c6:	f001 f811 	bl	802b0ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 802a0ca:	bf00      	nop
 802a0cc:	bd80      	pop	{r7, pc}
 802a0ce:	bf00      	nop
 802a0d0:	2001da78 	.word	0x2001da78
 802a0d4:	40003800 	.word	0x40003800

0802a0d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 802a0d8:	b580      	push	{r7, lr}
 802a0da:	b088      	sub	sp, #32
 802a0dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 802a0de:	f107 0310 	add.w	r3, r7, #16
 802a0e2:	2200      	movs	r2, #0
 802a0e4:	601a      	str	r2, [r3, #0]
 802a0e6:	605a      	str	r2, [r3, #4]
 802a0e8:	609a      	str	r2, [r3, #8]
 802a0ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802a0ec:	1d3b      	adds	r3, r7, #4
 802a0ee:	2200      	movs	r2, #0
 802a0f0:	601a      	str	r2, [r3, #0]
 802a0f2:	605a      	str	r2, [r3, #4]
 802a0f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 802a0f6:	4b1e      	ldr	r3, [pc, #120]	; (802a170 <MX_TIM2_Init+0x98>)
 802a0f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 802a0fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 215;
 802a0fe:	4b1c      	ldr	r3, [pc, #112]	; (802a170 <MX_TIM2_Init+0x98>)
 802a100:	22d7      	movs	r2, #215	; 0xd7
 802a102:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 802a104:	4b1a      	ldr	r3, [pc, #104]	; (802a170 <MX_TIM2_Init+0x98>)
 802a106:	2200      	movs	r2, #0
 802a108:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 802a10a:	4b19      	ldr	r3, [pc, #100]	; (802a170 <MX_TIM2_Init+0x98>)
 802a10c:	f04f 32ff 	mov.w	r2, #4294967295
 802a110:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802a112:	4b17      	ldr	r3, [pc, #92]	; (802a170 <MX_TIM2_Init+0x98>)
 802a114:	2200      	movs	r2, #0
 802a116:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802a118:	4b15      	ldr	r3, [pc, #84]	; (802a170 <MX_TIM2_Init+0x98>)
 802a11a:	2200      	movs	r2, #0
 802a11c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 802a11e:	4814      	ldr	r0, [pc, #80]	; (802a170 <MX_TIM2_Init+0x98>)
 802a120:	f7ea fc9b 	bl	8014a5a <HAL_TIM_Base_Init>
 802a124:	4603      	mov	r3, r0
 802a126:	2b00      	cmp	r3, #0
 802a128:	d001      	beq.n	802a12e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 802a12a:	f000 ffdf 	bl	802b0ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 802a12e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802a132:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 802a134:	f107 0310 	add.w	r3, r7, #16
 802a138:	4619      	mov	r1, r3
 802a13a:	480d      	ldr	r0, [pc, #52]	; (802a170 <MX_TIM2_Init+0x98>)
 802a13c:	f7ea fe7c 	bl	8014e38 <HAL_TIM_ConfigClockSource>
 802a140:	4603      	mov	r3, r0
 802a142:	2b00      	cmp	r3, #0
 802a144:	d001      	beq.n	802a14a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 802a146:	f000 ffd1 	bl	802b0ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 802a14a:	2300      	movs	r3, #0
 802a14c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802a14e:	2300      	movs	r3, #0
 802a150:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 802a152:	1d3b      	adds	r3, r7, #4
 802a154:	4619      	mov	r1, r3
 802a156:	4806      	ldr	r0, [pc, #24]	; (802a170 <MX_TIM2_Init+0x98>)
 802a158:	f7eb f88a 	bl	8015270 <HAL_TIMEx_MasterConfigSynchronization>
 802a15c:	4603      	mov	r3, r0
 802a15e:	2b00      	cmp	r3, #0
 802a160:	d001      	beq.n	802a166 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 802a162:	f000 ffc3 	bl	802b0ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 802a166:	bf00      	nop
 802a168:	3720      	adds	r7, #32
 802a16a:	46bd      	mov	sp, r7
 802a16c:	bd80      	pop	{r7, pc}
 802a16e:	bf00      	nop
 802a170:	2001f164 	.word	0x2001f164

0802a174 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 802a174:	b580      	push	{r7, lr}
 802a176:	b088      	sub	sp, #32
 802a178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 802a17a:	f107 0310 	add.w	r3, r7, #16
 802a17e:	2200      	movs	r2, #0
 802a180:	601a      	str	r2, [r3, #0]
 802a182:	605a      	str	r2, [r3, #4]
 802a184:	609a      	str	r2, [r3, #8]
 802a186:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802a188:	1d3b      	adds	r3, r7, #4
 802a18a:	2200      	movs	r2, #0
 802a18c:	601a      	str	r2, [r3, #0]
 802a18e:	605a      	str	r2, [r3, #4]
 802a190:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 802a192:	4b1d      	ldr	r3, [pc, #116]	; (802a208 <MX_TIM4_Init+0x94>)
 802a194:	4a1d      	ldr	r2, [pc, #116]	; (802a20c <MX_TIM4_Init+0x98>)
 802a196:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 215;
 802a198:	4b1b      	ldr	r3, [pc, #108]	; (802a208 <MX_TIM4_Init+0x94>)
 802a19a:	22d7      	movs	r2, #215	; 0xd7
 802a19c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 802a19e:	4b1a      	ldr	r3, [pc, #104]	; (802a208 <MX_TIM4_Init+0x94>)
 802a1a0:	2200      	movs	r2, #0
 802a1a2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 802a1a4:	4b18      	ldr	r3, [pc, #96]	; (802a208 <MX_TIM4_Init+0x94>)
 802a1a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802a1aa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802a1ac:	4b16      	ldr	r3, [pc, #88]	; (802a208 <MX_TIM4_Init+0x94>)
 802a1ae:	2200      	movs	r2, #0
 802a1b0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802a1b2:	4b15      	ldr	r3, [pc, #84]	; (802a208 <MX_TIM4_Init+0x94>)
 802a1b4:	2200      	movs	r2, #0
 802a1b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 802a1b8:	4813      	ldr	r0, [pc, #76]	; (802a208 <MX_TIM4_Init+0x94>)
 802a1ba:	f7ea fc4e 	bl	8014a5a <HAL_TIM_Base_Init>
 802a1be:	4603      	mov	r3, r0
 802a1c0:	2b00      	cmp	r3, #0
 802a1c2:	d001      	beq.n	802a1c8 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 802a1c4:	f000 ff92 	bl	802b0ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 802a1c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802a1cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 802a1ce:	f107 0310 	add.w	r3, r7, #16
 802a1d2:	4619      	mov	r1, r3
 802a1d4:	480c      	ldr	r0, [pc, #48]	; (802a208 <MX_TIM4_Init+0x94>)
 802a1d6:	f7ea fe2f 	bl	8014e38 <HAL_TIM_ConfigClockSource>
 802a1da:	4603      	mov	r3, r0
 802a1dc:	2b00      	cmp	r3, #0
 802a1de:	d001      	beq.n	802a1e4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 802a1e0:	f000 ff84 	bl	802b0ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 802a1e4:	2300      	movs	r3, #0
 802a1e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802a1e8:	2300      	movs	r3, #0
 802a1ea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 802a1ec:	1d3b      	adds	r3, r7, #4
 802a1ee:	4619      	mov	r1, r3
 802a1f0:	4805      	ldr	r0, [pc, #20]	; (802a208 <MX_TIM4_Init+0x94>)
 802a1f2:	f7eb f83d 	bl	8015270 <HAL_TIMEx_MasterConfigSynchronization>
 802a1f6:	4603      	mov	r3, r0
 802a1f8:	2b00      	cmp	r3, #0
 802a1fa:	d001      	beq.n	802a200 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 802a1fc:	f000 ff76 	bl	802b0ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 802a200:	bf00      	nop
 802a202:	3720      	adds	r7, #32
 802a204:	46bd      	mov	sp, r7
 802a206:	bd80      	pop	{r7, pc}
 802a208:	2001dae4 	.word	0x2001dae4
 802a20c:	40000800 	.word	0x40000800

0802a210 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 802a210:	b580      	push	{r7, lr}
 802a212:	b088      	sub	sp, #32
 802a214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 802a216:	f107 0310 	add.w	r3, r7, #16
 802a21a:	2200      	movs	r2, #0
 802a21c:	601a      	str	r2, [r3, #0]
 802a21e:	605a      	str	r2, [r3, #4]
 802a220:	609a      	str	r2, [r3, #8]
 802a222:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802a224:	1d3b      	adds	r3, r7, #4
 802a226:	2200      	movs	r2, #0
 802a228:	601a      	str	r2, [r3, #0]
 802a22a:	605a      	str	r2, [r3, #4]
 802a22c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 802a22e:	4b1e      	ldr	r3, [pc, #120]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a230:	4a1e      	ldr	r2, [pc, #120]	; (802a2ac <MX_TIM5_Init+0x9c>)
 802a232:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 21499;
 802a234:	4b1c      	ldr	r3, [pc, #112]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a236:	f245 32fb 	movw	r2, #21499	; 0x53fb
 802a23a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 802a23c:	4b1a      	ldr	r3, [pc, #104]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a23e:	2200      	movs	r2, #0
 802a240:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 802a242:	4b19      	ldr	r3, [pc, #100]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a244:	f242 720f 	movw	r2, #9999	; 0x270f
 802a248:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802a24a:	4b17      	ldr	r3, [pc, #92]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a24c:	2200      	movs	r2, #0
 802a24e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802a250:	4b15      	ldr	r3, [pc, #84]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a252:	2200      	movs	r2, #0
 802a254:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 802a256:	4814      	ldr	r0, [pc, #80]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a258:	f7ea fbff 	bl	8014a5a <HAL_TIM_Base_Init>
 802a25c:	4603      	mov	r3, r0
 802a25e:	2b00      	cmp	r3, #0
 802a260:	d001      	beq.n	802a266 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 802a262:	f000 ff43 	bl	802b0ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 802a266:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802a26a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 802a26c:	f107 0310 	add.w	r3, r7, #16
 802a270:	4619      	mov	r1, r3
 802a272:	480d      	ldr	r0, [pc, #52]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a274:	f7ea fde0 	bl	8014e38 <HAL_TIM_ConfigClockSource>
 802a278:	4603      	mov	r3, r0
 802a27a:	2b00      	cmp	r3, #0
 802a27c:	d001      	beq.n	802a282 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 802a27e:	f000 ff35 	bl	802b0ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 802a282:	2300      	movs	r3, #0
 802a284:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802a286:	2300      	movs	r3, #0
 802a288:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 802a28a:	1d3b      	adds	r3, r7, #4
 802a28c:	4619      	mov	r1, r3
 802a28e:	4806      	ldr	r0, [pc, #24]	; (802a2a8 <MX_TIM5_Init+0x98>)
 802a290:	f7ea ffee 	bl	8015270 <HAL_TIMEx_MasterConfigSynchronization>
 802a294:	4603      	mov	r3, r0
 802a296:	2b00      	cmp	r3, #0
 802a298:	d001      	beq.n	802a29e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 802a29a:	f000 ff27 	bl	802b0ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 802a29e:	bf00      	nop
 802a2a0:	3720      	adds	r7, #32
 802a2a2:	46bd      	mov	sp, r7
 802a2a4:	bd80      	pop	{r7, pc}
 802a2a6:	bf00      	nop
 802a2a8:	2001dc50 	.word	0x2001dc50
 802a2ac:	40000c00 	.word	0x40000c00

0802a2b0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 802a2b0:	b580      	push	{r7, lr}
 802a2b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 802a2b4:	4b14      	ldr	r3, [pc, #80]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2b6:	4a15      	ldr	r2, [pc, #84]	; (802a30c <MX_USART3_UART_Init+0x5c>)
 802a2b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 802a2ba:	4b13      	ldr	r3, [pc, #76]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 802a2c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 802a2c2:	4b11      	ldr	r3, [pc, #68]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2c4:	2200      	movs	r2, #0
 802a2c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 802a2c8:	4b0f      	ldr	r3, [pc, #60]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2ca:	2200      	movs	r2, #0
 802a2cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 802a2ce:	4b0e      	ldr	r3, [pc, #56]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2d0:	2200      	movs	r2, #0
 802a2d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 802a2d4:	4b0c      	ldr	r3, [pc, #48]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2d6:	220c      	movs	r2, #12
 802a2d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802a2da:	4b0b      	ldr	r3, [pc, #44]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2dc:	2200      	movs	r2, #0
 802a2de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 802a2e0:	4b09      	ldr	r3, [pc, #36]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2e2:	2200      	movs	r2, #0
 802a2e4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 802a2e6:	4b08      	ldr	r3, [pc, #32]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2e8:	2200      	movs	r2, #0
 802a2ea:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 802a2ec:	4b06      	ldr	r3, [pc, #24]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2ee:	2200      	movs	r2, #0
 802a2f0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 802a2f2:	4805      	ldr	r0, [pc, #20]	; (802a308 <MX_USART3_UART_Init+0x58>)
 802a2f4:	f7eb f868 	bl	80153c8 <HAL_UART_Init>
 802a2f8:	4603      	mov	r3, r0
 802a2fa:	2b00      	cmp	r3, #0
 802a2fc:	d001      	beq.n	802a302 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 802a2fe:	f000 fef5 	bl	802b0ec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 802a302:	bf00      	nop
 802a304:	bd80      	pop	{r7, pc}
 802a306:	bf00      	nop
 802a308:	2001db30 	.word	0x2001db30
 802a30c:	40004800 	.word	0x40004800

0802a310 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 802a310:	b580      	push	{r7, lr}
 802a312:	b08c      	sub	sp, #48	; 0x30
 802a314:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802a316:	f107 031c 	add.w	r3, r7, #28
 802a31a:	2200      	movs	r2, #0
 802a31c:	601a      	str	r2, [r3, #0]
 802a31e:	605a      	str	r2, [r3, #4]
 802a320:	609a      	str	r2, [r3, #8]
 802a322:	60da      	str	r2, [r3, #12]
 802a324:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 802a326:	4a66      	ldr	r2, [pc, #408]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a328:	4b65      	ldr	r3, [pc, #404]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a32a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a32c:	f043 0304 	orr.w	r3, r3, #4
 802a330:	6313      	str	r3, [r2, #48]	; 0x30
 802a332:	4b63      	ldr	r3, [pc, #396]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a336:	f003 0304 	and.w	r3, r3, #4
 802a33a:	61bb      	str	r3, [r7, #24]
 802a33c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 802a33e:	4a60      	ldr	r2, [pc, #384]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a340:	4b5f      	ldr	r3, [pc, #380]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a344:	f043 0320 	orr.w	r3, r3, #32
 802a348:	6313      	str	r3, [r2, #48]	; 0x30
 802a34a:	4b5d      	ldr	r3, [pc, #372]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a34c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a34e:	f003 0320 	and.w	r3, r3, #32
 802a352:	617b      	str	r3, [r7, #20]
 802a354:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 802a356:	4a5a      	ldr	r2, [pc, #360]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a358:	4b59      	ldr	r3, [pc, #356]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a35a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a35c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802a360:	6313      	str	r3, [r2, #48]	; 0x30
 802a362:	4b57      	ldr	r3, [pc, #348]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802a36a:	613b      	str	r3, [r7, #16]
 802a36c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 802a36e:	4a54      	ldr	r2, [pc, #336]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a370:	4b53      	ldr	r3, [pc, #332]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a374:	f043 0301 	orr.w	r3, r3, #1
 802a378:	6313      	str	r3, [r2, #48]	; 0x30
 802a37a:	4b51      	ldr	r3, [pc, #324]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a37c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a37e:	f003 0301 	and.w	r3, r3, #1
 802a382:	60fb      	str	r3, [r7, #12]
 802a384:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 802a386:	4a4e      	ldr	r2, [pc, #312]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a388:	4b4d      	ldr	r3, [pc, #308]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a38a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a38c:	f043 0302 	orr.w	r3, r3, #2
 802a390:	6313      	str	r3, [r2, #48]	; 0x30
 802a392:	4b4b      	ldr	r3, [pc, #300]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a396:	f003 0302 	and.w	r3, r3, #2
 802a39a:	60bb      	str	r3, [r7, #8]
 802a39c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 802a39e:	4a48      	ldr	r2, [pc, #288]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a3a0:	4b47      	ldr	r3, [pc, #284]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a3a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a3a4:	f043 0308 	orr.w	r3, r3, #8
 802a3a8:	6313      	str	r3, [r2, #48]	; 0x30
 802a3aa:	4b45      	ldr	r3, [pc, #276]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a3ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a3ae:	f003 0308 	and.w	r3, r3, #8
 802a3b2:	607b      	str	r3, [r7, #4]
 802a3b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 802a3b6:	4a42      	ldr	r2, [pc, #264]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a3b8:	4b41      	ldr	r3, [pc, #260]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a3ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a3bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802a3c0:	6313      	str	r3, [r2, #48]	; 0x30
 802a3c2:	4b3f      	ldr	r3, [pc, #252]	; (802a4c0 <MX_GPIO_Init+0x1b0>)
 802a3c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802a3c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802a3ca:	603b      	str	r3, [r7, #0]
 802a3cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 802a3ce:	2200      	movs	r2, #0
 802a3d0:	f244 0181 	movw	r1, #16513	; 0x4081
 802a3d4:	483b      	ldr	r0, [pc, #236]	; (802a4c4 <MX_GPIO_Init+0x1b4>)
 802a3d6:	f7e8 f8e1 	bl	801259c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 802a3da:	2200      	movs	r2, #0
 802a3dc:	2140      	movs	r1, #64	; 0x40
 802a3de:	483a      	ldr	r0, [pc, #232]	; (802a4c8 <MX_GPIO_Init+0x1b8>)
 802a3e0:	f7e8 f8dc 	bl	801259c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 802a3e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 802a3e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 802a3ea:	4b38      	ldr	r3, [pc, #224]	; (802a4cc <MX_GPIO_Init+0x1bc>)
 802a3ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a3ee:	2300      	movs	r3, #0
 802a3f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 802a3f2:	f107 031c 	add.w	r3, r7, #28
 802a3f6:	4619      	mov	r1, r3
 802a3f8:	4835      	ldr	r0, [pc, #212]	; (802a4d0 <MX_GPIO_Init+0x1c0>)
 802a3fa:	f7e7 ff25 	bl	8012248 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 802a3fe:	f244 0381 	movw	r3, #16513	; 0x4081
 802a402:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a404:	2301      	movs	r3, #1
 802a406:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a408:	2300      	movs	r3, #0
 802a40a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a40c:	2300      	movs	r3, #0
 802a40e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802a410:	f107 031c 	add.w	r3, r7, #28
 802a414:	4619      	mov	r1, r3
 802a416:	482b      	ldr	r0, [pc, #172]	; (802a4c4 <MX_GPIO_Init+0x1b4>)
 802a418:	f7e7 ff16 	bl	8012248 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 802a41c:	2340      	movs	r3, #64	; 0x40
 802a41e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a420:	2301      	movs	r3, #1
 802a422:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a424:	2300      	movs	r3, #0
 802a426:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a428:	2300      	movs	r3, #0
 802a42a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 802a42c:	f107 031c 	add.w	r3, r7, #28
 802a430:	4619      	mov	r1, r3
 802a432:	4825      	ldr	r0, [pc, #148]	; (802a4c8 <MX_GPIO_Init+0x1b8>)
 802a434:	f7e7 ff08 	bl	8012248 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 802a438:	2380      	movs	r3, #128	; 0x80
 802a43a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802a43c:	2300      	movs	r3, #0
 802a43e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a440:	2300      	movs	r3, #0
 802a442:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 802a444:	f107 031c 	add.w	r3, r7, #28
 802a448:	4619      	mov	r1, r3
 802a44a:	481f      	ldr	r0, [pc, #124]	; (802a4c8 <MX_GPIO_Init+0x1b8>)
 802a44c:	f7e7 fefc 	bl	8012248 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 802a450:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 802a454:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802a456:	2302      	movs	r3, #2
 802a458:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a45a:	2300      	movs	r3, #0
 802a45c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802a45e:	2303      	movs	r3, #3
 802a460:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 802a462:	230a      	movs	r3, #10
 802a464:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802a466:	f107 031c 	add.w	r3, r7, #28
 802a46a:	4619      	mov	r1, r3
 802a46c:	4819      	ldr	r0, [pc, #100]	; (802a4d4 <MX_GPIO_Init+0x1c4>)
 802a46e:	f7e7 feeb 	bl	8012248 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 802a472:	f44f 7300 	mov.w	r3, #512	; 0x200
 802a476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802a478:	2300      	movs	r3, #0
 802a47a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a47c:	2300      	movs	r3, #0
 802a47e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 802a480:	f107 031c 	add.w	r3, r7, #28
 802a484:	4619      	mov	r1, r3
 802a486:	4813      	ldr	r0, [pc, #76]	; (802a4d4 <MX_GPIO_Init+0x1c4>)
 802a488:	f7e7 fede 	bl	8012248 <HAL_GPIO_Init>
  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 802a48c:	f44f 7380 	mov.w	r3, #256	; 0x100
 802a490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802a492:	2301      	movs	r3, #1
 802a494:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802a496:	2300      	movs	r3, #0
 802a498:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802a49a:	2300      	movs	r3, #0
 802a49c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802a49e:	f107 031c 	add.w	r3, r7, #28
 802a4a2:	4619      	mov	r1, r3
 802a4a4:	480a      	ldr	r0, [pc, #40]	; (802a4d0 <MX_GPIO_Init+0x1c0>)
 802a4a6:	f7e7 fecf 	bl	8012248 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 802a4aa:	2201      	movs	r2, #1
 802a4ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 802a4b0:	4807      	ldr	r0, [pc, #28]	; (802a4d0 <MX_GPIO_Init+0x1c0>)
 802a4b2:	f7e8 f873 	bl	801259c <HAL_GPIO_WritePin>

}
 802a4b6:	bf00      	nop
 802a4b8:	3730      	adds	r7, #48	; 0x30
 802a4ba:	46bd      	mov	sp, r7
 802a4bc:	bd80      	pop	{r7, pc}
 802a4be:	bf00      	nop
 802a4c0:	40023800 	.word	0x40023800
 802a4c4:	40020400 	.word	0x40020400
 802a4c8:	40021800 	.word	0x40021800
 802a4cc:	10110000 	.word	0x10110000
 802a4d0:	40020800 	.word	0x40020800
 802a4d4:	40020000 	.word	0x40020000

0802a4d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 802a4d8:	b5b0      	push	{r4, r5, r7, lr}
 802a4da:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 802a4de:	af04      	add	r7, sp, #16
 802a4e0:	1d3b      	adds	r3, r7, #4
 802a4e2:	6018      	str	r0, [r3, #0]
  /* init code for LWIP */

  volatile uint8_t years[2], Month[2], hours[2], mintues[2], days[2], second[2];
  MX_LWIP_Init();
 802a4e4:	f7fe fede 	bl	80292a4 <MX_LWIP_Init>
//  httpd_init();
  client = mqtt_client_new();
 802a4e8:	f7f0 fee8 	bl	801b2bc <mqtt_client_new>
 802a4ec:	4602      	mov	r2, r0
 802a4ee:	4b93      	ldr	r3, [pc, #588]	; (802a73c <StartDefaultTask+0x264>)
 802a4f0:	601a      	str	r2, [r3, #0]
  //httpd_init();

   uint16_t years_int, Month_int, hours_int, mintues_int, days_int, second_int;
  char url[500];
  char domain_name[30];
  volatile uint16_t h=0;
 802a4f2:	f107 0312 	add.w	r3, r7, #18
 802a4f6:	2200      	movs	r2, #0
 802a4f8:	801a      	strh	r2, [r3, #0]
  httpc_connection_t *conn_settings;
  httpc_state_t *connection;
  conn_settings->use_proxy = 0;   //no proxy usage
 802a4fa:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 802a4fe:	2200      	movs	r2, #0
 802a500:	719a      	strb	r2, [r3, #6]
  conn_settings->headers_done_fn = RecvHttpHeaderCallback;
 802a502:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 802a506:	4a8e      	ldr	r2, [pc, #568]	; (802a740 <StartDefaultTask+0x268>)
 802a508:	60da      	str	r2, [r3, #12]
  conn_settings->result_fn = HttpClientResultCallback;
 802a50a:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 802a50e:	4a8d      	ldr	r2, [pc, #564]	; (802a744 <StartDefaultTask+0x26c>)
 802a510:	609a      	str	r2, [r3, #8]
  strcpy(domain_name, "api.timezonedb.com");
 802a512:	f107 0314 	add.w	r3, r7, #20
 802a516:	4a8c      	ldr	r2, [pc, #560]	; (802a748 <StartDefaultTask+0x270>)
 802a518:	461c      	mov	r4, r3
 802a51a:	4615      	mov	r5, r2
 802a51c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802a51e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802a520:	682b      	ldr	r3, [r5, #0]
 802a522:	461a      	mov	r2, r3
 802a524:	8022      	strh	r2, [r4, #0]
 802a526:	3402      	adds	r4, #2
 802a528:	0c1b      	lsrs	r3, r3, #16
 802a52a:	7023      	strb	r3, [r4, #0]
  strcpy(url, "/v2.1/get-time-zone?key=H77HZBELV1YH&format=json&by=zone&zone=Africa/Cairo");
 802a52c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 802a530:	4a86      	ldr	r2, [pc, #536]	; (802a74c <StartDefaultTask+0x274>)
 802a532:	4618      	mov	r0, r3
 802a534:	4611      	mov	r1, r2
 802a536:	234b      	movs	r3, #75	; 0x4b
 802a538:	461a      	mov	r2, r3
 802a53a:	f001 f968 	bl	802b80e <memcpy>
  sprintf(buf,"url:\n%s\n", url);
 802a53e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 802a542:	461a      	mov	r2, r3
 802a544:	4982      	ldr	r1, [pc, #520]	; (802a750 <StartDefaultTask+0x278>)
 802a546:	4883      	ldr	r0, [pc, #524]	; (802a754 <StartDefaultTask+0x27c>)
 802a548:	f001 fc70 	bl	802be2c <siprintf>
  HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a54c:	4881      	ldr	r0, [pc, #516]	; (802a754 <StartDefaultTask+0x27c>)
 802a54e:	f7e5 fd81 	bl	8010054 <strlen>
 802a552:	4603      	mov	r3, r0
 802a554:	b29a      	uxth	r2, r3
 802a556:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a55a:	497e      	ldr	r1, [pc, #504]	; (802a754 <StartDefaultTask+0x27c>)
 802a55c:	487e      	ldr	r0, [pc, #504]	; (802a758 <StartDefaultTask+0x280>)
 802a55e:	f7ea ff81 	bl	8015464 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart3,"\n\r",2,1000);
 802a562:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a566:	2202      	movs	r2, #2
 802a568:	497c      	ldr	r1, [pc, #496]	; (802a75c <StartDefaultTask+0x284>)
 802a56a:	487b      	ldr	r0, [pc, #492]	; (802a758 <StartDefaultTask+0x280>)
 802a56c:	f7ea ff7a 	bl	8015464 <HAL_UART_Transmit>
  err_t error;
  //dns_gethostbyname();
  error = httpc_get_file_dns(domain_name, 80, url, conn_settings,RecvpayloadCallback, NULL, &connection);   //Send HTTP message
 802a570:	f107 0234 	add.w	r2, r7, #52	; 0x34
 802a574:	f107 0014 	add.w	r0, r7, #20
 802a578:	f107 030c 	add.w	r3, r7, #12
 802a57c:	9302      	str	r3, [sp, #8]
 802a57e:	2300      	movs	r3, #0
 802a580:	9301      	str	r3, [sp, #4]
 802a582:	4b77      	ldr	r3, [pc, #476]	; (802a760 <StartDefaultTask+0x288>)
 802a584:	9300      	str	r3, [sp, #0]
 802a586:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 802a58a:	2150      	movs	r1, #80	; 0x50
 802a58c:	f7ef fba2 	bl	8019cd4 <httpc_get_file_dns>
 802a590:	4603      	mov	r3, r0
 802a592:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
  sprintf(buf,"\n\rerror: %d\n", error);
 802a596:	f997 324b 	ldrsb.w	r3, [r7, #587]	; 0x24b
 802a59a:	461a      	mov	r2, r3
 802a59c:	4971      	ldr	r1, [pc, #452]	; (802a764 <StartDefaultTask+0x28c>)
 802a59e:	486d      	ldr	r0, [pc, #436]	; (802a754 <StartDefaultTask+0x27c>)
 802a5a0:	f001 fc44 	bl	802be2c <siprintf>
  HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a5a4:	486b      	ldr	r0, [pc, #428]	; (802a754 <StartDefaultTask+0x27c>)
 802a5a6:	f7e5 fd55 	bl	8010054 <strlen>
 802a5aa:	4603      	mov	r3, r0
 802a5ac:	b29a      	uxth	r2, r3
 802a5ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a5b2:	4968      	ldr	r1, [pc, #416]	; (802a754 <StartDefaultTask+0x27c>)
 802a5b4:	4868      	ldr	r0, [pc, #416]	; (802a758 <StartDefaultTask+0x280>)
 802a5b6:	f7ea ff55 	bl	8015464 <HAL_UART_Transmit>
  osDelay(5000);
 802a5ba:	f241 3088 	movw	r0, #5000	; 0x1388
 802a5be:	f7eb fd07 	bl	8015fd0 <osDelay>
  while(timerequestflag!=true){
 802a5c2:	e032      	b.n	802a62a <StartDefaultTask+0x152>
  	HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 802a5c4:	2180      	movs	r1, #128	; 0x80
 802a5c6:	4868      	ldr	r0, [pc, #416]	; (802a768 <StartDefaultTask+0x290>)
 802a5c8:	f7e8 f801 	bl	80125ce <HAL_GPIO_TogglePin>
  	osDelay(50);
 802a5cc:	2032      	movs	r0, #50	; 0x32
 802a5ce:	f7eb fcff 	bl	8015fd0 <osDelay>
  	h++;
 802a5d2:	f107 0312 	add.w	r3, r7, #18
 802a5d6:	881b      	ldrh	r3, [r3, #0]
 802a5d8:	b29b      	uxth	r3, r3
 802a5da:	3301      	adds	r3, #1
 802a5dc:	b29a      	uxth	r2, r3
 802a5de:	f107 0312 	add.w	r3, r7, #18
 802a5e2:	801a      	strh	r2, [r3, #0]
  	if(h>800){
 802a5e4:	f107 0312 	add.w	r3, r7, #18
 802a5e8:	881b      	ldrh	r3, [r3, #0]
 802a5ea:	b29b      	uxth	r3, r3
 802a5ec:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 802a5f0:	d91b      	bls.n	802a62a <StartDefaultTask+0x152>
  		sprintf(buf,"timeout with dns \n");
 802a5f2:	4a58      	ldr	r2, [pc, #352]	; (802a754 <StartDefaultTask+0x27c>)
 802a5f4:	4b5d      	ldr	r3, [pc, #372]	; (802a76c <StartDefaultTask+0x294>)
 802a5f6:	4615      	mov	r5, r2
 802a5f8:	461c      	mov	r4, r3
 802a5fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 802a5fc:	6028      	str	r0, [r5, #0]
 802a5fe:	6069      	str	r1, [r5, #4]
 802a600:	60aa      	str	r2, [r5, #8]
 802a602:	60eb      	str	r3, [r5, #12]
 802a604:	8823      	ldrh	r3, [r4, #0]
 802a606:	78a2      	ldrb	r2, [r4, #2]
 802a608:	822b      	strh	r3, [r5, #16]
 802a60a:	4613      	mov	r3, r2
 802a60c:	74ab      	strb	r3, [r5, #18]
  		HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a60e:	4851      	ldr	r0, [pc, #324]	; (802a754 <StartDefaultTask+0x27c>)
 802a610:	f7e5 fd20 	bl	8010054 <strlen>
 802a614:	4603      	mov	r3, r0
 802a616:	b29a      	uxth	r2, r3
 802a618:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a61c:	494d      	ldr	r1, [pc, #308]	; (802a754 <StartDefaultTask+0x27c>)
 802a61e:	484e      	ldr	r0, [pc, #312]	; (802a758 <StartDefaultTask+0x280>)
 802a620:	f7ea ff20 	bl	8015464 <HAL_UART_Transmit>
  		 timerequestflag=true;
 802a624:	4b52      	ldr	r3, [pc, #328]	; (802a770 <StartDefaultTask+0x298>)
 802a626:	2201      	movs	r2, #1
 802a628:	701a      	strb	r2, [r3, #0]
  while(timerequestflag!=true){
 802a62a:	4b51      	ldr	r3, [pc, #324]	; (802a770 <StartDefaultTask+0x298>)
 802a62c:	781b      	ldrb	r3, [r3, #0]
 802a62e:	f083 0301 	eor.w	r3, r3, #1
 802a632:	b2db      	uxtb	r3, r3
 802a634:	2b00      	cmp	r3, #0
 802a636:	d1c5      	bne.n	802a5c4 <StartDefaultTask+0xec>
  	}
  }

  char * pch;
  h=0;
 802a638:	f107 0312 	add.w	r3, r7, #18
 802a63c:	2200      	movs	r2, #0
 802a63e:	801a      	strh	r2, [r3, #0]
  pch = strstr (timerbuffer,"formatted");
 802a640:	494c      	ldr	r1, [pc, #304]	; (802a774 <StartDefaultTask+0x29c>)
 802a642:	484d      	ldr	r0, [pc, #308]	; (802a778 <StartDefaultTask+0x2a0>)
 802a644:	f001 fc45 	bl	802bed2 <strstr>
 802a648:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
  for(int j=0;j<33;j++){
 802a64c:	2300      	movs	r3, #0
 802a64e:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
 802a652:	e09e      	b.n	802a792 <StartDefaultTask+0x2ba>
  switch (j){
 802a654:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 802a658:	3b0e      	subs	r3, #14
 802a65a:	2b10      	cmp	r3, #16
 802a65c:	f200 808e 	bhi.w	802a77c <StartDefaultTask+0x2a4>
 802a660:	a201      	add	r2, pc, #4	; (adr r2, 802a668 <StartDefaultTask+0x190>)
 802a662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802a666:	bf00      	nop
 802a668:	0802a6ad 	.word	0x0802a6ad
 802a66c:	0802a6b9 	.word	0x0802a6b9
 802a670:	0802a77d 	.word	0x0802a77d
 802a674:	0802a6c5 	.word	0x0802a6c5
 802a678:	0802a6d1 	.word	0x0802a6d1
 802a67c:	0802a77d 	.word	0x0802a77d
 802a680:	0802a6dd 	.word	0x0802a6dd
 802a684:	0802a6e9 	.word	0x0802a6e9
 802a688:	0802a77d 	.word	0x0802a77d
 802a68c:	0802a6f5 	.word	0x0802a6f5
 802a690:	0802a701 	.word	0x0802a701
 802a694:	0802a77d 	.word	0x0802a77d
 802a698:	0802a70d 	.word	0x0802a70d
 802a69c:	0802a719 	.word	0x0802a719
 802a6a0:	0802a77d 	.word	0x0802a77d
 802a6a4:	0802a725 	.word	0x0802a725
 802a6a8:	0802a731 	.word	0x0802a731
  case 14:
  years[0] = *(pch);break;
 802a6ac:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a6b0:	781b      	ldrb	r3, [r3, #0]
 802a6b2:	f887 323c 	strb.w	r3, [r7, #572]	; 0x23c
 802a6b6:	e062      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 15:
  years[1] = *(pch);break;
 802a6b8:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a6bc:	781b      	ldrb	r3, [r3, #0]
 802a6be:	f887 323d 	strb.w	r3, [r7, #573]	; 0x23d
 802a6c2:	e05c      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 17:
  Month[0] = *(pch);break;
 802a6c4:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a6c8:	781b      	ldrb	r3, [r3, #0]
 802a6ca:	f887 3238 	strb.w	r3, [r7, #568]	; 0x238
 802a6ce:	e056      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 18:
  Month[1] = *(pch);break;
 802a6d0:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a6d4:	781b      	ldrb	r3, [r3, #0]
 802a6d6:	f887 3239 	strb.w	r3, [r7, #569]	; 0x239
 802a6da:	e050      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 20:
  days[0] = *(pch);break;
 802a6dc:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a6e0:	781b      	ldrb	r3, [r3, #0]
 802a6e2:	f887 322c 	strb.w	r3, [r7, #556]	; 0x22c
 802a6e6:	e04a      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 21:
  days[1] = *(pch);break;
 802a6e8:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a6ec:	781b      	ldrb	r3, [r3, #0]
 802a6ee:	f887 322d 	strb.w	r3, [r7, #557]	; 0x22d
 802a6f2:	e044      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 23:
  hours[0] = *(pch);break;
 802a6f4:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a6f8:	781b      	ldrb	r3, [r3, #0]
 802a6fa:	f887 3234 	strb.w	r3, [r7, #564]	; 0x234
 802a6fe:	e03e      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 24:
  hours[1] = *(pch);break;
 802a700:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a704:	781b      	ldrb	r3, [r3, #0]
 802a706:	f887 3235 	strb.w	r3, [r7, #565]	; 0x235
 802a70a:	e038      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 26:
  mintues[0] = *(pch);break;
 802a70c:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a710:	781b      	ldrb	r3, [r3, #0]
 802a712:	f887 3230 	strb.w	r3, [r7, #560]	; 0x230
 802a716:	e032      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 27:
  mintues[1] = *(pch);break;
 802a718:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a71c:	781b      	ldrb	r3, [r3, #0]
 802a71e:	f887 3231 	strb.w	r3, [r7, #561]	; 0x231
 802a722:	e02c      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 29:
  second[0] = *(pch);break;
 802a724:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a728:	781b      	ldrb	r3, [r3, #0]
 802a72a:	f887 3228 	strb.w	r3, [r7, #552]	; 0x228
 802a72e:	e026      	b.n	802a77e <StartDefaultTask+0x2a6>
  case 30:
  second[1] = *(pch);break;
 802a730:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a734:	781b      	ldrb	r3, [r3, #0]
 802a736:	f887 3229 	strb.w	r3, [r7, #553]	; 0x229
 802a73a:	e020      	b.n	802a77e <StartDefaultTask+0x2a6>
 802a73c:	2001ddb4 	.word	0x2001ddb4
 802a740:	08029bc9 	.word	0x08029bc9
 802a744:	08029c2d 	.word	0x08029c2d
 802a748:	08031a14 	.word	0x08031a14
 802a74c:	08031a28 	.word	0x08031a28
 802a750:	08031a74 	.word	0x08031a74
 802a754:	2001dddc 	.word	0x2001dddc
 802a758:	2001db30 	.word	0x2001db30
 802a75c:	08031a80 	.word	0x08031a80
 802a760:	08029afd 	.word	0x08029afd
 802a764:	08031a84 	.word	0x08031a84
 802a768:	40020400 	.word	0x40020400
 802a76c:	08031a94 	.word	0x08031a94
 802a770:	2001743d 	.word	0x2001743d
 802a774:	08031aa8 	.word	0x08031aa8
 802a778:	2001dca0 	.word	0x2001dca0
  default:
      break;}
 802a77c:	bf00      	nop
  	*pch++;
 802a77e:	f8d7 3254 	ldr.w	r3, [r7, #596]	; 0x254
 802a782:	3301      	adds	r3, #1
 802a784:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
  for(int j=0;j<33;j++){
 802a788:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 802a78c:	3301      	adds	r3, #1
 802a78e:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
 802a792:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 802a796:	2b20      	cmp	r3, #32
 802a798:	f77f af5c 	ble.w	802a654 <StartDefaultTask+0x17c>
  }
  years_int = atoi(years);
 802a79c:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 802a7a0:	4618      	mov	r0, r3
 802a7a2:	f000 ffd8 	bl	802b756 <atoi>
 802a7a6:	4603      	mov	r3, r0
 802a7a8:	f8a7 3248 	strh.w	r3, [r7, #584]	; 0x248
  sprintf(buf,"years Value is %d \n\r",years_int);
 802a7ac:	f8b7 3248 	ldrh.w	r3, [r7, #584]	; 0x248
 802a7b0:	461a      	mov	r2, r3
 802a7b2:	499d      	ldr	r1, [pc, #628]	; (802aa28 <StartDefaultTask+0x550>)
 802a7b4:	489d      	ldr	r0, [pc, #628]	; (802aa2c <StartDefaultTask+0x554>)
 802a7b6:	f001 fb39 	bl	802be2c <siprintf>
  HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a7ba:	489c      	ldr	r0, [pc, #624]	; (802aa2c <StartDefaultTask+0x554>)
 802a7bc:	f7e5 fc4a 	bl	8010054 <strlen>
 802a7c0:	4603      	mov	r3, r0
 802a7c2:	b29a      	uxth	r2, r3
 802a7c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a7c8:	4998      	ldr	r1, [pc, #608]	; (802aa2c <StartDefaultTask+0x554>)
 802a7ca:	4899      	ldr	r0, [pc, #612]	; (802aa30 <StartDefaultTask+0x558>)
 802a7cc:	f7ea fe4a 	bl	8015464 <HAL_UART_Transmit>
  Month_int = atoi(Month);
 802a7d0:	f507 730e 	add.w	r3, r7, #568	; 0x238
 802a7d4:	4618      	mov	r0, r3
 802a7d6:	f000 ffbe 	bl	802b756 <atoi>
 802a7da:	4603      	mov	r3, r0
 802a7dc:	f8a7 3246 	strh.w	r3, [r7, #582]	; 0x246
  sprintf(buf,"  Mon Value :%d \n\r",Month_int);HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a7e0:	f8b7 3246 	ldrh.w	r3, [r7, #582]	; 0x246
 802a7e4:	461a      	mov	r2, r3
 802a7e6:	4993      	ldr	r1, [pc, #588]	; (802aa34 <StartDefaultTask+0x55c>)
 802a7e8:	4890      	ldr	r0, [pc, #576]	; (802aa2c <StartDefaultTask+0x554>)
 802a7ea:	f001 fb1f 	bl	802be2c <siprintf>
 802a7ee:	488f      	ldr	r0, [pc, #572]	; (802aa2c <StartDefaultTask+0x554>)
 802a7f0:	f7e5 fc30 	bl	8010054 <strlen>
 802a7f4:	4603      	mov	r3, r0
 802a7f6:	b29a      	uxth	r2, r3
 802a7f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a7fc:	498b      	ldr	r1, [pc, #556]	; (802aa2c <StartDefaultTask+0x554>)
 802a7fe:	488c      	ldr	r0, [pc, #560]	; (802aa30 <StartDefaultTask+0x558>)
 802a800:	f7ea fe30 	bl	8015464 <HAL_UART_Transmit>
  days_int = atoi(days);
 802a804:	f507 730b 	add.w	r3, r7, #556	; 0x22c
 802a808:	4618      	mov	r0, r3
 802a80a:	f000 ffa4 	bl	802b756 <atoi>
 802a80e:	4603      	mov	r3, r0
 802a810:	f8a7 3244 	strh.w	r3, [r7, #580]	; 0x244
  sprintf(buf,"days Value :%d \n\r",days_int);HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a814:	f8b7 3244 	ldrh.w	r3, [r7, #580]	; 0x244
 802a818:	461a      	mov	r2, r3
 802a81a:	4987      	ldr	r1, [pc, #540]	; (802aa38 <StartDefaultTask+0x560>)
 802a81c:	4883      	ldr	r0, [pc, #524]	; (802aa2c <StartDefaultTask+0x554>)
 802a81e:	f001 fb05 	bl	802be2c <siprintf>
 802a822:	4882      	ldr	r0, [pc, #520]	; (802aa2c <StartDefaultTask+0x554>)
 802a824:	f7e5 fc16 	bl	8010054 <strlen>
 802a828:	4603      	mov	r3, r0
 802a82a:	b29a      	uxth	r2, r3
 802a82c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a830:	497e      	ldr	r1, [pc, #504]	; (802aa2c <StartDefaultTask+0x554>)
 802a832:	487f      	ldr	r0, [pc, #508]	; (802aa30 <StartDefaultTask+0x558>)
 802a834:	f7ea fe16 	bl	8015464 <HAL_UART_Transmit>
  hours_int = atoi(hours);
 802a838:	f507 730d 	add.w	r3, r7, #564	; 0x234
 802a83c:	4618      	mov	r0, r3
 802a83e:	f000 ff8a 	bl	802b756 <atoi>
 802a842:	4603      	mov	r3, r0
 802a844:	f8a7 3242 	strh.w	r3, [r7, #578]	; 0x242
  sprintf(buf,"hour Value :%d \n\r",hours_int);HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a848:	f8b7 3242 	ldrh.w	r3, [r7, #578]	; 0x242
 802a84c:	461a      	mov	r2, r3
 802a84e:	497b      	ldr	r1, [pc, #492]	; (802aa3c <StartDefaultTask+0x564>)
 802a850:	4876      	ldr	r0, [pc, #472]	; (802aa2c <StartDefaultTask+0x554>)
 802a852:	f001 faeb 	bl	802be2c <siprintf>
 802a856:	4875      	ldr	r0, [pc, #468]	; (802aa2c <StartDefaultTask+0x554>)
 802a858:	f7e5 fbfc 	bl	8010054 <strlen>
 802a85c:	4603      	mov	r3, r0
 802a85e:	b29a      	uxth	r2, r3
 802a860:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a864:	4971      	ldr	r1, [pc, #452]	; (802aa2c <StartDefaultTask+0x554>)
 802a866:	4872      	ldr	r0, [pc, #456]	; (802aa30 <StartDefaultTask+0x558>)
 802a868:	f7ea fdfc 	bl	8015464 <HAL_UART_Transmit>
  mintues_int = atoi(mintues);
 802a86c:	f507 730c 	add.w	r3, r7, #560	; 0x230
 802a870:	4618      	mov	r0, r3
 802a872:	f000 ff70 	bl	802b756 <atoi>
 802a876:	4603      	mov	r3, r0
 802a878:	f8a7 3240 	strh.w	r3, [r7, #576]	; 0x240
  sprintf(buf," mintues Value : %d \n\r",mintues_int);
 802a87c:	f8b7 3240 	ldrh.w	r3, [r7, #576]	; 0x240
 802a880:	461a      	mov	r2, r3
 802a882:	496f      	ldr	r1, [pc, #444]	; (802aa40 <StartDefaultTask+0x568>)
 802a884:	4869      	ldr	r0, [pc, #420]	; (802aa2c <StartDefaultTask+0x554>)
 802a886:	f001 fad1 	bl	802be2c <siprintf>
  HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a88a:	4868      	ldr	r0, [pc, #416]	; (802aa2c <StartDefaultTask+0x554>)
 802a88c:	f7e5 fbe2 	bl	8010054 <strlen>
 802a890:	4603      	mov	r3, r0
 802a892:	b29a      	uxth	r2, r3
 802a894:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a898:	4964      	ldr	r1, [pc, #400]	; (802aa2c <StartDefaultTask+0x554>)
 802a89a:	4865      	ldr	r0, [pc, #404]	; (802aa30 <StartDefaultTask+0x558>)
 802a89c:	f7ea fde2 	bl	8015464 <HAL_UART_Transmit>
  second_int = atoi(second);
 802a8a0:	f507 730a 	add.w	r3, r7, #552	; 0x228
 802a8a4:	4618      	mov	r0, r3
 802a8a6:	f000 ff56 	bl	802b756 <atoi>
 802a8aa:	4603      	mov	r3, r0
 802a8ac:	f8a7 323e 	strh.w	r3, [r7, #574]	; 0x23e
  sprintf(buf," second Value: %d \n\r",second_int);
 802a8b0:	f8b7 323e 	ldrh.w	r3, [r7, #574]	; 0x23e
 802a8b4:	461a      	mov	r2, r3
 802a8b6:	4963      	ldr	r1, [pc, #396]	; (802aa44 <StartDefaultTask+0x56c>)
 802a8b8:	485c      	ldr	r0, [pc, #368]	; (802aa2c <StartDefaultTask+0x554>)
 802a8ba:	f001 fab7 	bl	802be2c <siprintf>
  HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802a8be:	485b      	ldr	r0, [pc, #364]	; (802aa2c <StartDefaultTask+0x554>)
 802a8c0:	f7e5 fbc8 	bl	8010054 <strlen>
 802a8c4:	4603      	mov	r3, r0
 802a8c6:	b29a      	uxth	r2, r3
 802a8c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a8cc:	4957      	ldr	r1, [pc, #348]	; (802aa2c <StartDefaultTask+0x554>)
 802a8ce:	4858      	ldr	r0, [pc, #352]	; (802aa30 <StartDefaultTask+0x558>)
 802a8d0:	f7ea fdc8 	bl	8015464 <HAL_UART_Transmit>

  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 802a8d4:	485c      	ldr	r0, [pc, #368]	; (802aa48 <StartDefaultTask+0x570>)
 802a8d6:	f7e9 fce1 	bl	801429c <HAL_RTC_Init>
 802a8da:	4603      	mov	r3, r0
 802a8dc:	2b00      	cmp	r3, #0
 802a8de:	d001      	beq.n	802a8e4 <StartDefaultTask+0x40c>
   {
     Error_Handler();
 802a8e0:	f000 fc04 	bl	802b0ec <Error_Handler>
   }

  sDate.Year=years_int;
 802a8e4:	f8b7 3248 	ldrh.w	r3, [r7, #584]	; 0x248
 802a8e8:	b2da      	uxtb	r2, r3
 802a8ea:	4b58      	ldr	r3, [pc, #352]	; (802aa4c <StartDefaultTask+0x574>)
 802a8ec:	70da      	strb	r2, [r3, #3]
  sDate.Month=Month_int;
 802a8ee:	f8b7 3246 	ldrh.w	r3, [r7, #582]	; 0x246
 802a8f2:	b2da      	uxtb	r2, r3
 802a8f4:	4b55      	ldr	r3, [pc, #340]	; (802aa4c <StartDefaultTask+0x574>)
 802a8f6:	705a      	strb	r2, [r3, #1]
  sDate.Date=days_int;
 802a8f8:	f8b7 3244 	ldrh.w	r3, [r7, #580]	; 0x244
 802a8fc:	b2da      	uxtb	r2, r3
 802a8fe:	4b53      	ldr	r3, [pc, #332]	; (802aa4c <StartDefaultTask+0x574>)
 802a900:	709a      	strb	r2, [r3, #2]

  if(HAL_RTC_SetDate(&hrtc,&sDate,RTC_FORMAT_BIN) != HAL_OK)
 802a902:	2200      	movs	r2, #0
 802a904:	4951      	ldr	r1, [pc, #324]	; (802aa4c <StartDefaultTask+0x574>)
 802a906:	4850      	ldr	r0, [pc, #320]	; (802aa48 <StartDefaultTask+0x570>)
 802a908:	f7e9 fe76 	bl	80145f8 <HAL_RTC_SetDate>
 802a90c:	4603      	mov	r3, r0
 802a90e:	2b00      	cmp	r3, #0
 802a910:	d001      	beq.n	802a916 <StartDefaultTask+0x43e>
   {
     Error_Handler();
 802a912:	f000 fbeb 	bl	802b0ec <Error_Handler>
   }
  sTime.Hours=hours_int;
 802a916:	f8b7 3242 	ldrh.w	r3, [r7, #578]	; 0x242
 802a91a:	b2da      	uxtb	r2, r3
 802a91c:	4b4c      	ldr	r3, [pc, #304]	; (802aa50 <StartDefaultTask+0x578>)
 802a91e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes=mintues_int;
 802a920:	f8b7 3240 	ldrh.w	r3, [r7, #576]	; 0x240
 802a924:	b2da      	uxtb	r2, r3
 802a926:	4b4a      	ldr	r3, [pc, #296]	; (802aa50 <StartDefaultTask+0x578>)
 802a928:	705a      	strb	r2, [r3, #1]
  sTime.Seconds=second_int;
 802a92a:	f8b7 323e 	ldrh.w	r3, [r7, #574]	; 0x23e
 802a92e:	b2da      	uxtb	r2, r3
 802a930:	4b47      	ldr	r3, [pc, #284]	; (802aa50 <StartDefaultTask+0x578>)
 802a932:	709a      	strb	r2, [r3, #2]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 802a934:	2200      	movs	r2, #0
 802a936:	4946      	ldr	r1, [pc, #280]	; (802aa50 <StartDefaultTask+0x578>)
 802a938:	4843      	ldr	r0, [pc, #268]	; (802aa48 <StartDefaultTask+0x570>)
 802a93a:	f7e9 fd41 	bl	80143c0 <HAL_RTC_SetTime>
 802a93e:	4603      	mov	r3, r0
 802a940:	2b00      	cmp	r3, #0
 802a942:	d001      	beq.n	802a948 <StartDefaultTask+0x470>
  {
    Error_Handler();
 802a944:	f000 fbd2 	bl	802b0ec <Error_Handler>
  }
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 802a948:	4842      	ldr	r0, [pc, #264]	; (802aa54 <StartDefaultTask+0x57c>)
 802a94a:	f7ea f886 	bl	8014a5a <HAL_TIM_Base_Init>
 802a94e:	4603      	mov	r3, r0
 802a950:	2b00      	cmp	r3, #0
 802a952:	d001      	beq.n	802a958 <StartDefaultTask+0x480>
  {
    /* Initialization Error */
    Error_Handler();
 802a954:	f000 fbca 	bl	802b0ec <Error_Handler>
  }

  /*##-2- Start the TIM Base generation in interrupt mode ####################*/
  /* Start Channel1 */
  if (HAL_TIM_Base_Start_IT(&htim5) != HAL_OK)
 802a958:	483e      	ldr	r0, [pc, #248]	; (802aa54 <StartDefaultTask+0x57c>)
 802a95a:	f7ea f8d5 	bl	8014b08 <HAL_TIM_Base_Start_IT>
 802a95e:	4603      	mov	r3, r0
 802a960:	2b00      	cmp	r3, #0
 802a962:	d001      	beq.n	802a968 <StartDefaultTask+0x490>
  {
    /* Starting Error */
    Error_Handler();
 802a964:	f000 fbc2 	bl	802b0ec <Error_Handler>
  }
vTaskResume(tempHandle);
 802a968:	4b3b      	ldr	r3, [pc, #236]	; (802aa58 <StartDefaultTask+0x580>)
 802a96a:	681b      	ldr	r3, [r3, #0]
 802a96c:	4618      	mov	r0, r3
 802a96e:	f7ed fc4b 	bl	8018208 <vTaskResume>
dns_gethostbyname("broker.hivemq.com", &mqttServerIP,serverFound);
 802a972:	4a3a      	ldr	r2, [pc, #232]	; (802aa5c <StartDefaultTask+0x584>)
 802a974:	493a      	ldr	r1, [pc, #232]	; (802aa60 <StartDefaultTask+0x588>)
 802a976:	483b      	ldr	r0, [pc, #236]	; (802aa64 <StartDefaultTask+0x58c>)
 802a978:	f7f1 fee0 	bl	801c73c <dns_gethostbyname>
example_do_connect(client, "MYDEVICE3");
 802a97c:	4b3a      	ldr	r3, [pc, #232]	; (802aa68 <StartDefaultTask+0x590>)
 802a97e:	681b      	ldr	r3, [r3, #0]
 802a980:	493a      	ldr	r1, [pc, #232]	; (802aa6c <StartDefaultTask+0x594>)
 802a982:	4618      	mov	r0, r3
 802a984:	f7fe ff76 	bl	8029874 <example_do_connect>
  for(;;)
  {
		   //osThreadTerminate(NULL);
		// RTC_CalendarShow(aShowTime, aShowDate);

	  if(callbackflag!=1){
 802a988:	4b39      	ldr	r3, [pc, #228]	; (802aa70 <StartDefaultTask+0x598>)
 802a98a:	781b      	ldrb	r3, [r3, #0]
 802a98c:	2b01      	cmp	r3, #1
 802a98e:	d0fb      	beq.n	802a988 <StartDefaultTask+0x4b0>
if(MQTT_flag==1){
 802a990:	4b38      	ldr	r3, [pc, #224]	; (802aa74 <StartDefaultTask+0x59c>)
 802a992:	781b      	ldrb	r3, [r3, #0]
 802a994:	2b01      	cmp	r3, #1
 802a996:	d1f7      	bne.n	802a988 <StartDefaultTask+0x4b0>
	//if(mqtt_client_is_connected(client)!=1){
  example_do_connect(client, "MYDEVICE3");//}
 802a998:	4b33      	ldr	r3, [pc, #204]	; (802aa68 <StartDefaultTask+0x590>)
 802a99a:	681b      	ldr	r3, [r3, #0]
 802a99c:	4933      	ldr	r1, [pc, #204]	; (802aa6c <StartDefaultTask+0x594>)
 802a99e:	4618      	mov	r0, r3
 802a9a0:	f7fe ff68 	bl	8029874 <example_do_connect>
	example_publish(client,Value_json );
 802a9a4:	4b30      	ldr	r3, [pc, #192]	; (802aa68 <StartDefaultTask+0x590>)
 802a9a6:	681b      	ldr	r3, [r3, #0]
 802a9a8:	4933      	ldr	r1, [pc, #204]	; (802aa78 <StartDefaultTask+0x5a0>)
 802a9aa:	4618      	mov	r0, r3
 802a9ac:	f7fe ffd4 	bl	8029958 <example_publish>

  MQTT_flag=0;
 802a9b0:	4b30      	ldr	r3, [pc, #192]	; (802aa74 <StartDefaultTask+0x59c>)
 802a9b2:	2200      	movs	r2, #0
 802a9b4:	701a      	strb	r2, [r3, #0]
 HAL_UART_Transmit(&huart3,Value_json,strlen(Value_json),1000);
 802a9b6:	4830      	ldr	r0, [pc, #192]	; (802aa78 <StartDefaultTask+0x5a0>)
 802a9b8:	f7e5 fb4c 	bl	8010054 <strlen>
 802a9bc:	4603      	mov	r3, r0
 802a9be:	b29a      	uxth	r2, r3
 802a9c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a9c4:	492c      	ldr	r1, [pc, #176]	; (802aa78 <StartDefaultTask+0x5a0>)
 802a9c6:	481a      	ldr	r0, [pc, #104]	; (802aa30 <StartDefaultTask+0x558>)
 802a9c8:	f7ea fd4c 	bl	8015464 <HAL_UART_Transmit>
//sprintf(pacote,"hello_mohamed from Stm32");
    HAL_UART_Transmit(&huart3,"\n\r",2,1000);
 802a9cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802a9d0:	2202      	movs	r2, #2
 802a9d2:	492a      	ldr	r1, [pc, #168]	; (802aa7c <StartDefaultTask+0x5a4>)
 802a9d4:	4816      	ldr	r0, [pc, #88]	; (802aa30 <StartDefaultTask+0x558>)
 802a9d6:	f7ea fd45 	bl	8015464 <HAL_UART_Transmit>
	 HAL_GPIO_TogglePin(LD3_GPIO_Port,LD3_Pin);
 802a9da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 802a9de:	4828      	ldr	r0, [pc, #160]	; (802aa80 <StartDefaultTask+0x5a8>)
 802a9e0:	f7e7 fdf5 	bl	80125ce <HAL_GPIO_TogglePin>
	  sprintf(buffer,"mqttServerIP %d.%d.%d.%d\n\r",(mqttServerIP.addr & 0xff), ((mqttServerIP.addr >> 8) & 0xff), ((mqttServerIP.addr >> 16) & 0xff), (mqttServerIP.addr >> 24));
 802a9e4:	4b1e      	ldr	r3, [pc, #120]	; (802aa60 <StartDefaultTask+0x588>)
 802a9e6:	681b      	ldr	r3, [r3, #0]
 802a9e8:	b2d9      	uxtb	r1, r3
 802a9ea:	4b1d      	ldr	r3, [pc, #116]	; (802aa60 <StartDefaultTask+0x588>)
 802a9ec:	681b      	ldr	r3, [r3, #0]
 802a9ee:	0a1b      	lsrs	r3, r3, #8
 802a9f0:	b2d8      	uxtb	r0, r3
 802a9f2:	4b1b      	ldr	r3, [pc, #108]	; (802aa60 <StartDefaultTask+0x588>)
 802a9f4:	681b      	ldr	r3, [r3, #0]
 802a9f6:	0c1b      	lsrs	r3, r3, #16
 802a9f8:	b2db      	uxtb	r3, r3
 802a9fa:	4a19      	ldr	r2, [pc, #100]	; (802aa60 <StartDefaultTask+0x588>)
 802a9fc:	6812      	ldr	r2, [r2, #0]
 802a9fe:	0e12      	lsrs	r2, r2, #24
 802aa00:	9201      	str	r2, [sp, #4]
 802aa02:	9300      	str	r3, [sp, #0]
 802aa04:	4603      	mov	r3, r0
 802aa06:	460a      	mov	r2, r1
 802aa08:	491e      	ldr	r1, [pc, #120]	; (802aa84 <StartDefaultTask+0x5ac>)
 802aa0a:	481f      	ldr	r0, [pc, #124]	; (802aa88 <StartDefaultTask+0x5b0>)
 802aa0c:	f001 fa0e 	bl	802be2c <siprintf>
	  HAL_UART_Transmit(&huart3,buffer,strlen(buffer),1000);}
 802aa10:	481d      	ldr	r0, [pc, #116]	; (802aa88 <StartDefaultTask+0x5b0>)
 802aa12:	f7e5 fb1f 	bl	8010054 <strlen>
 802aa16:	4603      	mov	r3, r0
 802aa18:	b29a      	uxth	r2, r3
 802aa1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802aa1e:	491a      	ldr	r1, [pc, #104]	; (802aa88 <StartDefaultTask+0x5b0>)
 802aa20:	4803      	ldr	r0, [pc, #12]	; (802aa30 <StartDefaultTask+0x558>)
 802aa22:	f7ea fd1f 	bl	8015464 <HAL_UART_Transmit>
	  if(callbackflag!=1){
 802aa26:	e7af      	b.n	802a988 <StartDefaultTask+0x4b0>
 802aa28:	08031ab4 	.word	0x08031ab4
 802aa2c:	2001dddc 	.word	0x2001dddc
 802aa30:	2001db30 	.word	0x2001db30
 802aa34:	08031acc 	.word	0x08031acc
 802aa38:	08031ae0 	.word	0x08031ae0
 802aa3c:	08031af4 	.word	0x08031af4
 802aa40:	08031b08 	.word	0x08031b08
 802aa44:	08031b20 	.word	0x08031b20
 802aa48:	2001ddb8 	.word	0x2001ddb8
 802aa4c:	20017458 	.word	0x20017458
 802aa50:	20017440 	.word	0x20017440
 802aa54:	2001dc50 	.word	0x2001dc50
 802aa58:	2001dadc 	.word	0x2001dadc
 802aa5c:	080294f5 	.word	0x080294f5
 802aa60:	2001d688 	.word	0x2001d688
 802aa64:	08031b38 	.word	0x08031b38
 802aa68:	2001ddb4 	.word	0x2001ddb4
 802aa6c:	08031b4c 	.word	0x08031b4c
 802aa70:	20000022 	.word	0x20000022
 802aa74:	2001743c 	.word	0x2001743c
 802aa78:	2001f1b0 	.word	0x2001f1b0
 802aa7c:	08031a80 	.word	0x08031a80
 802aa80:	40020400 	.word	0x40020400
 802aa84:	08031b58 	.word	0x08031b58
 802aa88:	2001d68c 	.word	0x2001d68c

0802aa8c <Tasktemp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Tasktemp */
void Tasktemp(void const * argument)
{
 802aa8c:	b580      	push	{r7, lr}
 802aa8e:	b08a      	sub	sp, #40	; 0x28
 802aa90:	af02      	add	r7, sp, #8
 802aa92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Tasktemp */
	vTaskSuspend(defaultTaskHandle);
 802aa94:	4b70      	ldr	r3, [pc, #448]	; (802ac58 <Tasktemp+0x1cc>)
 802aa96:	681b      	ldr	r3, [r3, #0]
 802aa98:	4618      	mov	r0, r3
 802aa9a:	f7ed faef 	bl	801807c <vTaskSuspend>
	float temprature;
	char data_write[3];
	char data_read[2];
    int stat=0;
 802aa9e:	2300      	movs	r3, #0
 802aaa0:	61bb      	str	r3, [r7, #24]
    int tempval;
HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 802aaa2:	2200      	movs	r2, #0
 802aaa4:	496d      	ldr	r1, [pc, #436]	; (802ac5c <Tasktemp+0x1d0>)
 802aaa6:	486e      	ldr	r0, [pc, #440]	; (802ac60 <Tasktemp+0x1d4>)
 802aaa8:	f7e9 fd48 	bl	801453c <HAL_RTC_GetTime>
HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 802aaac:	2200      	movs	r2, #0
 802aaae:	496d      	ldr	r1, [pc, #436]	; (802ac64 <Tasktemp+0x1d8>)
 802aab0:	486b      	ldr	r0, [pc, #428]	; (802ac60 <Tasktemp+0x1d4>)
 802aab2:	f7e9 fe49 	bl	8014748 <HAL_RTC_GetDate>
currTime.tm_year = currentDate.Year + 100;  // In fact: 2000 + 18 - 1900
 802aab6:	4b6b      	ldr	r3, [pc, #428]	; (802ac64 <Tasktemp+0x1d8>)
 802aab8:	78db      	ldrb	r3, [r3, #3]
 802aaba:	3364      	adds	r3, #100	; 0x64
 802aabc:	4a6a      	ldr	r2, [pc, #424]	; (802ac68 <Tasktemp+0x1dc>)
 802aabe:	6153      	str	r3, [r2, #20]
currTime.tm_mday = currentDate.Date;
 802aac0:	4b68      	ldr	r3, [pc, #416]	; (802ac64 <Tasktemp+0x1d8>)
 802aac2:	789b      	ldrb	r3, [r3, #2]
 802aac4:	461a      	mov	r2, r3
 802aac6:	4b68      	ldr	r3, [pc, #416]	; (802ac68 <Tasktemp+0x1dc>)
 802aac8:	60da      	str	r2, [r3, #12]
currTime.tm_mon  = currentDate.Month - 1;
 802aaca:	4b66      	ldr	r3, [pc, #408]	; (802ac64 <Tasktemp+0x1d8>)
 802aacc:	785b      	ldrb	r3, [r3, #1]
 802aace:	3b01      	subs	r3, #1
 802aad0:	4a65      	ldr	r2, [pc, #404]	; (802ac68 <Tasktemp+0x1dc>)
 802aad2:	6113      	str	r3, [r2, #16]
currTime.tm_hour = currentTime.Hours;
 802aad4:	4b61      	ldr	r3, [pc, #388]	; (802ac5c <Tasktemp+0x1d0>)
 802aad6:	781b      	ldrb	r3, [r3, #0]
 802aad8:	461a      	mov	r2, r3
 802aada:	4b63      	ldr	r3, [pc, #396]	; (802ac68 <Tasktemp+0x1dc>)
 802aadc:	609a      	str	r2, [r3, #8]
currTime.tm_min  = currentTime.Minutes;
 802aade:	4b5f      	ldr	r3, [pc, #380]	; (802ac5c <Tasktemp+0x1d0>)
 802aae0:	785b      	ldrb	r3, [r3, #1]
 802aae2:	461a      	mov	r2, r3
 802aae4:	4b60      	ldr	r3, [pc, #384]	; (802ac68 <Tasktemp+0x1dc>)
 802aae6:	605a      	str	r2, [r3, #4]
currTime.tm_sec  = currentTime.Seconds;
 802aae8:	4b5c      	ldr	r3, [pc, #368]	; (802ac5c <Tasktemp+0x1d0>)
 802aaea:	789b      	ldrb	r3, [r3, #2]
 802aaec:	461a      	mov	r2, r3
 802aaee:	4b5e      	ldr	r3, [pc, #376]	; (802ac68 <Tasktemp+0x1dc>)
 802aaf0:	601a      	str	r2, [r3, #0]
timestamp = mktime(&currTime);
 802aaf2:	485d      	ldr	r0, [pc, #372]	; (802ac68 <Tasktemp+0x1dc>)
 802aaf4:	f000 ff98 	bl	802ba28 <mktime>
 802aaf8:	4602      	mov	r2, r0
 802aafa:	4b5c      	ldr	r3, [pc, #368]	; (802ac6c <Tasktemp+0x1e0>)
 802aafc:	601a      	str	r2, [r3, #0]
if(HAL_I2C_Init(&hi2c1) != HAL_OK)
 802aafe:	485c      	ldr	r0, [pc, #368]	; (802ac70 <Tasktemp+0x1e4>)
 802ab00:	f7e7 fd80 	bl	8012604 <HAL_I2C_Init>
			    /* Initialization Error */
			//		sprintf(buf,"error Initiate  %d\r\n");
			//		HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
}
//  ST7735_Init();
BH1750_device_t* test_dev = BH1750_init_dev_struct(&hi2c1, "test device", true);
 802ab04:	2201      	movs	r2, #1
 802ab06:	495b      	ldr	r1, [pc, #364]	; (802ac74 <Tasktemp+0x1e8>)
 802ab08:	4859      	ldr	r0, [pc, #356]	; (802ac70 <Tasktemp+0x1e4>)
 802ab0a:	f7fd fe6d 	bl	80287e8 <BH1750_init_dev_struct>
 802ab0e:	6178      	str	r0, [r7, #20]
BH1750_init_dev(test_dev);
 802ab10:	6978      	ldr	r0, [r7, #20]
 802ab12:	f7fd feaf 	bl	8028874 <BH1750_init_dev>
 //   ST7735_Init();
if(HAL_I2C_Init(&hi2c2) != HAL_OK)
 802ab16:	4858      	ldr	r0, [pc, #352]	; (802ac78 <Tasktemp+0x1ec>)
 802ab18:	f7e7 fd74 	bl	8012604 <HAL_I2C_Init>
	    /* Initialization Error */
		//	sprintf(buf,"error Initiate  %d\r\n");
		//	HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
}
//	sprintf(buf,"hello World\n\r");
	if(stat=(HAL_I2C_Master_Transmit(&hi2c2,MCP9808_ADDR,data_write,3,1000))!=HAL_OK)
 802ab1c:	f107 0210 	add.w	r2, r7, #16
 802ab20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ab24:	9300      	str	r3, [sp, #0]
 802ab26:	2303      	movs	r3, #3
 802ab28:	2130      	movs	r1, #48	; 0x30
 802ab2a:	4853      	ldr	r0, [pc, #332]	; (802ac78 <Tasktemp+0x1ec>)
 802ab2c:	f7e7 fdf8 	bl	8012720 <HAL_I2C_Master_Transmit>
 802ab30:	4603      	mov	r3, r0
 802ab32:	2b00      	cmp	r3, #0
 802ab34:	bf14      	ite	ne
 802ab36:	2301      	movne	r3, #1
 802ab38:	2300      	moveq	r3, #0
 802ab3a:	b2db      	uxtb	r3, r3
 802ab3c:	61bb      	str	r3, [r7, #24]
 802ab3e:	69bb      	ldr	r3, [r7, #24]
 802ab40:	2b00      	cmp	r3, #0
 802ab42:	d013      	beq.n	802ab6c <Tasktemp+0xe0>
	{
		sprintf(buf,"error sending commmand  %d\r\n",stat);
 802ab44:	69ba      	ldr	r2, [r7, #24]
 802ab46:	494d      	ldr	r1, [pc, #308]	; (802ac7c <Tasktemp+0x1f0>)
 802ab48:	484d      	ldr	r0, [pc, #308]	; (802ac80 <Tasktemp+0x1f4>)
 802ab4a:	f001 f96f 	bl	802be2c <siprintf>
	HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802ab4e:	484c      	ldr	r0, [pc, #304]	; (802ac80 <Tasktemp+0x1f4>)
 802ab50:	f7e5 fa80 	bl	8010054 <strlen>
 802ab54:	4603      	mov	r3, r0
 802ab56:	b29a      	uxth	r2, r3
 802ab58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ab5c:	4948      	ldr	r1, [pc, #288]	; (802ac80 <Tasktemp+0x1f4>)
 802ab5e:	4849      	ldr	r0, [pc, #292]	; (802ac84 <Tasktemp+0x1f8>)
 802ab60:	f7ea fc80 	bl	8015464 <HAL_UART_Transmit>
	   while (1) {
  //   HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
	  HAL_Delay(200); }
 802ab64:	20c8      	movs	r0, #200	; 0xc8
 802ab66:	f7e6 f873 	bl	8010c50 <HAL_Delay>
 802ab6a:	e7fb      	b.n	802ab64 <Tasktemp+0xd8>
}
  data_write[0] = MCP9808_REG_TEMP;
 802ab6c:	2305      	movs	r3, #5
 802ab6e:	743b      	strb	r3, [r7, #16]
     HAL_I2C_Master_Transmit(&hi2c2,MCP9808_ADDR,data_write,1,1000);// no stop
 802ab70:	f107 0210 	add.w	r2, r7, #16
 802ab74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ab78:	9300      	str	r3, [sp, #0]
 802ab7a:	2301      	movs	r3, #1
 802ab7c:	2130      	movs	r1, #48	; 0x30
 802ab7e:	483e      	ldr	r0, [pc, #248]	; (802ac78 <Tasktemp+0x1ec>)
 802ab80:	f7e7 fdce 	bl	8012720 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c2,MCP9808_ADDR, data_read, 2,1000);
 802ab84:	f107 020c 	add.w	r2, r7, #12
 802ab88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ab8c:	9300      	str	r3, [sp, #0]
 802ab8e:	2302      	movs	r3, #2
 802ab90:	2130      	movs	r1, #48	; 0x30
 802ab92:	4839      	ldr	r0, [pc, #228]	; (802ac78 <Tasktemp+0x1ec>)
 802ab94:	f7e7 feb8 	bl	8012908 <HAL_I2C_Master_Receive>
    if(data_read[0] & 0xE0) {
 802ab98:	7b3b      	ldrb	r3, [r7, #12]
 802ab9a:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 802ab9e:	2b00      	cmp	r3, #0
 802aba0:	d015      	beq.n	802abce <Tasktemp+0x142>
   	 sprintf(buf,"\r\n");
 802aba2:	4b37      	ldr	r3, [pc, #220]	; (802ac80 <Tasktemp+0x1f4>)
 802aba4:	4a38      	ldr	r2, [pc, #224]	; (802ac88 <Tasktemp+0x1fc>)
 802aba6:	8811      	ldrh	r1, [r2, #0]
 802aba8:	7892      	ldrb	r2, [r2, #2]
 802abaa:	8019      	strh	r1, [r3, #0]
 802abac:	709a      	strb	r2, [r3, #2]
        HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802abae:	4834      	ldr	r0, [pc, #208]	; (802ac80 <Tasktemp+0x1f4>)
 802abb0:	f7e5 fa50 	bl	8010054 <strlen>
 802abb4:	4603      	mov	r3, r0
 802abb6:	b29a      	uxth	r2, r3
 802abb8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802abbc:	4930      	ldr	r1, [pc, #192]	; (802ac80 <Tasktemp+0x1f4>)
 802abbe:	4831      	ldr	r0, [pc, #196]	; (802ac84 <Tasktemp+0x1f8>)
 802abc0:	f7ea fc50 	bl	8015464 <HAL_UART_Transmit>
        data_read[0] = data_read[0] & 0x1F;  // clear flag bits
 802abc4:	7b3b      	ldrb	r3, [r7, #12]
 802abc6:	f003 031f 	and.w	r3, r3, #31
 802abca:	b2db      	uxtb	r3, r3
 802abcc:	733b      	strb	r3, [r7, #12]
    }
    if((data_read[0] & 0x10) == 0x10) {
 802abce:	7b3b      	ldrb	r3, [r7, #12]
 802abd0:	f003 0310 	and.w	r3, r3, #16
 802abd4:	2b00      	cmp	r3, #0
 802abd6:	d011      	beq.n	802abfc <Tasktemp+0x170>
        data_read[0] = data_read[0] & 0x0F;
 802abd8:	7b3b      	ldrb	r3, [r7, #12]
 802abda:	f003 030f 	and.w	r3, r3, #15
 802abde:	b2db      	uxtb	r3, r3
 802abe0:	733b      	strb	r3, [r7, #12]
        TempCelsiusDisplay[0] = '-';
 802abe2:	4b2a      	ldr	r3, [pc, #168]	; (802ac8c <Tasktemp+0x200>)
 802abe4:	222d      	movs	r2, #45	; 0x2d
 802abe6:	701a      	strb	r2, [r3, #0]
        tempval = 256 - (data_read[0] << 4) + (data_read[1] >> 4);
 802abe8:	7b3b      	ldrb	r3, [r7, #12]
 802abea:	011b      	lsls	r3, r3, #4
 802abec:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 802abf0:	7b7a      	ldrb	r2, [r7, #13]
 802abf2:	0912      	lsrs	r2, r2, #4
 802abf4:	b2d2      	uxtb	r2, r2
 802abf6:	4413      	add	r3, r2
 802abf8:	61fb      	str	r3, [r7, #28]
 802abfa:	e009      	b.n	802ac10 <Tasktemp+0x184>
    } else {
        TempCelsiusDisplay[0] = '+';
 802abfc:	4b23      	ldr	r3, [pc, #140]	; (802ac8c <Tasktemp+0x200>)
 802abfe:	222b      	movs	r2, #43	; 0x2b
 802ac00:	701a      	strb	r2, [r3, #0]
        tempval = (data_read[0] << 4) + (data_read[1] >> 4);
 802ac02:	7b3b      	ldrb	r3, [r7, #12]
 802ac04:	011b      	lsls	r3, r3, #4
 802ac06:	7b7a      	ldrb	r2, [r7, #13]
 802ac08:	0912      	lsrs	r2, r2, #4
 802ac0a:	b2d2      	uxtb	r2, r2
 802ac0c:	4413      	add	r3, r2
 802ac0e:	61fb      	str	r3, [r7, #28]
    }

    // fractional part (0.25C precision)
    if (data_read[1] & 0x08) {
 802ac10:	7b7b      	ldrb	r3, [r7, #13]
 802ac12:	f003 0308 	and.w	r3, r3, #8
 802ac16:	2b00      	cmp	r3, #0
 802ac18:	d012      	beq.n	802ac40 <Tasktemp+0x1b4>
        if(data_read[1] & 0x04) {
 802ac1a:	7b7b      	ldrb	r3, [r7, #13]
 802ac1c:	f003 0304 	and.w	r3, r3, #4
 802ac20:	2b00      	cmp	r3, #0
 802ac22:	d006      	beq.n	802ac32 <Tasktemp+0x1a6>
            TempCelsiusDisplay[5] = '7';
 802ac24:	4b19      	ldr	r3, [pc, #100]	; (802ac8c <Tasktemp+0x200>)
 802ac26:	2237      	movs	r2, #55	; 0x37
 802ac28:	715a      	strb	r2, [r3, #5]
            TempCelsiusDisplay[6] = '5';
 802ac2a:	4b18      	ldr	r3, [pc, #96]	; (802ac8c <Tasktemp+0x200>)
 802ac2c:	2235      	movs	r2, #53	; 0x35
 802ac2e:	719a      	strb	r2, [r3, #6]
 802ac30:	e034      	b.n	802ac9c <Tasktemp+0x210>
        } else {
            TempCelsiusDisplay[5] = '5';
 802ac32:	4b16      	ldr	r3, [pc, #88]	; (802ac8c <Tasktemp+0x200>)
 802ac34:	2235      	movs	r2, #53	; 0x35
 802ac36:	715a      	strb	r2, [r3, #5]
            TempCelsiusDisplay[6] = '0';
 802ac38:	4b14      	ldr	r3, [pc, #80]	; (802ac8c <Tasktemp+0x200>)
 802ac3a:	2230      	movs	r2, #48	; 0x30
 802ac3c:	719a      	strb	r2, [r3, #6]
 802ac3e:	e02d      	b.n	802ac9c <Tasktemp+0x210>
        }
    } else {
        if(data_read[1] & 0x04) {
 802ac40:	7b7b      	ldrb	r3, [r7, #13]
 802ac42:	f003 0304 	and.w	r3, r3, #4
 802ac46:	2b00      	cmp	r3, #0
 802ac48:	d022      	beq.n	802ac90 <Tasktemp+0x204>
            TempCelsiusDisplay[5] = '2';
 802ac4a:	4b10      	ldr	r3, [pc, #64]	; (802ac8c <Tasktemp+0x200>)
 802ac4c:	2232      	movs	r2, #50	; 0x32
 802ac4e:	715a      	strb	r2, [r3, #5]
            TempCelsiusDisplay[6] = '5';
 802ac50:	4b0e      	ldr	r3, [pc, #56]	; (802ac8c <Tasktemp+0x200>)
 802ac52:	2235      	movs	r2, #53	; 0x35
 802ac54:	719a      	strb	r2, [r3, #6]
 802ac56:	e021      	b.n	802ac9c <Tasktemp+0x210>
 802ac58:	2001da74 	.word	0x2001da74
 802ac5c:	2001f27c 	.word	0x2001f27c
 802ac60:	2001ddb8 	.word	0x2001ddb8
 802ac64:	2001f278 	.word	0x2001f278
 802ac68:	2001f294 	.word	0x2001f294
 802ac6c:	2001dbb4 	.word	0x2001dbb4
 802ac70:	2001dbb8 	.word	0x2001dbb8
 802ac74:	08031b74 	.word	0x08031b74
 802ac78:	2001dc04 	.word	0x2001dc04
 802ac7c:	08031b80 	.word	0x08031b80
 802ac80:	2001dddc 	.word	0x2001dddc
 802ac84:	2001db30 	.word	0x2001db30
 802ac88:	08031ba0 	.word	0x08031ba0
 802ac8c:	20000018 	.word	0x20000018
        }else{
            TempCelsiusDisplay[5] = '0';
 802ac90:	4b88      	ldr	r3, [pc, #544]	; (802aeb4 <Tasktemp+0x428>)
 802ac92:	2230      	movs	r2, #48	; 0x30
 802ac94:	715a      	strb	r2, [r3, #5]
            TempCelsiusDisplay[6] = '0';
 802ac96:	4b87      	ldr	r3, [pc, #540]	; (802aeb4 <Tasktemp+0x428>)
 802ac98:	2230      	movs	r2, #48	; 0x30
 802ac9a:	719a      	strb	r2, [r3, #6]
        }
    }

    // Integer part
    TempCelsiusDisplay[1] = (tempval / 100) + 0x30;
 802ac9c:	69fb      	ldr	r3, [r7, #28]
 802ac9e:	4a86      	ldr	r2, [pc, #536]	; (802aeb8 <Tasktemp+0x42c>)
 802aca0:	fb82 1203 	smull	r1, r2, r2, r3
 802aca4:	1152      	asrs	r2, r2, #5
 802aca6:	17db      	asrs	r3, r3, #31
 802aca8:	1ad3      	subs	r3, r2, r3
 802acaa:	b2db      	uxtb	r3, r3
 802acac:	3330      	adds	r3, #48	; 0x30
 802acae:	b2da      	uxtb	r2, r3
 802acb0:	4b80      	ldr	r3, [pc, #512]	; (802aeb4 <Tasktemp+0x428>)
 802acb2:	705a      	strb	r2, [r3, #1]
    TempCelsiusDisplay[2] = ((tempval % 100) / 10) + 0x30;
 802acb4:	69fa      	ldr	r2, [r7, #28]
 802acb6:	4b80      	ldr	r3, [pc, #512]	; (802aeb8 <Tasktemp+0x42c>)
 802acb8:	fb83 1302 	smull	r1, r3, r3, r2
 802acbc:	1159      	asrs	r1, r3, #5
 802acbe:	17d3      	asrs	r3, r2, #31
 802acc0:	1acb      	subs	r3, r1, r3
 802acc2:	2164      	movs	r1, #100	; 0x64
 802acc4:	fb01 f303 	mul.w	r3, r1, r3
 802acc8:	1ad3      	subs	r3, r2, r3
 802acca:	4a7c      	ldr	r2, [pc, #496]	; (802aebc <Tasktemp+0x430>)
 802accc:	fb82 1203 	smull	r1, r2, r2, r3
 802acd0:	1092      	asrs	r2, r2, #2
 802acd2:	17db      	asrs	r3, r3, #31
 802acd4:	1ad3      	subs	r3, r2, r3
 802acd6:	b2db      	uxtb	r3, r3
 802acd8:	3330      	adds	r3, #48	; 0x30
 802acda:	b2da      	uxtb	r2, r3
 802acdc:	4b75      	ldr	r3, [pc, #468]	; (802aeb4 <Tasktemp+0x428>)
 802acde:	709a      	strb	r2, [r3, #2]
    TempCelsiusDisplay[3] = ((tempval % 100) % 10) + 0x30;
 802ace0:	69fb      	ldr	r3, [r7, #28]
 802ace2:	4a75      	ldr	r2, [pc, #468]	; (802aeb8 <Tasktemp+0x42c>)
 802ace4:	fb82 1203 	smull	r1, r2, r2, r3
 802ace8:	1151      	asrs	r1, r2, #5
 802acea:	17da      	asrs	r2, r3, #31
 802acec:	1a8a      	subs	r2, r1, r2
 802acee:	2164      	movs	r1, #100	; 0x64
 802acf0:	fb01 f202 	mul.w	r2, r1, r2
 802acf4:	1a9a      	subs	r2, r3, r2
 802acf6:	4b71      	ldr	r3, [pc, #452]	; (802aebc <Tasktemp+0x430>)
 802acf8:	fb83 1302 	smull	r1, r3, r3, r2
 802acfc:	1099      	asrs	r1, r3, #2
 802acfe:	17d3      	asrs	r3, r2, #31
 802ad00:	1ac9      	subs	r1, r1, r3
 802ad02:	460b      	mov	r3, r1
 802ad04:	009b      	lsls	r3, r3, #2
 802ad06:	440b      	add	r3, r1
 802ad08:	005b      	lsls	r3, r3, #1
 802ad0a:	1ad1      	subs	r1, r2, r3
 802ad0c:	b2cb      	uxtb	r3, r1
 802ad0e:	3330      	adds	r3, #48	; 0x30
 802ad10:	b2da      	uxtb	r2, r3
 802ad12:	4b68      	ldr	r3, [pc, #416]	; (802aeb4 <Tasktemp+0x428>)
 802ad14:	70da      	strb	r2, [r3, #3]
    HAL_UART_Transmit(&huart3,"\r\n",2,1000);
 802ad16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ad1a:	2202      	movs	r2, #2
 802ad1c:	4968      	ldr	r1, [pc, #416]	; (802aec0 <Tasktemp+0x434>)
 802ad1e:	4869      	ldr	r0, [pc, #420]	; (802aec4 <Tasktemp+0x438>)
 802ad20:	f7ea fba0 	bl	8015464 <HAL_UART_Transmit>
    // Display result
    sprintf(buf,"temp = %s\r\n", TempCelsiusDisplay);
 802ad24:	4a63      	ldr	r2, [pc, #396]	; (802aeb4 <Tasktemp+0x428>)
 802ad26:	4968      	ldr	r1, [pc, #416]	; (802aec8 <Tasktemp+0x43c>)
 802ad28:	4868      	ldr	r0, [pc, #416]	; (802aecc <Tasktemp+0x440>)
 802ad2a:	f001 f87f 	bl	802be2c <siprintf>
    HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802ad2e:	4867      	ldr	r0, [pc, #412]	; (802aecc <Tasktemp+0x440>)
 802ad30:	f7e5 f990 	bl	8010054 <strlen>
 802ad34:	4603      	mov	r3, r0
 802ad36:	b29a      	uxth	r2, r3
 802ad38:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ad3c:	4963      	ldr	r1, [pc, #396]	; (802aecc <Tasktemp+0x440>)
 802ad3e:	4861      	ldr	r0, [pc, #388]	; (802aec4 <Tasktemp+0x438>)
 802ad40:	f7ea fb90 	bl	8015464 <HAL_UART_Transmit>
    test_dev->polll(test_dev);
 802ad44:	697b      	ldr	r3, [r7, #20]
 802ad46:	691b      	ldr	r3, [r3, #16]
 802ad48:	6978      	ldr	r0, [r7, #20]
 802ad4a:	4798      	blx	r3
    timestamp = mktime(&currTime);
 802ad4c:	4860      	ldr	r0, [pc, #384]	; (802aed0 <Tasktemp+0x444>)
 802ad4e:	f000 fe6b 	bl	802ba28 <mktime>
 802ad52:	4602      	mov	r2, r0
 802ad54:	4b5f      	ldr	r3, [pc, #380]	; (802aed4 <Tasktemp+0x448>)
 802ad56:	601a      	str	r2, [r3, #0]
    sprintf(buf,"timestamp = %l\r\n", timestamp);
 802ad58:	4b5e      	ldr	r3, [pc, #376]	; (802aed4 <Tasktemp+0x448>)
 802ad5a:	681b      	ldr	r3, [r3, #0]
 802ad5c:	461a      	mov	r2, r3
 802ad5e:	495e      	ldr	r1, [pc, #376]	; (802aed8 <Tasktemp+0x44c>)
 802ad60:	485a      	ldr	r0, [pc, #360]	; (802aecc <Tasktemp+0x440>)
 802ad62:	f001 f863 	bl	802be2c <siprintf>
    HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
 802ad66:	4859      	ldr	r0, [pc, #356]	; (802aecc <Tasktemp+0x440>)
 802ad68:	f7e5 f974 	bl	8010054 <strlen>
 802ad6c:	4603      	mov	r3, r0
 802ad6e:	b29a      	uxth	r2, r3
 802ad70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ad74:	4955      	ldr	r1, [pc, #340]	; (802aecc <Tasktemp+0x440>)
 802ad76:	4853      	ldr	r0, [pc, #332]	; (802aec4 <Tasktemp+0x438>)
 802ad78:	f7ea fb74 	bl	8015464 <HAL_UART_Transmit>
    sprintf(Value_json,"json format : {\"LUX\": %d ,\"temperature\":%s ,\"timestamp\": %l}",test_dev->value,TempCelsiusDisplay, timestamp);
 802ad7c:	697b      	ldr	r3, [r7, #20]
 802ad7e:	895b      	ldrh	r3, [r3, #10]
 802ad80:	461a      	mov	r2, r3
 802ad82:	4b54      	ldr	r3, [pc, #336]	; (802aed4 <Tasktemp+0x448>)
 802ad84:	681b      	ldr	r3, [r3, #0]
 802ad86:	9300      	str	r3, [sp, #0]
 802ad88:	4b4a      	ldr	r3, [pc, #296]	; (802aeb4 <Tasktemp+0x428>)
 802ad8a:	4954      	ldr	r1, [pc, #336]	; (802aedc <Tasktemp+0x450>)
 802ad8c:	4854      	ldr	r0, [pc, #336]	; (802aee0 <Tasktemp+0x454>)
 802ad8e:	f001 f84d 	bl	802be2c <siprintf>
    HAL_UART_Transmit(&huart3,Value_json,strlen(Value_json),1000);
 802ad92:	4853      	ldr	r0, [pc, #332]	; (802aee0 <Tasktemp+0x454>)
 802ad94:	f7e5 f95e 	bl	8010054 <strlen>
 802ad98:	4603      	mov	r3, r0
 802ad9a:	b29a      	uxth	r2, r3
 802ad9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ada0:	494f      	ldr	r1, [pc, #316]	; (802aee0 <Tasktemp+0x454>)
 802ada2:	4848      	ldr	r0, [pc, #288]	; (802aec4 <Tasktemp+0x438>)
 802ada4:	f7ea fb5e 	bl	8015464 <HAL_UART_Transmit>
    timestamp = mktime(&currTime);
 802ada8:	4849      	ldr	r0, [pc, #292]	; (802aed0 <Tasktemp+0x444>)
 802adaa:	f000 fe3d 	bl	802ba28 <mktime>
 802adae:	4602      	mov	r2, r0
 802adb0:	4b48      	ldr	r3, [pc, #288]	; (802aed4 <Tasktemp+0x448>)
 802adb2:	601a      	str	r2, [r3, #0]
    sprintf(Value_json,"json format : {\"LUX\": %d ,\"temperature\":%s ,\"timestamp\": %l}",test_dev->value,TempCelsiusDisplay, timestamp);
 802adb4:	697b      	ldr	r3, [r7, #20]
 802adb6:	895b      	ldrh	r3, [r3, #10]
 802adb8:	461a      	mov	r2, r3
 802adba:	4b46      	ldr	r3, [pc, #280]	; (802aed4 <Tasktemp+0x448>)
 802adbc:	681b      	ldr	r3, [r3, #0]
 802adbe:	9300      	str	r3, [sp, #0]
 802adc0:	4b3c      	ldr	r3, [pc, #240]	; (802aeb4 <Tasktemp+0x428>)
 802adc2:	4946      	ldr	r1, [pc, #280]	; (802aedc <Tasktemp+0x450>)
 802adc4:	4846      	ldr	r0, [pc, #280]	; (802aee0 <Tasktemp+0x454>)
 802adc6:	f001 f831 	bl	802be2c <siprintf>
    HAL_UART_Transmit(&huart3,Value_json,strlen(Value_json),1000);
 802adca:	4845      	ldr	r0, [pc, #276]	; (802aee0 <Tasktemp+0x454>)
 802adcc:	f7e5 f942 	bl	8010054 <strlen>
 802add0:	4603      	mov	r3, r0
 802add2:	b29a      	uxth	r2, r3
 802add4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802add8:	4941      	ldr	r1, [pc, #260]	; (802aee0 <Tasktemp+0x454>)
 802adda:	483a      	ldr	r0, [pc, #232]	; (802aec4 <Tasktemp+0x438>)
 802addc:	f7ea fb42 	bl	8015464 <HAL_UART_Transmit>
    vTaskResume(defaultTaskHandle);
 802ade0:	4b40      	ldr	r3, [pc, #256]	; (802aee4 <Tasktemp+0x458>)
 802ade2:	681b      	ldr	r3, [r3, #0]
 802ade4:	4618      	mov	r0, r3
 802ade6:	f7ed fa0f 	bl	8018208 <vTaskResume>
  /* Infinite loop */
  for(;;)
  {
	      data_write[0] = MCP9808_REG_TEMP;
 802adea:	2305      	movs	r3, #5
 802adec:	743b      	strb	r3, [r7, #16]
	      HAL_I2C_Master_Transmit(&hi2c2,MCP9808_ADDR,data_write,1,1000);// no stop
 802adee:	f107 0210 	add.w	r2, r7, #16
 802adf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802adf6:	9300      	str	r3, [sp, #0]
 802adf8:	2301      	movs	r3, #1
 802adfa:	2130      	movs	r1, #48	; 0x30
 802adfc:	483a      	ldr	r0, [pc, #232]	; (802aee8 <Tasktemp+0x45c>)
 802adfe:	f7e7 fc8f 	bl	8012720 <HAL_I2C_Master_Transmit>
	     HAL_I2C_Master_Receive(&hi2c2,MCP9808_ADDR, data_read, 2,1000);
 802ae02:	f107 020c 	add.w	r2, r7, #12
 802ae06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802ae0a:	9300      	str	r3, [sp, #0]
 802ae0c:	2302      	movs	r3, #2
 802ae0e:	2130      	movs	r1, #48	; 0x30
 802ae10:	4835      	ldr	r0, [pc, #212]	; (802aee8 <Tasktemp+0x45c>)
 802ae12:	f7e7 fd79 	bl	8012908 <HAL_I2C_Master_Receive>
	     if(data_read[0] & 0xE0) {
 802ae16:	7b3b      	ldrb	r3, [r7, #12]
 802ae18:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 802ae1c:	2b00      	cmp	r3, #0
 802ae1e:	d004      	beq.n	802ae2a <Tasktemp+0x39e>
	    //	 sprintf(buf,"\r\n");
	      //   HAL_UART_Transmit(&huart3,buf,strlen(buf),1000);
	         data_read[0] = data_read[0] & 0x1F;  // clear flag bits
 802ae20:	7b3b      	ldrb	r3, [r7, #12]
 802ae22:	f003 031f 	and.w	r3, r3, #31
 802ae26:	b2db      	uxtb	r3, r3
 802ae28:	733b      	strb	r3, [r7, #12]
	     }
	     if((data_read[0] & 0x10) == 0x10) {
 802ae2a:	7b3b      	ldrb	r3, [r7, #12]
 802ae2c:	f003 0310 	and.w	r3, r3, #16
 802ae30:	2b00      	cmp	r3, #0
 802ae32:	d011      	beq.n	802ae58 <Tasktemp+0x3cc>
	         data_read[0] = data_read[0] & 0x0F;
 802ae34:	7b3b      	ldrb	r3, [r7, #12]
 802ae36:	f003 030f 	and.w	r3, r3, #15
 802ae3a:	b2db      	uxtb	r3, r3
 802ae3c:	733b      	strb	r3, [r7, #12]
	         TempCelsiusDisplay[0] = '-';
 802ae3e:	4b1d      	ldr	r3, [pc, #116]	; (802aeb4 <Tasktemp+0x428>)
 802ae40:	222d      	movs	r2, #45	; 0x2d
 802ae42:	701a      	strb	r2, [r3, #0]
	         tempval = 256 - (data_read[0] << 4) + (data_read[1] >> 4);
 802ae44:	7b3b      	ldrb	r3, [r7, #12]
 802ae46:	011b      	lsls	r3, r3, #4
 802ae48:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 802ae4c:	7b7a      	ldrb	r2, [r7, #13]
 802ae4e:	0912      	lsrs	r2, r2, #4
 802ae50:	b2d2      	uxtb	r2, r2
 802ae52:	4413      	add	r3, r2
 802ae54:	61fb      	str	r3, [r7, #28]
 802ae56:	e009      	b.n	802ae6c <Tasktemp+0x3e0>
	     } else {
	         TempCelsiusDisplay[0] = '+';
 802ae58:	4b16      	ldr	r3, [pc, #88]	; (802aeb4 <Tasktemp+0x428>)
 802ae5a:	222b      	movs	r2, #43	; 0x2b
 802ae5c:	701a      	strb	r2, [r3, #0]
	         tempval = (data_read[0] << 4) + (data_read[1] >> 4);
 802ae5e:	7b3b      	ldrb	r3, [r7, #12]
 802ae60:	011b      	lsls	r3, r3, #4
 802ae62:	7b7a      	ldrb	r2, [r7, #13]
 802ae64:	0912      	lsrs	r2, r2, #4
 802ae66:	b2d2      	uxtb	r2, r2
 802ae68:	4413      	add	r3, r2
 802ae6a:	61fb      	str	r3, [r7, #28]
	     }

	     // fractional part (0.25C precision)
	     if (data_read[1] & 0x08) {
 802ae6c:	7b7b      	ldrb	r3, [r7, #13]
 802ae6e:	f003 0308 	and.w	r3, r3, #8
 802ae72:	2b00      	cmp	r3, #0
 802ae74:	d012      	beq.n	802ae9c <Tasktemp+0x410>
	         if(data_read[1] & 0x04) {
 802ae76:	7b7b      	ldrb	r3, [r7, #13]
 802ae78:	f003 0304 	and.w	r3, r3, #4
 802ae7c:	2b00      	cmp	r3, #0
 802ae7e:	d006      	beq.n	802ae8e <Tasktemp+0x402>
	             TempCelsiusDisplay[5] = '7';
 802ae80:	4b0c      	ldr	r3, [pc, #48]	; (802aeb4 <Tasktemp+0x428>)
 802ae82:	2237      	movs	r2, #55	; 0x37
 802ae84:	715a      	strb	r2, [r3, #5]
	             TempCelsiusDisplay[6] = '5';
 802ae86:	4b0b      	ldr	r3, [pc, #44]	; (802aeb4 <Tasktemp+0x428>)
 802ae88:	2235      	movs	r2, #53	; 0x35
 802ae8a:	719a      	strb	r2, [r3, #6]
 802ae8c:	e034      	b.n	802aef8 <Tasktemp+0x46c>
	         } else {
	             TempCelsiusDisplay[5] = '5';
 802ae8e:	4b09      	ldr	r3, [pc, #36]	; (802aeb4 <Tasktemp+0x428>)
 802ae90:	2235      	movs	r2, #53	; 0x35
 802ae92:	715a      	strb	r2, [r3, #5]
	             TempCelsiusDisplay[6] = '0';
 802ae94:	4b07      	ldr	r3, [pc, #28]	; (802aeb4 <Tasktemp+0x428>)
 802ae96:	2230      	movs	r2, #48	; 0x30
 802ae98:	719a      	strb	r2, [r3, #6]
 802ae9a:	e02d      	b.n	802aef8 <Tasktemp+0x46c>
	         }
	     } else {
	         if(data_read[1] & 0x04) {
 802ae9c:	7b7b      	ldrb	r3, [r7, #13]
 802ae9e:	f003 0304 	and.w	r3, r3, #4
 802aea2:	2b00      	cmp	r3, #0
 802aea4:	d022      	beq.n	802aeec <Tasktemp+0x460>
	             TempCelsiusDisplay[5] = '2';
 802aea6:	4b03      	ldr	r3, [pc, #12]	; (802aeb4 <Tasktemp+0x428>)
 802aea8:	2232      	movs	r2, #50	; 0x32
 802aeaa:	715a      	strb	r2, [r3, #5]
	             TempCelsiusDisplay[6] = '5';
 802aeac:	4b01      	ldr	r3, [pc, #4]	; (802aeb4 <Tasktemp+0x428>)
 802aeae:	2235      	movs	r2, #53	; 0x35
 802aeb0:	719a      	strb	r2, [r3, #6]
 802aeb2:	e021      	b.n	802aef8 <Tasktemp+0x46c>
 802aeb4:	20000018 	.word	0x20000018
 802aeb8:	51eb851f 	.word	0x51eb851f
 802aebc:	66666667 	.word	0x66666667
 802aec0:	08031ba0 	.word	0x08031ba0
 802aec4:	2001db30 	.word	0x2001db30
 802aec8:	08031ba4 	.word	0x08031ba4
 802aecc:	2001dddc 	.word	0x2001dddc
 802aed0:	2001f294 	.word	0x2001f294
 802aed4:	2001dbb4 	.word	0x2001dbb4
 802aed8:	08031bb0 	.word	0x08031bb0
 802aedc:	08031bc4 	.word	0x08031bc4
 802aee0:	2001f1b0 	.word	0x2001f1b0
 802aee4:	2001da74 	.word	0x2001da74
 802aee8:	2001dc04 	.word	0x2001dc04
	         }else{
	             TempCelsiusDisplay[5] = '0';
 802aeec:	4b45      	ldr	r3, [pc, #276]	; (802b004 <Tasktemp+0x578>)
 802aeee:	2230      	movs	r2, #48	; 0x30
 802aef0:	715a      	strb	r2, [r3, #5]
	             TempCelsiusDisplay[6] = '0';
 802aef2:	4b44      	ldr	r3, [pc, #272]	; (802b004 <Tasktemp+0x578>)
 802aef4:	2230      	movs	r2, #48	; 0x30
 802aef6:	719a      	strb	r2, [r3, #6]
	         }
	     }

	     // Integer part
	     TempCelsiusDisplay[1] = (tempval / 100) + 0x30;
 802aef8:	69fb      	ldr	r3, [r7, #28]
 802aefa:	4a43      	ldr	r2, [pc, #268]	; (802b008 <Tasktemp+0x57c>)
 802aefc:	fb82 1203 	smull	r1, r2, r2, r3
 802af00:	1152      	asrs	r2, r2, #5
 802af02:	17db      	asrs	r3, r3, #31
 802af04:	1ad3      	subs	r3, r2, r3
 802af06:	b2db      	uxtb	r3, r3
 802af08:	3330      	adds	r3, #48	; 0x30
 802af0a:	b2da      	uxtb	r2, r3
 802af0c:	4b3d      	ldr	r3, [pc, #244]	; (802b004 <Tasktemp+0x578>)
 802af0e:	705a      	strb	r2, [r3, #1]
	     TempCelsiusDisplay[2] = ((tempval % 100) / 10) + 0x30;
 802af10:	69fa      	ldr	r2, [r7, #28]
 802af12:	4b3d      	ldr	r3, [pc, #244]	; (802b008 <Tasktemp+0x57c>)
 802af14:	fb83 1302 	smull	r1, r3, r3, r2
 802af18:	1159      	asrs	r1, r3, #5
 802af1a:	17d3      	asrs	r3, r2, #31
 802af1c:	1acb      	subs	r3, r1, r3
 802af1e:	2164      	movs	r1, #100	; 0x64
 802af20:	fb01 f303 	mul.w	r3, r1, r3
 802af24:	1ad3      	subs	r3, r2, r3
 802af26:	4a39      	ldr	r2, [pc, #228]	; (802b00c <Tasktemp+0x580>)
 802af28:	fb82 1203 	smull	r1, r2, r2, r3
 802af2c:	1092      	asrs	r2, r2, #2
 802af2e:	17db      	asrs	r3, r3, #31
 802af30:	1ad3      	subs	r3, r2, r3
 802af32:	b2db      	uxtb	r3, r3
 802af34:	3330      	adds	r3, #48	; 0x30
 802af36:	b2da      	uxtb	r2, r3
 802af38:	4b32      	ldr	r3, [pc, #200]	; (802b004 <Tasktemp+0x578>)
 802af3a:	709a      	strb	r2, [r3, #2]
	     TempCelsiusDisplay[3] = ((tempval % 100) % 10) + 0x30;
 802af3c:	69fb      	ldr	r3, [r7, #28]
 802af3e:	4a32      	ldr	r2, [pc, #200]	; (802b008 <Tasktemp+0x57c>)
 802af40:	fb82 1203 	smull	r1, r2, r2, r3
 802af44:	1151      	asrs	r1, r2, #5
 802af46:	17da      	asrs	r2, r3, #31
 802af48:	1a8a      	subs	r2, r1, r2
 802af4a:	2164      	movs	r1, #100	; 0x64
 802af4c:	fb01 f202 	mul.w	r2, r1, r2
 802af50:	1a9a      	subs	r2, r3, r2
 802af52:	4b2e      	ldr	r3, [pc, #184]	; (802b00c <Tasktemp+0x580>)
 802af54:	fb83 1302 	smull	r1, r3, r3, r2
 802af58:	1099      	asrs	r1, r3, #2
 802af5a:	17d3      	asrs	r3, r2, #31
 802af5c:	1ac9      	subs	r1, r1, r3
 802af5e:	460b      	mov	r3, r1
 802af60:	009b      	lsls	r3, r3, #2
 802af62:	440b      	add	r3, r1
 802af64:	005b      	lsls	r3, r3, #1
 802af66:	1ad1      	subs	r1, r2, r3
 802af68:	b2cb      	uxtb	r3, r1
 802af6a:	3330      	adds	r3, #48	; 0x30
 802af6c:	b2da      	uxtb	r2, r3
 802af6e:	4b25      	ldr	r3, [pc, #148]	; (802b004 <Tasktemp+0x578>)
 802af70:	70da      	strb	r2, [r3, #3]
	  //   HAL_UART_Transmit(&huart3,"\r\n",2,1000);
	     // Display result
		    HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 802af72:	2200      	movs	r2, #0
 802af74:	4926      	ldr	r1, [pc, #152]	; (802b010 <Tasktemp+0x584>)
 802af76:	4827      	ldr	r0, [pc, #156]	; (802b014 <Tasktemp+0x588>)
 802af78:	f7e9 fae0 	bl	801453c <HAL_RTC_GetTime>
		    HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 802af7c:	2200      	movs	r2, #0
 802af7e:	4926      	ldr	r1, [pc, #152]	; (802b018 <Tasktemp+0x58c>)
 802af80:	4824      	ldr	r0, [pc, #144]	; (802b014 <Tasktemp+0x588>)
 802af82:	f7e9 fbe1 	bl	8014748 <HAL_RTC_GetDate>

		    currTime.tm_year = currentDate.Year + 100;  // In fact: 2000 + 18 - 1900
 802af86:	4b24      	ldr	r3, [pc, #144]	; (802b018 <Tasktemp+0x58c>)
 802af88:	78db      	ldrb	r3, [r3, #3]
 802af8a:	3364      	adds	r3, #100	; 0x64
 802af8c:	4a23      	ldr	r2, [pc, #140]	; (802b01c <Tasktemp+0x590>)
 802af8e:	6153      	str	r3, [r2, #20]
		    currTime.tm_mday = currentDate.Date;
 802af90:	4b21      	ldr	r3, [pc, #132]	; (802b018 <Tasktemp+0x58c>)
 802af92:	789b      	ldrb	r3, [r3, #2]
 802af94:	461a      	mov	r2, r3
 802af96:	4b21      	ldr	r3, [pc, #132]	; (802b01c <Tasktemp+0x590>)
 802af98:	60da      	str	r2, [r3, #12]
		    currTime.tm_mon  = currentDate.Month - 1;
 802af9a:	4b1f      	ldr	r3, [pc, #124]	; (802b018 <Tasktemp+0x58c>)
 802af9c:	785b      	ldrb	r3, [r3, #1]
 802af9e:	3b01      	subs	r3, #1
 802afa0:	4a1e      	ldr	r2, [pc, #120]	; (802b01c <Tasktemp+0x590>)
 802afa2:	6113      	str	r3, [r2, #16]

		    currTime.tm_hour = currentTime.Hours;
 802afa4:	4b1a      	ldr	r3, [pc, #104]	; (802b010 <Tasktemp+0x584>)
 802afa6:	781b      	ldrb	r3, [r3, #0]
 802afa8:	461a      	mov	r2, r3
 802afaa:	4b1c      	ldr	r3, [pc, #112]	; (802b01c <Tasktemp+0x590>)
 802afac:	609a      	str	r2, [r3, #8]
		    currTime.tm_min  = currentTime.Minutes;
 802afae:	4b18      	ldr	r3, [pc, #96]	; (802b010 <Tasktemp+0x584>)
 802afb0:	785b      	ldrb	r3, [r3, #1]
 802afb2:	461a      	mov	r2, r3
 802afb4:	4b19      	ldr	r3, [pc, #100]	; (802b01c <Tasktemp+0x590>)
 802afb6:	605a      	str	r2, [r3, #4]
		    currTime.tm_sec  = currentTime.Seconds;
 802afb8:	4b15      	ldr	r3, [pc, #84]	; (802b010 <Tasktemp+0x584>)
 802afba:	789b      	ldrb	r3, [r3, #2]
 802afbc:	461a      	mov	r2, r3
 802afbe:	4b17      	ldr	r3, [pc, #92]	; (802b01c <Tasktemp+0x590>)
 802afc0:	601a      	str	r2, [r3, #0]

		    timestamp = mktime(&currTime);
 802afc2:	4816      	ldr	r0, [pc, #88]	; (802b01c <Tasktemp+0x590>)
 802afc4:	f000 fd30 	bl	802ba28 <mktime>
 802afc8:	4602      	mov	r2, r0
 802afca:	4b15      	ldr	r3, [pc, #84]	; (802b020 <Tasktemp+0x594>)
 802afcc:	601a      	str	r2, [r3, #0]
	     test_dev->polll(test_dev);
 802afce:	697b      	ldr	r3, [r7, #20]
 802afd0:	691b      	ldr	r3, [r3, #16]
 802afd2:	6978      	ldr	r0, [r7, #20]
 802afd4:	4798      	blx	r3
	     timestamp = mktime(&currTime);
 802afd6:	4811      	ldr	r0, [pc, #68]	; (802b01c <Tasktemp+0x590>)
 802afd8:	f000 fd26 	bl	802ba28 <mktime>
 802afdc:	4602      	mov	r2, r0
 802afde:	4b10      	ldr	r3, [pc, #64]	; (802b020 <Tasktemp+0x594>)
 802afe0:	601a      	str	r2, [r3, #0]
	     sprintf(Value_json,"{\"LUX\": %d ,\"temperature\":%s ,\"timestamp\": %d}",test_dev->value,TempCelsiusDisplay, timestamp);
 802afe2:	697b      	ldr	r3, [r7, #20]
 802afe4:	895b      	ldrh	r3, [r3, #10]
 802afe6:	461a      	mov	r2, r3
 802afe8:	4b0d      	ldr	r3, [pc, #52]	; (802b020 <Tasktemp+0x594>)
 802afea:	681b      	ldr	r3, [r3, #0]
 802afec:	9300      	str	r3, [sp, #0]
 802afee:	4b05      	ldr	r3, [pc, #20]	; (802b004 <Tasktemp+0x578>)
 802aff0:	490c      	ldr	r1, [pc, #48]	; (802b024 <Tasktemp+0x598>)
 802aff2:	480d      	ldr	r0, [pc, #52]	; (802b028 <Tasktemp+0x59c>)
 802aff4:	f000 ff1a 	bl	802be2c <siprintf>
	   //  HAL_UART_Transmit(&huart3,Value_json,strlen(Value_json),1000);
       osDelay(996);
 802aff8:	f44f 7079 	mov.w	r0, #996	; 0x3e4
 802affc:	f7ea ffe8 	bl	8015fd0 <osDelay>
	      data_write[0] = MCP9808_REG_TEMP;
 802b000:	e6f3      	b.n	802adea <Tasktemp+0x35e>
 802b002:	bf00      	nop
 802b004:	20000018 	.word	0x20000018
 802b008:	51eb851f 	.word	0x51eb851f
 802b00c:	66666667 	.word	0x66666667
 802b010:	2001f27c 	.word	0x2001f27c
 802b014:	2001ddb8 	.word	0x2001ddb8
 802b018:	2001f278 	.word	0x2001f278
 802b01c:	2001f294 	.word	0x2001f294
 802b020:	2001dbb4 	.word	0x2001dbb4
 802b024:	08031c04 	.word	0x08031c04
 802b028:	2001f1b0 	.word	0x2001f1b0

0802b02c <MPU_Config>:
}

/* MPU Configuration */

void MPU_Config(void)
{
 802b02c:	b580      	push	{r7, lr}
 802b02e:	b084      	sub	sp, #16
 802b030:	af00      	add	r7, sp, #0

	MPU_Region_InitTypeDef MPU_InitStruct;
	/* Disable the MPU */
	HAL_MPU_Disable();
 802b032:	f7e5 ff0f 	bl	8010e54 <HAL_MPU_Disable>
	/* Configure the MPU as Normal Non Cacheable for Ethernet Buffers in the SRAM2 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 802b036:	2301      	movs	r3, #1
 802b038:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x2007C000;
 802b03a:	4b1c      	ldr	r3, [pc, #112]	; (802b0ac <MPU_Config+0x80>)
 802b03c:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 802b03e:	230d      	movs	r3, #13
 802b040:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 802b042:	2303      	movs	r3, #3
 802b044:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 802b046:	2300      	movs	r3, #0
 802b048:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 802b04a:	2300      	movs	r3, #0
 802b04c:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 802b04e:	2301      	movs	r3, #1
 802b050:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 802b052:	2300      	movs	r3, #0
 802b054:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 802b056:	2301      	movs	r3, #1
 802b058:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 802b05a:	2300      	movs	r3, #0
 802b05c:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 802b05e:	2300      	movs	r3, #0
 802b060:	733b      	strb	r3, [r7, #12]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 802b062:	463b      	mov	r3, r7
 802b064:	4618      	mov	r0, r3
 802b066:	f7e5 ff29 	bl	8010ebc <HAL_MPU_ConfigRegion>
	/* Configure the MPU as Device for Ethernet Descriptors in the SRAM2 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 802b06a:	2301      	movs	r3, #1
 802b06c:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x2007C000;
 802b06e:	4b0f      	ldr	r3, [pc, #60]	; (802b0ac <MPU_Config+0x80>)
 802b070:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_256B;
 802b072:	2307      	movs	r3, #7
 802b074:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 802b076:	2303      	movs	r3, #3
 802b078:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 802b07a:	2301      	movs	r3, #1
 802b07c:	73fb      	strb	r3, [r7, #15]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 802b07e:	2300      	movs	r3, #0
 802b080:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 802b082:	2301      	movs	r3, #1
 802b084:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 802b086:	2301      	movs	r3, #1
 802b088:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 802b08a:	2300      	movs	r3, #0
 802b08c:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.SubRegionDisable = 0x00;
 802b08e:	2300      	movs	r3, #0
 802b090:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 802b092:	2300      	movs	r3, #0
 802b094:	733b      	strb	r3, [r7, #12]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 802b096:	463b      	mov	r3, r7
 802b098:	4618      	mov	r0, r3
 802b09a:	f7e5 ff0f 	bl	8010ebc <HAL_MPU_ConfigRegion>

		  /* Enable the MPU */
		  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 802b09e:	2004      	movs	r0, #4
 802b0a0:	f7e5 feee 	bl	8010e80 <HAL_MPU_Enable>


}
 802b0a4:	bf00      	nop
 802b0a6:	3710      	adds	r7, #16
 802b0a8:	46bd      	mov	sp, r7
 802b0aa:	bd80      	pop	{r7, pc}
 802b0ac:	2007c000 	.word	0x2007c000

0802b0b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 802b0b0:	b580      	push	{r7, lr}
 802b0b2:	b082      	sub	sp, #8
 802b0b4:	af00      	add	r7, sp, #0
 802b0b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	  if (htim->Instance == TIM5) {
 802b0b8:	687b      	ldr	r3, [r7, #4]
 802b0ba:	681b      	ldr	r3, [r3, #0]
 802b0bc:	4a08      	ldr	r2, [pc, #32]	; (802b0e0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 802b0be:	4293      	cmp	r3, r2
 802b0c0:	d102      	bne.n	802b0c8 <HAL_TIM_PeriodElapsedCallback+0x18>
		  MQTT_flag=1;
 802b0c2:	4b08      	ldr	r3, [pc, #32]	; (802b0e4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 802b0c4:	2201      	movs	r2, #1
 802b0c6:	701a      	strb	r2, [r3, #0]
	  }
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 802b0c8:	687b      	ldr	r3, [r7, #4]
 802b0ca:	681b      	ldr	r3, [r3, #0]
 802b0cc:	4a06      	ldr	r2, [pc, #24]	; (802b0e8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 802b0ce:	4293      	cmp	r3, r2
 802b0d0:	d101      	bne.n	802b0d6 <HAL_TIM_PeriodElapsedCallback+0x26>
    HAL_IncTick();
 802b0d2:	f7e5 fd9d 	bl	8010c10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 802b0d6:	bf00      	nop
 802b0d8:	3708      	adds	r7, #8
 802b0da:	46bd      	mov	sp, r7
 802b0dc:	bd80      	pop	{r7, pc}
 802b0de:	bf00      	nop
 802b0e0:	40000c00 	.word	0x40000c00
 802b0e4:	2001743c 	.word	0x2001743c
 802b0e8:	40000400 	.word	0x40000400

0802b0ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 802b0ec:	b480      	push	{r7}
 802b0ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 802b0f0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 802b0f2:	e7fe      	b.n	802b0f2 <Error_Handler+0x6>

0802b0f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 802b0f4:	b580      	push	{r7, lr}
 802b0f6:	b082      	sub	sp, #8
 802b0f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 802b0fa:	4a11      	ldr	r2, [pc, #68]	; (802b140 <HAL_MspInit+0x4c>)
 802b0fc:	4b10      	ldr	r3, [pc, #64]	; (802b140 <HAL_MspInit+0x4c>)
 802b0fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 802b104:	6413      	str	r3, [r2, #64]	; 0x40
 802b106:	4b0e      	ldr	r3, [pc, #56]	; (802b140 <HAL_MspInit+0x4c>)
 802b108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b10a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802b10e:	607b      	str	r3, [r7, #4]
 802b110:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802b112:	4a0b      	ldr	r2, [pc, #44]	; (802b140 <HAL_MspInit+0x4c>)
 802b114:	4b0a      	ldr	r3, [pc, #40]	; (802b140 <HAL_MspInit+0x4c>)
 802b116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b118:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802b11c:	6453      	str	r3, [r2, #68]	; 0x44
 802b11e:	4b08      	ldr	r3, [pc, #32]	; (802b140 <HAL_MspInit+0x4c>)
 802b120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802b122:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802b126:	603b      	str	r3, [r7, #0]
 802b128:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 802b12a:	2200      	movs	r2, #0
 802b12c:	210f      	movs	r1, #15
 802b12e:	f06f 0001 	mvn.w	r0, #1
 802b132:	f7e5 fe65 	bl	8010e00 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 802b136:	bf00      	nop
 802b138:	3708      	adds	r7, #8
 802b13a:	46bd      	mov	sp, r7
 802b13c:	bd80      	pop	{r7, pc}
 802b13e:	bf00      	nop
 802b140:	40023800 	.word	0x40023800

0802b144 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 802b144:	b580      	push	{r7, lr}
 802b146:	b08c      	sub	sp, #48	; 0x30
 802b148:	af00      	add	r7, sp, #0
 802b14a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b14c:	f107 031c 	add.w	r3, r7, #28
 802b150:	2200      	movs	r2, #0
 802b152:	601a      	str	r2, [r3, #0]
 802b154:	605a      	str	r2, [r3, #4]
 802b156:	609a      	str	r2, [r3, #8]
 802b158:	60da      	str	r2, [r3, #12]
 802b15a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 802b15c:	687b      	ldr	r3, [r7, #4]
 802b15e:	681b      	ldr	r3, [r3, #0]
 802b160:	4a2e      	ldr	r2, [pc, #184]	; (802b21c <HAL_I2C_MspInit+0xd8>)
 802b162:	4293      	cmp	r3, r2
 802b164:	d129      	bne.n	802b1ba <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b166:	4a2e      	ldr	r2, [pc, #184]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b168:	4b2d      	ldr	r3, [pc, #180]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b16a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b16c:	f043 0302 	orr.w	r3, r3, #2
 802b170:	6313      	str	r3, [r2, #48]	; 0x30
 802b172:	4b2b      	ldr	r3, [pc, #172]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b176:	f003 0302 	and.w	r3, r3, #2
 802b17a:	61bb      	str	r3, [r7, #24]
 802b17c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 802b17e:	f44f 7310 	mov.w	r3, #576	; 0x240
 802b182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b184:	2312      	movs	r3, #18
 802b186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b188:	2301      	movs	r3, #1
 802b18a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b18c:	2303      	movs	r3, #3
 802b18e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 802b190:	2304      	movs	r3, #4
 802b192:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802b194:	f107 031c 	add.w	r3, r7, #28
 802b198:	4619      	mov	r1, r3
 802b19a:	4822      	ldr	r0, [pc, #136]	; (802b224 <HAL_I2C_MspInit+0xe0>)
 802b19c:	f7e7 f854 	bl	8012248 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 802b1a0:	4a1f      	ldr	r2, [pc, #124]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b1a2:	4b1f      	ldr	r3, [pc, #124]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b1a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b1a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 802b1aa:	6413      	str	r3, [r2, #64]	; 0x40
 802b1ac:	4b1c      	ldr	r3, [pc, #112]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b1ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b1b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802b1b4:	617b      	str	r3, [r7, #20]
 802b1b6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 802b1b8:	e02c      	b.n	802b214 <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 802b1ba:	687b      	ldr	r3, [r7, #4]
 802b1bc:	681b      	ldr	r3, [r3, #0]
 802b1be:	4a1a      	ldr	r2, [pc, #104]	; (802b228 <HAL_I2C_MspInit+0xe4>)
 802b1c0:	4293      	cmp	r3, r2
 802b1c2:	d127      	bne.n	802b214 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 802b1c4:	4a16      	ldr	r2, [pc, #88]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b1c6:	4b16      	ldr	r3, [pc, #88]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b1c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b1ca:	f043 0320 	orr.w	r3, r3, #32
 802b1ce:	6313      	str	r3, [r2, #48]	; 0x30
 802b1d0:	4b13      	ldr	r3, [pc, #76]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b1d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b1d4:	f003 0320 	and.w	r3, r3, #32
 802b1d8:	613b      	str	r3, [r7, #16]
 802b1da:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 802b1dc:	2303      	movs	r3, #3
 802b1de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 802b1e0:	2312      	movs	r3, #18
 802b1e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802b1e4:	2301      	movs	r3, #1
 802b1e6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b1e8:	2303      	movs	r3, #3
 802b1ea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 802b1ec:	2304      	movs	r3, #4
 802b1ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 802b1f0:	f107 031c 	add.w	r3, r7, #28
 802b1f4:	4619      	mov	r1, r3
 802b1f6:	480d      	ldr	r0, [pc, #52]	; (802b22c <HAL_I2C_MspInit+0xe8>)
 802b1f8:	f7e7 f826 	bl	8012248 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 802b1fc:	4a08      	ldr	r2, [pc, #32]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b1fe:	4b08      	ldr	r3, [pc, #32]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b202:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 802b206:	6413      	str	r3, [r2, #64]	; 0x40
 802b208:	4b05      	ldr	r3, [pc, #20]	; (802b220 <HAL_I2C_MspInit+0xdc>)
 802b20a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b20c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802b210:	60fb      	str	r3, [r7, #12]
 802b212:	68fb      	ldr	r3, [r7, #12]
}
 802b214:	bf00      	nop
 802b216:	3730      	adds	r7, #48	; 0x30
 802b218:	46bd      	mov	sp, r7
 802b21a:	bd80      	pop	{r7, pc}
 802b21c:	40005400 	.word	0x40005400
 802b220:	40023800 	.word	0x40023800
 802b224:	40020400 	.word	0x40020400
 802b228:	40005800 	.word	0x40005800
 802b22c:	40021400 	.word	0x40021400

0802b230 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 802b230:	b480      	push	{r7}
 802b232:	b083      	sub	sp, #12
 802b234:	af00      	add	r7, sp, #0
 802b236:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 802b238:	687b      	ldr	r3, [r7, #4]
 802b23a:	681b      	ldr	r3, [r3, #0]
 802b23c:	4a07      	ldr	r2, [pc, #28]	; (802b25c <HAL_RTC_MspInit+0x2c>)
 802b23e:	4293      	cmp	r3, r2
 802b240:	d105      	bne.n	802b24e <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 802b242:	4a07      	ldr	r2, [pc, #28]	; (802b260 <HAL_RTC_MspInit+0x30>)
 802b244:	4b06      	ldr	r3, [pc, #24]	; (802b260 <HAL_RTC_MspInit+0x30>)
 802b246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802b248:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802b24c:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 802b24e:	bf00      	nop
 802b250:	370c      	adds	r7, #12
 802b252:	46bd      	mov	sp, r7
 802b254:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b258:	4770      	bx	lr
 802b25a:	bf00      	nop
 802b25c:	40002800 	.word	0x40002800
 802b260:	40023800 	.word	0x40023800

0802b264 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 802b264:	b580      	push	{r7, lr}
 802b266:	b08a      	sub	sp, #40	; 0x28
 802b268:	af00      	add	r7, sp, #0
 802b26a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b26c:	f107 0314 	add.w	r3, r7, #20
 802b270:	2200      	movs	r2, #0
 802b272:	601a      	str	r2, [r3, #0]
 802b274:	605a      	str	r2, [r3, #4]
 802b276:	609a      	str	r2, [r3, #8]
 802b278:	60da      	str	r2, [r3, #12]
 802b27a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 802b27c:	687b      	ldr	r3, [r7, #4]
 802b27e:	681b      	ldr	r3, [r3, #0]
 802b280:	4a25      	ldr	r2, [pc, #148]	; (802b318 <HAL_SPI_MspInit+0xb4>)
 802b282:	4293      	cmp	r3, r2
 802b284:	d144      	bne.n	802b310 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 802b286:	4a25      	ldr	r2, [pc, #148]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b288:	4b24      	ldr	r3, [pc, #144]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b28a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b28c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802b290:	6413      	str	r3, [r2, #64]	; 0x40
 802b292:	4b22      	ldr	r3, [pc, #136]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802b29a:	613b      	str	r3, [r7, #16]
 802b29c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 802b29e:	4a1f      	ldr	r2, [pc, #124]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b2a0:	4b1e      	ldr	r3, [pc, #120]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b2a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b2a4:	f043 0304 	orr.w	r3, r3, #4
 802b2a8:	6313      	str	r3, [r2, #48]	; 0x30
 802b2aa:	4b1c      	ldr	r3, [pc, #112]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b2ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b2ae:	f003 0304 	and.w	r3, r3, #4
 802b2b2:	60fb      	str	r3, [r7, #12]
 802b2b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802b2b6:	4a19      	ldr	r2, [pc, #100]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b2b8:	4b18      	ldr	r3, [pc, #96]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b2ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b2bc:	f043 0302 	orr.w	r3, r3, #2
 802b2c0:	6313      	str	r3, [r2, #48]	; 0x30
 802b2c2:	4b16      	ldr	r3, [pc, #88]	; (802b31c <HAL_SPI_MspInit+0xb8>)
 802b2c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b2c6:	f003 0302 	and.w	r3, r3, #2
 802b2ca:	60bb      	str	r3, [r7, #8]
 802b2cc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 802b2ce:	230c      	movs	r3, #12
 802b2d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b2d2:	2302      	movs	r3, #2
 802b2d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b2d6:	2300      	movs	r3, #0
 802b2d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b2da:	2303      	movs	r3, #3
 802b2dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 802b2de:	2305      	movs	r3, #5
 802b2e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 802b2e2:	f107 0314 	add.w	r3, r7, #20
 802b2e6:	4619      	mov	r1, r3
 802b2e8:	480d      	ldr	r0, [pc, #52]	; (802b320 <HAL_SPI_MspInit+0xbc>)
 802b2ea:	f7e6 ffad 	bl	8012248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 802b2ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802b2f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b2f4:	2302      	movs	r3, #2
 802b2f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b2f8:	2300      	movs	r3, #0
 802b2fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b2fc:	2303      	movs	r3, #3
 802b2fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 802b300:	2305      	movs	r3, #5
 802b302:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802b304:	f107 0314 	add.w	r3, r7, #20
 802b308:	4619      	mov	r1, r3
 802b30a:	4806      	ldr	r0, [pc, #24]	; (802b324 <HAL_SPI_MspInit+0xc0>)
 802b30c:	f7e6 ff9c 	bl	8012248 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 802b310:	bf00      	nop
 802b312:	3728      	adds	r7, #40	; 0x28
 802b314:	46bd      	mov	sp, r7
 802b316:	bd80      	pop	{r7, pc}
 802b318:	40003800 	.word	0x40003800
 802b31c:	40023800 	.word	0x40023800
 802b320:	40020800 	.word	0x40020800
 802b324:	40020400 	.word	0x40020400

0802b328 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 802b328:	b580      	push	{r7, lr}
 802b32a:	b086      	sub	sp, #24
 802b32c:	af00      	add	r7, sp, #0
 802b32e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 802b330:	687b      	ldr	r3, [r7, #4]
 802b332:	681b      	ldr	r3, [r3, #0]
 802b334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802b338:	d114      	bne.n	802b364 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 802b33a:	4a26      	ldr	r2, [pc, #152]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b33c:	4b25      	ldr	r3, [pc, #148]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b33e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b340:	f043 0301 	orr.w	r3, r3, #1
 802b344:	6413      	str	r3, [r2, #64]	; 0x40
 802b346:	4b23      	ldr	r3, [pc, #140]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b34a:	f003 0301 	and.w	r3, r3, #1
 802b34e:	617b      	str	r3, [r7, #20]
 802b350:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 802b352:	2200      	movs	r2, #0
 802b354:	2105      	movs	r1, #5
 802b356:	201c      	movs	r0, #28
 802b358:	f7e5 fd52 	bl	8010e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 802b35c:	201c      	movs	r0, #28
 802b35e:	f7e5 fd6b 	bl	8010e38 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 802b362:	e032      	b.n	802b3ca <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM4)
 802b364:	687b      	ldr	r3, [r7, #4]
 802b366:	681b      	ldr	r3, [r3, #0]
 802b368:	4a1b      	ldr	r2, [pc, #108]	; (802b3d8 <HAL_TIM_Base_MspInit+0xb0>)
 802b36a:	4293      	cmp	r3, r2
 802b36c:	d114      	bne.n	802b398 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM4_CLK_ENABLE();
 802b36e:	4a19      	ldr	r2, [pc, #100]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b370:	4b18      	ldr	r3, [pc, #96]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b374:	f043 0304 	orr.w	r3, r3, #4
 802b378:	6413      	str	r3, [r2, #64]	; 0x40
 802b37a:	4b16      	ldr	r3, [pc, #88]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b37c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b37e:	f003 0304 	and.w	r3, r3, #4
 802b382:	613b      	str	r3, [r7, #16]
 802b384:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 802b386:	2200      	movs	r2, #0
 802b388:	2105      	movs	r1, #5
 802b38a:	201e      	movs	r0, #30
 802b38c:	f7e5 fd38 	bl	8010e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 802b390:	201e      	movs	r0, #30
 802b392:	f7e5 fd51 	bl	8010e38 <HAL_NVIC_EnableIRQ>
}
 802b396:	e018      	b.n	802b3ca <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM5)
 802b398:	687b      	ldr	r3, [r7, #4]
 802b39a:	681b      	ldr	r3, [r3, #0]
 802b39c:	4a0f      	ldr	r2, [pc, #60]	; (802b3dc <HAL_TIM_Base_MspInit+0xb4>)
 802b39e:	4293      	cmp	r3, r2
 802b3a0:	d113      	bne.n	802b3ca <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM5_CLK_ENABLE();
 802b3a2:	4a0c      	ldr	r2, [pc, #48]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b3a4:	4b0b      	ldr	r3, [pc, #44]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b3a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b3a8:	f043 0308 	orr.w	r3, r3, #8
 802b3ac:	6413      	str	r3, [r2, #64]	; 0x40
 802b3ae:	4b09      	ldr	r3, [pc, #36]	; (802b3d4 <HAL_TIM_Base_MspInit+0xac>)
 802b3b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b3b2:	f003 0308 	and.w	r3, r3, #8
 802b3b6:	60fb      	str	r3, [r7, #12]
 802b3b8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 802b3ba:	2200      	movs	r2, #0
 802b3bc:	2105      	movs	r1, #5
 802b3be:	2032      	movs	r0, #50	; 0x32
 802b3c0:	f7e5 fd1e 	bl	8010e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 802b3c4:	2032      	movs	r0, #50	; 0x32
 802b3c6:	f7e5 fd37 	bl	8010e38 <HAL_NVIC_EnableIRQ>
}
 802b3ca:	bf00      	nop
 802b3cc:	3718      	adds	r7, #24
 802b3ce:	46bd      	mov	sp, r7
 802b3d0:	bd80      	pop	{r7, pc}
 802b3d2:	bf00      	nop
 802b3d4:	40023800 	.word	0x40023800
 802b3d8:	40000800 	.word	0x40000800
 802b3dc:	40000c00 	.word	0x40000c00

0802b3e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 802b3e0:	b580      	push	{r7, lr}
 802b3e2:	b08a      	sub	sp, #40	; 0x28
 802b3e4:	af00      	add	r7, sp, #0
 802b3e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802b3e8:	f107 0314 	add.w	r3, r7, #20
 802b3ec:	2200      	movs	r2, #0
 802b3ee:	601a      	str	r2, [r3, #0]
 802b3f0:	605a      	str	r2, [r3, #4]
 802b3f2:	609a      	str	r2, [r3, #8]
 802b3f4:	60da      	str	r2, [r3, #12]
 802b3f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 802b3f8:	687b      	ldr	r3, [r7, #4]
 802b3fa:	681b      	ldr	r3, [r3, #0]
 802b3fc:	4a17      	ldr	r2, [pc, #92]	; (802b45c <HAL_UART_MspInit+0x7c>)
 802b3fe:	4293      	cmp	r3, r2
 802b400:	d128      	bne.n	802b454 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 802b402:	4a17      	ldr	r2, [pc, #92]	; (802b460 <HAL_UART_MspInit+0x80>)
 802b404:	4b16      	ldr	r3, [pc, #88]	; (802b460 <HAL_UART_MspInit+0x80>)
 802b406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 802b40c:	6413      	str	r3, [r2, #64]	; 0x40
 802b40e:	4b14      	ldr	r3, [pc, #80]	; (802b460 <HAL_UART_MspInit+0x80>)
 802b410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802b416:	613b      	str	r3, [r7, #16]
 802b418:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 802b41a:	4a11      	ldr	r2, [pc, #68]	; (802b460 <HAL_UART_MspInit+0x80>)
 802b41c:	4b10      	ldr	r3, [pc, #64]	; (802b460 <HAL_UART_MspInit+0x80>)
 802b41e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b420:	f043 0308 	orr.w	r3, r3, #8
 802b424:	6313      	str	r3, [r2, #48]	; 0x30
 802b426:	4b0e      	ldr	r3, [pc, #56]	; (802b460 <HAL_UART_MspInit+0x80>)
 802b428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802b42a:	f003 0308 	and.w	r3, r3, #8
 802b42e:	60fb      	str	r3, [r7, #12]
 802b430:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 802b432:	f44f 7340 	mov.w	r3, #768	; 0x300
 802b436:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802b438:	2302      	movs	r3, #2
 802b43a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802b43c:	2300      	movs	r3, #0
 802b43e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802b440:	2303      	movs	r3, #3
 802b442:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 802b444:	2307      	movs	r3, #7
 802b446:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 802b448:	f107 0314 	add.w	r3, r7, #20
 802b44c:	4619      	mov	r1, r3
 802b44e:	4805      	ldr	r0, [pc, #20]	; (802b464 <HAL_UART_MspInit+0x84>)
 802b450:	f7e6 fefa 	bl	8012248 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 802b454:	bf00      	nop
 802b456:	3728      	adds	r7, #40	; 0x28
 802b458:	46bd      	mov	sp, r7
 802b45a:	bd80      	pop	{r7, pc}
 802b45c:	40004800 	.word	0x40004800
 802b460:	40023800 	.word	0x40023800
 802b464:	40020c00 	.word	0x40020c00

0802b468 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 802b468:	b580      	push	{r7, lr}
 802b46a:	b08c      	sub	sp, #48	; 0x30
 802b46c:	af00      	add	r7, sp, #0
 802b46e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 802b470:	2300      	movs	r3, #0
 802b472:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 802b474:	2300      	movs	r3, #0
 802b476:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 802b478:	2200      	movs	r2, #0
 802b47a:	6879      	ldr	r1, [r7, #4]
 802b47c:	201d      	movs	r0, #29
 802b47e:	f7e5 fcbf 	bl	8010e00 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 802b482:	201d      	movs	r0, #29
 802b484:	f7e5 fcd8 	bl	8010e38 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 802b488:	4a1f      	ldr	r2, [pc, #124]	; (802b508 <HAL_InitTick+0xa0>)
 802b48a:	4b1f      	ldr	r3, [pc, #124]	; (802b508 <HAL_InitTick+0xa0>)
 802b48c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b48e:	f043 0302 	orr.w	r3, r3, #2
 802b492:	6413      	str	r3, [r2, #64]	; 0x40
 802b494:	4b1c      	ldr	r3, [pc, #112]	; (802b508 <HAL_InitTick+0xa0>)
 802b496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802b498:	f003 0302 	and.w	r3, r3, #2
 802b49c:	60fb      	str	r3, [r7, #12]
 802b49e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 802b4a0:	f107 0210 	add.w	r2, r7, #16
 802b4a4:	f107 0314 	add.w	r3, r7, #20
 802b4a8:	4611      	mov	r1, r2
 802b4aa:	4618      	mov	r0, r3
 802b4ac:	f7e8 fa9e 	bl	80139ec <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 802b4b0:	f7e8 fa74 	bl	801399c <HAL_RCC_GetPCLK1Freq>
 802b4b4:	4603      	mov	r3, r0
 802b4b6:	005b      	lsls	r3, r3, #1
 802b4b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 802b4ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802b4bc:	4a13      	ldr	r2, [pc, #76]	; (802b50c <HAL_InitTick+0xa4>)
 802b4be:	fba2 2303 	umull	r2, r3, r2, r3
 802b4c2:	0c9b      	lsrs	r3, r3, #18
 802b4c4:	3b01      	subs	r3, #1
 802b4c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 802b4c8:	4b11      	ldr	r3, [pc, #68]	; (802b510 <HAL_InitTick+0xa8>)
 802b4ca:	4a12      	ldr	r2, [pc, #72]	; (802b514 <HAL_InitTick+0xac>)
 802b4cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 802b4ce:	4b10      	ldr	r3, [pc, #64]	; (802b510 <HAL_InitTick+0xa8>)
 802b4d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 802b4d4:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 802b4d6:	4a0e      	ldr	r2, [pc, #56]	; (802b510 <HAL_InitTick+0xa8>)
 802b4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802b4da:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 802b4dc:	4b0c      	ldr	r3, [pc, #48]	; (802b510 <HAL_InitTick+0xa8>)
 802b4de:	2200      	movs	r2, #0
 802b4e0:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 802b4e2:	4b0b      	ldr	r3, [pc, #44]	; (802b510 <HAL_InitTick+0xa8>)
 802b4e4:	2200      	movs	r2, #0
 802b4e6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 802b4e8:	4809      	ldr	r0, [pc, #36]	; (802b510 <HAL_InitTick+0xa8>)
 802b4ea:	f7e9 fab6 	bl	8014a5a <HAL_TIM_Base_Init>
 802b4ee:	4603      	mov	r3, r0
 802b4f0:	2b00      	cmp	r3, #0
 802b4f2:	d104      	bne.n	802b4fe <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 802b4f4:	4806      	ldr	r0, [pc, #24]	; (802b510 <HAL_InitTick+0xa8>)
 802b4f6:	f7e9 fb07 	bl	8014b08 <HAL_TIM_Base_Start_IT>
 802b4fa:	4603      	mov	r3, r0
 802b4fc:	e000      	b.n	802b500 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 802b4fe:	2301      	movs	r3, #1
}
 802b500:	4618      	mov	r0, r3
 802b502:	3730      	adds	r7, #48	; 0x30
 802b504:	46bd      	mov	sp, r7
 802b506:	bd80      	pop	{r7, pc}
 802b508:	40023800 	.word	0x40023800
 802b50c:	431bde83 	.word	0x431bde83
 802b510:	2001f2b8 	.word	0x2001f2b8
 802b514:	40000400 	.word	0x40000400

0802b518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 802b518:	b480      	push	{r7}
 802b51a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 802b51c:	e7fe      	b.n	802b51c <NMI_Handler+0x4>

0802b51e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802b51e:	b480      	push	{r7}
 802b520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802b522:	e7fe      	b.n	802b522 <HardFault_Handler+0x4>

0802b524 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 802b524:	b480      	push	{r7}
 802b526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 802b528:	e7fe      	b.n	802b528 <MemManage_Handler+0x4>

0802b52a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 802b52a:	b480      	push	{r7}
 802b52c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802b52e:	e7fe      	b.n	802b52e <BusFault_Handler+0x4>

0802b530 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 802b530:	b480      	push	{r7}
 802b532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 802b534:	e7fe      	b.n	802b534 <UsageFault_Handler+0x4>

0802b536 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 802b536:	b480      	push	{r7}
 802b538:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 802b53a:	bf00      	nop
 802b53c:	46bd      	mov	sp, r7
 802b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b542:	4770      	bx	lr

0802b544 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 802b544:	b580      	push	{r7, lr}
 802b546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 802b548:	4802      	ldr	r0, [pc, #8]	; (802b554 <TIM2_IRQHandler+0x10>)
 802b54a:	f7e9 fb55 	bl	8014bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 802b54e:	bf00      	nop
 802b550:	bd80      	pop	{r7, pc}
 802b552:	bf00      	nop
 802b554:	2001f164 	.word	0x2001f164

0802b558 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 802b558:	b580      	push	{r7, lr}
 802b55a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 802b55c:	4802      	ldr	r0, [pc, #8]	; (802b568 <TIM3_IRQHandler+0x10>)
 802b55e:	f7e9 fb4b 	bl	8014bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 802b562:	bf00      	nop
 802b564:	bd80      	pop	{r7, pc}
 802b566:	bf00      	nop
 802b568:	2001f2b8 	.word	0x2001f2b8

0802b56c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 802b56c:	b580      	push	{r7, lr}
 802b56e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 802b570:	4802      	ldr	r0, [pc, #8]	; (802b57c <TIM4_IRQHandler+0x10>)
 802b572:	f7e9 fb41 	bl	8014bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 802b576:	bf00      	nop
 802b578:	bd80      	pop	{r7, pc}
 802b57a:	bf00      	nop
 802b57c:	2001dae4 	.word	0x2001dae4

0802b580 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 802b580:	b580      	push	{r7, lr}
 802b582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 802b584:	4802      	ldr	r0, [pc, #8]	; (802b590 <TIM5_IRQHandler+0x10>)
 802b586:	f7e9 fb37 	bl	8014bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 802b58a:	bf00      	nop
 802b58c:	bd80      	pop	{r7, pc}
 802b58e:	bf00      	nop
 802b590:	2001dc50 	.word	0x2001dc50

0802b594 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 802b594:	b580      	push	{r7, lr}
 802b596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 802b598:	4802      	ldr	r0, [pc, #8]	; (802b5a4 <ETH_IRQHandler+0x10>)
 802b59a:	f7e6 f8b7 	bl	801170c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 802b59e:	bf00      	nop
 802b5a0:	bd80      	pop	{r7, pc}
 802b5a2:	bf00      	nop
 802b5a4:	2001d580 	.word	0x2001d580

0802b5a8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 802b5a8:	b590      	push	{r4, r7, lr}
 802b5aa:	b087      	sub	sp, #28
 802b5ac:	af00      	add	r7, sp, #0
 802b5ae:	60f8      	str	r0, [r7, #12]
 802b5b0:	60b9      	str	r1, [r7, #8]
 802b5b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802b5b4:	2300      	movs	r3, #0
 802b5b6:	617b      	str	r3, [r7, #20]
 802b5b8:	e00a      	b.n	802b5d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 802b5ba:	68bc      	ldr	r4, [r7, #8]
 802b5bc:	1c63      	adds	r3, r4, #1
 802b5be:	60bb      	str	r3, [r7, #8]
 802b5c0:	f7fe fa84 	bl	8029acc <__io_getchar>
 802b5c4:	4603      	mov	r3, r0
 802b5c6:	b2db      	uxtb	r3, r3
 802b5c8:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802b5ca:	697b      	ldr	r3, [r7, #20]
 802b5cc:	3301      	adds	r3, #1
 802b5ce:	617b      	str	r3, [r7, #20]
 802b5d0:	697a      	ldr	r2, [r7, #20]
 802b5d2:	687b      	ldr	r3, [r7, #4]
 802b5d4:	429a      	cmp	r2, r3
 802b5d6:	dbf0      	blt.n	802b5ba <_read+0x12>
	}

return len;
 802b5d8:	687b      	ldr	r3, [r7, #4]
}
 802b5da:	4618      	mov	r0, r3
 802b5dc:	371c      	adds	r7, #28
 802b5de:	46bd      	mov	sp, r7
 802b5e0:	bd90      	pop	{r4, r7, pc}

0802b5e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 802b5e2:	b580      	push	{r7, lr}
 802b5e4:	b086      	sub	sp, #24
 802b5e6:	af00      	add	r7, sp, #0
 802b5e8:	60f8      	str	r0, [r7, #12]
 802b5ea:	60b9      	str	r1, [r7, #8]
 802b5ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802b5ee:	2300      	movs	r3, #0
 802b5f0:	617b      	str	r3, [r7, #20]
 802b5f2:	e009      	b.n	802b608 <_write+0x26>
	{
		__io_putchar(*ptr++);
 802b5f4:	68bb      	ldr	r3, [r7, #8]
 802b5f6:	1c5a      	adds	r2, r3, #1
 802b5f8:	60ba      	str	r2, [r7, #8]
 802b5fa:	781b      	ldrb	r3, [r3, #0]
 802b5fc:	4618      	mov	r0, r3
 802b5fe:	f7fe fa4f 	bl	8029aa0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 802b602:	697b      	ldr	r3, [r7, #20]
 802b604:	3301      	adds	r3, #1
 802b606:	617b      	str	r3, [r7, #20]
 802b608:	697a      	ldr	r2, [r7, #20]
 802b60a:	687b      	ldr	r3, [r7, #4]
 802b60c:	429a      	cmp	r2, r3
 802b60e:	dbf1      	blt.n	802b5f4 <_write+0x12>
	}
	return len;
 802b610:	687b      	ldr	r3, [r7, #4]
}
 802b612:	4618      	mov	r0, r3
 802b614:	3718      	adds	r7, #24
 802b616:	46bd      	mov	sp, r7
 802b618:	bd80      	pop	{r7, pc}
	...

0802b61c <_sbrk>:

caddr_t _sbrk(int incr)
{
 802b61c:	b480      	push	{r7}
 802b61e:	b085      	sub	sp, #20
 802b620:	af00      	add	r7, sp, #0
 802b622:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 802b624:	4b11      	ldr	r3, [pc, #68]	; (802b66c <_sbrk+0x50>)
 802b626:	681b      	ldr	r3, [r3, #0]
 802b628:	2b00      	cmp	r3, #0
 802b62a:	d102      	bne.n	802b632 <_sbrk+0x16>
		heap_end = &end;
 802b62c:	4b0f      	ldr	r3, [pc, #60]	; (802b66c <_sbrk+0x50>)
 802b62e:	4a10      	ldr	r2, [pc, #64]	; (802b670 <_sbrk+0x54>)
 802b630:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 802b632:	4b0e      	ldr	r3, [pc, #56]	; (802b66c <_sbrk+0x50>)
 802b634:	681b      	ldr	r3, [r3, #0]
 802b636:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 802b638:	4b0c      	ldr	r3, [pc, #48]	; (802b66c <_sbrk+0x50>)
 802b63a:	681a      	ldr	r2, [r3, #0]
 802b63c:	687b      	ldr	r3, [r7, #4]
 802b63e:	4413      	add	r3, r2
 802b640:	466a      	mov	r2, sp
 802b642:	4293      	cmp	r3, r2
 802b644:	d905      	bls.n	802b652 <_sbrk+0x36>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 802b646:	4b0b      	ldr	r3, [pc, #44]	; (802b674 <_sbrk+0x58>)
 802b648:	220c      	movs	r2, #12
 802b64a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 802b64c:	f04f 33ff 	mov.w	r3, #4294967295
 802b650:	e006      	b.n	802b660 <_sbrk+0x44>
	}

	heap_end += incr;
 802b652:	4b06      	ldr	r3, [pc, #24]	; (802b66c <_sbrk+0x50>)
 802b654:	681a      	ldr	r2, [r3, #0]
 802b656:	687b      	ldr	r3, [r7, #4]
 802b658:	4413      	add	r3, r2
 802b65a:	4a04      	ldr	r2, [pc, #16]	; (802b66c <_sbrk+0x50>)
 802b65c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 802b65e:	68fb      	ldr	r3, [r7, #12]
}
 802b660:	4618      	mov	r0, r3
 802b662:	3714      	adds	r7, #20
 802b664:	46bd      	mov	sp, r7
 802b666:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b66a:	4770      	bx	lr
 802b66c:	20017460 	.word	0x20017460
 802b670:	2001f308 	.word	0x2001f308
 802b674:	2001d578 	.word	0x2001d578

0802b678 <_close>:

int _close(int file)
{
 802b678:	b480      	push	{r7}
 802b67a:	b083      	sub	sp, #12
 802b67c:	af00      	add	r7, sp, #0
 802b67e:	6078      	str	r0, [r7, #4]
	return -1;
 802b680:	f04f 33ff 	mov.w	r3, #4294967295
}
 802b684:	4618      	mov	r0, r3
 802b686:	370c      	adds	r7, #12
 802b688:	46bd      	mov	sp, r7
 802b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b68e:	4770      	bx	lr

0802b690 <_fstat>:


int _fstat(int file, struct stat *st)
{
 802b690:	b480      	push	{r7}
 802b692:	b083      	sub	sp, #12
 802b694:	af00      	add	r7, sp, #0
 802b696:	6078      	str	r0, [r7, #4]
 802b698:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 802b69a:	683b      	ldr	r3, [r7, #0]
 802b69c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 802b6a0:	605a      	str	r2, [r3, #4]
	return 0;
 802b6a2:	2300      	movs	r3, #0
}
 802b6a4:	4618      	mov	r0, r3
 802b6a6:	370c      	adds	r7, #12
 802b6a8:	46bd      	mov	sp, r7
 802b6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b6ae:	4770      	bx	lr

0802b6b0 <_isatty>:

int _isatty(int file)
{
 802b6b0:	b480      	push	{r7}
 802b6b2:	b083      	sub	sp, #12
 802b6b4:	af00      	add	r7, sp, #0
 802b6b6:	6078      	str	r0, [r7, #4]
	return 1;
 802b6b8:	2301      	movs	r3, #1
}
 802b6ba:	4618      	mov	r0, r3
 802b6bc:	370c      	adds	r7, #12
 802b6be:	46bd      	mov	sp, r7
 802b6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b6c4:	4770      	bx	lr

0802b6c6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 802b6c6:	b480      	push	{r7}
 802b6c8:	b085      	sub	sp, #20
 802b6ca:	af00      	add	r7, sp, #0
 802b6cc:	60f8      	str	r0, [r7, #12]
 802b6ce:	60b9      	str	r1, [r7, #8]
 802b6d0:	607a      	str	r2, [r7, #4]
	return 0;
 802b6d2:	2300      	movs	r3, #0
}
 802b6d4:	4618      	mov	r0, r3
 802b6d6:	3714      	adds	r7, #20
 802b6d8:	46bd      	mov	sp, r7
 802b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b6de:	4770      	bx	lr

0802b6e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 802b6e0:	b480      	push	{r7}
 802b6e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 802b6e4:	4a06      	ldr	r2, [pc, #24]	; (802b700 <SystemInit+0x20>)
 802b6e6:	4b06      	ldr	r3, [pc, #24]	; (802b700 <SystemInit+0x20>)
 802b6e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 802b6ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 802b6f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 802b6f4:	bf00      	nop
 802b6f6:	46bd      	mov	sp, r7
 802b6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 802b6fc:	4770      	bx	lr
 802b6fe:	bf00      	nop
 802b700:	e000ed00 	.word	0xe000ed00

0802b704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 802b704:	f8df d034 	ldr.w	sp, [pc, #52]	; 802b73c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 802b708:	480d      	ldr	r0, [pc, #52]	; (802b740 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 802b70a:	490e      	ldr	r1, [pc, #56]	; (802b744 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 802b70c:	4a0e      	ldr	r2, [pc, #56]	; (802b748 <LoopFillZerobss+0x1e>)
  movs r3, #0
 802b70e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 802b710:	e002      	b.n	802b718 <LoopCopyDataInit>

0802b712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 802b712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 802b714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 802b716:	3304      	adds	r3, #4

0802b718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 802b718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 802b71a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 802b71c:	d3f9      	bcc.n	802b712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 802b71e:	4a0b      	ldr	r2, [pc, #44]	; (802b74c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 802b720:	4c0b      	ldr	r4, [pc, #44]	; (802b750 <LoopFillZerobss+0x26>)
  movs r3, #0
 802b722:	2300      	movs	r3, #0
  b LoopFillZerobss
 802b724:	e001      	b.n	802b72a <LoopFillZerobss>

0802b726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 802b726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 802b728:	3204      	adds	r2, #4

0802b72a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 802b72a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 802b72c:	d3fb      	bcc.n	802b726 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 802b72e:	f7ff ffd7 	bl	802b6e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802b732:	f000 f815 	bl	802b760 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 802b736:	f7fe fac5 	bl	8029cc4 <main>
  bx  lr    
 802b73a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 802b73c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 802b740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 802b744:	20000244 	.word	0x20000244
  ldr r2, =_sidata
 802b748:	08000208 	.word	0x08000208
  ldr r2, =_sbss
 802b74c:	20000244 	.word	0x20000244
  ldr r4, =_ebss
 802b750:	2001f304 	.word	0x2001f304

0802b754 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 802b754:	e7fe      	b.n	802b754 <ADC_IRQHandler>

0802b756 <atoi>:
 802b756:	220a      	movs	r2, #10
 802b758:	2100      	movs	r1, #0
 802b75a:	f000 bc67 	b.w	802c02c <strtol>
	...

0802b760 <__libc_init_array>:
 802b760:	b570      	push	{r4, r5, r6, lr}
 802b762:	4e0d      	ldr	r6, [pc, #52]	; (802b798 <__libc_init_array+0x38>)
 802b764:	4c0d      	ldr	r4, [pc, #52]	; (802b79c <__libc_init_array+0x3c>)
 802b766:	1ba4      	subs	r4, r4, r6
 802b768:	10a4      	asrs	r4, r4, #2
 802b76a:	2500      	movs	r5, #0
 802b76c:	42a5      	cmp	r5, r4
 802b76e:	d109      	bne.n	802b784 <__libc_init_array+0x24>
 802b770:	4e0b      	ldr	r6, [pc, #44]	; (802b7a0 <__libc_init_array+0x40>)
 802b772:	4c0c      	ldr	r4, [pc, #48]	; (802b7a4 <__libc_init_array+0x44>)
 802b774:	f002 fbc4 	bl	802df00 <_init>
 802b778:	1ba4      	subs	r4, r4, r6
 802b77a:	10a4      	asrs	r4, r4, #2
 802b77c:	2500      	movs	r5, #0
 802b77e:	42a5      	cmp	r5, r4
 802b780:	d105      	bne.n	802b78e <__libc_init_array+0x2e>
 802b782:	bd70      	pop	{r4, r5, r6, pc}
 802b784:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802b788:	4798      	blx	r3
 802b78a:	3501      	adds	r5, #1
 802b78c:	e7ee      	b.n	802b76c <__libc_init_array+0xc>
 802b78e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802b792:	4798      	blx	r3
 802b794:	3501      	adds	r5, #1
 802b796:	e7f2      	b.n	802b77e <__libc_init_array+0x1e>
 802b798:	08000200 	.word	0x08000200
 802b79c:	08000200 	.word	0x08000200
 802b7a0:	08000200 	.word	0x08000200
 802b7a4:	08000204 	.word	0x08000204

0802b7a8 <__locale_ctype_ptr_l>:
 802b7a8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 802b7ac:	4770      	bx	lr
	...

0802b7b0 <__locale_ctype_ptr>:
 802b7b0:	4b04      	ldr	r3, [pc, #16]	; (802b7c4 <__locale_ctype_ptr+0x14>)
 802b7b2:	4a05      	ldr	r2, [pc, #20]	; (802b7c8 <__locale_ctype_ptr+0x18>)
 802b7b4:	681b      	ldr	r3, [r3, #0]
 802b7b6:	6a1b      	ldr	r3, [r3, #32]
 802b7b8:	2b00      	cmp	r3, #0
 802b7ba:	bf08      	it	eq
 802b7bc:	4613      	moveq	r3, r2
 802b7be:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 802b7c2:	4770      	bx	lr
 802b7c4:	200001e0 	.word	0x200001e0
 802b7c8:	2000002c 	.word	0x2000002c

0802b7cc <__ascii_mbtowc>:
 802b7cc:	b082      	sub	sp, #8
 802b7ce:	b901      	cbnz	r1, 802b7d2 <__ascii_mbtowc+0x6>
 802b7d0:	a901      	add	r1, sp, #4
 802b7d2:	b142      	cbz	r2, 802b7e6 <__ascii_mbtowc+0x1a>
 802b7d4:	b14b      	cbz	r3, 802b7ea <__ascii_mbtowc+0x1e>
 802b7d6:	7813      	ldrb	r3, [r2, #0]
 802b7d8:	600b      	str	r3, [r1, #0]
 802b7da:	7812      	ldrb	r2, [r2, #0]
 802b7dc:	1c10      	adds	r0, r2, #0
 802b7de:	bf18      	it	ne
 802b7e0:	2001      	movne	r0, #1
 802b7e2:	b002      	add	sp, #8
 802b7e4:	4770      	bx	lr
 802b7e6:	4610      	mov	r0, r2
 802b7e8:	e7fb      	b.n	802b7e2 <__ascii_mbtowc+0x16>
 802b7ea:	f06f 0001 	mvn.w	r0, #1
 802b7ee:	e7f8      	b.n	802b7e2 <__ascii_mbtowc+0x16>

0802b7f0 <memcmp>:
 802b7f0:	b510      	push	{r4, lr}
 802b7f2:	3901      	subs	r1, #1
 802b7f4:	4402      	add	r2, r0
 802b7f6:	4290      	cmp	r0, r2
 802b7f8:	d101      	bne.n	802b7fe <memcmp+0xe>
 802b7fa:	2000      	movs	r0, #0
 802b7fc:	bd10      	pop	{r4, pc}
 802b7fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 802b802:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802b806:	42a3      	cmp	r3, r4
 802b808:	d0f5      	beq.n	802b7f6 <memcmp+0x6>
 802b80a:	1b18      	subs	r0, r3, r4
 802b80c:	bd10      	pop	{r4, pc}

0802b80e <memcpy>:
 802b80e:	b510      	push	{r4, lr}
 802b810:	1e43      	subs	r3, r0, #1
 802b812:	440a      	add	r2, r1
 802b814:	4291      	cmp	r1, r2
 802b816:	d100      	bne.n	802b81a <memcpy+0xc>
 802b818:	bd10      	pop	{r4, pc}
 802b81a:	f811 4b01 	ldrb.w	r4, [r1], #1
 802b81e:	f803 4f01 	strb.w	r4, [r3, #1]!
 802b822:	e7f7      	b.n	802b814 <memcpy+0x6>

0802b824 <memmove>:
 802b824:	4288      	cmp	r0, r1
 802b826:	b510      	push	{r4, lr}
 802b828:	eb01 0302 	add.w	r3, r1, r2
 802b82c:	d803      	bhi.n	802b836 <memmove+0x12>
 802b82e:	1e42      	subs	r2, r0, #1
 802b830:	4299      	cmp	r1, r3
 802b832:	d10c      	bne.n	802b84e <memmove+0x2a>
 802b834:	bd10      	pop	{r4, pc}
 802b836:	4298      	cmp	r0, r3
 802b838:	d2f9      	bcs.n	802b82e <memmove+0xa>
 802b83a:	1881      	adds	r1, r0, r2
 802b83c:	1ad2      	subs	r2, r2, r3
 802b83e:	42d3      	cmn	r3, r2
 802b840:	d100      	bne.n	802b844 <memmove+0x20>
 802b842:	bd10      	pop	{r4, pc}
 802b844:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802b848:	f801 4d01 	strb.w	r4, [r1, #-1]!
 802b84c:	e7f7      	b.n	802b83e <memmove+0x1a>
 802b84e:	f811 4b01 	ldrb.w	r4, [r1], #1
 802b852:	f802 4f01 	strb.w	r4, [r2, #1]!
 802b856:	e7eb      	b.n	802b830 <memmove+0xc>

0802b858 <memset>:
 802b858:	4402      	add	r2, r0
 802b85a:	4603      	mov	r3, r0
 802b85c:	4293      	cmp	r3, r2
 802b85e:	d100      	bne.n	802b862 <memset+0xa>
 802b860:	4770      	bx	lr
 802b862:	f803 1b01 	strb.w	r1, [r3], #1
 802b866:	e7f9      	b.n	802b85c <memset+0x4>

0802b868 <validate_structure>:
 802b868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802b86a:	6801      	ldr	r1, [r0, #0]
 802b86c:	293b      	cmp	r1, #59	; 0x3b
 802b86e:	4604      	mov	r4, r0
 802b870:	d911      	bls.n	802b896 <validate_structure+0x2e>
 802b872:	223c      	movs	r2, #60	; 0x3c
 802b874:	4668      	mov	r0, sp
 802b876:	f000 fe2e 	bl	802c4d6 <div>
 802b87a:	9a01      	ldr	r2, [sp, #4]
 802b87c:	6863      	ldr	r3, [r4, #4]
 802b87e:	9900      	ldr	r1, [sp, #0]
 802b880:	2a00      	cmp	r2, #0
 802b882:	440b      	add	r3, r1
 802b884:	6063      	str	r3, [r4, #4]
 802b886:	bfbb      	ittet	lt
 802b888:	323c      	addlt	r2, #60	; 0x3c
 802b88a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 802b88e:	6022      	strge	r2, [r4, #0]
 802b890:	6022      	strlt	r2, [r4, #0]
 802b892:	bfb8      	it	lt
 802b894:	6063      	strlt	r3, [r4, #4]
 802b896:	6861      	ldr	r1, [r4, #4]
 802b898:	293b      	cmp	r1, #59	; 0x3b
 802b89a:	d911      	bls.n	802b8c0 <validate_structure+0x58>
 802b89c:	223c      	movs	r2, #60	; 0x3c
 802b89e:	4668      	mov	r0, sp
 802b8a0:	f000 fe19 	bl	802c4d6 <div>
 802b8a4:	9a01      	ldr	r2, [sp, #4]
 802b8a6:	68a3      	ldr	r3, [r4, #8]
 802b8a8:	9900      	ldr	r1, [sp, #0]
 802b8aa:	2a00      	cmp	r2, #0
 802b8ac:	440b      	add	r3, r1
 802b8ae:	60a3      	str	r3, [r4, #8]
 802b8b0:	bfbb      	ittet	lt
 802b8b2:	323c      	addlt	r2, #60	; 0x3c
 802b8b4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 802b8b8:	6062      	strge	r2, [r4, #4]
 802b8ba:	6062      	strlt	r2, [r4, #4]
 802b8bc:	bfb8      	it	lt
 802b8be:	60a3      	strlt	r3, [r4, #8]
 802b8c0:	68a1      	ldr	r1, [r4, #8]
 802b8c2:	2917      	cmp	r1, #23
 802b8c4:	d911      	bls.n	802b8ea <validate_structure+0x82>
 802b8c6:	2218      	movs	r2, #24
 802b8c8:	4668      	mov	r0, sp
 802b8ca:	f000 fe04 	bl	802c4d6 <div>
 802b8ce:	9a01      	ldr	r2, [sp, #4]
 802b8d0:	68e3      	ldr	r3, [r4, #12]
 802b8d2:	9900      	ldr	r1, [sp, #0]
 802b8d4:	2a00      	cmp	r2, #0
 802b8d6:	440b      	add	r3, r1
 802b8d8:	60e3      	str	r3, [r4, #12]
 802b8da:	bfbb      	ittet	lt
 802b8dc:	3218      	addlt	r2, #24
 802b8de:	f103 33ff 	addlt.w	r3, r3, #4294967295
 802b8e2:	60a2      	strge	r2, [r4, #8]
 802b8e4:	60a2      	strlt	r2, [r4, #8]
 802b8e6:	bfb8      	it	lt
 802b8e8:	60e3      	strlt	r3, [r4, #12]
 802b8ea:	6921      	ldr	r1, [r4, #16]
 802b8ec:	290b      	cmp	r1, #11
 802b8ee:	d911      	bls.n	802b914 <validate_structure+0xac>
 802b8f0:	220c      	movs	r2, #12
 802b8f2:	4668      	mov	r0, sp
 802b8f4:	f000 fdef 	bl	802c4d6 <div>
 802b8f8:	9a01      	ldr	r2, [sp, #4]
 802b8fa:	6963      	ldr	r3, [r4, #20]
 802b8fc:	9900      	ldr	r1, [sp, #0]
 802b8fe:	2a00      	cmp	r2, #0
 802b900:	440b      	add	r3, r1
 802b902:	6163      	str	r3, [r4, #20]
 802b904:	bfbb      	ittet	lt
 802b906:	320c      	addlt	r2, #12
 802b908:	f103 33ff 	addlt.w	r3, r3, #4294967295
 802b90c:	6122      	strge	r2, [r4, #16]
 802b90e:	6122      	strlt	r2, [r4, #16]
 802b910:	bfb8      	it	lt
 802b912:	6163      	strlt	r3, [r4, #20]
 802b914:	6963      	ldr	r3, [r4, #20]
 802b916:	0799      	lsls	r1, r3, #30
 802b918:	d143      	bne.n	802b9a2 <validate_structure+0x13a>
 802b91a:	2164      	movs	r1, #100	; 0x64
 802b91c:	fb93 f2f1 	sdiv	r2, r3, r1
 802b920:	fb01 3212 	mls	r2, r1, r2, r3
 802b924:	2a00      	cmp	r2, #0
 802b926:	d13e      	bne.n	802b9a6 <validate_structure+0x13e>
 802b928:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 802b92c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 802b930:	fb93 f2f1 	sdiv	r2, r3, r1
 802b934:	fb01 3312 	mls	r3, r1, r2, r3
 802b938:	2b00      	cmp	r3, #0
 802b93a:	bf14      	ite	ne
 802b93c:	231c      	movne	r3, #28
 802b93e:	231d      	moveq	r3, #29
 802b940:	68e2      	ldr	r2, [r4, #12]
 802b942:	2a00      	cmp	r2, #0
 802b944:	dd31      	ble.n	802b9aa <validate_structure+0x142>
 802b946:	4f37      	ldr	r7, [pc, #220]	; (802ba24 <validate_structure+0x1bc>)
 802b948:	2602      	movs	r6, #2
 802b94a:	f04f 0e00 	mov.w	lr, #0
 802b94e:	2064      	movs	r0, #100	; 0x64
 802b950:	f44f 75c8 	mov.w	r5, #400	; 0x190
 802b954:	6921      	ldr	r1, [r4, #16]
 802b956:	68e2      	ldr	r2, [r4, #12]
 802b958:	2901      	cmp	r1, #1
 802b95a:	d05d      	beq.n	802ba18 <validate_structure+0x1b0>
 802b95c:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 802b960:	4562      	cmp	r2, ip
 802b962:	dd2c      	ble.n	802b9be <validate_structure+0x156>
 802b964:	3101      	adds	r1, #1
 802b966:	eba2 020c 	sub.w	r2, r2, ip
 802b96a:	290c      	cmp	r1, #12
 802b96c:	60e2      	str	r2, [r4, #12]
 802b96e:	6121      	str	r1, [r4, #16]
 802b970:	d1f0      	bne.n	802b954 <validate_structure+0xec>
 802b972:	6963      	ldr	r3, [r4, #20]
 802b974:	f8c4 e010 	str.w	lr, [r4, #16]
 802b978:	1c5a      	adds	r2, r3, #1
 802b97a:	0791      	lsls	r1, r2, #30
 802b97c:	6162      	str	r2, [r4, #20]
 802b97e:	d147      	bne.n	802ba10 <validate_structure+0x1a8>
 802b980:	fb92 f1f0 	sdiv	r1, r2, r0
 802b984:	fb00 2211 	mls	r2, r0, r1, r2
 802b988:	2a00      	cmp	r2, #0
 802b98a:	d143      	bne.n	802ba14 <validate_structure+0x1ac>
 802b98c:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 802b990:	fb93 f2f5 	sdiv	r2, r3, r5
 802b994:	fb05 3312 	mls	r3, r5, r2, r3
 802b998:	2b00      	cmp	r3, #0
 802b99a:	bf14      	ite	ne
 802b99c:	231c      	movne	r3, #28
 802b99e:	231d      	moveq	r3, #29
 802b9a0:	e7d8      	b.n	802b954 <validate_structure+0xec>
 802b9a2:	231c      	movs	r3, #28
 802b9a4:	e7cc      	b.n	802b940 <validate_structure+0xd8>
 802b9a6:	231d      	movs	r3, #29
 802b9a8:	e7ca      	b.n	802b940 <validate_structure+0xd8>
 802b9aa:	4f1e      	ldr	r7, [pc, #120]	; (802ba24 <validate_structure+0x1bc>)
 802b9ac:	260b      	movs	r6, #11
 802b9ae:	2064      	movs	r0, #100	; 0x64
 802b9b0:	f44f 75c8 	mov.w	r5, #400	; 0x190
 802b9b4:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 802b9b8:	f1be 0f00 	cmp.w	lr, #0
 802b9bc:	dd01      	ble.n	802b9c2 <validate_structure+0x15a>
 802b9be:	b003      	add	sp, #12
 802b9c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802b9c2:	6921      	ldr	r1, [r4, #16]
 802b9c4:	3901      	subs	r1, #1
 802b9c6:	6121      	str	r1, [r4, #16]
 802b9c8:	3101      	adds	r1, #1
 802b9ca:	d114      	bne.n	802b9f6 <validate_structure+0x18e>
 802b9cc:	6963      	ldr	r3, [r4, #20]
 802b9ce:	6126      	str	r6, [r4, #16]
 802b9d0:	1e59      	subs	r1, r3, #1
 802b9d2:	078a      	lsls	r2, r1, #30
 802b9d4:	6161      	str	r1, [r4, #20]
 802b9d6:	d117      	bne.n	802ba08 <validate_structure+0x1a0>
 802b9d8:	fb91 f2f0 	sdiv	r2, r1, r0
 802b9dc:	fb00 1112 	mls	r1, r0, r2, r1
 802b9e0:	b9a1      	cbnz	r1, 802ba0c <validate_structure+0x1a4>
 802b9e2:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 802b9e6:	fb93 f2f5 	sdiv	r2, r3, r5
 802b9ea:	fb05 3312 	mls	r3, r5, r2, r3
 802b9ee:	2b00      	cmp	r3, #0
 802b9f0:	bf14      	ite	ne
 802b9f2:	231c      	movne	r3, #28
 802b9f4:	231d      	moveq	r3, #29
 802b9f6:	6922      	ldr	r2, [r4, #16]
 802b9f8:	2a01      	cmp	r2, #1
 802b9fa:	bf14      	ite	ne
 802b9fc:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 802ba00:	461a      	moveq	r2, r3
 802ba02:	4472      	add	r2, lr
 802ba04:	60e2      	str	r2, [r4, #12]
 802ba06:	e7d5      	b.n	802b9b4 <validate_structure+0x14c>
 802ba08:	231c      	movs	r3, #28
 802ba0a:	e7f4      	b.n	802b9f6 <validate_structure+0x18e>
 802ba0c:	231d      	movs	r3, #29
 802ba0e:	e7f2      	b.n	802b9f6 <validate_structure+0x18e>
 802ba10:	231c      	movs	r3, #28
 802ba12:	e79f      	b.n	802b954 <validate_structure+0xec>
 802ba14:	231d      	movs	r3, #29
 802ba16:	e79d      	b.n	802b954 <validate_structure+0xec>
 802ba18:	4293      	cmp	r3, r2
 802ba1a:	dad0      	bge.n	802b9be <validate_structure+0x156>
 802ba1c:	1ad2      	subs	r2, r2, r3
 802ba1e:	60e2      	str	r2, [r4, #12]
 802ba20:	6126      	str	r6, [r4, #16]
 802ba22:	e797      	b.n	802b954 <validate_structure+0xec>
 802ba24:	08031db0 	.word	0x08031db0

0802ba28 <mktime>:
 802ba28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802ba2c:	4681      	mov	r9, r0
 802ba2e:	f000 fe79 	bl	802c724 <__gettzinfo>
 802ba32:	4680      	mov	r8, r0
 802ba34:	4648      	mov	r0, r9
 802ba36:	f7ff ff17 	bl	802b868 <validate_structure>
 802ba3a:	e899 0081 	ldmia.w	r9, {r0, r7}
 802ba3e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 802ba42:	4ab4      	ldr	r2, [pc, #720]	; (802bd14 <mktime+0x2ec>)
 802ba44:	f8d9 400c 	ldr.w	r4, [r9, #12]
 802ba48:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 802ba4c:	253c      	movs	r5, #60	; 0x3c
 802ba4e:	fb05 0707 	mla	r7, r5, r7, r0
 802ba52:	f8d9 0008 	ldr.w	r0, [r9, #8]
 802ba56:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 802ba5a:	3c01      	subs	r4, #1
 802ba5c:	2b01      	cmp	r3, #1
 802ba5e:	fb05 7000 	mla	r0, r5, r0, r7
 802ba62:	4414      	add	r4, r2
 802ba64:	f8d9 3014 	ldr.w	r3, [r9, #20]
 802ba68:	dd11      	ble.n	802ba8e <mktime+0x66>
 802ba6a:	0799      	lsls	r1, r3, #30
 802ba6c:	d10f      	bne.n	802ba8e <mktime+0x66>
 802ba6e:	2164      	movs	r1, #100	; 0x64
 802ba70:	fb93 f2f1 	sdiv	r2, r3, r1
 802ba74:	fb01 3212 	mls	r2, r1, r2, r3
 802ba78:	b942      	cbnz	r2, 802ba8c <mktime+0x64>
 802ba7a:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 802ba7e:	f44f 71c8 	mov.w	r1, #400	; 0x190
 802ba82:	fb95 f2f1 	sdiv	r2, r5, r1
 802ba86:	fb01 5212 	mls	r2, r1, r2, r5
 802ba8a:	b902      	cbnz	r2, 802ba8e <mktime+0x66>
 802ba8c:	3401      	adds	r4, #1
 802ba8e:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 802ba92:	3210      	adds	r2, #16
 802ba94:	f644 6120 	movw	r1, #20000	; 0x4e20
 802ba98:	428a      	cmp	r2, r1
 802ba9a:	f8c9 401c 	str.w	r4, [r9, #28]
 802ba9e:	f200 812d 	bhi.w	802bcfc <mktime+0x2d4>
 802baa2:	2b46      	cmp	r3, #70	; 0x46
 802baa4:	dd70      	ble.n	802bb88 <mktime+0x160>
 802baa6:	2546      	movs	r5, #70	; 0x46
 802baa8:	f240 176d 	movw	r7, #365	; 0x16d
 802baac:	2164      	movs	r1, #100	; 0x64
 802baae:	f44f 76c8 	mov.w	r6, #400	; 0x190
 802bab2:	07aa      	lsls	r2, r5, #30
 802bab4:	d162      	bne.n	802bb7c <mktime+0x154>
 802bab6:	fb95 f2f1 	sdiv	r2, r5, r1
 802baba:	fb01 5212 	mls	r2, r1, r2, r5
 802babe:	2a00      	cmp	r2, #0
 802bac0:	d15f      	bne.n	802bb82 <mktime+0x15a>
 802bac2:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 802bac6:	fb9e f2f6 	sdiv	r2, lr, r6
 802baca:	fb06 e212 	mls	r2, r6, r2, lr
 802bace:	2a00      	cmp	r2, #0
 802bad0:	bf14      	ite	ne
 802bad2:	463a      	movne	r2, r7
 802bad4:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 802bad8:	3501      	adds	r5, #1
 802bada:	42ab      	cmp	r3, r5
 802badc:	4414      	add	r4, r2
 802bade:	d1e8      	bne.n	802bab2 <mktime+0x8a>
 802bae0:	4f8d      	ldr	r7, [pc, #564]	; (802bd18 <mktime+0x2f0>)
 802bae2:	fb07 0704 	mla	r7, r7, r4, r0
 802bae6:	f000 fb5f 	bl	802c1a8 <__tz_lock>
 802baea:	f000 fb5f 	bl	802c1ac <_tzset_unlocked>
 802baee:	4b8b      	ldr	r3, [pc, #556]	; (802bd1c <mktime+0x2f4>)
 802baf0:	681e      	ldr	r6, [r3, #0]
 802baf2:	2e00      	cmp	r6, #0
 802baf4:	f000 810a 	beq.w	802bd0c <mktime+0x2e4>
 802baf8:	f8d9 3020 	ldr.w	r3, [r9, #32]
 802bafc:	f8d9 0014 	ldr.w	r0, [r9, #20]
 802bb00:	2b01      	cmp	r3, #1
 802bb02:	bfa8      	it	ge
 802bb04:	2301      	movge	r3, #1
 802bb06:	469a      	mov	sl, r3
 802bb08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 802bb0c:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 802bb10:	4298      	cmp	r0, r3
 802bb12:	d17c      	bne.n	802bc0e <mktime+0x1e6>
 802bb14:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 802bb18:	f8d8 3020 	ldr.w	r3, [r8, #32]
 802bb1c:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 802bb20:	f8d8 101c 	ldr.w	r1, [r8, #28]
 802bb24:	1ad6      	subs	r6, r2, r3
 802bb26:	42b7      	cmp	r7, r6
 802bb28:	eba1 0100 	sub.w	r1, r1, r0
 802bb2c:	da76      	bge.n	802bc1c <mktime+0x1f4>
 802bb2e:	f8d8 2000 	ldr.w	r2, [r8]
 802bb32:	2a00      	cmp	r2, #0
 802bb34:	d076      	beq.n	802bc24 <mktime+0x1fc>
 802bb36:	428f      	cmp	r7, r1
 802bb38:	f2c0 80e3 	blt.w	802bd02 <mktime+0x2da>
 802bb3c:	42b7      	cmp	r7, r6
 802bb3e:	bfac      	ite	ge
 802bb40:	2600      	movge	r6, #0
 802bb42:	2601      	movlt	r6, #1
 802bb44:	f1ba 0f00 	cmp.w	sl, #0
 802bb48:	da72      	bge.n	802bc30 <mktime+0x208>
 802bb4a:	2e01      	cmp	r6, #1
 802bb4c:	f040 80de 	bne.w	802bd0c <mktime+0x2e4>
 802bb50:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 802bb54:	2601      	movs	r6, #1
 802bb56:	443d      	add	r5, r7
 802bb58:	f000 fb27 	bl	802c1aa <__tz_unlock>
 802bb5c:	3404      	adds	r4, #4
 802bb5e:	2307      	movs	r3, #7
 802bb60:	fb94 f3f3 	sdiv	r3, r4, r3
 802bb64:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 802bb68:	1ae4      	subs	r4, r4, r3
 802bb6a:	bf48      	it	mi
 802bb6c:	3407      	addmi	r4, #7
 802bb6e:	f8c9 6020 	str.w	r6, [r9, #32]
 802bb72:	f8c9 4018 	str.w	r4, [r9, #24]
 802bb76:	4628      	mov	r0, r5
 802bb78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802bb7c:	f240 126d 	movw	r2, #365	; 0x16d
 802bb80:	e7aa      	b.n	802bad8 <mktime+0xb0>
 802bb82:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 802bb86:	e7a7      	b.n	802bad8 <mktime+0xb0>
 802bb88:	d01e      	beq.n	802bbc8 <mktime+0x1a0>
 802bb8a:	2245      	movs	r2, #69	; 0x45
 802bb8c:	f240 176d 	movw	r7, #365	; 0x16d
 802bb90:	2564      	movs	r5, #100	; 0x64
 802bb92:	f44f 76c8 	mov.w	r6, #400	; 0x190
 802bb96:	429a      	cmp	r2, r3
 802bb98:	dc18      	bgt.n	802bbcc <mktime+0x1a4>
 802bb9a:	079d      	lsls	r5, r3, #30
 802bb9c:	d131      	bne.n	802bc02 <mktime+0x1da>
 802bb9e:	2164      	movs	r1, #100	; 0x64
 802bba0:	fb93 f2f1 	sdiv	r2, r3, r1
 802bba4:	fb01 3212 	mls	r2, r1, r2, r3
 802bba8:	bb72      	cbnz	r2, 802bc08 <mktime+0x1e0>
 802bbaa:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 802bbae:	f44f 71c8 	mov.w	r1, #400	; 0x190
 802bbb2:	fb95 f2f1 	sdiv	r2, r5, r1
 802bbb6:	fb01 5212 	mls	r2, r1, r2, r5
 802bbba:	2a00      	cmp	r2, #0
 802bbbc:	f240 126d 	movw	r2, #365	; 0x16d
 802bbc0:	bf08      	it	eq
 802bbc2:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 802bbc6:	1aa4      	subs	r4, r4, r2
 802bbc8:	461d      	mov	r5, r3
 802bbca:	e789      	b.n	802bae0 <mktime+0xb8>
 802bbcc:	0791      	lsls	r1, r2, #30
 802bbce:	d112      	bne.n	802bbf6 <mktime+0x1ce>
 802bbd0:	fb92 f1f5 	sdiv	r1, r2, r5
 802bbd4:	fb05 2111 	mls	r1, r5, r1, r2
 802bbd8:	b981      	cbnz	r1, 802bbfc <mktime+0x1d4>
 802bbda:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 802bbde:	fb9e f1f6 	sdiv	r1, lr, r6
 802bbe2:	fb06 e111 	mls	r1, r6, r1, lr
 802bbe6:	2900      	cmp	r1, #0
 802bbe8:	bf14      	ite	ne
 802bbea:	4639      	movne	r1, r7
 802bbec:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 802bbf0:	1a64      	subs	r4, r4, r1
 802bbf2:	3a01      	subs	r2, #1
 802bbf4:	e7cf      	b.n	802bb96 <mktime+0x16e>
 802bbf6:	f240 116d 	movw	r1, #365	; 0x16d
 802bbfa:	e7f9      	b.n	802bbf0 <mktime+0x1c8>
 802bbfc:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 802bc00:	e7f6      	b.n	802bbf0 <mktime+0x1c8>
 802bc02:	f240 126d 	movw	r2, #365	; 0x16d
 802bc06:	e7de      	b.n	802bbc6 <mktime+0x19e>
 802bc08:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 802bc0c:	e7db      	b.n	802bbc6 <mktime+0x19e>
 802bc0e:	f000 fa23 	bl	802c058 <__tzcalc_limits>
 802bc12:	2800      	cmp	r0, #0
 802bc14:	f47f af7e 	bne.w	802bb14 <mktime+0xec>
 802bc18:	4656      	mov	r6, sl
 802bc1a:	e796      	b.n	802bb4a <mktime+0x122>
 802bc1c:	1a12      	subs	r2, r2, r0
 802bc1e:	4297      	cmp	r7, r2
 802bc20:	dbfa      	blt.n	802bc18 <mktime+0x1f0>
 802bc22:	e784      	b.n	802bb2e <mktime+0x106>
 802bc24:	428f      	cmp	r7, r1
 802bc26:	db89      	blt.n	802bb3c <mktime+0x114>
 802bc28:	f1ba 0f00 	cmp.w	sl, #0
 802bc2c:	db90      	blt.n	802bb50 <mktime+0x128>
 802bc2e:	2601      	movs	r6, #1
 802bc30:	ea8a 0a06 	eor.w	sl, sl, r6
 802bc34:	f1ba 0f01 	cmp.w	sl, #1
 802bc38:	d187      	bne.n	802bb4a <mktime+0x122>
 802bc3a:	1a1b      	subs	r3, r3, r0
 802bc3c:	b906      	cbnz	r6, 802bc40 <mktime+0x218>
 802bc3e:	425b      	negs	r3, r3
 802bc40:	f8d9 2000 	ldr.w	r2, [r9]
 802bc44:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 802bc48:	441a      	add	r2, r3
 802bc4a:	f8c9 2000 	str.w	r2, [r9]
 802bc4e:	4648      	mov	r0, r9
 802bc50:	441f      	add	r7, r3
 802bc52:	f7ff fe09 	bl	802b868 <validate_structure>
 802bc56:	f8d9 300c 	ldr.w	r3, [r9, #12]
 802bc5a:	ebb3 030a 	subs.w	r3, r3, sl
 802bc5e:	f43f af74 	beq.w	802bb4a <mktime+0x122>
 802bc62:	2b01      	cmp	r3, #1
 802bc64:	dc21      	bgt.n	802bcaa <mktime+0x282>
 802bc66:	1c98      	adds	r0, r3, #2
 802bc68:	bfd8      	it	le
 802bc6a:	2301      	movle	r3, #1
 802bc6c:	f8d9 201c 	ldr.w	r2, [r9, #28]
 802bc70:	441c      	add	r4, r3
 802bc72:	189b      	adds	r3, r3, r2
 802bc74:	d522      	bpl.n	802bcbc <mktime+0x294>
 802bc76:	1e6a      	subs	r2, r5, #1
 802bc78:	0791      	lsls	r1, r2, #30
 802bc7a:	d119      	bne.n	802bcb0 <mktime+0x288>
 802bc7c:	2164      	movs	r1, #100	; 0x64
 802bc7e:	fb92 f3f1 	sdiv	r3, r2, r1
 802bc82:	fb01 2313 	mls	r3, r1, r3, r2
 802bc86:	b9b3      	cbnz	r3, 802bcb6 <mktime+0x28e>
 802bc88:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 802bc8c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 802bc90:	fb95 f3f2 	sdiv	r3, r5, r2
 802bc94:	fb02 5513 	mls	r5, r2, r3, r5
 802bc98:	2d00      	cmp	r5, #0
 802bc9a:	f240 136d 	movw	r3, #365	; 0x16d
 802bc9e:	bf18      	it	ne
 802bca0:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 802bca4:	f8c9 301c 	str.w	r3, [r9, #28]
 802bca8:	e74f      	b.n	802bb4a <mktime+0x122>
 802bcaa:	f04f 33ff 	mov.w	r3, #4294967295
 802bcae:	e7dd      	b.n	802bc6c <mktime+0x244>
 802bcb0:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 802bcb4:	e7f6      	b.n	802bca4 <mktime+0x27c>
 802bcb6:	f240 136d 	movw	r3, #365	; 0x16d
 802bcba:	e7f3      	b.n	802bca4 <mktime+0x27c>
 802bcbc:	07aa      	lsls	r2, r5, #30
 802bcbe:	d117      	bne.n	802bcf0 <mktime+0x2c8>
 802bcc0:	2164      	movs	r1, #100	; 0x64
 802bcc2:	fb95 f2f1 	sdiv	r2, r5, r1
 802bcc6:	fb01 5212 	mls	r2, r1, r2, r5
 802bcca:	b9a2      	cbnz	r2, 802bcf6 <mktime+0x2ce>
 802bccc:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 802bcd0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 802bcd4:	fb95 f2f1 	sdiv	r2, r5, r1
 802bcd8:	fb01 5512 	mls	r5, r1, r2, r5
 802bcdc:	2d00      	cmp	r5, #0
 802bcde:	f240 126d 	movw	r2, #365	; 0x16d
 802bce2:	bf08      	it	eq
 802bce4:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 802bce8:	429a      	cmp	r2, r3
 802bcea:	bfd8      	it	le
 802bcec:	1a9b      	suble	r3, r3, r2
 802bcee:	e7d9      	b.n	802bca4 <mktime+0x27c>
 802bcf0:	f240 126d 	movw	r2, #365	; 0x16d
 802bcf4:	e7f8      	b.n	802bce8 <mktime+0x2c0>
 802bcf6:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 802bcfa:	e7f5      	b.n	802bce8 <mktime+0x2c0>
 802bcfc:	f04f 35ff 	mov.w	r5, #4294967295
 802bd00:	e739      	b.n	802bb76 <mktime+0x14e>
 802bd02:	f1ba 0f00 	cmp.w	sl, #0
 802bd06:	f04f 0600 	mov.w	r6, #0
 802bd0a:	da91      	bge.n	802bc30 <mktime+0x208>
 802bd0c:	f8d8 5020 	ldr.w	r5, [r8, #32]
 802bd10:	443d      	add	r5, r7
 802bd12:	e721      	b.n	802bb58 <mktime+0x130>
 802bd14:	08031de0 	.word	0x08031de0
 802bd18:	00015180 	.word	0x00015180
 802bd1c:	20017480 	.word	0x20017480

0802bd20 <iprintf>:
 802bd20:	b40f      	push	{r0, r1, r2, r3}
 802bd22:	4b0a      	ldr	r3, [pc, #40]	; (802bd4c <iprintf+0x2c>)
 802bd24:	b513      	push	{r0, r1, r4, lr}
 802bd26:	681c      	ldr	r4, [r3, #0]
 802bd28:	b124      	cbz	r4, 802bd34 <iprintf+0x14>
 802bd2a:	69a3      	ldr	r3, [r4, #24]
 802bd2c:	b913      	cbnz	r3, 802bd34 <iprintf+0x14>
 802bd2e:	4620      	mov	r0, r4
 802bd30:	f000 fc26 	bl	802c580 <__sinit>
 802bd34:	ab05      	add	r3, sp, #20
 802bd36:	9a04      	ldr	r2, [sp, #16]
 802bd38:	68a1      	ldr	r1, [r4, #8]
 802bd3a:	9301      	str	r3, [sp, #4]
 802bd3c:	4620      	mov	r0, r4
 802bd3e:	f000 ff2b 	bl	802cb98 <_vfiprintf_r>
 802bd42:	b002      	add	sp, #8
 802bd44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802bd48:	b004      	add	sp, #16
 802bd4a:	4770      	bx	lr
 802bd4c:	200001e0 	.word	0x200001e0

0802bd50 <rand>:
 802bd50:	4b19      	ldr	r3, [pc, #100]	; (802bdb8 <rand+0x68>)
 802bd52:	b510      	push	{r4, lr}
 802bd54:	681c      	ldr	r4, [r3, #0]
 802bd56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 802bd58:	b9d3      	cbnz	r3, 802bd90 <rand+0x40>
 802bd5a:	2018      	movs	r0, #24
 802bd5c:	f000 fce6 	bl	802c72c <malloc>
 802bd60:	f243 330e 	movw	r3, #13070	; 0x330e
 802bd64:	63a0      	str	r0, [r4, #56]	; 0x38
 802bd66:	8003      	strh	r3, [r0, #0]
 802bd68:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 802bd6c:	8043      	strh	r3, [r0, #2]
 802bd6e:	f241 2334 	movw	r3, #4660	; 0x1234
 802bd72:	8083      	strh	r3, [r0, #4]
 802bd74:	f24e 636d 	movw	r3, #58989	; 0xe66d
 802bd78:	80c3      	strh	r3, [r0, #6]
 802bd7a:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 802bd7e:	8103      	strh	r3, [r0, #8]
 802bd80:	2305      	movs	r3, #5
 802bd82:	8143      	strh	r3, [r0, #10]
 802bd84:	230b      	movs	r3, #11
 802bd86:	8183      	strh	r3, [r0, #12]
 802bd88:	2201      	movs	r2, #1
 802bd8a:	2300      	movs	r3, #0
 802bd8c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 802bd90:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 802bd92:	480a      	ldr	r0, [pc, #40]	; (802bdbc <rand+0x6c>)
 802bd94:	690a      	ldr	r2, [r1, #16]
 802bd96:	694b      	ldr	r3, [r1, #20]
 802bd98:	4c09      	ldr	r4, [pc, #36]	; (802bdc0 <rand+0x70>)
 802bd9a:	4350      	muls	r0, r2
 802bd9c:	fb04 0003 	mla	r0, r4, r3, r0
 802bda0:	fba2 2304 	umull	r2, r3, r2, r4
 802bda4:	3201      	adds	r2, #1
 802bda6:	4403      	add	r3, r0
 802bda8:	f143 0300 	adc.w	r3, r3, #0
 802bdac:	e9c1 2304 	strd	r2, r3, [r1, #16]
 802bdb0:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 802bdb4:	bd10      	pop	{r4, pc}
 802bdb6:	bf00      	nop
 802bdb8:	200001e0 	.word	0x200001e0
 802bdbc:	5851f42d 	.word	0x5851f42d
 802bdc0:	4c957f2d 	.word	0x4c957f2d

0802bdc4 <sniprintf>:
 802bdc4:	b40c      	push	{r2, r3}
 802bdc6:	b530      	push	{r4, r5, lr}
 802bdc8:	4b17      	ldr	r3, [pc, #92]	; (802be28 <sniprintf+0x64>)
 802bdca:	1e0c      	subs	r4, r1, #0
 802bdcc:	b09d      	sub	sp, #116	; 0x74
 802bdce:	681d      	ldr	r5, [r3, #0]
 802bdd0:	da08      	bge.n	802bde4 <sniprintf+0x20>
 802bdd2:	238b      	movs	r3, #139	; 0x8b
 802bdd4:	602b      	str	r3, [r5, #0]
 802bdd6:	f04f 30ff 	mov.w	r0, #4294967295
 802bdda:	b01d      	add	sp, #116	; 0x74
 802bddc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 802bde0:	b002      	add	sp, #8
 802bde2:	4770      	bx	lr
 802bde4:	f44f 7302 	mov.w	r3, #520	; 0x208
 802bde8:	f8ad 3014 	strh.w	r3, [sp, #20]
 802bdec:	bf14      	ite	ne
 802bdee:	f104 33ff 	addne.w	r3, r4, #4294967295
 802bdf2:	4623      	moveq	r3, r4
 802bdf4:	9304      	str	r3, [sp, #16]
 802bdf6:	9307      	str	r3, [sp, #28]
 802bdf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802bdfc:	9002      	str	r0, [sp, #8]
 802bdfe:	9006      	str	r0, [sp, #24]
 802be00:	f8ad 3016 	strh.w	r3, [sp, #22]
 802be04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 802be06:	ab21      	add	r3, sp, #132	; 0x84
 802be08:	a902      	add	r1, sp, #8
 802be0a:	4628      	mov	r0, r5
 802be0c:	9301      	str	r3, [sp, #4]
 802be0e:	f000 fda5 	bl	802c95c <_svfiprintf_r>
 802be12:	1c43      	adds	r3, r0, #1
 802be14:	bfbc      	itt	lt
 802be16:	238b      	movlt	r3, #139	; 0x8b
 802be18:	602b      	strlt	r3, [r5, #0]
 802be1a:	2c00      	cmp	r4, #0
 802be1c:	d0dd      	beq.n	802bdda <sniprintf+0x16>
 802be1e:	9b02      	ldr	r3, [sp, #8]
 802be20:	2200      	movs	r2, #0
 802be22:	701a      	strb	r2, [r3, #0]
 802be24:	e7d9      	b.n	802bdda <sniprintf+0x16>
 802be26:	bf00      	nop
 802be28:	200001e0 	.word	0x200001e0

0802be2c <siprintf>:
 802be2c:	b40e      	push	{r1, r2, r3}
 802be2e:	b500      	push	{lr}
 802be30:	b09c      	sub	sp, #112	; 0x70
 802be32:	f44f 7102 	mov.w	r1, #520	; 0x208
 802be36:	ab1d      	add	r3, sp, #116	; 0x74
 802be38:	f8ad 1014 	strh.w	r1, [sp, #20]
 802be3c:	9002      	str	r0, [sp, #8]
 802be3e:	9006      	str	r0, [sp, #24]
 802be40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 802be44:	480a      	ldr	r0, [pc, #40]	; (802be70 <siprintf+0x44>)
 802be46:	9104      	str	r1, [sp, #16]
 802be48:	9107      	str	r1, [sp, #28]
 802be4a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 802be4e:	f853 2b04 	ldr.w	r2, [r3], #4
 802be52:	f8ad 1016 	strh.w	r1, [sp, #22]
 802be56:	6800      	ldr	r0, [r0, #0]
 802be58:	9301      	str	r3, [sp, #4]
 802be5a:	a902      	add	r1, sp, #8
 802be5c:	f000 fd7e 	bl	802c95c <_svfiprintf_r>
 802be60:	9b02      	ldr	r3, [sp, #8]
 802be62:	2200      	movs	r2, #0
 802be64:	701a      	strb	r2, [r3, #0]
 802be66:	b01c      	add	sp, #112	; 0x70
 802be68:	f85d eb04 	ldr.w	lr, [sp], #4
 802be6c:	b003      	add	sp, #12
 802be6e:	4770      	bx	lr
 802be70:	200001e0 	.word	0x200001e0

0802be74 <strcpy>:
 802be74:	4603      	mov	r3, r0
 802be76:	f811 2b01 	ldrb.w	r2, [r1], #1
 802be7a:	f803 2b01 	strb.w	r2, [r3], #1
 802be7e:	2a00      	cmp	r2, #0
 802be80:	d1f9      	bne.n	802be76 <strcpy+0x2>
 802be82:	4770      	bx	lr

0802be84 <strncmp>:
 802be84:	b510      	push	{r4, lr}
 802be86:	b16a      	cbz	r2, 802bea4 <strncmp+0x20>
 802be88:	3901      	subs	r1, #1
 802be8a:	1884      	adds	r4, r0, r2
 802be8c:	f810 3b01 	ldrb.w	r3, [r0], #1
 802be90:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 802be94:	4293      	cmp	r3, r2
 802be96:	d103      	bne.n	802bea0 <strncmp+0x1c>
 802be98:	42a0      	cmp	r0, r4
 802be9a:	d001      	beq.n	802bea0 <strncmp+0x1c>
 802be9c:	2b00      	cmp	r3, #0
 802be9e:	d1f5      	bne.n	802be8c <strncmp+0x8>
 802bea0:	1a98      	subs	r0, r3, r2
 802bea2:	bd10      	pop	{r4, pc}
 802bea4:	4610      	mov	r0, r2
 802bea6:	bd10      	pop	{r4, pc}

0802bea8 <strncpy>:
 802bea8:	b570      	push	{r4, r5, r6, lr}
 802beaa:	4604      	mov	r4, r0
 802beac:	b902      	cbnz	r2, 802beb0 <strncpy+0x8>
 802beae:	bd70      	pop	{r4, r5, r6, pc}
 802beb0:	4623      	mov	r3, r4
 802beb2:	f811 5b01 	ldrb.w	r5, [r1], #1
 802beb6:	f803 5b01 	strb.w	r5, [r3], #1
 802beba:	1e56      	subs	r6, r2, #1
 802bebc:	b91d      	cbnz	r5, 802bec6 <strncpy+0x1e>
 802bebe:	4414      	add	r4, r2
 802bec0:	42a3      	cmp	r3, r4
 802bec2:	d103      	bne.n	802becc <strncpy+0x24>
 802bec4:	bd70      	pop	{r4, r5, r6, pc}
 802bec6:	461c      	mov	r4, r3
 802bec8:	4632      	mov	r2, r6
 802beca:	e7ef      	b.n	802beac <strncpy+0x4>
 802becc:	f803 5b01 	strb.w	r5, [r3], #1
 802bed0:	e7f6      	b.n	802bec0 <strncpy+0x18>

0802bed2 <strstr>:
 802bed2:	b5f0      	push	{r4, r5, r6, r7, lr}
 802bed4:	7803      	ldrb	r3, [r0, #0]
 802bed6:	b133      	cbz	r3, 802bee6 <strstr+0x14>
 802bed8:	4603      	mov	r3, r0
 802beda:	4618      	mov	r0, r3
 802bedc:	1c5e      	adds	r6, r3, #1
 802bede:	781b      	ldrb	r3, [r3, #0]
 802bee0:	b933      	cbnz	r3, 802bef0 <strstr+0x1e>
 802bee2:	4618      	mov	r0, r3
 802bee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802bee6:	780b      	ldrb	r3, [r1, #0]
 802bee8:	2b00      	cmp	r3, #0
 802beea:	bf18      	it	ne
 802beec:	2000      	movne	r0, #0
 802beee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802bef0:	1e4d      	subs	r5, r1, #1
 802bef2:	1e44      	subs	r4, r0, #1
 802bef4:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 802bef8:	2a00      	cmp	r2, #0
 802befa:	d0f3      	beq.n	802bee4 <strstr+0x12>
 802befc:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 802bf00:	4297      	cmp	r7, r2
 802bf02:	4633      	mov	r3, r6
 802bf04:	d0f6      	beq.n	802bef4 <strstr+0x22>
 802bf06:	e7e8      	b.n	802beda <strstr+0x8>

0802bf08 <_strtol_l.isra.0>:
 802bf08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802bf0c:	4680      	mov	r8, r0
 802bf0e:	4689      	mov	r9, r1
 802bf10:	4692      	mov	sl, r2
 802bf12:	461f      	mov	r7, r3
 802bf14:	468b      	mov	fp, r1
 802bf16:	465d      	mov	r5, fp
 802bf18:	980a      	ldr	r0, [sp, #40]	; 0x28
 802bf1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 802bf1e:	f7ff fc43 	bl	802b7a8 <__locale_ctype_ptr_l>
 802bf22:	4420      	add	r0, r4
 802bf24:	7846      	ldrb	r6, [r0, #1]
 802bf26:	f016 0608 	ands.w	r6, r6, #8
 802bf2a:	d10b      	bne.n	802bf44 <_strtol_l.isra.0+0x3c>
 802bf2c:	2c2d      	cmp	r4, #45	; 0x2d
 802bf2e:	d10b      	bne.n	802bf48 <_strtol_l.isra.0+0x40>
 802bf30:	782c      	ldrb	r4, [r5, #0]
 802bf32:	2601      	movs	r6, #1
 802bf34:	f10b 0502 	add.w	r5, fp, #2
 802bf38:	b167      	cbz	r7, 802bf54 <_strtol_l.isra.0+0x4c>
 802bf3a:	2f10      	cmp	r7, #16
 802bf3c:	d114      	bne.n	802bf68 <_strtol_l.isra.0+0x60>
 802bf3e:	2c30      	cmp	r4, #48	; 0x30
 802bf40:	d00a      	beq.n	802bf58 <_strtol_l.isra.0+0x50>
 802bf42:	e011      	b.n	802bf68 <_strtol_l.isra.0+0x60>
 802bf44:	46ab      	mov	fp, r5
 802bf46:	e7e6      	b.n	802bf16 <_strtol_l.isra.0+0xe>
 802bf48:	2c2b      	cmp	r4, #43	; 0x2b
 802bf4a:	bf04      	itt	eq
 802bf4c:	782c      	ldrbeq	r4, [r5, #0]
 802bf4e:	f10b 0502 	addeq.w	r5, fp, #2
 802bf52:	e7f1      	b.n	802bf38 <_strtol_l.isra.0+0x30>
 802bf54:	2c30      	cmp	r4, #48	; 0x30
 802bf56:	d127      	bne.n	802bfa8 <_strtol_l.isra.0+0xa0>
 802bf58:	782b      	ldrb	r3, [r5, #0]
 802bf5a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 802bf5e:	2b58      	cmp	r3, #88	; 0x58
 802bf60:	d14b      	bne.n	802bffa <_strtol_l.isra.0+0xf2>
 802bf62:	786c      	ldrb	r4, [r5, #1]
 802bf64:	2710      	movs	r7, #16
 802bf66:	3502      	adds	r5, #2
 802bf68:	2e00      	cmp	r6, #0
 802bf6a:	bf0c      	ite	eq
 802bf6c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 802bf70:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 802bf74:	2200      	movs	r2, #0
 802bf76:	fbb1 fef7 	udiv	lr, r1, r7
 802bf7a:	4610      	mov	r0, r2
 802bf7c:	fb07 1c1e 	mls	ip, r7, lr, r1
 802bf80:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 802bf84:	2b09      	cmp	r3, #9
 802bf86:	d811      	bhi.n	802bfac <_strtol_l.isra.0+0xa4>
 802bf88:	461c      	mov	r4, r3
 802bf8a:	42a7      	cmp	r7, r4
 802bf8c:	dd1d      	ble.n	802bfca <_strtol_l.isra.0+0xc2>
 802bf8e:	1c53      	adds	r3, r2, #1
 802bf90:	d007      	beq.n	802bfa2 <_strtol_l.isra.0+0x9a>
 802bf92:	4586      	cmp	lr, r0
 802bf94:	d316      	bcc.n	802bfc4 <_strtol_l.isra.0+0xbc>
 802bf96:	d101      	bne.n	802bf9c <_strtol_l.isra.0+0x94>
 802bf98:	45a4      	cmp	ip, r4
 802bf9a:	db13      	blt.n	802bfc4 <_strtol_l.isra.0+0xbc>
 802bf9c:	fb00 4007 	mla	r0, r0, r7, r4
 802bfa0:	2201      	movs	r2, #1
 802bfa2:	f815 4b01 	ldrb.w	r4, [r5], #1
 802bfa6:	e7eb      	b.n	802bf80 <_strtol_l.isra.0+0x78>
 802bfa8:	270a      	movs	r7, #10
 802bfaa:	e7dd      	b.n	802bf68 <_strtol_l.isra.0+0x60>
 802bfac:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 802bfb0:	2b19      	cmp	r3, #25
 802bfb2:	d801      	bhi.n	802bfb8 <_strtol_l.isra.0+0xb0>
 802bfb4:	3c37      	subs	r4, #55	; 0x37
 802bfb6:	e7e8      	b.n	802bf8a <_strtol_l.isra.0+0x82>
 802bfb8:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 802bfbc:	2b19      	cmp	r3, #25
 802bfbe:	d804      	bhi.n	802bfca <_strtol_l.isra.0+0xc2>
 802bfc0:	3c57      	subs	r4, #87	; 0x57
 802bfc2:	e7e2      	b.n	802bf8a <_strtol_l.isra.0+0x82>
 802bfc4:	f04f 32ff 	mov.w	r2, #4294967295
 802bfc8:	e7eb      	b.n	802bfa2 <_strtol_l.isra.0+0x9a>
 802bfca:	1c53      	adds	r3, r2, #1
 802bfcc:	d108      	bne.n	802bfe0 <_strtol_l.isra.0+0xd8>
 802bfce:	2322      	movs	r3, #34	; 0x22
 802bfd0:	f8c8 3000 	str.w	r3, [r8]
 802bfd4:	4608      	mov	r0, r1
 802bfd6:	f1ba 0f00 	cmp.w	sl, #0
 802bfda:	d107      	bne.n	802bfec <_strtol_l.isra.0+0xe4>
 802bfdc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802bfe0:	b106      	cbz	r6, 802bfe4 <_strtol_l.isra.0+0xdc>
 802bfe2:	4240      	negs	r0, r0
 802bfe4:	f1ba 0f00 	cmp.w	sl, #0
 802bfe8:	d00c      	beq.n	802c004 <_strtol_l.isra.0+0xfc>
 802bfea:	b122      	cbz	r2, 802bff6 <_strtol_l.isra.0+0xee>
 802bfec:	3d01      	subs	r5, #1
 802bfee:	f8ca 5000 	str.w	r5, [sl]
 802bff2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802bff6:	464d      	mov	r5, r9
 802bff8:	e7f9      	b.n	802bfee <_strtol_l.isra.0+0xe6>
 802bffa:	2430      	movs	r4, #48	; 0x30
 802bffc:	2f00      	cmp	r7, #0
 802bffe:	d1b3      	bne.n	802bf68 <_strtol_l.isra.0+0x60>
 802c000:	2708      	movs	r7, #8
 802c002:	e7b1      	b.n	802bf68 <_strtol_l.isra.0+0x60>
 802c004:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0802c008 <_strtol_r>:
 802c008:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802c00a:	4c06      	ldr	r4, [pc, #24]	; (802c024 <_strtol_r+0x1c>)
 802c00c:	4d06      	ldr	r5, [pc, #24]	; (802c028 <_strtol_r+0x20>)
 802c00e:	6824      	ldr	r4, [r4, #0]
 802c010:	6a24      	ldr	r4, [r4, #32]
 802c012:	2c00      	cmp	r4, #0
 802c014:	bf08      	it	eq
 802c016:	462c      	moveq	r4, r5
 802c018:	9400      	str	r4, [sp, #0]
 802c01a:	f7ff ff75 	bl	802bf08 <_strtol_l.isra.0>
 802c01e:	b003      	add	sp, #12
 802c020:	bd30      	pop	{r4, r5, pc}
 802c022:	bf00      	nop
 802c024:	200001e0 	.word	0x200001e0
 802c028:	2000002c 	.word	0x2000002c

0802c02c <strtol>:
 802c02c:	4b08      	ldr	r3, [pc, #32]	; (802c050 <strtol+0x24>)
 802c02e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802c030:	681c      	ldr	r4, [r3, #0]
 802c032:	4d08      	ldr	r5, [pc, #32]	; (802c054 <strtol+0x28>)
 802c034:	6a23      	ldr	r3, [r4, #32]
 802c036:	2b00      	cmp	r3, #0
 802c038:	bf08      	it	eq
 802c03a:	462b      	moveq	r3, r5
 802c03c:	9300      	str	r3, [sp, #0]
 802c03e:	4613      	mov	r3, r2
 802c040:	460a      	mov	r2, r1
 802c042:	4601      	mov	r1, r0
 802c044:	4620      	mov	r0, r4
 802c046:	f7ff ff5f 	bl	802bf08 <_strtol_l.isra.0>
 802c04a:	b003      	add	sp, #12
 802c04c:	bd30      	pop	{r4, r5, pc}
 802c04e:	bf00      	nop
 802c050:	200001e0 	.word	0x200001e0
 802c054:	2000002c 	.word	0x2000002c

0802c058 <__tzcalc_limits>:
 802c058:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c05c:	4604      	mov	r4, r0
 802c05e:	f000 fb61 	bl	802c724 <__gettzinfo>
 802c062:	f240 73b1 	movw	r3, #1969	; 0x7b1
 802c066:	429c      	cmp	r4, r3
 802c068:	f340 8098 	ble.w	802c19c <__tzcalc_limits+0x144>
 802c06c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 802c070:	18e3      	adds	r3, r4, r3
 802c072:	109b      	asrs	r3, r3, #2
 802c074:	f240 126d 	movw	r2, #365	; 0x16d
 802c078:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 802c07c:	fb02 3505 	mla	r5, r2, r5, r3
 802c080:	f06f 0263 	mvn.w	r2, #99	; 0x63
 802c084:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 802c088:	fb93 f3f2 	sdiv	r3, r3, r2
 802c08c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 802c090:	441d      	add	r5, r3
 802c092:	f44f 73c8 	mov.w	r3, #400	; 0x190
 802c096:	18a2      	adds	r2, r4, r2
 802c098:	fb94 f7f3 	sdiv	r7, r4, r3
 802c09c:	fb92 f2f3 	sdiv	r2, r2, r3
 802c0a0:	fb03 4717 	mls	r7, r3, r7, r4
 802c0a4:	f100 0338 	add.w	r3, r0, #56	; 0x38
 802c0a8:	4415      	add	r5, r2
 802c0aa:	fab7 fe87 	clz	lr, r7
 802c0ae:	2264      	movs	r2, #100	; 0x64
 802c0b0:	9301      	str	r3, [sp, #4]
 802c0b2:	f004 0303 	and.w	r3, r4, #3
 802c0b6:	fb94 f6f2 	sdiv	r6, r4, r2
 802c0ba:	6044      	str	r4, [r0, #4]
 802c0bc:	fb02 4616 	mls	r6, r2, r6, r4
 802c0c0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 802c0c4:	4601      	mov	r1, r0
 802c0c6:	9300      	str	r3, [sp, #0]
 802c0c8:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 802c0cc:	7a0b      	ldrb	r3, [r1, #8]
 802c0ce:	2b4a      	cmp	r3, #74	; 0x4a
 802c0d0:	d123      	bne.n	802c11a <__tzcalc_limits+0xc2>
 802c0d2:	694c      	ldr	r4, [r1, #20]
 802c0d4:	9a00      	ldr	r2, [sp, #0]
 802c0d6:	192b      	adds	r3, r5, r4
 802c0d8:	b902      	cbnz	r2, 802c0dc <__tzcalc_limits+0x84>
 802c0da:	b906      	cbnz	r6, 802c0de <__tzcalc_limits+0x86>
 802c0dc:	b9df      	cbnz	r7, 802c116 <__tzcalc_limits+0xbe>
 802c0de:	2c3b      	cmp	r4, #59	; 0x3b
 802c0e0:	bfd4      	ite	le
 802c0e2:	2400      	movle	r4, #0
 802c0e4:	2401      	movgt	r4, #1
 802c0e6:	441c      	add	r4, r3
 802c0e8:	3c01      	subs	r4, #1
 802c0ea:	4b2d      	ldr	r3, [pc, #180]	; (802c1a0 <__tzcalc_limits+0x148>)
 802c0ec:	698a      	ldr	r2, [r1, #24]
 802c0ee:	fb03 2404 	mla	r4, r3, r4, r2
 802c0f2:	6a0b      	ldr	r3, [r1, #32]
 802c0f4:	441c      	add	r4, r3
 802c0f6:	f841 4f1c 	str.w	r4, [r1, #28]!
 802c0fa:	9b01      	ldr	r3, [sp, #4]
 802c0fc:	428b      	cmp	r3, r1
 802c0fe:	d1e5      	bne.n	802c0cc <__tzcalc_limits+0x74>
 802c100:	69c3      	ldr	r3, [r0, #28]
 802c102:	6b82      	ldr	r2, [r0, #56]	; 0x38
 802c104:	4293      	cmp	r3, r2
 802c106:	bfac      	ite	ge
 802c108:	2300      	movge	r3, #0
 802c10a:	2301      	movlt	r3, #1
 802c10c:	6003      	str	r3, [r0, #0]
 802c10e:	2001      	movs	r0, #1
 802c110:	b003      	add	sp, #12
 802c112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802c116:	2400      	movs	r4, #0
 802c118:	e7e5      	b.n	802c0e6 <__tzcalc_limits+0x8e>
 802c11a:	2b44      	cmp	r3, #68	; 0x44
 802c11c:	d102      	bne.n	802c124 <__tzcalc_limits+0xcc>
 802c11e:	694b      	ldr	r3, [r1, #20]
 802c120:	18ec      	adds	r4, r5, r3
 802c122:	e7e2      	b.n	802c0ea <__tzcalc_limits+0x92>
 802c124:	9b00      	ldr	r3, [sp, #0]
 802c126:	bb7b      	cbnz	r3, 802c188 <__tzcalc_limits+0x130>
 802c128:	2e00      	cmp	r6, #0
 802c12a:	bf0c      	ite	eq
 802c12c:	46f0      	moveq	r8, lr
 802c12e:	f04f 0801 	movne.w	r8, #1
 802c132:	4b1c      	ldr	r3, [pc, #112]	; (802c1a4 <__tzcalc_limits+0x14c>)
 802c134:	68cc      	ldr	r4, [r1, #12]
 802c136:	2230      	movs	r2, #48	; 0x30
 802c138:	fb02 3808 	mla	r8, r2, r8, r3
 802c13c:	f1a8 0a04 	sub.w	sl, r8, #4
 802c140:	462b      	mov	r3, r5
 802c142:	f04f 0901 	mov.w	r9, #1
 802c146:	45a1      	cmp	r9, r4
 802c148:	db20      	blt.n	802c18c <__tzcalc_limits+0x134>
 802c14a:	2c01      	cmp	r4, #1
 802c14c:	bfb8      	it	lt
 802c14e:	2401      	movlt	r4, #1
 802c150:	46a1      	mov	r9, r4
 802c152:	f103 0b04 	add.w	fp, r3, #4
 802c156:	2207      	movs	r2, #7
 802c158:	694c      	ldr	r4, [r1, #20]
 802c15a:	fb9b faf2 	sdiv	sl, fp, r2
 802c15e:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 802c162:	ebab 0a0a 	sub.w	sl, fp, sl
 802c166:	ebb4 0a0a 	subs.w	sl, r4, sl
 802c16a:	690c      	ldr	r4, [r1, #16]
 802c16c:	44e1      	add	r9, ip
 802c16e:	f104 34ff 	add.w	r4, r4, #4294967295
 802c172:	bf48      	it	mi
 802c174:	4492      	addmi	sl, r2
 802c176:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 802c17a:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 802c17e:	4454      	add	r4, sl
 802c180:	4544      	cmp	r4, r8
 802c182:	da09      	bge.n	802c198 <__tzcalc_limits+0x140>
 802c184:	441c      	add	r4, r3
 802c186:	e7b0      	b.n	802c0ea <__tzcalc_limits+0x92>
 802c188:	46f0      	mov	r8, lr
 802c18a:	e7d2      	b.n	802c132 <__tzcalc_limits+0xda>
 802c18c:	f85a bf04 	ldr.w	fp, [sl, #4]!
 802c190:	f109 0901 	add.w	r9, r9, #1
 802c194:	445b      	add	r3, fp
 802c196:	e7d6      	b.n	802c146 <__tzcalc_limits+0xee>
 802c198:	3c07      	subs	r4, #7
 802c19a:	e7f1      	b.n	802c180 <__tzcalc_limits+0x128>
 802c19c:	2000      	movs	r0, #0
 802c19e:	e7b7      	b.n	802c110 <__tzcalc_limits+0xb8>
 802c1a0:	00015180 	.word	0x00015180
 802c1a4:	08031fb4 	.word	0x08031fb4

0802c1a8 <__tz_lock>:
 802c1a8:	4770      	bx	lr

0802c1aa <__tz_unlock>:
 802c1aa:	4770      	bx	lr

0802c1ac <_tzset_unlocked>:
 802c1ac:	4b01      	ldr	r3, [pc, #4]	; (802c1b4 <_tzset_unlocked+0x8>)
 802c1ae:	6818      	ldr	r0, [r3, #0]
 802c1b0:	f000 b802 	b.w	802c1b8 <_tzset_unlocked_r>
 802c1b4:	200001e0 	.word	0x200001e0

0802c1b8 <_tzset_unlocked_r>:
 802c1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c1bc:	b08d      	sub	sp, #52	; 0x34
 802c1be:	4607      	mov	r7, r0
 802c1c0:	f000 fab0 	bl	802c724 <__gettzinfo>
 802c1c4:	49b1      	ldr	r1, [pc, #708]	; (802c48c <_tzset_unlocked_r+0x2d4>)
 802c1c6:	4eb2      	ldr	r6, [pc, #712]	; (802c490 <_tzset_unlocked_r+0x2d8>)
 802c1c8:	4605      	mov	r5, r0
 802c1ca:	4638      	mov	r0, r7
 802c1cc:	f000 faa2 	bl	802c714 <_getenv_r>
 802c1d0:	4604      	mov	r4, r0
 802c1d2:	b970      	cbnz	r0, 802c1f2 <_tzset_unlocked_r+0x3a>
 802c1d4:	4baf      	ldr	r3, [pc, #700]	; (802c494 <_tzset_unlocked_r+0x2dc>)
 802c1d6:	4ab0      	ldr	r2, [pc, #704]	; (802c498 <_tzset_unlocked_r+0x2e0>)
 802c1d8:	6018      	str	r0, [r3, #0]
 802c1da:	4bb0      	ldr	r3, [pc, #704]	; (802c49c <_tzset_unlocked_r+0x2e4>)
 802c1dc:	6018      	str	r0, [r3, #0]
 802c1de:	4bb0      	ldr	r3, [pc, #704]	; (802c4a0 <_tzset_unlocked_r+0x2e8>)
 802c1e0:	6830      	ldr	r0, [r6, #0]
 802c1e2:	601a      	str	r2, [r3, #0]
 802c1e4:	605a      	str	r2, [r3, #4]
 802c1e6:	f000 faa9 	bl	802c73c <free>
 802c1ea:	6034      	str	r4, [r6, #0]
 802c1ec:	b00d      	add	sp, #52	; 0x34
 802c1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802c1f2:	6831      	ldr	r1, [r6, #0]
 802c1f4:	2900      	cmp	r1, #0
 802c1f6:	d160      	bne.n	802c2ba <_tzset_unlocked_r+0x102>
 802c1f8:	6830      	ldr	r0, [r6, #0]
 802c1fa:	f000 fa9f 	bl	802c73c <free>
 802c1fe:	4620      	mov	r0, r4
 802c200:	f7e3 ff28 	bl	8010054 <strlen>
 802c204:	1c41      	adds	r1, r0, #1
 802c206:	4638      	mov	r0, r7
 802c208:	f000 faee 	bl	802c7e8 <_malloc_r>
 802c20c:	6030      	str	r0, [r6, #0]
 802c20e:	2800      	cmp	r0, #0
 802c210:	d158      	bne.n	802c2c4 <_tzset_unlocked_r+0x10c>
 802c212:	7823      	ldrb	r3, [r4, #0]
 802c214:	4aa3      	ldr	r2, [pc, #652]	; (802c4a4 <_tzset_unlocked_r+0x2ec>)
 802c216:	49a4      	ldr	r1, [pc, #656]	; (802c4a8 <_tzset_unlocked_r+0x2f0>)
 802c218:	2b3a      	cmp	r3, #58	; 0x3a
 802c21a:	bf08      	it	eq
 802c21c:	3401      	addeq	r4, #1
 802c21e:	ae0a      	add	r6, sp, #40	; 0x28
 802c220:	4633      	mov	r3, r6
 802c222:	4620      	mov	r0, r4
 802c224:	f000 ff74 	bl	802d110 <siscanf>
 802c228:	2800      	cmp	r0, #0
 802c22a:	dddf      	ble.n	802c1ec <_tzset_unlocked_r+0x34>
 802c22c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802c22e:	18e7      	adds	r7, r4, r3
 802c230:	5ce3      	ldrb	r3, [r4, r3]
 802c232:	2b2d      	cmp	r3, #45	; 0x2d
 802c234:	d14a      	bne.n	802c2cc <_tzset_unlocked_r+0x114>
 802c236:	3701      	adds	r7, #1
 802c238:	f04f 34ff 	mov.w	r4, #4294967295
 802c23c:	f10d 0a20 	add.w	sl, sp, #32
 802c240:	f10d 0b1e 	add.w	fp, sp, #30
 802c244:	f04f 0800 	mov.w	r8, #0
 802c248:	9603      	str	r6, [sp, #12]
 802c24a:	f8cd a008 	str.w	sl, [sp, #8]
 802c24e:	9601      	str	r6, [sp, #4]
 802c250:	f8cd b000 	str.w	fp, [sp]
 802c254:	4633      	mov	r3, r6
 802c256:	aa07      	add	r2, sp, #28
 802c258:	4994      	ldr	r1, [pc, #592]	; (802c4ac <_tzset_unlocked_r+0x2f4>)
 802c25a:	f8ad 801e 	strh.w	r8, [sp, #30]
 802c25e:	4638      	mov	r0, r7
 802c260:	f8ad 8020 	strh.w	r8, [sp, #32]
 802c264:	f000 ff54 	bl	802d110 <siscanf>
 802c268:	4540      	cmp	r0, r8
 802c26a:	ddbf      	ble.n	802c1ec <_tzset_unlocked_r+0x34>
 802c26c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 802c270:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 802c274:	f8df 9240 	ldr.w	r9, [pc, #576]	; 802c4b8 <_tzset_unlocked_r+0x300>
 802c278:	213c      	movs	r1, #60	; 0x3c
 802c27a:	fb01 2203 	mla	r2, r1, r3, r2
 802c27e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 802c282:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802c286:	fb01 2303 	mla	r3, r1, r3, r2
 802c28a:	435c      	muls	r4, r3
 802c28c:	622c      	str	r4, [r5, #32]
 802c28e:	4c84      	ldr	r4, [pc, #528]	; (802c4a0 <_tzset_unlocked_r+0x2e8>)
 802c290:	4b84      	ldr	r3, [pc, #528]	; (802c4a4 <_tzset_unlocked_r+0x2ec>)
 802c292:	6023      	str	r3, [r4, #0]
 802c294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802c296:	4984      	ldr	r1, [pc, #528]	; (802c4a8 <_tzset_unlocked_r+0x2f0>)
 802c298:	441f      	add	r7, r3
 802c29a:	464a      	mov	r2, r9
 802c29c:	4633      	mov	r3, r6
 802c29e:	4638      	mov	r0, r7
 802c2a0:	f000 ff36 	bl	802d110 <siscanf>
 802c2a4:	4540      	cmp	r0, r8
 802c2a6:	dc16      	bgt.n	802c2d6 <_tzset_unlocked_r+0x11e>
 802c2a8:	6823      	ldr	r3, [r4, #0]
 802c2aa:	6063      	str	r3, [r4, #4]
 802c2ac:	4b79      	ldr	r3, [pc, #484]	; (802c494 <_tzset_unlocked_r+0x2dc>)
 802c2ae:	6a2a      	ldr	r2, [r5, #32]
 802c2b0:	601a      	str	r2, [r3, #0]
 802c2b2:	4b7a      	ldr	r3, [pc, #488]	; (802c49c <_tzset_unlocked_r+0x2e4>)
 802c2b4:	f8c3 8000 	str.w	r8, [r3]
 802c2b8:	e798      	b.n	802c1ec <_tzset_unlocked_r+0x34>
 802c2ba:	f7e3 fec1 	bl	8010040 <strcmp>
 802c2be:	2800      	cmp	r0, #0
 802c2c0:	d094      	beq.n	802c1ec <_tzset_unlocked_r+0x34>
 802c2c2:	e799      	b.n	802c1f8 <_tzset_unlocked_r+0x40>
 802c2c4:	4621      	mov	r1, r4
 802c2c6:	f7ff fdd5 	bl	802be74 <strcpy>
 802c2ca:	e7a2      	b.n	802c212 <_tzset_unlocked_r+0x5a>
 802c2cc:	2b2b      	cmp	r3, #43	; 0x2b
 802c2ce:	bf08      	it	eq
 802c2d0:	3701      	addeq	r7, #1
 802c2d2:	2401      	movs	r4, #1
 802c2d4:	e7b2      	b.n	802c23c <_tzset_unlocked_r+0x84>
 802c2d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802c2d8:	f8c4 9004 	str.w	r9, [r4, #4]
 802c2dc:	18fc      	adds	r4, r7, r3
 802c2de:	5cfb      	ldrb	r3, [r7, r3]
 802c2e0:	2b2d      	cmp	r3, #45	; 0x2d
 802c2e2:	f040 8092 	bne.w	802c40a <_tzset_unlocked_r+0x252>
 802c2e6:	3401      	adds	r4, #1
 802c2e8:	f04f 37ff 	mov.w	r7, #4294967295
 802c2ec:	2300      	movs	r3, #0
 802c2ee:	f8ad 301c 	strh.w	r3, [sp, #28]
 802c2f2:	f8ad 301e 	strh.w	r3, [sp, #30]
 802c2f6:	f8ad 3020 	strh.w	r3, [sp, #32]
 802c2fa:	930a      	str	r3, [sp, #40]	; 0x28
 802c2fc:	9603      	str	r6, [sp, #12]
 802c2fe:	f8cd a008 	str.w	sl, [sp, #8]
 802c302:	9601      	str	r6, [sp, #4]
 802c304:	f8cd b000 	str.w	fp, [sp]
 802c308:	4633      	mov	r3, r6
 802c30a:	aa07      	add	r2, sp, #28
 802c30c:	4967      	ldr	r1, [pc, #412]	; (802c4ac <_tzset_unlocked_r+0x2f4>)
 802c30e:	4620      	mov	r0, r4
 802c310:	f000 fefe 	bl	802d110 <siscanf>
 802c314:	2800      	cmp	r0, #0
 802c316:	dc7d      	bgt.n	802c414 <_tzset_unlocked_r+0x25c>
 802c318:	6a2b      	ldr	r3, [r5, #32]
 802c31a:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 802c31e:	63eb      	str	r3, [r5, #60]	; 0x3c
 802c320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802c322:	462f      	mov	r7, r5
 802c324:	441c      	add	r4, r3
 802c326:	f04f 0900 	mov.w	r9, #0
 802c32a:	7823      	ldrb	r3, [r4, #0]
 802c32c:	2b2c      	cmp	r3, #44	; 0x2c
 802c32e:	bf08      	it	eq
 802c330:	3401      	addeq	r4, #1
 802c332:	f894 8000 	ldrb.w	r8, [r4]
 802c336:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 802c33a:	d17b      	bne.n	802c434 <_tzset_unlocked_r+0x27c>
 802c33c:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 802c340:	9302      	str	r3, [sp, #8]
 802c342:	ab09      	add	r3, sp, #36	; 0x24
 802c344:	9300      	str	r3, [sp, #0]
 802c346:	9603      	str	r6, [sp, #12]
 802c348:	9601      	str	r6, [sp, #4]
 802c34a:	4633      	mov	r3, r6
 802c34c:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 802c350:	4957      	ldr	r1, [pc, #348]	; (802c4b0 <_tzset_unlocked_r+0x2f8>)
 802c352:	4620      	mov	r0, r4
 802c354:	f000 fedc 	bl	802d110 <siscanf>
 802c358:	2803      	cmp	r0, #3
 802c35a:	f47f af47 	bne.w	802c1ec <_tzset_unlocked_r+0x34>
 802c35e:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 802c362:	1e4b      	subs	r3, r1, #1
 802c364:	2b0b      	cmp	r3, #11
 802c366:	f63f af41 	bhi.w	802c1ec <_tzset_unlocked_r+0x34>
 802c36a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 802c36e:	1e53      	subs	r3, r2, #1
 802c370:	2b04      	cmp	r3, #4
 802c372:	f63f af3b 	bhi.w	802c1ec <_tzset_unlocked_r+0x34>
 802c376:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 802c37a:	2b06      	cmp	r3, #6
 802c37c:	f63f af36 	bhi.w	802c1ec <_tzset_unlocked_r+0x34>
 802c380:	f887 8008 	strb.w	r8, [r7, #8]
 802c384:	60f9      	str	r1, [r7, #12]
 802c386:	613a      	str	r2, [r7, #16]
 802c388:	617b      	str	r3, [r7, #20]
 802c38a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802c38c:	eb04 0803 	add.w	r8, r4, r3
 802c390:	2302      	movs	r3, #2
 802c392:	f8ad 301c 	strh.w	r3, [sp, #28]
 802c396:	2300      	movs	r3, #0
 802c398:	f8ad 301e 	strh.w	r3, [sp, #30]
 802c39c:	f8ad 3020 	strh.w	r3, [sp, #32]
 802c3a0:	930a      	str	r3, [sp, #40]	; 0x28
 802c3a2:	f898 3000 	ldrb.w	r3, [r8]
 802c3a6:	2b2f      	cmp	r3, #47	; 0x2f
 802c3a8:	d10b      	bne.n	802c3c2 <_tzset_unlocked_r+0x20a>
 802c3aa:	9603      	str	r6, [sp, #12]
 802c3ac:	f8cd a008 	str.w	sl, [sp, #8]
 802c3b0:	9601      	str	r6, [sp, #4]
 802c3b2:	f8cd b000 	str.w	fp, [sp]
 802c3b6:	4633      	mov	r3, r6
 802c3b8:	aa07      	add	r2, sp, #28
 802c3ba:	493e      	ldr	r1, [pc, #248]	; (802c4b4 <_tzset_unlocked_r+0x2fc>)
 802c3bc:	4640      	mov	r0, r8
 802c3be:	f000 fea7 	bl	802d110 <siscanf>
 802c3c2:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 802c3c6:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 802c3ca:	213c      	movs	r1, #60	; 0x3c
 802c3cc:	fb01 2203 	mla	r2, r1, r3, r2
 802c3d0:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 802c3d4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802c3d8:	fb01 2303 	mla	r3, r1, r3, r2
 802c3dc:	61bb      	str	r3, [r7, #24]
 802c3de:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 802c3e0:	f109 0901 	add.w	r9, r9, #1
 802c3e4:	f1b9 0f02 	cmp.w	r9, #2
 802c3e8:	4444      	add	r4, r8
 802c3ea:	f107 071c 	add.w	r7, r7, #28
 802c3ee:	d19c      	bne.n	802c32a <_tzset_unlocked_r+0x172>
 802c3f0:	6868      	ldr	r0, [r5, #4]
 802c3f2:	f7ff fe31 	bl	802c058 <__tzcalc_limits>
 802c3f6:	4b27      	ldr	r3, [pc, #156]	; (802c494 <_tzset_unlocked_r+0x2dc>)
 802c3f8:	6a2a      	ldr	r2, [r5, #32]
 802c3fa:	601a      	str	r2, [r3, #0]
 802c3fc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 802c3fe:	1a9b      	subs	r3, r3, r2
 802c400:	4a26      	ldr	r2, [pc, #152]	; (802c49c <_tzset_unlocked_r+0x2e4>)
 802c402:	bf18      	it	ne
 802c404:	2301      	movne	r3, #1
 802c406:	6013      	str	r3, [r2, #0]
 802c408:	e6f0      	b.n	802c1ec <_tzset_unlocked_r+0x34>
 802c40a:	2b2b      	cmp	r3, #43	; 0x2b
 802c40c:	bf08      	it	eq
 802c40e:	3401      	addeq	r4, #1
 802c410:	2701      	movs	r7, #1
 802c412:	e76b      	b.n	802c2ec <_tzset_unlocked_r+0x134>
 802c414:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 802c418:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 802c41c:	213c      	movs	r1, #60	; 0x3c
 802c41e:	fb01 2203 	mla	r2, r1, r3, r2
 802c422:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 802c426:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 802c42a:	fb01 2303 	mla	r3, r1, r3, r2
 802c42e:	435f      	muls	r7, r3
 802c430:	63ef      	str	r7, [r5, #60]	; 0x3c
 802c432:	e775      	b.n	802c320 <_tzset_unlocked_r+0x168>
 802c434:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 802c438:	bf06      	itte	eq
 802c43a:	3401      	addeq	r4, #1
 802c43c:	4643      	moveq	r3, r8
 802c43e:	2344      	movne	r3, #68	; 0x44
 802c440:	220a      	movs	r2, #10
 802c442:	a90b      	add	r1, sp, #44	; 0x2c
 802c444:	4620      	mov	r0, r4
 802c446:	9305      	str	r3, [sp, #20]
 802c448:	f000 ff60 	bl	802d30c <strtoul>
 802c44c:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 802c450:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 802c454:	4544      	cmp	r4, r8
 802c456:	9b05      	ldr	r3, [sp, #20]
 802c458:	d114      	bne.n	802c484 <_tzset_unlocked_r+0x2cc>
 802c45a:	234d      	movs	r3, #77	; 0x4d
 802c45c:	f1b9 0f00 	cmp.w	r9, #0
 802c460:	d107      	bne.n	802c472 <_tzset_unlocked_r+0x2ba>
 802c462:	722b      	strb	r3, [r5, #8]
 802c464:	2303      	movs	r3, #3
 802c466:	60eb      	str	r3, [r5, #12]
 802c468:	2302      	movs	r3, #2
 802c46a:	612b      	str	r3, [r5, #16]
 802c46c:	f8c5 9014 	str.w	r9, [r5, #20]
 802c470:	e78e      	b.n	802c390 <_tzset_unlocked_r+0x1d8>
 802c472:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 802c476:	230b      	movs	r3, #11
 802c478:	62ab      	str	r3, [r5, #40]	; 0x28
 802c47a:	2301      	movs	r3, #1
 802c47c:	62eb      	str	r3, [r5, #44]	; 0x2c
 802c47e:	2300      	movs	r3, #0
 802c480:	632b      	str	r3, [r5, #48]	; 0x30
 802c482:	e785      	b.n	802c390 <_tzset_unlocked_r+0x1d8>
 802c484:	b280      	uxth	r0, r0
 802c486:	723b      	strb	r3, [r7, #8]
 802c488:	6178      	str	r0, [r7, #20]
 802c48a:	e781      	b.n	802c390 <_tzset_unlocked_r+0x1d8>
 802c48c:	08031e10 	.word	0x08031e10
 802c490:	2001747c 	.word	0x2001747c
 802c494:	20017484 	.word	0x20017484
 802c498:	08031e13 	.word	0x08031e13
 802c49c:	20017480 	.word	0x20017480
 802c4a0:	20000198 	.word	0x20000198
 802c4a4:	2001746f 	.word	0x2001746f
 802c4a8:	08031e17 	.word	0x08031e17
 802c4ac:	08031e3a 	.word	0x08031e3a
 802c4b0:	08031e26 	.word	0x08031e26
 802c4b4:	08031e39 	.word	0x08031e39
 802c4b8:	20017464 	.word	0x20017464

0802c4bc <__ascii_wctomb>:
 802c4bc:	b149      	cbz	r1, 802c4d2 <__ascii_wctomb+0x16>
 802c4be:	2aff      	cmp	r2, #255	; 0xff
 802c4c0:	bf85      	ittet	hi
 802c4c2:	238a      	movhi	r3, #138	; 0x8a
 802c4c4:	6003      	strhi	r3, [r0, #0]
 802c4c6:	700a      	strbls	r2, [r1, #0]
 802c4c8:	f04f 30ff 	movhi.w	r0, #4294967295
 802c4cc:	bf98      	it	ls
 802c4ce:	2001      	movls	r0, #1
 802c4d0:	4770      	bx	lr
 802c4d2:	4608      	mov	r0, r1
 802c4d4:	4770      	bx	lr

0802c4d6 <div>:
 802c4d6:	2900      	cmp	r1, #0
 802c4d8:	b510      	push	{r4, lr}
 802c4da:	fb91 f4f2 	sdiv	r4, r1, r2
 802c4de:	fb02 1314 	mls	r3, r2, r4, r1
 802c4e2:	db06      	blt.n	802c4f2 <div+0x1c>
 802c4e4:	2b00      	cmp	r3, #0
 802c4e6:	da01      	bge.n	802c4ec <div+0x16>
 802c4e8:	3401      	adds	r4, #1
 802c4ea:	1a9b      	subs	r3, r3, r2
 802c4ec:	6004      	str	r4, [r0, #0]
 802c4ee:	6043      	str	r3, [r0, #4]
 802c4f0:	bd10      	pop	{r4, pc}
 802c4f2:	2b00      	cmp	r3, #0
 802c4f4:	bfc4      	itt	gt
 802c4f6:	f104 34ff 	addgt.w	r4, r4, #4294967295
 802c4fa:	189b      	addgt	r3, r3, r2
 802c4fc:	e7f6      	b.n	802c4ec <div+0x16>
	...

0802c500 <_cleanup_r>:
 802c500:	4901      	ldr	r1, [pc, #4]	; (802c508 <_cleanup_r+0x8>)
 802c502:	f000 b8a9 	b.w	802c658 <_fwalk_reent>
 802c506:	bf00      	nop
 802c508:	0802d611 	.word	0x0802d611

0802c50c <std.isra.0>:
 802c50c:	2300      	movs	r3, #0
 802c50e:	b510      	push	{r4, lr}
 802c510:	4604      	mov	r4, r0
 802c512:	6003      	str	r3, [r0, #0]
 802c514:	6043      	str	r3, [r0, #4]
 802c516:	6083      	str	r3, [r0, #8]
 802c518:	8181      	strh	r1, [r0, #12]
 802c51a:	6643      	str	r3, [r0, #100]	; 0x64
 802c51c:	81c2      	strh	r2, [r0, #14]
 802c51e:	6103      	str	r3, [r0, #16]
 802c520:	6143      	str	r3, [r0, #20]
 802c522:	6183      	str	r3, [r0, #24]
 802c524:	4619      	mov	r1, r3
 802c526:	2208      	movs	r2, #8
 802c528:	305c      	adds	r0, #92	; 0x5c
 802c52a:	f7ff f995 	bl	802b858 <memset>
 802c52e:	4b05      	ldr	r3, [pc, #20]	; (802c544 <std.isra.0+0x38>)
 802c530:	6263      	str	r3, [r4, #36]	; 0x24
 802c532:	4b05      	ldr	r3, [pc, #20]	; (802c548 <std.isra.0+0x3c>)
 802c534:	62a3      	str	r3, [r4, #40]	; 0x28
 802c536:	4b05      	ldr	r3, [pc, #20]	; (802c54c <std.isra.0+0x40>)
 802c538:	62e3      	str	r3, [r4, #44]	; 0x2c
 802c53a:	4b05      	ldr	r3, [pc, #20]	; (802c550 <std.isra.0+0x44>)
 802c53c:	6224      	str	r4, [r4, #32]
 802c53e:	6323      	str	r3, [r4, #48]	; 0x30
 802c540:	bd10      	pop	{r4, pc}
 802c542:	bf00      	nop
 802c544:	0802d165 	.word	0x0802d165
 802c548:	0802d18b 	.word	0x0802d18b
 802c54c:	0802d1c3 	.word	0x0802d1c3
 802c550:	0802d1e7 	.word	0x0802d1e7

0802c554 <__sfmoreglue>:
 802c554:	b570      	push	{r4, r5, r6, lr}
 802c556:	1e4a      	subs	r2, r1, #1
 802c558:	2568      	movs	r5, #104	; 0x68
 802c55a:	4355      	muls	r5, r2
 802c55c:	460e      	mov	r6, r1
 802c55e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 802c562:	f000 f941 	bl	802c7e8 <_malloc_r>
 802c566:	4604      	mov	r4, r0
 802c568:	b140      	cbz	r0, 802c57c <__sfmoreglue+0x28>
 802c56a:	2100      	movs	r1, #0
 802c56c:	e880 0042 	stmia.w	r0, {r1, r6}
 802c570:	300c      	adds	r0, #12
 802c572:	60a0      	str	r0, [r4, #8]
 802c574:	f105 0268 	add.w	r2, r5, #104	; 0x68
 802c578:	f7ff f96e 	bl	802b858 <memset>
 802c57c:	4620      	mov	r0, r4
 802c57e:	bd70      	pop	{r4, r5, r6, pc}

0802c580 <__sinit>:
 802c580:	6983      	ldr	r3, [r0, #24]
 802c582:	b510      	push	{r4, lr}
 802c584:	4604      	mov	r4, r0
 802c586:	bb33      	cbnz	r3, 802c5d6 <__sinit+0x56>
 802c588:	6483      	str	r3, [r0, #72]	; 0x48
 802c58a:	64c3      	str	r3, [r0, #76]	; 0x4c
 802c58c:	6503      	str	r3, [r0, #80]	; 0x50
 802c58e:	4b12      	ldr	r3, [pc, #72]	; (802c5d8 <__sinit+0x58>)
 802c590:	4a12      	ldr	r2, [pc, #72]	; (802c5dc <__sinit+0x5c>)
 802c592:	681b      	ldr	r3, [r3, #0]
 802c594:	6282      	str	r2, [r0, #40]	; 0x28
 802c596:	4298      	cmp	r0, r3
 802c598:	bf04      	itt	eq
 802c59a:	2301      	moveq	r3, #1
 802c59c:	6183      	streq	r3, [r0, #24]
 802c59e:	f000 f81f 	bl	802c5e0 <__sfp>
 802c5a2:	6060      	str	r0, [r4, #4]
 802c5a4:	4620      	mov	r0, r4
 802c5a6:	f000 f81b 	bl	802c5e0 <__sfp>
 802c5aa:	60a0      	str	r0, [r4, #8]
 802c5ac:	4620      	mov	r0, r4
 802c5ae:	f000 f817 	bl	802c5e0 <__sfp>
 802c5b2:	2200      	movs	r2, #0
 802c5b4:	60e0      	str	r0, [r4, #12]
 802c5b6:	2104      	movs	r1, #4
 802c5b8:	6860      	ldr	r0, [r4, #4]
 802c5ba:	f7ff ffa7 	bl	802c50c <std.isra.0>
 802c5be:	2201      	movs	r2, #1
 802c5c0:	2109      	movs	r1, #9
 802c5c2:	68a0      	ldr	r0, [r4, #8]
 802c5c4:	f7ff ffa2 	bl	802c50c <std.isra.0>
 802c5c8:	2202      	movs	r2, #2
 802c5ca:	2112      	movs	r1, #18
 802c5cc:	68e0      	ldr	r0, [r4, #12]
 802c5ce:	f7ff ff9d 	bl	802c50c <std.isra.0>
 802c5d2:	2301      	movs	r3, #1
 802c5d4:	61a3      	str	r3, [r4, #24]
 802c5d6:	bd10      	pop	{r4, pc}
 802c5d8:	08031fb0 	.word	0x08031fb0
 802c5dc:	0802c501 	.word	0x0802c501

0802c5e0 <__sfp>:
 802c5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c5e2:	4b1c      	ldr	r3, [pc, #112]	; (802c654 <__sfp+0x74>)
 802c5e4:	681e      	ldr	r6, [r3, #0]
 802c5e6:	69b3      	ldr	r3, [r6, #24]
 802c5e8:	4607      	mov	r7, r0
 802c5ea:	b913      	cbnz	r3, 802c5f2 <__sfp+0x12>
 802c5ec:	4630      	mov	r0, r6
 802c5ee:	f7ff ffc7 	bl	802c580 <__sinit>
 802c5f2:	3648      	adds	r6, #72	; 0x48
 802c5f4:	68b4      	ldr	r4, [r6, #8]
 802c5f6:	6873      	ldr	r3, [r6, #4]
 802c5f8:	3b01      	subs	r3, #1
 802c5fa:	d503      	bpl.n	802c604 <__sfp+0x24>
 802c5fc:	6833      	ldr	r3, [r6, #0]
 802c5fe:	b133      	cbz	r3, 802c60e <__sfp+0x2e>
 802c600:	6836      	ldr	r6, [r6, #0]
 802c602:	e7f7      	b.n	802c5f4 <__sfp+0x14>
 802c604:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 802c608:	b16d      	cbz	r5, 802c626 <__sfp+0x46>
 802c60a:	3468      	adds	r4, #104	; 0x68
 802c60c:	e7f4      	b.n	802c5f8 <__sfp+0x18>
 802c60e:	2104      	movs	r1, #4
 802c610:	4638      	mov	r0, r7
 802c612:	f7ff ff9f 	bl	802c554 <__sfmoreglue>
 802c616:	6030      	str	r0, [r6, #0]
 802c618:	2800      	cmp	r0, #0
 802c61a:	d1f1      	bne.n	802c600 <__sfp+0x20>
 802c61c:	230c      	movs	r3, #12
 802c61e:	603b      	str	r3, [r7, #0]
 802c620:	4604      	mov	r4, r0
 802c622:	4620      	mov	r0, r4
 802c624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802c626:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802c62a:	81e3      	strh	r3, [r4, #14]
 802c62c:	2301      	movs	r3, #1
 802c62e:	81a3      	strh	r3, [r4, #12]
 802c630:	6665      	str	r5, [r4, #100]	; 0x64
 802c632:	6025      	str	r5, [r4, #0]
 802c634:	60a5      	str	r5, [r4, #8]
 802c636:	6065      	str	r5, [r4, #4]
 802c638:	6125      	str	r5, [r4, #16]
 802c63a:	6165      	str	r5, [r4, #20]
 802c63c:	61a5      	str	r5, [r4, #24]
 802c63e:	2208      	movs	r2, #8
 802c640:	4629      	mov	r1, r5
 802c642:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 802c646:	f7ff f907 	bl	802b858 <memset>
 802c64a:	6365      	str	r5, [r4, #52]	; 0x34
 802c64c:	63a5      	str	r5, [r4, #56]	; 0x38
 802c64e:	64a5      	str	r5, [r4, #72]	; 0x48
 802c650:	64e5      	str	r5, [r4, #76]	; 0x4c
 802c652:	e7e6      	b.n	802c622 <__sfp+0x42>
 802c654:	08031fb0 	.word	0x08031fb0

0802c658 <_fwalk_reent>:
 802c658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802c65c:	4680      	mov	r8, r0
 802c65e:	4689      	mov	r9, r1
 802c660:	f100 0448 	add.w	r4, r0, #72	; 0x48
 802c664:	2600      	movs	r6, #0
 802c666:	b914      	cbnz	r4, 802c66e <_fwalk_reent+0x16>
 802c668:	4630      	mov	r0, r6
 802c66a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802c66e:	68a5      	ldr	r5, [r4, #8]
 802c670:	6867      	ldr	r7, [r4, #4]
 802c672:	3f01      	subs	r7, #1
 802c674:	d501      	bpl.n	802c67a <_fwalk_reent+0x22>
 802c676:	6824      	ldr	r4, [r4, #0]
 802c678:	e7f5      	b.n	802c666 <_fwalk_reent+0xe>
 802c67a:	89ab      	ldrh	r3, [r5, #12]
 802c67c:	2b01      	cmp	r3, #1
 802c67e:	d907      	bls.n	802c690 <_fwalk_reent+0x38>
 802c680:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802c684:	3301      	adds	r3, #1
 802c686:	d003      	beq.n	802c690 <_fwalk_reent+0x38>
 802c688:	4629      	mov	r1, r5
 802c68a:	4640      	mov	r0, r8
 802c68c:	47c8      	blx	r9
 802c68e:	4306      	orrs	r6, r0
 802c690:	3568      	adds	r5, #104	; 0x68
 802c692:	e7ee      	b.n	802c672 <_fwalk_reent+0x1a>

0802c694 <_findenv_r>:
 802c694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802c698:	4606      	mov	r6, r0
 802c69a:	468a      	mov	sl, r1
 802c69c:	4617      	mov	r7, r2
 802c69e:	f000 ff2d 	bl	802d4fc <__env_lock>
 802c6a2:	4b1b      	ldr	r3, [pc, #108]	; (802c710 <_findenv_r+0x7c>)
 802c6a4:	f8d3 8000 	ldr.w	r8, [r3]
 802c6a8:	4699      	mov	r9, r3
 802c6aa:	f1b8 0f00 	cmp.w	r8, #0
 802c6ae:	d007      	beq.n	802c6c0 <_findenv_r+0x2c>
 802c6b0:	4654      	mov	r4, sl
 802c6b2:	4623      	mov	r3, r4
 802c6b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 802c6b8:	b332      	cbz	r2, 802c708 <_findenv_r+0x74>
 802c6ba:	2a3d      	cmp	r2, #61	; 0x3d
 802c6bc:	461c      	mov	r4, r3
 802c6be:	d1f8      	bne.n	802c6b2 <_findenv_r+0x1e>
 802c6c0:	4630      	mov	r0, r6
 802c6c2:	f000 ff1c 	bl	802d4fe <__env_unlock>
 802c6c6:	2000      	movs	r0, #0
 802c6c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802c6cc:	f108 0804 	add.w	r8, r8, #4
 802c6d0:	f8d8 0000 	ldr.w	r0, [r8]
 802c6d4:	2800      	cmp	r0, #0
 802c6d6:	d0f3      	beq.n	802c6c0 <_findenv_r+0x2c>
 802c6d8:	4622      	mov	r2, r4
 802c6da:	4651      	mov	r1, sl
 802c6dc:	f7ff fbd2 	bl	802be84 <strncmp>
 802c6e0:	2800      	cmp	r0, #0
 802c6e2:	d1f3      	bne.n	802c6cc <_findenv_r+0x38>
 802c6e4:	f8d8 3000 	ldr.w	r3, [r8]
 802c6e8:	191d      	adds	r5, r3, r4
 802c6ea:	5d1b      	ldrb	r3, [r3, r4]
 802c6ec:	2b3d      	cmp	r3, #61	; 0x3d
 802c6ee:	d1ed      	bne.n	802c6cc <_findenv_r+0x38>
 802c6f0:	f8d9 3000 	ldr.w	r3, [r9]
 802c6f4:	eba8 0303 	sub.w	r3, r8, r3
 802c6f8:	109b      	asrs	r3, r3, #2
 802c6fa:	4630      	mov	r0, r6
 802c6fc:	603b      	str	r3, [r7, #0]
 802c6fe:	f000 fefe 	bl	802d4fe <__env_unlock>
 802c702:	1c68      	adds	r0, r5, #1
 802c704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802c708:	eba4 040a 	sub.w	r4, r4, sl
 802c70c:	e7e0      	b.n	802c6d0 <_findenv_r+0x3c>
 802c70e:	bf00      	nop
 802c710:	20000024 	.word	0x20000024

0802c714 <_getenv_r>:
 802c714:	b507      	push	{r0, r1, r2, lr}
 802c716:	aa01      	add	r2, sp, #4
 802c718:	f7ff ffbc 	bl	802c694 <_findenv_r>
 802c71c:	b003      	add	sp, #12
 802c71e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0802c724 <__gettzinfo>:
 802c724:	4800      	ldr	r0, [pc, #0]	; (802c728 <__gettzinfo+0x4>)
 802c726:	4770      	bx	lr
 802c728:	200001a0 	.word	0x200001a0

0802c72c <malloc>:
 802c72c:	4b02      	ldr	r3, [pc, #8]	; (802c738 <malloc+0xc>)
 802c72e:	4601      	mov	r1, r0
 802c730:	6818      	ldr	r0, [r3, #0]
 802c732:	f000 b859 	b.w	802c7e8 <_malloc_r>
 802c736:	bf00      	nop
 802c738:	200001e0 	.word	0x200001e0

0802c73c <free>:
 802c73c:	4b02      	ldr	r3, [pc, #8]	; (802c748 <free+0xc>)
 802c73e:	4601      	mov	r1, r0
 802c740:	6818      	ldr	r0, [r3, #0]
 802c742:	f000 b803 	b.w	802c74c <_free_r>
 802c746:	bf00      	nop
 802c748:	200001e0 	.word	0x200001e0

0802c74c <_free_r>:
 802c74c:	b538      	push	{r3, r4, r5, lr}
 802c74e:	4605      	mov	r5, r0
 802c750:	2900      	cmp	r1, #0
 802c752:	d045      	beq.n	802c7e0 <_free_r+0x94>
 802c754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802c758:	1f0c      	subs	r4, r1, #4
 802c75a:	2b00      	cmp	r3, #0
 802c75c:	bfb8      	it	lt
 802c75e:	18e4      	addlt	r4, r4, r3
 802c760:	f000 fff6 	bl	802d750 <__malloc_lock>
 802c764:	4a1f      	ldr	r2, [pc, #124]	; (802c7e4 <_free_r+0x98>)
 802c766:	6813      	ldr	r3, [r2, #0]
 802c768:	4610      	mov	r0, r2
 802c76a:	b933      	cbnz	r3, 802c77a <_free_r+0x2e>
 802c76c:	6063      	str	r3, [r4, #4]
 802c76e:	6014      	str	r4, [r2, #0]
 802c770:	4628      	mov	r0, r5
 802c772:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802c776:	f000 bfec 	b.w	802d752 <__malloc_unlock>
 802c77a:	42a3      	cmp	r3, r4
 802c77c:	d90c      	bls.n	802c798 <_free_r+0x4c>
 802c77e:	6821      	ldr	r1, [r4, #0]
 802c780:	1862      	adds	r2, r4, r1
 802c782:	4293      	cmp	r3, r2
 802c784:	bf04      	itt	eq
 802c786:	681a      	ldreq	r2, [r3, #0]
 802c788:	685b      	ldreq	r3, [r3, #4]
 802c78a:	6063      	str	r3, [r4, #4]
 802c78c:	bf04      	itt	eq
 802c78e:	1852      	addeq	r2, r2, r1
 802c790:	6022      	streq	r2, [r4, #0]
 802c792:	6004      	str	r4, [r0, #0]
 802c794:	e7ec      	b.n	802c770 <_free_r+0x24>
 802c796:	4613      	mov	r3, r2
 802c798:	685a      	ldr	r2, [r3, #4]
 802c79a:	b10a      	cbz	r2, 802c7a0 <_free_r+0x54>
 802c79c:	42a2      	cmp	r2, r4
 802c79e:	d9fa      	bls.n	802c796 <_free_r+0x4a>
 802c7a0:	6819      	ldr	r1, [r3, #0]
 802c7a2:	1858      	adds	r0, r3, r1
 802c7a4:	42a0      	cmp	r0, r4
 802c7a6:	d10b      	bne.n	802c7c0 <_free_r+0x74>
 802c7a8:	6820      	ldr	r0, [r4, #0]
 802c7aa:	4401      	add	r1, r0
 802c7ac:	1858      	adds	r0, r3, r1
 802c7ae:	4282      	cmp	r2, r0
 802c7b0:	6019      	str	r1, [r3, #0]
 802c7b2:	d1dd      	bne.n	802c770 <_free_r+0x24>
 802c7b4:	6810      	ldr	r0, [r2, #0]
 802c7b6:	6852      	ldr	r2, [r2, #4]
 802c7b8:	605a      	str	r2, [r3, #4]
 802c7ba:	4401      	add	r1, r0
 802c7bc:	6019      	str	r1, [r3, #0]
 802c7be:	e7d7      	b.n	802c770 <_free_r+0x24>
 802c7c0:	d902      	bls.n	802c7c8 <_free_r+0x7c>
 802c7c2:	230c      	movs	r3, #12
 802c7c4:	602b      	str	r3, [r5, #0]
 802c7c6:	e7d3      	b.n	802c770 <_free_r+0x24>
 802c7c8:	6820      	ldr	r0, [r4, #0]
 802c7ca:	1821      	adds	r1, r4, r0
 802c7cc:	428a      	cmp	r2, r1
 802c7ce:	bf04      	itt	eq
 802c7d0:	6811      	ldreq	r1, [r2, #0]
 802c7d2:	6852      	ldreq	r2, [r2, #4]
 802c7d4:	6062      	str	r2, [r4, #4]
 802c7d6:	bf04      	itt	eq
 802c7d8:	1809      	addeq	r1, r1, r0
 802c7da:	6021      	streq	r1, [r4, #0]
 802c7dc:	605c      	str	r4, [r3, #4]
 802c7de:	e7c7      	b.n	802c770 <_free_r+0x24>
 802c7e0:	bd38      	pop	{r3, r4, r5, pc}
 802c7e2:	bf00      	nop
 802c7e4:	20017488 	.word	0x20017488

0802c7e8 <_malloc_r>:
 802c7e8:	b570      	push	{r4, r5, r6, lr}
 802c7ea:	1ccd      	adds	r5, r1, #3
 802c7ec:	f025 0503 	bic.w	r5, r5, #3
 802c7f0:	3508      	adds	r5, #8
 802c7f2:	2d0c      	cmp	r5, #12
 802c7f4:	bf38      	it	cc
 802c7f6:	250c      	movcc	r5, #12
 802c7f8:	2d00      	cmp	r5, #0
 802c7fa:	4606      	mov	r6, r0
 802c7fc:	db01      	blt.n	802c802 <_malloc_r+0x1a>
 802c7fe:	42a9      	cmp	r1, r5
 802c800:	d903      	bls.n	802c80a <_malloc_r+0x22>
 802c802:	230c      	movs	r3, #12
 802c804:	6033      	str	r3, [r6, #0]
 802c806:	2000      	movs	r0, #0
 802c808:	bd70      	pop	{r4, r5, r6, pc}
 802c80a:	f000 ffa1 	bl	802d750 <__malloc_lock>
 802c80e:	4a23      	ldr	r2, [pc, #140]	; (802c89c <_malloc_r+0xb4>)
 802c810:	6814      	ldr	r4, [r2, #0]
 802c812:	4621      	mov	r1, r4
 802c814:	b991      	cbnz	r1, 802c83c <_malloc_r+0x54>
 802c816:	4c22      	ldr	r4, [pc, #136]	; (802c8a0 <_malloc_r+0xb8>)
 802c818:	6823      	ldr	r3, [r4, #0]
 802c81a:	b91b      	cbnz	r3, 802c824 <_malloc_r+0x3c>
 802c81c:	4630      	mov	r0, r6
 802c81e:	f000 fc67 	bl	802d0f0 <_sbrk_r>
 802c822:	6020      	str	r0, [r4, #0]
 802c824:	4629      	mov	r1, r5
 802c826:	4630      	mov	r0, r6
 802c828:	f000 fc62 	bl	802d0f0 <_sbrk_r>
 802c82c:	1c43      	adds	r3, r0, #1
 802c82e:	d126      	bne.n	802c87e <_malloc_r+0x96>
 802c830:	230c      	movs	r3, #12
 802c832:	6033      	str	r3, [r6, #0]
 802c834:	4630      	mov	r0, r6
 802c836:	f000 ff8c 	bl	802d752 <__malloc_unlock>
 802c83a:	e7e4      	b.n	802c806 <_malloc_r+0x1e>
 802c83c:	680b      	ldr	r3, [r1, #0]
 802c83e:	1b5b      	subs	r3, r3, r5
 802c840:	d41a      	bmi.n	802c878 <_malloc_r+0x90>
 802c842:	2b0b      	cmp	r3, #11
 802c844:	d90f      	bls.n	802c866 <_malloc_r+0x7e>
 802c846:	600b      	str	r3, [r1, #0]
 802c848:	50cd      	str	r5, [r1, r3]
 802c84a:	18cc      	adds	r4, r1, r3
 802c84c:	4630      	mov	r0, r6
 802c84e:	f000 ff80 	bl	802d752 <__malloc_unlock>
 802c852:	f104 000b 	add.w	r0, r4, #11
 802c856:	1d23      	adds	r3, r4, #4
 802c858:	f020 0007 	bic.w	r0, r0, #7
 802c85c:	1ac3      	subs	r3, r0, r3
 802c85e:	d01b      	beq.n	802c898 <_malloc_r+0xb0>
 802c860:	425a      	negs	r2, r3
 802c862:	50e2      	str	r2, [r4, r3]
 802c864:	bd70      	pop	{r4, r5, r6, pc}
 802c866:	428c      	cmp	r4, r1
 802c868:	bf0d      	iteet	eq
 802c86a:	6863      	ldreq	r3, [r4, #4]
 802c86c:	684b      	ldrne	r3, [r1, #4]
 802c86e:	6063      	strne	r3, [r4, #4]
 802c870:	6013      	streq	r3, [r2, #0]
 802c872:	bf18      	it	ne
 802c874:	460c      	movne	r4, r1
 802c876:	e7e9      	b.n	802c84c <_malloc_r+0x64>
 802c878:	460c      	mov	r4, r1
 802c87a:	6849      	ldr	r1, [r1, #4]
 802c87c:	e7ca      	b.n	802c814 <_malloc_r+0x2c>
 802c87e:	1cc4      	adds	r4, r0, #3
 802c880:	f024 0403 	bic.w	r4, r4, #3
 802c884:	42a0      	cmp	r0, r4
 802c886:	d005      	beq.n	802c894 <_malloc_r+0xac>
 802c888:	1a21      	subs	r1, r4, r0
 802c88a:	4630      	mov	r0, r6
 802c88c:	f000 fc30 	bl	802d0f0 <_sbrk_r>
 802c890:	3001      	adds	r0, #1
 802c892:	d0cd      	beq.n	802c830 <_malloc_r+0x48>
 802c894:	6025      	str	r5, [r4, #0]
 802c896:	e7d9      	b.n	802c84c <_malloc_r+0x64>
 802c898:	bd70      	pop	{r4, r5, r6, pc}
 802c89a:	bf00      	nop
 802c89c:	20017488 	.word	0x20017488
 802c8a0:	2001748c 	.word	0x2001748c

0802c8a4 <__ssputs_r>:
 802c8a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802c8a8:	688e      	ldr	r6, [r1, #8]
 802c8aa:	429e      	cmp	r6, r3
 802c8ac:	4682      	mov	sl, r0
 802c8ae:	460c      	mov	r4, r1
 802c8b0:	4691      	mov	r9, r2
 802c8b2:	4698      	mov	r8, r3
 802c8b4:	d835      	bhi.n	802c922 <__ssputs_r+0x7e>
 802c8b6:	898a      	ldrh	r2, [r1, #12]
 802c8b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802c8bc:	d031      	beq.n	802c922 <__ssputs_r+0x7e>
 802c8be:	6825      	ldr	r5, [r4, #0]
 802c8c0:	6909      	ldr	r1, [r1, #16]
 802c8c2:	1a6f      	subs	r7, r5, r1
 802c8c4:	6965      	ldr	r5, [r4, #20]
 802c8c6:	2302      	movs	r3, #2
 802c8c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802c8cc:	fb95 f5f3 	sdiv	r5, r5, r3
 802c8d0:	f108 0301 	add.w	r3, r8, #1
 802c8d4:	443b      	add	r3, r7
 802c8d6:	429d      	cmp	r5, r3
 802c8d8:	bf38      	it	cc
 802c8da:	461d      	movcc	r5, r3
 802c8dc:	0553      	lsls	r3, r2, #21
 802c8de:	d531      	bpl.n	802c944 <__ssputs_r+0xa0>
 802c8e0:	4629      	mov	r1, r5
 802c8e2:	f7ff ff81 	bl	802c7e8 <_malloc_r>
 802c8e6:	4606      	mov	r6, r0
 802c8e8:	b950      	cbnz	r0, 802c900 <__ssputs_r+0x5c>
 802c8ea:	230c      	movs	r3, #12
 802c8ec:	f8ca 3000 	str.w	r3, [sl]
 802c8f0:	89a3      	ldrh	r3, [r4, #12]
 802c8f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802c8f6:	81a3      	strh	r3, [r4, #12]
 802c8f8:	f04f 30ff 	mov.w	r0, #4294967295
 802c8fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802c900:	463a      	mov	r2, r7
 802c902:	6921      	ldr	r1, [r4, #16]
 802c904:	f7fe ff83 	bl	802b80e <memcpy>
 802c908:	89a3      	ldrh	r3, [r4, #12]
 802c90a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 802c90e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802c912:	81a3      	strh	r3, [r4, #12]
 802c914:	6126      	str	r6, [r4, #16]
 802c916:	6165      	str	r5, [r4, #20]
 802c918:	443e      	add	r6, r7
 802c91a:	1bed      	subs	r5, r5, r7
 802c91c:	6026      	str	r6, [r4, #0]
 802c91e:	60a5      	str	r5, [r4, #8]
 802c920:	4646      	mov	r6, r8
 802c922:	4546      	cmp	r6, r8
 802c924:	bf28      	it	cs
 802c926:	4646      	movcs	r6, r8
 802c928:	4632      	mov	r2, r6
 802c92a:	4649      	mov	r1, r9
 802c92c:	6820      	ldr	r0, [r4, #0]
 802c92e:	f7fe ff79 	bl	802b824 <memmove>
 802c932:	68a3      	ldr	r3, [r4, #8]
 802c934:	1b9b      	subs	r3, r3, r6
 802c936:	60a3      	str	r3, [r4, #8]
 802c938:	6823      	ldr	r3, [r4, #0]
 802c93a:	441e      	add	r6, r3
 802c93c:	6026      	str	r6, [r4, #0]
 802c93e:	2000      	movs	r0, #0
 802c940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802c944:	462a      	mov	r2, r5
 802c946:	f000 ff05 	bl	802d754 <_realloc_r>
 802c94a:	4606      	mov	r6, r0
 802c94c:	2800      	cmp	r0, #0
 802c94e:	d1e1      	bne.n	802c914 <__ssputs_r+0x70>
 802c950:	6921      	ldr	r1, [r4, #16]
 802c952:	4650      	mov	r0, sl
 802c954:	f7ff fefa 	bl	802c74c <_free_r>
 802c958:	e7c7      	b.n	802c8ea <__ssputs_r+0x46>
	...

0802c95c <_svfiprintf_r>:
 802c95c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c960:	b09d      	sub	sp, #116	; 0x74
 802c962:	4680      	mov	r8, r0
 802c964:	9303      	str	r3, [sp, #12]
 802c966:	898b      	ldrh	r3, [r1, #12]
 802c968:	061c      	lsls	r4, r3, #24
 802c96a:	460d      	mov	r5, r1
 802c96c:	4616      	mov	r6, r2
 802c96e:	d50f      	bpl.n	802c990 <_svfiprintf_r+0x34>
 802c970:	690b      	ldr	r3, [r1, #16]
 802c972:	b96b      	cbnz	r3, 802c990 <_svfiprintf_r+0x34>
 802c974:	2140      	movs	r1, #64	; 0x40
 802c976:	f7ff ff37 	bl	802c7e8 <_malloc_r>
 802c97a:	6028      	str	r0, [r5, #0]
 802c97c:	6128      	str	r0, [r5, #16]
 802c97e:	b928      	cbnz	r0, 802c98c <_svfiprintf_r+0x30>
 802c980:	230c      	movs	r3, #12
 802c982:	f8c8 3000 	str.w	r3, [r8]
 802c986:	f04f 30ff 	mov.w	r0, #4294967295
 802c98a:	e0c5      	b.n	802cb18 <_svfiprintf_r+0x1bc>
 802c98c:	2340      	movs	r3, #64	; 0x40
 802c98e:	616b      	str	r3, [r5, #20]
 802c990:	2300      	movs	r3, #0
 802c992:	9309      	str	r3, [sp, #36]	; 0x24
 802c994:	2320      	movs	r3, #32
 802c996:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802c99a:	2330      	movs	r3, #48	; 0x30
 802c99c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802c9a0:	f04f 0b01 	mov.w	fp, #1
 802c9a4:	4637      	mov	r7, r6
 802c9a6:	463c      	mov	r4, r7
 802c9a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 802c9ac:	2b00      	cmp	r3, #0
 802c9ae:	d13c      	bne.n	802ca2a <_svfiprintf_r+0xce>
 802c9b0:	ebb7 0a06 	subs.w	sl, r7, r6
 802c9b4:	d00b      	beq.n	802c9ce <_svfiprintf_r+0x72>
 802c9b6:	4653      	mov	r3, sl
 802c9b8:	4632      	mov	r2, r6
 802c9ba:	4629      	mov	r1, r5
 802c9bc:	4640      	mov	r0, r8
 802c9be:	f7ff ff71 	bl	802c8a4 <__ssputs_r>
 802c9c2:	3001      	adds	r0, #1
 802c9c4:	f000 80a3 	beq.w	802cb0e <_svfiprintf_r+0x1b2>
 802c9c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802c9ca:	4453      	add	r3, sl
 802c9cc:	9309      	str	r3, [sp, #36]	; 0x24
 802c9ce:	783b      	ldrb	r3, [r7, #0]
 802c9d0:	2b00      	cmp	r3, #0
 802c9d2:	f000 809c 	beq.w	802cb0e <_svfiprintf_r+0x1b2>
 802c9d6:	2300      	movs	r3, #0
 802c9d8:	f04f 32ff 	mov.w	r2, #4294967295
 802c9dc:	9304      	str	r3, [sp, #16]
 802c9de:	9307      	str	r3, [sp, #28]
 802c9e0:	9205      	str	r2, [sp, #20]
 802c9e2:	9306      	str	r3, [sp, #24]
 802c9e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802c9e8:	931a      	str	r3, [sp, #104]	; 0x68
 802c9ea:	2205      	movs	r2, #5
 802c9ec:	7821      	ldrb	r1, [r4, #0]
 802c9ee:	4850      	ldr	r0, [pc, #320]	; (802cb30 <_svfiprintf_r+0x1d4>)
 802c9f0:	f7e3 fb3e 	bl	8010070 <memchr>
 802c9f4:	1c67      	adds	r7, r4, #1
 802c9f6:	9b04      	ldr	r3, [sp, #16]
 802c9f8:	b9d8      	cbnz	r0, 802ca32 <_svfiprintf_r+0xd6>
 802c9fa:	06d9      	lsls	r1, r3, #27
 802c9fc:	bf44      	itt	mi
 802c9fe:	2220      	movmi	r2, #32
 802ca00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 802ca04:	071a      	lsls	r2, r3, #28
 802ca06:	bf44      	itt	mi
 802ca08:	222b      	movmi	r2, #43	; 0x2b
 802ca0a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 802ca0e:	7822      	ldrb	r2, [r4, #0]
 802ca10:	2a2a      	cmp	r2, #42	; 0x2a
 802ca12:	d016      	beq.n	802ca42 <_svfiprintf_r+0xe6>
 802ca14:	9a07      	ldr	r2, [sp, #28]
 802ca16:	2100      	movs	r1, #0
 802ca18:	200a      	movs	r0, #10
 802ca1a:	4627      	mov	r7, r4
 802ca1c:	3401      	adds	r4, #1
 802ca1e:	783b      	ldrb	r3, [r7, #0]
 802ca20:	3b30      	subs	r3, #48	; 0x30
 802ca22:	2b09      	cmp	r3, #9
 802ca24:	d951      	bls.n	802caca <_svfiprintf_r+0x16e>
 802ca26:	b1c9      	cbz	r1, 802ca5c <_svfiprintf_r+0x100>
 802ca28:	e011      	b.n	802ca4e <_svfiprintf_r+0xf2>
 802ca2a:	2b25      	cmp	r3, #37	; 0x25
 802ca2c:	d0c0      	beq.n	802c9b0 <_svfiprintf_r+0x54>
 802ca2e:	4627      	mov	r7, r4
 802ca30:	e7b9      	b.n	802c9a6 <_svfiprintf_r+0x4a>
 802ca32:	4a3f      	ldr	r2, [pc, #252]	; (802cb30 <_svfiprintf_r+0x1d4>)
 802ca34:	1a80      	subs	r0, r0, r2
 802ca36:	fa0b f000 	lsl.w	r0, fp, r0
 802ca3a:	4318      	orrs	r0, r3
 802ca3c:	9004      	str	r0, [sp, #16]
 802ca3e:	463c      	mov	r4, r7
 802ca40:	e7d3      	b.n	802c9ea <_svfiprintf_r+0x8e>
 802ca42:	9a03      	ldr	r2, [sp, #12]
 802ca44:	1d11      	adds	r1, r2, #4
 802ca46:	6812      	ldr	r2, [r2, #0]
 802ca48:	9103      	str	r1, [sp, #12]
 802ca4a:	2a00      	cmp	r2, #0
 802ca4c:	db01      	blt.n	802ca52 <_svfiprintf_r+0xf6>
 802ca4e:	9207      	str	r2, [sp, #28]
 802ca50:	e004      	b.n	802ca5c <_svfiprintf_r+0x100>
 802ca52:	4252      	negs	r2, r2
 802ca54:	f043 0302 	orr.w	r3, r3, #2
 802ca58:	9207      	str	r2, [sp, #28]
 802ca5a:	9304      	str	r3, [sp, #16]
 802ca5c:	783b      	ldrb	r3, [r7, #0]
 802ca5e:	2b2e      	cmp	r3, #46	; 0x2e
 802ca60:	d10e      	bne.n	802ca80 <_svfiprintf_r+0x124>
 802ca62:	787b      	ldrb	r3, [r7, #1]
 802ca64:	2b2a      	cmp	r3, #42	; 0x2a
 802ca66:	f107 0101 	add.w	r1, r7, #1
 802ca6a:	d132      	bne.n	802cad2 <_svfiprintf_r+0x176>
 802ca6c:	9b03      	ldr	r3, [sp, #12]
 802ca6e:	1d1a      	adds	r2, r3, #4
 802ca70:	681b      	ldr	r3, [r3, #0]
 802ca72:	9203      	str	r2, [sp, #12]
 802ca74:	2b00      	cmp	r3, #0
 802ca76:	bfb8      	it	lt
 802ca78:	f04f 33ff 	movlt.w	r3, #4294967295
 802ca7c:	3702      	adds	r7, #2
 802ca7e:	9305      	str	r3, [sp, #20]
 802ca80:	4c2c      	ldr	r4, [pc, #176]	; (802cb34 <_svfiprintf_r+0x1d8>)
 802ca82:	7839      	ldrb	r1, [r7, #0]
 802ca84:	2203      	movs	r2, #3
 802ca86:	4620      	mov	r0, r4
 802ca88:	f7e3 faf2 	bl	8010070 <memchr>
 802ca8c:	b138      	cbz	r0, 802ca9e <_svfiprintf_r+0x142>
 802ca8e:	2340      	movs	r3, #64	; 0x40
 802ca90:	1b00      	subs	r0, r0, r4
 802ca92:	fa03 f000 	lsl.w	r0, r3, r0
 802ca96:	9b04      	ldr	r3, [sp, #16]
 802ca98:	4303      	orrs	r3, r0
 802ca9a:	9304      	str	r3, [sp, #16]
 802ca9c:	3701      	adds	r7, #1
 802ca9e:	7839      	ldrb	r1, [r7, #0]
 802caa0:	4825      	ldr	r0, [pc, #148]	; (802cb38 <_svfiprintf_r+0x1dc>)
 802caa2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802caa6:	2206      	movs	r2, #6
 802caa8:	1c7e      	adds	r6, r7, #1
 802caaa:	f7e3 fae1 	bl	8010070 <memchr>
 802caae:	2800      	cmp	r0, #0
 802cab0:	d035      	beq.n	802cb1e <_svfiprintf_r+0x1c2>
 802cab2:	4b22      	ldr	r3, [pc, #136]	; (802cb3c <_svfiprintf_r+0x1e0>)
 802cab4:	b9fb      	cbnz	r3, 802caf6 <_svfiprintf_r+0x19a>
 802cab6:	9b03      	ldr	r3, [sp, #12]
 802cab8:	3307      	adds	r3, #7
 802caba:	f023 0307 	bic.w	r3, r3, #7
 802cabe:	3308      	adds	r3, #8
 802cac0:	9303      	str	r3, [sp, #12]
 802cac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802cac4:	444b      	add	r3, r9
 802cac6:	9309      	str	r3, [sp, #36]	; 0x24
 802cac8:	e76c      	b.n	802c9a4 <_svfiprintf_r+0x48>
 802caca:	fb00 3202 	mla	r2, r0, r2, r3
 802cace:	2101      	movs	r1, #1
 802cad0:	e7a3      	b.n	802ca1a <_svfiprintf_r+0xbe>
 802cad2:	2300      	movs	r3, #0
 802cad4:	9305      	str	r3, [sp, #20]
 802cad6:	4618      	mov	r0, r3
 802cad8:	240a      	movs	r4, #10
 802cada:	460f      	mov	r7, r1
 802cadc:	3101      	adds	r1, #1
 802cade:	783a      	ldrb	r2, [r7, #0]
 802cae0:	3a30      	subs	r2, #48	; 0x30
 802cae2:	2a09      	cmp	r2, #9
 802cae4:	d903      	bls.n	802caee <_svfiprintf_r+0x192>
 802cae6:	2b00      	cmp	r3, #0
 802cae8:	d0ca      	beq.n	802ca80 <_svfiprintf_r+0x124>
 802caea:	9005      	str	r0, [sp, #20]
 802caec:	e7c8      	b.n	802ca80 <_svfiprintf_r+0x124>
 802caee:	fb04 2000 	mla	r0, r4, r0, r2
 802caf2:	2301      	movs	r3, #1
 802caf4:	e7f1      	b.n	802cada <_svfiprintf_r+0x17e>
 802caf6:	ab03      	add	r3, sp, #12
 802caf8:	9300      	str	r3, [sp, #0]
 802cafa:	462a      	mov	r2, r5
 802cafc:	4b10      	ldr	r3, [pc, #64]	; (802cb40 <_svfiprintf_r+0x1e4>)
 802cafe:	a904      	add	r1, sp, #16
 802cb00:	4640      	mov	r0, r8
 802cb02:	f3af 8000 	nop.w
 802cb06:	f1b0 3fff 	cmp.w	r0, #4294967295
 802cb0a:	4681      	mov	r9, r0
 802cb0c:	d1d9      	bne.n	802cac2 <_svfiprintf_r+0x166>
 802cb0e:	89ab      	ldrh	r3, [r5, #12]
 802cb10:	065b      	lsls	r3, r3, #25
 802cb12:	f53f af38 	bmi.w	802c986 <_svfiprintf_r+0x2a>
 802cb16:	9809      	ldr	r0, [sp, #36]	; 0x24
 802cb18:	b01d      	add	sp, #116	; 0x74
 802cb1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802cb1e:	ab03      	add	r3, sp, #12
 802cb20:	9300      	str	r3, [sp, #0]
 802cb22:	462a      	mov	r2, r5
 802cb24:	4b06      	ldr	r3, [pc, #24]	; (802cb40 <_svfiprintf_r+0x1e4>)
 802cb26:	a904      	add	r1, sp, #16
 802cb28:	4640      	mov	r0, r8
 802cb2a:	f000 f9c1 	bl	802ceb0 <_printf_i>
 802cb2e:	e7ea      	b.n	802cb06 <_svfiprintf_r+0x1aa>
 802cb30:	08032014 	.word	0x08032014
 802cb34:	0803201a 	.word	0x0803201a
 802cb38:	0803201e 	.word	0x0803201e
 802cb3c:	00000000 	.word	0x00000000
 802cb40:	0802c8a5 	.word	0x0802c8a5

0802cb44 <__sfputc_r>:
 802cb44:	6893      	ldr	r3, [r2, #8]
 802cb46:	3b01      	subs	r3, #1
 802cb48:	2b00      	cmp	r3, #0
 802cb4a:	b410      	push	{r4}
 802cb4c:	6093      	str	r3, [r2, #8]
 802cb4e:	da09      	bge.n	802cb64 <__sfputc_r+0x20>
 802cb50:	6994      	ldr	r4, [r2, #24]
 802cb52:	42a3      	cmp	r3, r4
 802cb54:	db02      	blt.n	802cb5c <__sfputc_r+0x18>
 802cb56:	b2cb      	uxtb	r3, r1
 802cb58:	2b0a      	cmp	r3, #10
 802cb5a:	d103      	bne.n	802cb64 <__sfputc_r+0x20>
 802cb5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 802cb60:	f000 bbea 	b.w	802d338 <__swbuf_r>
 802cb64:	6813      	ldr	r3, [r2, #0]
 802cb66:	1c58      	adds	r0, r3, #1
 802cb68:	6010      	str	r0, [r2, #0]
 802cb6a:	7019      	strb	r1, [r3, #0]
 802cb6c:	b2c8      	uxtb	r0, r1
 802cb6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 802cb72:	4770      	bx	lr

0802cb74 <__sfputs_r>:
 802cb74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802cb76:	4606      	mov	r6, r0
 802cb78:	460f      	mov	r7, r1
 802cb7a:	4614      	mov	r4, r2
 802cb7c:	18d5      	adds	r5, r2, r3
 802cb7e:	42ac      	cmp	r4, r5
 802cb80:	d101      	bne.n	802cb86 <__sfputs_r+0x12>
 802cb82:	2000      	movs	r0, #0
 802cb84:	e007      	b.n	802cb96 <__sfputs_r+0x22>
 802cb86:	463a      	mov	r2, r7
 802cb88:	f814 1b01 	ldrb.w	r1, [r4], #1
 802cb8c:	4630      	mov	r0, r6
 802cb8e:	f7ff ffd9 	bl	802cb44 <__sfputc_r>
 802cb92:	1c43      	adds	r3, r0, #1
 802cb94:	d1f3      	bne.n	802cb7e <__sfputs_r+0xa>
 802cb96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0802cb98 <_vfiprintf_r>:
 802cb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802cb9c:	b09d      	sub	sp, #116	; 0x74
 802cb9e:	460c      	mov	r4, r1
 802cba0:	4617      	mov	r7, r2
 802cba2:	9303      	str	r3, [sp, #12]
 802cba4:	4606      	mov	r6, r0
 802cba6:	b118      	cbz	r0, 802cbb0 <_vfiprintf_r+0x18>
 802cba8:	6983      	ldr	r3, [r0, #24]
 802cbaa:	b90b      	cbnz	r3, 802cbb0 <_vfiprintf_r+0x18>
 802cbac:	f7ff fce8 	bl	802c580 <__sinit>
 802cbb0:	4b7c      	ldr	r3, [pc, #496]	; (802cda4 <_vfiprintf_r+0x20c>)
 802cbb2:	429c      	cmp	r4, r3
 802cbb4:	d157      	bne.n	802cc66 <_vfiprintf_r+0xce>
 802cbb6:	6874      	ldr	r4, [r6, #4]
 802cbb8:	89a3      	ldrh	r3, [r4, #12]
 802cbba:	0718      	lsls	r0, r3, #28
 802cbbc:	d55d      	bpl.n	802cc7a <_vfiprintf_r+0xe2>
 802cbbe:	6923      	ldr	r3, [r4, #16]
 802cbc0:	2b00      	cmp	r3, #0
 802cbc2:	d05a      	beq.n	802cc7a <_vfiprintf_r+0xe2>
 802cbc4:	2300      	movs	r3, #0
 802cbc6:	9309      	str	r3, [sp, #36]	; 0x24
 802cbc8:	2320      	movs	r3, #32
 802cbca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802cbce:	2330      	movs	r3, #48	; 0x30
 802cbd0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802cbd4:	f04f 0b01 	mov.w	fp, #1
 802cbd8:	46b8      	mov	r8, r7
 802cbda:	4645      	mov	r5, r8
 802cbdc:	f815 3b01 	ldrb.w	r3, [r5], #1
 802cbe0:	2b00      	cmp	r3, #0
 802cbe2:	d155      	bne.n	802cc90 <_vfiprintf_r+0xf8>
 802cbe4:	ebb8 0a07 	subs.w	sl, r8, r7
 802cbe8:	d00b      	beq.n	802cc02 <_vfiprintf_r+0x6a>
 802cbea:	4653      	mov	r3, sl
 802cbec:	463a      	mov	r2, r7
 802cbee:	4621      	mov	r1, r4
 802cbf0:	4630      	mov	r0, r6
 802cbf2:	f7ff ffbf 	bl	802cb74 <__sfputs_r>
 802cbf6:	3001      	adds	r0, #1
 802cbf8:	f000 80c4 	beq.w	802cd84 <_vfiprintf_r+0x1ec>
 802cbfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802cbfe:	4453      	add	r3, sl
 802cc00:	9309      	str	r3, [sp, #36]	; 0x24
 802cc02:	f898 3000 	ldrb.w	r3, [r8]
 802cc06:	2b00      	cmp	r3, #0
 802cc08:	f000 80bc 	beq.w	802cd84 <_vfiprintf_r+0x1ec>
 802cc0c:	2300      	movs	r3, #0
 802cc0e:	f04f 32ff 	mov.w	r2, #4294967295
 802cc12:	9304      	str	r3, [sp, #16]
 802cc14:	9307      	str	r3, [sp, #28]
 802cc16:	9205      	str	r2, [sp, #20]
 802cc18:	9306      	str	r3, [sp, #24]
 802cc1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802cc1e:	931a      	str	r3, [sp, #104]	; 0x68
 802cc20:	2205      	movs	r2, #5
 802cc22:	7829      	ldrb	r1, [r5, #0]
 802cc24:	4860      	ldr	r0, [pc, #384]	; (802cda8 <_vfiprintf_r+0x210>)
 802cc26:	f7e3 fa23 	bl	8010070 <memchr>
 802cc2a:	f105 0801 	add.w	r8, r5, #1
 802cc2e:	9b04      	ldr	r3, [sp, #16]
 802cc30:	2800      	cmp	r0, #0
 802cc32:	d131      	bne.n	802cc98 <_vfiprintf_r+0x100>
 802cc34:	06d9      	lsls	r1, r3, #27
 802cc36:	bf44      	itt	mi
 802cc38:	2220      	movmi	r2, #32
 802cc3a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 802cc3e:	071a      	lsls	r2, r3, #28
 802cc40:	bf44      	itt	mi
 802cc42:	222b      	movmi	r2, #43	; 0x2b
 802cc44:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 802cc48:	782a      	ldrb	r2, [r5, #0]
 802cc4a:	2a2a      	cmp	r2, #42	; 0x2a
 802cc4c:	d02c      	beq.n	802cca8 <_vfiprintf_r+0x110>
 802cc4e:	9a07      	ldr	r2, [sp, #28]
 802cc50:	2100      	movs	r1, #0
 802cc52:	200a      	movs	r0, #10
 802cc54:	46a8      	mov	r8, r5
 802cc56:	3501      	adds	r5, #1
 802cc58:	f898 3000 	ldrb.w	r3, [r8]
 802cc5c:	3b30      	subs	r3, #48	; 0x30
 802cc5e:	2b09      	cmp	r3, #9
 802cc60:	d96d      	bls.n	802cd3e <_vfiprintf_r+0x1a6>
 802cc62:	b371      	cbz	r1, 802ccc2 <_vfiprintf_r+0x12a>
 802cc64:	e026      	b.n	802ccb4 <_vfiprintf_r+0x11c>
 802cc66:	4b51      	ldr	r3, [pc, #324]	; (802cdac <_vfiprintf_r+0x214>)
 802cc68:	429c      	cmp	r4, r3
 802cc6a:	d101      	bne.n	802cc70 <_vfiprintf_r+0xd8>
 802cc6c:	68b4      	ldr	r4, [r6, #8]
 802cc6e:	e7a3      	b.n	802cbb8 <_vfiprintf_r+0x20>
 802cc70:	4b4f      	ldr	r3, [pc, #316]	; (802cdb0 <_vfiprintf_r+0x218>)
 802cc72:	429c      	cmp	r4, r3
 802cc74:	bf08      	it	eq
 802cc76:	68f4      	ldreq	r4, [r6, #12]
 802cc78:	e79e      	b.n	802cbb8 <_vfiprintf_r+0x20>
 802cc7a:	4621      	mov	r1, r4
 802cc7c:	4630      	mov	r0, r6
 802cc7e:	f000 fbbf 	bl	802d400 <__swsetup_r>
 802cc82:	2800      	cmp	r0, #0
 802cc84:	d09e      	beq.n	802cbc4 <_vfiprintf_r+0x2c>
 802cc86:	f04f 30ff 	mov.w	r0, #4294967295
 802cc8a:	b01d      	add	sp, #116	; 0x74
 802cc8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802cc90:	2b25      	cmp	r3, #37	; 0x25
 802cc92:	d0a7      	beq.n	802cbe4 <_vfiprintf_r+0x4c>
 802cc94:	46a8      	mov	r8, r5
 802cc96:	e7a0      	b.n	802cbda <_vfiprintf_r+0x42>
 802cc98:	4a43      	ldr	r2, [pc, #268]	; (802cda8 <_vfiprintf_r+0x210>)
 802cc9a:	1a80      	subs	r0, r0, r2
 802cc9c:	fa0b f000 	lsl.w	r0, fp, r0
 802cca0:	4318      	orrs	r0, r3
 802cca2:	9004      	str	r0, [sp, #16]
 802cca4:	4645      	mov	r5, r8
 802cca6:	e7bb      	b.n	802cc20 <_vfiprintf_r+0x88>
 802cca8:	9a03      	ldr	r2, [sp, #12]
 802ccaa:	1d11      	adds	r1, r2, #4
 802ccac:	6812      	ldr	r2, [r2, #0]
 802ccae:	9103      	str	r1, [sp, #12]
 802ccb0:	2a00      	cmp	r2, #0
 802ccb2:	db01      	blt.n	802ccb8 <_vfiprintf_r+0x120>
 802ccb4:	9207      	str	r2, [sp, #28]
 802ccb6:	e004      	b.n	802ccc2 <_vfiprintf_r+0x12a>
 802ccb8:	4252      	negs	r2, r2
 802ccba:	f043 0302 	orr.w	r3, r3, #2
 802ccbe:	9207      	str	r2, [sp, #28]
 802ccc0:	9304      	str	r3, [sp, #16]
 802ccc2:	f898 3000 	ldrb.w	r3, [r8]
 802ccc6:	2b2e      	cmp	r3, #46	; 0x2e
 802ccc8:	d110      	bne.n	802ccec <_vfiprintf_r+0x154>
 802ccca:	f898 3001 	ldrb.w	r3, [r8, #1]
 802ccce:	2b2a      	cmp	r3, #42	; 0x2a
 802ccd0:	f108 0101 	add.w	r1, r8, #1
 802ccd4:	d137      	bne.n	802cd46 <_vfiprintf_r+0x1ae>
 802ccd6:	9b03      	ldr	r3, [sp, #12]
 802ccd8:	1d1a      	adds	r2, r3, #4
 802ccda:	681b      	ldr	r3, [r3, #0]
 802ccdc:	9203      	str	r2, [sp, #12]
 802ccde:	2b00      	cmp	r3, #0
 802cce0:	bfb8      	it	lt
 802cce2:	f04f 33ff 	movlt.w	r3, #4294967295
 802cce6:	f108 0802 	add.w	r8, r8, #2
 802ccea:	9305      	str	r3, [sp, #20]
 802ccec:	4d31      	ldr	r5, [pc, #196]	; (802cdb4 <_vfiprintf_r+0x21c>)
 802ccee:	f898 1000 	ldrb.w	r1, [r8]
 802ccf2:	2203      	movs	r2, #3
 802ccf4:	4628      	mov	r0, r5
 802ccf6:	f7e3 f9bb 	bl	8010070 <memchr>
 802ccfa:	b140      	cbz	r0, 802cd0e <_vfiprintf_r+0x176>
 802ccfc:	2340      	movs	r3, #64	; 0x40
 802ccfe:	1b40      	subs	r0, r0, r5
 802cd00:	fa03 f000 	lsl.w	r0, r3, r0
 802cd04:	9b04      	ldr	r3, [sp, #16]
 802cd06:	4303      	orrs	r3, r0
 802cd08:	9304      	str	r3, [sp, #16]
 802cd0a:	f108 0801 	add.w	r8, r8, #1
 802cd0e:	f898 1000 	ldrb.w	r1, [r8]
 802cd12:	4829      	ldr	r0, [pc, #164]	; (802cdb8 <_vfiprintf_r+0x220>)
 802cd14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802cd18:	2206      	movs	r2, #6
 802cd1a:	f108 0701 	add.w	r7, r8, #1
 802cd1e:	f7e3 f9a7 	bl	8010070 <memchr>
 802cd22:	2800      	cmp	r0, #0
 802cd24:	d034      	beq.n	802cd90 <_vfiprintf_r+0x1f8>
 802cd26:	4b25      	ldr	r3, [pc, #148]	; (802cdbc <_vfiprintf_r+0x224>)
 802cd28:	bb03      	cbnz	r3, 802cd6c <_vfiprintf_r+0x1d4>
 802cd2a:	9b03      	ldr	r3, [sp, #12]
 802cd2c:	3307      	adds	r3, #7
 802cd2e:	f023 0307 	bic.w	r3, r3, #7
 802cd32:	3308      	adds	r3, #8
 802cd34:	9303      	str	r3, [sp, #12]
 802cd36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802cd38:	444b      	add	r3, r9
 802cd3a:	9309      	str	r3, [sp, #36]	; 0x24
 802cd3c:	e74c      	b.n	802cbd8 <_vfiprintf_r+0x40>
 802cd3e:	fb00 3202 	mla	r2, r0, r2, r3
 802cd42:	2101      	movs	r1, #1
 802cd44:	e786      	b.n	802cc54 <_vfiprintf_r+0xbc>
 802cd46:	2300      	movs	r3, #0
 802cd48:	9305      	str	r3, [sp, #20]
 802cd4a:	4618      	mov	r0, r3
 802cd4c:	250a      	movs	r5, #10
 802cd4e:	4688      	mov	r8, r1
 802cd50:	3101      	adds	r1, #1
 802cd52:	f898 2000 	ldrb.w	r2, [r8]
 802cd56:	3a30      	subs	r2, #48	; 0x30
 802cd58:	2a09      	cmp	r2, #9
 802cd5a:	d903      	bls.n	802cd64 <_vfiprintf_r+0x1cc>
 802cd5c:	2b00      	cmp	r3, #0
 802cd5e:	d0c5      	beq.n	802ccec <_vfiprintf_r+0x154>
 802cd60:	9005      	str	r0, [sp, #20]
 802cd62:	e7c3      	b.n	802ccec <_vfiprintf_r+0x154>
 802cd64:	fb05 2000 	mla	r0, r5, r0, r2
 802cd68:	2301      	movs	r3, #1
 802cd6a:	e7f0      	b.n	802cd4e <_vfiprintf_r+0x1b6>
 802cd6c:	ab03      	add	r3, sp, #12
 802cd6e:	9300      	str	r3, [sp, #0]
 802cd70:	4622      	mov	r2, r4
 802cd72:	4b13      	ldr	r3, [pc, #76]	; (802cdc0 <_vfiprintf_r+0x228>)
 802cd74:	a904      	add	r1, sp, #16
 802cd76:	4630      	mov	r0, r6
 802cd78:	f3af 8000 	nop.w
 802cd7c:	f1b0 3fff 	cmp.w	r0, #4294967295
 802cd80:	4681      	mov	r9, r0
 802cd82:	d1d8      	bne.n	802cd36 <_vfiprintf_r+0x19e>
 802cd84:	89a3      	ldrh	r3, [r4, #12]
 802cd86:	065b      	lsls	r3, r3, #25
 802cd88:	f53f af7d 	bmi.w	802cc86 <_vfiprintf_r+0xee>
 802cd8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 802cd8e:	e77c      	b.n	802cc8a <_vfiprintf_r+0xf2>
 802cd90:	ab03      	add	r3, sp, #12
 802cd92:	9300      	str	r3, [sp, #0]
 802cd94:	4622      	mov	r2, r4
 802cd96:	4b0a      	ldr	r3, [pc, #40]	; (802cdc0 <_vfiprintf_r+0x228>)
 802cd98:	a904      	add	r1, sp, #16
 802cd9a:	4630      	mov	r0, r6
 802cd9c:	f000 f888 	bl	802ceb0 <_printf_i>
 802cda0:	e7ec      	b.n	802cd7c <_vfiprintf_r+0x1e4>
 802cda2:	bf00      	nop
 802cda4:	08031f70 	.word	0x08031f70
 802cda8:	08032014 	.word	0x08032014
 802cdac:	08031f90 	.word	0x08031f90
 802cdb0:	08031f50 	.word	0x08031f50
 802cdb4:	0803201a 	.word	0x0803201a
 802cdb8:	0803201e 	.word	0x0803201e
 802cdbc:	00000000 	.word	0x00000000
 802cdc0:	0802cb75 	.word	0x0802cb75

0802cdc4 <_printf_common>:
 802cdc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802cdc8:	4691      	mov	r9, r2
 802cdca:	461f      	mov	r7, r3
 802cdcc:	688a      	ldr	r2, [r1, #8]
 802cdce:	690b      	ldr	r3, [r1, #16]
 802cdd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802cdd4:	4293      	cmp	r3, r2
 802cdd6:	bfb8      	it	lt
 802cdd8:	4613      	movlt	r3, r2
 802cdda:	f8c9 3000 	str.w	r3, [r9]
 802cdde:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 802cde2:	4606      	mov	r6, r0
 802cde4:	460c      	mov	r4, r1
 802cde6:	b112      	cbz	r2, 802cdee <_printf_common+0x2a>
 802cde8:	3301      	adds	r3, #1
 802cdea:	f8c9 3000 	str.w	r3, [r9]
 802cdee:	6823      	ldr	r3, [r4, #0]
 802cdf0:	0699      	lsls	r1, r3, #26
 802cdf2:	bf42      	ittt	mi
 802cdf4:	f8d9 3000 	ldrmi.w	r3, [r9]
 802cdf8:	3302      	addmi	r3, #2
 802cdfa:	f8c9 3000 	strmi.w	r3, [r9]
 802cdfe:	6825      	ldr	r5, [r4, #0]
 802ce00:	f015 0506 	ands.w	r5, r5, #6
 802ce04:	d107      	bne.n	802ce16 <_printf_common+0x52>
 802ce06:	f104 0a19 	add.w	sl, r4, #25
 802ce0a:	68e3      	ldr	r3, [r4, #12]
 802ce0c:	f8d9 2000 	ldr.w	r2, [r9]
 802ce10:	1a9b      	subs	r3, r3, r2
 802ce12:	429d      	cmp	r5, r3
 802ce14:	db29      	blt.n	802ce6a <_printf_common+0xa6>
 802ce16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 802ce1a:	6822      	ldr	r2, [r4, #0]
 802ce1c:	3300      	adds	r3, #0
 802ce1e:	bf18      	it	ne
 802ce20:	2301      	movne	r3, #1
 802ce22:	0692      	lsls	r2, r2, #26
 802ce24:	d42e      	bmi.n	802ce84 <_printf_common+0xc0>
 802ce26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802ce2a:	4639      	mov	r1, r7
 802ce2c:	4630      	mov	r0, r6
 802ce2e:	47c0      	blx	r8
 802ce30:	3001      	adds	r0, #1
 802ce32:	d021      	beq.n	802ce78 <_printf_common+0xb4>
 802ce34:	6823      	ldr	r3, [r4, #0]
 802ce36:	68e5      	ldr	r5, [r4, #12]
 802ce38:	f8d9 2000 	ldr.w	r2, [r9]
 802ce3c:	f003 0306 	and.w	r3, r3, #6
 802ce40:	2b04      	cmp	r3, #4
 802ce42:	bf08      	it	eq
 802ce44:	1aad      	subeq	r5, r5, r2
 802ce46:	68a3      	ldr	r3, [r4, #8]
 802ce48:	6922      	ldr	r2, [r4, #16]
 802ce4a:	bf0c      	ite	eq
 802ce4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802ce50:	2500      	movne	r5, #0
 802ce52:	4293      	cmp	r3, r2
 802ce54:	bfc4      	itt	gt
 802ce56:	1a9b      	subgt	r3, r3, r2
 802ce58:	18ed      	addgt	r5, r5, r3
 802ce5a:	f04f 0900 	mov.w	r9, #0
 802ce5e:	341a      	adds	r4, #26
 802ce60:	454d      	cmp	r5, r9
 802ce62:	d11b      	bne.n	802ce9c <_printf_common+0xd8>
 802ce64:	2000      	movs	r0, #0
 802ce66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802ce6a:	2301      	movs	r3, #1
 802ce6c:	4652      	mov	r2, sl
 802ce6e:	4639      	mov	r1, r7
 802ce70:	4630      	mov	r0, r6
 802ce72:	47c0      	blx	r8
 802ce74:	3001      	adds	r0, #1
 802ce76:	d103      	bne.n	802ce80 <_printf_common+0xbc>
 802ce78:	f04f 30ff 	mov.w	r0, #4294967295
 802ce7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802ce80:	3501      	adds	r5, #1
 802ce82:	e7c2      	b.n	802ce0a <_printf_common+0x46>
 802ce84:	18e1      	adds	r1, r4, r3
 802ce86:	1c5a      	adds	r2, r3, #1
 802ce88:	2030      	movs	r0, #48	; 0x30
 802ce8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 802ce8e:	4422      	add	r2, r4
 802ce90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 802ce94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 802ce98:	3302      	adds	r3, #2
 802ce9a:	e7c4      	b.n	802ce26 <_printf_common+0x62>
 802ce9c:	2301      	movs	r3, #1
 802ce9e:	4622      	mov	r2, r4
 802cea0:	4639      	mov	r1, r7
 802cea2:	4630      	mov	r0, r6
 802cea4:	47c0      	blx	r8
 802cea6:	3001      	adds	r0, #1
 802cea8:	d0e6      	beq.n	802ce78 <_printf_common+0xb4>
 802ceaa:	f109 0901 	add.w	r9, r9, #1
 802ceae:	e7d7      	b.n	802ce60 <_printf_common+0x9c>

0802ceb0 <_printf_i>:
 802ceb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 802ceb4:	4617      	mov	r7, r2
 802ceb6:	7e0a      	ldrb	r2, [r1, #24]
 802ceb8:	b085      	sub	sp, #20
 802ceba:	2a6e      	cmp	r2, #110	; 0x6e
 802cebc:	4698      	mov	r8, r3
 802cebe:	4606      	mov	r6, r0
 802cec0:	460c      	mov	r4, r1
 802cec2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 802cec4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 802cec8:	f000 80bc 	beq.w	802d044 <_printf_i+0x194>
 802cecc:	d81a      	bhi.n	802cf04 <_printf_i+0x54>
 802cece:	2a63      	cmp	r2, #99	; 0x63
 802ced0:	d02e      	beq.n	802cf30 <_printf_i+0x80>
 802ced2:	d80a      	bhi.n	802ceea <_printf_i+0x3a>
 802ced4:	2a00      	cmp	r2, #0
 802ced6:	f000 80c8 	beq.w	802d06a <_printf_i+0x1ba>
 802ceda:	2a58      	cmp	r2, #88	; 0x58
 802cedc:	f000 808a 	beq.w	802cff4 <_printf_i+0x144>
 802cee0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802cee4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 802cee8:	e02a      	b.n	802cf40 <_printf_i+0x90>
 802ceea:	2a64      	cmp	r2, #100	; 0x64
 802ceec:	d001      	beq.n	802cef2 <_printf_i+0x42>
 802ceee:	2a69      	cmp	r2, #105	; 0x69
 802cef0:	d1f6      	bne.n	802cee0 <_printf_i+0x30>
 802cef2:	6821      	ldr	r1, [r4, #0]
 802cef4:	681a      	ldr	r2, [r3, #0]
 802cef6:	f011 0f80 	tst.w	r1, #128	; 0x80
 802cefa:	d023      	beq.n	802cf44 <_printf_i+0x94>
 802cefc:	1d11      	adds	r1, r2, #4
 802cefe:	6019      	str	r1, [r3, #0]
 802cf00:	6813      	ldr	r3, [r2, #0]
 802cf02:	e027      	b.n	802cf54 <_printf_i+0xa4>
 802cf04:	2a73      	cmp	r2, #115	; 0x73
 802cf06:	f000 80b4 	beq.w	802d072 <_printf_i+0x1c2>
 802cf0a:	d808      	bhi.n	802cf1e <_printf_i+0x6e>
 802cf0c:	2a6f      	cmp	r2, #111	; 0x6f
 802cf0e:	d02a      	beq.n	802cf66 <_printf_i+0xb6>
 802cf10:	2a70      	cmp	r2, #112	; 0x70
 802cf12:	d1e5      	bne.n	802cee0 <_printf_i+0x30>
 802cf14:	680a      	ldr	r2, [r1, #0]
 802cf16:	f042 0220 	orr.w	r2, r2, #32
 802cf1a:	600a      	str	r2, [r1, #0]
 802cf1c:	e003      	b.n	802cf26 <_printf_i+0x76>
 802cf1e:	2a75      	cmp	r2, #117	; 0x75
 802cf20:	d021      	beq.n	802cf66 <_printf_i+0xb6>
 802cf22:	2a78      	cmp	r2, #120	; 0x78
 802cf24:	d1dc      	bne.n	802cee0 <_printf_i+0x30>
 802cf26:	2278      	movs	r2, #120	; 0x78
 802cf28:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 802cf2c:	496e      	ldr	r1, [pc, #440]	; (802d0e8 <_printf_i+0x238>)
 802cf2e:	e064      	b.n	802cffa <_printf_i+0x14a>
 802cf30:	681a      	ldr	r2, [r3, #0]
 802cf32:	f101 0542 	add.w	r5, r1, #66	; 0x42
 802cf36:	1d11      	adds	r1, r2, #4
 802cf38:	6019      	str	r1, [r3, #0]
 802cf3a:	6813      	ldr	r3, [r2, #0]
 802cf3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802cf40:	2301      	movs	r3, #1
 802cf42:	e0a3      	b.n	802d08c <_printf_i+0x1dc>
 802cf44:	f011 0f40 	tst.w	r1, #64	; 0x40
 802cf48:	f102 0104 	add.w	r1, r2, #4
 802cf4c:	6019      	str	r1, [r3, #0]
 802cf4e:	d0d7      	beq.n	802cf00 <_printf_i+0x50>
 802cf50:	f9b2 3000 	ldrsh.w	r3, [r2]
 802cf54:	2b00      	cmp	r3, #0
 802cf56:	da03      	bge.n	802cf60 <_printf_i+0xb0>
 802cf58:	222d      	movs	r2, #45	; 0x2d
 802cf5a:	425b      	negs	r3, r3
 802cf5c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 802cf60:	4962      	ldr	r1, [pc, #392]	; (802d0ec <_printf_i+0x23c>)
 802cf62:	220a      	movs	r2, #10
 802cf64:	e017      	b.n	802cf96 <_printf_i+0xe6>
 802cf66:	6820      	ldr	r0, [r4, #0]
 802cf68:	6819      	ldr	r1, [r3, #0]
 802cf6a:	f010 0f80 	tst.w	r0, #128	; 0x80
 802cf6e:	d003      	beq.n	802cf78 <_printf_i+0xc8>
 802cf70:	1d08      	adds	r0, r1, #4
 802cf72:	6018      	str	r0, [r3, #0]
 802cf74:	680b      	ldr	r3, [r1, #0]
 802cf76:	e006      	b.n	802cf86 <_printf_i+0xd6>
 802cf78:	f010 0f40 	tst.w	r0, #64	; 0x40
 802cf7c:	f101 0004 	add.w	r0, r1, #4
 802cf80:	6018      	str	r0, [r3, #0]
 802cf82:	d0f7      	beq.n	802cf74 <_printf_i+0xc4>
 802cf84:	880b      	ldrh	r3, [r1, #0]
 802cf86:	4959      	ldr	r1, [pc, #356]	; (802d0ec <_printf_i+0x23c>)
 802cf88:	2a6f      	cmp	r2, #111	; 0x6f
 802cf8a:	bf14      	ite	ne
 802cf8c:	220a      	movne	r2, #10
 802cf8e:	2208      	moveq	r2, #8
 802cf90:	2000      	movs	r0, #0
 802cf92:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 802cf96:	6865      	ldr	r5, [r4, #4]
 802cf98:	60a5      	str	r5, [r4, #8]
 802cf9a:	2d00      	cmp	r5, #0
 802cf9c:	f2c0 809c 	blt.w	802d0d8 <_printf_i+0x228>
 802cfa0:	6820      	ldr	r0, [r4, #0]
 802cfa2:	f020 0004 	bic.w	r0, r0, #4
 802cfa6:	6020      	str	r0, [r4, #0]
 802cfa8:	2b00      	cmp	r3, #0
 802cfaa:	d13f      	bne.n	802d02c <_printf_i+0x17c>
 802cfac:	2d00      	cmp	r5, #0
 802cfae:	f040 8095 	bne.w	802d0dc <_printf_i+0x22c>
 802cfb2:	4675      	mov	r5, lr
 802cfb4:	2a08      	cmp	r2, #8
 802cfb6:	d10b      	bne.n	802cfd0 <_printf_i+0x120>
 802cfb8:	6823      	ldr	r3, [r4, #0]
 802cfba:	07da      	lsls	r2, r3, #31
 802cfbc:	d508      	bpl.n	802cfd0 <_printf_i+0x120>
 802cfbe:	6923      	ldr	r3, [r4, #16]
 802cfc0:	6862      	ldr	r2, [r4, #4]
 802cfc2:	429a      	cmp	r2, r3
 802cfc4:	bfde      	ittt	le
 802cfc6:	2330      	movle	r3, #48	; 0x30
 802cfc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 802cfcc:	f105 35ff 	addle.w	r5, r5, #4294967295
 802cfd0:	ebae 0305 	sub.w	r3, lr, r5
 802cfd4:	6123      	str	r3, [r4, #16]
 802cfd6:	f8cd 8000 	str.w	r8, [sp]
 802cfda:	463b      	mov	r3, r7
 802cfdc:	aa03      	add	r2, sp, #12
 802cfde:	4621      	mov	r1, r4
 802cfe0:	4630      	mov	r0, r6
 802cfe2:	f7ff feef 	bl	802cdc4 <_printf_common>
 802cfe6:	3001      	adds	r0, #1
 802cfe8:	d155      	bne.n	802d096 <_printf_i+0x1e6>
 802cfea:	f04f 30ff 	mov.w	r0, #4294967295
 802cfee:	b005      	add	sp, #20
 802cff0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802cff4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 802cff8:	493c      	ldr	r1, [pc, #240]	; (802d0ec <_printf_i+0x23c>)
 802cffa:	6822      	ldr	r2, [r4, #0]
 802cffc:	6818      	ldr	r0, [r3, #0]
 802cffe:	f012 0f80 	tst.w	r2, #128	; 0x80
 802d002:	f100 0504 	add.w	r5, r0, #4
 802d006:	601d      	str	r5, [r3, #0]
 802d008:	d001      	beq.n	802d00e <_printf_i+0x15e>
 802d00a:	6803      	ldr	r3, [r0, #0]
 802d00c:	e002      	b.n	802d014 <_printf_i+0x164>
 802d00e:	0655      	lsls	r5, r2, #25
 802d010:	d5fb      	bpl.n	802d00a <_printf_i+0x15a>
 802d012:	8803      	ldrh	r3, [r0, #0]
 802d014:	07d0      	lsls	r0, r2, #31
 802d016:	bf44      	itt	mi
 802d018:	f042 0220 	orrmi.w	r2, r2, #32
 802d01c:	6022      	strmi	r2, [r4, #0]
 802d01e:	b91b      	cbnz	r3, 802d028 <_printf_i+0x178>
 802d020:	6822      	ldr	r2, [r4, #0]
 802d022:	f022 0220 	bic.w	r2, r2, #32
 802d026:	6022      	str	r2, [r4, #0]
 802d028:	2210      	movs	r2, #16
 802d02a:	e7b1      	b.n	802cf90 <_printf_i+0xe0>
 802d02c:	4675      	mov	r5, lr
 802d02e:	fbb3 f0f2 	udiv	r0, r3, r2
 802d032:	fb02 3310 	mls	r3, r2, r0, r3
 802d036:	5ccb      	ldrb	r3, [r1, r3]
 802d038:	f805 3d01 	strb.w	r3, [r5, #-1]!
 802d03c:	4603      	mov	r3, r0
 802d03e:	2800      	cmp	r0, #0
 802d040:	d1f5      	bne.n	802d02e <_printf_i+0x17e>
 802d042:	e7b7      	b.n	802cfb4 <_printf_i+0x104>
 802d044:	6808      	ldr	r0, [r1, #0]
 802d046:	681a      	ldr	r2, [r3, #0]
 802d048:	6949      	ldr	r1, [r1, #20]
 802d04a:	f010 0f80 	tst.w	r0, #128	; 0x80
 802d04e:	d004      	beq.n	802d05a <_printf_i+0x1aa>
 802d050:	1d10      	adds	r0, r2, #4
 802d052:	6018      	str	r0, [r3, #0]
 802d054:	6813      	ldr	r3, [r2, #0]
 802d056:	6019      	str	r1, [r3, #0]
 802d058:	e007      	b.n	802d06a <_printf_i+0x1ba>
 802d05a:	f010 0f40 	tst.w	r0, #64	; 0x40
 802d05e:	f102 0004 	add.w	r0, r2, #4
 802d062:	6018      	str	r0, [r3, #0]
 802d064:	6813      	ldr	r3, [r2, #0]
 802d066:	d0f6      	beq.n	802d056 <_printf_i+0x1a6>
 802d068:	8019      	strh	r1, [r3, #0]
 802d06a:	2300      	movs	r3, #0
 802d06c:	6123      	str	r3, [r4, #16]
 802d06e:	4675      	mov	r5, lr
 802d070:	e7b1      	b.n	802cfd6 <_printf_i+0x126>
 802d072:	681a      	ldr	r2, [r3, #0]
 802d074:	1d11      	adds	r1, r2, #4
 802d076:	6019      	str	r1, [r3, #0]
 802d078:	6815      	ldr	r5, [r2, #0]
 802d07a:	6862      	ldr	r2, [r4, #4]
 802d07c:	2100      	movs	r1, #0
 802d07e:	4628      	mov	r0, r5
 802d080:	f7e2 fff6 	bl	8010070 <memchr>
 802d084:	b108      	cbz	r0, 802d08a <_printf_i+0x1da>
 802d086:	1b40      	subs	r0, r0, r5
 802d088:	6060      	str	r0, [r4, #4]
 802d08a:	6863      	ldr	r3, [r4, #4]
 802d08c:	6123      	str	r3, [r4, #16]
 802d08e:	2300      	movs	r3, #0
 802d090:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802d094:	e79f      	b.n	802cfd6 <_printf_i+0x126>
 802d096:	6923      	ldr	r3, [r4, #16]
 802d098:	462a      	mov	r2, r5
 802d09a:	4639      	mov	r1, r7
 802d09c:	4630      	mov	r0, r6
 802d09e:	47c0      	blx	r8
 802d0a0:	3001      	adds	r0, #1
 802d0a2:	d0a2      	beq.n	802cfea <_printf_i+0x13a>
 802d0a4:	6823      	ldr	r3, [r4, #0]
 802d0a6:	079b      	lsls	r3, r3, #30
 802d0a8:	d507      	bpl.n	802d0ba <_printf_i+0x20a>
 802d0aa:	2500      	movs	r5, #0
 802d0ac:	f104 0919 	add.w	r9, r4, #25
 802d0b0:	68e3      	ldr	r3, [r4, #12]
 802d0b2:	9a03      	ldr	r2, [sp, #12]
 802d0b4:	1a9b      	subs	r3, r3, r2
 802d0b6:	429d      	cmp	r5, r3
 802d0b8:	db05      	blt.n	802d0c6 <_printf_i+0x216>
 802d0ba:	68e0      	ldr	r0, [r4, #12]
 802d0bc:	9b03      	ldr	r3, [sp, #12]
 802d0be:	4298      	cmp	r0, r3
 802d0c0:	bfb8      	it	lt
 802d0c2:	4618      	movlt	r0, r3
 802d0c4:	e793      	b.n	802cfee <_printf_i+0x13e>
 802d0c6:	2301      	movs	r3, #1
 802d0c8:	464a      	mov	r2, r9
 802d0ca:	4639      	mov	r1, r7
 802d0cc:	4630      	mov	r0, r6
 802d0ce:	47c0      	blx	r8
 802d0d0:	3001      	adds	r0, #1
 802d0d2:	d08a      	beq.n	802cfea <_printf_i+0x13a>
 802d0d4:	3501      	adds	r5, #1
 802d0d6:	e7eb      	b.n	802d0b0 <_printf_i+0x200>
 802d0d8:	2b00      	cmp	r3, #0
 802d0da:	d1a7      	bne.n	802d02c <_printf_i+0x17c>
 802d0dc:	780b      	ldrb	r3, [r1, #0]
 802d0de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802d0e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802d0e6:	e765      	b.n	802cfb4 <_printf_i+0x104>
 802d0e8:	08032036 	.word	0x08032036
 802d0ec:	08032025 	.word	0x08032025

0802d0f0 <_sbrk_r>:
 802d0f0:	b538      	push	{r3, r4, r5, lr}
 802d0f2:	4c06      	ldr	r4, [pc, #24]	; (802d10c <_sbrk_r+0x1c>)
 802d0f4:	2300      	movs	r3, #0
 802d0f6:	4605      	mov	r5, r0
 802d0f8:	4608      	mov	r0, r1
 802d0fa:	6023      	str	r3, [r4, #0]
 802d0fc:	f7fe fa8e 	bl	802b61c <_sbrk>
 802d100:	1c43      	adds	r3, r0, #1
 802d102:	d102      	bne.n	802d10a <_sbrk_r+0x1a>
 802d104:	6823      	ldr	r3, [r4, #0]
 802d106:	b103      	cbz	r3, 802d10a <_sbrk_r+0x1a>
 802d108:	602b      	str	r3, [r5, #0]
 802d10a:	bd38      	pop	{r3, r4, r5, pc}
 802d10c:	2001d578 	.word	0x2001d578

0802d110 <siscanf>:
 802d110:	b40e      	push	{r1, r2, r3}
 802d112:	b530      	push	{r4, r5, lr}
 802d114:	b09c      	sub	sp, #112	; 0x70
 802d116:	ac1f      	add	r4, sp, #124	; 0x7c
 802d118:	f44f 7201 	mov.w	r2, #516	; 0x204
 802d11c:	f854 5b04 	ldr.w	r5, [r4], #4
 802d120:	f8ad 2014 	strh.w	r2, [sp, #20]
 802d124:	9002      	str	r0, [sp, #8]
 802d126:	9006      	str	r0, [sp, #24]
 802d128:	f7e2 ff94 	bl	8010054 <strlen>
 802d12c:	4b0b      	ldr	r3, [pc, #44]	; (802d15c <siscanf+0x4c>)
 802d12e:	9003      	str	r0, [sp, #12]
 802d130:	9007      	str	r0, [sp, #28]
 802d132:	930b      	str	r3, [sp, #44]	; 0x2c
 802d134:	480a      	ldr	r0, [pc, #40]	; (802d160 <siscanf+0x50>)
 802d136:	9401      	str	r4, [sp, #4]
 802d138:	2300      	movs	r3, #0
 802d13a:	930f      	str	r3, [sp, #60]	; 0x3c
 802d13c:	9314      	str	r3, [sp, #80]	; 0x50
 802d13e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802d142:	f8ad 3016 	strh.w	r3, [sp, #22]
 802d146:	462a      	mov	r2, r5
 802d148:	4623      	mov	r3, r4
 802d14a:	a902      	add	r1, sp, #8
 802d14c:	6800      	ldr	r0, [r0, #0]
 802d14e:	f000 fb81 	bl	802d854 <__ssvfiscanf_r>
 802d152:	b01c      	add	sp, #112	; 0x70
 802d154:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 802d158:	b003      	add	sp, #12
 802d15a:	4770      	bx	lr
 802d15c:	0802d187 	.word	0x0802d187
 802d160:	200001e0 	.word	0x200001e0

0802d164 <__sread>:
 802d164:	b510      	push	{r4, lr}
 802d166:	460c      	mov	r4, r1
 802d168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802d16c:	f000 fe1e 	bl	802ddac <_read_r>
 802d170:	2800      	cmp	r0, #0
 802d172:	bfab      	itete	ge
 802d174:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 802d176:	89a3      	ldrhlt	r3, [r4, #12]
 802d178:	181b      	addge	r3, r3, r0
 802d17a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802d17e:	bfac      	ite	ge
 802d180:	6563      	strge	r3, [r4, #84]	; 0x54
 802d182:	81a3      	strhlt	r3, [r4, #12]
 802d184:	bd10      	pop	{r4, pc}

0802d186 <__seofread>:
 802d186:	2000      	movs	r0, #0
 802d188:	4770      	bx	lr

0802d18a <__swrite>:
 802d18a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802d18e:	461f      	mov	r7, r3
 802d190:	898b      	ldrh	r3, [r1, #12]
 802d192:	05db      	lsls	r3, r3, #23
 802d194:	4605      	mov	r5, r0
 802d196:	460c      	mov	r4, r1
 802d198:	4616      	mov	r6, r2
 802d19a:	d505      	bpl.n	802d1a8 <__swrite+0x1e>
 802d19c:	2302      	movs	r3, #2
 802d19e:	2200      	movs	r2, #0
 802d1a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802d1a4:	f000 fa5e 	bl	802d664 <_lseek_r>
 802d1a8:	89a3      	ldrh	r3, [r4, #12]
 802d1aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802d1ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802d1b2:	81a3      	strh	r3, [r4, #12]
 802d1b4:	4632      	mov	r2, r6
 802d1b6:	463b      	mov	r3, r7
 802d1b8:	4628      	mov	r0, r5
 802d1ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802d1be:	f000 b90d 	b.w	802d3dc <_write_r>

0802d1c2 <__sseek>:
 802d1c2:	b510      	push	{r4, lr}
 802d1c4:	460c      	mov	r4, r1
 802d1c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802d1ca:	f000 fa4b 	bl	802d664 <_lseek_r>
 802d1ce:	1c43      	adds	r3, r0, #1
 802d1d0:	89a3      	ldrh	r3, [r4, #12]
 802d1d2:	bf15      	itete	ne
 802d1d4:	6560      	strne	r0, [r4, #84]	; 0x54
 802d1d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 802d1da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802d1de:	81a3      	strheq	r3, [r4, #12]
 802d1e0:	bf18      	it	ne
 802d1e2:	81a3      	strhne	r3, [r4, #12]
 802d1e4:	bd10      	pop	{r4, pc}

0802d1e6 <__sclose>:
 802d1e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802d1ea:	f000 b977 	b.w	802d4dc <_close_r>

0802d1ee <_strtoul_l.isra.0>:
 802d1ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802d1f2:	4680      	mov	r8, r0
 802d1f4:	4689      	mov	r9, r1
 802d1f6:	4692      	mov	sl, r2
 802d1f8:	461e      	mov	r6, r3
 802d1fa:	460f      	mov	r7, r1
 802d1fc:	463d      	mov	r5, r7
 802d1fe:	9808      	ldr	r0, [sp, #32]
 802d200:	f815 4b01 	ldrb.w	r4, [r5], #1
 802d204:	f7fe fad0 	bl	802b7a8 <__locale_ctype_ptr_l>
 802d208:	4420      	add	r0, r4
 802d20a:	7843      	ldrb	r3, [r0, #1]
 802d20c:	f013 0308 	ands.w	r3, r3, #8
 802d210:	d10a      	bne.n	802d228 <_strtoul_l.isra.0+0x3a>
 802d212:	2c2d      	cmp	r4, #45	; 0x2d
 802d214:	d10a      	bne.n	802d22c <_strtoul_l.isra.0+0x3e>
 802d216:	782c      	ldrb	r4, [r5, #0]
 802d218:	2301      	movs	r3, #1
 802d21a:	1cbd      	adds	r5, r7, #2
 802d21c:	b15e      	cbz	r6, 802d236 <_strtoul_l.isra.0+0x48>
 802d21e:	2e10      	cmp	r6, #16
 802d220:	d113      	bne.n	802d24a <_strtoul_l.isra.0+0x5c>
 802d222:	2c30      	cmp	r4, #48	; 0x30
 802d224:	d009      	beq.n	802d23a <_strtoul_l.isra.0+0x4c>
 802d226:	e010      	b.n	802d24a <_strtoul_l.isra.0+0x5c>
 802d228:	462f      	mov	r7, r5
 802d22a:	e7e7      	b.n	802d1fc <_strtoul_l.isra.0+0xe>
 802d22c:	2c2b      	cmp	r4, #43	; 0x2b
 802d22e:	bf04      	itt	eq
 802d230:	782c      	ldrbeq	r4, [r5, #0]
 802d232:	1cbd      	addeq	r5, r7, #2
 802d234:	e7f2      	b.n	802d21c <_strtoul_l.isra.0+0x2e>
 802d236:	2c30      	cmp	r4, #48	; 0x30
 802d238:	d125      	bne.n	802d286 <_strtoul_l.isra.0+0x98>
 802d23a:	782a      	ldrb	r2, [r5, #0]
 802d23c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 802d240:	2a58      	cmp	r2, #88	; 0x58
 802d242:	d14a      	bne.n	802d2da <_strtoul_l.isra.0+0xec>
 802d244:	786c      	ldrb	r4, [r5, #1]
 802d246:	2610      	movs	r6, #16
 802d248:	3502      	adds	r5, #2
 802d24a:	f04f 31ff 	mov.w	r1, #4294967295
 802d24e:	2700      	movs	r7, #0
 802d250:	fbb1 f1f6 	udiv	r1, r1, r6
 802d254:	fb06 fe01 	mul.w	lr, r6, r1
 802d258:	ea6f 0e0e 	mvn.w	lr, lr
 802d25c:	4638      	mov	r0, r7
 802d25e:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 802d262:	2a09      	cmp	r2, #9
 802d264:	d811      	bhi.n	802d28a <_strtoul_l.isra.0+0x9c>
 802d266:	4614      	mov	r4, r2
 802d268:	42a6      	cmp	r6, r4
 802d26a:	dd1d      	ble.n	802d2a8 <_strtoul_l.isra.0+0xba>
 802d26c:	2f00      	cmp	r7, #0
 802d26e:	db18      	blt.n	802d2a2 <_strtoul_l.isra.0+0xb4>
 802d270:	4281      	cmp	r1, r0
 802d272:	d316      	bcc.n	802d2a2 <_strtoul_l.isra.0+0xb4>
 802d274:	d101      	bne.n	802d27a <_strtoul_l.isra.0+0x8c>
 802d276:	45a6      	cmp	lr, r4
 802d278:	db13      	blt.n	802d2a2 <_strtoul_l.isra.0+0xb4>
 802d27a:	fb00 4006 	mla	r0, r0, r6, r4
 802d27e:	2701      	movs	r7, #1
 802d280:	f815 4b01 	ldrb.w	r4, [r5], #1
 802d284:	e7eb      	b.n	802d25e <_strtoul_l.isra.0+0x70>
 802d286:	260a      	movs	r6, #10
 802d288:	e7df      	b.n	802d24a <_strtoul_l.isra.0+0x5c>
 802d28a:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 802d28e:	2a19      	cmp	r2, #25
 802d290:	d801      	bhi.n	802d296 <_strtoul_l.isra.0+0xa8>
 802d292:	3c37      	subs	r4, #55	; 0x37
 802d294:	e7e8      	b.n	802d268 <_strtoul_l.isra.0+0x7a>
 802d296:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 802d29a:	2a19      	cmp	r2, #25
 802d29c:	d804      	bhi.n	802d2a8 <_strtoul_l.isra.0+0xba>
 802d29e:	3c57      	subs	r4, #87	; 0x57
 802d2a0:	e7e2      	b.n	802d268 <_strtoul_l.isra.0+0x7a>
 802d2a2:	f04f 37ff 	mov.w	r7, #4294967295
 802d2a6:	e7eb      	b.n	802d280 <_strtoul_l.isra.0+0x92>
 802d2a8:	2f00      	cmp	r7, #0
 802d2aa:	da09      	bge.n	802d2c0 <_strtoul_l.isra.0+0xd2>
 802d2ac:	2322      	movs	r3, #34	; 0x22
 802d2ae:	f8c8 3000 	str.w	r3, [r8]
 802d2b2:	f04f 30ff 	mov.w	r0, #4294967295
 802d2b6:	f1ba 0f00 	cmp.w	sl, #0
 802d2ba:	d107      	bne.n	802d2cc <_strtoul_l.isra.0+0xde>
 802d2bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802d2c0:	b103      	cbz	r3, 802d2c4 <_strtoul_l.isra.0+0xd6>
 802d2c2:	4240      	negs	r0, r0
 802d2c4:	f1ba 0f00 	cmp.w	sl, #0
 802d2c8:	d00c      	beq.n	802d2e4 <_strtoul_l.isra.0+0xf6>
 802d2ca:	b127      	cbz	r7, 802d2d6 <_strtoul_l.isra.0+0xe8>
 802d2cc:	3d01      	subs	r5, #1
 802d2ce:	f8ca 5000 	str.w	r5, [sl]
 802d2d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802d2d6:	464d      	mov	r5, r9
 802d2d8:	e7f9      	b.n	802d2ce <_strtoul_l.isra.0+0xe0>
 802d2da:	2430      	movs	r4, #48	; 0x30
 802d2dc:	2e00      	cmp	r6, #0
 802d2de:	d1b4      	bne.n	802d24a <_strtoul_l.isra.0+0x5c>
 802d2e0:	2608      	movs	r6, #8
 802d2e2:	e7b2      	b.n	802d24a <_strtoul_l.isra.0+0x5c>
 802d2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0802d2e8 <_strtoul_r>:
 802d2e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802d2ea:	4c06      	ldr	r4, [pc, #24]	; (802d304 <_strtoul_r+0x1c>)
 802d2ec:	4d06      	ldr	r5, [pc, #24]	; (802d308 <_strtoul_r+0x20>)
 802d2ee:	6824      	ldr	r4, [r4, #0]
 802d2f0:	6a24      	ldr	r4, [r4, #32]
 802d2f2:	2c00      	cmp	r4, #0
 802d2f4:	bf08      	it	eq
 802d2f6:	462c      	moveq	r4, r5
 802d2f8:	9400      	str	r4, [sp, #0]
 802d2fa:	f7ff ff78 	bl	802d1ee <_strtoul_l.isra.0>
 802d2fe:	b003      	add	sp, #12
 802d300:	bd30      	pop	{r4, r5, pc}
 802d302:	bf00      	nop
 802d304:	200001e0 	.word	0x200001e0
 802d308:	2000002c 	.word	0x2000002c

0802d30c <strtoul>:
 802d30c:	4b08      	ldr	r3, [pc, #32]	; (802d330 <strtoul+0x24>)
 802d30e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802d310:	681c      	ldr	r4, [r3, #0]
 802d312:	4d08      	ldr	r5, [pc, #32]	; (802d334 <strtoul+0x28>)
 802d314:	6a23      	ldr	r3, [r4, #32]
 802d316:	2b00      	cmp	r3, #0
 802d318:	bf08      	it	eq
 802d31a:	462b      	moveq	r3, r5
 802d31c:	9300      	str	r3, [sp, #0]
 802d31e:	4613      	mov	r3, r2
 802d320:	460a      	mov	r2, r1
 802d322:	4601      	mov	r1, r0
 802d324:	4620      	mov	r0, r4
 802d326:	f7ff ff62 	bl	802d1ee <_strtoul_l.isra.0>
 802d32a:	b003      	add	sp, #12
 802d32c:	bd30      	pop	{r4, r5, pc}
 802d32e:	bf00      	nop
 802d330:	200001e0 	.word	0x200001e0
 802d334:	2000002c 	.word	0x2000002c

0802d338 <__swbuf_r>:
 802d338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802d33a:	460e      	mov	r6, r1
 802d33c:	4614      	mov	r4, r2
 802d33e:	4605      	mov	r5, r0
 802d340:	b118      	cbz	r0, 802d34a <__swbuf_r+0x12>
 802d342:	6983      	ldr	r3, [r0, #24]
 802d344:	b90b      	cbnz	r3, 802d34a <__swbuf_r+0x12>
 802d346:	f7ff f91b 	bl	802c580 <__sinit>
 802d34a:	4b21      	ldr	r3, [pc, #132]	; (802d3d0 <__swbuf_r+0x98>)
 802d34c:	429c      	cmp	r4, r3
 802d34e:	d12a      	bne.n	802d3a6 <__swbuf_r+0x6e>
 802d350:	686c      	ldr	r4, [r5, #4]
 802d352:	69a3      	ldr	r3, [r4, #24]
 802d354:	60a3      	str	r3, [r4, #8]
 802d356:	89a3      	ldrh	r3, [r4, #12]
 802d358:	071a      	lsls	r2, r3, #28
 802d35a:	d52e      	bpl.n	802d3ba <__swbuf_r+0x82>
 802d35c:	6923      	ldr	r3, [r4, #16]
 802d35e:	b363      	cbz	r3, 802d3ba <__swbuf_r+0x82>
 802d360:	6923      	ldr	r3, [r4, #16]
 802d362:	6820      	ldr	r0, [r4, #0]
 802d364:	1ac0      	subs	r0, r0, r3
 802d366:	6963      	ldr	r3, [r4, #20]
 802d368:	b2f6      	uxtb	r6, r6
 802d36a:	4298      	cmp	r0, r3
 802d36c:	4637      	mov	r7, r6
 802d36e:	db04      	blt.n	802d37a <__swbuf_r+0x42>
 802d370:	4621      	mov	r1, r4
 802d372:	4628      	mov	r0, r5
 802d374:	f000 f94c 	bl	802d610 <_fflush_r>
 802d378:	bb28      	cbnz	r0, 802d3c6 <__swbuf_r+0x8e>
 802d37a:	68a3      	ldr	r3, [r4, #8]
 802d37c:	3b01      	subs	r3, #1
 802d37e:	60a3      	str	r3, [r4, #8]
 802d380:	6823      	ldr	r3, [r4, #0]
 802d382:	1c5a      	adds	r2, r3, #1
 802d384:	6022      	str	r2, [r4, #0]
 802d386:	701e      	strb	r6, [r3, #0]
 802d388:	6963      	ldr	r3, [r4, #20]
 802d38a:	3001      	adds	r0, #1
 802d38c:	4298      	cmp	r0, r3
 802d38e:	d004      	beq.n	802d39a <__swbuf_r+0x62>
 802d390:	89a3      	ldrh	r3, [r4, #12]
 802d392:	07db      	lsls	r3, r3, #31
 802d394:	d519      	bpl.n	802d3ca <__swbuf_r+0x92>
 802d396:	2e0a      	cmp	r6, #10
 802d398:	d117      	bne.n	802d3ca <__swbuf_r+0x92>
 802d39a:	4621      	mov	r1, r4
 802d39c:	4628      	mov	r0, r5
 802d39e:	f000 f937 	bl	802d610 <_fflush_r>
 802d3a2:	b190      	cbz	r0, 802d3ca <__swbuf_r+0x92>
 802d3a4:	e00f      	b.n	802d3c6 <__swbuf_r+0x8e>
 802d3a6:	4b0b      	ldr	r3, [pc, #44]	; (802d3d4 <__swbuf_r+0x9c>)
 802d3a8:	429c      	cmp	r4, r3
 802d3aa:	d101      	bne.n	802d3b0 <__swbuf_r+0x78>
 802d3ac:	68ac      	ldr	r4, [r5, #8]
 802d3ae:	e7d0      	b.n	802d352 <__swbuf_r+0x1a>
 802d3b0:	4b09      	ldr	r3, [pc, #36]	; (802d3d8 <__swbuf_r+0xa0>)
 802d3b2:	429c      	cmp	r4, r3
 802d3b4:	bf08      	it	eq
 802d3b6:	68ec      	ldreq	r4, [r5, #12]
 802d3b8:	e7cb      	b.n	802d352 <__swbuf_r+0x1a>
 802d3ba:	4621      	mov	r1, r4
 802d3bc:	4628      	mov	r0, r5
 802d3be:	f000 f81f 	bl	802d400 <__swsetup_r>
 802d3c2:	2800      	cmp	r0, #0
 802d3c4:	d0cc      	beq.n	802d360 <__swbuf_r+0x28>
 802d3c6:	f04f 37ff 	mov.w	r7, #4294967295
 802d3ca:	4638      	mov	r0, r7
 802d3cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802d3ce:	bf00      	nop
 802d3d0:	08031f70 	.word	0x08031f70
 802d3d4:	08031f90 	.word	0x08031f90
 802d3d8:	08031f50 	.word	0x08031f50

0802d3dc <_write_r>:
 802d3dc:	b538      	push	{r3, r4, r5, lr}
 802d3de:	4c07      	ldr	r4, [pc, #28]	; (802d3fc <_write_r+0x20>)
 802d3e0:	4605      	mov	r5, r0
 802d3e2:	4608      	mov	r0, r1
 802d3e4:	4611      	mov	r1, r2
 802d3e6:	2200      	movs	r2, #0
 802d3e8:	6022      	str	r2, [r4, #0]
 802d3ea:	461a      	mov	r2, r3
 802d3ec:	f7fe f8f9 	bl	802b5e2 <_write>
 802d3f0:	1c43      	adds	r3, r0, #1
 802d3f2:	d102      	bne.n	802d3fa <_write_r+0x1e>
 802d3f4:	6823      	ldr	r3, [r4, #0]
 802d3f6:	b103      	cbz	r3, 802d3fa <_write_r+0x1e>
 802d3f8:	602b      	str	r3, [r5, #0]
 802d3fa:	bd38      	pop	{r3, r4, r5, pc}
 802d3fc:	2001d578 	.word	0x2001d578

0802d400 <__swsetup_r>:
 802d400:	4b32      	ldr	r3, [pc, #200]	; (802d4cc <__swsetup_r+0xcc>)
 802d402:	b570      	push	{r4, r5, r6, lr}
 802d404:	681d      	ldr	r5, [r3, #0]
 802d406:	4606      	mov	r6, r0
 802d408:	460c      	mov	r4, r1
 802d40a:	b125      	cbz	r5, 802d416 <__swsetup_r+0x16>
 802d40c:	69ab      	ldr	r3, [r5, #24]
 802d40e:	b913      	cbnz	r3, 802d416 <__swsetup_r+0x16>
 802d410:	4628      	mov	r0, r5
 802d412:	f7ff f8b5 	bl	802c580 <__sinit>
 802d416:	4b2e      	ldr	r3, [pc, #184]	; (802d4d0 <__swsetup_r+0xd0>)
 802d418:	429c      	cmp	r4, r3
 802d41a:	d10f      	bne.n	802d43c <__swsetup_r+0x3c>
 802d41c:	686c      	ldr	r4, [r5, #4]
 802d41e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802d422:	b29a      	uxth	r2, r3
 802d424:	0715      	lsls	r5, r2, #28
 802d426:	d42c      	bmi.n	802d482 <__swsetup_r+0x82>
 802d428:	06d0      	lsls	r0, r2, #27
 802d42a:	d411      	bmi.n	802d450 <__swsetup_r+0x50>
 802d42c:	2209      	movs	r2, #9
 802d42e:	6032      	str	r2, [r6, #0]
 802d430:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802d434:	81a3      	strh	r3, [r4, #12]
 802d436:	f04f 30ff 	mov.w	r0, #4294967295
 802d43a:	bd70      	pop	{r4, r5, r6, pc}
 802d43c:	4b25      	ldr	r3, [pc, #148]	; (802d4d4 <__swsetup_r+0xd4>)
 802d43e:	429c      	cmp	r4, r3
 802d440:	d101      	bne.n	802d446 <__swsetup_r+0x46>
 802d442:	68ac      	ldr	r4, [r5, #8]
 802d444:	e7eb      	b.n	802d41e <__swsetup_r+0x1e>
 802d446:	4b24      	ldr	r3, [pc, #144]	; (802d4d8 <__swsetup_r+0xd8>)
 802d448:	429c      	cmp	r4, r3
 802d44a:	bf08      	it	eq
 802d44c:	68ec      	ldreq	r4, [r5, #12]
 802d44e:	e7e6      	b.n	802d41e <__swsetup_r+0x1e>
 802d450:	0751      	lsls	r1, r2, #29
 802d452:	d512      	bpl.n	802d47a <__swsetup_r+0x7a>
 802d454:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802d456:	b141      	cbz	r1, 802d46a <__swsetup_r+0x6a>
 802d458:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802d45c:	4299      	cmp	r1, r3
 802d45e:	d002      	beq.n	802d466 <__swsetup_r+0x66>
 802d460:	4630      	mov	r0, r6
 802d462:	f7ff f973 	bl	802c74c <_free_r>
 802d466:	2300      	movs	r3, #0
 802d468:	6363      	str	r3, [r4, #52]	; 0x34
 802d46a:	89a3      	ldrh	r3, [r4, #12]
 802d46c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 802d470:	81a3      	strh	r3, [r4, #12]
 802d472:	2300      	movs	r3, #0
 802d474:	6063      	str	r3, [r4, #4]
 802d476:	6923      	ldr	r3, [r4, #16]
 802d478:	6023      	str	r3, [r4, #0]
 802d47a:	89a3      	ldrh	r3, [r4, #12]
 802d47c:	f043 0308 	orr.w	r3, r3, #8
 802d480:	81a3      	strh	r3, [r4, #12]
 802d482:	6923      	ldr	r3, [r4, #16]
 802d484:	b94b      	cbnz	r3, 802d49a <__swsetup_r+0x9a>
 802d486:	89a3      	ldrh	r3, [r4, #12]
 802d488:	f403 7320 	and.w	r3, r3, #640	; 0x280
 802d48c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802d490:	d003      	beq.n	802d49a <__swsetup_r+0x9a>
 802d492:	4621      	mov	r1, r4
 802d494:	4630      	mov	r0, r6
 802d496:	f000 f91b 	bl	802d6d0 <__smakebuf_r>
 802d49a:	89a2      	ldrh	r2, [r4, #12]
 802d49c:	f012 0301 	ands.w	r3, r2, #1
 802d4a0:	d00c      	beq.n	802d4bc <__swsetup_r+0xbc>
 802d4a2:	2300      	movs	r3, #0
 802d4a4:	60a3      	str	r3, [r4, #8]
 802d4a6:	6963      	ldr	r3, [r4, #20]
 802d4a8:	425b      	negs	r3, r3
 802d4aa:	61a3      	str	r3, [r4, #24]
 802d4ac:	6923      	ldr	r3, [r4, #16]
 802d4ae:	b953      	cbnz	r3, 802d4c6 <__swsetup_r+0xc6>
 802d4b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802d4b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 802d4b8:	d1ba      	bne.n	802d430 <__swsetup_r+0x30>
 802d4ba:	bd70      	pop	{r4, r5, r6, pc}
 802d4bc:	0792      	lsls	r2, r2, #30
 802d4be:	bf58      	it	pl
 802d4c0:	6963      	ldrpl	r3, [r4, #20]
 802d4c2:	60a3      	str	r3, [r4, #8]
 802d4c4:	e7f2      	b.n	802d4ac <__swsetup_r+0xac>
 802d4c6:	2000      	movs	r0, #0
 802d4c8:	e7f7      	b.n	802d4ba <__swsetup_r+0xba>
 802d4ca:	bf00      	nop
 802d4cc:	200001e0 	.word	0x200001e0
 802d4d0:	08031f70 	.word	0x08031f70
 802d4d4:	08031f90 	.word	0x08031f90
 802d4d8:	08031f50 	.word	0x08031f50

0802d4dc <_close_r>:
 802d4dc:	b538      	push	{r3, r4, r5, lr}
 802d4de:	4c06      	ldr	r4, [pc, #24]	; (802d4f8 <_close_r+0x1c>)
 802d4e0:	2300      	movs	r3, #0
 802d4e2:	4605      	mov	r5, r0
 802d4e4:	4608      	mov	r0, r1
 802d4e6:	6023      	str	r3, [r4, #0]
 802d4e8:	f7fe f8c6 	bl	802b678 <_close>
 802d4ec:	1c43      	adds	r3, r0, #1
 802d4ee:	d102      	bne.n	802d4f6 <_close_r+0x1a>
 802d4f0:	6823      	ldr	r3, [r4, #0]
 802d4f2:	b103      	cbz	r3, 802d4f6 <_close_r+0x1a>
 802d4f4:	602b      	str	r3, [r5, #0]
 802d4f6:	bd38      	pop	{r3, r4, r5, pc}
 802d4f8:	2001d578 	.word	0x2001d578

0802d4fc <__env_lock>:
 802d4fc:	4770      	bx	lr

0802d4fe <__env_unlock>:
 802d4fe:	4770      	bx	lr

0802d500 <__sflush_r>:
 802d500:	898a      	ldrh	r2, [r1, #12]
 802d502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802d506:	4605      	mov	r5, r0
 802d508:	0710      	lsls	r0, r2, #28
 802d50a:	460c      	mov	r4, r1
 802d50c:	d45a      	bmi.n	802d5c4 <__sflush_r+0xc4>
 802d50e:	684b      	ldr	r3, [r1, #4]
 802d510:	2b00      	cmp	r3, #0
 802d512:	dc05      	bgt.n	802d520 <__sflush_r+0x20>
 802d514:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802d516:	2b00      	cmp	r3, #0
 802d518:	dc02      	bgt.n	802d520 <__sflush_r+0x20>
 802d51a:	2000      	movs	r0, #0
 802d51c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802d520:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802d522:	2e00      	cmp	r6, #0
 802d524:	d0f9      	beq.n	802d51a <__sflush_r+0x1a>
 802d526:	2300      	movs	r3, #0
 802d528:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802d52c:	682f      	ldr	r7, [r5, #0]
 802d52e:	602b      	str	r3, [r5, #0]
 802d530:	d033      	beq.n	802d59a <__sflush_r+0x9a>
 802d532:	6d60      	ldr	r0, [r4, #84]	; 0x54
 802d534:	89a3      	ldrh	r3, [r4, #12]
 802d536:	075a      	lsls	r2, r3, #29
 802d538:	d505      	bpl.n	802d546 <__sflush_r+0x46>
 802d53a:	6863      	ldr	r3, [r4, #4]
 802d53c:	1ac0      	subs	r0, r0, r3
 802d53e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802d540:	b10b      	cbz	r3, 802d546 <__sflush_r+0x46>
 802d542:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802d544:	1ac0      	subs	r0, r0, r3
 802d546:	2300      	movs	r3, #0
 802d548:	4602      	mov	r2, r0
 802d54a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802d54c:	6a21      	ldr	r1, [r4, #32]
 802d54e:	4628      	mov	r0, r5
 802d550:	47b0      	blx	r6
 802d552:	1c43      	adds	r3, r0, #1
 802d554:	89a3      	ldrh	r3, [r4, #12]
 802d556:	d106      	bne.n	802d566 <__sflush_r+0x66>
 802d558:	6829      	ldr	r1, [r5, #0]
 802d55a:	291d      	cmp	r1, #29
 802d55c:	d84b      	bhi.n	802d5f6 <__sflush_r+0xf6>
 802d55e:	4a2b      	ldr	r2, [pc, #172]	; (802d60c <__sflush_r+0x10c>)
 802d560:	40ca      	lsrs	r2, r1
 802d562:	07d6      	lsls	r6, r2, #31
 802d564:	d547      	bpl.n	802d5f6 <__sflush_r+0xf6>
 802d566:	2200      	movs	r2, #0
 802d568:	6062      	str	r2, [r4, #4]
 802d56a:	04d9      	lsls	r1, r3, #19
 802d56c:	6922      	ldr	r2, [r4, #16]
 802d56e:	6022      	str	r2, [r4, #0]
 802d570:	d504      	bpl.n	802d57c <__sflush_r+0x7c>
 802d572:	1c42      	adds	r2, r0, #1
 802d574:	d101      	bne.n	802d57a <__sflush_r+0x7a>
 802d576:	682b      	ldr	r3, [r5, #0]
 802d578:	b903      	cbnz	r3, 802d57c <__sflush_r+0x7c>
 802d57a:	6560      	str	r0, [r4, #84]	; 0x54
 802d57c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802d57e:	602f      	str	r7, [r5, #0]
 802d580:	2900      	cmp	r1, #0
 802d582:	d0ca      	beq.n	802d51a <__sflush_r+0x1a>
 802d584:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802d588:	4299      	cmp	r1, r3
 802d58a:	d002      	beq.n	802d592 <__sflush_r+0x92>
 802d58c:	4628      	mov	r0, r5
 802d58e:	f7ff f8dd 	bl	802c74c <_free_r>
 802d592:	2000      	movs	r0, #0
 802d594:	6360      	str	r0, [r4, #52]	; 0x34
 802d596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802d59a:	6a21      	ldr	r1, [r4, #32]
 802d59c:	2301      	movs	r3, #1
 802d59e:	4628      	mov	r0, r5
 802d5a0:	47b0      	blx	r6
 802d5a2:	1c41      	adds	r1, r0, #1
 802d5a4:	d1c6      	bne.n	802d534 <__sflush_r+0x34>
 802d5a6:	682b      	ldr	r3, [r5, #0]
 802d5a8:	2b00      	cmp	r3, #0
 802d5aa:	d0c3      	beq.n	802d534 <__sflush_r+0x34>
 802d5ac:	2b1d      	cmp	r3, #29
 802d5ae:	d001      	beq.n	802d5b4 <__sflush_r+0xb4>
 802d5b0:	2b16      	cmp	r3, #22
 802d5b2:	d101      	bne.n	802d5b8 <__sflush_r+0xb8>
 802d5b4:	602f      	str	r7, [r5, #0]
 802d5b6:	e7b0      	b.n	802d51a <__sflush_r+0x1a>
 802d5b8:	89a3      	ldrh	r3, [r4, #12]
 802d5ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802d5be:	81a3      	strh	r3, [r4, #12]
 802d5c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802d5c4:	690f      	ldr	r7, [r1, #16]
 802d5c6:	2f00      	cmp	r7, #0
 802d5c8:	d0a7      	beq.n	802d51a <__sflush_r+0x1a>
 802d5ca:	0793      	lsls	r3, r2, #30
 802d5cc:	680e      	ldr	r6, [r1, #0]
 802d5ce:	bf08      	it	eq
 802d5d0:	694b      	ldreq	r3, [r1, #20]
 802d5d2:	600f      	str	r7, [r1, #0]
 802d5d4:	bf18      	it	ne
 802d5d6:	2300      	movne	r3, #0
 802d5d8:	eba6 0807 	sub.w	r8, r6, r7
 802d5dc:	608b      	str	r3, [r1, #8]
 802d5de:	f1b8 0f00 	cmp.w	r8, #0
 802d5e2:	dd9a      	ble.n	802d51a <__sflush_r+0x1a>
 802d5e4:	4643      	mov	r3, r8
 802d5e6:	463a      	mov	r2, r7
 802d5e8:	6a21      	ldr	r1, [r4, #32]
 802d5ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 802d5ec:	4628      	mov	r0, r5
 802d5ee:	47b0      	blx	r6
 802d5f0:	2800      	cmp	r0, #0
 802d5f2:	dc07      	bgt.n	802d604 <__sflush_r+0x104>
 802d5f4:	89a3      	ldrh	r3, [r4, #12]
 802d5f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802d5fa:	81a3      	strh	r3, [r4, #12]
 802d5fc:	f04f 30ff 	mov.w	r0, #4294967295
 802d600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802d604:	4407      	add	r7, r0
 802d606:	eba8 0800 	sub.w	r8, r8, r0
 802d60a:	e7e8      	b.n	802d5de <__sflush_r+0xde>
 802d60c:	20400001 	.word	0x20400001

0802d610 <_fflush_r>:
 802d610:	b538      	push	{r3, r4, r5, lr}
 802d612:	690b      	ldr	r3, [r1, #16]
 802d614:	4605      	mov	r5, r0
 802d616:	460c      	mov	r4, r1
 802d618:	b1db      	cbz	r3, 802d652 <_fflush_r+0x42>
 802d61a:	b118      	cbz	r0, 802d624 <_fflush_r+0x14>
 802d61c:	6983      	ldr	r3, [r0, #24]
 802d61e:	b90b      	cbnz	r3, 802d624 <_fflush_r+0x14>
 802d620:	f7fe ffae 	bl	802c580 <__sinit>
 802d624:	4b0c      	ldr	r3, [pc, #48]	; (802d658 <_fflush_r+0x48>)
 802d626:	429c      	cmp	r4, r3
 802d628:	d109      	bne.n	802d63e <_fflush_r+0x2e>
 802d62a:	686c      	ldr	r4, [r5, #4]
 802d62c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802d630:	b17b      	cbz	r3, 802d652 <_fflush_r+0x42>
 802d632:	4621      	mov	r1, r4
 802d634:	4628      	mov	r0, r5
 802d636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802d63a:	f7ff bf61 	b.w	802d500 <__sflush_r>
 802d63e:	4b07      	ldr	r3, [pc, #28]	; (802d65c <_fflush_r+0x4c>)
 802d640:	429c      	cmp	r4, r3
 802d642:	d101      	bne.n	802d648 <_fflush_r+0x38>
 802d644:	68ac      	ldr	r4, [r5, #8]
 802d646:	e7f1      	b.n	802d62c <_fflush_r+0x1c>
 802d648:	4b05      	ldr	r3, [pc, #20]	; (802d660 <_fflush_r+0x50>)
 802d64a:	429c      	cmp	r4, r3
 802d64c:	bf08      	it	eq
 802d64e:	68ec      	ldreq	r4, [r5, #12]
 802d650:	e7ec      	b.n	802d62c <_fflush_r+0x1c>
 802d652:	2000      	movs	r0, #0
 802d654:	bd38      	pop	{r3, r4, r5, pc}
 802d656:	bf00      	nop
 802d658:	08031f70 	.word	0x08031f70
 802d65c:	08031f90 	.word	0x08031f90
 802d660:	08031f50 	.word	0x08031f50

0802d664 <_lseek_r>:
 802d664:	b538      	push	{r3, r4, r5, lr}
 802d666:	4c07      	ldr	r4, [pc, #28]	; (802d684 <_lseek_r+0x20>)
 802d668:	4605      	mov	r5, r0
 802d66a:	4608      	mov	r0, r1
 802d66c:	4611      	mov	r1, r2
 802d66e:	2200      	movs	r2, #0
 802d670:	6022      	str	r2, [r4, #0]
 802d672:	461a      	mov	r2, r3
 802d674:	f7fe f827 	bl	802b6c6 <_lseek>
 802d678:	1c43      	adds	r3, r0, #1
 802d67a:	d102      	bne.n	802d682 <_lseek_r+0x1e>
 802d67c:	6823      	ldr	r3, [r4, #0]
 802d67e:	b103      	cbz	r3, 802d682 <_lseek_r+0x1e>
 802d680:	602b      	str	r3, [r5, #0]
 802d682:	bd38      	pop	{r3, r4, r5, pc}
 802d684:	2001d578 	.word	0x2001d578

0802d688 <__swhatbuf_r>:
 802d688:	b570      	push	{r4, r5, r6, lr}
 802d68a:	460e      	mov	r6, r1
 802d68c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802d690:	2900      	cmp	r1, #0
 802d692:	b090      	sub	sp, #64	; 0x40
 802d694:	4614      	mov	r4, r2
 802d696:	461d      	mov	r5, r3
 802d698:	da07      	bge.n	802d6aa <__swhatbuf_r+0x22>
 802d69a:	2300      	movs	r3, #0
 802d69c:	602b      	str	r3, [r5, #0]
 802d69e:	89b3      	ldrh	r3, [r6, #12]
 802d6a0:	061a      	lsls	r2, r3, #24
 802d6a2:	d410      	bmi.n	802d6c6 <__swhatbuf_r+0x3e>
 802d6a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802d6a8:	e00e      	b.n	802d6c8 <__swhatbuf_r+0x40>
 802d6aa:	aa01      	add	r2, sp, #4
 802d6ac:	f000 fbfc 	bl	802dea8 <_fstat_r>
 802d6b0:	2800      	cmp	r0, #0
 802d6b2:	dbf2      	blt.n	802d69a <__swhatbuf_r+0x12>
 802d6b4:	9a02      	ldr	r2, [sp, #8]
 802d6b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802d6ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802d6be:	425a      	negs	r2, r3
 802d6c0:	415a      	adcs	r2, r3
 802d6c2:	602a      	str	r2, [r5, #0]
 802d6c4:	e7ee      	b.n	802d6a4 <__swhatbuf_r+0x1c>
 802d6c6:	2340      	movs	r3, #64	; 0x40
 802d6c8:	2000      	movs	r0, #0
 802d6ca:	6023      	str	r3, [r4, #0]
 802d6cc:	b010      	add	sp, #64	; 0x40
 802d6ce:	bd70      	pop	{r4, r5, r6, pc}

0802d6d0 <__smakebuf_r>:
 802d6d0:	898b      	ldrh	r3, [r1, #12]
 802d6d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802d6d4:	079d      	lsls	r5, r3, #30
 802d6d6:	4606      	mov	r6, r0
 802d6d8:	460c      	mov	r4, r1
 802d6da:	d507      	bpl.n	802d6ec <__smakebuf_r+0x1c>
 802d6dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 802d6e0:	6023      	str	r3, [r4, #0]
 802d6e2:	6123      	str	r3, [r4, #16]
 802d6e4:	2301      	movs	r3, #1
 802d6e6:	6163      	str	r3, [r4, #20]
 802d6e8:	b002      	add	sp, #8
 802d6ea:	bd70      	pop	{r4, r5, r6, pc}
 802d6ec:	ab01      	add	r3, sp, #4
 802d6ee:	466a      	mov	r2, sp
 802d6f0:	f7ff ffca 	bl	802d688 <__swhatbuf_r>
 802d6f4:	9900      	ldr	r1, [sp, #0]
 802d6f6:	4605      	mov	r5, r0
 802d6f8:	4630      	mov	r0, r6
 802d6fa:	f7ff f875 	bl	802c7e8 <_malloc_r>
 802d6fe:	b948      	cbnz	r0, 802d714 <__smakebuf_r+0x44>
 802d700:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802d704:	059a      	lsls	r2, r3, #22
 802d706:	d4ef      	bmi.n	802d6e8 <__smakebuf_r+0x18>
 802d708:	f023 0303 	bic.w	r3, r3, #3
 802d70c:	f043 0302 	orr.w	r3, r3, #2
 802d710:	81a3      	strh	r3, [r4, #12]
 802d712:	e7e3      	b.n	802d6dc <__smakebuf_r+0xc>
 802d714:	4b0d      	ldr	r3, [pc, #52]	; (802d74c <__smakebuf_r+0x7c>)
 802d716:	62b3      	str	r3, [r6, #40]	; 0x28
 802d718:	89a3      	ldrh	r3, [r4, #12]
 802d71a:	6020      	str	r0, [r4, #0]
 802d71c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802d720:	81a3      	strh	r3, [r4, #12]
 802d722:	9b00      	ldr	r3, [sp, #0]
 802d724:	6163      	str	r3, [r4, #20]
 802d726:	9b01      	ldr	r3, [sp, #4]
 802d728:	6120      	str	r0, [r4, #16]
 802d72a:	b15b      	cbz	r3, 802d744 <__smakebuf_r+0x74>
 802d72c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802d730:	4630      	mov	r0, r6
 802d732:	f000 fbcb 	bl	802decc <_isatty_r>
 802d736:	b128      	cbz	r0, 802d744 <__smakebuf_r+0x74>
 802d738:	89a3      	ldrh	r3, [r4, #12]
 802d73a:	f023 0303 	bic.w	r3, r3, #3
 802d73e:	f043 0301 	orr.w	r3, r3, #1
 802d742:	81a3      	strh	r3, [r4, #12]
 802d744:	89a3      	ldrh	r3, [r4, #12]
 802d746:	431d      	orrs	r5, r3
 802d748:	81a5      	strh	r5, [r4, #12]
 802d74a:	e7cd      	b.n	802d6e8 <__smakebuf_r+0x18>
 802d74c:	0802c501 	.word	0x0802c501

0802d750 <__malloc_lock>:
 802d750:	4770      	bx	lr

0802d752 <__malloc_unlock>:
 802d752:	4770      	bx	lr

0802d754 <_realloc_r>:
 802d754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802d756:	4607      	mov	r7, r0
 802d758:	4614      	mov	r4, r2
 802d75a:	460e      	mov	r6, r1
 802d75c:	b921      	cbnz	r1, 802d768 <_realloc_r+0x14>
 802d75e:	4611      	mov	r1, r2
 802d760:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 802d764:	f7ff b840 	b.w	802c7e8 <_malloc_r>
 802d768:	b922      	cbnz	r2, 802d774 <_realloc_r+0x20>
 802d76a:	f7fe ffef 	bl	802c74c <_free_r>
 802d76e:	4625      	mov	r5, r4
 802d770:	4628      	mov	r0, r5
 802d772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802d774:	f000 fbba 	bl	802deec <_malloc_usable_size_r>
 802d778:	4284      	cmp	r4, r0
 802d77a:	d90f      	bls.n	802d79c <_realloc_r+0x48>
 802d77c:	4621      	mov	r1, r4
 802d77e:	4638      	mov	r0, r7
 802d780:	f7ff f832 	bl	802c7e8 <_malloc_r>
 802d784:	4605      	mov	r5, r0
 802d786:	2800      	cmp	r0, #0
 802d788:	d0f2      	beq.n	802d770 <_realloc_r+0x1c>
 802d78a:	4631      	mov	r1, r6
 802d78c:	4622      	mov	r2, r4
 802d78e:	f7fe f83e 	bl	802b80e <memcpy>
 802d792:	4631      	mov	r1, r6
 802d794:	4638      	mov	r0, r7
 802d796:	f7fe ffd9 	bl	802c74c <_free_r>
 802d79a:	e7e9      	b.n	802d770 <_realloc_r+0x1c>
 802d79c:	4635      	mov	r5, r6
 802d79e:	e7e7      	b.n	802d770 <_realloc_r+0x1c>

0802d7a0 <_sungetc_r>:
 802d7a0:	b538      	push	{r3, r4, r5, lr}
 802d7a2:	1c4b      	adds	r3, r1, #1
 802d7a4:	4614      	mov	r4, r2
 802d7a6:	d103      	bne.n	802d7b0 <_sungetc_r+0x10>
 802d7a8:	f04f 35ff 	mov.w	r5, #4294967295
 802d7ac:	4628      	mov	r0, r5
 802d7ae:	bd38      	pop	{r3, r4, r5, pc}
 802d7b0:	8993      	ldrh	r3, [r2, #12]
 802d7b2:	f023 0320 	bic.w	r3, r3, #32
 802d7b6:	8193      	strh	r3, [r2, #12]
 802d7b8:	6b53      	ldr	r3, [r2, #52]	; 0x34
 802d7ba:	6852      	ldr	r2, [r2, #4]
 802d7bc:	b2cd      	uxtb	r5, r1
 802d7be:	b18b      	cbz	r3, 802d7e4 <_sungetc_r+0x44>
 802d7c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 802d7c2:	429a      	cmp	r2, r3
 802d7c4:	da08      	bge.n	802d7d8 <_sungetc_r+0x38>
 802d7c6:	6823      	ldr	r3, [r4, #0]
 802d7c8:	1e5a      	subs	r2, r3, #1
 802d7ca:	6022      	str	r2, [r4, #0]
 802d7cc:	f803 5c01 	strb.w	r5, [r3, #-1]
 802d7d0:	6863      	ldr	r3, [r4, #4]
 802d7d2:	3301      	adds	r3, #1
 802d7d4:	6063      	str	r3, [r4, #4]
 802d7d6:	e7e9      	b.n	802d7ac <_sungetc_r+0xc>
 802d7d8:	4621      	mov	r1, r4
 802d7da:	f000 fb29 	bl	802de30 <__submore>
 802d7de:	2800      	cmp	r0, #0
 802d7e0:	d0f1      	beq.n	802d7c6 <_sungetc_r+0x26>
 802d7e2:	e7e1      	b.n	802d7a8 <_sungetc_r+0x8>
 802d7e4:	6921      	ldr	r1, [r4, #16]
 802d7e6:	6823      	ldr	r3, [r4, #0]
 802d7e8:	b151      	cbz	r1, 802d800 <_sungetc_r+0x60>
 802d7ea:	4299      	cmp	r1, r3
 802d7ec:	d208      	bcs.n	802d800 <_sungetc_r+0x60>
 802d7ee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 802d7f2:	428d      	cmp	r5, r1
 802d7f4:	d104      	bne.n	802d800 <_sungetc_r+0x60>
 802d7f6:	3b01      	subs	r3, #1
 802d7f8:	3201      	adds	r2, #1
 802d7fa:	6023      	str	r3, [r4, #0]
 802d7fc:	6062      	str	r2, [r4, #4]
 802d7fe:	e7d5      	b.n	802d7ac <_sungetc_r+0xc>
 802d800:	63e3      	str	r3, [r4, #60]	; 0x3c
 802d802:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802d806:	6363      	str	r3, [r4, #52]	; 0x34
 802d808:	2303      	movs	r3, #3
 802d80a:	63a3      	str	r3, [r4, #56]	; 0x38
 802d80c:	4623      	mov	r3, r4
 802d80e:	6422      	str	r2, [r4, #64]	; 0x40
 802d810:	f803 5f46 	strb.w	r5, [r3, #70]!
 802d814:	6023      	str	r3, [r4, #0]
 802d816:	2301      	movs	r3, #1
 802d818:	e7dc      	b.n	802d7d4 <_sungetc_r+0x34>

0802d81a <__ssrefill_r>:
 802d81a:	b510      	push	{r4, lr}
 802d81c:	460c      	mov	r4, r1
 802d81e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 802d820:	b169      	cbz	r1, 802d83e <__ssrefill_r+0x24>
 802d822:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802d826:	4299      	cmp	r1, r3
 802d828:	d001      	beq.n	802d82e <__ssrefill_r+0x14>
 802d82a:	f7fe ff8f 	bl	802c74c <_free_r>
 802d82e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802d830:	6063      	str	r3, [r4, #4]
 802d832:	2000      	movs	r0, #0
 802d834:	6360      	str	r0, [r4, #52]	; 0x34
 802d836:	b113      	cbz	r3, 802d83e <__ssrefill_r+0x24>
 802d838:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 802d83a:	6023      	str	r3, [r4, #0]
 802d83c:	bd10      	pop	{r4, pc}
 802d83e:	6923      	ldr	r3, [r4, #16]
 802d840:	6023      	str	r3, [r4, #0]
 802d842:	2300      	movs	r3, #0
 802d844:	6063      	str	r3, [r4, #4]
 802d846:	89a3      	ldrh	r3, [r4, #12]
 802d848:	f043 0320 	orr.w	r3, r3, #32
 802d84c:	81a3      	strh	r3, [r4, #12]
 802d84e:	f04f 30ff 	mov.w	r0, #4294967295
 802d852:	bd10      	pop	{r4, pc}

0802d854 <__ssvfiscanf_r>:
 802d854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802d858:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 802d85c:	f10d 080c 	add.w	r8, sp, #12
 802d860:	9301      	str	r3, [sp, #4]
 802d862:	2300      	movs	r3, #0
 802d864:	9346      	str	r3, [sp, #280]	; 0x118
 802d866:	9347      	str	r3, [sp, #284]	; 0x11c
 802d868:	4ba0      	ldr	r3, [pc, #640]	; (802daec <__ssvfiscanf_r+0x298>)
 802d86a:	93a2      	str	r3, [sp, #648]	; 0x288
 802d86c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 802daf4 <__ssvfiscanf_r+0x2a0>
 802d870:	4b9f      	ldr	r3, [pc, #636]	; (802daf0 <__ssvfiscanf_r+0x29c>)
 802d872:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 802d876:	4606      	mov	r6, r0
 802d878:	460c      	mov	r4, r1
 802d87a:	93a3      	str	r3, [sp, #652]	; 0x28c
 802d87c:	4692      	mov	sl, r2
 802d87e:	270a      	movs	r7, #10
 802d880:	f89a 3000 	ldrb.w	r3, [sl]
 802d884:	2b00      	cmp	r3, #0
 802d886:	f000 812f 	beq.w	802dae8 <__ssvfiscanf_r+0x294>
 802d88a:	f7fd ff91 	bl	802b7b0 <__locale_ctype_ptr>
 802d88e:	f89a b000 	ldrb.w	fp, [sl]
 802d892:	4458      	add	r0, fp
 802d894:	7843      	ldrb	r3, [r0, #1]
 802d896:	f013 0308 	ands.w	r3, r3, #8
 802d89a:	d143      	bne.n	802d924 <__ssvfiscanf_r+0xd0>
 802d89c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 802d8a0:	f10a 0501 	add.w	r5, sl, #1
 802d8a4:	f040 8099 	bne.w	802d9da <__ssvfiscanf_r+0x186>
 802d8a8:	9345      	str	r3, [sp, #276]	; 0x114
 802d8aa:	9343      	str	r3, [sp, #268]	; 0x10c
 802d8ac:	f89a 3001 	ldrb.w	r3, [sl, #1]
 802d8b0:	2b2a      	cmp	r3, #42	; 0x2a
 802d8b2:	d103      	bne.n	802d8bc <__ssvfiscanf_r+0x68>
 802d8b4:	2310      	movs	r3, #16
 802d8b6:	9343      	str	r3, [sp, #268]	; 0x10c
 802d8b8:	f10a 0502 	add.w	r5, sl, #2
 802d8bc:	7829      	ldrb	r1, [r5, #0]
 802d8be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 802d8c2:	2a09      	cmp	r2, #9
 802d8c4:	46aa      	mov	sl, r5
 802d8c6:	f105 0501 	add.w	r5, r5, #1
 802d8ca:	d941      	bls.n	802d950 <__ssvfiscanf_r+0xfc>
 802d8cc:	2203      	movs	r2, #3
 802d8ce:	4889      	ldr	r0, [pc, #548]	; (802daf4 <__ssvfiscanf_r+0x2a0>)
 802d8d0:	f7e2 fbce 	bl	8010070 <memchr>
 802d8d4:	b138      	cbz	r0, 802d8e6 <__ssvfiscanf_r+0x92>
 802d8d6:	eba0 0309 	sub.w	r3, r0, r9
 802d8da:	2001      	movs	r0, #1
 802d8dc:	4098      	lsls	r0, r3
 802d8de:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 802d8e0:	4318      	orrs	r0, r3
 802d8e2:	9043      	str	r0, [sp, #268]	; 0x10c
 802d8e4:	46aa      	mov	sl, r5
 802d8e6:	f89a 3000 	ldrb.w	r3, [sl]
 802d8ea:	2b67      	cmp	r3, #103	; 0x67
 802d8ec:	f10a 0501 	add.w	r5, sl, #1
 802d8f0:	d84a      	bhi.n	802d988 <__ssvfiscanf_r+0x134>
 802d8f2:	2b65      	cmp	r3, #101	; 0x65
 802d8f4:	f080 80b7 	bcs.w	802da66 <__ssvfiscanf_r+0x212>
 802d8f8:	2b47      	cmp	r3, #71	; 0x47
 802d8fa:	d82f      	bhi.n	802d95c <__ssvfiscanf_r+0x108>
 802d8fc:	2b45      	cmp	r3, #69	; 0x45
 802d8fe:	f080 80b2 	bcs.w	802da66 <__ssvfiscanf_r+0x212>
 802d902:	2b00      	cmp	r3, #0
 802d904:	f000 8082 	beq.w	802da0c <__ssvfiscanf_r+0x1b8>
 802d908:	2b25      	cmp	r3, #37	; 0x25
 802d90a:	d066      	beq.n	802d9da <__ssvfiscanf_r+0x186>
 802d90c:	2303      	movs	r3, #3
 802d90e:	9349      	str	r3, [sp, #292]	; 0x124
 802d910:	9744      	str	r7, [sp, #272]	; 0x110
 802d912:	e045      	b.n	802d9a0 <__ssvfiscanf_r+0x14c>
 802d914:	9947      	ldr	r1, [sp, #284]	; 0x11c
 802d916:	3101      	adds	r1, #1
 802d918:	9147      	str	r1, [sp, #284]	; 0x11c
 802d91a:	6861      	ldr	r1, [r4, #4]
 802d91c:	3301      	adds	r3, #1
 802d91e:	3901      	subs	r1, #1
 802d920:	6061      	str	r1, [r4, #4]
 802d922:	6023      	str	r3, [r4, #0]
 802d924:	6863      	ldr	r3, [r4, #4]
 802d926:	2b00      	cmp	r3, #0
 802d928:	dd0b      	ble.n	802d942 <__ssvfiscanf_r+0xee>
 802d92a:	f7fd ff41 	bl	802b7b0 <__locale_ctype_ptr>
 802d92e:	6823      	ldr	r3, [r4, #0]
 802d930:	7819      	ldrb	r1, [r3, #0]
 802d932:	4408      	add	r0, r1
 802d934:	7841      	ldrb	r1, [r0, #1]
 802d936:	070d      	lsls	r5, r1, #28
 802d938:	d4ec      	bmi.n	802d914 <__ssvfiscanf_r+0xc0>
 802d93a:	f10a 0501 	add.w	r5, sl, #1
 802d93e:	46aa      	mov	sl, r5
 802d940:	e79e      	b.n	802d880 <__ssvfiscanf_r+0x2c>
 802d942:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 802d944:	4621      	mov	r1, r4
 802d946:	4630      	mov	r0, r6
 802d948:	4798      	blx	r3
 802d94a:	2800      	cmp	r0, #0
 802d94c:	d0ed      	beq.n	802d92a <__ssvfiscanf_r+0xd6>
 802d94e:	e7f4      	b.n	802d93a <__ssvfiscanf_r+0xe6>
 802d950:	9b45      	ldr	r3, [sp, #276]	; 0x114
 802d952:	fb07 1303 	mla	r3, r7, r3, r1
 802d956:	3b30      	subs	r3, #48	; 0x30
 802d958:	9345      	str	r3, [sp, #276]	; 0x114
 802d95a:	e7af      	b.n	802d8bc <__ssvfiscanf_r+0x68>
 802d95c:	2b5b      	cmp	r3, #91	; 0x5b
 802d95e:	d061      	beq.n	802da24 <__ssvfiscanf_r+0x1d0>
 802d960:	d80c      	bhi.n	802d97c <__ssvfiscanf_r+0x128>
 802d962:	2b58      	cmp	r3, #88	; 0x58
 802d964:	d1d2      	bne.n	802d90c <__ssvfiscanf_r+0xb8>
 802d966:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 802d968:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 802d96c:	9243      	str	r2, [sp, #268]	; 0x10c
 802d96e:	2210      	movs	r2, #16
 802d970:	9244      	str	r2, [sp, #272]	; 0x110
 802d972:	2b6f      	cmp	r3, #111	; 0x6f
 802d974:	bfb4      	ite	lt
 802d976:	2303      	movlt	r3, #3
 802d978:	2304      	movge	r3, #4
 802d97a:	e010      	b.n	802d99e <__ssvfiscanf_r+0x14a>
 802d97c:	2b63      	cmp	r3, #99	; 0x63
 802d97e:	d05c      	beq.n	802da3a <__ssvfiscanf_r+0x1e6>
 802d980:	2b64      	cmp	r3, #100	; 0x64
 802d982:	d1c3      	bne.n	802d90c <__ssvfiscanf_r+0xb8>
 802d984:	9744      	str	r7, [sp, #272]	; 0x110
 802d986:	e7f4      	b.n	802d972 <__ssvfiscanf_r+0x11e>
 802d988:	2b70      	cmp	r3, #112	; 0x70
 802d98a:	d042      	beq.n	802da12 <__ssvfiscanf_r+0x1be>
 802d98c:	d81d      	bhi.n	802d9ca <__ssvfiscanf_r+0x176>
 802d98e:	2b6e      	cmp	r3, #110	; 0x6e
 802d990:	d059      	beq.n	802da46 <__ssvfiscanf_r+0x1f2>
 802d992:	d843      	bhi.n	802da1c <__ssvfiscanf_r+0x1c8>
 802d994:	2b69      	cmp	r3, #105	; 0x69
 802d996:	d1b9      	bne.n	802d90c <__ssvfiscanf_r+0xb8>
 802d998:	2300      	movs	r3, #0
 802d99a:	9344      	str	r3, [sp, #272]	; 0x110
 802d99c:	2303      	movs	r3, #3
 802d99e:	9349      	str	r3, [sp, #292]	; 0x124
 802d9a0:	6863      	ldr	r3, [r4, #4]
 802d9a2:	2b00      	cmp	r3, #0
 802d9a4:	dd61      	ble.n	802da6a <__ssvfiscanf_r+0x216>
 802d9a6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 802d9a8:	0659      	lsls	r1, r3, #25
 802d9aa:	d56f      	bpl.n	802da8c <__ssvfiscanf_r+0x238>
 802d9ac:	9b49      	ldr	r3, [sp, #292]	; 0x124
 802d9ae:	2b02      	cmp	r3, #2
 802d9b0:	dc7c      	bgt.n	802daac <__ssvfiscanf_r+0x258>
 802d9b2:	ab01      	add	r3, sp, #4
 802d9b4:	4622      	mov	r2, r4
 802d9b6:	a943      	add	r1, sp, #268	; 0x10c
 802d9b8:	4630      	mov	r0, r6
 802d9ba:	f000 f89f 	bl	802dafc <_scanf_chars>
 802d9be:	2801      	cmp	r0, #1
 802d9c0:	f000 8092 	beq.w	802dae8 <__ssvfiscanf_r+0x294>
 802d9c4:	2802      	cmp	r0, #2
 802d9c6:	d1ba      	bne.n	802d93e <__ssvfiscanf_r+0xea>
 802d9c8:	e01d      	b.n	802da06 <__ssvfiscanf_r+0x1b2>
 802d9ca:	2b75      	cmp	r3, #117	; 0x75
 802d9cc:	d0da      	beq.n	802d984 <__ssvfiscanf_r+0x130>
 802d9ce:	2b78      	cmp	r3, #120	; 0x78
 802d9d0:	d0c9      	beq.n	802d966 <__ssvfiscanf_r+0x112>
 802d9d2:	2b73      	cmp	r3, #115	; 0x73
 802d9d4:	d19a      	bne.n	802d90c <__ssvfiscanf_r+0xb8>
 802d9d6:	2302      	movs	r3, #2
 802d9d8:	e7e1      	b.n	802d99e <__ssvfiscanf_r+0x14a>
 802d9da:	6863      	ldr	r3, [r4, #4]
 802d9dc:	2b00      	cmp	r3, #0
 802d9de:	dd0c      	ble.n	802d9fa <__ssvfiscanf_r+0x1a6>
 802d9e0:	6823      	ldr	r3, [r4, #0]
 802d9e2:	781a      	ldrb	r2, [r3, #0]
 802d9e4:	4593      	cmp	fp, r2
 802d9e6:	d17f      	bne.n	802dae8 <__ssvfiscanf_r+0x294>
 802d9e8:	3301      	adds	r3, #1
 802d9ea:	6862      	ldr	r2, [r4, #4]
 802d9ec:	6023      	str	r3, [r4, #0]
 802d9ee:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 802d9f0:	3a01      	subs	r2, #1
 802d9f2:	3301      	adds	r3, #1
 802d9f4:	6062      	str	r2, [r4, #4]
 802d9f6:	9347      	str	r3, [sp, #284]	; 0x11c
 802d9f8:	e7a1      	b.n	802d93e <__ssvfiscanf_r+0xea>
 802d9fa:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 802d9fc:	4621      	mov	r1, r4
 802d9fe:	4630      	mov	r0, r6
 802da00:	4798      	blx	r3
 802da02:	2800      	cmp	r0, #0
 802da04:	d0ec      	beq.n	802d9e0 <__ssvfiscanf_r+0x18c>
 802da06:	9846      	ldr	r0, [sp, #280]	; 0x118
 802da08:	2800      	cmp	r0, #0
 802da0a:	d163      	bne.n	802dad4 <__ssvfiscanf_r+0x280>
 802da0c:	f04f 30ff 	mov.w	r0, #4294967295
 802da10:	e066      	b.n	802dae0 <__ssvfiscanf_r+0x28c>
 802da12:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 802da14:	f042 0220 	orr.w	r2, r2, #32
 802da18:	9243      	str	r2, [sp, #268]	; 0x10c
 802da1a:	e7a4      	b.n	802d966 <__ssvfiscanf_r+0x112>
 802da1c:	2308      	movs	r3, #8
 802da1e:	9344      	str	r3, [sp, #272]	; 0x110
 802da20:	2304      	movs	r3, #4
 802da22:	e7bc      	b.n	802d99e <__ssvfiscanf_r+0x14a>
 802da24:	4629      	mov	r1, r5
 802da26:	4640      	mov	r0, r8
 802da28:	f000 f9d2 	bl	802ddd0 <__sccl>
 802da2c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 802da2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802da32:	9343      	str	r3, [sp, #268]	; 0x10c
 802da34:	4605      	mov	r5, r0
 802da36:	2301      	movs	r3, #1
 802da38:	e7b1      	b.n	802d99e <__ssvfiscanf_r+0x14a>
 802da3a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 802da3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802da40:	9343      	str	r3, [sp, #268]	; 0x10c
 802da42:	2300      	movs	r3, #0
 802da44:	e7ab      	b.n	802d99e <__ssvfiscanf_r+0x14a>
 802da46:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 802da48:	06d0      	lsls	r0, r2, #27
 802da4a:	f53f af78 	bmi.w	802d93e <__ssvfiscanf_r+0xea>
 802da4e:	f012 0f01 	tst.w	r2, #1
 802da52:	9a01      	ldr	r2, [sp, #4]
 802da54:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 802da56:	f102 0104 	add.w	r1, r2, #4
 802da5a:	9101      	str	r1, [sp, #4]
 802da5c:	6812      	ldr	r2, [r2, #0]
 802da5e:	bf14      	ite	ne
 802da60:	8013      	strhne	r3, [r2, #0]
 802da62:	6013      	streq	r3, [r2, #0]
 802da64:	e76b      	b.n	802d93e <__ssvfiscanf_r+0xea>
 802da66:	2305      	movs	r3, #5
 802da68:	e799      	b.n	802d99e <__ssvfiscanf_r+0x14a>
 802da6a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 802da6c:	4621      	mov	r1, r4
 802da6e:	4630      	mov	r0, r6
 802da70:	4798      	blx	r3
 802da72:	2800      	cmp	r0, #0
 802da74:	d097      	beq.n	802d9a6 <__ssvfiscanf_r+0x152>
 802da76:	e7c6      	b.n	802da06 <__ssvfiscanf_r+0x1b2>
 802da78:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 802da7a:	3201      	adds	r2, #1
 802da7c:	9247      	str	r2, [sp, #284]	; 0x11c
 802da7e:	6862      	ldr	r2, [r4, #4]
 802da80:	3a01      	subs	r2, #1
 802da82:	2a00      	cmp	r2, #0
 802da84:	6062      	str	r2, [r4, #4]
 802da86:	dd0a      	ble.n	802da9e <__ssvfiscanf_r+0x24a>
 802da88:	3301      	adds	r3, #1
 802da8a:	6023      	str	r3, [r4, #0]
 802da8c:	f7fd fe90 	bl	802b7b0 <__locale_ctype_ptr>
 802da90:	6823      	ldr	r3, [r4, #0]
 802da92:	781a      	ldrb	r2, [r3, #0]
 802da94:	4410      	add	r0, r2
 802da96:	7842      	ldrb	r2, [r0, #1]
 802da98:	0712      	lsls	r2, r2, #28
 802da9a:	d4ed      	bmi.n	802da78 <__ssvfiscanf_r+0x224>
 802da9c:	e786      	b.n	802d9ac <__ssvfiscanf_r+0x158>
 802da9e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 802daa0:	4621      	mov	r1, r4
 802daa2:	4630      	mov	r0, r6
 802daa4:	4798      	blx	r3
 802daa6:	2800      	cmp	r0, #0
 802daa8:	d0f0      	beq.n	802da8c <__ssvfiscanf_r+0x238>
 802daaa:	e7ac      	b.n	802da06 <__ssvfiscanf_r+0x1b2>
 802daac:	2b04      	cmp	r3, #4
 802daae:	dc06      	bgt.n	802dabe <__ssvfiscanf_r+0x26a>
 802dab0:	ab01      	add	r3, sp, #4
 802dab2:	4622      	mov	r2, r4
 802dab4:	a943      	add	r1, sp, #268	; 0x10c
 802dab6:	4630      	mov	r0, r6
 802dab8:	f000 f884 	bl	802dbc4 <_scanf_i>
 802dabc:	e77f      	b.n	802d9be <__ssvfiscanf_r+0x16a>
 802dabe:	4b0e      	ldr	r3, [pc, #56]	; (802daf8 <__ssvfiscanf_r+0x2a4>)
 802dac0:	2b00      	cmp	r3, #0
 802dac2:	f43f af3c 	beq.w	802d93e <__ssvfiscanf_r+0xea>
 802dac6:	ab01      	add	r3, sp, #4
 802dac8:	4622      	mov	r2, r4
 802daca:	a943      	add	r1, sp, #268	; 0x10c
 802dacc:	4630      	mov	r0, r6
 802dace:	f3af 8000 	nop.w
 802dad2:	e774      	b.n	802d9be <__ssvfiscanf_r+0x16a>
 802dad4:	89a3      	ldrh	r3, [r4, #12]
 802dad6:	f013 0f40 	tst.w	r3, #64	; 0x40
 802dada:	bf18      	it	ne
 802dadc:	f04f 30ff 	movne.w	r0, #4294967295
 802dae0:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 802dae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802dae8:	9846      	ldr	r0, [sp, #280]	; 0x118
 802daea:	e7f9      	b.n	802dae0 <__ssvfiscanf_r+0x28c>
 802daec:	0802d7a1 	.word	0x0802d7a1
 802daf0:	0802d81b 	.word	0x0802d81b
 802daf4:	0803201a 	.word	0x0803201a
 802daf8:	00000000 	.word	0x00000000

0802dafc <_scanf_chars>:
 802dafc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802db00:	4615      	mov	r5, r2
 802db02:	688a      	ldr	r2, [r1, #8]
 802db04:	4680      	mov	r8, r0
 802db06:	460c      	mov	r4, r1
 802db08:	b932      	cbnz	r2, 802db18 <_scanf_chars+0x1c>
 802db0a:	698a      	ldr	r2, [r1, #24]
 802db0c:	2a00      	cmp	r2, #0
 802db0e:	bf0c      	ite	eq
 802db10:	2201      	moveq	r2, #1
 802db12:	f04f 32ff 	movne.w	r2, #4294967295
 802db16:	608a      	str	r2, [r1, #8]
 802db18:	6822      	ldr	r2, [r4, #0]
 802db1a:	06d1      	lsls	r1, r2, #27
 802db1c:	bf5f      	itttt	pl
 802db1e:	681a      	ldrpl	r2, [r3, #0]
 802db20:	1d11      	addpl	r1, r2, #4
 802db22:	6019      	strpl	r1, [r3, #0]
 802db24:	6817      	ldrpl	r7, [r2, #0]
 802db26:	2600      	movs	r6, #0
 802db28:	69a3      	ldr	r3, [r4, #24]
 802db2a:	b1db      	cbz	r3, 802db64 <_scanf_chars+0x68>
 802db2c:	2b01      	cmp	r3, #1
 802db2e:	d107      	bne.n	802db40 <_scanf_chars+0x44>
 802db30:	682b      	ldr	r3, [r5, #0]
 802db32:	6962      	ldr	r2, [r4, #20]
 802db34:	781b      	ldrb	r3, [r3, #0]
 802db36:	5cd3      	ldrb	r3, [r2, r3]
 802db38:	b9a3      	cbnz	r3, 802db64 <_scanf_chars+0x68>
 802db3a:	2e00      	cmp	r6, #0
 802db3c:	d132      	bne.n	802dba4 <_scanf_chars+0xa8>
 802db3e:	e006      	b.n	802db4e <_scanf_chars+0x52>
 802db40:	2b02      	cmp	r3, #2
 802db42:	d007      	beq.n	802db54 <_scanf_chars+0x58>
 802db44:	2e00      	cmp	r6, #0
 802db46:	d12d      	bne.n	802dba4 <_scanf_chars+0xa8>
 802db48:	69a3      	ldr	r3, [r4, #24]
 802db4a:	2b01      	cmp	r3, #1
 802db4c:	d12a      	bne.n	802dba4 <_scanf_chars+0xa8>
 802db4e:	2001      	movs	r0, #1
 802db50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802db54:	f7fd fe2c 	bl	802b7b0 <__locale_ctype_ptr>
 802db58:	682b      	ldr	r3, [r5, #0]
 802db5a:	781b      	ldrb	r3, [r3, #0]
 802db5c:	4418      	add	r0, r3
 802db5e:	7843      	ldrb	r3, [r0, #1]
 802db60:	071b      	lsls	r3, r3, #28
 802db62:	d4ef      	bmi.n	802db44 <_scanf_chars+0x48>
 802db64:	6823      	ldr	r3, [r4, #0]
 802db66:	06da      	lsls	r2, r3, #27
 802db68:	bf5e      	ittt	pl
 802db6a:	682b      	ldrpl	r3, [r5, #0]
 802db6c:	781b      	ldrbpl	r3, [r3, #0]
 802db6e:	703b      	strbpl	r3, [r7, #0]
 802db70:	682a      	ldr	r2, [r5, #0]
 802db72:	686b      	ldr	r3, [r5, #4]
 802db74:	f102 0201 	add.w	r2, r2, #1
 802db78:	602a      	str	r2, [r5, #0]
 802db7a:	68a2      	ldr	r2, [r4, #8]
 802db7c:	f103 33ff 	add.w	r3, r3, #4294967295
 802db80:	f102 32ff 	add.w	r2, r2, #4294967295
 802db84:	606b      	str	r3, [r5, #4]
 802db86:	f106 0601 	add.w	r6, r6, #1
 802db8a:	bf58      	it	pl
 802db8c:	3701      	addpl	r7, #1
 802db8e:	60a2      	str	r2, [r4, #8]
 802db90:	b142      	cbz	r2, 802dba4 <_scanf_chars+0xa8>
 802db92:	2b00      	cmp	r3, #0
 802db94:	dcc8      	bgt.n	802db28 <_scanf_chars+0x2c>
 802db96:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802db9a:	4629      	mov	r1, r5
 802db9c:	4640      	mov	r0, r8
 802db9e:	4798      	blx	r3
 802dba0:	2800      	cmp	r0, #0
 802dba2:	d0c1      	beq.n	802db28 <_scanf_chars+0x2c>
 802dba4:	6823      	ldr	r3, [r4, #0]
 802dba6:	f013 0310 	ands.w	r3, r3, #16
 802dbaa:	d105      	bne.n	802dbb8 <_scanf_chars+0xbc>
 802dbac:	68e2      	ldr	r2, [r4, #12]
 802dbae:	3201      	adds	r2, #1
 802dbb0:	60e2      	str	r2, [r4, #12]
 802dbb2:	69a2      	ldr	r2, [r4, #24]
 802dbb4:	b102      	cbz	r2, 802dbb8 <_scanf_chars+0xbc>
 802dbb6:	703b      	strb	r3, [r7, #0]
 802dbb8:	6923      	ldr	r3, [r4, #16]
 802dbba:	441e      	add	r6, r3
 802dbbc:	6126      	str	r6, [r4, #16]
 802dbbe:	2000      	movs	r0, #0
 802dbc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0802dbc4 <_scanf_i>:
 802dbc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802dbc8:	469a      	mov	sl, r3
 802dbca:	4b74      	ldr	r3, [pc, #464]	; (802dd9c <_scanf_i+0x1d8>)
 802dbcc:	460c      	mov	r4, r1
 802dbce:	4683      	mov	fp, r0
 802dbd0:	4616      	mov	r6, r2
 802dbd2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 802dbd6:	b087      	sub	sp, #28
 802dbd8:	ab03      	add	r3, sp, #12
 802dbda:	68a7      	ldr	r7, [r4, #8]
 802dbdc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 802dbe0:	4b6f      	ldr	r3, [pc, #444]	; (802dda0 <_scanf_i+0x1dc>)
 802dbe2:	69a1      	ldr	r1, [r4, #24]
 802dbe4:	4a6f      	ldr	r2, [pc, #444]	; (802dda4 <_scanf_i+0x1e0>)
 802dbe6:	2903      	cmp	r1, #3
 802dbe8:	bf18      	it	ne
 802dbea:	461a      	movne	r2, r3
 802dbec:	1e7b      	subs	r3, r7, #1
 802dbee:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 802dbf2:	bf84      	itt	hi
 802dbf4:	f240 135d 	movwhi	r3, #349	; 0x15d
 802dbf8:	60a3      	strhi	r3, [r4, #8]
 802dbfa:	6823      	ldr	r3, [r4, #0]
 802dbfc:	9200      	str	r2, [sp, #0]
 802dbfe:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 802dc02:	bf88      	it	hi
 802dc04:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 802dc08:	f104 091c 	add.w	r9, r4, #28
 802dc0c:	6023      	str	r3, [r4, #0]
 802dc0e:	bf8c      	ite	hi
 802dc10:	197f      	addhi	r7, r7, r5
 802dc12:	2700      	movls	r7, #0
 802dc14:	464b      	mov	r3, r9
 802dc16:	f04f 0800 	mov.w	r8, #0
 802dc1a:	9301      	str	r3, [sp, #4]
 802dc1c:	6831      	ldr	r1, [r6, #0]
 802dc1e:	ab03      	add	r3, sp, #12
 802dc20:	2202      	movs	r2, #2
 802dc22:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 802dc26:	7809      	ldrb	r1, [r1, #0]
 802dc28:	f7e2 fa22 	bl	8010070 <memchr>
 802dc2c:	9b01      	ldr	r3, [sp, #4]
 802dc2e:	b328      	cbz	r0, 802dc7c <_scanf_i+0xb8>
 802dc30:	f1b8 0f01 	cmp.w	r8, #1
 802dc34:	d156      	bne.n	802dce4 <_scanf_i+0x120>
 802dc36:	6862      	ldr	r2, [r4, #4]
 802dc38:	b92a      	cbnz	r2, 802dc46 <_scanf_i+0x82>
 802dc3a:	2208      	movs	r2, #8
 802dc3c:	6062      	str	r2, [r4, #4]
 802dc3e:	6822      	ldr	r2, [r4, #0]
 802dc40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 802dc44:	6022      	str	r2, [r4, #0]
 802dc46:	6822      	ldr	r2, [r4, #0]
 802dc48:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 802dc4c:	6022      	str	r2, [r4, #0]
 802dc4e:	68a2      	ldr	r2, [r4, #8]
 802dc50:	1e51      	subs	r1, r2, #1
 802dc52:	60a1      	str	r1, [r4, #8]
 802dc54:	b192      	cbz	r2, 802dc7c <_scanf_i+0xb8>
 802dc56:	6832      	ldr	r2, [r6, #0]
 802dc58:	1c51      	adds	r1, r2, #1
 802dc5a:	6031      	str	r1, [r6, #0]
 802dc5c:	7812      	ldrb	r2, [r2, #0]
 802dc5e:	701a      	strb	r2, [r3, #0]
 802dc60:	1c5d      	adds	r5, r3, #1
 802dc62:	6873      	ldr	r3, [r6, #4]
 802dc64:	3b01      	subs	r3, #1
 802dc66:	2b00      	cmp	r3, #0
 802dc68:	6073      	str	r3, [r6, #4]
 802dc6a:	dc06      	bgt.n	802dc7a <_scanf_i+0xb6>
 802dc6c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802dc70:	4631      	mov	r1, r6
 802dc72:	4658      	mov	r0, fp
 802dc74:	4798      	blx	r3
 802dc76:	2800      	cmp	r0, #0
 802dc78:	d176      	bne.n	802dd68 <_scanf_i+0x1a4>
 802dc7a:	462b      	mov	r3, r5
 802dc7c:	f108 0801 	add.w	r8, r8, #1
 802dc80:	f1b8 0f03 	cmp.w	r8, #3
 802dc84:	d1c9      	bne.n	802dc1a <_scanf_i+0x56>
 802dc86:	6862      	ldr	r2, [r4, #4]
 802dc88:	b90a      	cbnz	r2, 802dc8e <_scanf_i+0xca>
 802dc8a:	220a      	movs	r2, #10
 802dc8c:	6062      	str	r2, [r4, #4]
 802dc8e:	6862      	ldr	r2, [r4, #4]
 802dc90:	4945      	ldr	r1, [pc, #276]	; (802dda8 <_scanf_i+0x1e4>)
 802dc92:	6960      	ldr	r0, [r4, #20]
 802dc94:	9301      	str	r3, [sp, #4]
 802dc96:	1a89      	subs	r1, r1, r2
 802dc98:	f000 f89a 	bl	802ddd0 <__sccl>
 802dc9c:	9b01      	ldr	r3, [sp, #4]
 802dc9e:	f04f 0800 	mov.w	r8, #0
 802dca2:	461d      	mov	r5, r3
 802dca4:	68a3      	ldr	r3, [r4, #8]
 802dca6:	2b00      	cmp	r3, #0
 802dca8:	d038      	beq.n	802dd1c <_scanf_i+0x158>
 802dcaa:	6831      	ldr	r1, [r6, #0]
 802dcac:	6960      	ldr	r0, [r4, #20]
 802dcae:	780a      	ldrb	r2, [r1, #0]
 802dcb0:	5c80      	ldrb	r0, [r0, r2]
 802dcb2:	2800      	cmp	r0, #0
 802dcb4:	d032      	beq.n	802dd1c <_scanf_i+0x158>
 802dcb6:	2a30      	cmp	r2, #48	; 0x30
 802dcb8:	6822      	ldr	r2, [r4, #0]
 802dcba:	d121      	bne.n	802dd00 <_scanf_i+0x13c>
 802dcbc:	0510      	lsls	r0, r2, #20
 802dcbe:	d51f      	bpl.n	802dd00 <_scanf_i+0x13c>
 802dcc0:	f108 0801 	add.w	r8, r8, #1
 802dcc4:	b117      	cbz	r7, 802dccc <_scanf_i+0x108>
 802dcc6:	3301      	adds	r3, #1
 802dcc8:	3f01      	subs	r7, #1
 802dcca:	60a3      	str	r3, [r4, #8]
 802dccc:	6873      	ldr	r3, [r6, #4]
 802dcce:	3b01      	subs	r3, #1
 802dcd0:	2b00      	cmp	r3, #0
 802dcd2:	6073      	str	r3, [r6, #4]
 802dcd4:	dd1b      	ble.n	802dd0e <_scanf_i+0x14a>
 802dcd6:	6833      	ldr	r3, [r6, #0]
 802dcd8:	3301      	adds	r3, #1
 802dcda:	6033      	str	r3, [r6, #0]
 802dcdc:	68a3      	ldr	r3, [r4, #8]
 802dcde:	3b01      	subs	r3, #1
 802dce0:	60a3      	str	r3, [r4, #8]
 802dce2:	e7df      	b.n	802dca4 <_scanf_i+0xe0>
 802dce4:	f1b8 0f02 	cmp.w	r8, #2
 802dce8:	d1b1      	bne.n	802dc4e <_scanf_i+0x8a>
 802dcea:	6822      	ldr	r2, [r4, #0]
 802dcec:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 802dcf0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 802dcf4:	d1c2      	bne.n	802dc7c <_scanf_i+0xb8>
 802dcf6:	2110      	movs	r1, #16
 802dcf8:	6061      	str	r1, [r4, #4]
 802dcfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802dcfe:	e7a5      	b.n	802dc4c <_scanf_i+0x88>
 802dd00:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 802dd04:	6022      	str	r2, [r4, #0]
 802dd06:	780b      	ldrb	r3, [r1, #0]
 802dd08:	702b      	strb	r3, [r5, #0]
 802dd0a:	3501      	adds	r5, #1
 802dd0c:	e7de      	b.n	802dccc <_scanf_i+0x108>
 802dd0e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 802dd12:	4631      	mov	r1, r6
 802dd14:	4658      	mov	r0, fp
 802dd16:	4798      	blx	r3
 802dd18:	2800      	cmp	r0, #0
 802dd1a:	d0df      	beq.n	802dcdc <_scanf_i+0x118>
 802dd1c:	6823      	ldr	r3, [r4, #0]
 802dd1e:	05d9      	lsls	r1, r3, #23
 802dd20:	d50c      	bpl.n	802dd3c <_scanf_i+0x178>
 802dd22:	454d      	cmp	r5, r9
 802dd24:	d908      	bls.n	802dd38 <_scanf_i+0x174>
 802dd26:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 802dd2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 802dd2e:	4632      	mov	r2, r6
 802dd30:	4658      	mov	r0, fp
 802dd32:	4798      	blx	r3
 802dd34:	1e6f      	subs	r7, r5, #1
 802dd36:	463d      	mov	r5, r7
 802dd38:	454d      	cmp	r5, r9
 802dd3a:	d02c      	beq.n	802dd96 <_scanf_i+0x1d2>
 802dd3c:	6822      	ldr	r2, [r4, #0]
 802dd3e:	f012 0210 	ands.w	r2, r2, #16
 802dd42:	d11e      	bne.n	802dd82 <_scanf_i+0x1be>
 802dd44:	702a      	strb	r2, [r5, #0]
 802dd46:	6863      	ldr	r3, [r4, #4]
 802dd48:	9e00      	ldr	r6, [sp, #0]
 802dd4a:	4649      	mov	r1, r9
 802dd4c:	4658      	mov	r0, fp
 802dd4e:	47b0      	blx	r6
 802dd50:	6822      	ldr	r2, [r4, #0]
 802dd52:	f8da 3000 	ldr.w	r3, [sl]
 802dd56:	f012 0f20 	tst.w	r2, #32
 802dd5a:	d008      	beq.n	802dd6e <_scanf_i+0x1aa>
 802dd5c:	1d1a      	adds	r2, r3, #4
 802dd5e:	f8ca 2000 	str.w	r2, [sl]
 802dd62:	681b      	ldr	r3, [r3, #0]
 802dd64:	6018      	str	r0, [r3, #0]
 802dd66:	e009      	b.n	802dd7c <_scanf_i+0x1b8>
 802dd68:	f04f 0800 	mov.w	r8, #0
 802dd6c:	e7d6      	b.n	802dd1c <_scanf_i+0x158>
 802dd6e:	07d2      	lsls	r2, r2, #31
 802dd70:	d5f4      	bpl.n	802dd5c <_scanf_i+0x198>
 802dd72:	1d1a      	adds	r2, r3, #4
 802dd74:	f8ca 2000 	str.w	r2, [sl]
 802dd78:	681b      	ldr	r3, [r3, #0]
 802dd7a:	8018      	strh	r0, [r3, #0]
 802dd7c:	68e3      	ldr	r3, [r4, #12]
 802dd7e:	3301      	adds	r3, #1
 802dd80:	60e3      	str	r3, [r4, #12]
 802dd82:	eba5 0509 	sub.w	r5, r5, r9
 802dd86:	44a8      	add	r8, r5
 802dd88:	6925      	ldr	r5, [r4, #16]
 802dd8a:	4445      	add	r5, r8
 802dd8c:	6125      	str	r5, [r4, #16]
 802dd8e:	2000      	movs	r0, #0
 802dd90:	b007      	add	sp, #28
 802dd92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802dd96:	2001      	movs	r0, #1
 802dd98:	e7fa      	b.n	802dd90 <_scanf_i+0x1cc>
 802dd9a:	bf00      	nop
 802dd9c:	08031c34 	.word	0x08031c34
 802dda0:	0802d2e9 	.word	0x0802d2e9
 802dda4:	0802c009 	.word	0x0802c009
 802dda8:	08032057 	.word	0x08032057

0802ddac <_read_r>:
 802ddac:	b538      	push	{r3, r4, r5, lr}
 802ddae:	4c07      	ldr	r4, [pc, #28]	; (802ddcc <_read_r+0x20>)
 802ddb0:	4605      	mov	r5, r0
 802ddb2:	4608      	mov	r0, r1
 802ddb4:	4611      	mov	r1, r2
 802ddb6:	2200      	movs	r2, #0
 802ddb8:	6022      	str	r2, [r4, #0]
 802ddba:	461a      	mov	r2, r3
 802ddbc:	f7fd fbf4 	bl	802b5a8 <_read>
 802ddc0:	1c43      	adds	r3, r0, #1
 802ddc2:	d102      	bne.n	802ddca <_read_r+0x1e>
 802ddc4:	6823      	ldr	r3, [r4, #0]
 802ddc6:	b103      	cbz	r3, 802ddca <_read_r+0x1e>
 802ddc8:	602b      	str	r3, [r5, #0]
 802ddca:	bd38      	pop	{r3, r4, r5, pc}
 802ddcc:	2001d578 	.word	0x2001d578

0802ddd0 <__sccl>:
 802ddd0:	b570      	push	{r4, r5, r6, lr}
 802ddd2:	780b      	ldrb	r3, [r1, #0]
 802ddd4:	2b5e      	cmp	r3, #94	; 0x5e
 802ddd6:	bf13      	iteet	ne
 802ddd8:	1c4a      	addne	r2, r1, #1
 802ddda:	1c8a      	addeq	r2, r1, #2
 802dddc:	784b      	ldrbeq	r3, [r1, #1]
 802ddde:	2100      	movne	r1, #0
 802dde0:	bf08      	it	eq
 802dde2:	2101      	moveq	r1, #1
 802dde4:	1e44      	subs	r4, r0, #1
 802dde6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 802ddea:	f804 1f01 	strb.w	r1, [r4, #1]!
 802ddee:	42a5      	cmp	r5, r4
 802ddf0:	d1fb      	bne.n	802ddea <__sccl+0x1a>
 802ddf2:	b913      	cbnz	r3, 802ddfa <__sccl+0x2a>
 802ddf4:	3a01      	subs	r2, #1
 802ddf6:	4610      	mov	r0, r2
 802ddf8:	bd70      	pop	{r4, r5, r6, pc}
 802ddfa:	f081 0401 	eor.w	r4, r1, #1
 802ddfe:	54c4      	strb	r4, [r0, r3]
 802de00:	4611      	mov	r1, r2
 802de02:	780d      	ldrb	r5, [r1, #0]
 802de04:	2d2d      	cmp	r5, #45	; 0x2d
 802de06:	f101 0201 	add.w	r2, r1, #1
 802de0a:	d006      	beq.n	802de1a <__sccl+0x4a>
 802de0c:	2d5d      	cmp	r5, #93	; 0x5d
 802de0e:	d0f2      	beq.n	802ddf6 <__sccl+0x26>
 802de10:	b90d      	cbnz	r5, 802de16 <__sccl+0x46>
 802de12:	460a      	mov	r2, r1
 802de14:	e7ef      	b.n	802ddf6 <__sccl+0x26>
 802de16:	462b      	mov	r3, r5
 802de18:	e7f1      	b.n	802ddfe <__sccl+0x2e>
 802de1a:	784e      	ldrb	r6, [r1, #1]
 802de1c:	2e5d      	cmp	r6, #93	; 0x5d
 802de1e:	d0fa      	beq.n	802de16 <__sccl+0x46>
 802de20:	42b3      	cmp	r3, r6
 802de22:	dcf8      	bgt.n	802de16 <__sccl+0x46>
 802de24:	3102      	adds	r1, #2
 802de26:	3301      	adds	r3, #1
 802de28:	429e      	cmp	r6, r3
 802de2a:	54c4      	strb	r4, [r0, r3]
 802de2c:	dcfb      	bgt.n	802de26 <__sccl+0x56>
 802de2e:	e7e8      	b.n	802de02 <__sccl+0x32>

0802de30 <__submore>:
 802de30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802de34:	460c      	mov	r4, r1
 802de36:	6b49      	ldr	r1, [r1, #52]	; 0x34
 802de38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802de3c:	4299      	cmp	r1, r3
 802de3e:	d11e      	bne.n	802de7e <__submore+0x4e>
 802de40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 802de44:	f7fe fcd0 	bl	802c7e8 <_malloc_r>
 802de48:	b918      	cbnz	r0, 802de52 <__submore+0x22>
 802de4a:	f04f 30ff 	mov.w	r0, #4294967295
 802de4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802de52:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802de56:	63a3      	str	r3, [r4, #56]	; 0x38
 802de58:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 802de5c:	6360      	str	r0, [r4, #52]	; 0x34
 802de5e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 802de62:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 802de66:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 802de6a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 802de6e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 802de72:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 802de76:	6020      	str	r0, [r4, #0]
 802de78:	2000      	movs	r0, #0
 802de7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802de7e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 802de80:	0077      	lsls	r7, r6, #1
 802de82:	463a      	mov	r2, r7
 802de84:	f7ff fc66 	bl	802d754 <_realloc_r>
 802de88:	4605      	mov	r5, r0
 802de8a:	2800      	cmp	r0, #0
 802de8c:	d0dd      	beq.n	802de4a <__submore+0x1a>
 802de8e:	eb00 0806 	add.w	r8, r0, r6
 802de92:	4601      	mov	r1, r0
 802de94:	4632      	mov	r2, r6
 802de96:	4640      	mov	r0, r8
 802de98:	f7fd fcb9 	bl	802b80e <memcpy>
 802de9c:	f8c4 8000 	str.w	r8, [r4]
 802dea0:	6365      	str	r5, [r4, #52]	; 0x34
 802dea2:	63a7      	str	r7, [r4, #56]	; 0x38
 802dea4:	e7e8      	b.n	802de78 <__submore+0x48>
	...

0802dea8 <_fstat_r>:
 802dea8:	b538      	push	{r3, r4, r5, lr}
 802deaa:	4c07      	ldr	r4, [pc, #28]	; (802dec8 <_fstat_r+0x20>)
 802deac:	2300      	movs	r3, #0
 802deae:	4605      	mov	r5, r0
 802deb0:	4608      	mov	r0, r1
 802deb2:	4611      	mov	r1, r2
 802deb4:	6023      	str	r3, [r4, #0]
 802deb6:	f7fd fbeb 	bl	802b690 <_fstat>
 802deba:	1c43      	adds	r3, r0, #1
 802debc:	d102      	bne.n	802dec4 <_fstat_r+0x1c>
 802debe:	6823      	ldr	r3, [r4, #0]
 802dec0:	b103      	cbz	r3, 802dec4 <_fstat_r+0x1c>
 802dec2:	602b      	str	r3, [r5, #0]
 802dec4:	bd38      	pop	{r3, r4, r5, pc}
 802dec6:	bf00      	nop
 802dec8:	2001d578 	.word	0x2001d578

0802decc <_isatty_r>:
 802decc:	b538      	push	{r3, r4, r5, lr}
 802dece:	4c06      	ldr	r4, [pc, #24]	; (802dee8 <_isatty_r+0x1c>)
 802ded0:	2300      	movs	r3, #0
 802ded2:	4605      	mov	r5, r0
 802ded4:	4608      	mov	r0, r1
 802ded6:	6023      	str	r3, [r4, #0]
 802ded8:	f7fd fbea 	bl	802b6b0 <_isatty>
 802dedc:	1c43      	adds	r3, r0, #1
 802dede:	d102      	bne.n	802dee6 <_isatty_r+0x1a>
 802dee0:	6823      	ldr	r3, [r4, #0]
 802dee2:	b103      	cbz	r3, 802dee6 <_isatty_r+0x1a>
 802dee4:	602b      	str	r3, [r5, #0]
 802dee6:	bd38      	pop	{r3, r4, r5, pc}
 802dee8:	2001d578 	.word	0x2001d578

0802deec <_malloc_usable_size_r>:
 802deec:	f851 0c04 	ldr.w	r0, [r1, #-4]
 802def0:	2800      	cmp	r0, #0
 802def2:	f1a0 0004 	sub.w	r0, r0, #4
 802def6:	bfbc      	itt	lt
 802def8:	580b      	ldrlt	r3, [r1, r0]
 802defa:	18c0      	addlt	r0, r0, r3
 802defc:	4770      	bx	lr
	...

0802df00 <_init>:
 802df00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802df02:	bf00      	nop
 802df04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802df06:	bc08      	pop	{r3}
 802df08:	469e      	mov	lr, r3
 802df0a:	4770      	bx	lr

0802df0c <_fini>:
 802df0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802df0e:	bf00      	nop
 802df10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802df12:	bc08      	pop	{r3}
 802df14:	469e      	mov	lr, r3
 802df16:	4770      	bx	lr
