// Seed: 2671298863
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_10[-1 : 1];
  logic [-1 : -1] id_11;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    output tri id_2,
    output logic id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input uwire id_7
);
  parameter id_9 = {-1, 1};
  always
    case (id_6 === 1)
      1: id_1 <= id_9;
      default: id_3 <= 1;
    endcase
  assign id_1 = id_6;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  logic id_10;
  ;
endmodule
