Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 31 19:31:26 2022
| Host         : DESKTOP-6DMCJ9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_clkIP_Top_timing_summary_routed.rpt -pb VGA_clkIP_Top_timing_summary_routed.pb -rpx VGA_clkIP_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_clkIP_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.699        0.000                      0                   57        0.058        0.000                      0                   57        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
CLK100MHZ              {0.000 5.000}      10.000          100.000         
  clk_out1_Clk25MHz    {0.000 20.000}     40.000          25.000          
  clkfbout_Clk25MHz    {0.000 20.000}     40.000          25.000          
sys_clk_pin            {0.000 5.000}      10.000          100.000         
  clk_out1_Clk25MHz_1  {0.000 20.000}     40.000          25.000          
  clkfbout_Clk25MHz_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_Clk25MHz         35.699        0.000                      0                   57        0.237        0.000                      0                   57       19.500        0.000                       0                    26  
  clkfbout_Clk25MHz                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_Clk25MHz_1       35.718        0.000                      0                   57        0.237        0.000                      0                   57       19.500        0.000                       0                    26  
  clkfbout_Clk25MHz_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Clk25MHz_1  clk_out1_Clk25MHz         35.699        0.000                      0                   57        0.058        0.000                      0                   57  
clk_out1_Clk25MHz    clk_out1_Clk25MHz_1       35.699        0.000                      0                   57        0.058        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk25MHz
  To Clock:  clk_out1_Clk25MHz

Setup :            0  Failing Endpoints,  Worst Slack       35.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.699ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.842ns (23.082%)  route 2.806ns (76.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 38.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          1.121     1.310    V1/yPixel[10]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.586    38.047    V1/CLK
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[10]/C
                         clock pessimism             -0.429    37.618    
                         clock uncertainty           -0.180    37.438    
    SLICE_X4Y142         FDRE (Setup_fdre_C_R)       -0.429    37.009    V1/yPixel_reg[10]
  -------------------------------------------------------------------
                         required time                         37.009    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 35.699    

Slack (MET) :             35.699ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.842ns (23.082%)  route 2.806ns (76.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 38.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          1.121     1.310    V1/yPixel[10]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.586    38.047    V1/CLK
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[3]/C
                         clock pessimism             -0.429    37.618    
                         clock uncertainty           -0.180    37.438    
    SLICE_X4Y142         FDRE (Setup_fdre_C_R)       -0.429    37.009    V1/yPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         37.009    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 35.699    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[2]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[2]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[3]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[4]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[1]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[2]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[6]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[6]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[7]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[7]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[8]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.756%)  route 0.180ns (49.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/xPixel_reg[7]/Q
                         net (fo=9, routed)           0.180    -0.194    V1/xPixel_reg_n_0_[7]
    SLICE_X4Y143         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  V1/xPixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    V1/p_0_in[9]
    SLICE_X4Y143         FDRE                                         r  V1/xPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.867    -0.284    V1/CLK
    SLICE_X4Y143         FDRE                                         r  V1/xPixel_reg[9]/C
                         clock pessimism             -0.194    -0.478    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092    -0.386    V1/xPixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  V1/xPixel_reg[4]/Q
                         net (fo=6, routed)           0.175    -0.175    V1/xPixel_reg_n_0_[4]
    SLICE_X2Y144         LUT5 (Prop_lut5_I4_O)        0.043    -0.132 r  V1/xPixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    V1/p_0_in[4]
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.133    -0.381    V1/xPixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  V1/yPixel_reg[8]/Q
                         net (fo=5, routed)           0.117    -0.269    V1/yPixel_reg_n_0_[8]
    SLICE_X3Y144         LUT6 (Prop_lut6_I4_O)        0.098    -0.171 r  V1/yPixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    V1/p_0_in__0[9]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[9]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.092    -0.422    V1/yPixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.912%)  route 0.202ns (52.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X4Y144         FDRE                                         r  V1/yPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/yPixel_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.172    V1/yPixel_reg_n_0_[0]
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.127 r  V1/yPixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    V1/p_0_in__0[5]
    SLICE_X3Y143         FDRE                                         r  V1/yPixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y143         FDRE                                         r  V1/yPixel_reg[5]/C
                         clock pessimism             -0.194    -0.475    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.383    V1/yPixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  V1/yPixel_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.193    V1/yPixel_reg_n_0_[1]
    SLICE_X3Y144         LUT3 (Prop_lut3_I0_O)        0.042    -0.151 r  V1/yPixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    V1/p_0_in__0[2]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.107    -0.407    V1/yPixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.210ns (55.224%)  route 0.170ns (44.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.181    V1/xPixel_reg_n_0_[5]
    SLICE_X3Y142         LUT5 (Prop_lut5_I1_O)        0.046    -0.135 r  V1/xPixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    V1/p_0_in[8]
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[8]/C
                         clock pessimism             -0.220    -0.502    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.107    -0.395    V1/xPixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.199%)  route 0.197ns (48.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.154    V1/xPixel_reg_n_0_[0]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.043    -0.111 r  V1/xPixel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    V1/p_0_in[1]
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.131    -0.384    V1/xPixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.208%)  route 0.225ns (54.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/xPixel_reg[7]/Q
                         net (fo=9, routed)           0.225    -0.149    V1/xPixel_reg_n_0_[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  V1/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.104    V1/hSync0
    SLICE_X2Y143         FDRE                                         r  V1/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X2Y143         FDRE                                         r  V1/hSync_reg/C
                         clock pessimism             -0.217    -0.498    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.378    V1/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.106%)  route 0.170ns (44.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.181    V1/xPixel_reg_n_0_[5]
    SLICE_X3Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.136 r  V1/xPixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    V1/p_0_in[7]
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
                         clock pessimism             -0.220    -0.502    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.411    V1/xPixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  V1/yPixel_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.193    V1/yPixel_reg_n_0_[1]
    SLICE_X3Y144         LUT2 (Prop_lut2_I1_O)        0.045    -0.148 r  V1/yPixel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    V1/p_0_in__0[1]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.091    -0.423    V1/yPixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { C1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  C1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y143    V1/hSync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y143    V1/vSync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y142    V1/xPixel_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X3Y142    V1/xPixel_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y142    V1/xPixel_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y144    V1/xPixel_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y144    V1/xPixel_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y144    V1/xPixel_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/hSync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/vSync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y142    V1/xPixel_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y144    V1/xPixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y144    V1/xPixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y144    V1/xPixel_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y142    V1/xPixel_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y143    V1/xPixel_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y144    V1/yPixel_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/hSync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/hSync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/vSync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/vSync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y142    V1/xPixel_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y142    V1/xPixel_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk25MHz
  To Clock:  clkfbout_Clk25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { C1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  C1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk25MHz_1
  To Clock:  clk_out1_Clk25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       35.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.718ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.842ns (23.082%)  route 2.806ns (76.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 38.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          1.121     1.310    V1/yPixel[10]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.586    38.047    V1/CLK
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[10]/C
                         clock pessimism             -0.429    37.618    
                         clock uncertainty           -0.161    37.457    
    SLICE_X4Y142         FDRE (Setup_fdre_C_R)       -0.429    37.028    V1/yPixel_reg[10]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 35.718    

Slack (MET) :             35.718ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.842ns (23.082%)  route 2.806ns (76.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 38.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          1.121     1.310    V1/yPixel[10]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.586    38.047    V1/CLK
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[3]/C
                         clock pessimism             -0.429    37.618    
                         clock uncertainty           -0.161    37.457    
    SLICE_X4Y142         FDRE (Setup_fdre_C_R)       -0.429    37.028    V1/yPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         37.028    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 35.718    

Slack (MET) :             36.041ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[2]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.161    37.476    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.952    V1/xPixel_reg[2]
  -------------------------------------------------------------------
                         required time                         36.952    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.041    

Slack (MET) :             36.041ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[3]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.161    37.476    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.952    V1/xPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         36.952    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.041    

Slack (MET) :             36.041ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.161    37.476    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.952    V1/xPixel_reg[4]
  -------------------------------------------------------------------
                         required time                         36.952    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.041    

Slack (MET) :             36.056ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.161    37.501    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.072    V1/yPixel_reg[1]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.056    

Slack (MET) :             36.056ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.161    37.501    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.072    V1/yPixel_reg[2]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.056    

Slack (MET) :             36.056ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[6]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.161    37.501    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.072    V1/yPixel_reg[6]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.056    

Slack (MET) :             36.056ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[7]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.161    37.501    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.072    V1/yPixel_reg[7]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.056    

Slack (MET) :             36.056ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.161    37.501    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.072    V1/yPixel_reg[8]
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.756%)  route 0.180ns (49.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/xPixel_reg[7]/Q
                         net (fo=9, routed)           0.180    -0.194    V1/xPixel_reg_n_0_[7]
    SLICE_X4Y143         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  V1/xPixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    V1/p_0_in[9]
    SLICE_X4Y143         FDRE                                         r  V1/xPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.867    -0.284    V1/CLK
    SLICE_X4Y143         FDRE                                         r  V1/xPixel_reg[9]/C
                         clock pessimism             -0.194    -0.478    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092    -0.386    V1/xPixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  V1/xPixel_reg[4]/Q
                         net (fo=6, routed)           0.175    -0.175    V1/xPixel_reg_n_0_[4]
    SLICE_X2Y144         LUT5 (Prop_lut5_I4_O)        0.043    -0.132 r  V1/xPixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    V1/p_0_in[4]
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.133    -0.381    V1/xPixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  V1/yPixel_reg[8]/Q
                         net (fo=5, routed)           0.117    -0.269    V1/yPixel_reg_n_0_[8]
    SLICE_X3Y144         LUT6 (Prop_lut6_I4_O)        0.098    -0.171 r  V1/yPixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    V1/p_0_in__0[9]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[9]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.092    -0.422    V1/yPixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.912%)  route 0.202ns (52.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X4Y144         FDRE                                         r  V1/yPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/yPixel_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.172    V1/yPixel_reg_n_0_[0]
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.127 r  V1/yPixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    V1/p_0_in__0[5]
    SLICE_X3Y143         FDRE                                         r  V1/yPixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y143         FDRE                                         r  V1/yPixel_reg[5]/C
                         clock pessimism             -0.194    -0.475    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.383    V1/yPixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  V1/yPixel_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.193    V1/yPixel_reg_n_0_[1]
    SLICE_X3Y144         LUT3 (Prop_lut3_I0_O)        0.042    -0.151 r  V1/yPixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    V1/p_0_in__0[2]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.107    -0.407    V1/yPixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.210ns (55.224%)  route 0.170ns (44.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.181    V1/xPixel_reg_n_0_[5]
    SLICE_X3Y142         LUT5 (Prop_lut5_I1_O)        0.046    -0.135 r  V1/xPixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    V1/p_0_in[8]
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[8]/C
                         clock pessimism             -0.220    -0.502    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.107    -0.395    V1/xPixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.199%)  route 0.197ns (48.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.154    V1/xPixel_reg_n_0_[0]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.043    -0.111 r  V1/xPixel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    V1/p_0_in[1]
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.131    -0.384    V1/xPixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.208%)  route 0.225ns (54.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/xPixel_reg[7]/Q
                         net (fo=9, routed)           0.225    -0.149    V1/xPixel_reg_n_0_[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  V1/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.104    V1/hSync0
    SLICE_X2Y143         FDRE                                         r  V1/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X2Y143         FDRE                                         r  V1/hSync_reg/C
                         clock pessimism             -0.217    -0.498    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.378    V1/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.106%)  route 0.170ns (44.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.181    V1/xPixel_reg_n_0_[5]
    SLICE_X3Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.136 r  V1/xPixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    V1/p_0_in[7]
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
                         clock pessimism             -0.220    -0.502    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.411    V1/xPixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  V1/yPixel_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.193    V1/yPixel_reg_n_0_[1]
    SLICE_X3Y144         LUT2 (Prop_lut2_I1_O)        0.045    -0.148 r  V1/yPixel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    V1/p_0_in__0[1]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
                         clock pessimism             -0.233    -0.514    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.091    -0.423    V1/yPixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk25MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { C1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  C1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y143    V1/hSync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y143    V1/vSync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y142    V1/xPixel_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X3Y142    V1/xPixel_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y142    V1/xPixel_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y144    V1/xPixel_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y144    V1/xPixel_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X2Y144    V1/xPixel_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/hSync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/vSync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y142    V1/xPixel_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y144    V1/xPixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y144    V1/xPixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y144    V1/xPixel_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y142    V1/xPixel_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y143    V1/xPixel_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X4Y144    V1/yPixel_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/hSync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/hSync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/vSync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y143    V1/vSync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X2Y142    V1/xPixel_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y142    V1/xPixel_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y142    V1/xPixel_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk25MHz_1
  To Clock:  clkfbout_Clk25MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk25MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { C1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  C1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  C1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk25MHz_1
  To Clock:  clk_out1_Clk25MHz

Setup :            0  Failing Endpoints,  Worst Slack       35.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.699ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.842ns (23.082%)  route 2.806ns (76.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 38.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          1.121     1.310    V1/yPixel[10]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.586    38.047    V1/CLK
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[10]/C
                         clock pessimism             -0.429    37.618    
                         clock uncertainty           -0.180    37.438    
    SLICE_X4Y142         FDRE (Setup_fdre_C_R)       -0.429    37.009    V1/yPixel_reg[10]
  -------------------------------------------------------------------
                         required time                         37.009    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 35.699    

Slack (MET) :             35.699ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.842ns (23.082%)  route 2.806ns (76.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 38.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          1.121     1.310    V1/yPixel[10]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.586    38.047    V1/CLK
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[3]/C
                         clock pessimism             -0.429    37.618    
                         clock uncertainty           -0.180    37.438    
    SLICE_X4Y142         FDRE (Setup_fdre_C_R)       -0.429    37.009    V1/yPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         37.009    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 35.699    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[2]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[2]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[3]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[4]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[1]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[2]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[6]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[6]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[7]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[7]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz rise@40.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[8]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.756%)  route 0.180ns (49.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/xPixel_reg[7]/Q
                         net (fo=9, routed)           0.180    -0.194    V1/xPixel_reg_n_0_[7]
    SLICE_X4Y143         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  V1/xPixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    V1/p_0_in[9]
    SLICE_X4Y143         FDRE                                         r  V1/xPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.867    -0.284    V1/CLK
    SLICE_X4Y143         FDRE                                         r  V1/xPixel_reg[9]/C
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.180    -0.298    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092    -0.206    V1/xPixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  V1/xPixel_reg[4]/Q
                         net (fo=6, routed)           0.175    -0.175    V1/xPixel_reg_n_0_[4]
    SLICE_X2Y144         LUT5 (Prop_lut5_I4_O)        0.043    -0.132 r  V1/xPixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    V1/p_0_in[4]
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.180    -0.334    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.133    -0.201    V1/xPixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  V1/yPixel_reg[8]/Q
                         net (fo=5, routed)           0.117    -0.269    V1/yPixel_reg_n_0_[8]
    SLICE_X3Y144         LUT6 (Prop_lut6_I4_O)        0.098    -0.171 r  V1/yPixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    V1/p_0_in__0[9]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[9]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.180    -0.334    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.092    -0.242    V1/yPixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.912%)  route 0.202ns (52.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X4Y144         FDRE                                         r  V1/yPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/yPixel_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.172    V1/yPixel_reg_n_0_[0]
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.127 r  V1/yPixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    V1/p_0_in__0[5]
    SLICE_X3Y143         FDRE                                         r  V1/yPixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y143         FDRE                                         r  V1/yPixel_reg[5]/C
                         clock pessimism             -0.194    -0.475    
                         clock uncertainty            0.180    -0.295    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.203    V1/yPixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  V1/yPixel_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.193    V1/yPixel_reg_n_0_[1]
    SLICE_X3Y144         LUT3 (Prop_lut3_I0_O)        0.042    -0.151 r  V1/yPixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    V1/p_0_in__0[2]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.180    -0.334    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.107    -0.227    V1/yPixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.210ns (55.224%)  route 0.170ns (44.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.181    V1/xPixel_reg_n_0_[5]
    SLICE_X3Y142         LUT5 (Prop_lut5_I1_O)        0.046    -0.135 r  V1/xPixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    V1/p_0_in[8]
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[8]/C
                         clock pessimism             -0.220    -0.502    
                         clock uncertainty            0.180    -0.322    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.107    -0.215    V1/xPixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.199%)  route 0.197ns (48.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.154    V1/xPixel_reg_n_0_[0]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.043    -0.111 r  V1/xPixel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    V1/p_0_in[1]
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.180    -0.335    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.131    -0.204    V1/xPixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.208%)  route 0.225ns (54.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/xPixel_reg[7]/Q
                         net (fo=9, routed)           0.225    -0.149    V1/xPixel_reg_n_0_[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  V1/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.104    V1/hSync0
    SLICE_X2Y143         FDRE                                         r  V1/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X2Y143         FDRE                                         r  V1/hSync_reg/C
                         clock pessimism             -0.217    -0.498    
                         clock uncertainty            0.180    -0.318    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.198    V1/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.106%)  route 0.170ns (44.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.181    V1/xPixel_reg_n_0_[5]
    SLICE_X3Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.136 r  V1/xPixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    V1/p_0_in[7]
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
                         clock pessimism             -0.220    -0.502    
                         clock uncertainty            0.180    -0.322    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.231    V1/xPixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz rise@0.000ns - clk_out1_Clk25MHz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  V1/yPixel_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.193    V1/yPixel_reg_n_0_[1]
    SLICE_X3Y144         LUT2 (Prop_lut2_I1_O)        0.045    -0.148 r  V1/yPixel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    V1/p_0_in__0[1]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.180    -0.334    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.091    -0.243    V1/yPixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk25MHz
  To Clock:  clk_out1_Clk25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       35.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.699ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.842ns (23.082%)  route 2.806ns (76.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 38.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          1.121     1.310    V1/yPixel[10]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.586    38.047    V1/CLK
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[10]/C
                         clock pessimism             -0.429    37.618    
                         clock uncertainty           -0.180    37.438    
    SLICE_X4Y142         FDRE (Setup_fdre_C_R)       -0.429    37.009    V1/yPixel_reg[10]
  -------------------------------------------------------------------
                         required time                         37.009    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 35.699    

Slack (MET) :             35.699ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.842ns (23.082%)  route 2.806ns (76.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.953ns = ( 38.047 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          1.121     1.310    V1/yPixel[10]_i_1_n_0
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.586    38.047    V1/CLK
    SLICE_X4Y142         FDRE                                         r  V1/yPixel_reg[3]/C
                         clock pessimism             -0.429    37.618    
                         clock uncertainty           -0.180    37.438    
    SLICE_X4Y142         FDRE (Setup_fdre_C_R)       -0.429    37.009    V1/yPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         37.009    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                 35.699    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[2]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[2]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[3]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.022ns  (required time - arrival time)
  Source:                 V1/xPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.897ns (27.598%)  route 2.353ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.339ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.708    -2.339    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478    -1.861 r  V1/xPixel_reg[1]/Q
                         net (fo=7, routed)           1.063    -0.798    V1/xPixel_reg_n_0_[1]
    SLICE_X2Y144         LUT5 (Prop_lut5_I1_O)        0.295    -0.503 f  V1/xPixel[10]_i_3/O
                         net (fo=6, routed)           0.767     0.264    V1/xPixel[10]_i_3_n_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I0_O)        0.124     0.388 r  V1/xPixel[10]_i_1/O
                         net (fo=22, routed)          0.523     0.911    V1/hMaxed
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
                         clock pessimism             -0.413    37.637    
                         clock uncertainty           -0.180    37.457    
    SLICE_X2Y144         FDRE (Setup_fdre_C_R)       -0.524    36.933    V1/xPixel_reg[4]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 36.022    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[1]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[2]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[6]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[6]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[7]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[7]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 V1/yPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Clk25MHz_1 rise@40.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.842ns (25.108%)  route 2.512ns (74.892%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.950ns = ( 38.050 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709    -2.338    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.419    -1.919 f  V1/yPixel_reg[2]/Q
                         net (fo=7, routed)           1.015    -0.905    V1/yPixel_reg_n_0_[2]
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.299    -0.606 r  V1/yPixel[10]_i_4/O
                         net (fo=1, routed)           0.670     0.065    V1/yPixel[10]_i_4_n_0
    SLICE_X4Y142         LUT5 (Prop_lut5_I2_O)        0.124     0.189 r  V1/yPixel[10]_i_1/O
                         net (fo=11, routed)          0.827     1.015    V1/yPixel[10]_i_1_n_0
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    34.736 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    36.370    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.461 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.589    38.050    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/C
                         clock pessimism             -0.388    37.662    
                         clock uncertainty           -0.180    37.482    
    SLICE_X3Y144         FDRE (Setup_fdre_C_R)       -0.429    37.053    V1/yPixel_reg[8]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                 36.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.756%)  route 0.180ns (49.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/xPixel_reg[7]/Q
                         net (fo=9, routed)           0.180    -0.194    V1/xPixel_reg_n_0_[7]
    SLICE_X4Y143         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  V1/xPixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    V1/p_0_in[9]
    SLICE_X4Y143         FDRE                                         r  V1/xPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.867    -0.284    V1/CLK
    SLICE_X4Y143         FDRE                                         r  V1/xPixel_reg[9]/C
                         clock pessimism             -0.194    -0.478    
                         clock uncertainty            0.180    -0.298    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092    -0.206    V1/xPixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  V1/xPixel_reg[4]/Q
                         net (fo=6, routed)           0.175    -0.175    V1/xPixel_reg_n_0_[4]
    SLICE_X2Y144         LUT5 (Prop_lut5_I4_O)        0.043    -0.132 r  V1/xPixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    V1/p_0_in[4]
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X2Y144         FDRE                                         r  V1/xPixel_reg[4]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.180    -0.334    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.133    -0.201    V1/xPixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.226ns (65.814%)  route 0.117ns (34.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.128    -0.386 r  V1/yPixel_reg[8]/Q
                         net (fo=5, routed)           0.117    -0.269    V1/yPixel_reg_n_0_[8]
    SLICE_X3Y144         LUT6 (Prop_lut6_I4_O)        0.098    -0.171 r  V1/yPixel[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    V1/p_0_in__0[9]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[9]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.180    -0.334    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.092    -0.242    V1/yPixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.912%)  route 0.202ns (52.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X4Y144         FDRE                                         r  V1/yPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/yPixel_reg[0]/Q
                         net (fo=9, routed)           0.202    -0.172    V1/yPixel_reg_n_0_[0]
    SLICE_X3Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.127 r  V1/yPixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    V1/p_0_in__0[5]
    SLICE_X3Y143         FDRE                                         r  V1/yPixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y143         FDRE                                         r  V1/yPixel_reg[5]/C
                         clock pessimism             -0.194    -0.475    
                         clock uncertainty            0.180    -0.295    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.203    V1/yPixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  V1/yPixel_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.193    V1/yPixel_reg_n_0_[1]
    SLICE_X3Y144         LUT3 (Prop_lut3_I0_O)        0.042    -0.151 r  V1/yPixel[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    V1/p_0_in__0[2]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[2]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.180    -0.334    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.107    -0.227    V1/yPixel_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.210ns (55.224%)  route 0.170ns (44.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.181    V1/xPixel_reg_n_0_[5]
    SLICE_X3Y142         LUT5 (Prop_lut5_I1_O)        0.046    -0.135 r  V1/xPixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    V1/p_0_in[8]
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[8]/C
                         clock pessimism             -0.220    -0.502    
                         clock uncertainty            0.180    -0.322    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.107    -0.215    V1/xPixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.199%)  route 0.197ns (48.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.154    V1/xPixel_reg_n_0_[0]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.043    -0.111 r  V1/xPixel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    V1/p_0_in[1]
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[1]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.180    -0.335    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.131    -0.204    V1/xPixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.208%)  route 0.225ns (54.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  V1/xPixel_reg[7]/Q
                         net (fo=9, routed)           0.225    -0.149    V1/xPixel_reg_n_0_[7]
    SLICE_X2Y143         LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  V1/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.104    V1/hSync0
    SLICE_X2Y143         FDRE                                         r  V1/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X2Y143         FDRE                                         r  V1/hSync_reg/C
                         clock pessimism             -0.217    -0.498    
                         clock uncertainty            0.180    -0.318    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.120    -0.198    V1/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 V1/xPixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/xPixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.106%)  route 0.170ns (44.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.515    V1/CLK
    SLICE_X2Y142         FDRE                                         r  V1/xPixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  V1/xPixel_reg[5]/Q
                         net (fo=11, routed)          0.170    -0.181    V1/xPixel_reg_n_0_[5]
    SLICE_X3Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.136 r  V1/xPixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    V1/p_0_in[7]
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.870    -0.282    V1/CLK
    SLICE_X3Y142         FDRE                                         r  V1/xPixel_reg[7]/C
                         clock pessimism             -0.220    -0.502    
                         clock uncertainty            0.180    -0.322    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.091    -0.231    V1/xPixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 V1/yPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V1/yPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Clk25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk25MHz_1 rise@0.000ns - clk_out1_Clk25MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk25MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.598    -0.514    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  V1/yPixel_reg[1]/Q
                         net (fo=8, routed)           0.180    -0.193    V1/yPixel_reg_n_0_[1]
    SLICE_X3Y144         LUT2 (Prop_lut2_I1_O)        0.045    -0.148 r  V1/yPixel[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    V1/p_0_in__0[1]
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk25MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    C1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  C1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    C1/inst/clk_in1_Clk25MHz
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  C1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    C1/inst/clk_out1_Clk25MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  C1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.871    -0.281    V1/CLK
    SLICE_X3Y144         FDRE                                         r  V1/yPixel_reg[1]/C
                         clock pessimism             -0.233    -0.514    
                         clock uncertainty            0.180    -0.334    
    SLICE_X3Y144         FDRE (Hold_fdre_C_D)         0.091    -0.243    V1/yPixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.096    





