{
  "title": "Computer_Organization - Addressing_Modes — Slot 1 (15 Questions)",
  "duration": 42,
  "sections": [
    {
      "name": "Addressing_Modes — Slot 1",
      "questions": [
        {
          "id": 1,
          "question": "<p>A stack organized computer is characterised by instructions with <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>indirect addressing</p>",
            "<b>B.</b> <p>direct addressing</p>",
            "<b>C.</b> <p>zero addressing</p>",
            "<b>D.</b> <p>index addressing</p>"
          ],
          "correct_answer": "<b>C.</b> <p>zero addressing</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331467/isro2020-15\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 2,
          "question": "<p>An array of 2 two byte integers is stored in big endian machine in byte addresses as shown below. What will be its storage pattern in little endian machine ?<br>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;78\\\\0 \\times 103&amp;56\\\\0 \\times 102&amp;34\\\\0 \\times 101&amp;12\\end{array}\\) <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;12\\\\0 \\times 103&amp;56\\\\0 \\times 102&amp;34\\\\0 \\times 101&amp;78\\end{array}\\)</p>",
            "<b>B.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;12\\\\0 \\times 103&amp;34\\\\0 \\times 102&amp;56\\\\0 \\times 101&amp;78\\end{array} \\\\\\)</p>",
            "<b>C.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;56\\\\0 \\times 103&amp;78\\\\0 \\times 102&amp;12\\\\0 \\times 101&amp;34\\end{array} \\\\\\)</p>",
            "<b>D.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;56\\\\0 \\times 103&amp;12\\\\0 \\times 102&amp;78\\\\0 \\times 101&amp;34\\end{array}\\)</p>"
          ],
          "correct_answer": "<b>C.</b> <p>\\(\\begin{array}{c|c}\\text{Address}&amp; \\text{Data}\\\\\\hline0 \\times 104&amp;56\\\\0 \\times 103&amp;78\\\\0 \\times 102&amp;12\\\\0 \\times 101&amp;34\\end{array} \\\\\\)</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331434/isro2020-5\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 3,
          "question": "<p>The immediate addressing mode can be used for<br>1. Loading internal registers with initial values<br>\n2. Perform arithmetic or logical operation on data contained in instructions<br>Which of the following is true? <br><br><strong>(ISRO CSE 2020)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Only 1</p>",
            "<b>B.</b> <p>Only 2</p>",
            "<b>C.</b> <p>Both 1 and 2</p>",
            "<b>D.</b> <p>Immediate mode refers to data in cache</p>"
          ],
          "correct_answer": "<b>C.</b> <p>Both 1 and 2</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/331331/isro2020-1\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 4,
          "question": "<p>The most appropriate matching for the following pairs:<br>\\(\\begin{array}{|l|l|l|l|} \\hline \\text{X.} &amp; \\text{Indirect Addressing} &amp; i. &amp; \\text{Loop} \\\\ \\hline \\text{Y.} &amp; \\text{Immediate Addressing} &amp; ii. &amp; \\text{Pointers} \\\\ \\hline \\text{Z.} &amp; \\text{Auto Decrement Addressing} &amp; iii. &amp; \\text{Constants} \\\\ \\hline \\end{array}\\) <br><br><strong>(ISRO CSE 2017)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>X-iii, Y-ii, Z-i</p>",
            "<b>B.</b> <p>X-ii, Y-iii, Z-i</p>",
            "<b>C.</b> <p>X-iii, Y-i, Z-ii</p>",
            "<b>D.</b> <p>X-ii, Y-i, Z-iii</p>"
          ],
          "correct_answer": "<b>B.</b> <p>X-ii, Y-iii, Z-i</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/128630/isro2017-19\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 5,
          "question": "<p>Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and\nunconditional branch instructions use PC- relative addressing mode with Offset specified in\nbytes to the target location of the branch instruction. Further the Offset is always with respect\nto the address of the next instruction in the program sequence. Consider the following\ninstruction sequence.\n<br><img style=\"max-width:50%;height:auto;border-radius:8px;\" data-lazyloaded=\"1\" decoding=\"async\" src=\"images\\gatePYQ\\Addressing_Modes\\q28_d9c8664a.jpg\"><br>\nIf the target of the branch instruction is i, then the decimal value of the Offset is __________ <br><br><strong>(GATE CSE 2017 SET-1)</strong></p>",
          "type": "numeric",
          "options": [],
          "correct_answer": "-16",
          "marks": 2,
          "negative_marks": 0,
          "explanation": "<a href=\"https://gateoverflow.in/118332/gate2017-1-49#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 6,
          "question": "<p>Consider the C struct defined below:<pre><code>struct data {\nint marks [100] ;\nchar grade;\nint cnumber;\n};\nstruct data student;</code></pre>The base address of student is available in register R1. The field student.grade can be\naccessed efficiently using <br><br><strong>(GATE CSE 2017 SET-1)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Post-increment addressing mode. (R1)+</p>",
            "<b>B.</b> <p>Pre-decrement addressing mode, -(R1)</p>",
            "<b>C.</b> <p>Register direct addressing mode, R1</p>",
            "<b>D.</b> <p>Index addressing mode, X(R1), where X is an offset represented in 2's complement 16-bit representation</p>"
          ],
          "correct_answer": "<b>D.</b> <p>Index addressing mode, X(R1), where X is an offset represented in 2's complement 16-bit representation</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/118291/gate2017-1-11#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 7,
          "question": "<p>Relative mode of addressing is most relevant to writing: <br><br><strong>(ISRO CSE 2016)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Co - routines</p>",
            "<b>B.</b> <p>Position - independent code</p>",
            "<b>C.</b> <p>Shareable code</p>",
            "<b>D.</b> <p>Interrupt Handlers</p>"
          ],
          "correct_answer": "<b>B.</b> <p>Position - independent code</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2720/gate1996-1-16-isro2016-42\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 8,
          "question": "<p>For computers based on three-address instruction formats, each address field can be used to specify which of the following: <br>(S1) A memory operand <br>(S2) A processor register <br>(S3) An implied accumulator register <br><br><strong>(GATE CSE 2015 SET-1)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Either S1 or S2</p>",
            "<b>B.</b> <p>Either S2 or S3</p>",
            "<b>C.</b> <p>Only S2 and S3</p>",
            "<b>D.</b> <p>All of S1, S2 and S3</p>"
          ],
          "correct_answer": "<b>A.</b> <p>Either S1 or S2</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/8096/gate2015-1-12#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 9,
          "question": "<p>MOV [BX], AL  type of data addressing is called ? <br><br><strong>(ISRO CSE 2011)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>register</p>",
            "<b>B.</b> <p>immediate</p>",
            "<b>C.</b> <p>register indirect</p>",
            "<b>D.</b> <p>register relative</p>"
          ],
          "correct_answer": "<b>C.</b> <p>register indirect</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/19326/isro2011-5\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 10,
          "question": "<p>Consider a hypothetical processor with an instruction of type LW R1, 20(R2),\nwhich during execution reads a 32-bit word from memory and stores it in a 32-bit\nregister R1. The effective address of the memory location is obtained by the\naddition of constant 20 and the contents of register R2. Which of the following\nbest reflects the Addressing Modes implemented by this instruction for the\noperand in memory? <br><br><strong>(GATE CSE 2011)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Immediate Addressing</p>",
            "<b>B.</b> <p>Register Addressing</p>",
            "<b>C.</b> <p>Register Indirect Scaled Addressing</p>",
            "<b>D.</b> <p>Base Indexed Addressing</p>"
          ],
          "correct_answer": "<b>D.</b> <p>Base Indexed Addressing</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/2123/gate2011-21#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 11,
          "question": "<p>Which of the following is/are true of the auto-increment addressing mode?<br>\nI. It is useful in creating self-relocating code<br>\nII. If it is included in an Instruction Set Architecture, then an additional ALU is required for effective address calculation<br>\nIII. The amount of increment depends on the size of the data item accessed <br><br><strong>(ISRO CSE 2009)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>I only</p>",
            "<b>B.</b> <p>II only</p>",
            "<b>C.</b> <p>III only</p>",
            "<b>D.</b> <p>II and III only</p>"
          ],
          "correct_answer": "<b>C.</b> <p>III only</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/444/gate2008-33-isro2009-80\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 12,
          "question": "<p>Which of the following statements about relative addressing mode is FALSE? <br><br><strong>(ISRO CSE 2009)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>It enables reduced instruction size</p>",
            "<b>B.</b> <p>It allows indexing of array element with same instruction</p>",
            "<b>C.</b> <p>It enables easy relocation of data</p>",
            "<b>D.</b> <p>It enables faster address calculation than absolute addressing</p>"
          ],
          "correct_answer": "<b>D.</b> <p>It enables faster address calculation than absolute addressing</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/3578/gate2006-it-39-isro2009-42\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 13,
          "question": "<p>In which addressing mode, the effectives address of the operand is generated by adding a constant value to the content of a register? <br><br><strong>(ISRO CSE 2009)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>Absolute mode</p>",
            "<b>B.</b> <p>Indirect mode</p>",
            "<b>C.</b> <p>Immediate mode</p>",
            "<b>D.</b> <p>Index mode</p>"
          ],
          "correct_answer": "<b>D.</b> <p>Index mode</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/48041/isro2009-21-ugcnet-dec2012-ii-12\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 14,
          "question": "<p>Which of the following is/are true of the auto-increment Addressing Modes?<br>\nI. It is useful in creating self-relocating code <br><br>\nII. If it is included in an Instruction Set Architecture, then an additional ALU is\nrequired for effective address calculation <br>\nIII. The amount of increment depends on the size of the data item accessed <br><br><strong>(GATE CSE 2008)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>I only</p>",
            "<b>B.</b> <p>II only</p>",
            "<b>C.</b> <p>III only</p>",
            "<b>D.</b> <p>II and III only</p>"
          ],
          "correct_answer": "<b>C.</b> <p>III only</p>",
          "marks": 2,
          "negative_marks": 0.67,
          "explanation": "<a href=\"https://gateoverflow.in/444/gate2008-33#a_list\" targer=\"_blank\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        },
        {
          "id": 15,
          "question": "<p>In the Big-Endian system, the computer stores <br><br><strong>(ISRO CSE 2007)</strong></p>",
          "type": "single",
          "options": [
            "<b>A.</b> <p>MSB of data in the lowest memory address of data unit</p>",
            "<b>B.</b> <p>LSB of data in the lowest memory address of data unit</p>",
            "<b>C.</b> <p>MSB of data in the highest memory address of data unit</p>",
            "<b>D.</b> <p>LSB of data in the highest memory address of data unit</p>"
          ],
          "correct_answer": "<b>A.</b> <p>MSB of data in the lowest memory address of data unit</p>",
          "marks": 1,
          "negative_marks": 0.33,
          "explanation": "<a href=\"https://gateoverflow.in/49534/isro2007-53\" target=\"_blank\" rel=\"noopener\">Click here for detail solution by gateoverflow</a>"
        }
      ]
    }
  ]
}