// Seed: 1581013790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7, id_8;
  logic id_9 = id_8 ? id_6.id_7 : id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd70,
    parameter id_13 = 32'd96,
    parameter id_23 = 32'd81,
    parameter id_28 = 32'd5,
    parameter id_29 = 32'd25,
    parameter id_6  = 32'd84,
    parameter id_8  = 32'd27
) (
    input tri0 _id_0,
    input wire void id_1,
    input wire id_2[id_6  -  -1 : 1 'b0],
    input wire id_3,
    input tri0 id_4,
    output wor id_5,
    output supply0 _id_6,
    input tri0 id_7,
    input supply1 _id_8,
    input wire id_9,
    output tri1 id_10,
    input wand id_11
);
  assign id_5  = {id_0};
  assign id_10 = -1;
  logic [7:0] _id_13, id_14, id_15;
  wire id_16, id_17, id_18;
  uwire [1 : -1  -  (  1  )] id_19, id_20;
  module_0 modCall_1 (
      id_18,
      id_19,
      id_17,
      id_20,
      id_16,
      id_19
  );
  assign id_20 = id_14;
  logic id_21;
  reg [1 'h0 : id_8] id_22, _id_23, id_24, id_25, id_26, id_27, _id_28;
  assign id_19 = -1 + -1;
  wire [id_13 : -1] _id_29, id_30;
  assign id_15[id_28 : id_29] = id_20;
  logic id_31;
  ;
  wire [id_23 : 1] id_32[1 : id_0];
  wire id_33;
  final @(posedge (1)) id_24 <= id_31;
endmodule
