[08/18 22:21:30      0s] 
[08/18 22:21:30      0s] Cadence Innovus(TM) Implementation System.
[08/18 22:21:30      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/18 22:21:30      0s] 
[08/18 22:21:30      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[08/18 22:21:30      0s] Options:	
[08/18 22:21:30      0s] Date:		Fri Aug 18 22:21:30 2023
[08/18 22:21:30      0s] Host:		vlsicadclient13 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[08/18 22:21:30      0s] OS:		Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
[08/18 22:21:30      0s] 
[08/18 22:21:30      0s] License:
[08/18 22:21:30      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[08/18 22:21:30      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/18 22:21:58     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[08/18 22:22:07     14s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[08/18 22:22:07     14s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[08/18 22:22:07     14s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[08/18 22:22:07     14s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[08/18 22:22:07     14s] @(#)CDS: CPE v21.10-p004
[08/18 22:22:07     14s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/18 22:22:07     14s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[08/18 22:22:07     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[08/18 22:22:07     14s] @(#)CDS: RCDB 11.15.0
[08/18 22:22:07     14s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[08/18 22:22:07     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27127_vlsicadclient13_arshkedia_CoEG70.

[08/18 22:22:07     14s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[08/18 22:22:12     16s] 
[08/18 22:22:12     16s] **INFO:  MMMC transition support version v31-84 
[08/18 22:22:12     16s] 
[08/18 22:22:12     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/18 22:22:12     16s] <CMD> suppressMessage ENCEXT-2799
[08/18 22:22:14     16s] <CMD> getVersion
[08/18 22:22:19     16s] [INFO] Loading PVS 21.12 fill procedures
[08/18 22:22:21     17s] <CMD> win
[08/18 22:46:49    443s] <CMD> save_global counter_final.globals
[08/18 22:47:20    449s] <CMD> set init_gnd_net VSS
[08/18 22:47:20    449s] <CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[08/18 22:47:20    449s] <CMD> set init_design_settop 0
[08/18 22:47:20    449s] <CMD> set init_verilog ../synthesis/reports/new_results/hdl_synthesis.v
[08/18 22:47:20    449s] <CMD> set init_mmmc_file counter_final.view
[08/18 22:47:20    449s] <CMD> set init_pwr_net VDD
[08/18 22:47:20    449s] <CMD> init_design
[08/18 22:47:22    449s] #% Begin Load MMMC data ... (date=08/18 22:47:22, mem=661.9M)
[08/18 22:47:22    449s] #% End Load MMMC data ... (date=08/18 22:47:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=662.2M, current mem=662.2M)
[08/18 22:47:22    449s] 
[08/18 22:47:22    449s] Loading LEF file ../lef/gsclib045_tech.lef ...
[08/18 22:47:22    449s] 
[08/18 22:47:22    449s] Loading LEF file ../lef/gsclib045_macro.lef ...
[08/18 22:47:22    449s] Set DBUPerIGU to M2 pitch 400.
[08/18 22:47:23    450s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/18 22:47:23    450s] Type 'man IMPLF-200' for more detail.
[08/18 22:47:23    450s] 
[08/18 22:47:23    450s] viaInitial starts at Fri Aug 18 22:47:23 2023
viaInitial ends at Fri Aug 18 22:47:23 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/18 22:47:23    450s] Loading view definition file from counter_final.view
[08/18 22:47:23    450s] Reading slow timing library '/home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[08/18 22:47:23    450s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[08/18 22:47:23    450s] Read 480 cells in library 'slow_vdd1v0' 
[08/18 22:47:23    450s] Reading fast timing library '/home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[08/18 22:47:23    450s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[08/18 22:47:23    450s] Read 480 cells in library 'fast_vdd1v0' 
[08/18 22:47:23    450s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:00.0, peak res=732.1M, current mem=681.0M)
[08/18 22:47:23    450s] *** End library_loading (cpu=0.01min, real=0.00min, mem=14.9M, fe_cpu=7.51min, fe_real=25.88min, fe_mem=841.6M) ***
[08/18 22:47:23    450s] #% Begin Load netlist data ... (date=08/18 22:47:23, mem=681.0M)
[08/18 22:47:23    450s] *** Begin netlist parsing (mem=841.6M) ***
[08/18 22:47:23    450s] Created 480 new cells from 2 timing libraries.
[08/18 22:47:23    450s] Reading netlist ...
[08/18 22:47:23    450s] Backslashed names will retain backslash and a trailing blank character.
[08/18 22:47:23    450s] Reading verilog netlist '../synthesis/reports/new_results/hdl_synthesis.v'
[08/18 22:47:23    450s] 
[08/18 22:47:23    450s] *** Memory Usage v#1 (Current mem = 841.645M, initial mem = 308.848M) ***
[08/18 22:47:23    450s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=841.6M) ***
[08/18 22:47:23    450s] #% End Load netlist data ... (date=08/18 22:47:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=690.8M, current mem=690.8M)
[08/18 22:47:23    450s] Top level cell is counter.
[08/18 22:47:24    450s] Hooked 960 DB cells to tlib cells.
[08/18 22:47:24    450s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=706.4M, current mem=706.4M)
[08/18 22:47:24    450s] Starting recursive module instantiation check.
[08/18 22:47:24    450s] No recursion found.
[08/18 22:47:24    450s] Building hierarchical netlist for Cell counter ...
[08/18 22:47:24    450s] *** Netlist is unique.
[08/18 22:47:24    450s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[08/18 22:47:24    450s] ** info: there are 1055 modules.
[08/18 22:47:24    450s] ** info: there are 23 stdCell insts.
[08/18 22:47:24    450s] 
[08/18 22:47:24    450s] *** Memory Usage v#1 (Current mem = 898.070M, initial mem = 308.848M) ***
[08/18 22:47:24    450s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/18 22:47:24    450s] Type 'man IMPFP-3961' for more detail.
[08/18 22:47:24    450s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/18 22:47:24    450s] Type 'man IMPFP-3961' for more detail.
[08/18 22:47:24    450s] Set Default Net Delay as 1000 ps.
[08/18 22:47:24    450s] Set Default Net Load as 0.5 pF. 
[08/18 22:47:24    450s] Set Default Input Pin Transition as 0.1 ps.
[08/18 22:47:24    451s] Extraction setup Started 
[08/18 22:47:24    451s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/18 22:47:24    451s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[08/18 22:47:24    451s] Type 'man IMPEXT-6202' for more detail.
[08/18 22:47:24    451s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[08/18 22:47:24    451s] Cap table was created using Encounter 10.10-b056_1.
[08/18 22:47:24    451s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[08/18 22:47:24    451s] Set Shrink Factor to 0.90000
[08/18 22:47:24    451s] Importing multi-corner RC tables ... 
[08/18 22:47:24    451s] Summary of Active RC-Corners : 
[08/18 22:47:24    451s]  
[08/18 22:47:24    451s]  Analysis View: setup
[08/18 22:47:24    451s]     RC-Corner Name        : rc_corner
[08/18 22:47:24    451s]     RC-Corner Index       : 0
[08/18 22:47:24    451s]     RC-Corner Temperature : 25 Celsius
[08/18 22:47:24    451s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[08/18 22:47:24    451s]     RC-Corner PreRoute Res Factor         : 1
[08/18 22:47:24    451s]     RC-Corner PreRoute Cap Factor         : 1
[08/18 22:47:24    451s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/18 22:47:24    451s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/18 22:47:24    451s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/18 22:47:24    451s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/18 22:47:24    451s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/18 22:47:24    451s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/18 22:47:24    451s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/18 22:47:24    451s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[08/18 22:47:24    451s]  
[08/18 22:47:24    451s]  Analysis View: hold
[08/18 22:47:24    451s]     RC-Corner Name        : rc_corner
[08/18 22:47:24    451s]     RC-Corner Index       : 0
[08/18 22:47:24    451s]     RC-Corner Temperature : 25 Celsius
[08/18 22:47:24    451s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[08/18 22:47:24    451s]     RC-Corner PreRoute Res Factor         : 1
[08/18 22:47:24    451s]     RC-Corner PreRoute Cap Factor         : 1
[08/18 22:47:24    451s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/18 22:47:24    451s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/18 22:47:24    451s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/18 22:47:24    451s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/18 22:47:24    451s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/18 22:47:24    451s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/18 22:47:24    451s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/18 22:47:24    451s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[08/18 22:47:24    451s] LayerId::1 widthSet size::4
[08/18 22:47:24    451s] LayerId::2 widthSet size::4
[08/18 22:47:24    451s] LayerId::3 widthSet size::4
[08/18 22:47:24    451s] LayerId::4 widthSet size::4
[08/18 22:47:24    451s] LayerId::5 widthSet size::4
[08/18 22:47:24    451s] LayerId::6 widthSet size::4
[08/18 22:47:24    451s] LayerId::7 widthSet size::5
[08/18 22:47:24    451s] LayerId::8 widthSet size::5
[08/18 22:47:24    451s] LayerId::9 widthSet size::5
[08/18 22:47:24    451s] LayerId::10 widthSet size::4
[08/18 22:47:24    451s] LayerId::11 widthSet size::3
[08/18 22:47:24    451s] Updating RC grid for preRoute extraction ...
[08/18 22:47:24    451s] eee: pegSigSF::1.070000
[08/18 22:47:24    451s] Initializing multi-corner capacitance tables ... 
[08/18 22:47:24    451s] Initializing multi-corner resistance tables ...
[08/18 22:47:24    451s] Creating RPSQ from WeeR and WRes ...
[08/18 22:47:24    451s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/18 22:47:24    451s] **Info: Trial Route has Max Route Layer 15/11.
[08/18 22:47:24    451s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/18 22:47:24    451s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[08/18 22:47:24    451s] *Info: initialize multi-corner CTS.
[08/18 22:47:24    451s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=958.4M, current mem=730.3M)
[08/18 22:47:24    451s] Reading timing constraints file '../synthesis/reports/new_results/counter_sdc.sdc' ...
[08/18 22:47:24    451s] Current (total cpu=0:07:31, real=0:25:54, peak res=975.3M, current mem=975.3M)
[08/18 22:47:24    451s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/reports/new_results/counter_sdc.sdc, Line 9).
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/reports/new_results/counter_sdc.sdc, Line 10).
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] INFO (CTE): Reading of timing constraints file ../synthesis/reports/new_results/counter_sdc.sdc completed, with 2 WARNING
[08/18 22:47:24    451s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=998.0M, current mem=998.0M)
[08/18 22:47:24    451s] Current (total cpu=0:07:31, real=0:25:54, peak res=998.0M, current mem=998.0M)
[08/18 22:47:24    451s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[08/18 22:47:24    451s] Summary for sequential cells identification: 
[08/18 22:47:24    451s]   Identified SBFF number: 104
[08/18 22:47:24    451s]   Identified MBFF number: 0
[08/18 22:47:24    451s]   Identified SB Latch number: 0
[08/18 22:47:24    451s]   Identified MB Latch number: 0
[08/18 22:47:24    451s]   Not identified SBFF number: 16
[08/18 22:47:24    451s]   Not identified MBFF number: 0
[08/18 22:47:24    451s]   Not identified SB Latch number: 0
[08/18 22:47:24    451s]   Not identified MB Latch number: 0
[08/18 22:47:24    451s]   Number of sequential cells which are not FFs: 32
[08/18 22:47:24    451s] Total number of combinational cells: 318
[08/18 22:47:24    451s] Total number of sequential cells: 152
[08/18 22:47:24    451s] Total number of tristate cells: 10
[08/18 22:47:24    451s] Total number of level shifter cells: 0
[08/18 22:47:24    451s] Total number of power gating cells: 0
[08/18 22:47:24    451s] Total number of isolation cells: 0
[08/18 22:47:24    451s] Total number of power switch cells: 0
[08/18 22:47:24    451s] Total number of pulse generator cells: 0
[08/18 22:47:24    451s] Total number of always on buffers: 0
[08/18 22:47:24    451s] Total number of retention cells: 0
[08/18 22:47:24    451s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[08/18 22:47:24    451s] Total number of usable buffers: 16
[08/18 22:47:24    451s] List of unusable buffers:
[08/18 22:47:24    451s] Total number of unusable buffers: 0
[08/18 22:47:24    451s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[08/18 22:47:24    451s] Total number of usable inverters: 19
[08/18 22:47:24    451s] List of unusable inverters:
[08/18 22:47:24    451s] Total number of unusable inverters: 0
[08/18 22:47:24    451s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[08/18 22:47:24    451s] Total number of identified usable delay cells: 8
[08/18 22:47:24    451s] List of identified unusable delay cells:
[08/18 22:47:24    451s] Total number of identified unusable delay cells: 0
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] TimeStamp Deleting Cell Server Begin ...
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] TimeStamp Deleting Cell Server End ...
[08/18 22:47:24    451s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.1M, current mem=1020.1M)
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/18 22:47:24    451s] Summary for sequential cells identification: 
[08/18 22:47:24    451s]   Identified SBFF number: 104
[08/18 22:47:24    451s]   Identified MBFF number: 0
[08/18 22:47:24    451s]   Identified SB Latch number: 0
[08/18 22:47:24    451s]   Identified MB Latch number: 0
[08/18 22:47:24    451s]   Not identified SBFF number: 16
[08/18 22:47:24    451s]   Not identified MBFF number: 0
[08/18 22:47:24    451s]   Not identified SB Latch number: 0
[08/18 22:47:24    451s]   Not identified MB Latch number: 0
[08/18 22:47:24    451s]   Number of sequential cells which are not FFs: 32
[08/18 22:47:24    451s]  Visiting view : setup
[08/18 22:47:24    451s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/18 22:47:24    451s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/18 22:47:24    451s]  Visiting view : hold
[08/18 22:47:24    451s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/18 22:47:24    451s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/18 22:47:24    451s] TLC MultiMap info (StdDelay):
[08/18 22:47:24    451s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/18 22:47:24    451s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/18 22:47:24    451s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/18 22:47:24    451s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/18 22:47:24    451s]  Setting StdDelay to: 36.8ps
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/18 22:47:24    451s] 
[08/18 22:47:24    451s] *** Summary of all messages that are not suppressed in this session:
[08/18 22:47:24    451s] Severity  ID               Count  Summary                                  
[08/18 22:47:24    451s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/18 22:47:24    451s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[08/18 22:47:24    451s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[08/18 22:47:24    451s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[08/18 22:47:24    451s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[08/18 22:47:24    451s] *** Message Summary: 8 warning(s), 0 error(s)
[08/18 22:47:24    451s] 
[08/18 22:48:26    463s] <CMD> getIoFlowFlag
[08/18 22:50:17    485s] <CMD> setIoFlowFlag 0
[08/18 22:50:17    485s] <CMD> floorPlan -site CoreSite -r 0.992743105951 0.699887 5 5 5 5
[08/18 22:50:17    485s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/18 22:50:17    485s] Type 'man IMPFP-3961' for more detail.
[08/18 22:50:17    485s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/18 22:50:17    485s] Type 'man IMPFP-3961' for more detail.
[08/18 22:50:17    485s] <CMD> uiSetTool select
[08/18 22:50:17    485s] <CMD> getIoFlowFlag
[08/18 22:50:17    485s] <CMD> fit
[08/18 22:50:21    486s] <CMD> setIoFlowFlag 0
[08/18 22:50:21    486s] <CMD> floorPlan -site CoreSite -r 0.986538461538 0.695513 5.0 5.13 5.0 5.13
[08/18 22:50:21    486s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/18 22:50:21    486s] Type 'man IMPFP-3961' for more detail.
[08/18 22:50:21    486s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/18 22:50:21    486s] Type 'man IMPFP-3961' for more detail.
[08/18 22:50:21    486s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/18 22:50:21    486s] <CMD> uiSetTool select
[08/18 22:50:21    486s] <CMD> getIoFlowFlag
[08/18 22:50:21    486s] <CMD> fit
[08/18 22:53:19    522s] <CMD> clearGlobalNets
[08/18 22:53:19    522s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[08/18 22:53:19    522s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[08/18 22:53:19    522s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[08/18 22:53:19    522s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[08/18 22:53:35    525s] <CMD> clearGlobalNets
[08/18 22:53:35    525s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[08/18 22:53:35    525s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[08/18 22:53:35    525s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[08/18 22:53:35    525s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[08/18 22:59:12    593s] <CMD> set sprCreateIeRingOffset 1.0
[08/18 22:59:12    593s] <CMD> set sprCreateIeRingThreshold 1.0
[08/18 22:59:12    593s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/18 22:59:12    593s] <CMD> set sprCreateIeRingLayers {}
[08/18 22:59:12    593s] <CMD> set sprCreateIeRingOffset 1.0
[08/18 22:59:12    593s] <CMD> set sprCreateIeRingThreshold 1.0
[08/18 22:59:12    593s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/18 22:59:12    593s] <CMD> set sprCreateIeRingLayers {}
[08/18 22:59:13    593s] <CMD> set sprCreateIeStripeWidth 10.0
[08/18 22:59:13    593s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/18 22:59:13    593s] <CMD> set sprCreateIeStripeWidth 10.0
[08/18 22:59:13    593s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/18 22:59:13    593s] <CMD> set sprCreateIeRingOffset 1.0
[08/18 22:59:13    593s] <CMD> set sprCreateIeRingThreshold 1.0
[08/18 22:59:13    593s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/18 22:59:13    593s] <CMD> set sprCreateIeRingLayers {}
[08/18 22:59:13    593s] <CMD> set sprCreateIeStripeWidth 10.0
[08/18 22:59:13    593s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/18 23:03:38    647s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/18 23:03:38    647s] The ring targets are set to core/block ring wires.
[08/18 23:03:38    647s] addRing command will consider rows while creating rings.
[08/18 23:03:38    647s] addRing command will disallow rings to go over rows.
[08/18 23:03:38    647s] addRing command will ignore shorts while creating rings.
[08/18 23:03:38    647s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[08/18 23:03:38    647s] 
[08/18 23:03:38    647s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.0M)
[08/18 23:03:38    647s] Ring generation is complete.
[08/18 23:03:38    647s] vias are now being generated.
[08/18 23:03:38    647s] addRing created 8 wires.
[08/18 23:03:38    647s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[08/18 23:03:38    647s] +--------+----------------+----------------+
[08/18 23:03:38    647s] |  Layer |     Created    |     Deleted    |
[08/18 23:03:38    647s] +--------+----------------+----------------+
[08/18 23:03:38    647s] | Metal10|        4       |       NA       |
[08/18 23:03:38    647s] |  Via10 |        8       |        0       |
[08/18 23:03:38    647s] | Metal11|        4       |       NA       |
[08/18 23:03:38    647s] +--------+----------------+----------------+
[08/18 23:03:56    650s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/18 23:03:56    650s] The ring targets are set to core/block ring wires.
[08/18 23:03:56    650s] addRing command will consider rows while creating rings.
[08/18 23:03:56    650s] addRing command will disallow rings to go over rows.
[08/18 23:03:56    650s] addRing command will ignore shorts while creating rings.
[08/18 23:03:56    650s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[08/18 23:03:56    650s] 
[08/18 23:03:56    650s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.0M)
[08/18 23:03:56    650s] Ring generation is complete.
[08/18 23:07:05    705s] <CMD> saveDesign counter_powerring
[08/18 23:07:05    705s] #% Begin save design ... (date=08/18 23:07:05, mem=1069.8M)
[08/18 23:07:05    705s] % Begin Save ccopt configuration ... (date=08/18 23:07:05, mem=1069.8M)
[08/18 23:07:05    705s] % End Save ccopt configuration ... (date=08/18 23:07:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1070.6M, current mem=1070.6M)
[08/18 23:07:05    705s] % Begin Save netlist data ... (date=08/18 23:07:05, mem=1070.7M)
[08/18 23:07:05    705s] Writing Binary DB to counter_powerring.dat/counter.v.bin in single-threaded mode...
[08/18 23:07:05    705s] % End Save netlist data ... (date=08/18 23:07:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1070.7M, current mem=1070.7M)
[08/18 23:07:05    705s] Saving symbol-table file ...
[08/18 23:07:05    705s] Saving congestion map file counter_powerring.dat/counter.route.congmap.gz ...
[08/18 23:07:05    705s] % Begin Save AAE data ... (date=08/18 23:07:05, mem=1071.4M)
[08/18 23:07:05    705s] Saving AAE Data ...
[08/18 23:07:05    705s] % End Save AAE data ... (date=08/18 23:07:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.4M, current mem=1071.4M)
[08/18 23:07:06    705s] Saving preference file counter_powerring.dat/gui.pref.tcl ...
[08/18 23:07:06    705s] Saving mode setting ...
[08/18 23:07:06    705s] Saving global file ...
[08/18 23:07:06    705s] % Begin Save floorplan data ... (date=08/18 23:07:06, mem=1074.3M)
[08/18 23:07:06    705s] Saving floorplan file ...
[08/18 23:07:06    705s] % End Save floorplan data ... (date=08/18 23:07:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1074.4M, current mem=1074.4M)
[08/18 23:07:06    705s] Saving PG file counter_powerring.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Aug 18 23:07:06 2023)
[08/18 23:07:06    705s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1268.6M) ***
[08/18 23:07:06    705s] Saving Drc markers ...
[08/18 23:07:06    705s] ... No Drc file written since there is no markers found.
[08/18 23:07:06    705s] % Begin Save placement data ... (date=08/18 23:07:06, mem=1074.4M)
[08/18 23:07:06    705s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/18 23:07:06    705s] Save Adaptive View Pruning View Names to Binary file
[08/18 23:07:06    705s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1271.6M) ***
[08/18 23:07:06    705s] % End Save placement data ... (date=08/18 23:07:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1074.5M, current mem=1074.5M)
[08/18 23:07:06    705s] % Begin Save routing data ... (date=08/18 23:07:06, mem=1074.5M)
[08/18 23:07:06    705s] Saving route file ...
[08/18 23:07:06    705s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1268.6M) ***
[08/18 23:07:06    705s] % End Save routing data ... (date=08/18 23:07:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1074.7M, current mem=1074.7M)
[08/18 23:07:06    705s] Saving property file counter_powerring.dat/counter.prop
[08/18 23:07:06    705s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1271.6M) ***
[08/18 23:07:06    705s] % Begin Save power constraints data ... (date=08/18 23:07:06, mem=1075.3M)
[08/18 23:07:06    705s] % End Save power constraints data ... (date=08/18 23:07:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1075.4M, current mem=1075.4M)
[08/18 23:07:07    706s] Generated self-contained design counter_powerring.dat
[08/18 23:07:07    706s] #% End save design ... (date=08/18 23:07:07, total cpu=0:00:00.4, real=0:00:02.0, peak res=1105.1M, current mem=1078.9M)
[08/18 23:07:07    706s] *** Message Summary: 0 warning(s), 0 error(s)
[08/18 23:07:07    706s] 
[08/18 23:07:38    712s] <CMD> saveDesign counter_powerring
[08/18 23:07:38    712s] #% Begin save design ... (date=08/18 23:07:38, mem=1079.0M)
[08/18 23:07:38    712s] % Begin Save ccopt configuration ... (date=08/18 23:07:38, mem=1079.0M)
[08/18 23:07:38    712s] % End Save ccopt configuration ... (date=08/18 23:07:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.0M, current mem=1079.0M)
[08/18 23:07:38    712s] % Begin Save netlist data ... (date=08/18 23:07:38, mem=1079.0M)
[08/18 23:07:38    712s] Writing Binary DB to counter_powerring.dat.tmp/counter.v.bin in single-threaded mode...
[08/18 23:07:38    712s] % End Save netlist data ... (date=08/18 23:07:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.0M, current mem=1079.0M)
[08/18 23:07:38    712s] Saving symbol-table file ...
[08/18 23:07:39    712s] Saving congestion map file counter_powerring.dat.tmp/counter.route.congmap.gz ...
[08/18 23:07:39    712s] % Begin Save AAE data ... (date=08/18 23:07:39, mem=1079.0M)
[08/18 23:07:39    712s] Saving AAE Data ...
[08/18 23:07:39    712s] % End Save AAE data ... (date=08/18 23:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.0M, current mem=1079.0M)
[08/18 23:07:39    712s] Saving preference file counter_powerring.dat.tmp/gui.pref.tcl ...
[08/18 23:07:39    712s] Saving mode setting ...
[08/18 23:07:39    712s] Saving global file ...
[08/18 23:07:39    712s] % Begin Save floorplan data ... (date=08/18 23:07:39, mem=1079.1M)
[08/18 23:07:39    712s] Saving floorplan file ...
[08/18 23:07:39    712s] % End Save floorplan data ... (date=08/18 23:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.1M, current mem=1079.1M)
[08/18 23:07:39    712s] Saving PG file counter_powerring.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Aug 18 23:07:39 2023)
[08/18 23:07:39    712s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1305.4M) ***
[08/18 23:07:39    712s] Saving Drc markers ...
[08/18 23:07:39    712s] ... No Drc file written since there is no markers found.
[08/18 23:07:39    712s] % Begin Save placement data ... (date=08/18 23:07:39, mem=1079.1M)
[08/18 23:07:39    712s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/18 23:07:39    712s] Save Adaptive View Pruning View Names to Binary file
[08/18 23:07:39    712s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1308.4M) ***
[08/18 23:07:39    712s] % End Save placement data ... (date=08/18 23:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.1M, current mem=1079.1M)
[08/18 23:07:39    712s] % Begin Save routing data ... (date=08/18 23:07:39, mem=1079.1M)
[08/18 23:07:39    712s] Saving route file ...
[08/18 23:07:39    712s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1305.4M) ***
[08/18 23:07:39    712s] % End Save routing data ... (date=08/18 23:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.1M, current mem=1079.1M)
[08/18 23:07:39    712s] Saving property file counter_powerring.dat.tmp/counter.prop
[08/18 23:07:39    712s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1308.4M) ***
[08/18 23:07:39    712s] % Begin Save power constraints data ... (date=08/18 23:07:39, mem=1079.1M)
[08/18 23:07:39    712s] % End Save power constraints data ... (date=08/18 23:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1079.1M, current mem=1079.1M)
[08/18 23:07:39    712s] Generated self-contained design counter_powerring.dat.tmp
[08/18 23:07:39    712s] #% End save design ... (date=08/18 23:07:39, total cpu=0:00:00.4, real=0:00:01.0, peak res=1109.9M, current mem=1079.5M)
[08/18 23:07:39    712s] *** Message Summary: 0 warning(s), 0 error(s)
[08/18 23:07:39    712s] 
[08/18 23:12:26    769s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[08/18 23:12:26    769s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[08/18 23:12:26    769s] *** Begin SPECIAL ROUTE on Fri Aug 18 23:12:26 2023 ***
[08/18 23:12:26    769s] SPECIAL ROUTE ran on directory: /home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/physical_design
[08/18 23:12:26    769s] SPECIAL ROUTE ran on machine: vlsicadclient13 (Linux 3.10.0-957.el7.x86_64 x86_64 3.89Ghz)
[08/18 23:12:26    769s] 
[08/18 23:12:26    769s] Begin option processing ...
[08/18 23:12:26    769s] srouteConnectPowerBump set to false
[08/18 23:12:26    769s] routeSelectNet set to "VDD VSS"
[08/18 23:12:26    769s] routeSpecial set to true
[08/18 23:12:26    769s] srouteBlockPin set to "useLef"
[08/18 23:12:26    769s] srouteBottomLayerLimit set to 1
[08/18 23:12:26    769s] srouteBottomTargetLayerLimit set to 1
[08/18 23:12:26    769s] srouteConnectConverterPin set to false
[08/18 23:12:26    769s] srouteCrossoverViaBottomLayer set to 1
[08/18 23:12:26    769s] srouteCrossoverViaTopLayer set to 11
[08/18 23:12:26    769s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/18 23:12:26    769s] srouteFollowCorePinEnd set to 3
[08/18 23:12:26    769s] srouteJogControl set to "preferWithChanges differentLayer"
[08/18 23:12:26    769s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[08/18 23:12:26    769s] sroutePadPinAllPorts set to true
[08/18 23:12:26    769s] sroutePreserveExistingRoutes set to true
[08/18 23:12:26    769s] srouteRoutePowerBarPortOnBothDir set to true
[08/18 23:12:26    769s] srouteStopBlockPin set to "nearestTarget"
[08/18 23:12:26    769s] srouteTopLayerLimit set to 11
[08/18 23:12:26    769s] srouteTopTargetLayerLimit set to 11
[08/18 23:12:26    769s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2632.00 megs.
[08/18 23:12:26    769s] 
[08/18 23:12:26    769s] Reading DB technology information...
[08/18 23:12:27    769s] Finished reading DB technology information.
[08/18 23:12:27    769s] Reading floorplan and netlist information...
[08/18 23:12:27    769s] Finished reading floorplan and netlist information.
[08/18 23:12:27    769s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[08/18 23:12:27    769s] Read in 24 layers, 11 routing layers, 1 overlap layer
[08/18 23:12:27    769s] Read in 2 nondefault rules, 0 used
[08/18 23:12:27    769s] Read in 574 macros, 10 used
[08/18 23:12:27    769s] Read in 10 components
[08/18 23:12:27    769s]   10 core components: 10 unplaced, 0 placed, 0 fixed
[08/18 23:12:27    769s] Read in 10 logical pins
[08/18 23:12:27    769s] Read in 10 nets
[08/18 23:12:27    769s] Read in 2 special nets, 2 routed
[08/18 23:12:27    769s] Read in 20 terminals
[08/18 23:12:27    769s] 2 nets selected.
[08/18 23:12:27    769s] 
[08/18 23:12:27    769s] Begin power routing ...
[08/18 23:12:27    769s] #create default rule from bind_ndr_rule rule=0x7f101d39fbe0 0x7f0ff4fa8558
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/18 23:12:27    769s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/18 23:12:27    769s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[08/18 23:12:27    769s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[08/18 23:12:27    769s] Type 'man IMPSR-1256' for more detail.
[08/18 23:12:27    769s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/18 23:12:27    769s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[08/18 23:12:27    769s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[08/18 23:12:27    769s] Type 'man IMPSR-1256' for more detail.
[08/18 23:12:27    769s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/18 23:12:27    769s] CPU time for VDD FollowPin 0 seconds
[08/18 23:12:27    769s] CPU time for VSS FollowPin 0 seconds
[08/18 23:12:27    769s]   Number of IO ports routed: 0
[08/18 23:12:27    769s]   Number of Block ports routed: 0
[08/18 23:12:27    769s]   Number of Stripe ports routed: 0
[08/18 23:12:27    769s]   Number of Core ports routed: 12
[08/18 23:12:27    769s]   Number of Pad ports routed: 0
[08/18 23:12:27    769s]   Number of Power Bump ports routed: 0
[08/18 23:12:27    769s]   Number of Followpin connections: 6
[08/18 23:12:27    769s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2663.00 megs.
[08/18 23:12:27    769s] 
[08/18 23:12:27    769s] 
[08/18 23:12:27    769s] 
[08/18 23:12:27    769s]  Begin updating DB with routing results ...
[08/18 23:12:27    769s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[08/18 23:12:27    769s] Pin and blockage extraction finished
[08/18 23:12:27    769s] 
[08/18 23:12:27    769s] sroute created 18 wires.
[08/18 23:12:27    769s] ViaGen created 108 vias, deleted 0 via to avoid violation.
[08/18 23:12:27    769s] +--------+----------------+----------------+
[08/18 23:12:27    769s] |  Layer |     Created    |     Deleted    |
[08/18 23:12:27    769s] +--------+----------------+----------------+
[08/18 23:12:27    769s] | Metal1 |       18       |       NA       |
[08/18 23:12:27    769s] |  Via1  |       12       |        0       |
[08/18 23:12:27    769s] |  Via2  |       12       |        0       |
[08/18 23:12:27    769s] |  Via3  |       12       |        0       |
[08/18 23:12:27    769s] |  Via4  |       12       |        0       |
[08/18 23:12:27    769s] |  Via5  |       12       |        0       |
[08/18 23:12:27    769s] |  Via6  |       12       |        0       |
[08/18 23:12:27    769s] |  Via7  |       12       |        0       |
[08/18 23:12:27    769s] |  Via8  |       12       |        0       |
[08/18 23:12:27    769s] |  Via9  |       12       |        0       |
[08/18 23:12:27    769s] +--------+----------------+----------------+
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingOffset 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingThreshold 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingLayers {}
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingOffset 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingThreshold 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingLayers {}
[08/18 23:14:04    789s] <CMD> set sprCreateIeStripeWidth 10.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeStripeWidth 10.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingOffset 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingThreshold 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeRingLayers {}
[08/18 23:14:04    789s] <CMD> set sprCreateIeStripeWidth 10.0
[08/18 23:14:04    789s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/18 23:16:19    817s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[08/18 23:16:19    817s] addStripe will allow jog to connect padcore ring and block ring.
[08/18 23:16:19    817s] 
[08/18 23:16:19    817s] Stripes will stop at the boundary of the specified area.
[08/18 23:16:19    817s] When breaking rings, the power planner will consider the existence of blocks.
[08/18 23:16:19    817s] Stripes will not extend to closest target.
[08/18 23:16:19    817s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/18 23:16:19    817s] Stripes will not be created over regions without power planning wires.
[08/18 23:16:19    817s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/18 23:16:19    817s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/18 23:16:19    817s] Offset for stripe breaking is set to 0.
[08/18 23:16:19    817s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[08/18 23:16:19    817s] 
[08/18 23:16:19    817s] Initialize fgc environment(mem: 1354.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1354.9M)
[08/18 23:16:19    817s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1354.9M)
[08/18 23:16:19    817s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1354.9M)
[08/18 23:16:19    817s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1354.9M)
[08/18 23:16:19    817s] Starting stripe generation ...
[08/18 23:16:19    817s] Non-Default Mode Option Settings :
[08/18 23:16:19    817s]   NONE
[08/18 23:16:19    817s] Stripe generation is complete.
[08/18 23:16:19    817s] vias are now being generated.
[08/18 23:16:19    817s] addStripe created 4 wires.
[08/18 23:16:19    817s] ViaGen created 116 vias, deleted 0 via to avoid violation.
[08/18 23:16:19    817s] +--------+----------------+----------------+
[08/18 23:16:19    817s] |  Layer |     Created    |     Deleted    |
[08/18 23:16:19    817s] +--------+----------------+----------------+
[08/18 23:16:19    817s] |  Via1  |       12       |        0       |
[08/18 23:16:19    817s] |  Via2  |       12       |        0       |
[08/18 23:16:19    817s] |  Via3  |       12       |        0       |
[08/18 23:16:19    817s] |  Via4  |       12       |        0       |
[08/18 23:16:19    817s] |  Via5  |       12       |        0       |
[08/18 23:16:19    817s] |  Via6  |       12       |        0       |
[08/18 23:16:19    817s] |  Via7  |       12       |        0       |
[08/18 23:16:19    817s] |  Via8  |       12       |        0       |
[08/18 23:16:19    817s] |  Via9  |       12       |        0       |
[08/18 23:16:19    817s] | Metal10|        4       |       NA       |
[08/18 23:16:19    817s] |  Via10 |        8       |        0       |
[08/18 23:16:19    817s] +--------+----------------+----------------+
[08/18 23:16:38    821s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[08/18 23:16:38    821s] addStripe will allow jog to connect padcore ring and block ring.
[08/18 23:16:38    821s] 
[08/18 23:16:38    821s] Stripes will stop at the boundary of the specified area.
[08/18 23:16:38    821s] When breaking rings, the power planner will consider the existence of blocks.
[08/18 23:16:38    821s] Stripes will not extend to closest target.
[08/18 23:16:38    821s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/18 23:16:38    821s] Stripes will not be created over regions without power planning wires.
[08/18 23:16:38    821s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/18 23:16:38    821s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/18 23:16:38    821s] Offset for stripe breaking is set to 0.
[08/18 23:16:38    821s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[08/18 23:16:38    821s] 
[08/18 23:16:38    821s] Initialize fgc environment(mem: 1354.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1354.9M)
[08/18 23:16:38    821s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1354.9M)
[08/18 23:16:38    821s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1354.9M)
[08/18 23:16:38    821s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1354.9M)
[08/18 23:16:38    821s] Starting stripe generation ...
[08/18 23:16:38    821s] Non-Default Mode Option Settings :
[08/18 23:16:38    821s]   NONE
[08/18 23:16:38    821s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.900000, 2.830000) (6.900000, 15.980000) because same wire already exists.
[08/18 23:16:38    821s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.450000, 2.830000) (13.450000, 15.980000) because same wire already exists.
[08/18 23:16:38    821s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.150000, 0.580000) (9.150000, 18.230000) because same wire already exists.
[08/18 23:16:38    821s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.700000, 0.580000) (15.700000, 18.230000) because same wire already exists.
[08/18 23:16:38    821s] Stripe generation is complete.
[08/18 23:17:52    836s] <CMD> saveDesign counter_powerstripes
[08/18 23:17:52    836s] #% Begin save design ... (date=08/18 23:17:52, mem=1111.0M)
[08/18 23:17:52    836s] % Begin Save ccopt configuration ... (date=08/18 23:17:52, mem=1111.0M)
[08/18 23:17:52    836s] % End Save ccopt configuration ... (date=08/18 23:17:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.2M, current mem=1111.2M)
[08/18 23:17:52    836s] % Begin Save netlist data ... (date=08/18 23:17:52, mem=1111.2M)
[08/18 23:17:52    836s] Writing Binary DB to counter_powerstripes.dat/counter.v.bin in single-threaded mode...
[08/18 23:17:52    836s] % End Save netlist data ... (date=08/18 23:17:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.2M, current mem=1111.2M)
[08/18 23:17:52    836s] Saving symbol-table file ...
[08/18 23:17:52    836s] Saving congestion map file counter_powerstripes.dat/counter.route.congmap.gz ...
[08/18 23:17:52    836s] % Begin Save AAE data ... (date=08/18 23:17:52, mem=1111.3M)
[08/18 23:17:52    836s] Saving AAE Data ...
[08/18 23:17:52    836s] % End Save AAE data ... (date=08/18 23:17:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.3M, current mem=1111.3M)
[08/18 23:17:52    836s] Saving preference file counter_powerstripes.dat/gui.pref.tcl ...
[08/18 23:17:52    836s] Saving mode setting ...
[08/18 23:17:52    836s] Saving global file ...
[08/18 23:17:52    836s] % Begin Save floorplan data ... (date=08/18 23:17:52, mem=1111.6M)
[08/18 23:17:52    836s] Saving floorplan file ...
[08/18 23:17:53    836s] % End Save floorplan data ... (date=08/18 23:17:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1111.6M, current mem=1111.6M)
[08/18 23:17:53    836s] Saving PG file counter_powerstripes.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Aug 18 23:17:53 2023)
[08/18 23:17:53    836s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1352.4M) ***
[08/18 23:17:53    836s] Saving Drc markers ...
[08/18 23:17:53    836s] ... No Drc file written since there is no markers found.
[08/18 23:17:53    836s] % Begin Save placement data ... (date=08/18 23:17:53, mem=1111.6M)
[08/18 23:17:53    836s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/18 23:17:53    836s] Save Adaptive View Pruning View Names to Binary file
[08/18 23:17:53    836s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1355.4M) ***
[08/18 23:17:53    836s] % End Save placement data ... (date=08/18 23:17:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.6M, current mem=1111.6M)
[08/18 23:17:53    836s] % Begin Save routing data ... (date=08/18 23:17:53, mem=1111.6M)
[08/18 23:17:53    836s] Saving route file ...
[08/18 23:17:53    836s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1352.4M) ***
[08/18 23:17:53    836s] % End Save routing data ... (date=08/18 23:17:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.6M, current mem=1111.6M)
[08/18 23:17:53    836s] Saving property file counter_powerstripes.dat/counter.prop
[08/18 23:17:53    836s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1355.4M) ***
[08/18 23:17:53    836s] % Begin Save power constraints data ... (date=08/18 23:17:53, mem=1111.6M)
[08/18 23:17:53    836s] % End Save power constraints data ... (date=08/18 23:17:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.6M, current mem=1111.6M)
[08/18 23:17:53    836s] Generated self-contained design counter_powerstripes.dat
[08/18 23:17:53    836s] #% End save design ... (date=08/18 23:17:53, total cpu=0:00:00.4, real=0:00:01.0, peak res=1142.3M, current mem=1110.4M)
[08/18 23:17:53    836s] *** Message Summary: 0 warning(s), 0 error(s)
[08/18 23:17:53    836s] 
[08/18 23:17:59    837s] <CMD> saveDesign counter_powerstripes
[08/18 23:17:59    837s] #% Begin save design ... (date=08/18 23:17:59, mem=1110.4M)
[08/18 23:17:59    837s] % Begin Save ccopt configuration ... (date=08/18 23:17:59, mem=1110.4M)
[08/18 23:17:59    837s] % End Save ccopt configuration ... (date=08/18 23:17:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
[08/18 23:17:59    837s] % Begin Save netlist data ... (date=08/18 23:17:59, mem=1110.4M)
[08/18 23:17:59    837s] Writing Binary DB to counter_powerstripes.dat.tmp/counter.v.bin in single-threaded mode...
[08/18 23:17:59    837s] % End Save netlist data ... (date=08/18 23:17:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
[08/18 23:17:59    837s] Saving symbol-table file ...
[08/18 23:17:59    837s] Saving congestion map file counter_powerstripes.dat.tmp/counter.route.congmap.gz ...
[08/18 23:17:59    837s] % Begin Save AAE data ... (date=08/18 23:17:59, mem=1110.4M)
[08/18 23:17:59    837s] Saving AAE Data ...
[08/18 23:17:59    837s] % End Save AAE data ... (date=08/18 23:17:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
[08/18 23:17:59    837s] Saving preference file counter_powerstripes.dat.tmp/gui.pref.tcl ...
[08/18 23:17:59    837s] Saving mode setting ...
[08/18 23:17:59    837s] Saving global file ...
[08/18 23:17:59    837s] % Begin Save floorplan data ... (date=08/18 23:17:59, mem=1110.4M)
[08/18 23:17:59    837s] Saving floorplan file ...
[08/18 23:17:59    837s] % End Save floorplan data ... (date=08/18 23:17:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
[08/18 23:17:59    837s] Saving PG file counter_powerstripes.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Fri Aug 18 23:17:59 2023)
[08/18 23:18:00    837s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1357.0M) ***
[08/18 23:18:00    837s] Saving Drc markers ...
[08/18 23:18:00    837s] ... No Drc file written since there is no markers found.
[08/18 23:18:00    837s] % Begin Save placement data ... (date=08/18 23:18:00, mem=1110.4M)
[08/18 23:18:00    837s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/18 23:18:00    837s] Save Adaptive View Pruning View Names to Binary file
[08/18 23:18:00    837s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1360.0M) ***
[08/18 23:18:00    837s] % End Save placement data ... (date=08/18 23:18:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
[08/18 23:18:00    837s] % Begin Save routing data ... (date=08/18 23:18:00, mem=1110.4M)
[08/18 23:18:00    837s] Saving route file ...
[08/18 23:18:00    837s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1357.0M) ***
[08/18 23:18:00    837s] % End Save routing data ... (date=08/18 23:18:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
[08/18 23:18:00    837s] Saving property file counter_powerstripes.dat.tmp/counter.prop
[08/18 23:18:00    837s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1360.0M) ***
[08/18 23:18:00    837s] % Begin Save power constraints data ... (date=08/18 23:18:00, mem=1110.4M)
[08/18 23:18:00    837s] % End Save power constraints data ... (date=08/18 23:18:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1110.4M, current mem=1110.4M)
[08/18 23:18:00    838s] Generated self-contained design counter_powerstripes.dat.tmp
[08/18 23:18:00    838s] #% End save design ... (date=08/18 23:18:00, total cpu=0:00:00.4, real=0:00:01.0, peak res=1110.5M, current mem=1110.5M)
[08/18 23:18:00    838s] *** Message Summary: 0 warning(s), 0 error(s)
[08/18 23:18:00    838s] 
[08/18 23:18:54    848s] <CMD> getMultiCpuUsage -localCpu
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -quiet -area
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -check_only -quiet
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/18 23:18:54    848s] <CMD> get_verify_drc_mode -limit -quiet
[08/18 23:19:01    849s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/18 23:19:01    849s] <CMD> verify_drc
[08/18 23:19:01    849s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/18 23:19:01    849s] #-check_same_via_cell true               # bool, default=false, user setting
[08/18 23:19:01    849s] #-report counter.drc.rpt                 # string, default="", user setting
[08/18 23:19:01    849s]  *** Starting Verify DRC (MEM: 1358.7) ***
[08/18 23:19:01    849s] 
[08/18 23:19:01    849s]   VERIFY DRC ...... Starting Verification
[08/18 23:19:01    849s]   VERIFY DRC ...... Initializing
[08/18 23:19:01    849s]   VERIFY DRC ...... Deleting Existing Violations
[08/18 23:19:01    849s]   VERIFY DRC ...... Creating Sub-Areas
[08/18 23:19:01    849s]   VERIFY DRC ...... Using new threading
[08/18 23:19:01    849s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/18 23:19:01    849s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/18 23:19:01    849s] 
[08/18 23:19:01    849s]   Verification Complete : 0 Viols.
[08/18 23:19:01    849s] 
[08/18 23:19:01    849s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/18 23:19:01    849s] 
[08/18 23:19:01    849s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/18 23:19:25    854s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/18 23:19:25    854s] VERIFY_CONNECTIVITY use new engine.
[08/18 23:19:25    854s] 
[08/18 23:19:25    854s] ******** Start: VERIFY CONNECTIVITY ********
[08/18 23:19:25    854s] Start Time: Fri Aug 18 23:19:25 2023
[08/18 23:19:25    854s] 
[08/18 23:19:25    854s] Design Name: counter
[08/18 23:19:25    854s] Database Units: 2000
[08/18 23:19:25    854s] Design Boundary: (0.0000, 0.0000) (22.6000, 18.8100)
[08/18 23:19:25    854s] Error Limit = 1000; Warning Limit = 50
[08/18 23:19:25    854s] Check all nets
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin count[7] of net count[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin count[6] of net count[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/18 23:19:25    854s] To increase the message display limit, refer to the product command reference manual.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin count[5] of net count[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin count[4] of net count[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin count[3] of net count[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin count[2] of net count[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin count[1] of net count[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] **WARN: (IMPVFC-97):	IO pin count[0] of net count[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/18 23:19:25    854s] 
[08/18 23:19:25    854s] Begin Summary 
[08/18 23:19:25    854s]   Found no problems or warnings.
[08/18 23:19:25    854s] End Summary
[08/18 23:19:25    854s] 
[08/18 23:19:25    854s] End Time: Fri Aug 18 23:19:25 2023
[08/18 23:19:25    854s] Time Elapsed: 0:00:00.0
[08/18 23:19:25    854s] 
[08/18 23:19:25    854s] ******** End: VERIFY CONNECTIVITY ********
[08/18 23:19:25    854s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/18 23:19:25    854s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/18 23:19:25    854s] 
[08/19 02:42:07   3252s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 02:42:18   3254s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 02:42:43   3260s] <CMD> uiSetTool select
[08/19 02:45:02   3289s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 02:45:02   3289s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 02:45:02   3289s] <CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.072 4.651 -pin clk
[08/19 02:45:02   3289s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1361.1M).
[08/19 02:45:02   3289s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 02:45:14   3292s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 02:45:14   3292s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 02:45:14   3292s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -side Left -layer 1 -assign 0.0 4.655 -pin clk
[08/19 02:45:14   3292s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:45:14   3292s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
[08/19 02:45:14   3292s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 02:45:50   3299s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 02:45:50   3299s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 02:45:50   3299s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -side Left -layer 1 -assign 0.0 4.655 -pin clk
[08/19 02:45:51   3299s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:45:51   3299s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1358.8M).
[08/19 02:45:51   3299s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 02:45:56   3300s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 02:45:56   3300s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 02:45:56   3300s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -side Left -layer 1 -assign 0.0 4.655 -pin clk
[08/19 02:45:56   3300s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:45:56   3300s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.5M).
[08/19 02:45:56   3300s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 02:46:53   3312s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 02:47:16   3317s] <CMD> uiSetTool select
[08/19 02:47:27   3319s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 02:47:27   3319s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 02:47:27   3319s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -side Left -layer 1 -assign 0.072 9.2855 -pin clk
[08/19 02:47:27   3319s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:47:27   3319s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1359.2M).
[08/19 02:47:27   3319s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 02:47:39   3321s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 02:47:56   3325s] <CMD> uiSetTool select
[08/19 02:48:09   3328s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 02:48:09   3328s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 02:48:09   3328s] <CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.072 5.0095 -pin rst
[08/19 02:48:09   3328s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:48:09   3328s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1359.9M).
[08/19 02:48:09   3328s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 02:49:32   3345s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 02:49:39   3346s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 02:49:52   3349s] <CMD> uiSetTool select
[08/19 02:49:58   3350s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 02:49:58   3350s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 02:49:58   3350s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2 -start 2.9125 18.764 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[08/19 02:49:58   3350s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:49:58   3350s] Successfully spread [8] pins.
[08/19 02:49:58   3350s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1359.6M).
[08/19 02:49:58   3350s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 02:50:08   3352s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 02:50:08   3352s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 02:50:08   3352s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2.2 -start 3.1 18.81 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[08/19 02:50:08   3352s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:50:08   3352s] Successfully spread [8] pins.
[08/19 02:50:08   3352s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1359.3M).
[08/19 02:50:08   3352s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -quiet -area
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 02:50:18   3354s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 02:50:22   3355s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 02:50:22   3355s] <CMD> verify_drc
[08/19 02:50:22   3355s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 02:50:22   3355s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 02:50:22   3355s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 02:50:22   3355s]  *** Starting Verify DRC (MEM: 1364.0) ***
[08/19 02:50:22   3355s] 
[08/19 02:50:22   3355s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:50:22   3355s]   VERIFY DRC ...... Starting Verification
[08/19 02:50:22   3355s]   VERIFY DRC ...... Initializing
[08/19 02:50:22   3355s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 02:50:22   3355s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 02:50:22   3355s]   VERIFY DRC ...... Using new threading
[08/19 02:50:22   3355s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 02:50:22   3355s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 02:50:22   3355s] 
[08/19 02:50:22   3355s]   Verification Complete : 0 Viols.
[08/19 02:50:22   3355s] 
[08/19 02:50:22   3355s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[08/19 02:50:22   3355s] 
[08/19 02:50:22   3355s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 02:50:36   3358s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 02:50:36   3358s] VERIFY_CONNECTIVITY use new engine.
[08/19 02:50:36   3358s] 
[08/19 02:50:36   3358s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 02:50:36   3358s] Start Time: Sat Aug 19 02:50:36 2023
[08/19 02:50:36   3358s] 
[08/19 02:50:36   3358s] Design Name: counter
[08/19 02:50:36   3358s] Database Units: 2000
[08/19 02:50:36   3358s] Design Boundary: (0.0000, 0.0000) (22.6000, 18.8100)
[08/19 02:50:36   3358s] Error Limit = 1000; Warning Limit = 50
[08/19 02:50:36   3358s] Check all nets
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 02:50:36   3358s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 02:50:36   3358s] To increase the message display limit, refer to the product command reference manual.
[08/19 02:50:36   3358s] 
[08/19 02:50:36   3358s] Begin Summary 
[08/19 02:50:36   3358s]   Found no problems or warnings.
[08/19 02:50:36   3358s] End Summary
[08/19 02:50:36   3358s] 
[08/19 02:50:36   3358s] End Time: Sat Aug 19 02:50:36 2023
[08/19 02:50:36   3358s] Time Elapsed: 0:00:00.0
[08/19 02:50:36   3358s] 
[08/19 02:50:36   3358s] ******** End: VERIFY CONNECTIVITY ********
[08/19 02:50:36   3358s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 02:50:36   3358s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 02:50:36   3358s] 
[08/19 02:51:55   3375s] <CMD> uiSetTool obstruct
[08/19 02:52:17   3380s] <CMD> createPlaceBlockage -box 10.32800 12.15600 11.28450 13.35200 -type hard
[08/19 02:53:21   3394s] <CMD> uiSetTool obstruct
[08/19 02:54:15   3407s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.2 11.97 11.4 13.68 -name defScreenName].type Soft
[08/19 02:54:15   3407s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.2 11.97 11.4 13.68 -name defScreenName].density 50
[08/19 02:54:15   3407s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.2 11.97 11.4 13.68 -name defScreenName].isNoFlop 0
[08/19 02:54:31   3411s] <CMD> uiSetTool obstruct
[08/19 02:54:45   3415s] <CMD> ::dehighlight row:counter/CORE_ROW_2
[08/19 02:55:31   3425s] <CMD> deleteFPObject LayerShape (20400,23940,22800,27360)
[08/19 02:55:37   3426s] <CMD> uiSetTool obstruct
[08/19 02:55:53   3431s] <CMD> createPlaceBlockage -box 10.26800 12.09600 11.52400 13.50150 -type hard
[08/19 02:56:40   3440s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.2 11.97 11.6 13.68 -name defScreenName].type Soft
[08/19 02:56:40   3440s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.2 11.97 11.6 13.68 -name defScreenName].density 50
[08/19 02:56:40   3440s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.2 11.97 11.6 13.68 -name defScreenName].isNoFlop 0
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -quiet -area
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 02:56:54   3443s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 02:56:57   3444s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 02:56:57   3444s] <CMD> verify_drc
[08/19 02:56:57   3444s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 02:56:57   3444s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 02:56:57   3444s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 02:56:57   3444s]  *** Starting Verify DRC (MEM: 1368.0) ***
[08/19 02:56:57   3444s] 
[08/19 02:56:57   3444s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 02:56:57   3444s]   VERIFY DRC ...... Starting Verification
[08/19 02:56:57   3444s]   VERIFY DRC ...... Initializing
[08/19 02:56:57   3444s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 02:56:57   3444s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 02:56:57   3444s]   VERIFY DRC ...... Using new threading
[08/19 02:56:57   3444s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 02:56:57   3444s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 02:56:57   3444s] 
[08/19 02:56:57   3444s]   Verification Complete : 0 Viols.
[08/19 02:56:57   3444s] 
[08/19 02:56:57   3444s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 02:56:57   3444s] 
[08/19 02:56:57   3444s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 02:57:00   3445s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 02:57:00   3445s] <CMD> verify_drc
[08/19 02:57:00   3445s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 02:57:00   3445s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 02:57:00   3445s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 02:57:00   3445s]  *** Starting Verify DRC (MEM: 1365.7) ***
[08/19 02:57:00   3445s] 
[08/19 02:57:00   3445s]   VERIFY DRC ...... Starting Verification
[08/19 02:57:00   3445s]   VERIFY DRC ...... Initializing
[08/19 02:57:00   3445s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 02:57:00   3445s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 02:57:00   3445s]   VERIFY DRC ...... Using new threading
[08/19 02:57:00   3445s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 02:57:00   3445s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 02:57:00   3445s] 
[08/19 02:57:00   3445s]   Verification Complete : 0 Viols.
[08/19 02:57:00   3445s] 
[08/19 02:57:00   3445s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 02:57:00   3445s] 
[08/19 02:57:00   3445s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 02:57:15   3448s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 02:57:15   3448s] VERIFY_CONNECTIVITY use new engine.
[08/19 02:57:15   3448s] 
[08/19 02:57:15   3448s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 02:57:15   3448s] Start Time: Sat Aug 19 02:57:15 2023
[08/19 02:57:15   3448s] 
[08/19 02:57:15   3448s] Design Name: counter
[08/19 02:57:15   3448s] Database Units: 2000
[08/19 02:57:15   3448s] Design Boundary: (0.0000, 0.0000) (22.6000, 18.8100)
[08/19 02:57:15   3448s] Error Limit = 1000; Warning Limit = 50
[08/19 02:57:15   3448s] Check all nets
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 02:57:15   3448s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 02:57:15   3448s] To increase the message display limit, refer to the product command reference manual.
[08/19 02:57:15   3448s] 
[08/19 02:57:15   3448s] Begin Summary 
[08/19 02:57:15   3448s]   Found no problems or warnings.
[08/19 02:57:15   3448s] End Summary
[08/19 02:57:15   3448s] 
[08/19 02:57:15   3448s] End Time: Sat Aug 19 02:57:15 2023
[08/19 02:57:15   3448s] Time Elapsed: 0:00:00.0
[08/19 02:57:15   3448s] 
[08/19 02:57:15   3448s] ******** End: VERIFY CONNECTIVITY ********
[08/19 02:57:15   3448s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 02:57:15   3448s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 02:57:15   3448s] 
[08/19 02:57:19   3449s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 02:57:19   3449s] VERIFY_CONNECTIVITY use new engine.
[08/19 02:57:19   3449s] 
[08/19 02:57:19   3449s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 02:57:19   3449s] Start Time: Sat Aug 19 02:57:19 2023
[08/19 02:57:19   3449s] 
[08/19 02:57:19   3449s] Design Name: counter
[08/19 02:57:19   3449s] Database Units: 2000
[08/19 02:57:19   3449s] Design Boundary: (0.0000, 0.0000) (22.6000, 18.8100)
[08/19 02:57:19   3449s] Error Limit = 1000; Warning Limit = 50
[08/19 02:57:19   3449s] Check all nets
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 02:57:19   3449s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 02:57:19   3449s] To increase the message display limit, refer to the product command reference manual.
[08/19 02:57:19   3449s] 
[08/19 02:57:19   3449s] Begin Summary 
[08/19 02:57:19   3449s]   Found no problems or warnings.
[08/19 02:57:19   3449s] End Summary
[08/19 02:57:19   3449s] 
[08/19 02:57:19   3449s] End Time: Sat Aug 19 02:57:19 2023
[08/19 02:57:19   3449s] Time Elapsed: 0:00:00.0
[08/19 02:57:19   3449s] 
[08/19 02:57:19   3449s] ******** End: VERIFY CONNECTIVITY ********
[08/19 02:57:19   3449s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 02:57:19   3449s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 02:57:19   3449s] 
[08/19 02:58:52   3467s] <CMD> saveDesign counter_blockage
[08/19 02:58:52   3467s] #% Begin save design ... (date=08/19 02:58:52, mem=1124.0M)
[08/19 02:58:52   3467s] % Begin Save ccopt configuration ... (date=08/19 02:58:52, mem=1124.0M)
[08/19 02:58:52   3467s] % End Save ccopt configuration ... (date=08/19 02:58:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.2M, current mem=1124.2M)
[08/19 02:58:52   3467s] % Begin Save netlist data ... (date=08/19 02:58:52, mem=1124.2M)
[08/19 02:58:52   3467s] Writing Binary DB to counter_blockage.dat/counter.v.bin in single-threaded mode...
[08/19 02:58:52   3467s] % End Save netlist data ... (date=08/19 02:58:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.2M, current mem=1124.2M)
[08/19 02:58:52   3467s] Saving symbol-table file ...
[08/19 02:58:52   3467s] Saving congestion map file counter_blockage.dat/counter.route.congmap.gz ...
[08/19 02:58:52   3467s] % Begin Save AAE data ... (date=08/19 02:58:52, mem=1124.2M)
[08/19 02:58:52   3467s] Saving AAE Data ...
[08/19 02:58:52   3467s] % End Save AAE data ... (date=08/19 02:58:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.2M, current mem=1124.2M)
[08/19 02:58:52   3467s] Saving preference file counter_blockage.dat/gui.pref.tcl ...
[08/19 02:58:52   3467s] Saving mode setting ...
[08/19 02:58:52   3467s] Saving global file ...
[08/19 02:58:53   3467s] % Begin Save floorplan data ... (date=08/19 02:58:53, mem=1124.4M)
[08/19 02:58:53   3467s] Saving floorplan file ...
[08/19 02:58:53   3467s] % End Save floorplan data ... (date=08/19 02:58:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.4M, current mem=1124.4M)
[08/19 02:58:53   3467s] Saving PG file counter_blockage.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 02:58:53 2023)
[08/19 02:58:53   3467s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1362.2M) ***
[08/19 02:58:53   3467s] Saving Drc markers ...
[08/19 02:58:53   3467s] ... No Drc file written since there is no markers found.
[08/19 02:58:53   3467s] % Begin Save placement data ... (date=08/19 02:58:53, mem=1124.4M)
[08/19 02:58:53   3467s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 02:58:53   3467s] Save Adaptive View Pruning View Names to Binary file
[08/19 02:58:53   3467s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1365.2M) ***
[08/19 02:58:53   3467s] % End Save placement data ... (date=08/19 02:58:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.4M, current mem=1124.4M)
[08/19 02:58:53   3467s] % Begin Save routing data ... (date=08/19 02:58:53, mem=1124.4M)
[08/19 02:58:53   3467s] Saving route file ...
[08/19 02:58:53   3467s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1362.2M) ***
[08/19 02:58:53   3467s] % End Save routing data ... (date=08/19 02:58:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.5M, current mem=1124.5M)
[08/19 02:58:53   3467s] Saving property file counter_blockage.dat/counter.prop
[08/19 02:58:53   3467s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1365.2M) ***
[08/19 02:58:53   3467s] % Begin Save power constraints data ... (date=08/19 02:58:53, mem=1124.5M)
[08/19 02:58:53   3467s] % End Save power constraints data ... (date=08/19 02:58:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.5M, current mem=1124.5M)
[08/19 02:58:53   3468s] Generated self-contained design counter_blockage.dat
[08/19 02:58:53   3468s] #% End save design ... (date=08/19 02:58:53, total cpu=0:00:00.4, real=0:00:01.0, peak res=1155.2M, current mem=1125.0M)
[08/19 02:58:53   3468s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 02:58:53   3468s] 
[08/19 02:58:57   3468s] <CMD> saveDesign counter_blockage
[08/19 02:58:57   3468s] #% Begin save design ... (date=08/19 02:58:57, mem=1125.0M)
[08/19 02:58:57   3468s] % Begin Save ccopt configuration ... (date=08/19 02:58:57, mem=1125.0M)
[08/19 02:58:57   3468s] % End Save ccopt configuration ... (date=08/19 02:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.0M, current mem=1125.0M)
[08/19 02:58:57   3468s] % Begin Save netlist data ... (date=08/19 02:58:57, mem=1125.0M)
[08/19 02:58:57   3468s] Writing Binary DB to counter_blockage.dat.tmp/counter.v.bin in single-threaded mode...
[08/19 02:58:57   3468s] % End Save netlist data ... (date=08/19 02:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.0M, current mem=1125.0M)
[08/19 02:58:57   3468s] Saving symbol-table file ...
[08/19 02:58:57   3468s] Saving congestion map file counter_blockage.dat.tmp/counter.route.congmap.gz ...
[08/19 02:58:57   3468s] % Begin Save AAE data ... (date=08/19 02:58:57, mem=1125.0M)
[08/19 02:58:57   3468s] Saving AAE Data ...
[08/19 02:58:57   3468s] % End Save AAE data ... (date=08/19 02:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.0M, current mem=1125.0M)
[08/19 02:58:57   3468s] Saving preference file counter_blockage.dat.tmp/gui.pref.tcl ...
[08/19 02:58:57   3468s] Saving mode setting ...
[08/19 02:58:57   3468s] Saving global file ...
[08/19 02:58:57   3468s] % Begin Save floorplan data ... (date=08/19 02:58:57, mem=1125.0M)
[08/19 02:58:57   3468s] Saving floorplan file ...
[08/19 02:58:57   3468s] % End Save floorplan data ... (date=08/19 02:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.0M, current mem=1125.0M)
[08/19 02:58:57   3468s] Saving PG file counter_blockage.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 02:58:57 2023)
[08/19 02:58:57   3468s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1364.8M) ***
[08/19 02:58:57   3468s] Saving Drc markers ...
[08/19 02:58:57   3468s] ... No Drc file written since there is no markers found.
[08/19 02:58:57   3468s] % Begin Save placement data ... (date=08/19 02:58:57, mem=1125.0M)
[08/19 02:58:57   3468s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 02:58:57   3468s] Save Adaptive View Pruning View Names to Binary file
[08/19 02:58:57   3468s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1367.8M) ***
[08/19 02:58:57   3468s] % End Save placement data ... (date=08/19 02:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.0M, current mem=1125.0M)
[08/19 02:58:57   3468s] % Begin Save routing data ... (date=08/19 02:58:57, mem=1125.0M)
[08/19 02:58:57   3468s] Saving route file ...
[08/19 02:58:57   3468s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1364.8M) ***
[08/19 02:58:57   3468s] % End Save routing data ... (date=08/19 02:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.0M, current mem=1125.0M)
[08/19 02:58:57   3468s] Saving property file counter_blockage.dat.tmp/counter.prop
[08/19 02:58:57   3468s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1367.8M) ***
[08/19 02:58:57   3469s] % Begin Save power constraints data ... (date=08/19 02:58:57, mem=1125.0M)
[08/19 02:58:57   3469s] % End Save power constraints data ... (date=08/19 02:58:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1125.0M, current mem=1125.0M)
[08/19 02:58:57   3469s] Generated self-contained design counter_blockage.dat.tmp
[08/19 02:58:58   3469s] #% End save design ... (date=08/19 02:58:58, total cpu=0:00:00.4, real=0:00:01.0, peak res=1155.8M, current mem=1125.1M)
[08/19 02:58:58   3469s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 02:58:58   3469s] 
[08/19 03:03:55   3527s] <CMD> setPlaceMode -fp false
[08/19 03:03:55   3527s] <CMD> place_design
[08/19 03:03:55   3527s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 8, percentage of missing scan cell = 0.00% (0 / 8)
[08/19 03:03:55   3527s] #Start colorize_geometry on Sat Aug 19 03:03:55 2023
[08/19 03:03:55   3527s] #
[08/19 03:03:55   3527s] ### Time Record (colorize_geometry) is installed.
[08/19 03:03:55   3527s] ### Time Record (Pre Callback) is installed.
[08/19 03:03:55   3527s] ### Time Record (Pre Callback) is uninstalled.
[08/19 03:03:55   3527s] ### Time Record (DB Import) is installed.
[08/19 03:03:55   3527s] ### info: trigger incremental cell import ( 574 new cells ).
[08/19 03:03:55   3527s] ### info: trigger incremental reloading library data ( #cell = 574 ).
[08/19 03:03:55   3528s] #WARNING (NRDB-166) Boundary for CELL_VIEW counter,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[08/19 03:03:55   3528s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=442344652 placement=984943660 pin_access=1 inst_pattern=1
[08/19 03:03:55   3528s] ### Time Record (DB Import) is uninstalled.
[08/19 03:03:55   3528s] ### Time Record (DB Export) is installed.
[08/19 03:03:55   3528s] Extracting standard cell pins and blockage ...... 
[08/19 03:03:55   3528s] Pin and blockage extraction finished
[08/19 03:03:55   3528s] ### export design design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=442344652 placement=984943660 pin_access=1 inst_pattern=1
[08/19 03:03:55   3528s] ### Time Record (DB Export) is uninstalled.
[08/19 03:03:55   3528s] ### Time Record (Post Callback) is installed.
[08/19 03:03:55   3528s] ### Time Record (Post Callback) is uninstalled.
[08/19 03:03:55   3528s] #
[08/19 03:03:55   3528s] #colorize_geometry statistics:
[08/19 03:03:55   3528s] #Cpu time = 00:00:00
[08/19 03:03:55   3528s] #Elapsed time = 00:00:00
[08/19 03:03:55   3528s] #Increased memory = 30.32 (MB)
[08/19 03:03:55   3528s] #Total memory = 1161.16 (MB)
[08/19 03:03:55   3528s] #Peak memory = 1162.48 (MB)
[08/19 03:03:55   3528s] #Number of warnings = 1
[08/19 03:03:55   3528s] #Total number of warnings = 17
[08/19 03:03:55   3528s] #Number of fails = 0
[08/19 03:03:55   3528s] #Total number of fails = 0
[08/19 03:03:55   3528s] #Complete colorize_geometry on Sat Aug 19 03:03:55 2023
[08/19 03:03:55   3528s] #
[08/19 03:03:55   3528s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 03:03:55   3528s] ### Time Record (colorize_geometry) is uninstalled.
[08/19 03:03:55   3528s] ### 
[08/19 03:03:55   3528s] ###   Scalability Statistics
[08/19 03:03:55   3528s] ### 
[08/19 03:03:55   3528s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:03:55   3528s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/19 03:03:55   3528s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:03:55   3528s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/19 03:03:55   3528s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/19 03:03:55   3528s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/19 03:03:55   3528s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/19 03:03:55   3528s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/19 03:03:55   3528s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:03:55   3528s] ### 
[08/19 03:03:55   3528s] *** Starting placeDesign default flow ***
[08/19 03:03:55   3528s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:03:55   3528s] ### Creating LA Mngr. totSessionCpu=0:58:48 mem=1403.5M
[08/19 03:03:55   3528s] ### Creating LA Mngr, finished. totSessionCpu=0:58:48 mem=1403.5M
[08/19 03:03:55   3528s] *** Start deleteBufferTree ***
[08/19 03:03:55   3528s] Info: Detect buffers to remove automatically.
[08/19 03:03:55   3528s] Analyzing netlist ...
[08/19 03:03:55   3528s] Updating netlist
[08/19 03:03:55   3528s] 
[08/19 03:03:55   3528s] *summary: 0 instances (buffers/inverters) removed
[08/19 03:03:55   3528s] *** Finish deleteBufferTree (0:00:00.1) ***
[08/19 03:03:55   3528s] 
[08/19 03:03:55   3528s] TimeStamp Deleting Cell Server Begin ...
[08/19 03:03:55   3528s] 
[08/19 03:03:55   3528s] TimeStamp Deleting Cell Server End ...
[08/19 03:03:55   3528s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 03:03:55   3528s] Set Using Default Delay Limit as 101.
[08/19 03:03:55   3528s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 03:03:55   3528s] Set Default Net Delay as 0 ps.
[08/19 03:03:55   3528s] Set Default Net Load as 0 pF. 
[08/19 03:03:55   3528s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 03:03:55   3528s] Effort level <high> specified for reg2reg_tmp.27127 path_group
[08/19 03:03:55   3528s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:03:56   3528s] AAE DB initialization (MEM=1415.07 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/19 03:03:56   3528s] #################################################################################
[08/19 03:03:56   3528s] # Design Stage: PreRoute
[08/19 03:03:56   3528s] # Design Name: counter
[08/19 03:03:56   3528s] # Design Mode: 90nm
[08/19 03:03:56   3528s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:03:56   3528s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:03:56   3528s] # Signoff Settings: SI Off 
[08/19 03:03:56   3528s] #################################################################################
[08/19 03:03:56   3528s] Calculate delays in BcWc mode...
[08/19 03:03:56   3528s] Topological Sorting (REAL = 0:00:00.0, MEM = 1415.1M, InitMEM = 1415.1M)
[08/19 03:03:56   3528s] Start delay calculation (fullDC) (1 T). (MEM=1415.07)
[08/19 03:03:56   3528s] Start AAE Lib Loading. (MEM=1426.58)
[08/19 03:03:56   3528s] End AAE Lib Loading. (MEM=1436.12 CPU=0:00:00.0 Real=0:00:00.0)
[08/19 03:03:56   3528s] End AAE Lib Interpolated Model. (MEM=1436.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:03:56   3528s] Total number of fetched objects 26
[08/19 03:03:56   3528s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:03:56   3528s] End delay calculation. (MEM=1475.27 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:03:56   3528s] End delay calculation (fullDC). (MEM=1457.73 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:03:56   3528s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1457.7M) ***
[08/19 03:03:56   3528s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 03:03:56   3528s] Set Using Default Delay Limit as 1000.
[08/19 03:03:56   3528s] Set Default Net Delay as 1000 ps.
[08/19 03:03:56   3528s] Set Default Net Load as 0.5 pF. 
[08/19 03:03:56   3528s] **INFO: Pre-place timing setting for timing analysis already disabled
[08/19 03:03:56   3528s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1448.2M, EPOCH TIME: 1692394436.331861
[08/19 03:03:56   3528s] Deleted 0 physical inst  (cell - / prefix -).
[08/19 03:03:56   3528s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1448.2M, EPOCH TIME: 1692394436.331950
[08/19 03:03:56   3528s] INFO: #ExclusiveGroups=0
[08/19 03:03:56   3528s] INFO: There are no Exclusive Groups.
[08/19 03:03:56   3528s] *** Starting "NanoPlace(TM) placement v#2 (mem=1448.2M)" ...
[08/19 03:03:56   3528s] Wait...
[08/19 03:03:57   3529s] *** Build Buffered Sizing Timing Model
[08/19 03:03:57   3529s] (cpu=0:00:00.8 mem=1456.2M) ***
[08/19 03:03:57   3529s] *** Build Virtual Sizing Timing Model
[08/19 03:03:57   3529s] (cpu=0:00:00.9 mem=1456.2M) ***
[08/19 03:03:57   3529s] No user-set net weight.
[08/19 03:03:57   3529s] Net fanout histogram:
[08/19 03:03:57   3529s] 2		: 10 (38.5%) nets
[08/19 03:03:57   3529s] 3		: 4 (15.4%) nets
[08/19 03:03:57   3529s] 4     -	14	: 12 (46.2%) nets
[08/19 03:03:57   3529s] 15    -	39	: 0 (0.0%) nets
[08/19 03:03:57   3529s] 40    -	79	: 0 (0.0%) nets
[08/19 03:03:57   3529s] 80    -	159	: 0 (0.0%) nets
[08/19 03:03:57   3529s] 160   -	319	: 0 (0.0%) nets
[08/19 03:03:57   3529s] 320   -	639	: 0 (0.0%) nets
[08/19 03:03:57   3529s] 640   -	1279	: 0 (0.0%) nets
[08/19 03:03:57   3529s] 1280  -	2559	: 0 (0.0%) nets
[08/19 03:03:57   3529s] 2560  -	5119	: 0 (0.0%) nets
[08/19 03:03:57   3529s] 5120+		: 0 (0.0%) nets
[08/19 03:03:57   3529s] no activity file in design. spp won't run.
[08/19 03:03:57   3529s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/19 03:03:57   3529s] Scan chains were not defined.
[08/19 03:03:57   3529s] z: 2, totalTracks: 1
[08/19 03:03:57   3529s] z: 4, totalTracks: 1
[08/19 03:03:57   3529s] z: 6, totalTracks: 1
[08/19 03:03:57   3529s] z: 8, totalTracks: 1
[08/19 03:03:57   3529s] All LLGs are deleted
[08/19 03:03:57   3529s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1456.2M, EPOCH TIME: 1692394437.350211
[08/19 03:03:57   3529s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1456.2M, EPOCH TIME: 1692394437.350493
[08/19 03:03:57   3529s] # Building counter llgBox search-tree.
[08/19 03:03:57   3529s] #std cell=23 (0 fixed + 23 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[08/19 03:03:57   3529s] #ioInst=0 #net=26 #term=93 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[08/19 03:03:57   3529s] stdCell: 23 single + 0 double + 0 multi
[08/19 03:03:57   3529s] Total standard cell length = 0.0434 (mm), area = 0.0001 (mm^2)
[08/19 03:03:57   3529s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1456.2M, EPOCH TIME: 1692394437.350813
[08/19 03:03:57   3529s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1456.2M, EPOCH TIME: 1692394437.351618
[08/19 03:03:57   3529s] Core basic site is CoreSite
[08/19 03:03:57   3529s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1456.2M, EPOCH TIME: 1692394437.364800
[08/19 03:03:57   3529s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1488.2M, EPOCH TIME: 1692394437.367548
[08/19 03:03:57   3529s] Use non-trimmed site array because memory saving is not enough.
[08/19 03:03:57   3529s] SiteArray: non-trimmed site array dimensions = 5 x 63
[08/19 03:03:57   3529s] SiteArray: use 8,192 bytes
[08/19 03:03:57   3529s] SiteArray: current memory after site array memory allocation 1488.2M
[08/19 03:03:57   3529s] SiteArray: FP blocked sites are writable
[08/19 03:03:57   3529s] Estimated cell power/ground rail width = 0.160 um
[08/19 03:03:57   3529s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:03:57   3529s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1488.2M, EPOCH TIME: 1692394437.368074
[08/19 03:03:57   3529s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1488.2M, EPOCH TIME: 1692394437.368212
[08/19 03:03:57   3529s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1488.2M, EPOCH TIME: 1692394437.368698
[08/19 03:03:57   3529s] 
[08/19 03:03:57   3529s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:03:57   3529s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1488.2M, EPOCH TIME: 1692394437.368859
[08/19 03:03:57   3529s] 
[08/19 03:03:57   3529s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:03:57   3529s] OPERPROF: Starting pre-place ADS at level 1, MEM:1488.2M, EPOCH TIME: 1692394437.368937
[08/19 03:03:57   3529s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1488.2M, EPOCH TIME: 1692394437.369005
[08/19 03:03:57   3529s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1488.2M, EPOCH TIME: 1692394437.369038
[08/19 03:03:57   3529s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1488.2M, EPOCH TIME: 1692394437.369075
[08/19 03:03:57   3529s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1488.2M, EPOCH TIME: 1692394437.369109
[08/19 03:03:57   3529s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1488.2M, EPOCH TIME: 1692394437.369138
[08/19 03:03:57   3529s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1488.2M, EPOCH TIME: 1692394437.369190
[08/19 03:03:57   3529s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1488.2M, EPOCH TIME: 1692394437.369220
[08/19 03:03:57   3529s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1488.2M, EPOCH TIME: 1692394437.369252
[08/19 03:03:57   3529s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1488.2M, EPOCH TIME: 1692394437.369281
[08/19 03:03:57   3529s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1488.2M, EPOCH TIME: 1692394437.369309
[08/19 03:03:57   3529s] ADSU 0.705 -> 0.705. GS 13.680
[08/19 03:03:57   3529s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1488.2M, EPOCH TIME: 1692394437.369384
[08/19 03:03:57   3529s] Average module density = 0.705.
[08/19 03:03:57   3529s] Density for the design = 0.705.
[08/19 03:03:57   3529s]        = stdcell_area 217 sites (74 um^2) / alloc_area 308 sites (105 um^2).
[08/19 03:03:57   3529s] Pin Density = 0.2952.
[08/19 03:03:57   3529s]             = total # of pins 93 / total area 315.
[08/19 03:03:57   3529s] OPERPROF: Starting spMPad at level 1, MEM:1462.2M, EPOCH TIME: 1692394437.370528
[08/19 03:03:57   3529s] OPERPROF:   Starting spContextMPad at level 2, MEM:1462.2M, EPOCH TIME: 1692394437.370569
[08/19 03:03:57   3529s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1462.2M, EPOCH TIME: 1692394437.370598
[08/19 03:03:57   3529s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1462.2M, EPOCH TIME: 1692394437.370629
[08/19 03:03:57   3529s] Initial padding reaches pin density 0.500 for top
[08/19 03:03:57   3529s] InitPadU 0.705 -> 0.825 for top
[08/19 03:03:57   3529s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1462.2M, EPOCH TIME: 1692394437.370844
[08/19 03:03:57   3529s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1462.2M, EPOCH TIME: 1692394437.370887
[08/19 03:03:57   3529s] === lastAutoLevel = 4 
[08/19 03:03:57   3529s] OPERPROF: Starting spInitNetWt at level 1, MEM:1462.2M, EPOCH TIME: 1692394437.370965
[08/19 03:03:57   3529s] no activity file in design. spp won't run.
[08/19 03:03:57   3529s] [spp] 0
[08/19 03:03:57   3529s] [adp] 0:1:1:3
[08/19 03:03:57   3529s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.018, MEM:1491.1M, EPOCH TIME: 1692394437.389429
[08/19 03:03:57   3529s] Clock gating cells determined by native netlist tracing.
[08/19 03:03:57   3529s] no activity file in design. spp won't run.
[08/19 03:03:57   3529s] no activity file in design. spp won't run.
[08/19 03:03:57   3529s] Effort level <high> specified for reg2reg path_group
[08/19 03:03:57   3529s] OPERPROF: Starting npMain at level 1, MEM:1494.1M, EPOCH TIME: 1692394437.426787
[08/19 03:03:58   3529s] OPERPROF:   Starting npPlace at level 2, MEM:1494.1M, EPOCH TIME: 1692394438.428970
[08/19 03:03:58   3529s] Iteration  1: Total net bbox = 1.739e+02 (7.97e+01 9.42e+01)
[08/19 03:03:58   3529s]               Est.  stn bbox = 1.896e+02 (8.88e+01 1.01e+02)
[08/19 03:03:58   3529s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1494.1M
[08/19 03:03:58   3529s] Iteration  2: Total net bbox = 1.739e+02 (7.97e+01 9.42e+01)
[08/19 03:03:58   3529s]               Est.  stn bbox = 1.896e+02 (8.88e+01 1.01e+02)
[08/19 03:03:58   3529s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1494.1M
[08/19 03:03:58   3529s] exp_mt_sequential is set from setPlaceMode option to 1
[08/19 03:03:58   3529s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[08/19 03:03:58   3529s] place_exp_mt_interval set to default 32
[08/19 03:03:58   3529s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/19 03:03:58   3529s] Iteration  3: Total net bbox = 1.494e+02 (6.18e+01 8.76e+01)
[08/19 03:03:58   3529s]               Est.  stn bbox = 1.653e+02 (7.12e+01 9.41e+01)
[08/19 03:03:58   3529s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1495.5M
[08/19 03:03:58   3529s] Total number of setup views is 1.
[08/19 03:03:58   3529s] Total number of active setup views is 1.
[08/19 03:03:58   3529s] Active setup views:
[08/19 03:03:58   3529s]     setup
[08/19 03:03:58   3529s] Iteration  4: Total net bbox = 1.650e+02 (6.15e+01 1.03e+02)
[08/19 03:03:58   3529s]               Est.  stn bbox = 1.844e+02 (7.19e+01 1.13e+02)
[08/19 03:03:58   3529s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1495.5M
[08/19 03:03:58   3529s] Iteration  5: Total net bbox = 2.040e+02 (8.26e+01 1.21e+02)
[08/19 03:03:58   3529s]               Est.  stn bbox = 2.244e+02 (9.40e+01 1.30e+02)
[08/19 03:03:58   3529s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1495.5M
[08/19 03:03:58   3529s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1495.5M, EPOCH TIME: 1692394438.438839
[08/19 03:03:58   3529s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:1.012, MEM:1495.5M, EPOCH TIME: 1692394438.439051
[08/19 03:03:58   3529s] [adp] clock
[08/19 03:03:58   3529s] [adp] weight, nr nets, wire length
[08/19 03:03:58   3529s] [adp]      0        1  18.996000
[08/19 03:03:58   3529s] [adp] data
[08/19 03:03:58   3529s] [adp] weight, nr nets, wire length
[08/19 03:03:58   3529s] [adp]      0       25  191.586500
[08/19 03:03:58   3529s] [adp] 0.000000|0.000000|0.000000
[08/19 03:03:58   3529s] Iteration  6: Total net bbox = 2.106e+02 (9.04e+01 1.20e+02)
[08/19 03:03:58   3529s]               Est.  stn bbox = 2.306e+02 (1.01e+02 1.29e+02)
[08/19 03:03:58   3529s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1495.5M
[08/19 03:03:58   3529s] *** cost = 2.106e+02 (9.04e+01 1.20e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
[08/19 03:03:58   3529s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[08/19 03:03:58   3529s] Saved padding area to DB
[08/19 03:03:58   3529s] All LLGs are deleted
[08/19 03:03:58   3529s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1495.5M, EPOCH TIME: 1692394438.454816
[08/19 03:03:58   3529s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1495.5M, EPOCH TIME: 1692394438.455020
[08/19 03:03:58   3529s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/19 03:03:58   3529s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[08/19 03:03:58   3529s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/19 03:03:58   3529s] Type 'man IMPSP-9025' for more detail.
[08/19 03:03:58   3529s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1495.5M, EPOCH TIME: 1692394438.456180
[08/19 03:03:58   3529s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1495.5M, EPOCH TIME: 1692394438.456248
[08/19 03:03:58   3529s] z: 2, totalTracks: 1
[08/19 03:03:58   3529s] z: 4, totalTracks: 1
[08/19 03:03:58   3529s] z: 6, totalTracks: 1
[08/19 03:03:58   3529s] z: 8, totalTracks: 1
[08/19 03:03:58   3529s] #spOpts: mergeVia=F 
[08/19 03:03:58   3529s] All LLGs are deleted
[08/19 03:03:58   3529s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1495.5M, EPOCH TIME: 1692394438.458104
[08/19 03:03:58   3529s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1495.5M, EPOCH TIME: 1692394438.458279
[08/19 03:03:58   3529s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1495.5M, EPOCH TIME: 1692394438.458338
[08/19 03:03:58   3529s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1495.5M, EPOCH TIME: 1692394438.459175
[08/19 03:03:58   3529s] Core basic site is CoreSite
[08/19 03:03:58   3529s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1495.5M, EPOCH TIME: 1692394438.472526
[08/19 03:03:58   3529s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.003, MEM:1503.5M, EPOCH TIME: 1692394438.475226
[08/19 03:03:58   3529s] Fast DP-INIT is on for default
[08/19 03:03:58   3529s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:03:58   3529s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.017, MEM:1503.5M, EPOCH TIME: 1692394438.476074
[08/19 03:03:58   3529s] 
[08/19 03:03:58   3529s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:03:58   3529s] OPERPROF:       Starting CMU at level 4, MEM:1503.5M, EPOCH TIME: 1692394438.476178
[08/19 03:03:58   3529s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1503.5M, EPOCH TIME: 1692394438.476528
[08/19 03:03:58   3529s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1503.5M, EPOCH TIME: 1692394438.476574
[08/19 03:03:58   3529s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1503.5MB).
[08/19 03:03:58   3529s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1503.5M, EPOCH TIME: 1692394438.476666
[08/19 03:03:58   3529s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.021, MEM:1503.5M, EPOCH TIME: 1692394438.476703
[08/19 03:03:58   3529s] TDRefine: refinePlace mode is spiral
[08/19 03:03:58   3529s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27127.1
[08/19 03:03:58   3529s] OPERPROF: Starting RefinePlace at level 1, MEM:1503.5M, EPOCH TIME: 1692394438.476755
[08/19 03:03:58   3529s] *** Starting refinePlace (0:58:50 mem=1503.5M) ***
[08/19 03:03:58   3529s] Total net bbox length = 2.106e+02 (9.043e+01 1.202e+02) (ext = 7.143e+01)
[08/19 03:03:58   3529s] 
[08/19 03:03:58   3529s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:03:58   3529s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 03:03:58   3529s] (I)      Default power domain name = counter
[08/19 03:03:58   3529s] .Default power domain name = counter
[08/19 03:03:58   3529s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1503.5M, EPOCH TIME: 1692394438.478169
[08/19 03:03:58   3529s] Starting refinePlace ...
[08/19 03:03:58   3529s] Default power domain name = counter
[08/19 03:03:58   3529s] .Default power domain name = counter
[08/19 03:03:58   3529s] .** Cut row section cpu time 0:00:00.0.
[08/19 03:03:58   3529s]    Spread Effort: high, standalone mode, useDDP on.
[08/19 03:03:58   3529s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1503.5MB) @(0:58:50 - 0:58:50).
[08/19 03:03:58   3529s] Move report: preRPlace moves 23 insts, mean move: 0.51 um, max move: 1.07 um 
[08/19 03:03:58   3529s] 	Max move on inst (count_reg[4]): (10.42, 9.20) --> (10.00, 8.55)
[08/19 03:03:58   3529s] 	Length: 18 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX1
[08/19 03:03:58   3529s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 03:03:58   3529s] Placement tweakage begins.
[08/19 03:03:58   3529s] wire length = 2.516e+02
[08/19 03:03:58   3529s] wire length = 2.496e+02
[08/19 03:03:58   3529s] Placement tweakage ends.
[08/19 03:03:58   3529s] Move report: tweak moves 4 insts, mean move: 0.70 um, max move: 1.20 um 
[08/19 03:03:58   3529s] 	Max move on inst (g281__7098): (6.40, 11.97) --> (5.20, 11.97)
[08/19 03:03:58   3529s] 
[08/19 03:03:58   3529s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 03:03:58   3529s] Move report: legalization moves 1 insts, mean move: 1.71 um, max move: 1.71 um spiral
[08/19 03:03:58   3529s] 	Max move on inst (g271__1617): (11.20, 11.97) --> (11.20, 10.26)
[08/19 03:03:58   3529s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:03:58   3529s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:03:58   3529s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1508.6MB) @(0:58:50 - 0:58:50).
[08/19 03:03:58   3529s] Move report: Detail placement moves 23 insts, mean move: 0.58 um, max move: 2.32 um 
[08/19 03:03:58   3529s] 	Max move on inst (g271__1617): (11.84, 11.94) --> (11.20, 10.26)
[08/19 03:03:58   3529s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1508.6MB
[08/19 03:03:58   3529s] Statistics of distance of Instance movement in refine placement:
[08/19 03:03:58   3529s]   maximum (X+Y) =         2.32 um
[08/19 03:03:58   3529s]   inst (g271__1617) with max move: (11.8425, 11.9415) -> (11.2, 10.26)
[08/19 03:03:58   3529s]   mean    (X+Y) =         0.58 um
[08/19 03:03:58   3529s] Summary Report:
[08/19 03:03:58   3529s] Instances move: 23 (out of 23 movable)
[08/19 03:03:58   3529s] Instances flipped: 0
[08/19 03:03:58   3529s] Mean displacement: 0.58 um
[08/19 03:03:58   3529s] Max displacement: 2.32 um (Instance: g271__1617) (11.8425, 11.9415) -> (11.2, 10.26)
[08/19 03:03:58   3529s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2XL
[08/19 03:03:58   3529s] Total instances moved : 23
[08/19 03:03:58   3529s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1508.6M, EPOCH TIME: 1692394438.486429
[08/19 03:03:58   3529s] Total net bbox length = 2.225e+02 (9.079e+01 1.317e+02) (ext = 6.728e+01)
[08/19 03:03:58   3529s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1508.6MB
[08/19 03:03:58   3529s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1508.6MB) @(0:58:50 - 0:58:50).
[08/19 03:03:58   3529s] *** Finished refinePlace (0:58:50 mem=1508.6M) ***
[08/19 03:03:58   3529s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27127.1
[08/19 03:03:58   3529s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1508.6M, EPOCH TIME: 1692394438.486635
[08/19 03:03:58   3529s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1508.6M, EPOCH TIME: 1692394438.486671
[08/19 03:03:58   3529s] All LLGs are deleted
[08/19 03:03:58   3529s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1508.6M, EPOCH TIME: 1692394438.487049
[08/19 03:03:58   3529s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1508.6M, EPOCH TIME: 1692394438.487214
[08/19 03:03:58   3529s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1503.6M, EPOCH TIME: 1692394438.488216
[08/19 03:03:58   3529s] *** End of Placement (cpu=0:00:01.2, real=0:00:02.0, mem=1503.6M) ***
[08/19 03:03:58   3529s] z: 2, totalTracks: 1
[08/19 03:03:58   3529s] z: 4, totalTracks: 1
[08/19 03:03:58   3529s] z: 6, totalTracks: 1
[08/19 03:03:58   3529s] z: 8, totalTracks: 1
[08/19 03:03:58   3529s] #spOpts: mergeVia=F 
[08/19 03:03:58   3529s] All LLGs are deleted
[08/19 03:03:58   3529s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1503.6M, EPOCH TIME: 1692394438.490182
[08/19 03:03:58   3529s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1503.6M, EPOCH TIME: 1692394438.490355
[08/19 03:03:58   3529s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1503.6M, EPOCH TIME: 1692394438.490397
[08/19 03:03:58   3529s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1503.6M, EPOCH TIME: 1692394438.491159
[08/19 03:03:58   3529s] Core basic site is CoreSite
[08/19 03:03:58   3529s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1503.6M, EPOCH TIME: 1692394438.504348
[08/19 03:03:58   3529s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1503.6M, EPOCH TIME: 1692394438.506626
[08/19 03:03:58   3529s] Fast DP-INIT is on for default
[08/19 03:03:58   3529s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:03:58   3529s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1503.6M, EPOCH TIME: 1692394438.507535
[08/19 03:03:58   3529s] 
[08/19 03:03:58   3529s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:03:58   3529s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:1503.6M, EPOCH TIME: 1692394438.507646
[08/19 03:03:58   3529s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1503.6M, EPOCH TIME: 1692394438.507706
[08/19 03:03:58   3529s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1503.6M, EPOCH TIME: 1692394438.507800
[08/19 03:03:58   3529s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[08/19 03:03:58   3529s] Density distribution unevenness ratio = 0.000%
[08/19 03:03:58   3529s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1503.6M, EPOCH TIME: 1692394438.507895
[08/19 03:03:58   3529s] All LLGs are deleted
[08/19 03:03:58   3529s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1503.6M, EPOCH TIME: 1692394438.508244
[08/19 03:03:58   3529s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1503.6M, EPOCH TIME: 1692394438.508406
[08/19 03:03:58   3529s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.001, MEM:1503.6M, EPOCH TIME: 1692394438.509180
[08/19 03:03:58   3529s] *** Free Virtual Timing Model ...(mem=1503.6M)
[08/19 03:03:58   3529s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 03:03:58   3529s] Set Using Default Delay Limit as 101.
[08/19 03:03:58   3529s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 03:03:58   3529s] Set Default Net Delay as 0 ps.
[08/19 03:03:58   3529s] Set Default Net Load as 0 pF. 
[08/19 03:03:58   3529s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 03:03:58   3529s] Effort level <high> specified for reg2reg_tmp.27127 path_group
[08/19 03:03:58   3529s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:03:58   3529s] #################################################################################
[08/19 03:03:58   3529s] # Design Stage: PreRoute
[08/19 03:03:58   3529s] # Design Name: counter
[08/19 03:03:58   3529s] # Design Mode: 90nm
[08/19 03:03:58   3529s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:03:58   3529s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:03:58   3529s] # Signoff Settings: SI Off 
[08/19 03:03:58   3529s] #################################################################################
[08/19 03:03:58   3529s] Calculate delays in BcWc mode...
[08/19 03:03:58   3529s] Topological Sorting (REAL = 0:00:00.0, MEM = 1492.0M, InitMEM = 1492.0M)
[08/19 03:03:58   3529s] Start delay calculation (fullDC) (1 T). (MEM=1492.05)
[08/19 03:03:58   3529s] End AAE Lib Interpolated Model. (MEM=1503.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:03:58   3529s] Total number of fetched objects 26
[08/19 03:03:58   3529s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:03:58   3529s] End delay calculation. (MEM=1519.24 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:03:58   3529s] End delay calculation (fullDC). (MEM=1519.24 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:03:58   3529s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1519.2M) ***
[08/19 03:03:58   3529s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 03:03:58   3529s] Set Using Default Delay Limit as 1000.
[08/19 03:03:58   3529s] Set Default Net Delay as 1000 ps.
[08/19 03:03:58   3529s] Set Default Net Load as 0.5 pF. 
[08/19 03:03:58   3529s] Info: Disable timing driven in postCTS congRepair.
[08/19 03:03:58   3529s] 
[08/19 03:03:58   3529s] Starting congRepair ...
[08/19 03:03:58   3529s] User Input Parameters:
[08/19 03:03:58   3529s] - Congestion Driven    : On
[08/19 03:03:58   3529s] - Timing Driven        : Off
[08/19 03:03:58   3529s] - Area-Violation Based : On
[08/19 03:03:58   3529s] - Start Rollback Level : -5
[08/19 03:03:58   3529s] - Legalized            : On
[08/19 03:03:58   3529s] - Window Based         : Off
[08/19 03:03:58   3529s] - eDen incr mode       : Off
[08/19 03:03:58   3529s] - Small incr mode      : Off
[08/19 03:03:58   3529s] 
[08/19 03:03:58   3529s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1509.7M, EPOCH TIME: 1692394438.593490
[08/19 03:03:58   3529s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1509.7M, EPOCH TIME: 1692394438.598138
[08/19 03:03:58   3529s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1509.7M, EPOCH TIME: 1692394438.598191
[08/19 03:03:58   3529s] Starting Early Global Route congestion estimation: mem = 1509.7M
[08/19 03:03:58   3529s] ==================== Layers =====================
[08/19 03:03:58   3529s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:03:58   3529s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 03:03:58   3529s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:03:58   3529s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 03:03:58   3529s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 03:03:58   3529s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:03:58   3529s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 03:03:58   3529s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 03:03:58   3529s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 03:03:58   3529s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 03:03:58   3529s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 03:03:58   3529s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 03:03:58   3529s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 03:03:58   3529s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 03:03:58   3529s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 03:03:58   3529s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 03:03:58   3529s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 03:03:58   3529s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 03:03:58   3529s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 03:03:58   3529s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 03:03:58   3529s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:03:58   3529s] (I)      Started Import and model ( Curr Mem: 1509.73 MB )
[08/19 03:03:58   3529s] (I)      Default power domain name = counter
[08/19 03:03:58   3529s] .== Non-default Options ==
[08/19 03:03:58   3529s] (I)      Maximum routing layer                              : 11
[08/19 03:03:58   3529s] (I)      Number of threads                                  : 1
[08/19 03:03:58   3529s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 03:03:58   3529s] (I)      Method to set GCell size                           : row
[08/19 03:03:58   3529s] (I)      Counted 262 PG shapes. We will not process PG shapes layer by layer.
[08/19 03:03:58   3529s] (I)      Use row-based GCell size
[08/19 03:03:58   3529s] (I)      Use row-based GCell align
[08/19 03:03:58   3529s] (I)      layer 0 area = 80000
[08/19 03:03:58   3529s] (I)      layer 1 area = 80000
[08/19 03:03:58   3529s] (I)      layer 2 area = 80000
[08/19 03:03:58   3529s] (I)      layer 3 area = 80000
[08/19 03:03:58   3529s] (I)      layer 4 area = 80000
[08/19 03:03:58   3529s] (I)      layer 5 area = 80000
[08/19 03:03:58   3529s] (I)      layer 6 area = 80000
[08/19 03:03:58   3529s] (I)      layer 7 area = 80000
[08/19 03:03:58   3529s] (I)      layer 8 area = 80000
[08/19 03:03:58   3529s] (I)      layer 9 area = 400000
[08/19 03:03:58   3529s] (I)      layer 10 area = 400000
[08/19 03:03:58   3529s] (I)      GCell unit size   : 3420
[08/19 03:03:58   3529s] (I)      GCell multiplier  : 1
[08/19 03:03:58   3529s] (I)      GCell row height  : 3420
[08/19 03:03:58   3529s] (I)      Actual row height : 3420
[08/19 03:03:58   3529s] (I)      GCell align ref   : 10000 10260
[08/19 03:03:58   3529s] [NR-eGR] Track table information for default rule: 
[08/19 03:03:58   3529s] [NR-eGR] Metal1 has no routable track
[08/19 03:03:58   3529s] [NR-eGR] Metal2 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal3 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal4 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal5 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal6 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal7 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal8 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal9 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal10 has single uniform track structure
[08/19 03:03:58   3529s] [NR-eGR] Metal11 has single uniform track structure
[08/19 03:03:58   3529s] (I)      ==================== Default via =====================
[08/19 03:03:58   3529s] (I)      +----+------------------+----------------------------+
[08/19 03:03:58   3529s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 03:03:58   3529s] (I)      +----+------------------+----------------------------+
[08/19 03:03:58   3529s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 03:03:58   3529s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 03:03:58   3529s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 03:03:58   3529s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 03:03:58   3529s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 03:03:58   3529s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 03:03:58   3529s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 03:03:58   3529s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 03:03:58   3529s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 03:03:58   3529s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 03:03:58   3529s] (I)      +----+------------------+----------------------------+
[08/19 03:03:58   3529s] [NR-eGR] Read 452 PG shapes
[08/19 03:03:58   3529s] [NR-eGR] Read 0 clock shapes
[08/19 03:03:58   3529s] [NR-eGR] Read 0 other shapes
[08/19 03:03:58   3529s] [NR-eGR] #Routing Blockages  : 0
[08/19 03:03:58   3529s] [NR-eGR] #Instance Blockages : 0
[08/19 03:03:58   3529s] [NR-eGR] #PG Blockages       : 452
[08/19 03:03:58   3529s] [NR-eGR] #Halo Blockages     : 0
[08/19 03:03:58   3529s] [NR-eGR] #Boundary Blockages : 0
[08/19 03:03:58   3529s] [NR-eGR] #Clock Blockages    : 0
[08/19 03:03:58   3529s] [NR-eGR] #Other Blockages    : 0
[08/19 03:03:58   3529s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 03:03:58   3529s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 03:03:58   3529s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 03:03:58   3529s] (I)      early_global_route_priority property id does not exist.
[08/19 03:03:58   3529s] (I)      Read Num Blocks=452  Num Prerouted Wires=0  Num CS=0
[08/19 03:03:58   3529s] (I)      Layer 1 (V) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 2 (H) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 3 (V) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 4 (H) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 5 (V) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 6 (H) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 7 (V) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 9 (V) : #blockages 48 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 03:03:58   3529s] (I)      Number of ignored nets                =      0
[08/19 03:03:58   3529s] (I)      Number of connected nets              =      0
[08/19 03:03:58   3529s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 03:03:58   3529s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 03:03:58   3529s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 03:03:58   3529s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 03:03:58   3529s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 03:03:58   3529s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 03:03:58   3529s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 03:03:58   3529s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 03:03:58   3529s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 03:03:58   3529s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 03:03:58   3529s] (I)      Ndr track 0 does not exist
[08/19 03:03:58   3529s] (I)      ---------------------Grid Graph Info--------------------
[08/19 03:03:58   3529s] (I)      Routing area        : (0, 0) - (45200, 37620)
[08/19 03:03:58   3529s] (I)      Core area           : (10000, 10260) - (35200, 27360)
[08/19 03:03:58   3529s] (I)      Site width          :   400  (dbu)
[08/19 03:03:58   3529s] (I)      Row height          :  3420  (dbu)
[08/19 03:03:58   3529s] (I)      GCell row height    :  3420  (dbu)
[08/19 03:03:58   3529s] (I)      GCell width         :  3420  (dbu)
[08/19 03:03:58   3529s] (I)      GCell height        :  3420  (dbu)
[08/19 03:03:58   3529s] (I)      Grid                :    13    11    11
[08/19 03:03:58   3529s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 03:03:58   3529s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 03:03:58   3529s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 03:03:58   3529s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 03:03:58   3529s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 03:03:58   3529s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 03:03:58   3529s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 03:03:58   3529s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 03:03:58   3529s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 03:03:58   3529s] (I)      Total num of tracks :     0   113    99   113    99   113    99   113    99    44    39
[08/19 03:03:58   3529s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 03:03:58   3529s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 03:03:58   3529s] (I)      --------------------------------------------------------
[08/19 03:03:58   3529s] 
[08/19 03:03:58   3529s] [NR-eGR] ============ Routing rule table ============
[08/19 03:03:58   3529s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 03:03:58   3529s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 03:03:58   3529s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 03:03:58   3529s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 03:03:58   3529s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:03:58   3529s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:03:58   3529s] [NR-eGR] ========================================
[08/19 03:03:58   3529s] [NR-eGR] 
[08/19 03:03:58   3529s] (I)      =============== Blocked Tracks ===============
[08/19 03:03:58   3529s] (I)      +-------+---------+----------+---------------+
[08/19 03:03:58   3529s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 03:03:58   3529s] (I)      +-------+---------+----------+---------------+
[08/19 03:03:58   3529s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 03:03:58   3529s] (I)      |     2 |    1243 |      516 |        41.51% |
[08/19 03:03:58   3529s] (I)      |     3 |    1287 |       96 |         7.46% |
[08/19 03:03:58   3529s] (I)      |     4 |    1243 |      516 |        41.51% |
[08/19 03:03:58   3529s] (I)      |     5 |    1287 |       96 |         7.46% |
[08/19 03:03:58   3529s] (I)      |     6 |    1243 |      516 |        41.51% |
[08/19 03:03:58   3529s] (I)      |     7 |    1287 |       96 |         7.46% |
[08/19 03:03:58   3529s] (I)      |     8 |    1243 |      516 |        41.51% |
[08/19 03:03:58   3529s] (I)      |     9 |    1287 |      192 |        14.92% |
[08/19 03:03:58   3529s] (I)      |    10 |     484 |      413 |        85.33% |
[08/19 03:03:58   3529s] (I)      |    11 |     507 |      255 |        50.30% |
[08/19 03:03:58   3529s] (I)      +-------+---------+----------+---------------+
[08/19 03:03:58   3529s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1509.73 MB )
[08/19 03:03:58   3529s] (I)      Reset routing kernel
[08/19 03:03:58   3529s] (I)      Started Global Routing ( Curr Mem: 1509.73 MB )
[08/19 03:03:58   3529s] (I)      totalPins=93  totalGlobalPin=87 (93.55%)
[08/19 03:03:58   3529s] (I)      total 2D Cap : 9451 = (5005 H, 4446 V)
[08/19 03:03:58   3529s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 03:03:58   3529s] (I)      
[08/19 03:03:58   3529s] (I)      ============  Phase 1a Route ============
[08/19 03:03:58   3529s] (I)      Usage: 131 = (49 H, 82 V) = (0.98% H, 1.84% V) = (8.379e+01um H, 1.402e+02um V)
[08/19 03:03:58   3529s] (I)      
[08/19 03:03:58   3529s] (I)      ============  Phase 1b Route ============
[08/19 03:03:58   3529s] (I)      Usage: 131 = (49 H, 82 V) = (0.98% H, 1.84% V) = (8.379e+01um H, 1.402e+02um V)
[08/19 03:03:58   3529s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.240100e+02um
[08/19 03:03:58   3529s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 03:03:58   3529s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 03:03:58   3529s] (I)      
[08/19 03:03:58   3529s] (I)      ============  Phase 1c Route ============
[08/19 03:03:58   3529s] (I)      Usage: 131 = (49 H, 82 V) = (0.98% H, 1.84% V) = (8.379e+01um H, 1.402e+02um V)
[08/19 03:03:58   3529s] (I)      
[08/19 03:03:58   3529s] (I)      ============  Phase 1d Route ============
[08/19 03:03:58   3529s] (I)      Usage: 131 = (49 H, 82 V) = (0.98% H, 1.84% V) = (8.379e+01um H, 1.402e+02um V)
[08/19 03:03:58   3529s] (I)      
[08/19 03:03:58   3529s] (I)      ============  Phase 1e Route ============
[08/19 03:03:58   3529s] (I)      Usage: 131 = (49 H, 82 V) = (0.98% H, 1.84% V) = (8.379e+01um H, 1.402e+02um V)
[08/19 03:03:58   3529s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.240100e+02um
[08/19 03:03:58   3529s] (I)      
[08/19 03:03:58   3529s] (I)      ============  Phase 1l Route ============
[08/19 03:03:58   3529s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 03:03:58   3529s] (I)      Layer  2:        991        99         0           0        1112    ( 0.00%) 
[08/19 03:03:58   3529s] (I)      Layer  3:       1112        49         0           0        1188    ( 0.00%) 
[08/19 03:03:58   3529s] (I)      Layer  4:        991         3         0           0        1112    ( 0.00%) 
[08/19 03:03:58   3529s] (I)      Layer  5:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:03:58   3529s] (I)      Layer  6:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:03:58   3529s] (I)      Layer  7:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:03:58   3529s] (I)      Layer  8:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:03:58   3529s] (I)      Layer  9:       1057         0         0           0        1188    ( 0.00%) 
[08/19 03:03:58   3529s] (I)      Layer 10:         52         0         0         304         140    (68.46%) 
[08/19 03:03:58   3529s] (I)      Layer 11:        226         0         0         230         245    (48.48%) 
[08/19 03:03:58   3529s] (I)      Total:          8635       151         0         534        9580    ( 5.28%) 
[08/19 03:03:58   3529s] (I)      
[08/19 03:03:58   3529s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 03:03:58   3529s] [NR-eGR]                        OverCon            
[08/19 03:03:58   3529s] [NR-eGR]                         #Gcell     %Gcell
[08/19 03:03:58   3529s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 03:03:58   3529s] [NR-eGR] ----------------------------------------------
[08/19 03:03:58   3529s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR] ----------------------------------------------
[08/19 03:03:58   3529s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 03:03:58   3529s] [NR-eGR] 
[08/19 03:03:58   3529s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1517.73 MB )
[08/19 03:03:58   3529s] (I)      total 2D Cap : 9523 = (5042 H, 4481 V)
[08/19 03:03:58   3529s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 03:03:58   3529s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1517.7M
[08/19 03:03:58   3529s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1517.7M, EPOCH TIME: 1692394438.613048
[08/19 03:03:58   3529s] OPERPROF: Starting HotSpotCal at level 1, MEM:1517.7M, EPOCH TIME: 1692394438.613116
[08/19 03:03:58   3529s] [hotspot] +------------+---------------+---------------+
[08/19 03:03:58   3529s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 03:03:58   3529s] [hotspot] +------------+---------------+---------------+
[08/19 03:03:58   3529s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 03:03:58   3529s] [hotspot] +------------+---------------+---------------+
[08/19 03:03:58   3529s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 03:03:58   3529s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 03:03:58   3529s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1517.7M, EPOCH TIME: 1692394438.613286
[08/19 03:03:58   3529s] Skipped repairing congestion.
[08/19 03:03:58   3529s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1517.7M, EPOCH TIME: 1692394438.613377
[08/19 03:03:58   3529s] Starting Early Global Route wiring: mem = 1517.7M
[08/19 03:03:58   3529s] (I)      ============= Track Assignment ============
[08/19 03:03:58   3529s] (I)      Started Track Assignment (1T) ( Curr Mem: 1517.73 MB )
[08/19 03:03:58   3529s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 03:03:58   3529s] (I)      Run Multi-thread track assignment
[08/19 03:03:58   3529s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.73 MB )
[08/19 03:03:58   3529s] (I)      Started Export ( Curr Mem: 1517.73 MB )
[08/19 03:03:58   3529s] [NR-eGR]                  Length (um)  Vias 
[08/19 03:03:58   3529s] [NR-eGR] -----------------------------------
[08/19 03:03:58   3529s] [NR-eGR]  Metal1   (1H)             0    93 
[08/19 03:03:58   3529s] [NR-eGR]  Metal2   (2V)           154   144 
[08/19 03:03:58   3529s] [NR-eGR]  Metal3   (3H)           109     2 
[08/19 03:03:58   3529s] [NR-eGR]  Metal4   (4V)             5     0 
[08/19 03:03:58   3529s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 03:03:58   3529s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 03:03:58   3529s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 03:03:58   3529s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 03:03:58   3529s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 03:03:58   3529s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 03:03:58   3529s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 03:03:58   3529s] [NR-eGR] -----------------------------------
[08/19 03:03:58   3529s] [NR-eGR]           Total          269   239 
[08/19 03:03:58   3529s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:03:58   3529s] [NR-eGR] Total half perimeter of net bounding box: 222um
[08/19 03:03:58   3529s] [NR-eGR] Total length: 269um, number of vias: 239
[08/19 03:03:58   3529s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:03:58   3529s] [NR-eGR] Total eGR-routed clock nets wire length: 29um, number of vias: 25
[08/19 03:03:58   3529s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:03:58   3529s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1517.73 MB )
[08/19 03:03:58   3529s] Early Global Route wiring runtime: 0.00 seconds, mem = 1454.7M
[08/19 03:03:58   3529s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1454.7M, EPOCH TIME: 1692394438.617919
[08/19 03:03:58   3529s] Tdgp not successfully inited but do clear! skip clearing
[08/19 03:03:58   3529s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:03:58   3529s] *** Finishing placeDesign default flow ***
[08/19 03:03:58   3529s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1454.7M **
[08/19 03:03:58   3529s] Tdgp not successfully inited but do clear! skip clearing
[08/19 03:03:58   3529s] 
[08/19 03:03:58   3529s] *** Summary of all messages that are not suppressed in this session:
[08/19 03:03:58   3529s] Severity  ID               Count  Summary                                  
[08/19 03:03:58   3529s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[08/19 03:03:58   3529s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/19 03:03:58   3529s] *** Message Summary: 3 warning(s), 0 error(s)
[08/19 03:03:58   3529s] 
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -quiet -area
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 03:04:14   3532s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 03:04:19   3534s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 03:04:19   3534s] <CMD> verify_drc
[08/19 03:04:19   3534s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 03:04:19   3534s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 03:04:19   3534s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 03:04:19   3534s]  *** Starting Verify DRC (MEM: 1459.4) ***
[08/19 03:04:19   3534s] 
[08/19 03:04:19   3534s]   VERIFY DRC ...... Starting Verification
[08/19 03:04:19   3534s]   VERIFY DRC ...... Initializing
[08/19 03:04:19   3534s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 03:04:19   3534s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 03:04:19   3534s]   VERIFY DRC ...... Using new threading
[08/19 03:04:19   3534s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 03:04:19   3534s]   VERIFY DRC ...... Sub-Area : 1 complete 139 Viols.
[08/19 03:04:19   3534s] 
[08/19 03:04:19   3534s]   Verification Complete : 139 Viols.
[08/19 03:04:19   3534s] 
[08/19 03:04:19   3534s]  Violation Summary By Layer and Type:
[08/19 03:04:19   3534s] 
[08/19 03:04:19   3534s] 	         MetSpc    Short      Mar outOfDie   EOLSpc    NSMet   Totals
[08/19 03:04:19   3534s] 	Metal1       19        7        0       10        6        0       42
[08/19 03:04:19   3534s] 	Metal2       16       20       33       10        3        1       83
[08/19 03:04:19   3534s] 	Metal3        7        6        0        0        0        0       13
[08/19 03:04:19   3534s] 	Metal4        0        1        0        0        0        0        1
[08/19 03:04:19   3534s] 	Totals       42       34       33       20        9        1      139
[08/19 03:04:19   3534s] 
[08/19 03:04:19   3534s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 03:04:19   3534s] 
[08/19 03:04:19   3534s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 03:05:00   3542s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 03:05:00   3542s] VERIFY_CONNECTIVITY use new engine.
[08/19 03:05:00   3542s] 
[08/19 03:05:00   3542s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 03:05:00   3542s] Start Time: Sat Aug 19 03:05:00 2023
[08/19 03:05:00   3542s] 
[08/19 03:05:00   3542s] Design Name: counter
[08/19 03:05:00   3542s] Database Units: 2000
[08/19 03:05:00   3542s] Design Boundary: (0.0000, 0.0000) (22.6000, 18.8100)
[08/19 03:05:00   3542s] Error Limit = 1000; Warning Limit = 50
[08/19 03:05:00   3542s] Check all nets
[08/19 03:05:00   3542s] 
[08/19 03:05:00   3542s] Begin Summary 
[08/19 03:05:00   3542s]   Found no problems or warnings.
[08/19 03:05:00   3542s] End Summary
[08/19 03:05:00   3542s] 
[08/19 03:05:00   3542s] End Time: Sat Aug 19 03:05:00 2023
[08/19 03:05:00   3542s] Time Elapsed: 0:00:00.0
[08/19 03:05:00   3542s] 
[08/19 03:05:00   3542s] ******** End: VERIFY CONNECTIVITY ********
[08/19 03:05:00   3542s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 03:05:00   3542s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 03:05:00   3542s] 
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -quiet -area
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 03:05:14   3545s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 03:05:18   3545s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 03:05:18   3545s] <CMD> verify_drc
[08/19 03:05:18   3545s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 03:05:18   3545s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 03:05:18   3545s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 03:05:18   3545s]  *** Starting Verify DRC (MEM: 1459.4) ***
[08/19 03:05:18   3545s] 
[08/19 03:05:18   3545s]   VERIFY DRC ...... Starting Verification
[08/19 03:05:18   3545s]   VERIFY DRC ...... Initializing
[08/19 03:05:18   3545s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 03:05:18   3545s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 03:05:18   3545s]   VERIFY DRC ...... Using new threading
[08/19 03:05:18   3545s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 03:05:18   3545s]   VERIFY DRC ...... Sub-Area : 1 complete 139 Viols.
[08/19 03:05:18   3545s] 
[08/19 03:05:18   3545s]   Verification Complete : 139 Viols.
[08/19 03:05:18   3545s] 
[08/19 03:05:18   3545s]  Violation Summary By Layer and Type:
[08/19 03:05:18   3545s] 
[08/19 03:05:18   3545s] 	         MetSpc    Short      Mar outOfDie   EOLSpc    NSMet   Totals
[08/19 03:05:18   3545s] 	Metal1       19        7        0       10        6        0       42
[08/19 03:05:18   3545s] 	Metal2       16       20       33       10        3        1       83
[08/19 03:05:18   3545s] 	Metal3        7        6        0        0        0        0       13
[08/19 03:05:18   3545s] 	Metal4        0        1        0        0        0        0        1
[08/19 03:05:18   3545s] 	Totals       42       34       33       20        9        1      139
[08/19 03:05:18   3545s] 
[08/19 03:05:18   3545s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 03:05:18   3545s] 
[08/19 03:05:18   3545s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 03:05:45   3551s] <CMD> checkPlace
[08/19 03:05:45   3551s] OPERPROF: Starting checkPlace at level 1, MEM:1459.4M, EPOCH TIME: 1692394545.488359
[08/19 03:05:45   3551s] z: 2, totalTracks: 1
[08/19 03:05:45   3551s] z: 4, totalTracks: 1
[08/19 03:05:45   3551s] z: 6, totalTracks: 1
[08/19 03:05:45   3551s] z: 8, totalTracks: 1
[08/19 03:05:45   3551s] All LLGs are deleted
[08/19 03:05:45   3551s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1459.4M, EPOCH TIME: 1692394545.497021
[08/19 03:05:45   3551s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1459.4M, EPOCH TIME: 1692394545.497958
[08/19 03:05:45   3551s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1459.4M, EPOCH TIME: 1692394545.498177
[08/19 03:05:45   3551s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1459.4M, EPOCH TIME: 1692394545.502275
[08/19 03:05:45   3551s] Core basic site is CoreSite
[08/19 03:05:45   3551s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1459.4M, EPOCH TIME: 1692394545.537963
[08/19 03:05:45   3551s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1491.4M, EPOCH TIME: 1692394545.541323
[08/19 03:05:45   3551s] SiteArray: non-trimmed site array dimensions = 5 x 63
[08/19 03:05:45   3551s] SiteArray: use 8,192 bytes
[08/19 03:05:45   3551s] SiteArray: current memory after site array memory allocation 1491.4M
[08/19 03:05:45   3551s] SiteArray: FP blocked sites are writable
[08/19 03:05:45   3551s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:05:45   3551s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1491.4M, EPOCH TIME: 1692394545.541945
[08/19 03:05:45   3551s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1491.4M, EPOCH TIME: 1692394545.542135
[08/19 03:05:45   3551s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.041, MEM:1491.4M, EPOCH TIME: 1692394545.542780
[08/19 03:05:45   3551s] 
[08/19 03:05:45   3551s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:05:45   3551s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.045, MEM:1491.4M, EPOCH TIME: 1692394545.542931
[08/19 03:05:45   3551s] Begin checking placement ... (start mem=1459.4M, init mem=1491.4M)
[08/19 03:05:45   3551s] 
[08/19 03:05:45   3551s] Running CheckPlace using 1 thread in normal mode...
[08/19 03:05:45   3551s] 
[08/19 03:05:45   3551s] ...checkPlace normal is done!
[08/19 03:05:45   3551s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1491.4M, EPOCH TIME: 1692394545.543818
[08/19 03:05:45   3551s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1491.4M, EPOCH TIME: 1692394545.543894
[08/19 03:05:45   3551s] *info: Placed = 23            
[08/19 03:05:45   3551s] *info: Unplaced = 0           
[08/19 03:05:45   3551s] Placement Density:68.89%(74/108)
[08/19 03:05:45   3551s] Placement Density (including fixed std cells):68.89%(74/108)
[08/19 03:05:45   3551s] All LLGs are deleted
[08/19 03:05:45   3551s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1491.4M, EPOCH TIME: 1692394545.544484
[08/19 03:05:45   3551s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1491.4M, EPOCH TIME: 1692394545.544688
[08/19 03:05:45   3551s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1491.4M)
[08/19 03:05:45   3551s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.057, MEM:1491.4M, EPOCH TIME: 1692394545.545459
[08/19 03:06:13   3558s] <CMD> createPlaceBlockage -box 23.06550 13.53100 23.18500 13.65100 -type hard
[08/19 03:06:13   3558s] **WARN: (IMPFP-122):	The specified box is outside the die box.
[08/19 03:07:35   3576s] <CMD> createPlaceBlockage -box 14.66350 18.91350 15.20150 24.64200 -type hard
[08/19 03:07:35   3576s] **WARN: (IMPFP-122):	The specified box is outside the die box.
[08/19 03:07:43   3577s] <CMD> zoomBox -387.27000 -98.60100 33.91200 229.24800
[08/19 03:07:47   3578s] <CMD> zoomBox -45783.85050 -12336.85200 1132.21750 24182.74200
[08/19 03:07:48   3578s] <CMD> zoomBox -53867.58300 -14516.10700 1327.79150 28448.12150
[08/19 03:07:49   3579s] <CMD> zoomBox 16.89000 10.34700 24.13500 15.98650
[08/19 03:07:54   3580s] <CMD> zoomBox -34.54500 -3.52000 25.37950 43.12550
[08/19 03:07:57   3580s] <CMD> zoomBox -158.54750 -36.94950 28.38000 108.55550
[08/19 03:07:58   3581s] <CMD> zoomBox -325.67200 -82.00400 32.42350 196.73850
[08/19 03:07:58   3581s] <CMD> zoomBox -645.83000 -168.31400 40.16900 365.66950
[08/19 03:07:59   3581s] <CMD> zoomBox -71.30800 -13.43200 26.27000 62.52300
[08/19 03:08:00   3581s] <CMD> zoomBox 22.78100 11.93000 23.99450 12.87450
[08/19 03:08:00   3581s] <CMD> zoomBox 23.23750 12.05300 23.98350 12.63350
[08/19 03:08:01   3581s] <CMD> zoomBox 23.91150 12.23450 23.96800 12.27850
[08/19 03:08:01   3582s] <CMD> zoomBox 23.68400 12.17200 23.97450 12.39800
[08/19 03:08:02   3582s] <CMD> zoomBox -136.90500 -31.12300 27.85900 97.12950
[08/19 03:08:02   3582s] <CMD> zoomBox -107060.16350 -28856.05900 2614.71200 56515.16000
[08/19 03:08:03   3582s] <CMD> zoomBox 14855.97200 -330461.81000 -1058885.85200 646837.52300
[08/19 03:08:05   3583s] <CMD> zoomBox 33759.90250 12.20100 33760.03250 12.30200
[08/19 03:08:06   3583s] <CMD> zoomBox 33760.02650 12.23200 33760.03100 12.23550
[08/19 03:08:26   3588s] <CMD> fit
[08/19 03:09:34   3602s] <CMD> saveDesign counter_placement
[08/19 03:09:34   3602s] #% Begin save design ... (date=08/19 03:09:34, mem=1191.3M)
[08/19 03:09:34   3602s] % Begin Save ccopt configuration ... (date=08/19 03:09:34, mem=1191.3M)
[08/19 03:09:34   3602s] % End Save ccopt configuration ... (date=08/19 03:09:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.5M, current mem=1191.5M)
[08/19 03:09:34   3602s] % Begin Save netlist data ... (date=08/19 03:09:34, mem=1191.5M)
[08/19 03:09:34   3602s] Writing Binary DB to counter_placement.dat/counter.v.bin in single-threaded mode...
[08/19 03:09:34   3602s] % End Save netlist data ... (date=08/19 03:09:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.5M, current mem=1191.5M)
[08/19 03:09:34   3602s] Saving symbol-table file ...
[08/19 03:09:35   3602s] Saving congestion map file counter_placement.dat/counter.route.congmap.gz ...
[08/19 03:09:35   3602s] % Begin Save AAE data ... (date=08/19 03:09:35, mem=1191.8M)
[08/19 03:09:35   3602s] Saving AAE Data ...
[08/19 03:09:35   3602s] % End Save AAE data ... (date=08/19 03:09:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.9M, current mem=1191.9M)
[08/19 03:09:35   3602s] Saving preference file counter_placement.dat/gui.pref.tcl ...
[08/19 03:09:35   3602s] Saving mode setting ...
[08/19 03:09:35   3602s] Saving global file ...
[08/19 03:09:35   3602s] % Begin Save floorplan data ... (date=08/19 03:09:35, mem=1192.2M)
[08/19 03:09:35   3602s] Saving floorplan file ...
[08/19 03:09:35   3602s] % End Save floorplan data ... (date=08/19 03:09:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.2M, current mem=1192.2M)
[08/19 03:09:35   3602s] Saving PG file counter_placement.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 03:09:35 2023)
[08/19 03:09:35   3602s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1488.4M) ***
[08/19 03:09:35   3602s] Saving Drc markers ...
[08/19 03:09:35   3602s] ... 139 markers are saved ...
[08/19 03:09:35   3602s] ... 139 geometry drc markers are saved ...
[08/19 03:09:35   3602s] ... 0 antenna drc markers are saved ...
[08/19 03:09:35   3602s] % Begin Save placement data ... (date=08/19 03:09:35, mem=1192.2M)
[08/19 03:09:35   3602s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 03:09:35   3602s] Save Adaptive View Pruning View Names to Binary file
[08/19 03:09:35   3602s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1491.4M) ***
[08/19 03:09:35   3602s] % End Save placement data ... (date=08/19 03:09:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.2M, current mem=1192.2M)
[08/19 03:09:35   3602s] % Begin Save routing data ... (date=08/19 03:09:35, mem=1192.2M)
[08/19 03:09:35   3602s] Saving route file ...
[08/19 03:09:35   3602s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1488.4M) ***
[08/19 03:09:35   3602s] % End Save routing data ... (date=08/19 03:09:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.4M, current mem=1192.4M)
[08/19 03:09:35   3602s] Saving property file counter_placement.dat/counter.prop
[08/19 03:09:35   3602s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1491.4M) ***
[08/19 03:09:35   3602s] % Begin Save power constraints data ... (date=08/19 03:09:35, mem=1192.4M)
[08/19 03:09:35   3602s] % End Save power constraints data ... (date=08/19 03:09:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.4M, current mem=1192.4M)
[08/19 03:09:35   3602s] Generated self-contained design counter_placement.dat
[08/19 03:09:36   3602s] #% End save design ... (date=08/19 03:09:35, total cpu=0:00:00.4, real=0:00:02.0, peak res=1222.4M, current mem=1191.4M)
[08/19 03:09:36   3602s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 03:09:36   3602s] 
[08/19 03:10:14   3610s] <CMD> saveDesign counter_placement
[08/19 03:10:14   3610s] #% Begin save design ... (date=08/19 03:10:14, mem=1191.7M)
[08/19 03:10:14   3610s] % Begin Save ccopt configuration ... (date=08/19 03:10:14, mem=1191.7M)
[08/19 03:10:14   3610s] % End Save ccopt configuration ... (date=08/19 03:10:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.9M, current mem=1191.9M)
[08/19 03:10:14   3610s] % Begin Save netlist data ... (date=08/19 03:10:14, mem=1191.9M)
[08/19 03:10:14   3610s] Writing Binary DB to counter_placement.dat.tmp/counter.v.bin in single-threaded mode...
[08/19 03:10:14   3610s] % End Save netlist data ... (date=08/19 03:10:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.9M, current mem=1191.9M)
[08/19 03:10:14   3610s] Saving symbol-table file ...
[08/19 03:10:14   3610s] Saving congestion map file counter_placement.dat.tmp/counter.route.congmap.gz ...
[08/19 03:10:14   3610s] % Begin Save AAE data ... (date=08/19 03:10:14, mem=1191.9M)
[08/19 03:10:14   3610s] Saving AAE Data ...
[08/19 03:10:14   3610s] % End Save AAE data ... (date=08/19 03:10:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1191.9M, current mem=1191.9M)
[08/19 03:10:14   3610s] Saving preference file counter_placement.dat.tmp/gui.pref.tcl ...
[08/19 03:10:14   3610s] Saving mode setting ...
[08/19 03:10:14   3610s] Saving global file ...
[08/19 03:10:14   3610s] % Begin Save floorplan data ... (date=08/19 03:10:14, mem=1192.1M)
[08/19 03:10:14   3610s] Saving floorplan file ...
[08/19 03:10:14   3610s] % End Save floorplan data ... (date=08/19 03:10:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.1M, current mem=1192.1M)
[08/19 03:10:14   3610s] Saving PG file counter_placement.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 03:10:14 2023)
[08/19 03:10:14   3610s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1490.9M) ***
[08/19 03:10:14   3610s] Saving Drc markers ...
[08/19 03:10:14   3610s] ... 139 markers are saved ...
[08/19 03:10:14   3610s] ... 139 geometry drc markers are saved ...
[08/19 03:10:14   3610s] ... 0 antenna drc markers are saved ...
[08/19 03:10:14   3610s] % Begin Save placement data ... (date=08/19 03:10:14, mem=1192.1M)
[08/19 03:10:14   3610s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 03:10:14   3610s] Save Adaptive View Pruning View Names to Binary file
[08/19 03:10:14   3610s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1493.9M) ***
[08/19 03:10:14   3610s] % End Save placement data ... (date=08/19 03:10:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.1M, current mem=1192.1M)
[08/19 03:10:15   3610s] % Begin Save routing data ... (date=08/19 03:10:14, mem=1192.1M)
[08/19 03:10:15   3610s] Saving route file ...
[08/19 03:10:15   3610s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1490.9M) ***
[08/19 03:10:15   3610s] % End Save routing data ... (date=08/19 03:10:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.2M, current mem=1192.2M)
[08/19 03:10:15   3610s] Saving property file counter_placement.dat.tmp/counter.prop
[08/19 03:10:15   3610s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1493.9M) ***
[08/19 03:10:15   3610s] % Begin Save power constraints data ... (date=08/19 03:10:15, mem=1192.2M)
[08/19 03:10:15   3610s] % End Save power constraints data ... (date=08/19 03:10:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1192.2M, current mem=1192.2M)
[08/19 03:10:15   3610s] Generated self-contained design counter_placement.dat.tmp
[08/19 03:10:15   3610s] #% End save design ... (date=08/19 03:10:15, total cpu=0:00:00.4, real=0:00:01.0, peak res=1222.9M, current mem=1192.2M)
[08/19 03:10:15   3610s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 03:10:15   3610s] 
[08/19 03:10:52   3616s] <CMD> report_timing
[08/19 03:10:52   3616s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:10:52   3616s] #################################################################################
[08/19 03:10:52   3616s] # Design Stage: PreRoute
[08/19 03:10:52   3616s] # Design Name: counter
[08/19 03:10:52   3616s] # Design Mode: 90nm
[08/19 03:10:52   3616s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:10:52   3616s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:10:52   3616s] # Signoff Settings: SI Off 
[08/19 03:10:52   3616s] #################################################################################
[08/19 03:10:52   3616s] Extraction called for design 'counter' of instances=23 and nets=28 using extraction engine 'preRoute' .
[08/19 03:10:52   3616s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 03:10:52   3616s] Type 'man IMPEXT-3530' for more detail.
[08/19 03:10:52   3616s] PreRoute RC Extraction called for design counter.
[08/19 03:10:52   3616s] RC Extraction called in multi-corner(1) mode.
[08/19 03:10:52   3616s] RCMode: PreRoute
[08/19 03:10:52   3616s]       RC Corner Indexes            0   
[08/19 03:10:52   3616s] Capacitance Scaling Factor   : 1.00000 
[08/19 03:10:52   3616s] Resistance Scaling Factor    : 1.00000 
[08/19 03:10:52   3616s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 03:10:52   3616s] Clock Res. Scaling Factor    : 1.00000 
[08/19 03:10:52   3616s] Shrink Factor                : 0.90000
[08/19 03:10:52   3616s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 03:10:52   3616s] Using capacitance table file ...
[08/19 03:10:52   3616s] LayerId::1 widthSet size::4
[08/19 03:10:52   3616s] LayerId::2 widthSet size::4
[08/19 03:10:52   3616s] LayerId::3 widthSet size::4
[08/19 03:10:52   3616s] LayerId::4 widthSet size::4
[08/19 03:10:52   3616s] LayerId::5 widthSet size::4
[08/19 03:10:52   3616s] LayerId::6 widthSet size::4
[08/19 03:10:52   3616s] LayerId::7 widthSet size::5
[08/19 03:10:52   3616s] LayerId::8 widthSet size::5
[08/19 03:10:52   3616s] LayerId::9 widthSet size::5
[08/19 03:10:52   3616s] LayerId::10 widthSet size::4
[08/19 03:10:52   3616s] LayerId::11 widthSet size::3
[08/19 03:10:52   3616s] Updating RC grid for preRoute extraction ...
[08/19 03:10:52   3616s] eee: pegSigSF::1.070000
[08/19 03:10:52   3616s] Initializing multi-corner capacitance tables ... 
[08/19 03:10:52   3616s] Initializing multi-corner resistance tables ...
[08/19 03:10:52   3616s] Creating RPSQ from WeeR and WRes ...
[08/19 03:10:52   3616s] eee: l::1 avDens::0.037914 usedTrk::6.824562 availTrk::180.000000 sigTrk::6.824562
[08/19 03:10:52   3616s] eee: l::2 avDens::0.026410 usedTrk::9.032164 availTrk::342.000000 sigTrk::9.032164
[08/19 03:10:52   3616s] eee: l::3 avDens::0.017771 usedTrk::6.397661 availTrk::360.000000 sigTrk::6.397661
[08/19 03:10:52   3616s] eee: l::4 avDens::0.003379 usedTrk::0.288889 availTrk::85.500000 sigTrk::0.288889
[08/19 03:10:52   3616s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:10:52   3616s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:10:52   3616s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:10:52   3616s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:10:52   3616s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:10:52   3616s] eee: l::10 avDens::0.052666 usedTrk::7.204678 availTrk::136.800000 sigTrk::7.204678
[08/19 03:10:52   3616s] eee: l::11 avDens::0.040408 usedTrk::5.818713 availTrk::144.000000 sigTrk::5.818713
[08/19 03:10:52   3616s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:10:52   3616s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:10:52   3616s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.018379 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 03:10:52   3616s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1493.660M)
[08/19 03:10:52   3616s] Calculate delays in BcWc mode...
[08/19 03:10:52   3616s] Topological Sorting (REAL = 0:00:00.0, MEM = 1500.9M, InitMEM = 1500.9M)
[08/19 03:10:52   3616s] Start delay calculation (fullDC) (1 T). (MEM=1500.94)
[08/19 03:10:52   3616s] End AAE Lib Interpolated Model. (MEM=1512.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:10:57   3616s] Total number of fetched objects 26
[08/19 03:10:57   3616s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:10:57   3616s] End delay calculation. (MEM=1529.14 CPU=0:00:00.0 REAL=0:00:05.0)
[08/19 03:10:57   3616s] End delay calculation (fullDC). (MEM=1529.14 CPU=0:00:00.0 REAL=0:00:05.0)
[08/19 03:10:57   3616s] *** CDM Built up (cpu=0:00:00.1  real=0:00:05.0  mem= 1529.1M) ***
[08/19 03:11:38   3624s] <CMD> optDesign -preCTS
[08/19 03:11:38   3624s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1220.3M, totSessionCpu=1:00:24 **
[08/19 03:11:38   3624s] Executing: place_opt_design -opt
[08/19 03:11:38   3624s] **INFO: User settings:
[08/19 03:11:38   3624s] setExtractRCMode -engine                   preRoute
[08/19 03:11:38   3624s] setDelayCalMode -engine                    aae
[08/19 03:11:38   3624s] setDelayCalMode -ignoreNetLoad             false
[08/19 03:11:38   3624s] setPlaceMode -place_design_floorplan_mode  false
[08/19 03:11:38   3624s] setAnalysisMode -analysisType              bcwc
[08/19 03:11:38   3624s] setAnalysisMode -clkSrcPath                true
[08/19 03:11:38   3624s] setAnalysisMode -clockPropagation          sdcControl
[08/19 03:11:38   3624s] setAnalysisMode -virtualIPO                false
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s] *** place_opt_design #1 [begin] : totSession cpu/real = 1:00:24.0/4:49:56.9 (0.2), mem = 1486.1M
[08/19 03:11:38   3624s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/19 03:11:38   3624s] *** Starting GigaPlace ***
[08/19 03:11:38   3624s] #optDebug: fT-E <X 2 3 1 0>
[08/19 03:11:38   3624s] OPERPROF: Starting DPlace-Init at level 1, MEM:1486.1M, EPOCH TIME: 1692394898.601717
[08/19 03:11:38   3624s] z: 2, totalTracks: 1
[08/19 03:11:38   3624s] z: 4, totalTracks: 1
[08/19 03:11:38   3624s] z: 6, totalTracks: 1
[08/19 03:11:38   3624s] z: 8, totalTracks: 1
[08/19 03:11:38   3624s] All LLGs are deleted
[08/19 03:11:38   3624s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1486.1M, EPOCH TIME: 1692394898.604224
[08/19 03:11:38   3624s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1486.1M, EPOCH TIME: 1692394898.604420
[08/19 03:11:38   3624s] # Building counter llgBox search-tree.
[08/19 03:11:38   3624s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1486.1M, EPOCH TIME: 1692394898.604482
[08/19 03:11:38   3624s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1486.1M, EPOCH TIME: 1692394898.605261
[08/19 03:11:38   3624s] Core basic site is CoreSite
[08/19 03:11:38   3624s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1486.1M, EPOCH TIME: 1692394898.617947
[08/19 03:11:38   3624s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:1518.2M, EPOCH TIME: 1692394898.622956
[08/19 03:11:38   3624s] SiteArray: non-trimmed site array dimensions = 5 x 63
[08/19 03:11:38   3624s] SiteArray: use 8,192 bytes
[08/19 03:11:38   3624s] SiteArray: current memory after site array memory allocation 1518.2M
[08/19 03:11:38   3624s] SiteArray: FP blocked sites are writable
[08/19 03:11:38   3624s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:11:38   3624s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1518.2M, EPOCH TIME: 1692394898.623565
[08/19 03:11:38   3624s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1518.2M, EPOCH TIME: 1692394898.623709
[08/19 03:11:38   3624s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1518.2M, EPOCH TIME: 1692394898.624180
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:38   3624s] OPERPROF:     Starting CMU at level 3, MEM:1518.2M, EPOCH TIME: 1692394898.624295
[08/19 03:11:38   3624s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1518.2M, EPOCH TIME: 1692394898.624588
[08/19 03:11:38   3624s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1518.2M, EPOCH TIME: 1692394898.624633
[08/19 03:11:38   3624s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1518.2MB).
[08/19 03:11:38   3624s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1518.2M, EPOCH TIME: 1692394898.624719
[08/19 03:11:38   3624s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1518.2M, EPOCH TIME: 1692394898.624754
[08/19 03:11:38   3624s] All LLGs are deleted
[08/19 03:11:38   3624s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1518.2M, EPOCH TIME: 1692394898.625200
[08/19 03:11:38   3624s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1518.2M, EPOCH TIME: 1692394898.625354
[08/19 03:11:38   3624s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1518.2M, EPOCH TIME: 1692394898.626304
[08/19 03:11:38   3624s] *** GlobalPlace #1 [begin] : totSession cpu/real = 1:00:24.0/4:49:56.9 (0.2), mem = 1518.2M
[08/19 03:11:38   3624s] VSMManager cleared!
[08/19 03:11:38   3624s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:00:24.0/4:49:56.9 (0.2), mem = 1518.2M
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s] =============================================================================================
[08/19 03:11:38   3624s]  Step TAT Report for GlobalPlace #1                                             21.10-p004_1
[08/19 03:11:38   3624s] =============================================================================================
[08/19 03:11:38   3624s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:38   3624s] ---------------------------------------------------------------------------------------------
[08/19 03:11:38   3624s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:38   3624s] ---------------------------------------------------------------------------------------------
[08/19 03:11:38   3624s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:38   3624s] ---------------------------------------------------------------------------------------------
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s] Enable CTE adjustment.
[08/19 03:11:38   3624s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1221.9M, totSessionCpu=1:00:24 **
[08/19 03:11:38   3624s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/19 03:11:38   3624s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:38   3624s] [EEQ-INFO] #EEQ #Cell
[08/19 03:11:38   3624s] [EEQ-INFO] 1    567
[08/19 03:11:38   3624s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 567(567)
[08/19 03:11:38   3624s] *** InitOpt #1 [begin] : totSession cpu/real = 1:00:24.1/4:49:56.9 (0.2), mem = 1518.2M
[08/19 03:11:38   3624s] GigaOpt running with 1 threads.
[08/19 03:11:38   3624s] Info: 1 threads available for lower-level modules during optimization.
[08/19 03:11:38   3624s] OPERPROF: Starting DPlace-Init at level 1, MEM:1518.2M, EPOCH TIME: 1692394898.639752
[08/19 03:11:38   3624s] z: 2, totalTracks: 1
[08/19 03:11:38   3624s] z: 4, totalTracks: 1
[08/19 03:11:38   3624s] z: 6, totalTracks: 1
[08/19 03:11:38   3624s] z: 8, totalTracks: 1
[08/19 03:11:38   3624s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:38   3624s] All LLGs are deleted
[08/19 03:11:38   3624s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1518.2M, EPOCH TIME: 1692394898.641908
[08/19 03:11:38   3624s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1518.2M, EPOCH TIME: 1692394898.642104
[08/19 03:11:38   3624s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1518.2M, EPOCH TIME: 1692394898.642152
[08/19 03:11:38   3624s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1518.2M, EPOCH TIME: 1692394898.642945
[08/19 03:11:38   3624s] Core basic site is CoreSite
[08/19 03:11:38   3624s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1518.2M, EPOCH TIME: 1692394898.656703
[08/19 03:11:38   3624s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:1518.2M, EPOCH TIME: 1692394898.660397
[08/19 03:11:38   3624s] Fast DP-INIT is on for default
[08/19 03:11:38   3624s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:11:38   3624s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1518.2M, EPOCH TIME: 1692394898.661360
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:38   3624s] OPERPROF:     Starting CMU at level 3, MEM:1518.2M, EPOCH TIME: 1692394898.661479
[08/19 03:11:38   3624s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1518.2M, EPOCH TIME: 1692394898.661647
[08/19 03:11:38   3624s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1518.2M, EPOCH TIME: 1692394898.661689
[08/19 03:11:38   3624s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1518.2MB).
[08/19 03:11:38   3624s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1518.2M, EPOCH TIME: 1692394898.661821
[08/19 03:11:38   3624s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1518.2M, EPOCH TIME: 1692394898.661912
[08/19 03:11:38   3624s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1518.2M, EPOCH TIME: 1692394898.662926
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 03:11:38   3624s] Summary for sequential cells identification: 
[08/19 03:11:38   3624s]   Identified SBFF number: 104
[08/19 03:11:38   3624s]   Identified MBFF number: 0
[08/19 03:11:38   3624s]   Identified SB Latch number: 0
[08/19 03:11:38   3624s]   Identified MB Latch number: 0
[08/19 03:11:38   3624s]   Not identified SBFF number: 16
[08/19 03:11:38   3624s]   Not identified MBFF number: 0
[08/19 03:11:38   3624s]   Not identified SB Latch number: 0
[08/19 03:11:38   3624s]   Not identified MB Latch number: 0
[08/19 03:11:38   3624s]   Number of sequential cells which are not FFs: 32
[08/19 03:11:38   3624s]  Visiting view : setup
[08/19 03:11:38   3624s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/19 03:11:38   3624s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 03:11:38   3624s]  Visiting view : hold
[08/19 03:11:38   3624s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/19 03:11:38   3624s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 03:11:38   3624s] TLC MultiMap info (StdDelay):
[08/19 03:11:38   3624s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 03:11:38   3624s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/19 03:11:38   3624s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 03:11:38   3624s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/19 03:11:38   3624s]  Setting StdDelay to: 36.8ps
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 03:11:38   3624s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:38   3624s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s] Creating Lib Analyzer ...
[08/19 03:11:38   3624s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:38   3624s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[08/19 03:11:38   3624s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[08/19 03:11:38   3624s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 03:11:38   3624s] 
[08/19 03:11:38   3624s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:39   3624s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:25 mem=1528.2M
[08/19 03:11:39   3624s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:25 mem=1528.2M
[08/19 03:11:39   3624s] Creating Lib Analyzer, finished. 
[08/19 03:11:39   3624s] AAE DB initialization (MEM=1509.12 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/19 03:11:39   3624s] #optDebug: fT-S <1 2 3 1 0>
[08/19 03:11:39   3624s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/19 03:11:39   3624s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/19 03:11:39   3624s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1198.1M, totSessionCpu=1:00:25 **
[08/19 03:11:39   3624s] *** optDesign -preCTS ***
[08/19 03:11:39   3624s] DRC Margin: user margin 0.0; extra margin 0.2
[08/19 03:11:39   3624s] Setup Target Slack: user slack 0; extra slack 0.0
[08/19 03:11:39   3624s] Hold Target Slack: user slack 0
[08/19 03:11:39   3624s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/19 03:11:39   3624s] Type 'man IMPOPT-3195' for more detail.
[08/19 03:11:39   3624s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1498.1M, EPOCH TIME: 1692394899.423004
[08/19 03:11:39   3624s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1498.1M, EPOCH TIME: 1692394899.438388
[08/19 03:11:39   3624s] Multi-VT timing optimization disabled based on library information.
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] TimeStamp Deleting Cell Server Begin ...
[08/19 03:11:39   3624s] Deleting Lib Analyzer.
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] TimeStamp Deleting Cell Server End ...
[08/19 03:11:39   3624s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 03:11:39   3624s] Summary for sequential cells identification: 
[08/19 03:11:39   3624s]   Identified SBFF number: 104
[08/19 03:11:39   3624s]   Identified MBFF number: 0
[08/19 03:11:39   3624s]   Identified SB Latch number: 0
[08/19 03:11:39   3624s]   Identified MB Latch number: 0
[08/19 03:11:39   3624s]   Not identified SBFF number: 16
[08/19 03:11:39   3624s]   Not identified MBFF number: 0
[08/19 03:11:39   3624s]   Not identified SB Latch number: 0
[08/19 03:11:39   3624s]   Not identified MB Latch number: 0
[08/19 03:11:39   3624s]   Number of sequential cells which are not FFs: 32
[08/19 03:11:39   3624s]  Visiting view : setup
[08/19 03:11:39   3624s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/19 03:11:39   3624s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 03:11:39   3624s]  Visiting view : hold
[08/19 03:11:39   3624s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/19 03:11:39   3624s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 03:11:39   3624s] TLC MultiMap info (StdDelay):
[08/19 03:11:39   3624s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 03:11:39   3624s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/19 03:11:39   3624s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 03:11:39   3624s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/19 03:11:39   3624s]  Setting StdDelay to: 36.8ps
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] TimeStamp Deleting Cell Server Begin ...
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] TimeStamp Deleting Cell Server End ...
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] Creating Lib Analyzer ...
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 03:11:39   3624s] Summary for sequential cells identification: 
[08/19 03:11:39   3624s]   Identified SBFF number: 104
[08/19 03:11:39   3624s]   Identified MBFF number: 0
[08/19 03:11:39   3624s]   Identified SB Latch number: 0
[08/19 03:11:39   3624s]   Identified MB Latch number: 0
[08/19 03:11:39   3624s]   Not identified SBFF number: 16
[08/19 03:11:39   3624s]   Not identified MBFF number: 0
[08/19 03:11:39   3624s]   Not identified SB Latch number: 0
[08/19 03:11:39   3624s]   Not identified MB Latch number: 0
[08/19 03:11:39   3624s]   Number of sequential cells which are not FFs: 32
[08/19 03:11:39   3624s]  Visiting view : setup
[08/19 03:11:39   3624s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[08/19 03:11:39   3624s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 03:11:39   3624s]  Visiting view : hold
[08/19 03:11:39   3624s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[08/19 03:11:39   3624s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 03:11:39   3624s] TLC MultiMap info (StdDelay):
[08/19 03:11:39   3624s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 03:11:39   3624s]   : fast_delay + fast + 1 + rc_corner := 13ps
[08/19 03:11:39   3624s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 03:11:39   3624s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[08/19 03:11:39   3624s]  Setting StdDelay to: 38.8ps
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 03:11:39   3624s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:39   3624s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 03:11:39   3624s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 03:11:39   3624s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 03:11:39   3624s] 
[08/19 03:11:39   3624s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:39   3625s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:25 mem=1498.1M
[08/19 03:11:39   3625s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:25 mem=1498.1M
[08/19 03:11:39   3625s] Creating Lib Analyzer, finished. 
[08/19 03:11:39   3625s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1498.1M, EPOCH TIME: 1692394899.980553
[08/19 03:11:39   3625s] All LLGs are deleted
[08/19 03:11:39   3625s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1498.1M, EPOCH TIME: 1692394899.980602
[08/19 03:11:39   3625s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1498.1M, EPOCH TIME: 1692394899.980662
[08/19 03:11:39   3625s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:1498.1M, EPOCH TIME: 1692394899.980853
[08/19 03:11:39   3625s] ### Creating LA Mngr. totSessionCpu=1:00:25 mem=1498.1M
[08/19 03:11:39   3625s] ### Creating LA Mngr, finished. totSessionCpu=1:00:25 mem=1498.1M
[08/19 03:11:39   3625s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1498.12 MB )
[08/19 03:11:39   3625s] (I)      ==================== Layers =====================
[08/19 03:11:39   3625s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:39   3625s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 03:11:39   3625s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:39   3625s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 03:11:39   3625s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 03:11:39   3625s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:39   3625s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 03:11:39   3625s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 03:11:39   3625s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 03:11:39   3625s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 03:11:39   3625s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 03:11:39   3625s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 03:11:39   3625s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 03:11:39   3625s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 03:11:39   3625s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 03:11:39   3625s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 03:11:39   3625s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 03:11:39   3625s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 03:11:39   3625s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 03:11:39   3625s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 03:11:39   3625s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:39   3625s] (I)      Started Import and model ( Curr Mem: 1498.12 MB )
[08/19 03:11:39   3625s] (I)      Default power domain name = counter
[08/19 03:11:39   3625s] .Number of ignored instance 0
[08/19 03:11:39   3625s] (I)      Number of inbound cells 0
[08/19 03:11:39   3625s] (I)      Number of opened ILM blockages 0
[08/19 03:11:39   3625s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/19 03:11:39   3625s] (I)      numMoveCells=23, numMacros=0  numPads=10  numMultiRowHeightInsts=0
[08/19 03:11:39   3625s] (I)      cell height: 3420, count: 23
[08/19 03:11:39   3625s] (I)      Number of nets = 26 ( 0 ignored )
[08/19 03:11:39   3625s] (I)      Read rows... (mem=1498.1M)
[08/19 03:11:39   3625s] (I)      Done Read rows (cpu=0.000s, mem=1498.1M)
[08/19 03:11:39   3625s] (I)      Identified Clock instances: Flop 8, Clock buffer/inverter 0, Gate 0, Logic 0
[08/19 03:11:39   3625s] (I)      Read module constraints... (mem=1498.1M)
[08/19 03:11:39   3625s] (I)      Done Read module constraints (cpu=0.000s, mem=1498.1M)
[08/19 03:11:39   3625s] (I)      == Non-default Options ==
[08/19 03:11:39   3625s] (I)      Maximum routing layer                              : 11
[08/19 03:11:39   3625s] (I)      Buffering-aware routing                            : true
[08/19 03:11:39   3625s] (I)      Spread congestion away from blockages              : true
[08/19 03:11:39   3625s] (I)      Number of threads                                  : 1
[08/19 03:11:39   3625s] (I)      Overflow penalty cost                              : 10
[08/19 03:11:39   3625s] (I)      Punch through distance                             : 370.871000
[08/19 03:11:39   3625s] (I)      Source-to-sink ratio                               : 0.300000
[08/19 03:11:39   3625s] (I)      Method to set GCell size                           : row
[08/19 03:11:39   3625s] (I)      Counted 262 PG shapes. We will not process PG shapes layer by layer.
[08/19 03:11:39   3625s] (I)      Use row-based GCell size
[08/19 03:11:39   3625s] (I)      Use row-based GCell align
[08/19 03:11:39   3625s] (I)      layer 0 area = 80000
[08/19 03:11:39   3625s] (I)      layer 1 area = 80000
[08/19 03:11:39   3625s] (I)      layer 2 area = 80000
[08/19 03:11:39   3625s] (I)      layer 3 area = 80000
[08/19 03:11:39   3625s] (I)      layer 4 area = 80000
[08/19 03:11:39   3625s] (I)      layer 5 area = 80000
[08/19 03:11:39   3625s] (I)      layer 6 area = 80000
[08/19 03:11:39   3625s] (I)      layer 7 area = 80000
[08/19 03:11:39   3625s] (I)      layer 8 area = 80000
[08/19 03:11:39   3625s] (I)      layer 9 area = 400000
[08/19 03:11:39   3625s] (I)      layer 10 area = 400000
[08/19 03:11:39   3625s] (I)      GCell unit size   : 3420
[08/19 03:11:39   3625s] (I)      GCell multiplier  : 1
[08/19 03:11:39   3625s] (I)      GCell row height  : 3420
[08/19 03:11:39   3625s] (I)      Actual row height : 3420
[08/19 03:11:39   3625s] (I)      GCell align ref   : 10000 10260
[08/19 03:11:39   3625s] [NR-eGR] Track table information for default rule: 
[08/19 03:11:39   3625s] [NR-eGR] Metal1 has no routable track
[08/19 03:11:39   3625s] [NR-eGR] Metal2 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal3 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal4 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal5 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal6 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal7 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal8 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal9 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal10 has single uniform track structure
[08/19 03:11:39   3625s] [NR-eGR] Metal11 has single uniform track structure
[08/19 03:11:39   3625s] (I)      ==================== Default via =====================
[08/19 03:11:39   3625s] (I)      +----+------------------+----------------------------+
[08/19 03:11:39   3625s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 03:11:39   3625s] (I)      +----+------------------+----------------------------+
[08/19 03:11:39   3625s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 03:11:39   3625s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 03:11:39   3625s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 03:11:39   3625s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 03:11:39   3625s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 03:11:39   3625s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 03:11:39   3625s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 03:11:39   3625s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 03:11:39   3625s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 03:11:39   3625s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 03:11:39   3625s] (I)      +----+------------------+----------------------------+
[08/19 03:11:39   3625s] [NR-eGR] Read 452 PG shapes
[08/19 03:11:39   3625s] [NR-eGR] Read 0 clock shapes
[08/19 03:11:39   3625s] [NR-eGR] Read 0 other shapes
[08/19 03:11:39   3625s] [NR-eGR] #Routing Blockages  : 0
[08/19 03:11:39   3625s] [NR-eGR] #Instance Blockages : 0
[08/19 03:11:39   3625s] [NR-eGR] #PG Blockages       : 452
[08/19 03:11:39   3625s] [NR-eGR] #Halo Blockages     : 0
[08/19 03:11:39   3625s] [NR-eGR] #Boundary Blockages : 0
[08/19 03:11:39   3625s] [NR-eGR] #Clock Blockages    : 0
[08/19 03:11:39   3625s] [NR-eGR] #Other Blockages    : 0
[08/19 03:11:39   3625s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 03:11:39   3625s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 03:11:39   3625s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 03:11:39   3625s] (I)      early_global_route_priority property id does not exist.
[08/19 03:11:39   3625s] (I)      Read Num Blocks=452  Num Prerouted Wires=0  Num CS=0
[08/19 03:11:39   3625s] (I)      Layer 1 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 2 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 3 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 4 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 5 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 6 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 7 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 9 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 03:11:39   3625s] (I)      Number of ignored nets                =      0
[08/19 03:11:39   3625s] (I)      Number of connected nets              =      0
[08/19 03:11:39   3625s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 03:11:39   3625s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 03:11:39   3625s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 03:11:39   3625s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 03:11:39   3625s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 03:11:39   3625s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 03:11:39   3625s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 03:11:39   3625s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 03:11:39   3625s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 03:11:39   3625s] (I)      Constructing bin map
[08/19 03:11:39   3625s] (I)      Initialize bin information with width=6840 height=6840
[08/19 03:11:39   3625s] (I)      Done constructing bin map
[08/19 03:11:39   3625s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 03:11:39   3625s] (I)      Ndr track 0 does not exist
[08/19 03:11:39   3625s] (I)      ---------------------Grid Graph Info--------------------
[08/19 03:11:39   3625s] (I)      Routing area        : (0, 0) - (45200, 37620)
[08/19 03:11:39   3625s] (I)      Core area           : (10000, 10260) - (35200, 27360)
[08/19 03:11:39   3625s] (I)      Site width          :   400  (dbu)
[08/19 03:11:39   3625s] (I)      Row height          :  3420  (dbu)
[08/19 03:11:39   3625s] (I)      GCell row height    :  3420  (dbu)
[08/19 03:11:39   3625s] (I)      GCell width         :  3420  (dbu)
[08/19 03:11:39   3625s] (I)      GCell height        :  3420  (dbu)
[08/19 03:11:39   3625s] (I)      Grid                :    13    11    11
[08/19 03:11:39   3625s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 03:11:39   3625s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 03:11:39   3625s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 03:11:39   3625s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 03:11:39   3625s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 03:11:39   3625s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 03:11:39   3625s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 03:11:39   3625s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 03:11:39   3625s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 03:11:39   3625s] (I)      Total num of tracks :     0   113    99   113    99   113    99   113    99    44    39
[08/19 03:11:39   3625s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 03:11:39   3625s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 03:11:39   3625s] (I)      --------------------------------------------------------
[08/19 03:11:39   3625s] 
[08/19 03:11:39   3625s] [NR-eGR] ============ Routing rule table ============
[08/19 03:11:39   3625s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 03:11:39   3625s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 03:11:39   3625s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 03:11:39   3625s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 03:11:39   3625s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:11:39   3625s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:11:39   3625s] [NR-eGR] ========================================
[08/19 03:11:39   3625s] [NR-eGR] 
[08/19 03:11:39   3625s] (I)      =============== Blocked Tracks ===============
[08/19 03:11:39   3625s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:39   3625s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 03:11:39   3625s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:39   3625s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 03:11:39   3625s] (I)      |     2 |    1243 |      516 |        41.51% |
[08/19 03:11:39   3625s] (I)      |     3 |    1287 |       96 |         7.46% |
[08/19 03:11:39   3625s] (I)      |     4 |    1243 |      516 |        41.51% |
[08/19 03:11:39   3625s] (I)      |     5 |    1287 |       96 |         7.46% |
[08/19 03:11:39   3625s] (I)      |     6 |    1243 |      516 |        41.51% |
[08/19 03:11:39   3625s] (I)      |     7 |    1287 |       96 |         7.46% |
[08/19 03:11:39   3625s] (I)      |     8 |    1243 |      516 |        41.51% |
[08/19 03:11:39   3625s] (I)      |     9 |    1287 |      192 |        14.92% |
[08/19 03:11:39   3625s] (I)      |    10 |     484 |      413 |        85.33% |
[08/19 03:11:39   3625s] (I)      |    11 |     507 |      255 |        50.30% |
[08/19 03:11:39   3625s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:39   3625s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1498.12 MB )
[08/19 03:11:39   3625s] (I)      Reset routing kernel
[08/19 03:11:39   3625s] (I)      Started Global Routing ( Curr Mem: 1498.12 MB )
[08/19 03:11:39   3625s] (I)      totalPins=93  totalGlobalPin=87 (93.55%)
[08/19 03:11:39   3625s] (I)      total 2D Cap : 9451 = (5005 H, 4446 V)
[08/19 03:11:39   3625s] (I)      #blocked areas for congestion spreading : 0
[08/19 03:11:39   3625s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 03:11:39   3625s] (I)      
[08/19 03:11:39   3625s] (I)      ============  Phase 1a Route ============
[08/19 03:11:39   3625s] (I)      Usage: 132 = (54 H, 78 V) = (1.08% H, 1.75% V) = (9.234e+01um H, 1.334e+02um V)
[08/19 03:11:39   3625s] (I)      
[08/19 03:11:39   3625s] (I)      ============  Phase 1b Route ============
[08/19 03:11:39   3625s] (I)      Usage: 132 = (54 H, 78 V) = (1.08% H, 1.75% V) = (9.234e+01um H, 1.334e+02um V)
[08/19 03:11:39   3625s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.257200e+02um
[08/19 03:11:39   3625s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 03:11:39   3625s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 03:11:39   3625s] (I)      
[08/19 03:11:39   3625s] (I)      ============  Phase 1c Route ============
[08/19 03:11:39   3625s] (I)      Usage: 132 = (54 H, 78 V) = (1.08% H, 1.75% V) = (9.234e+01um H, 1.334e+02um V)
[08/19 03:11:39   3625s] (I)      
[08/19 03:11:39   3625s] (I)      ============  Phase 1d Route ============
[08/19 03:11:39   3625s] (I)      Usage: 132 = (54 H, 78 V) = (1.08% H, 1.75% V) = (9.234e+01um H, 1.334e+02um V)
[08/19 03:11:39   3625s] (I)      
[08/19 03:11:39   3625s] (I)      ============  Phase 1e Route ============
[08/19 03:11:39   3625s] (I)      Usage: 132 = (54 H, 78 V) = (1.08% H, 1.75% V) = (9.234e+01um H, 1.334e+02um V)
[08/19 03:11:39   3625s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.257200e+02um
[08/19 03:11:39   3625s] (I)      
[08/19 03:11:39   3625s] (I)      ============  Phase 1l Route ============
[08/19 03:11:40   3625s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 03:11:40   3625s] (I)      Layer  2:        991        98         0           0        1112    ( 0.00%) 
[08/19 03:11:40   3625s] (I)      Layer  3:       1112        54         0           0        1188    ( 0.00%) 
[08/19 03:11:40   3625s] (I)      Layer  4:        991         3         0           0        1112    ( 0.00%) 
[08/19 03:11:40   3625s] (I)      Layer  5:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:11:40   3625s] (I)      Layer  6:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:40   3625s] (I)      Layer  7:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:11:40   3625s] (I)      Layer  8:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:40   3625s] (I)      Layer  9:       1057         0         0           0        1188    ( 0.00%) 
[08/19 03:11:40   3625s] (I)      Layer 10:         52         0         0         304         140    (68.46%) 
[08/19 03:11:40   3625s] (I)      Layer 11:        226         0         0         230         245    (48.48%) 
[08/19 03:11:40   3625s] (I)      Total:          8635       155         0         534        9580    ( 5.28%) 
[08/19 03:11:40   3625s] (I)      
[08/19 03:11:40   3625s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 03:11:40   3625s] [NR-eGR]                        OverCon            
[08/19 03:11:40   3625s] [NR-eGR]                         #Gcell     %Gcell
[08/19 03:11:40   3625s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 03:11:40   3625s] [NR-eGR] ----------------------------------------------
[08/19 03:11:40   3625s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR] ----------------------------------------------
[08/19 03:11:40   3625s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 03:11:40   3625s] [NR-eGR] 
[08/19 03:11:40   3625s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1498.12 MB )
[08/19 03:11:40   3625s] (I)      total 2D Cap : 9523 = (5042 H, 4481 V)
[08/19 03:11:40   3625s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 03:11:40   3625s] (I)      ============= Track Assignment ============
[08/19 03:11:40   3625s] (I)      Started Track Assignment (1T) ( Curr Mem: 1498.12 MB )
[08/19 03:11:40   3625s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 03:11:40   3625s] (I)      Run Multi-thread track assignment
[08/19 03:11:40   3625s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1498.12 MB )
[08/19 03:11:40   3625s] (I)      Started Export ( Curr Mem: 1498.12 MB )
[08/19 03:11:40   3625s] [NR-eGR]                  Length (um)  Vias 
[08/19 03:11:40   3625s] [NR-eGR] -----------------------------------
[08/19 03:11:40   3625s] [NR-eGR]  Metal1   (1H)             0    93 
[08/19 03:11:40   3625s] [NR-eGR]  Metal2   (2V)           147   143 
[08/19 03:11:40   3625s] [NR-eGR]  Metal3   (3H)           111     2 
[08/19 03:11:40   3625s] [NR-eGR]  Metal4   (4V)             5     0 
[08/19 03:11:40   3625s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 03:11:40   3625s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 03:11:40   3625s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 03:11:40   3625s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 03:11:40   3625s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 03:11:40   3625s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 03:11:40   3625s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 03:11:40   3625s] [NR-eGR] -----------------------------------
[08/19 03:11:40   3625s] [NR-eGR]           Total          263   238 
[08/19 03:11:40   3625s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:11:40   3625s] [NR-eGR] Total half perimeter of net bounding box: 222um
[08/19 03:11:40   3625s] [NR-eGR] Total length: 263um, number of vias: 238
[08/19 03:11:40   3625s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:11:40   3625s] [NR-eGR] Total eGR-routed clock nets wire length: 30um, number of vias: 25
[08/19 03:11:40   3625s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:11:40   3625s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1498.12 MB )
[08/19 03:11:40   3625s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1498.12 MB )
[08/19 03:11:40   3625s] (I)      ======================================= Runtime Summary ========================================
[08/19 03:11:40   3625s] (I)       Step                                             %       Start      Finish      Real       CPU 
[08/19 03:11:40   3625s] (I)      ------------------------------------------------------------------------------------------------
[08/19 03:11:40   3625s] (I)       Early Global Route kernel                  100.00%  461.38 sec  461.41 sec  0.02 sec  0.02 sec 
[08/19 03:11:40   3625s] (I)       +-Import and model                          26.62%  461.39 sec  461.39 sec  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)       | +-Create place DB                          2.48%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Import place data                      2.18%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Read instances and placement         0.49%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Read nets                            0.28%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Create route DB                         13.65%  461.39 sec  461.39 sec  0.00 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)       | | +-Import route data (1T)                12.54%  461.39 sec  461.39 sec  0.00 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Read blockages ( Layer 2-11 )        3.08%  461.39 sec  461.39 sec  0.00 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)       | | | | +-Read routing blockages             0.01%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | | +-Read instance blockages            0.07%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | | +-Read PG blockages                  0.31%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | | +-Read clock blockages               0.08%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | | +-Read other blockages               0.08%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | | +-Read boundary cut boxes            0.01%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Read blackboxes                      0.05%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Read prerouted                       0.23%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Read unlegalized nets                0.01%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Read nets                            0.27%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Set up via pillars                   0.02%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Initialize 3D grid graph             0.04%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Model blockage capacity              1.14%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | | +-Initialize 3D capacity             0.77%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Read aux data                            0.17%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Others data preparation                  0.16%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Create route kernel                      8.37%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       +-Global Routing                            38.57%  461.39 sec  461.40 sec  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)       | +-Initialization                           0.19%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Net group 1                             34.70%  461.39 sec  461.40 sec  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)       | | +-Generate topology                      0.35%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Phase 1a                               3.02%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Pattern routing (1T)                 2.28%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Add via demand to 2D                 0.05%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Phase 1b                               0.19%  461.39 sec  461.39 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Phase 1c                               0.13%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Phase 1d                               0.06%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Phase 1e                               0.86%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Route legalization                   0.32%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | | | +-Legalize Reach Aware Violations    0.03%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Phase 1l                              27.34%  461.40 sec  461.40 sec  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)       | | | +-Layer assignment (1T)               26.88%  461.40 sec  461.40 sec  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)       | +-Clean cong LA                            0.01%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       +-Export 3D cong map                         0.77%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Export 2D cong map                       0.20%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       +-Extract Global 3D Wires                    0.04%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       +-Track Assignment (1T)                      3.13%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Initialization                           0.09%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Track Assignment Kernel                  2.05%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Free Memory                              0.01%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       +-Export                                    10.47%  461.40 sec  461.41 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Export DB wires                          1.04%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Export all nets                        0.36%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | | +-Set wire vias                          0.07%  461.40 sec  461.40 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Report wirelength                        8.04%  461.40 sec  461.41 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Update net boxes                         0.17%  461.41 sec  461.41 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       | +-Update timing                            0.01%  461.41 sec  461.41 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)       +-Postprocess design                         2.86%  461.41 sec  461.41 sec  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)      ====================== Summary by functions ======================
[08/19 03:11:40   3625s] (I)       Lv  Step                                   %      Real       CPU 
[08/19 03:11:40   3625s] (I)      ------------------------------------------------------------------
[08/19 03:11:40   3625s] (I)        0  Early Global Route kernel        100.00%  0.02 sec  0.02 sec 
[08/19 03:11:40   3625s] (I)        1  Global Routing                    38.57%  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)        1  Import and model                  26.62%  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)        1  Export                            10.47%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        1  Track Assignment (1T)              3.13%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        1  Postprocess design                 2.86%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        1  Export 3D cong map                 0.77%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        1  Extract Global 3D Wires            0.04%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Net group 1                       34.70%  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)        2  Create route DB                   13.65%  0.00 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)        2  Create route kernel                8.37%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Report wirelength                  8.04%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Create place DB                    2.48%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Track Assignment Kernel            2.05%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Export DB wires                    1.04%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Initialization                     0.28%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Update net boxes                   0.17%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Read aux data                      0.17%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Others data preparation            0.16%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Phase 1l                          27.34%  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)        3  Import route data (1T)            12.54%  0.00 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)        3  Phase 1a                           3.02%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Import place data                  2.18%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Phase 1e                           0.86%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Export all nets                    0.36%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Generate topology                  0.35%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Phase 1b                           0.19%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Phase 1c                           0.13%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Set wire vias                      0.07%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        3  Phase 1d                           0.06%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Layer assignment (1T)             26.88%  0.01 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)        4  Read blockages ( Layer 2-11 )      3.08%  0.00 sec  0.01 sec 
[08/19 03:11:40   3625s] (I)        4  Pattern routing (1T)               2.28%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Model blockage capacity            1.14%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Read nets                          0.56%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Read instances and placement       0.49%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Route legalization                 0.32%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Read prerouted                     0.23%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Read blackboxes                    0.05%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Add via demand to 2D               0.05%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        4  Read unlegalized nets              0.01%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        5  Initialize 3D capacity             0.77%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        5  Read PG blockages                  0.31%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        5  Read clock blockages               0.08%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        5  Read other blockages               0.08%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        5  Read instance blockages            0.07%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        5  Legalize Reach Aware Violations    0.03%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[08/19 03:11:40   3625s] Extraction called for design 'counter' of instances=23 and nets=28 using extraction engine 'preRoute' .
[08/19 03:11:40   3625s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 03:11:40   3625s] Type 'man IMPEXT-3530' for more detail.
[08/19 03:11:40   3625s] PreRoute RC Extraction called for design counter.
[08/19 03:11:40   3625s] RC Extraction called in multi-corner(1) mode.
[08/19 03:11:40   3625s] RCMode: PreRoute
[08/19 03:11:40   3625s]       RC Corner Indexes            0   
[08/19 03:11:40   3625s] Capacitance Scaling Factor   : 1.00000 
[08/19 03:11:40   3625s] Resistance Scaling Factor    : 1.00000 
[08/19 03:11:40   3625s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 03:11:40   3625s] Clock Res. Scaling Factor    : 1.00000 
[08/19 03:11:40   3625s] Shrink Factor                : 0.90000
[08/19 03:11:40   3625s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 03:11:40   3625s] Using capacitance table file ...
[08/19 03:11:40   3625s] LayerId::1 widthSet size::4
[08/19 03:11:40   3625s] LayerId::2 widthSet size::4
[08/19 03:11:40   3625s] LayerId::3 widthSet size::4
[08/19 03:11:40   3625s] LayerId::4 widthSet size::4
[08/19 03:11:40   3625s] LayerId::5 widthSet size::4
[08/19 03:11:40   3625s] LayerId::6 widthSet size::4
[08/19 03:11:40   3625s] LayerId::7 widthSet size::5
[08/19 03:11:40   3625s] LayerId::8 widthSet size::5
[08/19 03:11:40   3625s] LayerId::9 widthSet size::5
[08/19 03:11:40   3625s] LayerId::10 widthSet size::4
[08/19 03:11:40   3625s] LayerId::11 widthSet size::3
[08/19 03:11:40   3625s] Updating RC grid for preRoute extraction ...
[08/19 03:11:40   3625s] eee: pegSigSF::1.070000
[08/19 03:11:40   3625s] Initializing multi-corner capacitance tables ... 
[08/19 03:11:40   3625s] Initializing multi-corner resistance tables ...
[08/19 03:11:40   3625s] Creating RPSQ from WeeR and WRes ...
[08/19 03:11:40   3625s] eee: l::1 avDens::0.037914 usedTrk::6.824562 availTrk::180.000000 sigTrk::6.824562
[08/19 03:11:40   3625s] eee: l::2 avDens::0.025136 usedTrk::8.596491 availTrk::342.000000 sigTrk::8.596491
[08/19 03:11:40   3625s] eee: l::3 avDens::0.018064 usedTrk::6.502924 availTrk::360.000000 sigTrk::6.502924
[08/19 03:11:40   3625s] eee: l::4 avDens::0.003379 usedTrk::0.288889 availTrk::85.500000 sigTrk::0.288889
[08/19 03:11:40   3625s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:40   3625s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:40   3625s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:40   3625s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:40   3625s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:40   3625s] eee: l::10 avDens::0.052666 usedTrk::7.204678 availTrk::136.800000 sigTrk::7.204678
[08/19 03:11:40   3625s] eee: l::11 avDens::0.040408 usedTrk::5.818713 availTrk::144.000000 sigTrk::5.818713
[08/19 03:11:40   3625s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:40   3625s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.018773 ; aWlH: 0.000000 ; Pmax: 0.804800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 03:11:40   3625s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1498.117M)
[08/19 03:11:40   3625s] All LLGs are deleted
[08/19 03:11:40   3625s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1498.1M, EPOCH TIME: 1692394900.060630
[08/19 03:11:40   3625s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1498.1M, EPOCH TIME: 1692394900.060861
[08/19 03:11:40   3625s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1498.1M, EPOCH TIME: 1692394900.060909
[08/19 03:11:40   3625s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1498.1M, EPOCH TIME: 1692394900.061704
[08/19 03:11:40   3625s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1498.1M, EPOCH TIME: 1692394900.076210
[08/19 03:11:40   3625s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1498.1M, EPOCH TIME: 1692394900.079683
[08/19 03:11:40   3625s] Fast DP-INIT is on for default
[08/19 03:11:40   3625s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1498.1M, EPOCH TIME: 1692394900.080684
[08/19 03:11:40   3625s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.020, MEM:1498.1M, EPOCH TIME: 1692394900.080861
[08/19 03:11:40   3625s] Starting delay calculation for Setup views
[08/19 03:11:40   3625s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:11:40   3625s] #################################################################################
[08/19 03:11:40   3625s] # Design Stage: PreRoute
[08/19 03:11:40   3625s] # Design Name: counter
[08/19 03:11:40   3625s] # Design Mode: 90nm
[08/19 03:11:40   3625s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:11:40   3625s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:11:40   3625s] # Signoff Settings: SI Off 
[08/19 03:11:40   3625s] #################################################################################
[08/19 03:11:40   3625s] Calculate delays in BcWc mode...
[08/19 03:11:40   3625s] Topological Sorting (REAL = 0:00:00.0, MEM = 1506.4M, InitMEM = 1506.4M)
[08/19 03:11:40   3625s] Start delay calculation (fullDC) (1 T). (MEM=1506.42)
[08/19 03:11:40   3625s] Start AAE Lib Loading. (MEM=1517.93)
[08/19 03:11:40   3625s] End AAE Lib Loading. (MEM=1527.47 CPU=0:00:00.0 Real=0:00:00.0)
[08/19 03:11:40   3625s] End AAE Lib Interpolated Model. (MEM=1527.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:11:40   3625s] Total number of fetched objects 26
[08/19 03:11:40   3625s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:11:40   3625s] End delay calculation. (MEM=1561.7 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:11:40   3625s] End delay calculation (fullDC). (MEM=1544.16 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:11:40   3625s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1544.2M) ***
[08/19 03:11:40   3625s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=1:00:25 mem=1544.2M)
[08/19 03:11:40   3625s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.156  |
|           TNS (ns):| -0.295  |
|    Violating Paths:|    3    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.889%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1237.4M, totSessionCpu=1:00:25 **
[08/19 03:11:40   3625s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 1:00:25.5/4:49:58.5 (0.2), mem = 1516.4M
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] =============================================================================================
[08/19 03:11:40   3625s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[08/19 03:11:40   3625s] =============================================================================================
[08/19 03:11:40   3625s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:40   3625s] ---------------------------------------------------------------------------------------------
[08/19 03:11:40   3625s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:40   3625s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:40   3625s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:40   3625s] [ CellServerInit         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[08/19 03:11:40   3625s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  70.5 % )     0:00:01.1 /  0:00:01.1    1.0
[08/19 03:11:40   3625s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:40   3625s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:40   3625s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 03:11:40   3625s] [ ExtractRC              ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[08/19 03:11:40   3625s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 03:11:40   3625s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:40   3625s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:40   3625s] [ MISC                   ]          0:00:00.3  (  16.7 % )     0:00:00.3 /  0:00:00.2    0.7
[08/19 03:11:40   3625s] ---------------------------------------------------------------------------------------------
[08/19 03:11:40   3625s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    0.9
[08/19 03:11:40   3625s] ---------------------------------------------------------------------------------------------
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/19 03:11:40   3625s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 03:11:40   3625s] ### Creating PhyDesignMc. totSessionCpu=1:00:26 mem=1516.4M
[08/19 03:11:40   3625s] OPERPROF: Starting DPlace-Init at level 1, MEM:1516.4M, EPOCH TIME: 1692394900.162016
[08/19 03:11:40   3625s] z: 2, totalTracks: 1
[08/19 03:11:40   3625s] z: 4, totalTracks: 1
[08/19 03:11:40   3625s] z: 6, totalTracks: 1
[08/19 03:11:40   3625s] z: 8, totalTracks: 1
[08/19 03:11:40   3625s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:40   3625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1516.4M, EPOCH TIME: 1692394900.164131
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:40   3625s] OPERPROF:     Starting CMU at level 3, MEM:1516.4M, EPOCH TIME: 1692394900.179116
[08/19 03:11:40   3625s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1516.4M, EPOCH TIME: 1692394900.179311
[08/19 03:11:40   3625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1516.4M, EPOCH TIME: 1692394900.179355
[08/19 03:11:40   3625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1516.4MB).
[08/19 03:11:40   3625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:1516.4M, EPOCH TIME: 1692394900.179431
[08/19 03:11:40   3625s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 03:11:40   3625s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:26 mem=1516.4M
[08/19 03:11:40   3625s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1516.4M, EPOCH TIME: 1692394900.179940
[08/19 03:11:40   3625s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:1516.4M, EPOCH TIME: 1692394900.180943
[08/19 03:11:40   3625s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 03:11:40   3625s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 03:11:40   3625s] ### Creating PhyDesignMc. totSessionCpu=1:00:26 mem=1516.4M
[08/19 03:11:40   3625s] OPERPROF: Starting DPlace-Init at level 1, MEM:1516.4M, EPOCH TIME: 1692394900.181256
[08/19 03:11:40   3625s] z: 2, totalTracks: 1
[08/19 03:11:40   3625s] z: 4, totalTracks: 1
[08/19 03:11:40   3625s] z: 6, totalTracks: 1
[08/19 03:11:40   3625s] z: 8, totalTracks: 1
[08/19 03:11:40   3625s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:40   3625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1516.4M, EPOCH TIME: 1692394900.183018
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:40   3625s] OPERPROF:     Starting CMU at level 3, MEM:1516.4M, EPOCH TIME: 1692394900.196993
[08/19 03:11:40   3625s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1516.4M, EPOCH TIME: 1692394900.197168
[08/19 03:11:40   3625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1516.4M, EPOCH TIME: 1692394900.197211
[08/19 03:11:40   3625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1516.4MB).
[08/19 03:11:40   3625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1516.4M, EPOCH TIME: 1692394900.197284
[08/19 03:11:40   3625s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 03:11:40   3625s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:26 mem=1516.4M
[08/19 03:11:40   3625s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1516.4M, EPOCH TIME: 1692394900.197435
[08/19 03:11:40   3625s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1516.4M, EPOCH TIME: 1692394900.198383
[08/19 03:11:40   3625s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 03:11:40   3625s] *** Starting optimizing excluded clock nets MEM= 1516.4M) ***
[08/19 03:11:40   3625s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1516.4M) ***
[08/19 03:11:40   3625s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/19 03:11:40   3625s] Begin: GigaOpt Route Type Constraints Refinement
[08/19 03:11:40   3625s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 1:00:25.5/4:49:58.5 (0.2), mem = 1516.4M
[08/19 03:11:40   3625s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27127.1
[08/19 03:11:40   3625s] ### Creating RouteCongInterface, started
[08/19 03:11:40   3625s] ### Creating TopoMgr, started
[08/19 03:11:40   3625s] ### Creating TopoMgr, finished
[08/19 03:11:40   3625s] #optDebug: Start CG creation (mem=1516.4M)
[08/19 03:11:40   3625s]  ...initializing CG  maxDriveDist 209.770500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 20.977000 
[08/19 03:11:40   3625s] (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgPrt (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgEgp (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgPbk (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgNrb(cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgObs (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgCon (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgPdm (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] #optDebug: {0, 1.000}
[08/19 03:11:40   3625s] ### Creating RouteCongInterface, finished
[08/19 03:11:40   3625s] Updated routing constraints on 0 nets.
[08/19 03:11:40   3625s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27127.1
[08/19 03:11:40   3625s] Bottom Preferred Layer:
[08/19 03:11:40   3625s]     None
[08/19 03:11:40   3625s] Via Pillar Rule:
[08/19 03:11:40   3625s]     None
[08/19 03:11:40   3625s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 1:00:25.6/4:49:58.6 (0.2), mem = 1696.1M
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] =============================================================================================
[08/19 03:11:40   3625s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[08/19 03:11:40   3625s] =============================================================================================
[08/19 03:11:40   3625s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:40   3625s] ---------------------------------------------------------------------------------------------
[08/19 03:11:40   3625s] [ RouteCongInterfaceInit ]      1   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:40   3625s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:40   3625s] ---------------------------------------------------------------------------------------------
[08/19 03:11:40   3625s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:40   3625s] ---------------------------------------------------------------------------------------------
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] End: GigaOpt Route Type Constraints Refinement
[08/19 03:11:40   3625s] The useful skew maximum allowed delay is: 0.2
[08/19 03:11:40   3625s] Deleting Lib Analyzer.
[08/19 03:11:40   3625s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 1:00:25.7/4:49:58.6 (0.2), mem = 1696.1M
[08/19 03:11:40   3625s] Info: 1 clock net  excluded from IPO operation.
[08/19 03:11:40   3625s] ### Creating LA Mngr. totSessionCpu=1:00:26 mem=1696.1M
[08/19 03:11:40   3625s] ### Creating LA Mngr, finished. totSessionCpu=1:00:26 mem=1696.1M
[08/19 03:11:40   3625s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/19 03:11:40   3625s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27127.2
[08/19 03:11:40   3625s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 03:11:40   3625s] ### Creating PhyDesignMc. totSessionCpu=1:00:26 mem=1696.1M
[08/19 03:11:40   3625s] OPERPROF: Starting DPlace-Init at level 1, MEM:1696.1M, EPOCH TIME: 1692394900.337133
[08/19 03:11:40   3625s] z: 2, totalTracks: 1
[08/19 03:11:40   3625s] z: 4, totalTracks: 1
[08/19 03:11:40   3625s] z: 6, totalTracks: 1
[08/19 03:11:40   3625s] z: 8, totalTracks: 1
[08/19 03:11:40   3625s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:40   3625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1696.1M, EPOCH TIME: 1692394900.339889
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:40   3625s] OPERPROF:     Starting CMU at level 3, MEM:1696.1M, EPOCH TIME: 1692394900.354154
[08/19 03:11:40   3625s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1696.1M, EPOCH TIME: 1692394900.354331
[08/19 03:11:40   3625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1696.1M, EPOCH TIME: 1692394900.354375
[08/19 03:11:40   3625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1696.1MB).
[08/19 03:11:40   3625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1696.1M, EPOCH TIME: 1692394900.354447
[08/19 03:11:40   3625s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 03:11:40   3625s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:26 mem=1696.1M
[08/19 03:11:40   3625s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] Footprint cell information for calculating maxBufDist
[08/19 03:11:40   3625s] *info: There are 10 candidate Buffer cells
[08/19 03:11:40   3625s] *info: There are 12 candidate Inverter cells
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:40   3625s] #optDebug: Start CG creation (mem=1696.1M)
[08/19 03:11:40   3625s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:40   3625s]  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[08/19 03:11:40   3625s] (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgPrt (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgEgp (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgPbk (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgNrb(cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgObs (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgCon (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s]  ...processing cgPdm (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1696.1M)
[08/19 03:11:40   3625s] ### Creating RouteCongInterface, started
[08/19 03:11:40   3625s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:40   3625s] 
[08/19 03:11:40   3625s] Creating Lib Analyzer ...
[08/19 03:11:40   3625s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:40   3626s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 03:11:40   3626s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 03:11:40   3626s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 03:11:40   3626s] 
[08/19 03:11:40   3626s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:41   3626s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:26 mem=1712.1M
[08/19 03:11:41   3626s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:26 mem=1712.1M
[08/19 03:11:41   3626s] Creating Lib Analyzer, finished. 
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] #optDebug: {0, 1.000}
[08/19 03:11:41   3626s] ### Creating RouteCongInterface, finished
[08/19 03:11:41   3626s] {MG  {7 0 10.6 0.274924}  {10 0 38.6 0.995249} }
[08/19 03:11:41   3626s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1731.2M, EPOCH TIME: 1692394901.243877
[08/19 03:11:41   3626s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1731.2M, EPOCH TIME: 1692394901.243974
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] Netlist preparation processing... 
[08/19 03:11:41   3626s] Removed 0 instance
[08/19 03:11:41   3626s] *info: Marking 0 isolation instances dont touch
[08/19 03:11:41   3626s] *info: Marking 0 level shifter instances dont touch
[08/19 03:11:41   3626s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1712.1M, EPOCH TIME: 1692394901.245778
[08/19 03:11:41   3626s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1616.1M, EPOCH TIME: 1692394901.247094
[08/19 03:11:41   3626s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 03:11:41   3626s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27127.2
[08/19 03:11:41   3626s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 1:00:26.6/4:49:59.5 (0.2), mem = 1616.1M
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] =============================================================================================
[08/19 03:11:41   3626s]  Step TAT Report for SimplifyNetlist #1                                         21.10-p004_1
[08/19 03:11:41   3626s] =============================================================================================
[08/19 03:11:41   3626s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:41   3626s] ---------------------------------------------------------------------------------------------
[08/19 03:11:41   3626s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  52.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 03:11:41   3626s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:41   3626s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 03:11:41   3626s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 03:11:41   3626s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  30.3 % )     0:00:00.3 /  0:00:00.3    1.0
[08/19 03:11:41   3626s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:41   3626s] [ MISC                   ]          0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:41   3626s] ---------------------------------------------------------------------------------------------
[08/19 03:11:41   3626s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/19 03:11:41   3626s] ---------------------------------------------------------------------------------------------
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] Active setup views:
[08/19 03:11:41   3626s]  setup
[08/19 03:11:41   3626s]   Dominating endpoints: 0
[08/19 03:11:41   3626s]   Dominating TNS: -0.000
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] Deleting Lib Analyzer.
[08/19 03:11:41   3626s] Begin: GigaOpt Global Optimization
[08/19 03:11:41   3626s] *info: use new DP (enabled)
[08/19 03:11:41   3626s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/19 03:11:41   3626s] Info: 1 clock net  excluded from IPO operation.
[08/19 03:11:41   3626s] *** GlobalOpt #1 [begin] : totSession cpu/real = 1:00:26.6/4:49:59.6 (0.2), mem = 1654.3M
[08/19 03:11:41   3626s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27127.3
[08/19 03:11:41   3626s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 03:11:41   3626s] ### Creating PhyDesignMc. totSessionCpu=1:00:27 mem=1654.3M
[08/19 03:11:41   3626s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/19 03:11:41   3626s] OPERPROF: Starting DPlace-Init at level 1, MEM:1654.3M, EPOCH TIME: 1692394901.260183
[08/19 03:11:41   3626s] z: 2, totalTracks: 1
[08/19 03:11:41   3626s] z: 4, totalTracks: 1
[08/19 03:11:41   3626s] z: 6, totalTracks: 1
[08/19 03:11:41   3626s] z: 8, totalTracks: 1
[08/19 03:11:41   3626s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:41   3626s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1654.3M, EPOCH TIME: 1692394901.262704
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:41   3626s] OPERPROF:     Starting CMU at level 3, MEM:1654.3M, EPOCH TIME: 1692394901.277346
[08/19 03:11:41   3626s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1654.3M, EPOCH TIME: 1692394901.277575
[08/19 03:11:41   3626s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1654.3M, EPOCH TIME: 1692394901.277619
[08/19 03:11:41   3626s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1654.3MB).
[08/19 03:11:41   3626s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1654.3M, EPOCH TIME: 1692394901.277692
[08/19 03:11:41   3626s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 03:11:41   3626s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:27 mem=1654.3M
[08/19 03:11:41   3626s] ### Creating RouteCongInterface, started
[08/19 03:11:41   3626s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] Creating Lib Analyzer ...
[08/19 03:11:41   3626s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:41   3626s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 03:11:41   3626s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 03:11:41   3626s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 03:11:41   3626s] 
[08/19 03:11:41   3626s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:41   3627s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:27 mem=1654.3M
[08/19 03:11:41   3627s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:27 mem=1654.3M
[08/19 03:11:41   3627s] Creating Lib Analyzer, finished. 
[08/19 03:11:41   3627s] 
[08/19 03:11:41   3627s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 03:11:41   3627s] 
[08/19 03:11:41   3627s] #optDebug: {0, 1.000}
[08/19 03:11:41   3627s] ### Creating RouteCongInterface, finished
[08/19 03:11:41   3627s] {MG  {7 0 10.6 0.274924}  {10 0 38.6 0.995249} }
[08/19 03:11:41   3627s] *info: 1 clock net excluded
[08/19 03:11:41   3627s] *info: 2 special nets excluded.
[08/19 03:11:41   3627s] *info: 2 no-driver nets excluded.
[08/19 03:11:41   3627s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1673.4M, EPOCH TIME: 1692394901.895566
[08/19 03:11:41   3627s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1673.4M, EPOCH TIME: 1692394901.895645
[08/19 03:11:41   3627s] ** GigaOpt Global Opt WNS Slack -0.156  TNS Slack -0.295 
[08/19 03:11:41   3627s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 03:11:41   3627s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
[08/19 03:11:41   3627s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 03:11:41   3627s] |  -0.156|  -0.295|   68.89%|   0:00:00.0| 1673.4M|     setup|  default| count_reg[7]/D  |
[08/19 03:11:41   3627s] |  -0.156|  -0.295|   68.89%|   0:00:00.0| 1673.4M|     setup|  default| count_reg[7]/D  |
[08/19 03:11:41   3627s] |  -0.156|  -0.295|   68.89%|   0:00:00.0| 1673.4M|     setup|  default| count_reg[7]/D  |
[08/19 03:11:41   3627s] |  -0.156|  -0.295|   68.89%|   0:00:00.0| 1673.4M|     setup|  default| count_reg[7]/D  |
[08/19 03:11:42   3627s] |  -0.059|  -0.114|   70.48%|   0:00:01.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.059|  -0.114|   70.48%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.059|  -0.114|   70.48%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.059|  -0.114|   70.48%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] |  -0.028|  -0.052|   71.11%|   0:00:00.0| 1712.0M|     setup|  default| count_reg[6]/D  |
[08/19 03:11:42   3627s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1712.0M) ***
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1712.0M) ***
[08/19 03:11:42   3627s] Bottom Preferred Layer:
[08/19 03:11:42   3627s]     None
[08/19 03:11:42   3627s] Via Pillar Rule:
[08/19 03:11:42   3627s]     None
[08/19 03:11:42   3627s] ** GigaOpt Global Opt End WNS Slack -0.028  TNS Slack -0.052 
[08/19 03:11:42   3627s] Total-nets :: 26, Stn-nets :: 0, ratio :: 0 %
[08/19 03:11:42   3627s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1692.9M, EPOCH TIME: 1692394902.023919
[08/19 03:11:42   3627s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1633.9M, EPOCH TIME: 1692394902.025355
[08/19 03:11:42   3627s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 03:11:42   3627s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27127.3
[08/19 03:11:42   3627s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 1:00:27.4/4:50:00.3 (0.2), mem = 1633.9M
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s] =============================================================================================
[08/19 03:11:42   3627s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[08/19 03:11:42   3627s] =============================================================================================
[08/19 03:11:42   3627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:42   3627s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3627s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  64.0 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 03:11:42   3627s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 03:11:42   3627s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 03:11:42   3627s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ BottleneckAnalyzerInit ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ TransformInit          ]      1   0:00:00.1  (  16.3 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:42   3627s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 03:11:42   3627s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ OptEval                ]     17   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ IncrDelayCalc          ]     10   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ SetupOptSlackGraph     ]     17   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3627s] [ MISC                   ]          0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:42   3627s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3627s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/19 03:11:42   3627s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s] End: GigaOpt Global Optimization
[08/19 03:11:42   3627s] *** Timing NOT met, worst failing slack is -0.028
[08/19 03:11:42   3627s] *** Check timing (0:00:00.0)
[08/19 03:11:42   3627s] Deleting Lib Analyzer.
[08/19 03:11:42   3627s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/19 03:11:42   3627s] Info: 1 clock net  excluded from IPO operation.
[08/19 03:11:42   3627s] ### Creating LA Mngr. totSessionCpu=1:00:27 mem=1633.9M
[08/19 03:11:42   3627s] ### Creating LA Mngr, finished. totSessionCpu=1:00:27 mem=1633.9M
[08/19 03:11:42   3627s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/19 03:11:42   3627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 03:11:42   3627s] ### Creating PhyDesignMc. totSessionCpu=1:00:27 mem=1691.1M
[08/19 03:11:42   3627s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.1M, EPOCH TIME: 1692394902.038160
[08/19 03:11:42   3627s] z: 2, totalTracks: 1
[08/19 03:11:42   3627s] z: 4, totalTracks: 1
[08/19 03:11:42   3627s] z: 6, totalTracks: 1
[08/19 03:11:42   3627s] z: 8, totalTracks: 1
[08/19 03:11:42   3627s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:42   3627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.1M, EPOCH TIME: 1692394902.040706
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:42   3627s] OPERPROF:     Starting CMU at level 3, MEM:1691.1M, EPOCH TIME: 1692394902.057081
[08/19 03:11:42   3627s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1691.1M, EPOCH TIME: 1692394902.057399
[08/19 03:11:42   3627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1691.1M, EPOCH TIME: 1692394902.057449
[08/19 03:11:42   3627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1691.1MB).
[08/19 03:11:42   3627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1691.1M, EPOCH TIME: 1692394902.057526
[08/19 03:11:42   3627s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 03:11:42   3627s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:27 mem=1691.1M
[08/19 03:11:42   3627s] Begin: Area Reclaim Optimization
[08/19 03:11:42   3627s] *** AreaOpt #1 [begin] : totSession cpu/real = 1:00:27.4/4:50:00.4 (0.2), mem = 1691.1M
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s] Creating Lib Analyzer ...
[08/19 03:11:42   3627s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3627s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 03:11:42   3627s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 03:11:42   3627s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:42   3627s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:28 mem=1693.1M
[08/19 03:11:42   3627s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:28 mem=1693.1M
[08/19 03:11:42   3627s] Creating Lib Analyzer, finished. 
[08/19 03:11:42   3627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27127.4
[08/19 03:11:42   3627s] ### Creating RouteCongInterface, started
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 03:11:42   3627s] 
[08/19 03:11:42   3627s] #optDebug: {0, 1.000}
[08/19 03:11:42   3627s] ### Creating RouteCongInterface, finished
[08/19 03:11:42   3627s] {MG  {7 0 10.6 0.274924}  {10 0 38.6 0.995249} }
[08/19 03:11:42   3627s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1693.1M, EPOCH TIME: 1692394902.649582
[08/19 03:11:42   3627s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1693.1M, EPOCH TIME: 1692394902.649662
[08/19 03:11:42   3627s] Reclaim Optimization WNS Slack -0.028  TNS Slack -0.052 Density 71.11
[08/19 03:11:42   3627s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:42   3627s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/19 03:11:42   3627s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:42   3628s] |   71.11%|        -|  -0.028|  -0.052|   0:00:00.0| 1693.1M|
[08/19 03:11:42   3628s] |   71.11%|        0|  -0.028|  -0.052|   0:00:00.0| 1693.1M|
[08/19 03:11:42   3628s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 03:11:42   3628s] |   71.11%|        0|  -0.028|  -0.052|   0:00:00.0| 1693.1M|
[08/19 03:11:42   3628s] |   71.11%|        0|  -0.028|  -0.052|   0:00:00.0| 1693.1M|
[08/19 03:11:42   3628s] |   71.11%|        0|  -0.028|  -0.052|   0:00:00.0| 1693.1M|
[08/19 03:11:42   3628s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 03:11:42   3628s] |   71.11%|        0|  -0.028|  -0.052|   0:00:00.0| 1693.1M|
[08/19 03:11:42   3628s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:42   3628s] Reclaim Optimization End WNS Slack -0.028  TNS Slack -0.052 Density 71.11
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[08/19 03:11:42   3628s] --------------------------------------------------------------
[08/19 03:11:42   3628s] |                                   | Total     | Sequential |
[08/19 03:11:42   3628s] --------------------------------------------------------------
[08/19 03:11:42   3628s] | Num insts resized                 |       0  |       0    |
[08/19 03:11:42   3628s] | Num insts undone                  |       0  |       0    |
[08/19 03:11:42   3628s] | Num insts Downsized               |       0  |       0    |
[08/19 03:11:42   3628s] | Num insts Samesized               |       0  |       0    |
[08/19 03:11:42   3628s] | Num insts Upsized                 |       0  |       0    |
[08/19 03:11:42   3628s] | Num multiple commits+uncommits    |       0  |       -    |
[08/19 03:11:42   3628s] --------------------------------------------------------------
[08/19 03:11:42   3628s] Bottom Preferred Layer:
[08/19 03:11:42   3628s]     None
[08/19 03:11:42   3628s] Via Pillar Rule:
[08/19 03:11:42   3628s]     None
[08/19 03:11:42   3628s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
[08/19 03:11:42   3628s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27127.4
[08/19 03:11:42   3628s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 1:00:28.0/4:50:01.0 (0.2), mem = 1693.1M
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] =============================================================================================
[08/19 03:11:42   3628s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[08/19 03:11:42   3628s] =============================================================================================
[08/19 03:11:42   3628s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:42   3628s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3628s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  78.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 03:11:42   3628s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ OptEval                ]     18   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ OptCommit              ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ MISC                   ]          0:00:00.1  (  20.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:42   3628s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3628s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[08/19 03:11:42   3628s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] Executing incremental physical updates
[08/19 03:11:42   3628s] Executing incremental physical updates
[08/19 03:11:42   3628s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1674.1M, EPOCH TIME: 1692394902.659746
[08/19 03:11:42   3628s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1636.1M, EPOCH TIME: 1692394902.660893
[08/19 03:11:42   3628s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 03:11:42   3628s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1636.05M, totSessionCpu=1:00:28).
[08/19 03:11:42   3628s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1636.1M, EPOCH TIME: 1692394902.667646
[08/19 03:11:42   3628s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1636.1M, EPOCH TIME: 1692394902.682356
[08/19 03:11:42   3628s] **INFO: Flow update: Design is easy to close.
[08/19 03:11:42   3628s] *** IncrReplace #1 [begin] : totSession cpu/real = 1:00:28.0/4:50:01.0 (0.2), mem = 1636.1M
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] *** Start incrementalPlace ***
[08/19 03:11:42   3628s] User Input Parameters:
[08/19 03:11:42   3628s] - Congestion Driven    : On
[08/19 03:11:42   3628s] - Timing Driven        : On
[08/19 03:11:42   3628s] - Area-Violation Based : On
[08/19 03:11:42   3628s] - Start Rollback Level : -5
[08/19 03:11:42   3628s] - Legalized            : On
[08/19 03:11:42   3628s] - Window Based         : Off
[08/19 03:11:42   3628s] - eDen incr mode       : Off
[08/19 03:11:42   3628s] - Small incr mode      : Off
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] TimeStamp Deleting Cell Server Begin ...
[08/19 03:11:42   3628s] Deleting Lib Analyzer.
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] TimeStamp Deleting Cell Server End ...
[08/19 03:11:42   3628s] Effort level <high> specified for reg2reg path_group
[08/19 03:11:42   3628s] No Views given, use default active views for adaptive view pruning
[08/19 03:11:42   3628s] SKP will enable view:
[08/19 03:11:42   3628s]   setup
[08/19 03:11:42   3628s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1636.1M, EPOCH TIME: 1692394902.727174
[08/19 03:11:42   3628s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1636.1M, EPOCH TIME: 1692394902.728746
[08/19 03:11:42   3628s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1636.1M, EPOCH TIME: 1692394902.728799
[08/19 03:11:42   3628s] Starting Early Global Route congestion estimation: mem = 1636.1M
[08/19 03:11:42   3628s] (I)      ==================== Layers =====================
[08/19 03:11:42   3628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:42   3628s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 03:11:42   3628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:42   3628s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:42   3628s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 03:11:42   3628s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 03:11:42   3628s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 03:11:42   3628s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 03:11:42   3628s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 03:11:42   3628s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 03:11:42   3628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:42   3628s] (I)      Started Import and model ( Curr Mem: 1636.05 MB )
[08/19 03:11:42   3628s] (I)      Default power domain name = counter
[08/19 03:11:42   3628s] .== Non-default Options ==
[08/19 03:11:42   3628s] (I)      Maximum routing layer                              : 11
[08/19 03:11:42   3628s] (I)      Number of threads                                  : 1
[08/19 03:11:42   3628s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 03:11:42   3628s] (I)      Method to set GCell size                           : row
[08/19 03:11:42   3628s] (I)      Counted 262 PG shapes. We will not process PG shapes layer by layer.
[08/19 03:11:42   3628s] (I)      Use row-based GCell size
[08/19 03:11:42   3628s] (I)      Use row-based GCell align
[08/19 03:11:42   3628s] (I)      layer 0 area = 80000
[08/19 03:11:42   3628s] (I)      layer 1 area = 80000
[08/19 03:11:42   3628s] (I)      layer 2 area = 80000
[08/19 03:11:42   3628s] (I)      layer 3 area = 80000
[08/19 03:11:42   3628s] (I)      layer 4 area = 80000
[08/19 03:11:42   3628s] (I)      layer 5 area = 80000
[08/19 03:11:42   3628s] (I)      layer 6 area = 80000
[08/19 03:11:42   3628s] (I)      layer 7 area = 80000
[08/19 03:11:42   3628s] (I)      layer 8 area = 80000
[08/19 03:11:42   3628s] (I)      layer 9 area = 400000
[08/19 03:11:42   3628s] (I)      layer 10 area = 400000
[08/19 03:11:42   3628s] (I)      GCell unit size   : 3420
[08/19 03:11:42   3628s] (I)      GCell multiplier  : 1
[08/19 03:11:42   3628s] (I)      GCell row height  : 3420
[08/19 03:11:42   3628s] (I)      Actual row height : 3420
[08/19 03:11:42   3628s] (I)      GCell align ref   : 10000 10260
[08/19 03:11:42   3628s] [NR-eGR] Track table information for default rule: 
[08/19 03:11:42   3628s] [NR-eGR] Metal1 has no routable track
[08/19 03:11:42   3628s] [NR-eGR] Metal2 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal3 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal4 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal5 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal6 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal7 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal8 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal9 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal10 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal11 has single uniform track structure
[08/19 03:11:42   3628s] (I)      ==================== Default via =====================
[08/19 03:11:42   3628s] (I)      +----+------------------+----------------------------+
[08/19 03:11:42   3628s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 03:11:42   3628s] (I)      +----+------------------+----------------------------+
[08/19 03:11:42   3628s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 03:11:42   3628s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 03:11:42   3628s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 03:11:42   3628s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 03:11:42   3628s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 03:11:42   3628s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 03:11:42   3628s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 03:11:42   3628s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 03:11:42   3628s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 03:11:42   3628s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 03:11:42   3628s] (I)      +----+------------------+----------------------------+
[08/19 03:11:42   3628s] [NR-eGR] Read 452 PG shapes
[08/19 03:11:42   3628s] [NR-eGR] Read 0 clock shapes
[08/19 03:11:42   3628s] [NR-eGR] Read 0 other shapes
[08/19 03:11:42   3628s] [NR-eGR] #Routing Blockages  : 0
[08/19 03:11:42   3628s] [NR-eGR] #Instance Blockages : 0
[08/19 03:11:42   3628s] [NR-eGR] #PG Blockages       : 452
[08/19 03:11:42   3628s] [NR-eGR] #Halo Blockages     : 0
[08/19 03:11:42   3628s] [NR-eGR] #Boundary Blockages : 0
[08/19 03:11:42   3628s] [NR-eGR] #Clock Blockages    : 0
[08/19 03:11:42   3628s] [NR-eGR] #Other Blockages    : 0
[08/19 03:11:42   3628s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 03:11:42   3628s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 03:11:42   3628s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 03:11:42   3628s] (I)      early_global_route_priority property id does not exist.
[08/19 03:11:42   3628s] (I)      Read Num Blocks=452  Num Prerouted Wires=0  Num CS=0
[08/19 03:11:42   3628s] (I)      Layer 1 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 2 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 3 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 4 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 5 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 6 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 7 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 9 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Number of ignored nets                =      0
[08/19 03:11:42   3628s] (I)      Number of connected nets              =      0
[08/19 03:11:42   3628s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 03:11:42   3628s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 03:11:42   3628s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 03:11:42   3628s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 03:11:42   3628s] (I)      Ndr track 0 does not exist
[08/19 03:11:42   3628s] (I)      ---------------------Grid Graph Info--------------------
[08/19 03:11:42   3628s] (I)      Routing area        : (0, 0) - (45200, 37620)
[08/19 03:11:42   3628s] (I)      Core area           : (10000, 10260) - (35200, 27360)
[08/19 03:11:42   3628s] (I)      Site width          :   400  (dbu)
[08/19 03:11:42   3628s] (I)      Row height          :  3420  (dbu)
[08/19 03:11:42   3628s] (I)      GCell row height    :  3420  (dbu)
[08/19 03:11:42   3628s] (I)      GCell width         :  3420  (dbu)
[08/19 03:11:42   3628s] (I)      GCell height        :  3420  (dbu)
[08/19 03:11:42   3628s] (I)      Grid                :    13    11    11
[08/19 03:11:42   3628s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 03:11:42   3628s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 03:11:42   3628s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 03:11:42   3628s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 03:11:42   3628s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 03:11:42   3628s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 03:11:42   3628s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 03:11:42   3628s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 03:11:42   3628s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 03:11:42   3628s] (I)      Total num of tracks :     0   113    99   113    99   113    99   113    99    44    39
[08/19 03:11:42   3628s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 03:11:42   3628s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 03:11:42   3628s] (I)      --------------------------------------------------------
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] [NR-eGR] ============ Routing rule table ============
[08/19 03:11:42   3628s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 03:11:42   3628s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 03:11:42   3628s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 03:11:42   3628s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 03:11:42   3628s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:11:42   3628s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:11:42   3628s] [NR-eGR] ========================================
[08/19 03:11:42   3628s] [NR-eGR] 
[08/19 03:11:42   3628s] (I)      =============== Blocked Tracks ===============
[08/19 03:11:42   3628s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:42   3628s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 03:11:42   3628s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:42   3628s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 03:11:42   3628s] (I)      |     2 |    1243 |      516 |        41.51% |
[08/19 03:11:42   3628s] (I)      |     3 |    1287 |       96 |         7.46% |
[08/19 03:11:42   3628s] (I)      |     4 |    1243 |      516 |        41.51% |
[08/19 03:11:42   3628s] (I)      |     5 |    1287 |       96 |         7.46% |
[08/19 03:11:42   3628s] (I)      |     6 |    1243 |      516 |        41.51% |
[08/19 03:11:42   3628s] (I)      |     7 |    1287 |       96 |         7.46% |
[08/19 03:11:42   3628s] (I)      |     8 |    1243 |      516 |        41.51% |
[08/19 03:11:42   3628s] (I)      |     9 |    1287 |      192 |        14.92% |
[08/19 03:11:42   3628s] (I)      |    10 |     484 |      413 |        85.33% |
[08/19 03:11:42   3628s] (I)      |    11 |     507 |      255 |        50.30% |
[08/19 03:11:42   3628s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:42   3628s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1636.05 MB )
[08/19 03:11:42   3628s] (I)      Reset routing kernel
[08/19 03:11:42   3628s] (I)      Started Global Routing ( Curr Mem: 1636.05 MB )
[08/19 03:11:42   3628s] (I)      totalPins=93  totalGlobalPin=87 (93.55%)
[08/19 03:11:42   3628s] (I)      total 2D Cap : 9451 = (5005 H, 4446 V)
[08/19 03:11:42   3628s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1a Route ============
[08/19 03:11:42   3628s] (I)      Usage: 132 = (50 H, 82 V) = (1.00% H, 1.84% V) = (8.550e+01um H, 1.402e+02um V)
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1b Route ============
[08/19 03:11:42   3628s] (I)      Usage: 132 = (50 H, 82 V) = (1.00% H, 1.84% V) = (8.550e+01um H, 1.402e+02um V)
[08/19 03:11:42   3628s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.257200e+02um
[08/19 03:11:42   3628s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 03:11:42   3628s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1c Route ============
[08/19 03:11:42   3628s] (I)      Usage: 132 = (50 H, 82 V) = (1.00% H, 1.84% V) = (8.550e+01um H, 1.402e+02um V)
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1d Route ============
[08/19 03:11:42   3628s] (I)      Usage: 132 = (50 H, 82 V) = (1.00% H, 1.84% V) = (8.550e+01um H, 1.402e+02um V)
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1e Route ============
[08/19 03:11:42   3628s] (I)      Usage: 132 = (50 H, 82 V) = (1.00% H, 1.84% V) = (8.550e+01um H, 1.402e+02um V)
[08/19 03:11:42   3628s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.257200e+02um
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1l Route ============
[08/19 03:11:42   3628s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 03:11:42   3628s] (I)      Layer  2:        991        99         0           0        1112    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  3:       1112        50         0           0        1188    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  4:        991         3         0           0        1112    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  5:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  6:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  7:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  8:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  9:       1057         0         0           0        1188    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer 10:         52         0         0         304         140    (68.46%) 
[08/19 03:11:42   3628s] (I)      Layer 11:        226         0         0         230         245    (48.48%) 
[08/19 03:11:42   3628s] (I)      Total:          8635       152         0         534        9580    ( 5.28%) 
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 03:11:42   3628s] [NR-eGR]                        OverCon            
[08/19 03:11:42   3628s] [NR-eGR]                         #Gcell     %Gcell
[08/19 03:11:42   3628s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 03:11:42   3628s] [NR-eGR] ----------------------------------------------
[08/19 03:11:42   3628s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR] ----------------------------------------------
[08/19 03:11:42   3628s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR] 
[08/19 03:11:42   3628s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1636.05 MB )
[08/19 03:11:42   3628s] (I)      total 2D Cap : 9523 = (5042 H, 4481 V)
[08/19 03:11:42   3628s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 03:11:42   3628s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1636.1M
[08/19 03:11:42   3628s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1636.1M, EPOCH TIME: 1692394902.744152
[08/19 03:11:42   3628s] OPERPROF: Starting HotSpotCal at level 1, MEM:1636.1M, EPOCH TIME: 1692394902.744197
[08/19 03:11:42   3628s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:42   3628s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 03:11:42   3628s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:42   3628s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 03:11:42   3628s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:42   3628s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 03:11:42   3628s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 03:11:42   3628s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1636.1M, EPOCH TIME: 1692394902.744361
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] === incrementalPlace Internal Loop 1 ===
[08/19 03:11:42   3628s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/19 03:11:42   3628s] OPERPROF: Starting IPInitSPData at level 1, MEM:1636.1M, EPOCH TIME: 1692394902.744831
[08/19 03:11:42   3628s] z: 2, totalTracks: 1
[08/19 03:11:42   3628s] z: 4, totalTracks: 1
[08/19 03:11:42   3628s] z: 6, totalTracks: 1
[08/19 03:11:42   3628s] z: 8, totalTracks: 1
[08/19 03:11:42   3628s] #spOpts: minPadR=1.1 
[08/19 03:11:42   3628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1636.1M, EPOCH TIME: 1692394902.747109
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:42   3628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1636.1M, EPOCH TIME: 1692394902.761856
[08/19 03:11:42   3628s] OPERPROF:   Starting post-place ADS at level 2, MEM:1636.1M, EPOCH TIME: 1692394902.761910
[08/19 03:11:42   3628s] ADSU 0.727 -> 0.727. GS 13.680
[08/19 03:11:42   3628s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1636.1M, EPOCH TIME: 1692394902.762025
[08/19 03:11:42   3628s] OPERPROF:   Starting spMPad at level 2, MEM:1630.1M, EPOCH TIME: 1692394902.762389
[08/19 03:11:42   3628s] OPERPROF:     Starting spContextMPad at level 3, MEM:1630.1M, EPOCH TIME: 1692394902.762427
[08/19 03:11:42   3628s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1630.1M, EPOCH TIME: 1692394902.762455
[08/19 03:11:42   3628s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1630.1M, EPOCH TIME: 1692394902.762501
[08/19 03:11:42   3628s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1630.1M, EPOCH TIME: 1692394902.762554
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] [spp] 0
[08/19 03:11:42   3628s] [adp] 0:1:1:3
[08/19 03:11:42   3628s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1630.1M, EPOCH TIME: 1692394902.762604
[08/19 03:11:42   3628s] SP #FI/SF FL/PI 0/0 23/0
[08/19 03:11:42   3628s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.018, MEM:1630.1M, EPOCH TIME: 1692394902.762642
[08/19 03:11:42   3628s] PP off. flexM 0
[08/19 03:11:42   3628s] OPERPROF: Starting CDPad at level 1, MEM:1630.1M, EPOCH TIME: 1692394902.762718
[08/19 03:11:42   3628s] 3DP is on.
[08/19 03:11:42   3628s] 3DP OF M2 0.000, M4 0.000. Diff 0
[08/19 03:11:42   3628s] design sh 0.151.
[08/19 03:11:42   3628s] design sh 0.144.
[08/19 03:11:42   3628s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/19 03:11:42   3628s] design sh 0.105.
[08/19 03:11:42   3628s] CDPadU 0.927 -> 0.860. R=0.727, N=23, GS=1.710
[08/19 03:11:42   3628s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:1630.1M, EPOCH TIME: 1692394902.762949
[08/19 03:11:42   3628s] OPERPROF: Starting InitSKP at level 1, MEM:1630.1M, EPOCH TIME: 1692394902.762983
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 03:11:42   3628s] TLC MultiMap info (StdDelay):
[08/19 03:11:42   3628s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 03:11:42   3628s]   : fast_delay + fast + 1 + rc_corner := 13ps
[08/19 03:11:42   3628s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 03:11:42   3628s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[08/19 03:11:42   3628s]  Setting StdDelay to: 38.8ps
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 03:11:42   3628s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[08/19 03:11:42   3628s] OPERPROF: Finished InitSKP at level 1, CPU:0.020, REAL:0.015, MEM:1634.1M, EPOCH TIME: 1692394902.778157
[08/19 03:11:42   3628s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] OPERPROF: Starting npPlace at level 1, MEM:1634.1M, EPOCH TIME: 1692394902.778744
[08/19 03:11:42   3628s] Iteration  4: Total net bbox = 1.684e+02 (6.02e+01 1.08e+02)
[08/19 03:11:42   3628s]               Est.  stn bbox = 1.875e+02 (7.06e+01 1.17e+02)
[08/19 03:11:42   3628s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1612.5M
[08/19 03:11:42   3628s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.018, MEM:1612.5M, EPOCH TIME: 1692394902.796878
[08/19 03:11:42   3628s] Legalizing MH Cells... 0 / 0 (level 2)
[08/19 03:11:42   3628s] No instances found in the vector
[08/19 03:11:42   3628s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1612.5M, DRC: 0)
[08/19 03:11:42   3628s] 0 (out of 0) MH cells were successfully legalized.
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] OPERPROF: Starting npPlace at level 1, MEM:1612.5M, EPOCH TIME: 1692394902.797741
[08/19 03:11:42   3628s] Iteration  5: Total net bbox = 2.034e+02 (8.16e+01 1.22e+02)
[08/19 03:11:42   3628s]               Est.  stn bbox = 2.237e+02 (9.30e+01 1.31e+02)
[08/19 03:11:42   3628s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1612.5M
[08/19 03:11:42   3628s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.017, MEM:1612.5M, EPOCH TIME: 1692394902.814531
[08/19 03:11:42   3628s] Legalizing MH Cells... 0 / 0 (level 3)
[08/19 03:11:42   3628s] No instances found in the vector
[08/19 03:11:42   3628s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1612.5M, DRC: 0)
[08/19 03:11:42   3628s] 0 (out of 0) MH cells were successfully legalized.
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] OPERPROF: Starting npPlace at level 1, MEM:1612.5M, EPOCH TIME: 1692394902.815417
[08/19 03:11:42   3628s] GP RA stats: MHOnly 0 nrInst 23 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/19 03:11:42   3628s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1612.5M, EPOCH TIME: 1692394902.828168
[08/19 03:11:42   3628s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1612.5M, EPOCH TIME: 1692394902.828217
[08/19 03:11:42   3628s] Iteration  6: Total net bbox = 2.001e+02 (8.28e+01 1.17e+02)
[08/19 03:11:42   3628s]               Est.  stn bbox = 2.204e+02 (9.41e+01 1.26e+02)
[08/19 03:11:42   3628s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1612.5M
[08/19 03:11:42   3628s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.013, MEM:1612.5M, EPOCH TIME: 1692394902.828439
[08/19 03:11:42   3628s] Legalizing MH Cells... 0 / 0 (level 4)
[08/19 03:11:42   3628s] No instances found in the vector
[08/19 03:11:42   3628s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1612.5M, DRC: 0)
[08/19 03:11:42   3628s] 0 (out of 0) MH cells were successfully legalized.
[08/19 03:11:42   3628s] Move report: Timing Driven Placement moves 23 insts, mean move: 1.45 um, max move: 3.45 um 
[08/19 03:11:42   3628s] 	Max move on inst (g277): (9.60, 10.26) --> (7.84, 11.96)
[08/19 03:11:42   3628s] no activity file in design. spp won't run.
[08/19 03:11:42   3628s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1612.5M, EPOCH TIME: 1692394902.829278
[08/19 03:11:42   3628s] Saved padding area to DB
[08/19 03:11:42   3628s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1612.5M, EPOCH TIME: 1692394902.829350
[08/19 03:11:42   3628s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1612.5M, EPOCH TIME: 1692394902.829393
[08/19 03:11:42   3628s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1612.5M, EPOCH TIME: 1692394902.829436
[08/19 03:11:42   3628s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/19 03:11:42   3628s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1612.5M, EPOCH TIME: 1692394902.829509
[08/19 03:11:42   3628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1612.5M, EPOCH TIME: 1692394902.830277
[08/19 03:11:42   3628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1612.5M, EPOCH TIME: 1692394902.830567
[08/19 03:11:42   3628s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.003, MEM:1612.5M, EPOCH TIME: 1692394902.831909
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1612.5M)
[08/19 03:11:42   3628s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/19 03:11:42   3628s] Type 'man IMPSP-9025' for more detail.
[08/19 03:11:42   3628s] CongRepair sets shifter mode to gplace
[08/19 03:11:42   3628s] TDRefine: refinePlace mode is spiral
[08/19 03:11:42   3628s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1612.5M, EPOCH TIME: 1692394902.833276
[08/19 03:11:42   3628s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1612.5M, EPOCH TIME: 1692394902.833352
[08/19 03:11:42   3628s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1612.5M, EPOCH TIME: 1692394902.833413
[08/19 03:11:42   3628s] z: 2, totalTracks: 1
[08/19 03:11:42   3628s] z: 4, totalTracks: 1
[08/19 03:11:42   3628s] z: 6, totalTracks: 1
[08/19 03:11:42   3628s] z: 8, totalTracks: 1
[08/19 03:11:42   3628s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:42   3628s] All LLGs are deleted
[08/19 03:11:42   3628s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1612.5M, EPOCH TIME: 1692394902.835964
[08/19 03:11:42   3628s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1612.5M, EPOCH TIME: 1692394902.836154
[08/19 03:11:42   3628s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1612.5M, EPOCH TIME: 1692394902.836201
[08/19 03:11:42   3628s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1612.5M, EPOCH TIME: 1692394902.837002
[08/19 03:11:42   3628s] Core basic site is CoreSite
[08/19 03:11:42   3628s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1612.5M, EPOCH TIME: 1692394902.849641
[08/19 03:11:42   3628s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.003, MEM:1613.3M, EPOCH TIME: 1692394902.852630
[08/19 03:11:42   3628s] Fast DP-INIT is on for default
[08/19 03:11:42   3628s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:11:42   3628s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.017, MEM:1613.3M, EPOCH TIME: 1692394902.853508
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:42   3628s] OPERPROF:         Starting CMU at level 5, MEM:1613.3M, EPOCH TIME: 1692394902.853617
[08/19 03:11:42   3628s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1613.3M, EPOCH TIME: 1692394902.853817
[08/19 03:11:42   3628s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:1613.3M, EPOCH TIME: 1692394902.853875
[08/19 03:11:42   3628s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1613.3MB).
[08/19 03:11:42   3628s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:1613.3M, EPOCH TIME: 1692394902.853955
[08/19 03:11:42   3628s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.021, MEM:1613.3M, EPOCH TIME: 1692394902.853984
[08/19 03:11:42   3628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27127.2
[08/19 03:11:42   3628s] OPERPROF:   Starting RefinePlace at level 2, MEM:1613.3M, EPOCH TIME: 1692394902.854026
[08/19 03:11:42   3628s] *** Starting refinePlace (1:00:28 mem=1613.3M) ***
[08/19 03:11:42   3628s] Total net bbox length = 2.144e+02 (9.711e+01 1.173e+02) (ext = 7.363e+01)
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:42   3628s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 03:11:42   3628s] (I)      Default power domain name = counter
[08/19 03:11:42   3628s] .Default power domain name = counter
[08/19 03:11:42   3628s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:1613.3M, EPOCH TIME: 1692394902.855453
[08/19 03:11:42   3628s] Starting refinePlace ...
[08/19 03:11:42   3628s] Default power domain name = counter
[08/19 03:11:42   3628s] .Default power domain name = counter
[08/19 03:11:42   3628s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/19 03:11:42   3628s] ** Cut row section cpu time 0:00:00.0.
[08/19 03:11:42   3628s]    Spread Effort: high, pre-route mode, useDDP on.
[08/19 03:11:42   3628s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1613.3MB) @(1:00:28 - 1:00:28).
[08/19 03:11:42   3628s] Move report: preRPlace moves 23 insts, mean move: 0.06 um, max move: 0.11 um 
[08/19 03:11:42   3628s] 	Max move on inst (count_reg[1]): (5.30, 10.25) --> (5.20, 10.26)
[08/19 03:11:42   3628s] 	Length: 18 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX1
[08/19 03:11:42   3628s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 03:11:42   3628s] Placement tweakage begins.
[08/19 03:11:42   3628s] wire length = 2.481e+02
[08/19 03:11:42   3628s] wire length = 2.456e+02
[08/19 03:11:42   3628s] Placement tweakage ends.
[08/19 03:11:42   3628s] Move report: tweak moves 4 insts, mean move: 1.65 um, max move: 2.40 um 
[08/19 03:11:42   3628s] 	Max move on inst (g275__2802): (9.00, 8.55) --> (6.60, 8.55)
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 03:11:42   3628s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 03:11:42   3628s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:11:42   3628s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:11:42   3628s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1613.3MB) @(1:00:28 - 1:00:28).
[08/19 03:11:42   3628s] Move report: Detail placement moves 23 insts, mean move: 0.35 um, max move: 2.44 um 
[08/19 03:11:42   3628s] 	Max move on inst (g275__2802): (9.03, 8.56) --> (6.60, 8.55)
[08/19 03:11:42   3628s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1613.3MB
[08/19 03:11:42   3628s] Statistics of distance of Instance movement in refine placement:
[08/19 03:11:42   3628s]   maximum (X+Y) =         2.44 um
[08/19 03:11:42   3628s]   inst (g275__2802) with max move: (9.031, 8.5635) -> (6.6, 8.55)
[08/19 03:11:42   3628s]   mean    (X+Y) =         0.35 um
[08/19 03:11:42   3628s] Summary Report:
[08/19 03:11:42   3628s] Instances move: 23 (out of 23 movable)
[08/19 03:11:42   3628s] Instances flipped: 0
[08/19 03:11:42   3628s] Mean displacement: 0.35 um
[08/19 03:11:42   3628s] Max displacement: 2.44 um (Instance: g275__2802) (9.031, 8.5635) -> (6.6, 8.55)
[08/19 03:11:42   3628s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[08/19 03:11:42   3628s] Total instances moved : 23
[08/19 03:11:42   3628s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.007, MEM:1613.3M, EPOCH TIME: 1692394902.862238
[08/19 03:11:42   3628s] Total net bbox length = 2.157e+02 (9.560e+01 1.201e+02) (ext = 7.175e+01)
[08/19 03:11:42   3628s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1613.3MB
[08/19 03:11:42   3628s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1613.3MB) @(1:00:28 - 1:00:28).
[08/19 03:11:42   3628s] *** Finished refinePlace (1:00:28 mem=1613.3M) ***
[08/19 03:11:42   3628s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27127.2
[08/19 03:11:42   3628s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.008, MEM:1613.3M, EPOCH TIME: 1692394902.862525
[08/19 03:11:42   3628s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1613.3M, EPOCH TIME: 1692394902.862570
[08/19 03:11:42   3628s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:1611.3M, EPOCH TIME: 1692394902.865146
[08/19 03:11:42   3628s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.032, MEM:1611.3M, EPOCH TIME: 1692394902.865220
[08/19 03:11:42   3628s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1611.3M, EPOCH TIME: 1692394902.865575
[08/19 03:11:42   3628s] Starting Early Global Route congestion estimation: mem = 1611.3M
[08/19 03:11:42   3628s] ==================== Layers =====================
[08/19 03:11:42   3628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:42   3628s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 03:11:42   3628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:42   3628s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 03:11:42   3628s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 03:11:42   3628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:42   3628s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 03:11:42   3628s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 03:11:42   3628s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 03:11:42   3628s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 03:11:42   3628s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 03:11:42   3628s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 03:11:42   3628s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 03:11:42   3628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:42   3628s] (I)      Started Import and model ( Curr Mem: 1611.28 MB )
[08/19 03:11:42   3628s] (I)      Default power domain name = counter
[08/19 03:11:42   3628s] .== Non-default Options ==
[08/19 03:11:42   3628s] (I)      Maximum routing layer                              : 11
[08/19 03:11:42   3628s] (I)      Number of threads                                  : 1
[08/19 03:11:42   3628s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 03:11:42   3628s] (I)      Method to set GCell size                           : row
[08/19 03:11:42   3628s] (I)      Counted 262 PG shapes. We will not process PG shapes layer by layer.
[08/19 03:11:42   3628s] (I)      Use row-based GCell size
[08/19 03:11:42   3628s] (I)      Use row-based GCell align
[08/19 03:11:42   3628s] (I)      layer 0 area = 80000
[08/19 03:11:42   3628s] (I)      layer 1 area = 80000
[08/19 03:11:42   3628s] (I)      layer 2 area = 80000
[08/19 03:11:42   3628s] (I)      layer 3 area = 80000
[08/19 03:11:42   3628s] (I)      layer 4 area = 80000
[08/19 03:11:42   3628s] (I)      layer 5 area = 80000
[08/19 03:11:42   3628s] (I)      layer 6 area = 80000
[08/19 03:11:42   3628s] (I)      layer 7 area = 80000
[08/19 03:11:42   3628s] (I)      layer 8 area = 80000
[08/19 03:11:42   3628s] (I)      layer 9 area = 400000
[08/19 03:11:42   3628s] (I)      layer 10 area = 400000
[08/19 03:11:42   3628s] (I)      GCell unit size   : 3420
[08/19 03:11:42   3628s] (I)      GCell multiplier  : 1
[08/19 03:11:42   3628s] (I)      GCell row height  : 3420
[08/19 03:11:42   3628s] (I)      Actual row height : 3420
[08/19 03:11:42   3628s] (I)      GCell align ref   : 10000 10260
[08/19 03:11:42   3628s] [NR-eGR] Track table information for default rule: 
[08/19 03:11:42   3628s] [NR-eGR] Metal1 has no routable track
[08/19 03:11:42   3628s] [NR-eGR] Metal2 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal3 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal4 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal5 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal6 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal7 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal8 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal9 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal10 has single uniform track structure
[08/19 03:11:42   3628s] [NR-eGR] Metal11 has single uniform track structure
[08/19 03:11:42   3628s] (I)      ==================== Default via =====================
[08/19 03:11:42   3628s] (I)      +----+------------------+----------------------------+
[08/19 03:11:42   3628s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 03:11:42   3628s] (I)      +----+------------------+----------------------------+
[08/19 03:11:42   3628s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 03:11:42   3628s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 03:11:42   3628s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 03:11:42   3628s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 03:11:42   3628s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 03:11:42   3628s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 03:11:42   3628s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 03:11:42   3628s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 03:11:42   3628s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 03:11:42   3628s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 03:11:42   3628s] (I)      +----+------------------+----------------------------+
[08/19 03:11:42   3628s] [NR-eGR] Read 452 PG shapes
[08/19 03:11:42   3628s] [NR-eGR] Read 0 clock shapes
[08/19 03:11:42   3628s] [NR-eGR] Read 0 other shapes
[08/19 03:11:42   3628s] [NR-eGR] #Routing Blockages  : 0
[08/19 03:11:42   3628s] [NR-eGR] #Instance Blockages : 0
[08/19 03:11:42   3628s] [NR-eGR] #PG Blockages       : 452
[08/19 03:11:42   3628s] [NR-eGR] #Halo Blockages     : 0
[08/19 03:11:42   3628s] [NR-eGR] #Boundary Blockages : 0
[08/19 03:11:42   3628s] [NR-eGR] #Clock Blockages    : 0
[08/19 03:11:42   3628s] [NR-eGR] #Other Blockages    : 0
[08/19 03:11:42   3628s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 03:11:42   3628s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 03:11:42   3628s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 03:11:42   3628s] (I)      early_global_route_priority property id does not exist.
[08/19 03:11:42   3628s] (I)      Read Num Blocks=452  Num Prerouted Wires=0  Num CS=0
[08/19 03:11:42   3628s] (I)      Layer 1 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 2 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 3 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 4 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 5 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 6 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 7 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 9 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 03:11:42   3628s] (I)      Number of ignored nets                =      0
[08/19 03:11:42   3628s] (I)      Number of connected nets              =      0
[08/19 03:11:42   3628s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 03:11:42   3628s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 03:11:42   3628s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 03:11:42   3628s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 03:11:42   3628s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 03:11:42   3628s] (I)      Ndr track 0 does not exist
[08/19 03:11:42   3628s] (I)      ---------------------Grid Graph Info--------------------
[08/19 03:11:42   3628s] (I)      Routing area        : (0, 0) - (45200, 37620)
[08/19 03:11:42   3628s] (I)      Core area           : (10000, 10260) - (35200, 27360)
[08/19 03:11:42   3628s] (I)      Site width          :   400  (dbu)
[08/19 03:11:42   3628s] (I)      Row height          :  3420  (dbu)
[08/19 03:11:42   3628s] (I)      GCell row height    :  3420  (dbu)
[08/19 03:11:42   3628s] (I)      GCell width         :  3420  (dbu)
[08/19 03:11:42   3628s] (I)      GCell height        :  3420  (dbu)
[08/19 03:11:42   3628s] (I)      Grid                :    13    11    11
[08/19 03:11:42   3628s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 03:11:42   3628s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 03:11:42   3628s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 03:11:42   3628s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 03:11:42   3628s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 03:11:42   3628s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 03:11:42   3628s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 03:11:42   3628s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 03:11:42   3628s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 03:11:42   3628s] (I)      Total num of tracks :     0   113    99   113    99   113    99   113    99    44    39
[08/19 03:11:42   3628s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 03:11:42   3628s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 03:11:42   3628s] (I)      --------------------------------------------------------
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] [NR-eGR] ============ Routing rule table ============
[08/19 03:11:42   3628s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 03:11:42   3628s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 03:11:42   3628s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 03:11:42   3628s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 03:11:42   3628s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:11:42   3628s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:11:42   3628s] [NR-eGR] ========================================
[08/19 03:11:42   3628s] [NR-eGR] 
[08/19 03:11:42   3628s] (I)      =============== Blocked Tracks ===============
[08/19 03:11:42   3628s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:42   3628s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 03:11:42   3628s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:42   3628s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 03:11:42   3628s] (I)      |     2 |    1243 |      516 |        41.51% |
[08/19 03:11:42   3628s] (I)      |     3 |    1287 |       96 |         7.46% |
[08/19 03:11:42   3628s] (I)      |     4 |    1243 |      516 |        41.51% |
[08/19 03:11:42   3628s] (I)      |     5 |    1287 |       96 |         7.46% |
[08/19 03:11:42   3628s] (I)      |     6 |    1243 |      516 |        41.51% |
[08/19 03:11:42   3628s] (I)      |     7 |    1287 |       96 |         7.46% |
[08/19 03:11:42   3628s] (I)      |     8 |    1243 |      516 |        41.51% |
[08/19 03:11:42   3628s] (I)      |     9 |    1287 |      192 |        14.92% |
[08/19 03:11:42   3628s] (I)      |    10 |     484 |      413 |        85.33% |
[08/19 03:11:42   3628s] (I)      |    11 |     507 |      255 |        50.30% |
[08/19 03:11:42   3628s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:42   3628s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1611.28 MB )
[08/19 03:11:42   3628s] (I)      Reset routing kernel
[08/19 03:11:42   3628s] (I)      Started Global Routing ( Curr Mem: 1611.28 MB )
[08/19 03:11:42   3628s] (I)      totalPins=93  totalGlobalPin=88 (94.62%)
[08/19 03:11:42   3628s] (I)      total 2D Cap : 9451 = (5005 H, 4446 V)
[08/19 03:11:42   3628s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1a Route ============
[08/19 03:11:42   3628s] (I)      Usage: 129 = (53 H, 76 V) = (1.06% H, 1.71% V) = (9.063e+01um H, 1.300e+02um V)
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1b Route ============
[08/19 03:11:42   3628s] (I)      Usage: 129 = (53 H, 76 V) = (1.06% H, 1.71% V) = (9.063e+01um H, 1.300e+02um V)
[08/19 03:11:42   3628s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.205900e+02um
[08/19 03:11:42   3628s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 03:11:42   3628s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1c Route ============
[08/19 03:11:42   3628s] (I)      Usage: 129 = (53 H, 76 V) = (1.06% H, 1.71% V) = (9.063e+01um H, 1.300e+02um V)
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1d Route ============
[08/19 03:11:42   3628s] (I)      Usage: 129 = (53 H, 76 V) = (1.06% H, 1.71% V) = (9.063e+01um H, 1.300e+02um V)
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1e Route ============
[08/19 03:11:42   3628s] (I)      Usage: 129 = (53 H, 76 V) = (1.06% H, 1.71% V) = (9.063e+01um H, 1.300e+02um V)
[08/19 03:11:42   3628s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.205900e+02um
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] (I)      ============  Phase 1l Route ============
[08/19 03:11:42   3628s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 03:11:42   3628s] (I)      Layer  2:        991       102         0           0        1112    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  3:       1112        53         0           0        1188    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  4:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  5:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  6:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  7:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  8:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer  9:       1057         0         0           0        1188    ( 0.00%) 
[08/19 03:11:42   3628s] (I)      Layer 10:         52         0         0         304         140    (68.46%) 
[08/19 03:11:42   3628s] (I)      Layer 11:        226         0         0         230         245    (48.48%) 
[08/19 03:11:42   3628s] (I)      Total:          8635       155         0         534        9580    ( 5.28%) 
[08/19 03:11:42   3628s] (I)      
[08/19 03:11:42   3628s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 03:11:42   3628s] [NR-eGR]                        OverCon            
[08/19 03:11:42   3628s] [NR-eGR]                         #Gcell     %Gcell
[08/19 03:11:42   3628s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 03:11:42   3628s] [NR-eGR] ----------------------------------------------
[08/19 03:11:42   3628s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR] ----------------------------------------------
[08/19 03:11:42   3628s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 03:11:42   3628s] [NR-eGR] 
[08/19 03:11:42   3628s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1611.28 MB )
[08/19 03:11:42   3628s] (I)      total 2D Cap : 9523 = (5042 H, 4481 V)
[08/19 03:11:42   3628s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 03:11:42   3628s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1611.3M
[08/19 03:11:42   3628s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.015, MEM:1611.3M, EPOCH TIME: 1692394902.880500
[08/19 03:11:42   3628s] OPERPROF: Starting HotSpotCal at level 1, MEM:1611.3M, EPOCH TIME: 1692394902.880534
[08/19 03:11:42   3628s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:42   3628s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 03:11:42   3628s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:42   3628s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 03:11:42   3628s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:42   3628s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 03:11:42   3628s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 03:11:42   3628s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1611.3M, EPOCH TIME: 1692394902.880714
[08/19 03:11:42   3628s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1611.3M, EPOCH TIME: 1692394902.880764
[08/19 03:11:42   3628s] Starting Early Global Route wiring: mem = 1611.3M
[08/19 03:11:42   3628s] (I)      ============= Track Assignment ============
[08/19 03:11:42   3628s] (I)      Started Track Assignment (1T) ( Curr Mem: 1611.28 MB )
[08/19 03:11:42   3628s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 03:11:42   3628s] (I)      Run Multi-thread track assignment
[08/19 03:11:42   3628s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1611.28 MB )
[08/19 03:11:42   3628s] (I)      Started Export ( Curr Mem: 1611.28 MB )
[08/19 03:11:42   3628s] [NR-eGR]                  Length (um)  Vias 
[08/19 03:11:42   3628s] [NR-eGR] -----------------------------------
[08/19 03:11:42   3628s] [NR-eGR]  Metal1   (1H)             0    93 
[08/19 03:11:42   3628s] [NR-eGR]  Metal2   (2V)           148   141 
[08/19 03:11:42   3628s] [NR-eGR]  Metal3   (3H)           112     0 
[08/19 03:11:42   3628s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 03:11:42   3628s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 03:11:42   3628s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 03:11:42   3628s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 03:11:42   3628s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 03:11:42   3628s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 03:11:42   3628s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 03:11:42   3628s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 03:11:42   3628s] [NR-eGR] -----------------------------------
[08/19 03:11:42   3628s] [NR-eGR]           Total          260   234 
[08/19 03:11:42   3628s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:11:42   3628s] [NR-eGR] Total half perimeter of net bounding box: 216um
[08/19 03:11:42   3628s] [NR-eGR] Total length: 260um, number of vias: 234
[08/19 03:11:42   3628s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:11:42   3628s] [NR-eGR] Total eGR-routed clock nets wire length: 31um, number of vias: 25
[08/19 03:11:42   3628s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:11:42   3628s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1611.28 MB )
[08/19 03:11:42   3628s] Early Global Route wiring runtime: 0.00 seconds, mem = 1611.3M
[08/19 03:11:42   3628s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.003, MEM:1611.3M, EPOCH TIME: 1692394902.884005
[08/19 03:11:42   3628s] 0 delay mode for cte disabled.
[08/19 03:11:42   3628s] SKP cleared!
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1603.3M, EPOCH TIME: 1692394902.894073
[08/19 03:11:42   3628s] All LLGs are deleted
[08/19 03:11:42   3628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1603.3M, EPOCH TIME: 1692394902.894179
[08/19 03:11:42   3628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1603.3M, EPOCH TIME: 1692394902.894236
[08/19 03:11:42   3628s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1603.3M, EPOCH TIME: 1692394902.894536
[08/19 03:11:42   3628s] Start to check current routing status for nets...
[08/19 03:11:42   3628s] All nets are already routed correctly.
[08/19 03:11:42   3628s] End to check current routing status for nets (mem=1603.3M)
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] Extraction called for design 'counter' of instances=23 and nets=28 using extraction engine 'preRoute' .
[08/19 03:11:42   3628s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 03:11:42   3628s] Type 'man IMPEXT-3530' for more detail.
[08/19 03:11:42   3628s] PreRoute RC Extraction called for design counter.
[08/19 03:11:42   3628s] RC Extraction called in multi-corner(1) mode.
[08/19 03:11:42   3628s] RCMode: PreRoute
[08/19 03:11:42   3628s]       RC Corner Indexes            0   
[08/19 03:11:42   3628s] Capacitance Scaling Factor   : 1.00000 
[08/19 03:11:42   3628s] Resistance Scaling Factor    : 1.00000 
[08/19 03:11:42   3628s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 03:11:42   3628s] Clock Res. Scaling Factor    : 1.00000 
[08/19 03:11:42   3628s] Shrink Factor                : 0.90000
[08/19 03:11:42   3628s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 03:11:42   3628s] Using capacitance table file ...
[08/19 03:11:42   3628s] LayerId::1 widthSet size::4
[08/19 03:11:42   3628s] LayerId::2 widthSet size::4
[08/19 03:11:42   3628s] LayerId::3 widthSet size::4
[08/19 03:11:42   3628s] LayerId::4 widthSet size::4
[08/19 03:11:42   3628s] LayerId::5 widthSet size::4
[08/19 03:11:42   3628s] LayerId::6 widthSet size::4
[08/19 03:11:42   3628s] LayerId::7 widthSet size::5
[08/19 03:11:42   3628s] LayerId::8 widthSet size::5
[08/19 03:11:42   3628s] LayerId::9 widthSet size::5
[08/19 03:11:42   3628s] LayerId::10 widthSet size::4
[08/19 03:11:42   3628s] LayerId::11 widthSet size::3
[08/19 03:11:42   3628s] Updating RC grid for preRoute extraction ...
[08/19 03:11:42   3628s] eee: pegSigSF::1.070000
[08/19 03:11:42   3628s] Initializing multi-corner capacitance tables ... 
[08/19 03:11:42   3628s] Initializing multi-corner resistance tables ...
[08/19 03:11:42   3628s] Creating RPSQ from WeeR and WRes ...
[08/19 03:11:42   3628s] eee: l::1 avDens::0.037914 usedTrk::6.824562 availTrk::180.000000 sigTrk::6.824562
[08/19 03:11:42   3628s] eee: l::2 avDens::0.025289 usedTrk::8.648830 availTrk::342.000000 sigTrk::8.648830
[08/19 03:11:42   3628s] eee: l::3 avDens::0.018194 usedTrk::6.549707 availTrk::360.000000 sigTrk::6.549707
[08/19 03:11:42   3628s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:42   3628s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:42   3628s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:42   3628s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:42   3628s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:42   3628s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:42   3628s] eee: l::10 avDens::0.052666 usedTrk::7.204678 availTrk::136.800000 sigTrk::7.204678
[08/19 03:11:42   3628s] eee: l::11 avDens::0.040408 usedTrk::5.818713 availTrk::144.000000 sigTrk::5.818713
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:42   3628s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 03:11:42   3628s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1603.277M)
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:42   3628s] Compute RC Scale Done ...
[08/19 03:11:42   3628s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1301.2M, totSessionCpu=1:00:28 **
[08/19 03:11:42   3628s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:11:42   3628s] #################################################################################
[08/19 03:11:42   3628s] # Design Stage: PreRoute
[08/19 03:11:42   3628s] # Design Name: counter
[08/19 03:11:42   3628s] # Design Mode: 90nm
[08/19 03:11:42   3628s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:11:42   3628s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:11:42   3628s] # Signoff Settings: SI Off 
[08/19 03:11:42   3628s] #################################################################################
[08/19 03:11:42   3628s] Calculate delays in BcWc mode...
[08/19 03:11:42   3628s] Topological Sorting (REAL = 0:00:00.0, MEM = 1599.4M, InitMEM = 1599.4M)
[08/19 03:11:42   3628s] Start delay calculation (fullDC) (1 T). (MEM=1599.38)
[08/19 03:11:42   3628s] End AAE Lib Interpolated Model. (MEM=1610.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:11:42   3628s] Total number of fetched objects 26
[08/19 03:11:42   3628s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:11:42   3628s] End delay calculation. (MEM=1626.58 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:11:42   3628s] End delay calculation (fullDC). (MEM=1626.58 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:11:42   3628s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1626.6M) ***
[08/19 03:11:42   3628s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 1:00:28.3/4:50:01.3 (0.2), mem = 1626.6M
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] =============================================================================================
[08/19 03:11:42   3628s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[08/19 03:11:42   3628s] =============================================================================================
[08/19 03:11:42   3628s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:42   3628s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3628s] [ CellServerInit         ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:42   3628s] [ ExtractRC              ]      1   0:00:00.0  (  13.3 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 03:11:42   3628s] [ FullDelayCalc          ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 03:11:42   3628s] [ MISC                   ]          0:00:00.2  (  78.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 03:11:42   3628s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3628s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/19 03:11:42   3628s] ---------------------------------------------------------------------------------------------
[08/19 03:11:42   3628s] 
[08/19 03:11:42   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:43   3628s] *** Timing NOT met, worst failing slack is -0.035
[08/19 03:11:43   3628s] *** Check timing (0:00:00.0)
[08/19 03:11:43   3628s] Begin: GigaOpt Optimization in WNS mode
[08/19 03:11:43   3628s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/19 03:11:43   3628s] Info: 1 clock net  excluded from IPO operation.
[08/19 03:11:43   3628s] *** WnsOpt #1 [begin] : totSession cpu/real = 1:00:28.4/4:50:01.3 (0.2), mem = 1642.6M
[08/19 03:11:43   3628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27127.5
[08/19 03:11:43   3628s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 03:11:43   3628s] ### Creating PhyDesignMc. totSessionCpu=1:00:28 mem=1642.6M
[08/19 03:11:43   3628s] OPERPROF: Starting DPlace-Init at level 1, MEM:1642.6M, EPOCH TIME: 1692394903.002348
[08/19 03:11:43   3628s] z: 2, totalTracks: 1
[08/19 03:11:43   3628s] z: 4, totalTracks: 1
[08/19 03:11:43   3628s] z: 6, totalTracks: 1
[08/19 03:11:43   3628s] z: 8, totalTracks: 1
[08/19 03:11:43   3628s] #spOpts: minPadR=1.1 
[08/19 03:11:43   3628s] All LLGs are deleted
[08/19 03:11:43   3628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1642.6M, EPOCH TIME: 1692394903.004528
[08/19 03:11:43   3628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1642.6M, EPOCH TIME: 1692394903.004750
[08/19 03:11:43   3628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1642.6M, EPOCH TIME: 1692394903.004800
[08/19 03:11:43   3628s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1642.6M, EPOCH TIME: 1692394903.005613
[08/19 03:11:43   3628s] Core basic site is CoreSite
[08/19 03:11:43   3628s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1642.6M, EPOCH TIME: 1692394903.019545
[08/19 03:11:43   3628s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1658.6M, EPOCH TIME: 1692394903.022481
[08/19 03:11:43   3628s] Fast DP-INIT is on for default
[08/19 03:11:43   3628s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:11:43   3628s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1658.6M, EPOCH TIME: 1692394903.023667
[08/19 03:11:43   3628s] 
[08/19 03:11:43   3628s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:43   3628s] OPERPROF:     Starting CMU at level 3, MEM:1658.6M, EPOCH TIME: 1692394903.023836
[08/19 03:11:43   3628s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1658.6M, EPOCH TIME: 1692394903.024035
[08/19 03:11:43   3628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1658.6M, EPOCH TIME: 1692394903.024106
[08/19 03:11:43   3628s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1658.6MB).
[08/19 03:11:43   3628s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1658.6M, EPOCH TIME: 1692394903.024181
[08/19 03:11:43   3628s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 03:11:43   3628s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:28 mem=1658.6M
[08/19 03:11:43   3628s] ### Creating RouteCongInterface, started
[08/19 03:11:43   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:43   3628s] 
[08/19 03:11:43   3628s] Creating Lib Analyzer ...
[08/19 03:11:43   3628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:11:43   3628s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 03:11:43   3628s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 03:11:43   3628s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 03:11:43   3628s] 
[08/19 03:11:43   3628s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:43   3628s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:00:29 mem=1658.6M
[08/19 03:11:43   3628s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:00:29 mem=1658.6M
[08/19 03:11:43   3628s] Creating Lib Analyzer, finished. 
[08/19 03:11:43   3628s] 
[08/19 03:11:43   3628s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[08/19 03:11:43   3628s] 
[08/19 03:11:43   3628s] #optDebug: {0, 1.000}
[08/19 03:11:43   3628s] ### Creating RouteCongInterface, finished
[08/19 03:11:43   3628s] {MG  {7 0 10.6 0.274924}  {10 0 38.6 0.995249} }
[08/19 03:11:43   3628s] ### Creating LA Mngr. totSessionCpu=1:00:29 mem=1658.6M
[08/19 03:11:43   3628s] ### Creating LA Mngr, finished. totSessionCpu=1:00:29 mem=1658.6M
[08/19 03:11:43   3628s] *info: 1 clock net excluded
[08/19 03:11:43   3628s] *info: 2 special nets excluded.
[08/19 03:11:43   3628s] *info: 2 no-driver nets excluded.
[08/19 03:11:43   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.27127.1
[08/19 03:11:43   3629s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[08/19 03:11:43   3629s] ** GigaOpt Optimizer WNS Slack -0.035 TNS Slack -0.048 Density 71.11
[08/19 03:11:43   3629s] Optimizer WNS Pass 0
[08/19 03:11:43   3629s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.628| 0.000|
|reg2reg   |-0.035|-0.048|
|HEPG      |-0.035|-0.048|
|All Paths |-0.035|-0.048|
+----------+------+------+

[08/19 03:11:43   3629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1696.7M, EPOCH TIME: 1692394903.681778
[08/19 03:11:43   3629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1696.7M, EPOCH TIME: 1692394903.681855
[08/19 03:11:43   3629s] Active Path Group: reg2reg  
[08/19 03:11:43   3629s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-----------------+
[08/19 03:11:43   3629s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
[08/19 03:11:43   3629s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-----------------+
[08/19 03:11:43   3629s] |  -0.035|   -0.035|  -0.048|   -0.048|   71.11%|   0:00:00.0| 1712.8M|     setup|  reg2reg| count_reg[6]/D  |
[08/19 03:11:43   3629s] |   0.019|    0.019|   0.000|    0.000|   75.56%|   0:00:00.0| 1739.8M|     setup|  reg2reg| count_reg[6]/D  |
[08/19 03:11:43   3629s] |   0.043|    0.043|   0.000|    0.000|   75.87%|   0:00:00.0| 1739.8M|     setup|  reg2reg| count_reg[7]/D  |
[08/19 03:11:43   3629s] |   0.043|    0.043|   0.000|    0.000|   75.87%|   0:00:00.0| 1739.8M|     setup|  reg2reg| count_reg[7]/D  |
[08/19 03:11:43   3629s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-----------------+
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1739.8M) ***
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1739.8M) ***
[08/19 03:11:43   3629s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.637|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[08/19 03:11:43   3629s] ** GigaOpt Optimizer WNS Slack 0.043 TNS Slack 0.000 Density 75.87
[08/19 03:11:43   3629s] Placement Snapshot: Density distribution:
[08/19 03:11:43   3629s] [1.00 -  +++]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.95 - 1.00]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.90 - 0.95]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.85 - 0.90]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.80 - 0.85]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.75 - 0.80]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.70 - 0.75]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.65 - 0.70]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.60 - 0.65]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.55 - 0.60]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.50 - 0.55]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.45 - 0.50]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.40 - 0.45]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.35 - 0.40]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.30 - 0.35]: 1 (50.00%)
[08/19 03:11:43   3629s] [0.25 - 0.30]: 1 (50.00%)
[08/19 03:11:43   3629s] [0.20 - 0.25]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.15 - 0.20]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.10 - 0.15]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.05 - 0.10]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.00 - 0.05]: 0 (0.00%)
[08/19 03:11:43   3629s] Begin: Area Reclaim Optimization
[08/19 03:11:43   3629s] *** AreaOpt #2 [begin] : totSession cpu/real = 1:00:29.2/4:50:02.1 (0.2), mem = 1739.8M
[08/19 03:11:43   3629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1739.8M, EPOCH TIME: 1692394903.907086
[08/19 03:11:43   3629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1739.8M, EPOCH TIME: 1692394903.907229
[08/19 03:11:43   3629s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.87
[08/19 03:11:43   3629s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:43   3629s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/19 03:11:43   3629s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:43   3629s] |   75.87%|        -|   0.000|   0.000|   0:00:00.0| 1739.8M|
[08/19 03:11:43   3629s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 03:11:43   3629s] |   75.87%|        0|   0.000|   0.000|   0:00:00.0| 1739.8M|
[08/19 03:11:43   3629s] |   75.87%|        0|   0.000|   0.000|   0:00:00.0| 1739.8M|
[08/19 03:11:43   3629s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 03:11:43   3629s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:43   3629s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.87
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[08/19 03:11:43   3629s] --------------------------------------------------------------
[08/19 03:11:43   3629s] |                                   | Total     | Sequential |
[08/19 03:11:43   3629s] --------------------------------------------------------------
[08/19 03:11:43   3629s] | Num insts resized                 |       0  |       0    |
[08/19 03:11:43   3629s] | Num insts undone                  |       0  |       0    |
[08/19 03:11:43   3629s] | Num insts Downsized               |       0  |       0    |
[08/19 03:11:43   3629s] | Num insts Samesized               |       0  |       0    |
[08/19 03:11:43   3629s] | Num insts Upsized                 |       0  |       0    |
[08/19 03:11:43   3629s] | Num multiple commits+uncommits    |       0  |       -    |
[08/19 03:11:43   3629s] --------------------------------------------------------------
[08/19 03:11:43   3629s] Bottom Preferred Layer:
[08/19 03:11:43   3629s]     None
[08/19 03:11:43   3629s] Via Pillar Rule:
[08/19 03:11:43   3629s]     None
[08/19 03:11:43   3629s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[08/19 03:11:43   3629s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 1:00:29.3/4:50:02.2 (0.2), mem = 1739.8M
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] =============================================================================================
[08/19 03:11:43   3629s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[08/19 03:11:43   3629s] =============================================================================================
[08/19 03:11:43   3629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:43   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:43   3629s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ OptSingleIteration     ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ OptEval                ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ MISC                   ]          0:00:00.1  (  97.3 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 03:11:43   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:43   3629s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 03:11:43   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1730.83M, totSessionCpu=1:00:29).
[08/19 03:11:43   3629s] Placement Snapshot: Density distribution:
[08/19 03:11:43   3629s] [1.00 -  +++]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.95 - 1.00]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.90 - 0.95]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.85 - 0.90]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.80 - 0.85]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.75 - 0.80]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.70 - 0.75]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.65 - 0.70]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.60 - 0.65]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.55 - 0.60]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.50 - 0.55]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.45 - 0.50]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.40 - 0.45]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.35 - 0.40]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.30 - 0.35]: 1 (50.00%)
[08/19 03:11:43   3629s] [0.25 - 0.30]: 1 (50.00%)
[08/19 03:11:43   3629s] [0.20 - 0.25]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.15 - 0.20]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.10 - 0.15]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.05 - 0.10]: 0 (0.00%)
[08/19 03:11:43   3629s] [0.00 - 0.05]: 0 (0.00%)
[08/19 03:11:43   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.27127.1
[08/19 03:11:43   3629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1731.8M, EPOCH TIME: 1692394903.913917
[08/19 03:11:43   3629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1731.8M, EPOCH TIME: 1692394903.915214
[08/19 03:11:43   3629s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1731.8M, EPOCH TIME: 1692394903.915305
[08/19 03:11:43   3629s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1731.8M, EPOCH TIME: 1692394903.915361
[08/19 03:11:43   3629s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1731.8M, EPOCH TIME: 1692394903.917175
[08/19 03:11:43   3629s] OPERPROF:       Starting CMU at level 4, MEM:1731.8M, EPOCH TIME: 1692394903.932725
[08/19 03:11:43   3629s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1731.8M, EPOCH TIME: 1692394903.933044
[08/19 03:11:43   3629s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1731.8M, EPOCH TIME: 1692394903.933092
[08/19 03:11:43   3629s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.018, MEM:1731.8M, EPOCH TIME: 1692394903.933158
[08/19 03:11:43   3629s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:1731.8M, EPOCH TIME: 1692394903.933186
[08/19 03:11:43   3629s] TDRefine: refinePlace mode is spiral
[08/19 03:11:43   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27127.3
[08/19 03:11:43   3629s] OPERPROF: Starting RefinePlace at level 1, MEM:1731.8M, EPOCH TIME: 1692394903.933228
[08/19 03:11:43   3629s] *** Starting refinePlace (1:00:29 mem=1731.8M) ***
[08/19 03:11:43   3629s] Total net bbox length = 2.182e+02 (9.747e+01 1.207e+02) (ext = 7.277e+01)
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:43   3629s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 03:11:43   3629s] (I)      Default power domain name = counter
[08/19 03:11:43   3629s] .Default power domain name = counter
[08/19 03:11:43   3629s] .
[08/19 03:11:43   3629s] Starting Small incrNP...
[08/19 03:11:43   3629s] User Input Parameters:
[08/19 03:11:43   3629s] - Congestion Driven    : Off
[08/19 03:11:43   3629s] - Timing Driven        : Off
[08/19 03:11:43   3629s] - Area-Violation Based : Off
[08/19 03:11:43   3629s] - Start Rollback Level : -5
[08/19 03:11:43   3629s] - Legalized            : On
[08/19 03:11:43   3629s] - Window Based         : Off
[08/19 03:11:43   3629s] - eDen incr mode       : Off
[08/19 03:11:43   3629s] - Small incr mode      : On
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1731.8M, EPOCH TIME: 1692394903.935105
[08/19 03:11:43   3629s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1731.8M, EPOCH TIME: 1692394903.935197
[08/19 03:11:43   3629s] default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
[08/19 03:11:43   3629s] Density distribution unevenness ratio = 0.000%
[08/19 03:11:43   3629s] cost 0.758730, thresh 1.000000
[08/19 03:11:43   3629s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1731.8M)
[08/19 03:11:43   3629s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:11:43   3629s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1731.8M, EPOCH TIME: 1692394903.935343
[08/19 03:11:43   3629s] Starting refinePlace ...
[08/19 03:11:43   3629s] Default power domain name = counter
[08/19 03:11:43   3629s] .One DDP V2 for no tweak run.
[08/19 03:11:43   3629s] Default power domain name = counter
[08/19 03:11:43   3629s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/19 03:11:43   3629s] ** Cut row section cpu time 0:00:00.0.
[08/19 03:11:43   3629s]    Spread Effort: high, pre-route mode, useDDP on.
[08/19 03:11:43   3629s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1731.8MB) @(1:00:29 - 1:00:29).
[08/19 03:11:43   3629s] Move report: preRPlace moves 6 insts, mean move: 0.40 um, max move: 0.80 um 
[08/19 03:11:43   3629s] 	Max move on inst (g278__5122): (6.20, 11.97) --> (7.00, 11.97)
[08/19 03:11:43   3629s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OA21X1
[08/19 03:11:43   3629s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 03:11:43   3629s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 03:11:43   3629s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:11:43   3629s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:11:43   3629s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1731.8MB) @(1:00:29 - 1:00:29).
[08/19 03:11:43   3629s] Move report: Detail placement moves 6 insts, mean move: 0.40 um, max move: 0.80 um 
[08/19 03:11:43   3629s] 	Max move on inst (g278__5122): (6.20, 11.97) --> (7.00, 11.97)
[08/19 03:11:43   3629s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1731.8MB
[08/19 03:11:43   3629s] Statistics of distance of Instance movement in refine placement:
[08/19 03:11:43   3629s]   maximum (X+Y) =         0.80 um
[08/19 03:11:43   3629s]   inst (g278__5122) with max move: (6.2, 11.97) -> (7, 11.97)
[08/19 03:11:43   3629s]   mean    (X+Y) =         0.40 um
[08/19 03:11:43   3629s] Summary Report:
[08/19 03:11:43   3629s] Instances move: 6 (out of 24 movable)
[08/19 03:11:43   3629s] Instances flipped: 0
[08/19 03:11:43   3629s] Mean displacement: 0.40 um
[08/19 03:11:43   3629s] Max displacement: 0.80 um (Instance: g278__5122) (6.2, 11.97) -> (7, 11.97)
[08/19 03:11:43   3629s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OA21X1
[08/19 03:11:43   3629s] Total instances moved : 6
[08/19 03:11:43   3629s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.005, MEM:1731.8M, EPOCH TIME: 1692394903.940118
[08/19 03:11:43   3629s] Total net bbox length = 2.177e+02 (9.703e+01 1.207e+02) (ext = 7.256e+01)
[08/19 03:11:43   3629s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1731.8MB
[08/19 03:11:43   3629s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1731.8MB) @(1:00:29 - 1:00:29).
[08/19 03:11:43   3629s] *** Finished refinePlace (1:00:29 mem=1731.8M) ***
[08/19 03:11:43   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27127.3
[08/19 03:11:43   3629s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.007, MEM:1731.8M, EPOCH TIME: 1692394903.940395
[08/19 03:11:43   3629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1731.8M, EPOCH TIME: 1692394903.940506
[08/19 03:11:43   3629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:1731.8M, EPOCH TIME: 1692394903.941938
[08/19 03:11:43   3629s] *** maximum move = 0.80 um ***
[08/19 03:11:43   3629s] *** Finished re-routing un-routed nets (1731.8M) ***
[08/19 03:11:43   3629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1731.8M, EPOCH TIME: 1692394903.943226
[08/19 03:11:43   3629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1731.8M, EPOCH TIME: 1692394903.945662
[08/19 03:11:43   3629s] OPERPROF:     Starting CMU at level 3, MEM:1731.8M, EPOCH TIME: 1692394903.960613
[08/19 03:11:43   3629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1731.8M, EPOCH TIME: 1692394903.960838
[08/19 03:11:43   3629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1731.8M, EPOCH TIME: 1692394903.960881
[08/19 03:11:43   3629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1731.8M, EPOCH TIME: 1692394903.960948
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1731.8M) ***
[08/19 03:11:43   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.27127.1
[08/19 03:11:43   3629s] ** GigaOpt Optimizer WNS Slack 0.043 TNS Slack 0.000 Density 75.87
[08/19 03:11:43   3629s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.637|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[08/19 03:11:43   3629s] Bottom Preferred Layer:
[08/19 03:11:43   3629s]     None
[08/19 03:11:43   3629s] Via Pillar Rule:
[08/19 03:11:43   3629s]     None
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1731.8M) ***
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.27127.1
[08/19 03:11:43   3629s] Total-nets :: 27, Stn-nets :: 4, ratio :: 14.8148 %
[08/19 03:11:43   3629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1696.7M, EPOCH TIME: 1692394903.966158
[08/19 03:11:43   3629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1637.7M, EPOCH TIME: 1692394903.968822
[08/19 03:11:43   3629s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 03:11:43   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27127.5
[08/19 03:11:43   3629s] *** WnsOpt #1 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 1:00:29.3/4:50:02.3 (0.2), mem = 1637.7M
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] =============================================================================================
[08/19 03:11:43   3629s]  Step TAT Report for WnsOpt #1                                                  21.10-p004_1
[08/19 03:11:43   3629s] =============================================================================================
[08/19 03:11:43   3629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:43   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:43   3629s] [ AreaOpt                ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 03:11:43   3629s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  50.7 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 03:11:43   3629s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[08/19 03:11:43   3629s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 03:11:43   3629s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ TransformInit          ]      1   0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 03:11:43   3629s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:43   3629s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 03:11:43   3629s] [ OptGetWeight           ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ OptEval                ]      3   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 03:11:43   3629s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ IncrDelayCalc          ]     16   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ RefinePlace            ]      1   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 03:11:43   3629s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:43   3629s] [ MISC                   ]          0:00:00.1  (  13.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 03:11:43   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:43   3629s]  WnsOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/19 03:11:43   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:43   3629s] 
[08/19 03:11:43   3629s] End: GigaOpt Optimization in WNS mode
[08/19 03:11:43   3629s] *** Timing Is met
[08/19 03:11:43   3629s] *** Check timing (0:00:00.0)
[08/19 03:11:43   3629s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/19 03:11:43   3629s] Info: 1 clock net  excluded from IPO operation.
[08/19 03:11:43   3629s] ### Creating LA Mngr. totSessionCpu=1:00:29 mem=1637.7M
[08/19 03:11:43   3629s] ### Creating LA Mngr, finished. totSessionCpu=1:00:29 mem=1637.7M
[08/19 03:11:43   3629s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 03:11:43   3629s] ### Creating PhyDesignMc. totSessionCpu=1:00:29 mem=1695.0M
[08/19 03:11:43   3629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1695.0M, EPOCH TIME: 1692394903.981222
[08/19 03:11:43   3629s] z: 2, totalTracks: 1
[08/19 03:11:43   3629s] z: 4, totalTracks: 1
[08/19 03:11:43   3629s] z: 6, totalTracks: 1
[08/19 03:11:43   3629s] z: 8, totalTracks: 1
[08/19 03:11:43   3629s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:43   3629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1695.0M, EPOCH TIME: 1692394903.983368
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:44   3629s] OPERPROF:     Starting CMU at level 3, MEM:1695.0M, EPOCH TIME: 1692394904.000298
[08/19 03:11:44   3629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1695.0M, EPOCH TIME: 1692394904.000499
[08/19 03:11:44   3629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1695.0M, EPOCH TIME: 1692394904.000542
[08/19 03:11:44   3629s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1695.0MB).
[08/19 03:11:44   3629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1695.0M, EPOCH TIME: 1692394904.000617
[08/19 03:11:44   3629s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 03:11:44   3629s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:29 mem=1695.0M
[08/19 03:11:44   3629s] Begin: Area Reclaim Optimization
[08/19 03:11:44   3629s] *** AreaOpt #3 [begin] : totSession cpu/real = 1:00:29.3/4:50:02.3 (0.2), mem = 1695.0M
[08/19 03:11:44   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27127.6
[08/19 03:11:44   3629s] ### Creating RouteCongInterface, started
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] #optDebug: {0, 1.000}
[08/19 03:11:44   3629s] ### Creating RouteCongInterface, finished
[08/19 03:11:44   3629s] {MG  {7 0 10.6 0.274924}  {10 0 38.6 0.995249} }
[08/19 03:11:44   3629s] ### Creating LA Mngr. totSessionCpu=1:00:29 mem=1695.0M
[08/19 03:11:44   3629s] ### Creating LA Mngr, finished. totSessionCpu=1:00:29 mem=1695.0M
[08/19 03:11:44   3629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1695.0M, EPOCH TIME: 1692394904.126138
[08/19 03:11:44   3629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1695.0M, EPOCH TIME: 1692394904.126222
[08/19 03:11:44   3629s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.87
[08/19 03:11:44   3629s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:44   3629s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/19 03:11:44   3629s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:44   3629s] |   75.87%|        -|   0.000|   0.000|   0:00:00.0| 1695.0M|
[08/19 03:11:44   3629s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 03:11:44   3629s] |   75.87%|        0|   0.000|   0.000|   0:00:00.0| 1695.0M|
[08/19 03:11:44   3629s] |   75.87%|        0|   0.000|   0.000|   0:00:00.0| 1695.0M|
[08/19 03:11:44   3629s] |   73.02%|        3|   0.000|   0.000|   0:00:00.0| 1716.1M|
[08/19 03:11:44   3629s] |   73.02%|        0|   0.000|   0.000|   0:00:00.0| 1716.1M|
[08/19 03:11:44   3629s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 03:11:44   3629s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[08/19 03:11:44   3629s] |   73.02%|        0|   0.000|   0.000|   0:00:00.0| 1716.1M|
[08/19 03:11:44   3629s] +---------+---------+--------+--------+------------+--------+
[08/19 03:11:44   3629s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 73.02
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[08/19 03:11:44   3629s] --------------------------------------------------------------
[08/19 03:11:44   3629s] |                                   | Total     | Sequential |
[08/19 03:11:44   3629s] --------------------------------------------------------------
[08/19 03:11:44   3629s] | Num insts resized                 |       3  |       1    |
[08/19 03:11:44   3629s] | Num insts undone                  |       0  |       0    |
[08/19 03:11:44   3629s] | Num insts Downsized               |       3  |       1    |
[08/19 03:11:44   3629s] | Num insts Samesized               |       0  |       0    |
[08/19 03:11:44   3629s] | Num insts Upsized                 |       0  |       0    |
[08/19 03:11:44   3629s] | Num multiple commits+uncommits    |       0  |       -    |
[08/19 03:11:44   3629s] --------------------------------------------------------------
[08/19 03:11:44   3629s] Bottom Preferred Layer:
[08/19 03:11:44   3629s]     None
[08/19 03:11:44   3629s] Via Pillar Rule:
[08/19 03:11:44   3629s]     None
[08/19 03:11:44   3629s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[08/19 03:11:44   3629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1716.1M, EPOCH TIME: 1692394904.147484
[08/19 03:11:44   3629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1716.1M, EPOCH TIME: 1692394904.148696
[08/19 03:11:44   3629s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1716.1M, EPOCH TIME: 1692394904.149132
[08/19 03:11:44   3629s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1716.1M, EPOCH TIME: 1692394904.149196
[08/19 03:11:44   3629s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1716.1M, EPOCH TIME: 1692394904.151107
[08/19 03:11:44   3629s] OPERPROF:       Starting CMU at level 4, MEM:1716.1M, EPOCH TIME: 1692394904.166121
[08/19 03:11:44   3629s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1716.1M, EPOCH TIME: 1692394904.166376
[08/19 03:11:44   3629s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1716.1M, EPOCH TIME: 1692394904.166420
[08/19 03:11:44   3629s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1716.1M, EPOCH TIME: 1692394904.166461
[08/19 03:11:44   3629s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1716.1M, EPOCH TIME: 1692394904.166513
[08/19 03:11:44   3629s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:1716.1M, EPOCH TIME: 1692394904.166569
[08/19 03:11:44   3629s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:1716.1M, EPOCH TIME: 1692394904.166595
[08/19 03:11:44   3629s] TDRefine: refinePlace mode is spiral
[08/19 03:11:44   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27127.4
[08/19 03:11:44   3629s] OPERPROF: Starting RefinePlace at level 1, MEM:1716.1M, EPOCH TIME: 1692394904.166636
[08/19 03:11:44   3629s] *** Starting refinePlace (1:00:30 mem=1716.1M) ***
[08/19 03:11:44   3629s] Total net bbox length = 2.160e+02 (9.594e+01 1.201e+02) (ext = 7.170e+01)
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:44   3629s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 03:11:44   3629s] Default power domain name = counter
[08/19 03:11:44   3629s] .Default power domain name = counter
[08/19 03:11:44   3629s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1716.1M, EPOCH TIME: 1692394904.168075
[08/19 03:11:44   3629s] Starting refinePlace ...
[08/19 03:11:44   3629s] Default power domain name = counter
[08/19 03:11:44   3629s] .One DDP V2 for no tweak run.
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 03:11:44   3629s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 03:11:44   3629s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:11:44   3629s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:11:44   3629s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1716.1MB) @(1:00:30 - 1:00:30).
[08/19 03:11:44   3629s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 03:11:44   3629s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1716.1MB
[08/19 03:11:44   3629s] Statistics of distance of Instance movement in refine placement:
[08/19 03:11:44   3629s]   maximum (X+Y) =         0.00 um
[08/19 03:11:44   3629s]   mean    (X+Y) =         0.00 um
[08/19 03:11:44   3629s] Summary Report:
[08/19 03:11:44   3629s] Instances move: 0 (out of 24 movable)
[08/19 03:11:44   3629s] Instances flipped: 0
[08/19 03:11:44   3629s] Mean displacement: 0.00 um
[08/19 03:11:44   3629s] Max displacement: 0.00 um 
[08/19 03:11:44   3629s] Total instances moved : 0
[08/19 03:11:44   3629s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1716.1M, EPOCH TIME: 1692394904.169911
[08/19 03:11:44   3629s] Total net bbox length = 2.160e+02 (9.594e+01 1.201e+02) (ext = 7.170e+01)
[08/19 03:11:44   3629s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1716.1MB
[08/19 03:11:44   3629s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1716.1MB) @(1:00:30 - 1:00:30).
[08/19 03:11:44   3629s] *** Finished refinePlace (1:00:30 mem=1716.1M) ***
[08/19 03:11:44   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27127.4
[08/19 03:11:44   3629s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:1716.1M, EPOCH TIME: 1692394904.170102
[08/19 03:11:44   3629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1716.1M, EPOCH TIME: 1692394904.170242
[08/19 03:11:44   3629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1716.1M, EPOCH TIME: 1692394904.171233
[08/19 03:11:44   3629s] *** maximum move = 0.00 um ***
[08/19 03:11:44   3629s] *** Finished re-routing un-routed nets (1716.1M) ***
[08/19 03:11:44   3629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1716.1M, EPOCH TIME: 1692394904.173055
[08/19 03:11:44   3629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1716.1M, EPOCH TIME: 1692394904.174785
[08/19 03:11:44   3629s] OPERPROF:     Starting CMU at level 3, MEM:1716.1M, EPOCH TIME: 1692394904.189113
[08/19 03:11:44   3629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1716.1M, EPOCH TIME: 1692394904.189331
[08/19 03:11:44   3629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1716.1M, EPOCH TIME: 1692394904.189375
[08/19 03:11:44   3629s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1716.1M, EPOCH TIME: 1692394904.189417
[08/19 03:11:44   3629s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1716.1M, EPOCH TIME: 1692394904.189470
[08/19 03:11:44   3629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1716.1M, EPOCH TIME: 1692394904.189524
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1716.1M) ***
[08/19 03:11:44   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27127.6
[08/19 03:11:44   3629s] *** AreaOpt #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 1:00:29.5/4:50:02.5 (0.2), mem = 1716.1M
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] =============================================================================================
[08/19 03:11:44   3629s]  Step TAT Report for AreaOpt #3                                                 21.10-p004_1
[08/19 03:11:44   3629s] =============================================================================================
[08/19 03:11:44   3629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:44   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:44   3629s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 03:11:44   3629s] [ OptGetWeight           ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ OptEval                ]     21   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ OptCommit              ]     21   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ IncrDelayCalc          ]     11   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ RefinePlace            ]      1   0:00:00.0  (  23.7 % )     0:00:00.0 /  0:00:00.0    0.9
[08/19 03:11:44   3629s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ MISC                   ]          0:00:00.1  (  67.0 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 03:11:44   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:44   3629s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 03:11:44   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1678.0M, EPOCH TIME: 1692394904.191140
[08/19 03:11:44   3629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:1640.0M, EPOCH TIME: 1692394904.192232
[08/19 03:11:44   3629s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 03:11:44   3629s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1639.98M, totSessionCpu=1:00:30).
[08/19 03:11:44   3629s] **INFO: Flow update: Design timing is met.
[08/19 03:11:44   3629s] Begin: GigaOpt postEco DRV Optimization
[08/19 03:11:44   3629s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[08/19 03:11:44   3629s] *** DrvOpt #1 [begin] : totSession cpu/real = 1:00:29.6/4:50:02.5 (0.2), mem = 1640.0M
[08/19 03:11:44   3629s] Info: 1 clock net  excluded from IPO operation.
[08/19 03:11:44   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.27127.7
[08/19 03:11:44   3629s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 03:11:44   3629s] ### Creating PhyDesignMc. totSessionCpu=1:00:30 mem=1640.0M
[08/19 03:11:44   3629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1640.0M, EPOCH TIME: 1692394904.205505
[08/19 03:11:44   3629s] z: 2, totalTracks: 1
[08/19 03:11:44   3629s] z: 4, totalTracks: 1
[08/19 03:11:44   3629s] z: 6, totalTracks: 1
[08/19 03:11:44   3629s] z: 8, totalTracks: 1
[08/19 03:11:44   3629s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 03:11:44   3629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1640.0M, EPOCH TIME: 1692394904.207379
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:11:44   3629s] OPERPROF:     Starting CMU at level 3, MEM:1640.0M, EPOCH TIME: 1692394904.222363
[08/19 03:11:44   3629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1640.0M, EPOCH TIME: 1692394904.222575
[08/19 03:11:44   3629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1640.0M, EPOCH TIME: 1692394904.222633
[08/19 03:11:44   3629s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1640.0MB).
[08/19 03:11:44   3629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1640.0M, EPOCH TIME: 1692394904.222712
[08/19 03:11:44   3629s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 03:11:44   3629s] ### Creating PhyDesignMc, finished. totSessionCpu=1:00:30 mem=1640.0M
[08/19 03:11:44   3629s] ### Creating RouteCongInterface, started
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] #optDebug: {0, 1.000}
[08/19 03:11:44   3629s] ### Creating RouteCongInterface, finished
[08/19 03:11:44   3629s] {MG  {7 0 10.6 0.274924}  {10 0 38.6 0.995249} }
[08/19 03:11:44   3629s] ### Creating LA Mngr. totSessionCpu=1:00:30 mem=1640.0M
[08/19 03:11:44   3629s] ### Creating LA Mngr, finished. totSessionCpu=1:00:30 mem=1640.0M
[08/19 03:11:44   3629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1697.2M, EPOCH TIME: 1692394904.379889
[08/19 03:11:44   3629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1697.2M, EPOCH TIME: 1692394904.379968
[08/19 03:11:44   3629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 03:11:44   3629s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/19 03:11:44   3629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 03:11:44   3629s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/19 03:11:44   3629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 03:11:44   3629s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/19 03:11:44   3629s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 73.02%|          |         |
[08/19 03:11:44   3629s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/19 03:11:44   3629s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 73.02%| 0:00:00.0|  1697.2M|
[08/19 03:11:44   3629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 03:11:44   3629s] Bottom Preferred Layer:
[08/19 03:11:44   3629s]     None
[08/19 03:11:44   3629s] Via Pillar Rule:
[08/19 03:11:44   3629s]     None
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1697.2M) ***
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] Total-nets :: 27, Stn-nets :: 4, ratio :: 14.8148 %
[08/19 03:11:44   3629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1678.1M, EPOCH TIME: 1692394904.381677
[08/19 03:11:44   3629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:1640.1M, EPOCH TIME: 1692394904.382741
[08/19 03:11:44   3629s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 03:11:44   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.27127.7
[08/19 03:11:44   3629s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 1:00:29.7/4:50:02.7 (0.2), mem = 1640.1M
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] =============================================================================================
[08/19 03:11:44   3629s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[08/19 03:11:44   3629s] =============================================================================================
[08/19 03:11:44   3629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:44   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:44   3629s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.9 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 03:11:44   3629s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:44   3629s] [ MISC                   ]          0:00:00.2  (  88.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 03:11:44   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:44   3629s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 03:11:44   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] End: GigaOpt postEco DRV Optimization
[08/19 03:11:44   3629s] Register exp ratio and priority group on 0 nets on 27 nets : 
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] Active setup views:
[08/19 03:11:44   3629s]  setup
[08/19 03:11:44   3629s]   Dominating endpoints: 0
[08/19 03:11:44   3629s]   Dominating TNS: -0.000
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'preRoute' .
[08/19 03:11:44   3629s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 03:11:44   3629s] Type 'man IMPEXT-3530' for more detail.
[08/19 03:11:44   3629s] PreRoute RC Extraction called for design counter.
[08/19 03:11:44   3629s] RC Extraction called in multi-corner(1) mode.
[08/19 03:11:44   3629s] RCMode: PreRoute
[08/19 03:11:44   3629s]       RC Corner Indexes            0   
[08/19 03:11:44   3629s] Capacitance Scaling Factor   : 1.00000 
[08/19 03:11:44   3629s] Resistance Scaling Factor    : 1.00000 
[08/19 03:11:44   3629s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 03:11:44   3629s] Clock Res. Scaling Factor    : 1.00000 
[08/19 03:11:44   3629s] Shrink Factor                : 0.90000
[08/19 03:11:44   3629s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 03:11:44   3629s] Using capacitance table file ...
[08/19 03:11:44   3629s] RC Grid backup saved.
[08/19 03:11:44   3629s] LayerId::1 widthSet size::4
[08/19 03:11:44   3629s] LayerId::2 widthSet size::4
[08/19 03:11:44   3629s] LayerId::3 widthSet size::4
[08/19 03:11:44   3629s] LayerId::4 widthSet size::4
[08/19 03:11:44   3629s] LayerId::5 widthSet size::4
[08/19 03:11:44   3629s] LayerId::6 widthSet size::4
[08/19 03:11:44   3629s] LayerId::7 widthSet size::5
[08/19 03:11:44   3629s] LayerId::8 widthSet size::5
[08/19 03:11:44   3629s] LayerId::9 widthSet size::5
[08/19 03:11:44   3629s] LayerId::10 widthSet size::4
[08/19 03:11:44   3629s] LayerId::11 widthSet size::3
[08/19 03:11:44   3629s] Skipped RC grid update for preRoute extraction.
[08/19 03:11:44   3629s] eee: pegSigSF::1.070000
[08/19 03:11:44   3629s] Initializing multi-corner capacitance tables ... 
[08/19 03:11:44   3629s] Initializing multi-corner resistance tables ...
[08/19 03:11:44   3629s] Creating RPSQ from WeeR and WRes ...
[08/19 03:11:44   3629s] eee: l::1 avDens::0.037914 usedTrk::6.824562 availTrk::180.000000 sigTrk::6.824562
[08/19 03:11:44   3629s] eee: l::2 avDens::0.025289 usedTrk::8.648830 availTrk::342.000000 sigTrk::8.648830
[08/19 03:11:44   3629s] eee: l::3 avDens::0.018194 usedTrk::6.549707 availTrk::360.000000 sigTrk::6.549707
[08/19 03:11:44   3629s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:44   3629s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:44   3629s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:44   3629s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:44   3629s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:44   3629s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:11:44   3629s] eee: l::10 avDens::0.052666 usedTrk::7.204678 availTrk::136.800000 sigTrk::7.204678
[08/19 03:11:44   3629s] eee: l::11 avDens::0.040408 usedTrk::5.818713 availTrk::144.000000 sigTrk::5.818713
[08/19 03:11:44   3629s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:11:44   3629s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 03:11:44   3629s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1621.773M)
[08/19 03:11:44   3629s] Skewing Data Summary (End_of_FINAL)
[08/19 03:11:44   3629s] --------------------------------------------------
[08/19 03:11:44   3629s]  Total skewed count:0
[08/19 03:11:44   3629s] --------------------------------------------------
[08/19 03:11:44   3629s] Starting delay calculation for Setup views
[08/19 03:11:44   3629s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:11:44   3629s] #################################################################################
[08/19 03:11:44   3629s] # Design Stage: PreRoute
[08/19 03:11:44   3629s] # Design Name: counter
[08/19 03:11:44   3629s] # Design Mode: 90nm
[08/19 03:11:44   3629s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:11:44   3629s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:11:44   3629s] # Signoff Settings: SI Off 
[08/19 03:11:44   3629s] #################################################################################
[08/19 03:11:44   3629s] Calculate delays in BcWc mode...
[08/19 03:11:44   3629s] Topological Sorting (REAL = 0:00:00.0, MEM = 1619.3M, InitMEM = 1619.3M)
[08/19 03:11:44   3629s] Start delay calculation (fullDC) (1 T). (MEM=1619.3)
[08/19 03:11:44   3629s] End AAE Lib Interpolated Model. (MEM=1630.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:11:44   3629s] Total number of fetched objects 27
[08/19 03:11:44   3629s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:11:44   3629s] End delay calculation. (MEM=1646.51 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:11:44   3629s] End delay calculation (fullDC). (MEM=1646.51 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:11:44   3629s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1646.5M) ***
[08/19 03:11:44   3629s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:00:30 mem=1646.5M)
[08/19 03:11:44   3629s] Started Early Global Route kernel ( Curr Mem: 1646.51 MB )
[08/19 03:11:44   3629s] (I)      ==================== Layers =====================
[08/19 03:11:44   3629s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:44   3629s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 03:11:44   3629s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:44   3629s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 03:11:44   3629s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 03:11:44   3629s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:44   3629s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 03:11:44   3629s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 03:11:44   3629s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 03:11:44   3629s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 03:11:44   3629s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 03:11:44   3629s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 03:11:44   3629s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 03:11:44   3629s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 03:11:44   3629s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 03:11:44   3629s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 03:11:44   3629s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 03:11:44   3629s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 03:11:44   3629s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 03:11:44   3629s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 03:11:44   3629s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:11:44   3629s] (I)      Started Import and model ( Curr Mem: 1646.51 MB )
[08/19 03:11:44   3629s] (I)      Default power domain name = counter
[08/19 03:11:44   3629s] .== Non-default Options ==
[08/19 03:11:44   3629s] (I)      Build term to term wires                           : false
[08/19 03:11:44   3629s] (I)      Maximum routing layer                              : 11
[08/19 03:11:44   3629s] (I)      Number of threads                                  : 1
[08/19 03:11:44   3629s] (I)      Method to set GCell size                           : row
[08/19 03:11:44   3629s] (I)      Counted 262 PG shapes. We will not process PG shapes layer by layer.
[08/19 03:11:44   3629s] (I)      Use row-based GCell size
[08/19 03:11:44   3629s] (I)      Use row-based GCell align
[08/19 03:11:44   3629s] (I)      layer 0 area = 80000
[08/19 03:11:44   3629s] (I)      layer 1 area = 80000
[08/19 03:11:44   3629s] (I)      layer 2 area = 80000
[08/19 03:11:44   3629s] (I)      layer 3 area = 80000
[08/19 03:11:44   3629s] (I)      layer 4 area = 80000
[08/19 03:11:44   3629s] (I)      layer 5 area = 80000
[08/19 03:11:44   3629s] (I)      layer 6 area = 80000
[08/19 03:11:44   3629s] (I)      layer 7 area = 80000
[08/19 03:11:44   3629s] (I)      layer 8 area = 80000
[08/19 03:11:44   3629s] (I)      layer 9 area = 400000
[08/19 03:11:44   3629s] (I)      layer 10 area = 400000
[08/19 03:11:44   3629s] (I)      GCell unit size   : 3420
[08/19 03:11:44   3629s] (I)      GCell multiplier  : 1
[08/19 03:11:44   3629s] (I)      GCell row height  : 3420
[08/19 03:11:44   3629s] (I)      Actual row height : 3420
[08/19 03:11:44   3629s] (I)      GCell align ref   : 10000 10260
[08/19 03:11:44   3629s] [NR-eGR] Track table information for default rule: 
[08/19 03:11:44   3629s] [NR-eGR] Metal1 has no routable track
[08/19 03:11:44   3629s] [NR-eGR] Metal2 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal3 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal4 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal5 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal6 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal7 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal8 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal9 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal10 has single uniform track structure
[08/19 03:11:44   3629s] [NR-eGR] Metal11 has single uniform track structure
[08/19 03:11:44   3629s] (I)      ==================== Default via =====================
[08/19 03:11:44   3629s] (I)      +----+------------------+----------------------------+
[08/19 03:11:44   3629s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 03:11:44   3629s] (I)      +----+------------------+----------------------------+
[08/19 03:11:44   3629s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 03:11:44   3629s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 03:11:44   3629s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 03:11:44   3629s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 03:11:44   3629s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 03:11:44   3629s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 03:11:44   3629s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 03:11:44   3629s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 03:11:44   3629s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 03:11:44   3629s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 03:11:44   3629s] (I)      +----+------------------+----------------------------+
[08/19 03:11:44   3629s] [NR-eGR] Read 452 PG shapes
[08/19 03:11:44   3629s] [NR-eGR] Read 0 clock shapes
[08/19 03:11:44   3629s] [NR-eGR] Read 0 other shapes
[08/19 03:11:44   3629s] [NR-eGR] #Routing Blockages  : 0
[08/19 03:11:44   3629s] [NR-eGR] #Instance Blockages : 0
[08/19 03:11:44   3629s] [NR-eGR] #PG Blockages       : 452
[08/19 03:11:44   3629s] [NR-eGR] #Halo Blockages     : 0
[08/19 03:11:44   3629s] [NR-eGR] #Boundary Blockages : 0
[08/19 03:11:44   3629s] [NR-eGR] #Clock Blockages    : 0
[08/19 03:11:44   3629s] [NR-eGR] #Other Blockages    : 0
[08/19 03:11:44   3629s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 03:11:44   3629s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 03:11:44   3629s] [NR-eGR] Read 27 nets ( ignored 0 )
[08/19 03:11:44   3629s] (I)      early_global_route_priority property id does not exist.
[08/19 03:11:44   3629s] (I)      Read Num Blocks=452  Num Prerouted Wires=0  Num CS=0
[08/19 03:11:44   3629s] (I)      Layer 1 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 2 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 3 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 4 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 5 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 6 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 7 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 9 (V) : #blockages 48 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 03:11:44   3629s] (I)      Number of ignored nets                =      0
[08/19 03:11:44   3629s] (I)      Number of connected nets              =      0
[08/19 03:11:44   3629s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 03:11:44   3629s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 03:11:44   3629s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 03:11:44   3629s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 03:11:44   3629s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 03:11:44   3629s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 03:11:44   3629s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 03:11:44   3629s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 03:11:44   3629s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 03:11:44   3629s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 03:11:44   3629s] (I)      Ndr track 0 does not exist
[08/19 03:11:44   3629s] (I)      ---------------------Grid Graph Info--------------------
[08/19 03:11:44   3629s] (I)      Routing area        : (0, 0) - (45200, 37620)
[08/19 03:11:44   3629s] (I)      Core area           : (10000, 10260) - (35200, 27360)
[08/19 03:11:44   3629s] (I)      Site width          :   400  (dbu)
[08/19 03:11:44   3629s] (I)      Row height          :  3420  (dbu)
[08/19 03:11:44   3629s] (I)      GCell row height    :  3420  (dbu)
[08/19 03:11:44   3629s] (I)      GCell width         :  3420  (dbu)
[08/19 03:11:44   3629s] (I)      GCell height        :  3420  (dbu)
[08/19 03:11:44   3629s] (I)      Grid                :    13    11    11
[08/19 03:11:44   3629s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 03:11:44   3629s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 03:11:44   3629s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 03:11:44   3629s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 03:11:44   3629s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 03:11:44   3629s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 03:11:44   3629s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 03:11:44   3629s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 03:11:44   3629s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 03:11:44   3629s] (I)      Total num of tracks :     0   113    99   113    99   113    99   113    99    44    39
[08/19 03:11:44   3629s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 03:11:44   3629s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 03:11:44   3629s] (I)      --------------------------------------------------------
[08/19 03:11:44   3629s] 
[08/19 03:11:44   3629s] [NR-eGR] ============ Routing rule table ============
[08/19 03:11:44   3629s] [NR-eGR] Rule id: 0  Nets: 27
[08/19 03:11:44   3629s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 03:11:44   3629s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 03:11:44   3629s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 03:11:44   3629s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:11:44   3629s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:11:44   3629s] [NR-eGR] ========================================
[08/19 03:11:44   3629s] [NR-eGR] 
[08/19 03:11:44   3629s] (I)      =============== Blocked Tracks ===============
[08/19 03:11:44   3629s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:44   3629s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 03:11:44   3629s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:44   3629s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 03:11:44   3629s] (I)      |     2 |    1243 |      516 |        41.51% |
[08/19 03:11:44   3629s] (I)      |     3 |    1287 |       96 |         7.46% |
[08/19 03:11:44   3629s] (I)      |     4 |    1243 |      516 |        41.51% |
[08/19 03:11:44   3629s] (I)      |     5 |    1287 |       96 |         7.46% |
[08/19 03:11:44   3629s] (I)      |     6 |    1243 |      516 |        41.51% |
[08/19 03:11:44   3629s] (I)      |     7 |    1287 |       96 |         7.46% |
[08/19 03:11:44   3629s] (I)      |     8 |    1243 |      516 |        41.51% |
[08/19 03:11:44   3629s] (I)      |     9 |    1287 |      192 |        14.92% |
[08/19 03:11:44   3629s] (I)      |    10 |     484 |      413 |        85.33% |
[08/19 03:11:44   3629s] (I)      |    11 |     507 |      255 |        50.30% |
[08/19 03:11:44   3629s] (I)      +-------+---------+----------+---------------+
[08/19 03:11:44   3629s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1646.51 MB )
[08/19 03:11:44   3629s] (I)      Reset routing kernel
[08/19 03:11:44   3629s] (I)      Started Global Routing ( Curr Mem: 1646.51 MB )
[08/19 03:11:44   3629s] (I)      totalPins=97  totalGlobalPin=89 (91.75%)
[08/19 03:11:44   3629s] (I)      total 2D Cap : 9451 = (5005 H, 4446 V)
[08/19 03:11:44   3629s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 11]
[08/19 03:11:44   3629s] (I)      
[08/19 03:11:44   3629s] (I)      ============  Phase 1a Route ============
[08/19 03:11:44   3629s] (I)      Usage: 130 = (54 H, 76 V) = (1.08% H, 1.71% V) = (9.234e+01um H, 1.300e+02um V)
[08/19 03:11:44   3629s] (I)      
[08/19 03:11:44   3629s] (I)      ============  Phase 1b Route ============
[08/19 03:11:44   3629s] (I)      Usage: 130 = (54 H, 76 V) = (1.08% H, 1.71% V) = (9.234e+01um H, 1.300e+02um V)
[08/19 03:11:44   3629s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.223000e+02um
[08/19 03:11:44   3629s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 03:11:44   3629s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 03:11:44   3629s] (I)      
[08/19 03:11:44   3629s] (I)      ============  Phase 1c Route ============
[08/19 03:11:44   3629s] (I)      Usage: 130 = (54 H, 76 V) = (1.08% H, 1.71% V) = (9.234e+01um H, 1.300e+02um V)
[08/19 03:11:44   3629s] (I)      
[08/19 03:11:44   3629s] (I)      ============  Phase 1d Route ============
[08/19 03:11:44   3629s] (I)      Usage: 130 = (54 H, 76 V) = (1.08% H, 1.71% V) = (9.234e+01um H, 1.300e+02um V)
[08/19 03:11:44   3629s] (I)      
[08/19 03:11:44   3629s] (I)      ============  Phase 1e Route ============
[08/19 03:11:44   3629s] (I)      Usage: 130 = (54 H, 76 V) = (1.08% H, 1.71% V) = (9.234e+01um H, 1.300e+02um V)
[08/19 03:11:44   3629s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.223000e+02um
[08/19 03:11:44   3629s] (I)      
[08/19 03:11:44   3629s] (I)      ============  Phase 1l Route ============
[08/19 03:11:44   3629s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 03:11:44   3629s] (I)      Layer  2:        991       104         0           0        1112    ( 0.00%) 
[08/19 03:11:44   3629s] (I)      Layer  3:       1112        54         0           0        1188    ( 0.00%) 
[08/19 03:11:44   3629s] (I)      Layer  4:        991         2         0           0        1112    ( 0.00%) 
[08/19 03:11:44   3629s] (I)      Layer  5:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:11:44   3629s] (I)      Layer  6:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:44   3629s] (I)      Layer  7:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:11:44   3629s] (I)      Layer  8:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:11:44   3629s] (I)      Layer  9:       1057         0         0           0        1188    ( 0.00%) 
[08/19 03:11:44   3629s] (I)      Layer 10:         52         0         0         304         140    (68.46%) 
[08/19 03:11:44   3629s] (I)      Layer 11:        226         0         0         230         245    (48.48%) 
[08/19 03:11:44   3629s] (I)      Total:          8635       160         0         534        9580    ( 5.28%) 
[08/19 03:11:44   3629s] (I)      
[08/19 03:11:44   3629s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 03:11:44   3629s] [NR-eGR]                        OverCon            
[08/19 03:11:44   3629s] [NR-eGR]                         #Gcell     %Gcell
[08/19 03:11:44   3629s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 03:11:44   3629s] [NR-eGR] ----------------------------------------------
[08/19 03:11:44   3629s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR] ----------------------------------------------
[08/19 03:11:44   3629s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 03:11:44   3629s] [NR-eGR] 
[08/19 03:11:44   3629s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1654.51 MB )
[08/19 03:11:44   3629s] (I)      total 2D Cap : 9523 = (5042 H, 4481 V)
[08/19 03:11:44   3629s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 03:11:44   3629s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1654.51 MB )
[08/19 03:11:44   3629s] (I)      ===================================== Runtime Summary ======================================
[08/19 03:11:44   3629s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/19 03:11:44   3629s] (I)      --------------------------------------------------------------------------------------------
[08/19 03:11:44   3629s] (I)       Early Global Route kernel              100.00%  465.91 sec  465.93 sec  0.02 sec  0.02 sec 
[08/19 03:11:44   3629s] (I)       +-Import and model                      33.06%  465.91 sec  465.92 sec  0.01 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | +-Create place DB                      1.99%  465.91 sec  465.91 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | +-Import place data                  1.60%  465.91 sec  465.91 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Read instances and placement     0.50%  465.91 sec  465.91 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Read nets                        0.31%  465.91 sec  465.91 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | +-Create route DB                     18.06%  465.91 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | +-Import route data (1T)            16.38%  465.91 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Read blockages ( Layer 2-11 )    3.76%  465.91 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | | +-Read routing blockages         0.01%  465.91 sec  465.91 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | | +-Read instance blockages        0.10%  465.91 sec  465.91 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | | +-Read PG blockages              0.39%  465.91 sec  465.91 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | | +-Read clock blockages           0.11%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | | +-Read other blockages           0.19%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | | +-Read boundary cut boxes        0.01%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Read blackboxes                  0.07%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Read prerouted                   0.34%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Read unlegalized nets            0.02%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Read nets                        0.36%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Set up via pillars               0.02%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Initialize 3D grid graph         0.06%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Model blockage capacity          1.82%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | | +-Initialize 3D capacity         1.21%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | +-Read aux data                        0.01%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | +-Others data preparation              0.40%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | +-Create route kernel                 10.44%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       +-Global Routing                        45.77%  465.92 sec  465.93 sec  0.01 sec  0.01 sec 
[08/19 03:11:44   3629s] (I)       | +-Initialization                       0.14%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | +-Net group 1                         41.07%  465.92 sec  465.93 sec  0.01 sec  0.01 sec 
[08/19 03:11:44   3629s] (I)       | | +-Generate topology                  0.18%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | +-Phase 1a                           3.06%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Pattern routing (1T)             2.13%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Add via demand to 2D             0.07%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | +-Phase 1b                           0.25%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | +-Phase 1c                           0.08%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | +-Phase 1d                           0.08%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | +-Phase 1e                           0.60%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Route legalization               0.01%  465.92 sec  465.92 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | | +-Phase 1l                          33.39%  465.92 sec  465.93 sec  0.01 sec  0.01 sec 
[08/19 03:11:44   3629s] (I)       | | | +-Layer assignment (1T)           32.86%  465.92 sec  465.93 sec  0.01 sec  0.01 sec 
[08/19 03:11:44   3629s] (I)       | +-Clean cong LA                        0.01%  465.93 sec  465.93 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       +-Export 3D cong map                     1.12%  465.93 sec  465.93 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)       | +-Export 2D cong map                   0.25%  465.93 sec  465.93 sec  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)      ===================== Summary by functions =====================
[08/19 03:11:44   3629s] (I)       Lv  Step                                 %      Real       CPU 
[08/19 03:11:44   3629s] (I)      ----------------------------------------------------------------
[08/19 03:11:44   3629s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[08/19 03:11:44   3629s] (I)        1  Global Routing                  45.77%  0.01 sec  0.01 sec 
[08/19 03:11:44   3629s] (I)        1  Import and model                33.06%  0.01 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        1  Export 3D cong map               1.12%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        2  Net group 1                     41.07%  0.01 sec  0.01 sec 
[08/19 03:11:44   3629s] (I)        2  Create route DB                 18.06%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        2  Create route kernel             10.44%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        2  Create place DB                  1.99%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        2  Others data preparation          0.40%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        2  Export 2D cong map               0.25%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        3  Phase 1l                        33.39%  0.01 sec  0.01 sec 
[08/19 03:11:44   3629s] (I)        3  Import route data (1T)          16.38%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        3  Phase 1a                         3.06%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        3  Import place data                1.60%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        3  Phase 1e                         0.60%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        3  Phase 1b                         0.25%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        3  Generate topology                0.18%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        3  Phase 1c                         0.08%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        3  Phase 1d                         0.08%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Layer assignment (1T)           32.86%  0.01 sec  0.01 sec 
[08/19 03:11:44   3629s] (I)        4  Read blockages ( Layer 2-11 )    3.76%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Pattern routing (1T)             2.13%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Model blockage capacity          1.82%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Read nets                        0.67%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Read instances and placement     0.50%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Read prerouted                   0.34%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Read blackboxes                  0.07%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Add via demand to 2D             0.07%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        5  Initialize 3D capacity           1.21%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        5  Read PG blockages                0.39%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        5  Read other blockages             0.19%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        5  Read clock blockages             0.11%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        5  Read instance blockages          0.10%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[08/19 03:11:44   3629s] OPERPROF: Starting HotSpotCal at level 1, MEM:1654.5M, EPOCH TIME: 1692394904.531693
[08/19 03:11:44   3629s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:44   3629s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 03:11:44   3629s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:44   3629s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 03:11:44   3629s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:44   3629s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 03:11:44   3629s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 03:11:44   3629s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1654.5M, EPOCH TIME: 1692394904.531966
[08/19 03:11:44   3629s] [hotspot] Hotspot report including placement blocked areas
[08/19 03:11:44   3629s] OPERPROF: Starting HotSpotCal at level 1, MEM:1654.5M, EPOCH TIME: 1692394904.532082
[08/19 03:11:44   3629s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:44   3629s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 03:11:44   3629s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:44   3629s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 03:11:44   3629s] [hotspot] +------------+---------------+---------------+
[08/19 03:11:44   3629s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 03:11:44   3629s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 03:11:44   3629s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1654.5M, EPOCH TIME: 1692394904.532286
[08/19 03:11:44   3629s] Reported timing to dir ./timingReports
[08/19 03:11:44   3629s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1347.7M, totSessionCpu=1:00:30 **
[08/19 03:11:44   3629s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1606.5M, EPOCH TIME: 1692394904.536705
[08/19 03:11:44   3629s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:1606.5M, EPOCH TIME: 1692394904.550689
[08/19 03:11:45   3629s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.628  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.016%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1349.0M, totSessionCpu=1:00:30 **
[08/19 03:11:45   3629s] 
[08/19 03:11:45   3629s] TimeStamp Deleting Cell Server Begin ...
[08/19 03:11:45   3629s] Deleting Lib Analyzer.
[08/19 03:11:45   3629s] 
[08/19 03:11:45   3629s] TimeStamp Deleting Cell Server End ...
[08/19 03:11:45   3629s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/19 03:11:45   3629s] Type 'man IMPOPT-3195' for more detail.
[08/19 03:11:45   3629s] *** Finished optDesign ***
[08/19 03:11:45   3629s] 
[08/19 03:11:45   3629s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.8 real=0:00:07.6)
[08/19 03:11:45   3629s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[08/19 03:11:45   3629s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[08/19 03:11:45   3629s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[08/19 03:11:45   3629s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[08/19 03:11:45   3629s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[08/19 03:11:45   3629s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/19 03:11:45   3629s] Info: pop threads available for lower-level modules during optimization.
[08/19 03:11:45   3629s] clean pInstBBox. size 0
[08/19 03:11:45   3629s] All LLGs are deleted
[08/19 03:11:45   3629s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1621.9M, EPOCH TIME: 1692394905.273677
[08/19 03:11:45   3629s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1621.9M, EPOCH TIME: 1692394905.273756
[08/19 03:11:45   3629s] Disable CTE adjustment.
[08/19 03:11:45   3629s] #optDebug: fT-D <X 1 0 0 0>
[08/19 03:11:45   3629s] VSMManager cleared!
[08/19 03:11:45   3629s] **place_opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 1540.9M **
[08/19 03:11:45   3629s] *** Finished GigaPlace ***
[08/19 03:11:45   3629s] 
[08/19 03:11:45   3629s] *** Summary of all messages that are not suppressed in this session:
[08/19 03:11:45   3629s] Severity  ID               Count  Summary                                  
[08/19 03:11:45   3629s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[08/19 03:11:45   3629s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/19 03:11:45   3629s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[08/19 03:11:45   3629s] *** Message Summary: 6 warning(s), 0 error(s)
[08/19 03:11:45   3629s] 
[08/19 03:11:45   3629s] *** place_opt_design #1 [finish] : cpu/real = 0:00:06.0/0:00:06.7 (0.9), totSession cpu/real = 1:00:30.0/4:50:03.6 (0.2), mem = 1540.9M
[08/19 03:11:45   3629s] 
[08/19 03:11:45   3629s] =============================================================================================
[08/19 03:11:45   3629s]  Final TAT Report for place_opt_design #1                                       21.10-p004_1
[08/19 03:11:45   3629s] =============================================================================================
[08/19 03:11:45   3629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:11:45   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:45   3629s] [ InitOpt                ]      1   0:00:01.3  (  20.2 % )     0:00:01.5 /  0:00:01.4    1.0
[08/19 03:11:45   3629s] [ WnsOpt                 ]      1   0:00:00.8  (  12.6 % )     0:00:01.0 /  0:00:01.0    1.0
[08/19 03:11:45   3629s] [ GlobalOpt              ]      1   0:00:00.8  (  11.5 % )     0:00:00.8 /  0:00:00.8    1.0
[08/19 03:11:45   3629s] [ DrvOpt                 ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 03:11:45   3629s] [ SimplifyNetlist        ]      1   0:00:00.9  (  13.9 % )     0:00:00.9 /  0:00:00.9    1.0
[08/19 03:11:45   3629s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[08/19 03:11:45   3629s] [ AreaOpt                ]      3   0:00:00.8  (  12.2 % )     0:00:00.9 /  0:00:00.9    1.0
[08/19 03:11:45   3629s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:45   3629s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.7 % )     0:00:00.8 /  0:00:00.1    0.2
[08/19 03:11:45   3629s] [ DrvReport              ]      2   0:00:00.6  (   9.7 % )     0:00:00.6 /  0:00:00.0    0.0
[08/19 03:11:45   3629s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:45   3629s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:45   3629s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:45   3629s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 03:11:45   3629s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:45   3629s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:45   3629s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:45   3629s] [ IncrReplace            ]      1   0:00:00.2  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[08/19 03:11:45   3629s] [ RefinePlace            ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:45   3629s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 03:11:45   3629s] [ ExtractRC              ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:45   3629s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:45   3629s] [ FullDelayCalc          ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 03:11:45   3629s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:11:45   3629s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 03:11:45   3629s] [ MISC                   ]          0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    0.9
[08/19 03:11:45   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:45   3629s]  place_opt_design #1 TOTAL          0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.0    0.9
[08/19 03:11:45   3629s] ---------------------------------------------------------------------------------------------
[08/19 03:11:45   3629s] 
[08/19 03:12:04   3633s] <CMD> report_timing
[08/19 03:12:41   3641s] <CMD> timeDesign -preCTS
[08/19 03:12:41   3641s] #optDebug: fT-S <1 1 0 0 0>
[08/19 03:12:41   3641s] *** timeDesign #1 [begin] : totSession cpu/real = 1:00:41.2/4:50:59.5 (0.2), mem = 1545.6M
[08/19 03:12:41   3641s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:12:41   3641s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1541.6M, EPOCH TIME: 1692394961.278258
[08/19 03:12:41   3641s] All LLGs are deleted
[08/19 03:12:41   3641s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1541.6M, EPOCH TIME: 1692394961.278339
[08/19 03:12:41   3641s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1541.6M, EPOCH TIME: 1692394961.278401
[08/19 03:12:41   3641s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1541.6M, EPOCH TIME: 1692394961.278479
[08/19 03:12:41   3641s] Start to check current routing status for nets...
[08/19 03:12:41   3641s] All nets are already routed correctly.
[08/19 03:12:41   3641s] End to check current routing status for nets (mem=1541.6M)
[08/19 03:12:41   3641s] Effort level <high> specified for reg2reg path_group
[08/19 03:12:41   3641s] All LLGs are deleted
[08/19 03:12:41   3641s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1543.6M, EPOCH TIME: 1692394961.299765
[08/19 03:12:41   3641s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1543.6M, EPOCH TIME: 1692394961.300167
[08/19 03:12:41   3641s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1543.6M, EPOCH TIME: 1692394961.300222
[08/19 03:12:41   3641s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1543.6M, EPOCH TIME: 1692394961.301107
[08/19 03:12:41   3641s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1543.6M, EPOCH TIME: 1692394961.314162
[08/19 03:12:41   3641s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1552.4M, EPOCH TIME: 1692394961.316643
[08/19 03:12:41   3641s] Fast DP-INIT is on for default
[08/19 03:12:41   3641s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1552.4M, EPOCH TIME: 1692394961.317605
[08/19 03:12:41   3641s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1552.4M, EPOCH TIME: 1692394961.317712
[08/19 03:12:41   3641s] All LLGs are deleted
[08/19 03:12:41   3641s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1552.4M, EPOCH TIME: 1692394961.318096
[08/19 03:12:41   3641s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1552.4M, EPOCH TIME: 1692394961.318257
[08/19 03:12:42   3641s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.628  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.016%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[08/19 03:12:42   3641s] Total CPU time: 0.12 sec
[08/19 03:12:42   3641s] Total Real time: 1.0 sec
[08/19 03:12:42   3641s] Total Memory Usage: 1557.816406 Mbytes
[08/19 03:12:42   3641s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.8 (0.1), totSession cpu/real = 1:00:41.3/4:51:00.3 (0.2), mem = 1557.8M
[08/19 03:12:42   3641s] 
[08/19 03:12:42   3641s] =============================================================================================
[08/19 03:12:42   3641s]  Final TAT Report for timeDesign #1                                             21.10-p004_1
[08/19 03:12:42   3641s] =============================================================================================
[08/19 03:12:42   3641s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 03:12:42   3641s] ---------------------------------------------------------------------------------------------
[08/19 03:12:42   3641s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:12:42   3641s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.3 % )     0:00:00.7 /  0:00:00.1    0.1
[08/19 03:12:42   3641s] [ DrvReport              ]      1   0:00:00.7  (  86.7 % )     0:00:00.7 /  0:00:00.0    0.0
[08/19 03:12:42   3641s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:12:42   3641s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 03:12:42   3641s] [ GenerateReports        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[08/19 03:12:42   3641s] [ MISC                   ]          0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 03:12:42   3641s] ---------------------------------------------------------------------------------------------
[08/19 03:12:42   3641s]  timeDesign #1 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.1    0.1
[08/19 03:12:42   3641s] ---------------------------------------------------------------------------------------------
[08/19 03:12:42   3641s] 
[08/19 03:12:42   3641s] Info: pop threads available for lower-level modules during optimization.
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -quiet -area
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 03:13:26   3650s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 03:13:30   3651s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 03:13:30   3651s] <CMD> verify_drc
[08/19 03:13:30   3651s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 03:13:30   3651s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 03:13:30   3651s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 03:13:30   3651s]  *** Starting Verify DRC (MEM: 1562.5) ***
[08/19 03:13:30   3651s] 
[08/19 03:13:30   3651s]   VERIFY DRC ...... Starting Verification
[08/19 03:13:30   3651s]   VERIFY DRC ...... Initializing
[08/19 03:13:30   3651s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 03:13:30   3651s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 03:13:30   3651s]   VERIFY DRC ...... Using new threading
[08/19 03:13:30   3651s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 03:13:31   3651s]   VERIFY DRC ...... Sub-Area : 1 complete 239 Viols.
[08/19 03:13:31   3651s] 
[08/19 03:13:31   3651s]   Verification Complete : 239 Viols.
[08/19 03:13:31   3651s] 
[08/19 03:13:31   3651s]  Violation Summary By Layer and Type:
[08/19 03:13:31   3651s] 
[08/19 03:13:31   3651s] 	         MetSpc    Short      Mar outOfDie   EOLSpc   CutSpc   AdjCut   Others   Totals
[08/19 03:13:31   3651s] 	Metal1       35       21       16       10        7        0        0        1       90
[08/19 03:13:31   3651s] 	Via1          0        0        0        0        0        2        0        0        2
[08/19 03:13:31   3651s] 	Metal2       30       31       30       10        5        0        0        1      107
[08/19 03:13:31   3651s] 	Via2          0        0        0        0        0        5        5        3       13
[08/19 03:13:31   3651s] 	Metal3       15        8        1        0        3        0        0        0       27
[08/19 03:13:31   3651s] 	Totals       80       60       47       20       15        7        5        5      239
[08/19 03:13:31   3651s] 
[08/19 03:13:31   3651s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[08/19 03:13:31   3651s] 
[08/19 03:13:31   3651s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -quiet -area
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 03:14:01   3657s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 03:14:11   3659s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 03:14:11   3659s] <CMD> verify_drc
[08/19 03:14:11   3659s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 03:14:11   3659s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 03:14:11   3659s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 03:14:11   3659s]  *** Starting Verify DRC (MEM: 1562.5) ***
[08/19 03:14:11   3659s] 
[08/19 03:14:11   3659s]   VERIFY DRC ...... Starting Verification
[08/19 03:14:11   3659s]   VERIFY DRC ...... Initializing
[08/19 03:14:11   3659s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 03:14:11   3659s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 03:14:11   3659s]   VERIFY DRC ...... Using new threading
[08/19 03:14:11   3659s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 03:14:11   3660s]   VERIFY DRC ...... Sub-Area : 1 complete 239 Viols.
[08/19 03:14:11   3660s] 
[08/19 03:14:11   3660s]   Verification Complete : 239 Viols.
[08/19 03:14:11   3660s] 
[08/19 03:14:11   3660s]  Violation Summary By Layer and Type:
[08/19 03:14:11   3660s] 
[08/19 03:14:11   3660s] 	         MetSpc    Short      Mar outOfDie   EOLSpc   CutSpc   AdjCut   Others   Totals
[08/19 03:14:11   3660s] 	Metal1       35       21       16       10        7        0        0        1       90
[08/19 03:14:11   3660s] 	Via1          0        0        0        0        0        2        0        0        2
[08/19 03:14:11   3660s] 	Metal2       30       31       30       10        5        0        0        1      107
[08/19 03:14:11   3660s] 	Via2          0        0        0        0        0        5        5        3       13
[08/19 03:14:11   3660s] 	Metal3       15        8        1        0        3        0        0        0       27
[08/19 03:14:11   3660s] 	Totals       80       60       47       20       15        7        5        5      239
[08/19 03:14:11   3660s] 
[08/19 03:14:11   3660s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 03:14:11   3660s] 
[08/19 03:14:11   3660s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 03:17:11   3696s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[08/19 03:17:11   3696s] <CMD> setEndCapMode -reset
[08/19 03:17:11   3696s] <CMD> setEndCapMode -boundary_tap false
[08/19 03:17:11   3696s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[08/19 03:17:11   3696s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[08/19 03:17:11   3696s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[08/19 03:17:11   3696s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[08/19 03:17:11   3696s] <CMD> setPlaceMode -reset
[08/19 03:17:11   3696s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[08/19 03:17:14   3697s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[08/19 03:17:14   3697s] <CMD> setEndCapMode -reset
[08/19 03:17:14   3697s] <CMD> setEndCapMode -boundary_tap false
[08/19 03:17:14   3697s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[08/19 03:17:17   3698s] <CMD> setPlaceMode -fp false
[08/19 03:17:17   3698s] <CMD> place_design
[08/19 03:17:17   3698s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 8, percentage of missing scan cell = 0.00% (0 / 8)
[08/19 03:17:17   3698s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[08/19 03:17:17   3698s] Type 'man IMPEXT-3493' for more detail.
[08/19 03:17:17   3698s] #Start colorize_geometry on Sat Aug 19 03:17:17 2023
[08/19 03:17:17   3698s] #
[08/19 03:17:17   3698s] ### Time Record (colorize_geometry) is installed.
[08/19 03:17:17   3698s] ### Time Record (Pre Callback) is installed.
[08/19 03:17:17   3698s] ### Time Record (Pre Callback) is uninstalled.
[08/19 03:17:17   3698s] ### Time Record (DB Import) is installed.
[08/19 03:17:17   3698s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1052745512 placement=289925430 pin_access=1 inst_pattern=1
[08/19 03:17:17   3698s] ### Time Record (DB Import) is uninstalled.
[08/19 03:17:17   3698s] ### Time Record (DB Export) is installed.
[08/19 03:17:17   3698s] ### export design design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1052745512 placement=289925430 pin_access=1 inst_pattern=1
[08/19 03:17:17   3698s] ### Time Record (DB Export) is uninstalled.
[08/19 03:17:17   3698s] ### Time Record (Post Callback) is installed.
[08/19 03:17:17   3698s] ### Time Record (Post Callback) is uninstalled.
[08/19 03:17:17   3698s] #
[08/19 03:17:17   3698s] #colorize_geometry statistics:
[08/19 03:17:17   3698s] #Cpu time = 00:00:00
[08/19 03:17:17   3698s] #Elapsed time = 00:00:00
[08/19 03:17:17   3698s] #Increased memory = -26.55 (MB)
[08/19 03:17:17   3698s] #Total memory = 1232.13 (MB)
[08/19 03:17:17   3698s] #Peak memory = 1354.13 (MB)
[08/19 03:17:17   3698s] #Number of warnings = 0
[08/19 03:17:17   3698s] #Total number of warnings = 17
[08/19 03:17:17   3698s] #Number of fails = 0
[08/19 03:17:17   3698s] #Total number of fails = 0
[08/19 03:17:17   3698s] #Complete colorize_geometry on Sat Aug 19 03:17:17 2023
[08/19 03:17:17   3698s] #
[08/19 03:17:17   3698s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 03:17:17   3698s] ### Time Record (colorize_geometry) is uninstalled.
[08/19 03:17:17   3698s] ### 
[08/19 03:17:17   3698s] ###   Scalability Statistics
[08/19 03:17:17   3698s] ### 
[08/19 03:17:17   3698s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:17:17   3698s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/19 03:17:17   3698s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:17:17   3698s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:17   3698s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:17   3698s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:17   3698s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:17   3698s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:17   3698s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:17:17   3698s] ### 
[08/19 03:17:17   3698s] *** Starting placeDesign default flow ***
[08/19 03:17:17   3698s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:17:17   3698s] ### Creating LA Mngr. totSessionCpu=1:01:38 mem=1533.0M
[08/19 03:17:17   3698s] ### Creating LA Mngr, finished. totSessionCpu=1:01:38 mem=1533.0M
[08/19 03:17:17   3698s] *** Start deleteBufferTree ***
[08/19 03:17:17   3698s] Info: Detect buffers to remove automatically.
[08/19 03:17:17   3698s] Analyzing netlist ...
[08/19 03:17:17   3698s] Updating netlist
[08/19 03:17:17   3698s] 
[08/19 03:17:17   3698s] *summary: 0 instances (buffers/inverters) removed
[08/19 03:17:17   3698s] *** Finish deleteBufferTree (0:00:00.0) ***
[08/19 03:17:17   3698s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 03:17:17   3698s] Set Using Default Delay Limit as 101.
[08/19 03:17:17   3698s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 03:17:17   3698s] Set Default Net Delay as 0 ps.
[08/19 03:17:17   3698s] Set Default Net Load as 0 pF. 
[08/19 03:17:17   3698s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 03:17:17   3698s] Effort level <high> specified for reg2reg_tmp.27127 path_group
[08/19 03:17:17   3698s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:17:17   3698s] #################################################################################
[08/19 03:17:17   3698s] # Design Stage: PreRoute
[08/19 03:17:17   3698s] # Design Name: counter
[08/19 03:17:17   3698s] # Design Mode: 90nm
[08/19 03:17:17   3698s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:17:17   3698s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:17:17   3698s] # Signoff Settings: SI Off 
[08/19 03:17:17   3698s] #################################################################################
[08/19 03:17:17   3698s] Calculate delays in BcWc mode...
[08/19 03:17:17   3698s] Topological Sorting (REAL = 0:00:00.0, MEM = 1539.0M, InitMEM = 1539.0M)
[08/19 03:17:17   3698s] Start delay calculation (fullDC) (1 T). (MEM=1539.03)
[08/19 03:17:17   3698s] End AAE Lib Interpolated Model. (MEM=1550.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:17:17   3698s] Total number of fetched objects 27
[08/19 03:17:17   3698s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:17:17   3698s] End delay calculation. (MEM=1558.96 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:17:17   3698s] End delay calculation (fullDC). (MEM=1558.96 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:17:17   3698s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1559.0M) ***
[08/19 03:17:17   3698s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 03:17:17   3698s] Set Using Default Delay Limit as 1000.
[08/19 03:17:17   3698s] Set Default Net Delay as 1000 ps.
[08/19 03:17:17   3698s] Set Default Net Load as 0.5 pF. 
[08/19 03:17:17   3698s] **INFO: Pre-place timing setting for timing analysis already disabled
[08/19 03:17:17   3698s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1549.4M, EPOCH TIME: 1692395237.181699
[08/19 03:17:17   3698s] Deleted 0 physical inst  (cell - / prefix -).
[08/19 03:17:17   3698s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1549.4M, EPOCH TIME: 1692395237.181813
[08/19 03:17:17   3698s] INFO: #ExclusiveGroups=0
[08/19 03:17:17   3698s] INFO: There are no Exclusive Groups.
[08/19 03:17:17   3698s] *** Starting "NanoPlace(TM) placement v#2 (mem=1549.4M)" ...
[08/19 03:17:17   3698s] Wait...
[08/19 03:17:18   3699s] *** Build Buffered Sizing Timing Model
[08/19 03:17:18   3699s] (cpu=0:00:00.9 mem=1557.5M) ***
[08/19 03:17:18   3699s] *** Build Virtual Sizing Timing Model
[08/19 03:17:18   3699s] (cpu=0:00:00.9 mem=1557.5M) ***
[08/19 03:17:18   3699s] No user-set net weight.
[08/19 03:17:18   3699s] Net fanout histogram:
[08/19 03:17:18   3699s] 2		: 11 (40.7%) nets
[08/19 03:17:18   3699s] 3		: 3 (11.1%) nets
[08/19 03:17:18   3699s] 4     -	14	: 13 (48.1%) nets
[08/19 03:17:18   3699s] 15    -	39	: 0 (0.0%) nets
[08/19 03:17:18   3699s] 40    -	79	: 0 (0.0%) nets
[08/19 03:17:18   3699s] 80    -	159	: 0 (0.0%) nets
[08/19 03:17:18   3699s] 160   -	319	: 0 (0.0%) nets
[08/19 03:17:18   3699s] 320   -	639	: 0 (0.0%) nets
[08/19 03:17:18   3699s] 640   -	1279	: 0 (0.0%) nets
[08/19 03:17:18   3699s] 1280  -	2559	: 0 (0.0%) nets
[08/19 03:17:18   3699s] 2560  -	5119	: 0 (0.0%) nets
[08/19 03:17:18   3699s] 5120+		: 0 (0.0%) nets
[08/19 03:17:18   3699s] no activity file in design. spp won't run.
[08/19 03:17:18   3699s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[08/19 03:17:18   3699s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[08/19 03:17:18   3699s] Define the scan chains before using this option.
[08/19 03:17:18   3699s] Type 'man IMPSP-9042' for more detail.
[08/19 03:17:18   3699s] z: 2, totalTracks: 1
[08/19 03:17:18   3699s] z: 4, totalTracks: 1
[08/19 03:17:18   3699s] z: 6, totalTracks: 1
[08/19 03:17:18   3699s] z: 8, totalTracks: 1
[08/19 03:17:18   3699s] All LLGs are deleted
[08/19 03:17:18   3699s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1557.5M, EPOCH TIME: 1692395238.112916
[08/19 03:17:18   3699s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1557.5M, EPOCH TIME: 1692395238.113117
[08/19 03:17:18   3699s] #std cell=24 (0 fixed + 24 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[08/19 03:17:18   3699s] #ioInst=0 #net=27 #term=97 #term/net=3.59, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[08/19 03:17:18   3699s] stdCell: 24 single + 0 double + 0 multi
[08/19 03:17:18   3699s] Total standard cell length = 0.0460 (mm), area = 0.0001 (mm^2)
[08/19 03:17:18   3699s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1557.5M, EPOCH TIME: 1692395238.113339
[08/19 03:17:18   3699s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1557.5M, EPOCH TIME: 1692395238.114104
[08/19 03:17:18   3699s] Core basic site is CoreSite
[08/19 03:17:18   3699s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1557.5M, EPOCH TIME: 1692395238.127234
[08/19 03:17:18   3699s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1589.5M, EPOCH TIME: 1692395238.129807
[08/19 03:17:18   3699s] SiteArray: non-trimmed site array dimensions = 5 x 63
[08/19 03:17:18   3699s] SiteArray: use 8,192 bytes
[08/19 03:17:18   3699s] SiteArray: current memory after site array memory allocation 1589.5M
[08/19 03:17:18   3699s] SiteArray: FP blocked sites are writable
[08/19 03:17:18   3699s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:17:18   3699s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1589.5M, EPOCH TIME: 1692395238.130250
[08/19 03:17:18   3699s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1589.5M, EPOCH TIME: 1692395238.130383
[08/19 03:17:18   3699s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1589.5M, EPOCH TIME: 1692395238.130888
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:18   3699s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1589.5M, EPOCH TIME: 1692395238.130995
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:18   3699s] OPERPROF: Starting pre-place ADS at level 1, MEM:1589.5M, EPOCH TIME: 1692395238.131074
[08/19 03:17:18   3699s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1589.5M, EPOCH TIME: 1692395238.131121
[08/19 03:17:18   3699s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1589.5M, EPOCH TIME: 1692395238.131152
[08/19 03:17:18   3699s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1589.5M, EPOCH TIME: 1692395238.131188
[08/19 03:17:18   3699s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1589.5M, EPOCH TIME: 1692395238.131218
[08/19 03:17:18   3699s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1589.5M, EPOCH TIME: 1692395238.131247
[08/19 03:17:18   3699s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1589.5M, EPOCH TIME: 1692395238.131297
[08/19 03:17:18   3699s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1589.5M, EPOCH TIME: 1692395238.131328
[08/19 03:17:18   3699s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1589.5M, EPOCH TIME: 1692395238.131361
[08/19 03:17:18   3699s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1589.5M, EPOCH TIME: 1692395238.131390
[08/19 03:17:18   3699s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1589.5M, EPOCH TIME: 1692395238.131421
[08/19 03:17:18   3699s] ADSU 0.747 -> 0.747. GS 13.680
[08/19 03:17:18   3699s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1589.5M, EPOCH TIME: 1692395238.131481
[08/19 03:17:18   3699s] Average module density = 0.747.
[08/19 03:17:18   3699s] Density for the design = 0.747.
[08/19 03:17:18   3699s]        = stdcell_area 230 sites (79 um^2) / alloc_area 308 sites (105 um^2).
[08/19 03:17:18   3699s] Pin Density = 0.3079.
[08/19 03:17:18   3699s]             = total # of pins 97 / total area 315.
[08/19 03:17:18   3699s] OPERPROF: Starting spMPad at level 1, MEM:1534.5M, EPOCH TIME: 1692395238.132633
[08/19 03:17:18   3699s] OPERPROF:   Starting spContextMPad at level 2, MEM:1534.5M, EPOCH TIME: 1692395238.132674
[08/19 03:17:18   3699s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1534.5M, EPOCH TIME: 1692395238.132704
[08/19 03:17:18   3699s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1534.5M, EPOCH TIME: 1692395238.132736
[08/19 03:17:18   3699s] Initial padding reaches pin density 0.500 for top
[08/19 03:17:18   3699s] InitPadU 0.747 -> 0.847 for top
[08/19 03:17:18   3699s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1534.5M, EPOCH TIME: 1692395238.132920
[08/19 03:17:18   3699s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1534.5M, EPOCH TIME: 1692395238.132959
[08/19 03:17:18   3699s] === lastAutoLevel = 4 
[08/19 03:17:18   3699s] OPERPROF: Starting spInitNetWt at level 1, MEM:1534.5M, EPOCH TIME: 1692395238.133025
[08/19 03:17:18   3699s] no activity file in design. spp won't run.
[08/19 03:17:18   3699s] [spp] 0
[08/19 03:17:18   3699s] [adp] 0:1:1:3
[08/19 03:17:18   3699s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.019, MEM:1554.0M, EPOCH TIME: 1692395238.151859
[08/19 03:17:18   3699s] Clock gating cells determined by native netlist tracing.
[08/19 03:17:18   3699s] no activity file in design. spp won't run.
[08/19 03:17:18   3699s] no activity file in design. spp won't run.
[08/19 03:17:18   3699s] Effort level <high> specified for reg2reg path_group
[08/19 03:17:18   3699s] OPERPROF: Starting npMain at level 1, MEM:1557.0M, EPOCH TIME: 1692395238.187721
[08/19 03:17:18   3699s] OPERPROF:   Starting npPlace at level 2, MEM:1557.0M, EPOCH TIME: 1692395238.188276
[08/19 03:17:18   3699s] Iteration  1: Total net bbox = 1.747e+02 (8.08e+01 9.39e+01)
[08/19 03:17:18   3699s]               Est.  stn bbox = 1.912e+02 (9.02e+01 1.01e+02)
[08/19 03:17:18   3699s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1557.0M
[08/19 03:17:18   3699s] Iteration  2: Total net bbox = 1.747e+02 (8.08e+01 9.39e+01)
[08/19 03:17:18   3699s]               Est.  stn bbox = 1.912e+02 (9.02e+01 1.01e+02)
[08/19 03:17:18   3699s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1557.0M
[08/19 03:17:18   3699s] Iteration  3: Total net bbox = 1.486e+02 (6.07e+01 8.79e+01)
[08/19 03:17:18   3699s]               Est.  stn bbox = 1.655e+02 (7.06e+01 9.49e+01)
[08/19 03:17:18   3699s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1558.4M
[08/19 03:17:18   3699s] Total number of setup views is 1.
[08/19 03:17:18   3699s] Total number of active setup views is 1.
[08/19 03:17:18   3699s] Active setup views:
[08/19 03:17:18   3699s]     setup
[08/19 03:17:18   3699s] Iteration  4: Total net bbox = 1.704e+02 (6.42e+01 1.06e+02)
[08/19 03:17:18   3699s]               Est.  stn bbox = 1.909e+02 (7.50e+01 1.16e+02)
[08/19 03:17:18   3699s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1558.4M
[08/19 03:17:18   3699s] Iteration  5: Total net bbox = 1.969e+02 (8.09e+01 1.16e+02)
[08/19 03:17:18   3699s]               Est.  stn bbox = 2.180e+02 (9.27e+01 1.25e+02)
[08/19 03:17:18   3699s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1558.4M
[08/19 03:17:18   3699s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.007, MEM:1558.4M, EPOCH TIME: 1692395238.195154
[08/19 03:17:18   3699s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.008, MEM:1558.4M, EPOCH TIME: 1692395238.195657
[08/19 03:17:18   3699s] [adp] clock
[08/19 03:17:18   3699s] [adp] weight, nr nets, wire length
[08/19 03:17:18   3699s] [adp]      0        1  18.793000
[08/19 03:17:18   3699s] [adp] data
[08/19 03:17:18   3699s] [adp] weight, nr nets, wire length
[08/19 03:17:18   3699s] [adp]      0       26  189.586500
[08/19 03:17:18   3699s] [adp] 0.000000|0.000000|0.000000
[08/19 03:17:18   3699s] Iteration  6: Total net bbox = 2.084e+02 (9.26e+01 1.16e+02)
[08/19 03:17:18   3699s]               Est.  stn bbox = 2.295e+02 (1.04e+02 1.25e+02)
[08/19 03:17:18   3699s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1558.4M
[08/19 03:17:18   3699s] *** cost = 2.084e+02 (9.26e+01 1.16e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[08/19 03:17:18   3699s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[08/19 03:17:18   3699s] Saved padding area to DB
[08/19 03:17:18   3699s] All LLGs are deleted
[08/19 03:17:18   3699s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1558.4M, EPOCH TIME: 1692395238.212181
[08/19 03:17:18   3699s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1558.4M, EPOCH TIME: 1692395238.212387
[08/19 03:17:18   3699s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/19 03:17:18   3699s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/19 03:17:18   3699s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/19 03:17:18   3699s] Type 'man IMPSP-9025' for more detail.
[08/19 03:17:18   3699s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1558.4M, EPOCH TIME: 1692395238.213103
[08/19 03:17:18   3699s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1558.4M, EPOCH TIME: 1692395238.213162
[08/19 03:17:18   3699s] z: 2, totalTracks: 1
[08/19 03:17:18   3699s] z: 4, totalTracks: 1
[08/19 03:17:18   3699s] z: 6, totalTracks: 1
[08/19 03:17:18   3699s] z: 8, totalTracks: 1
[08/19 03:17:18   3699s] #spOpts: mergeVia=F 
[08/19 03:17:18   3699s] All LLGs are deleted
[08/19 03:17:18   3699s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1558.4M, EPOCH TIME: 1692395238.215557
[08/19 03:17:18   3699s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1558.4M, EPOCH TIME: 1692395238.215807
[08/19 03:17:18   3699s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1558.4M, EPOCH TIME: 1692395238.215854
[08/19 03:17:18   3699s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1558.4M, EPOCH TIME: 1692395238.216615
[08/19 03:17:18   3699s] Core basic site is CoreSite
[08/19 03:17:18   3699s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1558.4M, EPOCH TIME: 1692395238.230041
[08/19 03:17:18   3699s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.003, MEM:1558.4M, EPOCH TIME: 1692395238.233176
[08/19 03:17:18   3699s] Fast DP-INIT is on for default
[08/19 03:17:18   3699s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:17:18   3699s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:1558.4M, EPOCH TIME: 1692395238.234584
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:18   3699s] OPERPROF:       Starting CMU at level 4, MEM:1558.4M, EPOCH TIME: 1692395238.234721
[08/19 03:17:18   3699s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1558.4M, EPOCH TIME: 1692395238.235141
[08/19 03:17:18   3699s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1558.4M, EPOCH TIME: 1692395238.235194
[08/19 03:17:18   3699s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1558.4MB).
[08/19 03:17:18   3699s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.022, MEM:1558.4M, EPOCH TIME: 1692395238.235279
[08/19 03:17:18   3699s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.022, MEM:1558.4M, EPOCH TIME: 1692395238.235308
[08/19 03:17:18   3699s] TDRefine: refinePlace mode is spiral
[08/19 03:17:18   3699s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27127.5
[08/19 03:17:18   3699s] OPERPROF: Starting RefinePlace at level 1, MEM:1558.4M, EPOCH TIME: 1692395238.235353
[08/19 03:17:18   3699s] *** Starting refinePlace (1:01:39 mem=1558.4M) ***
[08/19 03:17:18   3699s] Total net bbox length = 2.084e+02 (9.258e+01 1.158e+02) (ext = 7.228e+01)
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:18   3699s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 03:17:18   3699s] (I)      Default power domain name = counter
[08/19 03:17:18   3699s] .Default power domain name = counter
[08/19 03:17:18   3699s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1558.4M, EPOCH TIME: 1692395238.237074
[08/19 03:17:18   3699s] Starting refinePlace ...
[08/19 03:17:18   3699s] Default power domain name = counter
[08/19 03:17:18   3699s] .Default power domain name = counter
[08/19 03:17:18   3699s] .** Cut row section cpu time 0:00:00.0.
[08/19 03:17:18   3699s]    Spread Effort: high, standalone mode, useDDP on.
[08/19 03:17:18   3699s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1558.4MB) @(1:01:39 - 1:01:39).
[08/19 03:17:18   3699s] Move report: preRPlace moves 24 insts, mean move: 0.70 um, max move: 1.18 um 
[08/19 03:17:18   3699s] 	Max move on inst (g272__6783): (9.01, 7.98) --> (8.40, 8.55)
[08/19 03:17:18   3699s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OA21X1
[08/19 03:17:18   3699s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 03:17:18   3699s] Placement tweakage begins.
[08/19 03:17:18   3699s] wire length = 2.461e+02
[08/19 03:17:18   3699s] wire length = 2.427e+02
[08/19 03:17:18   3699s] Placement tweakage ends.
[08/19 03:17:18   3699s] Move report: tweak moves 4 insts, mean move: 1.15 um, max move: 1.20 um 
[08/19 03:17:18   3699s] 	Max move on inst (g270__8428): (11.40, 11.97) --> (12.60, 11.97)
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 03:17:18   3699s] Move report: legalization moves 2 insts, mean move: 0.20 um, max move: 0.20 um spiral
[08/19 03:17:18   3699s] 	Max move on inst (g270__8428): (12.60, 11.97) --> (12.80, 11.97)
[08/19 03:17:18   3699s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:17:18   3699s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:17:18   3699s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1558.4MB) @(1:01:39 - 1:01:39).
[08/19 03:17:18   3699s] Move report: Detail placement moves 24 insts, mean move: 0.75 um, max move: 1.18 um 
[08/19 03:17:18   3699s] 	Max move on inst (g272__6783): (9.01, 7.98) --> (8.40, 8.55)
[08/19 03:17:18   3699s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1558.4MB
[08/19 03:17:18   3699s] Statistics of distance of Instance movement in refine placement:
[08/19 03:17:18   3699s]   maximum (X+Y) =         1.18 um
[08/19 03:17:18   3699s]   inst (g272__6783) with max move: (9.009, 7.9795) -> (8.4, 8.55)
[08/19 03:17:18   3699s]   mean    (X+Y) =         0.75 um
[08/19 03:17:18   3699s] Summary Report:
[08/19 03:17:18   3699s] Instances move: 24 (out of 24 movable)
[08/19 03:17:18   3699s] Instances flipped: 0
[08/19 03:17:18   3699s] Mean displacement: 0.75 um
[08/19 03:17:18   3699s] Max displacement: 1.18 um (Instance: g272__6783) (9.009, 7.9795) -> (8.4, 8.55)
[08/19 03:17:18   3699s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OA21X1
[08/19 03:17:18   3699s] Total instances moved : 24
[08/19 03:17:18   3699s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:1558.4M, EPOCH TIME: 1692395238.244247
[08/19 03:17:18   3699s] Total net bbox length = 2.179e+02 (9.034e+01 1.276e+02) (ext = 7.099e+01)
[08/19 03:17:18   3699s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1558.4MB
[08/19 03:17:18   3699s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1558.4MB) @(1:01:39 - 1:01:39).
[08/19 03:17:18   3699s] *** Finished refinePlace (1:01:39 mem=1558.4M) ***
[08/19 03:17:18   3699s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27127.5
[08/19 03:17:18   3699s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.009, MEM:1558.4M, EPOCH TIME: 1692395238.244449
[08/19 03:17:18   3699s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1558.4M, EPOCH TIME: 1692395238.244482
[08/19 03:17:18   3699s] All LLGs are deleted
[08/19 03:17:18   3699s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1558.4M, EPOCH TIME: 1692395238.244888
[08/19 03:17:18   3699s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1558.4M, EPOCH TIME: 1692395238.245053
[08/19 03:17:18   3699s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1558.4M, EPOCH TIME: 1692395238.245845
[08/19 03:17:18   3699s] *** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1558.4M) ***
[08/19 03:17:18   3699s] z: 2, totalTracks: 1
[08/19 03:17:18   3699s] z: 4, totalTracks: 1
[08/19 03:17:18   3699s] z: 6, totalTracks: 1
[08/19 03:17:18   3699s] z: 8, totalTracks: 1
[08/19 03:17:18   3699s] #spOpts: mergeVia=F 
[08/19 03:17:18   3699s] All LLGs are deleted
[08/19 03:17:18   3699s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1558.4M, EPOCH TIME: 1692395238.247747
[08/19 03:17:18   3699s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1558.4M, EPOCH TIME: 1692395238.247951
[08/19 03:17:18   3699s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1558.4M, EPOCH TIME: 1692395238.247993
[08/19 03:17:18   3699s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1558.4M, EPOCH TIME: 1692395238.248749
[08/19 03:17:18   3699s] Core basic site is CoreSite
[08/19 03:17:18   3699s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1558.4M, EPOCH TIME: 1692395238.261589
[08/19 03:17:18   3699s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:1559.4M, EPOCH TIME: 1692395238.265193
[08/19 03:17:18   3699s] Fast DP-INIT is on for default
[08/19 03:17:18   3699s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:17:18   3699s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1559.4M, EPOCH TIME: 1692395238.266273
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:18   3699s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1559.4M, EPOCH TIME: 1692395238.266429
[08/19 03:17:18   3699s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1559.4M, EPOCH TIME: 1692395238.266497
[08/19 03:17:18   3699s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1559.4M, EPOCH TIME: 1692395238.266550
[08/19 03:17:18   3699s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[08/19 03:17:18   3699s] Density distribution unevenness ratio = 0.000%
[08/19 03:17:18   3699s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1559.4M, EPOCH TIME: 1692395238.266625
[08/19 03:17:18   3699s] All LLGs are deleted
[08/19 03:17:18   3699s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1559.4M, EPOCH TIME: 1692395238.267030
[08/19 03:17:18   3699s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1559.4M, EPOCH TIME: 1692395238.267210
[08/19 03:17:18   3699s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1559.4M, EPOCH TIME: 1692395238.268279
[08/19 03:17:18   3699s] *** Free Virtual Timing Model ...(mem=1559.4M)
[08/19 03:17:18   3699s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 03:17:18   3699s] Set Using Default Delay Limit as 101.
[08/19 03:17:18   3699s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 03:17:18   3699s] Set Default Net Delay as 0 ps.
[08/19 03:17:18   3699s] Set Default Net Load as 0 pF. 
[08/19 03:17:18   3699s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 03:17:18   3699s] Effort level <high> specified for reg2reg_tmp.27127 path_group
[08/19 03:17:18   3699s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:17:18   3699s] #################################################################################
[08/19 03:17:18   3699s] # Design Stage: PreRoute
[08/19 03:17:18   3699s] # Design Name: counter
[08/19 03:17:18   3699s] # Design Mode: 90nm
[08/19 03:17:18   3699s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:17:18   3699s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:17:18   3699s] # Signoff Settings: SI Off 
[08/19 03:17:18   3699s] #################################################################################
[08/19 03:17:18   3699s] Calculate delays in BcWc mode...
[08/19 03:17:18   3699s] Topological Sorting (REAL = 0:00:00.0, MEM = 1547.9M, InitMEM = 1547.9M)
[08/19 03:17:18   3699s] Start delay calculation (fullDC) (1 T). (MEM=1547.92)
[08/19 03:17:18   3699s] End AAE Lib Interpolated Model. (MEM=1559.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:17:18   3699s] Total number of fetched objects 27
[08/19 03:17:18   3699s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:17:18   3699s] End delay calculation. (MEM=1575.12 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:17:18   3699s] End delay calculation (fullDC). (MEM=1575.12 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:17:18   3699s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1575.1M) ***
[08/19 03:17:18   3699s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 03:17:18   3699s] Set Using Default Delay Limit as 1000.
[08/19 03:17:18   3699s] Set Default Net Delay as 1000 ps.
[08/19 03:17:18   3699s] Set Default Net Load as 0.5 pF. 
[08/19 03:17:18   3699s] Info: Disable timing driven in postCTS congRepair.
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s] Starting congRepair ...
[08/19 03:17:18   3699s] User Input Parameters:
[08/19 03:17:18   3699s] - Congestion Driven    : On
[08/19 03:17:18   3699s] - Timing Driven        : Off
[08/19 03:17:18   3699s] - Area-Violation Based : On
[08/19 03:17:18   3699s] - Start Rollback Level : -5
[08/19 03:17:18   3699s] - Legalized            : On
[08/19 03:17:18   3699s] - Window Based         : Off
[08/19 03:17:18   3699s] - eDen incr mode       : Off
[08/19 03:17:18   3699s] - Small incr mode      : Off
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1565.6M, EPOCH TIME: 1692395238.348747
[08/19 03:17:18   3699s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1565.6M, EPOCH TIME: 1692395238.350378
[08/19 03:17:18   3699s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1565.6M, EPOCH TIME: 1692395238.350424
[08/19 03:17:18   3699s] Starting Early Global Route congestion estimation: mem = 1565.6M
[08/19 03:17:18   3699s] ==================== Layers =====================
[08/19 03:17:18   3699s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:17:18   3699s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 03:17:18   3699s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:17:18   3699s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 03:17:18   3699s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 03:17:18   3699s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:17:18   3699s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 03:17:18   3699s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 03:17:18   3699s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 03:17:18   3699s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 03:17:18   3699s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 03:17:18   3699s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 03:17:18   3699s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 03:17:18   3699s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 03:17:18   3699s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 03:17:18   3699s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 03:17:18   3699s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 03:17:18   3699s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 03:17:18   3699s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 03:17:18   3699s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 03:17:18   3699s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:17:18   3699s] (I)      Started Import and model ( Curr Mem: 1565.60 MB )
[08/19 03:17:18   3699s] (I)      Default power domain name = counter
[08/19 03:17:18   3699s] .== Non-default Options ==
[08/19 03:17:18   3699s] (I)      Maximum routing layer                              : 11
[08/19 03:17:18   3699s] (I)      Number of threads                                  : 1
[08/19 03:17:18   3699s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 03:17:18   3699s] (I)      Method to set GCell size                           : row
[08/19 03:17:18   3699s] (I)      Counted 262 PG shapes. We will not process PG shapes layer by layer.
[08/19 03:17:18   3699s] (I)      Use row-based GCell size
[08/19 03:17:18   3699s] (I)      Use row-based GCell align
[08/19 03:17:18   3699s] (I)      layer 0 area = 80000
[08/19 03:17:18   3699s] (I)      layer 1 area = 80000
[08/19 03:17:18   3699s] (I)      layer 2 area = 80000
[08/19 03:17:18   3699s] (I)      layer 3 area = 80000
[08/19 03:17:18   3699s] (I)      layer 4 area = 80000
[08/19 03:17:18   3699s] (I)      layer 5 area = 80000
[08/19 03:17:18   3699s] (I)      layer 6 area = 80000
[08/19 03:17:18   3699s] (I)      layer 7 area = 80000
[08/19 03:17:18   3699s] (I)      layer 8 area = 80000
[08/19 03:17:18   3699s] (I)      layer 9 area = 400000
[08/19 03:17:18   3699s] (I)      layer 10 area = 400000
[08/19 03:17:18   3699s] (I)      GCell unit size   : 3420
[08/19 03:17:18   3699s] (I)      GCell multiplier  : 1
[08/19 03:17:18   3699s] (I)      GCell row height  : 3420
[08/19 03:17:18   3699s] (I)      Actual row height : 3420
[08/19 03:17:18   3699s] (I)      GCell align ref   : 10000 10260
[08/19 03:17:18   3699s] [NR-eGR] Track table information for default rule: 
[08/19 03:17:18   3699s] [NR-eGR] Metal1 has no routable track
[08/19 03:17:18   3699s] [NR-eGR] Metal2 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal3 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal4 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal5 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal6 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal7 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal8 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal9 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal10 has single uniform track structure
[08/19 03:17:18   3699s] [NR-eGR] Metal11 has single uniform track structure
[08/19 03:17:18   3699s] (I)      ==================== Default via =====================
[08/19 03:17:18   3699s] (I)      +----+------------------+----------------------------+
[08/19 03:17:18   3699s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 03:17:18   3699s] (I)      +----+------------------+----------------------------+
[08/19 03:17:18   3699s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 03:17:18   3699s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 03:17:18   3699s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 03:17:18   3699s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 03:17:18   3699s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 03:17:18   3699s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 03:17:18   3699s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 03:17:18   3699s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 03:17:18   3699s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 03:17:18   3699s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 03:17:18   3699s] (I)      +----+------------------+----------------------------+
[08/19 03:17:18   3699s] [NR-eGR] Read 452 PG shapes
[08/19 03:17:18   3699s] [NR-eGR] Read 0 clock shapes
[08/19 03:17:18   3699s] [NR-eGR] Read 0 other shapes
[08/19 03:17:18   3699s] [NR-eGR] #Routing Blockages  : 0
[08/19 03:17:18   3699s] [NR-eGR] #Instance Blockages : 0
[08/19 03:17:18   3699s] [NR-eGR] #PG Blockages       : 452
[08/19 03:17:18   3699s] [NR-eGR] #Halo Blockages     : 0
[08/19 03:17:18   3699s] [NR-eGR] #Boundary Blockages : 0
[08/19 03:17:18   3699s] [NR-eGR] #Clock Blockages    : 0
[08/19 03:17:18   3699s] [NR-eGR] #Other Blockages    : 0
[08/19 03:17:18   3699s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 03:17:18   3699s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 03:17:18   3699s] [NR-eGR] Read 27 nets ( ignored 0 )
[08/19 03:17:18   3699s] (I)      early_global_route_priority property id does not exist.
[08/19 03:17:18   3699s] (I)      Read Num Blocks=452  Num Prerouted Wires=0  Num CS=0
[08/19 03:17:18   3699s] (I)      Layer 1 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 2 (H) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 3 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 4 (H) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 5 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 6 (H) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 7 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 9 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 03:17:18   3699s] (I)      Number of ignored nets                =      0
[08/19 03:17:18   3699s] (I)      Number of connected nets              =      0
[08/19 03:17:18   3699s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 03:17:18   3699s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 03:17:18   3699s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 03:17:18   3699s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 03:17:18   3699s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 03:17:18   3699s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 03:17:18   3699s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 03:17:18   3699s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 03:17:18   3699s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 03:17:18   3699s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 03:17:18   3699s] (I)      Ndr track 0 does not exist
[08/19 03:17:18   3699s] (I)      ---------------------Grid Graph Info--------------------
[08/19 03:17:18   3699s] (I)      Routing area        : (0, 0) - (45200, 37620)
[08/19 03:17:18   3699s] (I)      Core area           : (10000, 10260) - (35200, 27360)
[08/19 03:17:18   3699s] (I)      Site width          :   400  (dbu)
[08/19 03:17:18   3699s] (I)      Row height          :  3420  (dbu)
[08/19 03:17:18   3699s] (I)      GCell row height    :  3420  (dbu)
[08/19 03:17:18   3699s] (I)      GCell width         :  3420  (dbu)
[08/19 03:17:18   3699s] (I)      GCell height        :  3420  (dbu)
[08/19 03:17:18   3699s] (I)      Grid                :    13    11    11
[08/19 03:17:18   3699s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 03:17:18   3699s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 03:17:18   3699s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 03:17:18   3699s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 03:17:18   3699s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 03:17:18   3699s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 03:17:18   3699s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 03:17:18   3699s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 03:17:18   3699s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 03:17:18   3699s] (I)      Total num of tracks :     0   113    99   113    99   113    99   113    99    44    39
[08/19 03:17:18   3699s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 03:17:18   3699s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 03:17:18   3699s] (I)      --------------------------------------------------------
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s] [NR-eGR] ============ Routing rule table ============
[08/19 03:17:18   3699s] [NR-eGR] Rule id: 0  Nets: 27
[08/19 03:17:18   3699s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 03:17:18   3699s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 03:17:18   3699s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 03:17:18   3699s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:17:18   3699s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:17:18   3699s] [NR-eGR] ========================================
[08/19 03:17:18   3699s] [NR-eGR] 
[08/19 03:17:18   3699s] (I)      =============== Blocked Tracks ===============
[08/19 03:17:18   3699s] (I)      +-------+---------+----------+---------------+
[08/19 03:17:18   3699s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 03:17:18   3699s] (I)      +-------+---------+----------+---------------+
[08/19 03:17:18   3699s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 03:17:18   3699s] (I)      |     2 |    1243 |      516 |        41.51% |
[08/19 03:17:18   3699s] (I)      |     3 |    1287 |       96 |         7.46% |
[08/19 03:17:18   3699s] (I)      |     4 |    1243 |      516 |        41.51% |
[08/19 03:17:18   3699s] (I)      |     5 |    1287 |       96 |         7.46% |
[08/19 03:17:18   3699s] (I)      |     6 |    1243 |      516 |        41.51% |
[08/19 03:17:18   3699s] (I)      |     7 |    1287 |       96 |         7.46% |
[08/19 03:17:18   3699s] (I)      |     8 |    1243 |      516 |        41.51% |
[08/19 03:17:18   3699s] (I)      |     9 |    1287 |      192 |        14.92% |
[08/19 03:17:18   3699s] (I)      |    10 |     484 |      413 |        85.33% |
[08/19 03:17:18   3699s] (I)      |    11 |     507 |      255 |        50.30% |
[08/19 03:17:18   3699s] (I)      +-------+---------+----------+---------------+
[08/19 03:17:18   3699s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1565.60 MB )
[08/19 03:17:18   3699s] (I)      Reset routing kernel
[08/19 03:17:18   3699s] (I)      Started Global Routing ( Curr Mem: 1565.60 MB )
[08/19 03:17:18   3699s] (I)      totalPins=97  totalGlobalPin=85 (87.63%)
[08/19 03:17:18   3699s] (I)      total 2D Cap : 9451 = (5005 H, 4446 V)
[08/19 03:17:18   3699s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 11]
[08/19 03:17:18   3699s] (I)      
[08/19 03:17:18   3699s] (I)      ============  Phase 1a Route ============
[08/19 03:17:18   3699s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:18   3699s] (I)      
[08/19 03:17:18   3699s] (I)      ============  Phase 1b Route ============
[08/19 03:17:18   3699s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:18   3699s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.205900e+02um
[08/19 03:17:18   3699s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 03:17:18   3699s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 03:17:18   3699s] (I)      
[08/19 03:17:18   3699s] (I)      ============  Phase 1c Route ============
[08/19 03:17:18   3699s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:18   3699s] (I)      
[08/19 03:17:18   3699s] (I)      ============  Phase 1d Route ============
[08/19 03:17:18   3699s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:18   3699s] (I)      
[08/19 03:17:18   3699s] (I)      ============  Phase 1e Route ============
[08/19 03:17:18   3699s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:18   3699s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.205900e+02um
[08/19 03:17:18   3699s] (I)      
[08/19 03:17:18   3699s] (I)      ============  Phase 1l Route ============
[08/19 03:17:18   3699s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 03:17:18   3699s] (I)      Layer  2:        991       101         0           0        1112    ( 0.00%) 
[08/19 03:17:18   3699s] (I)      Layer  3:       1112        55         0           0        1188    ( 0.00%) 
[08/19 03:17:18   3699s] (I)      Layer  4:        991         2         0           0        1112    ( 0.00%) 
[08/19 03:17:18   3699s] (I)      Layer  5:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:17:18   3699s] (I)      Layer  6:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:17:18   3699s] (I)      Layer  7:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:17:18   3699s] (I)      Layer  8:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:17:18   3699s] (I)      Layer  9:       1057         0         0           0        1188    ( 0.00%) 
[08/19 03:17:18   3699s] (I)      Layer 10:         52         0         0         304         140    (68.46%) 
[08/19 03:17:18   3699s] (I)      Layer 11:        226         0         0         230         245    (48.48%) 
[08/19 03:17:18   3699s] (I)      Total:          8635       158         0         534        9580    ( 5.28%) 
[08/19 03:17:18   3699s] (I)      
[08/19 03:17:18   3699s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 03:17:18   3699s] [NR-eGR]                        OverCon            
[08/19 03:17:18   3699s] [NR-eGR]                         #Gcell     %Gcell
[08/19 03:17:18   3699s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 03:17:18   3699s] [NR-eGR] ----------------------------------------------
[08/19 03:17:18   3699s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR] ----------------------------------------------
[08/19 03:17:18   3699s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 03:17:18   3699s] [NR-eGR] 
[08/19 03:17:18   3699s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1573.61 MB )
[08/19 03:17:18   3699s] (I)      total 2D Cap : 9523 = (5042 H, 4481 V)
[08/19 03:17:18   3699s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 03:17:18   3699s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1573.6M
[08/19 03:17:18   3699s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1573.6M, EPOCH TIME: 1692395238.365138
[08/19 03:17:18   3699s] OPERPROF: Starting HotSpotCal at level 1, MEM:1573.6M, EPOCH TIME: 1692395238.365170
[08/19 03:17:18   3699s] [hotspot] +------------+---------------+---------------+
[08/19 03:17:18   3699s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 03:17:18   3699s] [hotspot] +------------+---------------+---------------+
[08/19 03:17:18   3699s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 03:17:18   3699s] [hotspot] +------------+---------------+---------------+
[08/19 03:17:18   3699s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 03:17:18   3699s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 03:17:18   3699s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1573.6M, EPOCH TIME: 1692395238.365314
[08/19 03:17:18   3699s] Skipped repairing congestion.
[08/19 03:17:18   3699s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1573.6M, EPOCH TIME: 1692395238.365365
[08/19 03:17:18   3699s] Starting Early Global Route wiring: mem = 1573.6M
[08/19 03:17:18   3699s] (I)      ============= Track Assignment ============
[08/19 03:17:18   3699s] (I)      Started Track Assignment (1T) ( Curr Mem: 1573.61 MB )
[08/19 03:17:18   3699s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 03:17:18   3699s] (I)      Run Multi-thread track assignment
[08/19 03:17:18   3699s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.61 MB )
[08/19 03:17:18   3699s] (I)      Started Export ( Curr Mem: 1573.61 MB )
[08/19 03:17:18   3699s] [NR-eGR]                  Length (um)  Vias 
[08/19 03:17:18   3699s] [NR-eGR] -----------------------------------
[08/19 03:17:18   3699s] [NR-eGR]  Metal1   (1H)             0    97 
[08/19 03:17:18   3699s] [NR-eGR]  Metal2   (2V)           146   157 
[08/19 03:17:18   3699s] [NR-eGR]  Metal3   (3H)           118     2 
[08/19 03:17:18   3699s] [NR-eGR]  Metal4   (4V)             4     0 
[08/19 03:17:18   3699s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 03:17:18   3699s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 03:17:18   3699s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 03:17:18   3699s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 03:17:18   3699s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 03:17:18   3699s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 03:17:18   3699s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 03:17:18   3699s] [NR-eGR] -----------------------------------
[08/19 03:17:18   3699s] [NR-eGR]           Total          268   256 
[08/19 03:17:18   3699s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:17:18   3699s] [NR-eGR] Total half perimeter of net bounding box: 218um
[08/19 03:17:18   3699s] [NR-eGR] Total length: 268um, number of vias: 256
[08/19 03:17:18   3699s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:17:18   3699s] [NR-eGR] Total eGR-routed clock nets wire length: 28um, number of vias: 26
[08/19 03:17:18   3699s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:17:18   3699s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1573.61 MB )
[08/19 03:17:18   3699s] Saved RC grid cleaned up.
[08/19 03:17:18   3699s] Early Global Route wiring runtime: 0.00 seconds, mem = 1516.6M
[08/19 03:17:18   3699s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1516.6M, EPOCH TIME: 1692395238.370343
[08/19 03:17:18   3699s] Tdgp not successfully inited but do clear! skip clearing
[08/19 03:17:18   3699s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:17:18   3699s] *** Finishing placeDesign default flow ***
[08/19 03:17:18   3699s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1516.6M **
[08/19 03:17:18   3699s] Tdgp not successfully inited but do clear! skip clearing
[08/19 03:17:18   3699s] 
[08/19 03:17:18   3699s] *** Summary of all messages that are not suppressed in this session:
[08/19 03:17:18   3699s] Severity  ID               Count  Summary                                  
[08/19 03:17:18   3699s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[08/19 03:17:18   3699s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[08/19 03:17:18   3699s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/19 03:17:18   3699s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[08/19 03:17:18   3699s] *** Message Summary: 5 warning(s), 0 error(s)
[08/19 03:17:18   3699s] 
[08/19 03:17:25   3700s] <CMD> setPlaceMode -fp false
[08/19 03:17:25   3700s] <CMD> place_design
[08/19 03:17:25   3700s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 8, percentage of missing scan cell = 0.00% (0 / 8)
[08/19 03:17:25   3700s] #Start colorize_geometry on Sat Aug 19 03:17:25 2023
[08/19 03:17:25   3700s] #
[08/19 03:17:25   3700s] ### Time Record (colorize_geometry) is installed.
[08/19 03:17:25   3700s] ### Time Record (Pre Callback) is installed.
[08/19 03:17:25   3700s] ### Time Record (Pre Callback) is uninstalled.
[08/19 03:17:25   3700s] ### Time Record (DB Import) is installed.
[08/19 03:17:25   3700s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1052745512 placement=327719954 pin_access=1 inst_pattern=1
[08/19 03:17:25   3700s] ### Time Record (DB Import) is uninstalled.
[08/19 03:17:25   3700s] ### Time Record (DB Export) is installed.
[08/19 03:17:25   3700s] ### export design design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1052745512 placement=327719954 pin_access=1 inst_pattern=1
[08/19 03:17:25   3700s] ### Time Record (DB Export) is uninstalled.
[08/19 03:17:25   3700s] ### Time Record (Post Callback) is installed.
[08/19 03:17:25   3700s] ### Time Record (Post Callback) is uninstalled.
[08/19 03:17:25   3700s] #
[08/19 03:17:25   3700s] #colorize_geometry statistics:
[08/19 03:17:25   3700s] #Cpu time = 00:00:00
[08/19 03:17:25   3700s] #Elapsed time = 00:00:00
[08/19 03:17:25   3700s] #Increased memory = -4.54 (MB)
[08/19 03:17:25   3700s] #Total memory = 1244.52 (MB)
[08/19 03:17:25   3700s] #Peak memory = 1354.13 (MB)
[08/19 03:17:25   3700s] #Number of warnings = 0
[08/19 03:17:25   3700s] #Total number of warnings = 17
[08/19 03:17:25   3700s] #Number of fails = 0
[08/19 03:17:25   3700s] #Total number of fails = 0
[08/19 03:17:25   3700s] #Complete colorize_geometry on Sat Aug 19 03:17:25 2023
[08/19 03:17:25   3700s] #
[08/19 03:17:25   3700s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 03:17:25   3700s] ### Time Record (colorize_geometry) is uninstalled.
[08/19 03:17:25   3700s] ### 
[08/19 03:17:25   3700s] ###   Scalability Statistics
[08/19 03:17:25   3700s] ### 
[08/19 03:17:25   3700s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:17:25   3700s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/19 03:17:25   3700s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:17:25   3700s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:25   3700s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:25   3700s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:25   3700s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:25   3700s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/19 03:17:25   3700s] ### ------------------------+----------------+----------------+----------------+
[08/19 03:17:25   3700s] ### 
[08/19 03:17:25   3700s] *** Starting placeDesign default flow ***
[08/19 03:17:25   3700s] ### Creating LA Mngr. totSessionCpu=1:01:41 mem=1517.3M
[08/19 03:17:25   3700s] ### Creating LA Mngr, finished. totSessionCpu=1:01:41 mem=1517.3M
[08/19 03:17:25   3700s] *** Start deleteBufferTree ***
[08/19 03:17:25   3700s] Info: Detect buffers to remove automatically.
[08/19 03:17:25   3700s] Analyzing netlist ...
[08/19 03:17:25   3700s] Updating netlist
[08/19 03:17:25   3700s] 
[08/19 03:17:25   3700s] *summary: 0 instances (buffers/inverters) removed
[08/19 03:17:25   3700s] *** Finish deleteBufferTree (0:00:00.0) ***
[08/19 03:17:25   3700s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 03:17:25   3700s] Set Using Default Delay Limit as 101.
[08/19 03:17:25   3700s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 03:17:25   3700s] Set Default Net Delay as 0 ps.
[08/19 03:17:25   3700s] Set Default Net Load as 0 pF. 
[08/19 03:17:25   3700s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 03:17:25   3700s] Effort level <high> specified for reg2reg_tmp.27127 path_group
[08/19 03:17:25   3700s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:17:25   3700s] #################################################################################
[08/19 03:17:25   3700s] # Design Stage: PreRoute
[08/19 03:17:25   3700s] # Design Name: counter
[08/19 03:17:25   3700s] # Design Mode: 90nm
[08/19 03:17:25   3700s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:17:25   3700s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:17:25   3700s] # Signoff Settings: SI Off 
[08/19 03:17:25   3700s] #################################################################################
[08/19 03:17:25   3700s] Calculate delays in BcWc mode...
[08/19 03:17:25   3700s] Topological Sorting (REAL = 0:00:00.0, MEM = 1524.3M, InitMEM = 1524.3M)
[08/19 03:17:25   3700s] Start delay calculation (fullDC) (1 T). (MEM=1524.35)
[08/19 03:17:25   3700s] LayerId::1 widthSet size::4
[08/19 03:17:25   3700s] LayerId::2 widthSet size::4
[08/19 03:17:25   3700s] LayerId::3 widthSet size::4
[08/19 03:17:25   3700s] LayerId::4 widthSet size::4
[08/19 03:17:25   3700s] LayerId::5 widthSet size::4
[08/19 03:17:25   3700s] LayerId::6 widthSet size::4
[08/19 03:17:25   3700s] LayerId::7 widthSet size::5
[08/19 03:17:25   3700s] LayerId::8 widthSet size::5
[08/19 03:17:25   3700s] LayerId::9 widthSet size::5
[08/19 03:17:25   3700s] LayerId::10 widthSet size::4
[08/19 03:17:25   3700s] LayerId::11 widthSet size::3
[08/19 03:17:25   3700s] Updating RC grid for preRoute extraction ...
[08/19 03:17:25   3700s] eee: pegSigSF::1.070000
[08/19 03:17:25   3700s] Initializing multi-corner capacitance tables ... 
[08/19 03:17:25   3700s] Initializing multi-corner resistance tables ...
[08/19 03:17:25   3700s] Creating RPSQ from WeeR and WRes ...
[08/19 03:17:25   3700s] eee: l::1 avDens::0.037914 usedTrk::6.824562 availTrk::180.000000 sigTrk::6.824562
[08/19 03:17:25   3700s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:17:25   3700s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:17:25   3700s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:17:25   3700s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:17:25   3700s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:17:25   3700s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:17:25   3700s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:17:25   3700s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 03:17:25   3700s] eee: l::10 avDens::0.052666 usedTrk::7.204678 availTrk::136.800000 sigTrk::7.204678
[08/19 03:17:25   3700s] eee: l::11 avDens::0.040408 usedTrk::5.818713 availTrk::144.000000 sigTrk::5.818713
[08/19 03:17:25   3700s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 03:17:25   3700s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 03:17:25   3700s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 03:17:25   3700s] End AAE Lib Interpolated Model. (MEM=1535.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:17:25   3700s] Total number of fetched objects 27
[08/19 03:17:25   3700s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:17:25   3700s] End delay calculation. (MEM=1575.55 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:17:25   3700s] End delay calculation (fullDC). (MEM=1575.55 CPU=0:00:00.1 REAL=0:00:00.0)
[08/19 03:17:25   3700s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1575.6M) ***
[08/19 03:17:25   3700s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 03:17:25   3700s] Set Using Default Delay Limit as 1000.
[08/19 03:17:25   3700s] Set Default Net Delay as 1000 ps.
[08/19 03:17:25   3700s] Set Default Net Load as 0.5 pF. 
[08/19 03:17:25   3700s] **INFO: Pre-place timing setting for timing analysis already disabled
[08/19 03:17:25   3700s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1566.0M, EPOCH TIME: 1692395245.285012
[08/19 03:17:25   3700s] Deleted 0 physical inst  (cell - / prefix -).
[08/19 03:17:25   3700s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1566.0M, EPOCH TIME: 1692395245.285089
[08/19 03:17:25   3700s] INFO: #ExclusiveGroups=0
[08/19 03:17:25   3700s] INFO: There are no Exclusive Groups.
[08/19 03:17:25   3700s] *** Starting "NanoPlace(TM) placement v#2 (mem=1566.0M)" ...
[08/19 03:17:26   3701s] *** Build Buffered Sizing Timing Model
[08/19 03:17:26   3701s] (cpu=0:00:00.8 mem=1566.0M) ***
[08/19 03:17:26   3701s] *** Build Virtual Sizing Timing Model
[08/19 03:17:26   3701s] (cpu=0:00:00.9 mem=1566.0M) ***
[08/19 03:17:26   3701s] No user-set net weight.
[08/19 03:17:26   3701s] Net fanout histogram:
[08/19 03:17:26   3701s] 2		: 11 (40.7%) nets
[08/19 03:17:26   3701s] 3		: 3 (11.1%) nets
[08/19 03:17:26   3701s] 4     -	14	: 13 (48.1%) nets
[08/19 03:17:26   3701s] 15    -	39	: 0 (0.0%) nets
[08/19 03:17:26   3701s] 40    -	79	: 0 (0.0%) nets
[08/19 03:17:26   3701s] 80    -	159	: 0 (0.0%) nets
[08/19 03:17:26   3701s] 160   -	319	: 0 (0.0%) nets
[08/19 03:17:26   3701s] 320   -	639	: 0 (0.0%) nets
[08/19 03:17:26   3701s] 640   -	1279	: 0 (0.0%) nets
[08/19 03:17:26   3701s] 1280  -	2559	: 0 (0.0%) nets
[08/19 03:17:26   3701s] 2560  -	5119	: 0 (0.0%) nets
[08/19 03:17:26   3701s] 5120+		: 0 (0.0%) nets
[08/19 03:17:26   3701s] no activity file in design. spp won't run.
[08/19 03:17:26   3701s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[08/19 03:17:26   3701s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[08/19 03:17:26   3701s] Define the scan chains before using this option.
[08/19 03:17:26   3701s] Type 'man IMPSP-9042' for more detail.
[08/19 03:17:26   3701s] z: 2, totalTracks: 1
[08/19 03:17:26   3701s] z: 4, totalTracks: 1
[08/19 03:17:26   3701s] z: 6, totalTracks: 1
[08/19 03:17:26   3701s] z: 8, totalTracks: 1
[08/19 03:17:26   3701s] All LLGs are deleted
[08/19 03:17:26   3701s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1566.0M, EPOCH TIME: 1692395246.225867
[08/19 03:17:26   3701s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1566.0M, EPOCH TIME: 1692395246.226058
[08/19 03:17:26   3701s] #std cell=24 (0 fixed + 24 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[08/19 03:17:26   3701s] #ioInst=0 #net=27 #term=97 #term/net=3.59, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[08/19 03:17:26   3701s] stdCell: 24 single + 0 double + 0 multi
[08/19 03:17:26   3701s] Total standard cell length = 0.0460 (mm), area = 0.0001 (mm^2)
[08/19 03:17:26   3701s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1566.0M, EPOCH TIME: 1692395246.226285
[08/19 03:17:26   3701s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1566.0M, EPOCH TIME: 1692395246.227050
[08/19 03:17:26   3701s] Core basic site is CoreSite
[08/19 03:17:26   3701s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1566.0M, EPOCH TIME: 1692395246.240237
[08/19 03:17:26   3701s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1598.1M, EPOCH TIME: 1692395246.243125
[08/19 03:17:26   3701s] SiteArray: non-trimmed site array dimensions = 5 x 63
[08/19 03:17:26   3701s] SiteArray: use 8,192 bytes
[08/19 03:17:26   3701s] SiteArray: current memory after site array memory allocation 1598.1M
[08/19 03:17:26   3701s] SiteArray: FP blocked sites are writable
[08/19 03:17:26   3701s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:17:26   3701s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1598.1M, EPOCH TIME: 1692395246.243564
[08/19 03:17:26   3701s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1598.1M, EPOCH TIME: 1692395246.243699
[08/19 03:17:26   3701s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1598.1M, EPOCH TIME: 1692395246.244151
[08/19 03:17:26   3701s] 
[08/19 03:17:26   3701s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:26   3701s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1598.1M, EPOCH TIME: 1692395246.244267
[08/19 03:17:26   3701s] 
[08/19 03:17:26   3701s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:26   3701s] OPERPROF: Starting pre-place ADS at level 1, MEM:1598.1M, EPOCH TIME: 1692395246.244349
[08/19 03:17:26   3701s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1598.1M, EPOCH TIME: 1692395246.244395
[08/19 03:17:26   3701s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1598.1M, EPOCH TIME: 1692395246.244426
[08/19 03:17:26   3701s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1598.1M, EPOCH TIME: 1692395246.244462
[08/19 03:17:26   3701s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1598.1M, EPOCH TIME: 1692395246.244492
[08/19 03:17:26   3701s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1598.1M, EPOCH TIME: 1692395246.244519
[08/19 03:17:26   3701s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1598.1M, EPOCH TIME: 1692395246.244570
[08/19 03:17:26   3701s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1598.1M, EPOCH TIME: 1692395246.244600
[08/19 03:17:26   3701s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1598.1M, EPOCH TIME: 1692395246.244633
[08/19 03:17:26   3701s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1598.1M, EPOCH TIME: 1692395246.244662
[08/19 03:17:26   3701s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1598.1M, EPOCH TIME: 1692395246.244690
[08/19 03:17:26   3701s] ADSU 0.747 -> 0.747. GS 13.680
[08/19 03:17:26   3701s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1598.1M, EPOCH TIME: 1692395246.244755
[08/19 03:17:26   3701s] Average module density = 0.747.
[08/19 03:17:26   3701s] Density for the design = 0.747.
[08/19 03:17:26   3701s]        = stdcell_area 230 sites (79 um^2) / alloc_area 308 sites (105 um^2).
[08/19 03:17:26   3701s] Pin Density = 0.3079.
[08/19 03:17:26   3701s]             = total # of pins 97 / total area 315.
[08/19 03:17:26   3701s] OPERPROF: Starting spMPad at level 1, MEM:1545.1M, EPOCH TIME: 1692395246.246399
[08/19 03:17:26   3701s] OPERPROF:   Starting spContextMPad at level 2, MEM:1545.1M, EPOCH TIME: 1692395246.246445
[08/19 03:17:26   3701s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1545.1M, EPOCH TIME: 1692395246.246475
[08/19 03:17:26   3701s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1545.1M, EPOCH TIME: 1692395246.246505
[08/19 03:17:26   3701s] Initial padding reaches pin density 0.500 for top
[08/19 03:17:26   3701s] InitPadU 0.747 -> 0.847 for top
[08/19 03:17:26   3701s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1545.1M, EPOCH TIME: 1692395246.246643
[08/19 03:17:26   3701s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1545.1M, EPOCH TIME: 1692395246.246683
[08/19 03:17:26   3701s] === lastAutoLevel = 4 
[08/19 03:17:26   3701s] OPERPROF: Starting spInitNetWt at level 1, MEM:1545.1M, EPOCH TIME: 1692395246.246753
[08/19 03:17:26   3701s] no activity file in design. spp won't run.
[08/19 03:17:26   3701s] [spp] 0
[08/19 03:17:26   3701s] [adp] 0:1:1:3
[08/19 03:17:26   3701s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.020, MEM:1563.6M, EPOCH TIME: 1692395246.266631
[08/19 03:17:26   3701s] Clock gating cells determined by native netlist tracing.
[08/19 03:17:26   3701s] no activity file in design. spp won't run.
[08/19 03:17:26   3701s] no activity file in design. spp won't run.
[08/19 03:17:26   3701s] Effort level <high> specified for reg2reg path_group
[08/19 03:17:26   3701s] OPERPROF: Starting npMain at level 1, MEM:1566.6M, EPOCH TIME: 1692395246.302839
[08/19 03:17:26   3701s] OPERPROF:   Starting npPlace at level 2, MEM:1566.6M, EPOCH TIME: 1692395246.303391
[08/19 03:17:26   3701s] Iteration  1: Total net bbox = 1.747e+02 (8.08e+01 9.39e+01)
[08/19 03:17:26   3701s]               Est.  stn bbox = 1.912e+02 (9.02e+01 1.01e+02)
[08/19 03:17:26   3701s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1566.6M
[08/19 03:17:26   3701s] Iteration  2: Total net bbox = 1.747e+02 (8.08e+01 9.39e+01)
[08/19 03:17:26   3701s]               Est.  stn bbox = 1.912e+02 (9.02e+01 1.01e+02)
[08/19 03:17:26   3701s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1566.6M
[08/19 03:17:26   3701s] Iteration  3: Total net bbox = 1.486e+02 (6.07e+01 8.79e+01)
[08/19 03:17:26   3701s]               Est.  stn bbox = 1.655e+02 (7.06e+01 9.49e+01)
[08/19 03:17:26   3701s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1568.0M
[08/19 03:17:26   3701s] Total number of setup views is 1.
[08/19 03:17:26   3701s] Total number of active setup views is 1.
[08/19 03:17:26   3701s] Active setup views:
[08/19 03:17:26   3701s]     setup
[08/19 03:17:26   3701s] Iteration  4: Total net bbox = 1.704e+02 (6.42e+01 1.06e+02)
[08/19 03:17:26   3701s]               Est.  stn bbox = 1.909e+02 (7.50e+01 1.16e+02)
[08/19 03:17:26   3701s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1568.0M
[08/19 03:17:26   3701s] Iteration  5: Total net bbox = 1.969e+02 (8.09e+01 1.16e+02)
[08/19 03:17:26   3701s]               Est.  stn bbox = 2.180e+02 (9.27e+01 1.25e+02)
[08/19 03:17:26   3701s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1568.0M
[08/19 03:17:26   3701s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.007, MEM:1568.0M, EPOCH TIME: 1692395246.310300
[08/19 03:17:26   3701s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.008, MEM:1568.0M, EPOCH TIME: 1692395246.310999
[08/19 03:17:26   3701s] [adp] clock
[08/19 03:17:26   3701s] [adp] weight, nr nets, wire length
[08/19 03:17:26   3701s] [adp]      0        1  18.793000
[08/19 03:17:26   3701s] [adp] data
[08/19 03:17:26   3701s] [adp] weight, nr nets, wire length
[08/19 03:17:26   3701s] [adp]      0       26  189.586500
[08/19 03:17:26   3701s] [adp] 0.000000|0.000000|0.000000
[08/19 03:17:26   3701s] Iteration  6: Total net bbox = 2.084e+02 (9.26e+01 1.16e+02)
[08/19 03:17:26   3701s]               Est.  stn bbox = 2.295e+02 (1.04e+02 1.25e+02)
[08/19 03:17:26   3701s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1568.0M
[08/19 03:17:26   3701s] *** cost = 2.084e+02 (9.26e+01 1.16e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[08/19 03:17:26   3701s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[08/19 03:17:26   3702s] Saved padding area to DB
[08/19 03:17:26   3702s] All LLGs are deleted
[08/19 03:17:26   3702s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1568.0M, EPOCH TIME: 1692395246.327664
[08/19 03:17:26   3702s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1568.0M, EPOCH TIME: 1692395246.327948
[08/19 03:17:26   3702s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/19 03:17:26   3702s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/19 03:17:26   3702s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/19 03:17:26   3702s] Type 'man IMPSP-9025' for more detail.
[08/19 03:17:26   3702s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1568.0M, EPOCH TIME: 1692395246.329105
[08/19 03:17:26   3702s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1568.0M, EPOCH TIME: 1692395246.329190
[08/19 03:17:26   3702s] z: 2, totalTracks: 1
[08/19 03:17:26   3702s] z: 4, totalTracks: 1
[08/19 03:17:26   3702s] z: 6, totalTracks: 1
[08/19 03:17:26   3702s] z: 8, totalTracks: 1
[08/19 03:17:26   3702s] #spOpts: mergeVia=F 
[08/19 03:17:26   3702s] All LLGs are deleted
[08/19 03:17:26   3702s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1568.0M, EPOCH TIME: 1692395246.331472
[08/19 03:17:26   3702s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1568.0M, EPOCH TIME: 1692395246.331670
[08/19 03:17:26   3702s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1568.0M, EPOCH TIME: 1692395246.331721
[08/19 03:17:26   3702s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1568.0M, EPOCH TIME: 1692395246.332526
[08/19 03:17:26   3702s] Core basic site is CoreSite
[08/19 03:17:26   3702s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1568.0M, EPOCH TIME: 1692395246.345807
[08/19 03:17:26   3702s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1568.0M, EPOCH TIME: 1692395246.347788
[08/19 03:17:26   3702s] Fast DP-INIT is on for default
[08/19 03:17:26   3702s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:17:26   3702s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.016, MEM:1568.0M, EPOCH TIME: 1692395246.348628
[08/19 03:17:26   3702s] 
[08/19 03:17:26   3702s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:26   3702s] OPERPROF:       Starting CMU at level 4, MEM:1568.0M, EPOCH TIME: 1692395246.348772
[08/19 03:17:26   3702s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1568.0M, EPOCH TIME: 1692395246.349092
[08/19 03:17:26   3702s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1568.0M, EPOCH TIME: 1692395246.349139
[08/19 03:17:26   3702s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1568.0MB).
[08/19 03:17:26   3702s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1568.0M, EPOCH TIME: 1692395246.349224
[08/19 03:17:26   3702s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1568.0M, EPOCH TIME: 1692395246.349254
[08/19 03:17:26   3702s] TDRefine: refinePlace mode is spiral
[08/19 03:17:26   3702s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.27127.6
[08/19 03:17:26   3702s] OPERPROF: Starting RefinePlace at level 1, MEM:1568.0M, EPOCH TIME: 1692395246.349293
[08/19 03:17:26   3702s] *** Starting refinePlace (1:01:42 mem=1568.0M) ***
[08/19 03:17:26   3702s] Total net bbox length = 2.084e+02 (9.258e+01 1.158e+02) (ext = 7.228e+01)
[08/19 03:17:26   3702s] 
[08/19 03:17:26   3702s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:26   3702s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 03:17:26   3702s] (I)      Default power domain name = counter
[08/19 03:17:26   3702s] .Default power domain name = counter
[08/19 03:17:26   3702s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1568.0M, EPOCH TIME: 1692395246.350640
[08/19 03:17:26   3702s] Starting refinePlace ...
[08/19 03:17:26   3702s] Default power domain name = counter
[08/19 03:17:26   3702s] .Default power domain name = counter
[08/19 03:17:26   3702s] .** Cut row section cpu time 0:00:00.0.
[08/19 03:17:26   3702s]    Spread Effort: high, standalone mode, useDDP on.
[08/19 03:17:26   3702s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1568.0MB) @(1:01:42 - 1:01:42).
[08/19 03:17:26   3702s] Move report: preRPlace moves 24 insts, mean move: 0.70 um, max move: 1.18 um 
[08/19 03:17:26   3702s] 	Max move on inst (g272__6783): (9.01, 7.98) --> (8.40, 8.55)
[08/19 03:17:26   3702s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OA21X1
[08/19 03:17:26   3702s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 03:17:26   3702s] Placement tweakage begins.
[08/19 03:17:26   3702s] wire length = 2.461e+02
[08/19 03:17:26   3702s] wire length = 2.427e+02
[08/19 03:17:26   3702s] Placement tweakage ends.
[08/19 03:17:26   3702s] Move report: tweak moves 4 insts, mean move: 1.15 um, max move: 1.20 um 
[08/19 03:17:26   3702s] 	Max move on inst (g270__8428): (11.40, 11.97) --> (12.60, 11.97)
[08/19 03:17:26   3702s] 
[08/19 03:17:26   3702s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 03:17:26   3702s] Move report: legalization moves 2 insts, mean move: 0.20 um, max move: 0.20 um spiral
[08/19 03:17:26   3702s] 	Max move on inst (g270__8428): (12.60, 11.97) --> (12.80, 11.97)
[08/19 03:17:26   3702s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:17:26   3702s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:17:26   3702s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1568.0MB) @(1:01:42 - 1:01:42).
[08/19 03:17:26   3702s] Move report: Detail placement moves 24 insts, mean move: 0.75 um, max move: 1.18 um 
[08/19 03:17:26   3702s] 	Max move on inst (g272__6783): (9.01, 7.98) --> (8.40, 8.55)
[08/19 03:17:26   3702s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1568.0MB
[08/19 03:17:26   3702s] Statistics of distance of Instance movement in refine placement:
[08/19 03:17:26   3702s]   maximum (X+Y) =         1.18 um
[08/19 03:17:26   3702s]   inst (g272__6783) with max move: (9.009, 7.9795) -> (8.4, 8.55)
[08/19 03:17:26   3702s]   mean    (X+Y) =         0.75 um
[08/19 03:17:26   3702s] Summary Report:
[08/19 03:17:26   3702s] Instances move: 24 (out of 24 movable)
[08/19 03:17:26   3702s] Instances flipped: 0
[08/19 03:17:26   3702s] Mean displacement: 0.75 um
[08/19 03:17:26   3702s] Max displacement: 1.18 um (Instance: g272__6783) (9.009, 7.9795) -> (8.4, 8.55)
[08/19 03:17:26   3702s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OA21X1
[08/19 03:17:26   3702s] Total instances moved : 24
[08/19 03:17:26   3702s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1568.0M, EPOCH TIME: 1692395246.358349
[08/19 03:17:26   3702s] Total net bbox length = 2.179e+02 (9.034e+01 1.276e+02) (ext = 7.099e+01)
[08/19 03:17:26   3702s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1568.0MB
[08/19 03:17:26   3702s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1568.0MB) @(1:01:42 - 1:01:42).
[08/19 03:17:26   3702s] *** Finished refinePlace (1:01:42 mem=1568.0M) ***
[08/19 03:17:26   3702s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.27127.6
[08/19 03:17:26   3702s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.009, MEM:1568.0M, EPOCH TIME: 1692395246.358552
[08/19 03:17:26   3702s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1568.0M, EPOCH TIME: 1692395246.358587
[08/19 03:17:26   3702s] All LLGs are deleted
[08/19 03:17:26   3702s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1568.0M, EPOCH TIME: 1692395246.359001
[08/19 03:17:26   3702s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1568.0M, EPOCH TIME: 1692395246.359195
[08/19 03:17:26   3702s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1568.0M, EPOCH TIME: 1692395246.359936
[08/19 03:17:26   3702s] *** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1568.0M) ***
[08/19 03:17:26   3702s] z: 2, totalTracks: 1
[08/19 03:17:26   3702s] z: 4, totalTracks: 1
[08/19 03:17:26   3702s] z: 6, totalTracks: 1
[08/19 03:17:26   3702s] z: 8, totalTracks: 1
[08/19 03:17:26   3702s] #spOpts: mergeVia=F 
[08/19 03:17:26   3702s] All LLGs are deleted
[08/19 03:17:26   3702s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1568.0M, EPOCH TIME: 1692395246.362102
[08/19 03:17:26   3702s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1568.0M, EPOCH TIME: 1692395246.362275
[08/19 03:17:26   3702s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1568.0M, EPOCH TIME: 1692395246.362319
[08/19 03:17:26   3702s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1568.0M, EPOCH TIME: 1692395246.363126
[08/19 03:17:26   3702s] Core basic site is CoreSite
[08/19 03:17:26   3702s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1568.0M, EPOCH TIME: 1692395246.376721
[08/19 03:17:26   3702s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1568.0M, EPOCH TIME: 1692395246.379741
[08/19 03:17:26   3702s] Fast DP-INIT is on for default
[08/19 03:17:26   3702s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 03:17:26   3702s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1568.0M, EPOCH TIME: 1692395246.380631
[08/19 03:17:26   3702s] 
[08/19 03:17:26   3702s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 03:17:26   3702s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.018, MEM:1568.0M, EPOCH TIME: 1692395246.380752
[08/19 03:17:26   3702s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1568.0M, EPOCH TIME: 1692395246.380858
[08/19 03:17:26   3702s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1568.0M, EPOCH TIME: 1692395246.380905
[08/19 03:17:26   3702s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[08/19 03:17:26   3702s] Density distribution unevenness ratio = 0.000%
[08/19 03:17:26   3702s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1568.0M, EPOCH TIME: 1692395246.380971
[08/19 03:17:26   3702s] All LLGs are deleted
[08/19 03:17:26   3702s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1568.0M, EPOCH TIME: 1692395246.381326
[08/19 03:17:26   3702s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1568.0M, EPOCH TIME: 1692395246.381484
[08/19 03:17:26   3702s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1568.0M, EPOCH TIME: 1692395246.382193
[08/19 03:17:26   3702s] *** Free Virtual Timing Model ...(mem=1568.0M)
[08/19 03:17:26   3702s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 03:17:26   3702s] Set Using Default Delay Limit as 101.
[08/19 03:17:26   3702s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 03:17:26   3702s] Set Default Net Delay as 0 ps.
[08/19 03:17:26   3702s] Set Default Net Load as 0 pF. 
[08/19 03:17:26   3702s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 03:17:26   3702s] Effort level <high> specified for reg2reg_tmp.27127 path_group
[08/19 03:17:26   3702s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 03:17:26   3702s] #################################################################################
[08/19 03:17:26   3702s] # Design Stage: PreRoute
[08/19 03:17:26   3702s] # Design Name: counter
[08/19 03:17:26   3702s] # Design Mode: 90nm
[08/19 03:17:26   3702s] # Analysis Mode: MMMC Non-OCV 
[08/19 03:17:26   3702s] # Parasitics Mode: No SPEF/RCDB 
[08/19 03:17:26   3702s] # Signoff Settings: SI Off 
[08/19 03:17:26   3702s] #################################################################################
[08/19 03:17:26   3702s] Calculate delays in BcWc mode...
[08/19 03:17:26   3702s] Topological Sorting (REAL = 0:00:00.0, MEM = 1556.5M, InitMEM = 1556.5M)
[08/19 03:17:26   3702s] Start delay calculation (fullDC) (1 T). (MEM=1556.5)
[08/19 03:17:26   3702s] End AAE Lib Interpolated Model. (MEM=1568.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:17:26   3702s] Total number of fetched objects 27
[08/19 03:17:26   3702s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 03:17:26   3702s] End delay calculation. (MEM=1583.7 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:17:26   3702s] End delay calculation (fullDC). (MEM=1583.7 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 03:17:26   3702s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1583.7M) ***
[08/19 03:17:26   3702s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 03:17:26   3702s] Set Using Default Delay Limit as 1000.
[08/19 03:17:26   3702s] Set Default Net Delay as 1000 ps.
[08/19 03:17:26   3702s] Set Default Net Load as 0.5 pF. 
[08/19 03:17:26   3702s] Info: Disable timing driven in postCTS congRepair.
[08/19 03:17:26   3702s] 
[08/19 03:17:26   3702s] Starting congRepair ...
[08/19 03:17:26   3702s] User Input Parameters:
[08/19 03:17:26   3702s] - Congestion Driven    : On
[08/19 03:17:26   3702s] - Timing Driven        : Off
[08/19 03:17:26   3702s] - Area-Violation Based : On
[08/19 03:17:26   3702s] - Start Rollback Level : -5
[08/19 03:17:26   3702s] - Legalized            : On
[08/19 03:17:26   3702s] - Window Based         : Off
[08/19 03:17:26   3702s] - eDen incr mode       : Off
[08/19 03:17:26   3702s] - Small incr mode      : Off
[08/19 03:17:26   3702s] 
[08/19 03:17:26   3702s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1574.2M, EPOCH TIME: 1692395246.463332
[08/19 03:17:26   3702s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1574.2M, EPOCH TIME: 1692395246.465336
[08/19 03:17:26   3702s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1574.2M, EPOCH TIME: 1692395246.465421
[08/19 03:17:26   3702s] Starting Early Global Route congestion estimation: mem = 1574.2M
[08/19 03:17:26   3702s] ==================== Layers =====================
[08/19 03:17:26   3702s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:17:26   3702s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 03:17:26   3702s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:17:26   3702s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 03:17:26   3702s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 03:17:26   3702s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:17:26   3702s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 03:17:26   3702s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 03:17:26   3702s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 03:17:26   3702s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 03:17:26   3702s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 03:17:26   3702s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 03:17:26   3702s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 03:17:26   3702s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 03:17:26   3702s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 03:17:26   3702s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 03:17:26   3702s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 03:17:26   3702s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 03:17:26   3702s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 03:17:26   3702s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 03:17:26   3702s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 03:17:26   3702s] (I)      Started Import and model ( Curr Mem: 1574.18 MB )
[08/19 03:17:26   3702s] (I)      Default power domain name = counter
[08/19 03:17:26   3702s] .== Non-default Options ==
[08/19 03:17:26   3702s] (I)      Maximum routing layer                              : 11
[08/19 03:17:26   3702s] (I)      Number of threads                                  : 1
[08/19 03:17:26   3702s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 03:17:26   3702s] (I)      Method to set GCell size                           : row
[08/19 03:17:26   3702s] (I)      Counted 262 PG shapes. We will not process PG shapes layer by layer.
[08/19 03:17:26   3702s] (I)      Use row-based GCell size
[08/19 03:17:26   3702s] (I)      Use row-based GCell align
[08/19 03:17:26   3702s] (I)      layer 0 area = 80000
[08/19 03:17:26   3702s] (I)      layer 1 area = 80000
[08/19 03:17:26   3702s] (I)      layer 2 area = 80000
[08/19 03:17:26   3702s] (I)      layer 3 area = 80000
[08/19 03:17:26   3702s] (I)      layer 4 area = 80000
[08/19 03:17:26   3702s] (I)      layer 5 area = 80000
[08/19 03:17:26   3702s] (I)      layer 6 area = 80000
[08/19 03:17:26   3702s] (I)      layer 7 area = 80000
[08/19 03:17:26   3702s] (I)      layer 8 area = 80000
[08/19 03:17:26   3702s] (I)      layer 9 area = 400000
[08/19 03:17:26   3702s] (I)      layer 10 area = 400000
[08/19 03:17:26   3702s] (I)      GCell unit size   : 3420
[08/19 03:17:26   3702s] (I)      GCell multiplier  : 1
[08/19 03:17:26   3702s] (I)      GCell row height  : 3420
[08/19 03:17:26   3702s] (I)      Actual row height : 3420
[08/19 03:17:26   3702s] (I)      GCell align ref   : 10000 10260
[08/19 03:17:26   3702s] [NR-eGR] Track table information for default rule: 
[08/19 03:17:26   3702s] [NR-eGR] Metal1 has no routable track
[08/19 03:17:26   3702s] [NR-eGR] Metal2 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal3 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal4 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal5 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal6 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal7 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal8 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal9 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal10 has single uniform track structure
[08/19 03:17:26   3702s] [NR-eGR] Metal11 has single uniform track structure
[08/19 03:17:26   3702s] (I)      ==================== Default via =====================
[08/19 03:17:26   3702s] (I)      +----+------------------+----------------------------+
[08/19 03:17:26   3702s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 03:17:26   3702s] (I)      +----+------------------+----------------------------+
[08/19 03:17:26   3702s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 03:17:26   3702s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 03:17:26   3702s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 03:17:26   3702s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 03:17:26   3702s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 03:17:26   3702s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 03:17:26   3702s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 03:17:26   3702s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 03:17:26   3702s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 03:17:26   3702s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 03:17:26   3702s] (I)      +----+------------------+----------------------------+
[08/19 03:17:26   3702s] [NR-eGR] Read 452 PG shapes
[08/19 03:17:26   3702s] [NR-eGR] Read 0 clock shapes
[08/19 03:17:26   3702s] [NR-eGR] Read 0 other shapes
[08/19 03:17:26   3702s] [NR-eGR] #Routing Blockages  : 0
[08/19 03:17:26   3702s] [NR-eGR] #Instance Blockages : 0
[08/19 03:17:26   3702s] [NR-eGR] #PG Blockages       : 452
[08/19 03:17:26   3702s] [NR-eGR] #Halo Blockages     : 0
[08/19 03:17:26   3702s] [NR-eGR] #Boundary Blockages : 0
[08/19 03:17:26   3702s] [NR-eGR] #Clock Blockages    : 0
[08/19 03:17:26   3702s] [NR-eGR] #Other Blockages    : 0
[08/19 03:17:26   3702s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 03:17:26   3702s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 03:17:26   3702s] [NR-eGR] Read 27 nets ( ignored 0 )
[08/19 03:17:26   3702s] (I)      early_global_route_priority property id does not exist.
[08/19 03:17:26   3702s] (I)      Read Num Blocks=452  Num Prerouted Wires=0  Num CS=0
[08/19 03:17:26   3702s] (I)      Layer 1 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 2 (H) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 3 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 4 (H) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 5 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 6 (H) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 7 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 8 (H) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 9 (V) : #blockages 48 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 03:17:26   3702s] (I)      Number of ignored nets                =      0
[08/19 03:17:26   3702s] (I)      Number of connected nets              =      0
[08/19 03:17:26   3702s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 03:17:26   3702s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 03:17:26   3702s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 03:17:26   3702s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 03:17:26   3702s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 03:17:26   3702s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 03:17:26   3702s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 03:17:26   3702s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 03:17:26   3702s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 03:17:26   3702s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 03:17:26   3702s] (I)      Ndr track 0 does not exist
[08/19 03:17:26   3702s] (I)      ---------------------Grid Graph Info--------------------
[08/19 03:17:26   3702s] (I)      Routing area        : (0, 0) - (45200, 37620)
[08/19 03:17:26   3702s] (I)      Core area           : (10000, 10260) - (35200, 27360)
[08/19 03:17:26   3702s] (I)      Site width          :   400  (dbu)
[08/19 03:17:26   3702s] (I)      Row height          :  3420  (dbu)
[08/19 03:17:26   3702s] (I)      GCell row height    :  3420  (dbu)
[08/19 03:17:26   3702s] (I)      GCell width         :  3420  (dbu)
[08/19 03:17:26   3702s] (I)      GCell height        :  3420  (dbu)
[08/19 03:17:26   3702s] (I)      Grid                :    13    11    11
[08/19 03:17:26   3702s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 03:17:26   3702s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 03:17:26   3702s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 03:17:26   3702s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 03:17:26   3702s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 03:17:26   3702s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 03:17:26   3702s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 03:17:26   3702s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 03:17:26   3702s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 03:17:26   3702s] (I)      Total num of tracks :     0   113    99   113    99   113    99   113    99    44    39
[08/19 03:17:26   3702s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 03:17:26   3702s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 03:17:26   3702s] (I)      --------------------------------------------------------
[08/19 03:17:26   3702s] 
[08/19 03:17:26   3702s] [NR-eGR] ============ Routing rule table ============
[08/19 03:17:26   3702s] [NR-eGR] Rule id: 0  Nets: 27
[08/19 03:17:26   3702s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 03:17:26   3702s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 03:17:26   3702s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 03:17:26   3702s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:17:26   3702s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 03:17:26   3702s] [NR-eGR] ========================================
[08/19 03:17:26   3702s] [NR-eGR] 
[08/19 03:17:26   3702s] (I)      =============== Blocked Tracks ===============
[08/19 03:17:26   3702s] (I)      +-------+---------+----------+---------------+
[08/19 03:17:26   3702s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 03:17:26   3702s] (I)      +-------+---------+----------+---------------+
[08/19 03:17:26   3702s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 03:17:26   3702s] (I)      |     2 |    1243 |      516 |        41.51% |
[08/19 03:17:26   3702s] (I)      |     3 |    1287 |       96 |         7.46% |
[08/19 03:17:26   3702s] (I)      |     4 |    1243 |      516 |        41.51% |
[08/19 03:17:26   3702s] (I)      |     5 |    1287 |       96 |         7.46% |
[08/19 03:17:26   3702s] (I)      |     6 |    1243 |      516 |        41.51% |
[08/19 03:17:26   3702s] (I)      |     7 |    1287 |       96 |         7.46% |
[08/19 03:17:26   3702s] (I)      |     8 |    1243 |      516 |        41.51% |
[08/19 03:17:26   3702s] (I)      |     9 |    1287 |      192 |        14.92% |
[08/19 03:17:26   3702s] (I)      |    10 |     484 |      413 |        85.33% |
[08/19 03:17:26   3702s] (I)      |    11 |     507 |      255 |        50.30% |
[08/19 03:17:26   3702s] (I)      +-------+---------+----------+---------------+
[08/19 03:17:26   3702s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1574.18 MB )
[08/19 03:17:26   3702s] (I)      Reset routing kernel
[08/19 03:17:26   3702s] (I)      Started Global Routing ( Curr Mem: 1574.18 MB )
[08/19 03:17:26   3702s] (I)      totalPins=97  totalGlobalPin=85 (87.63%)
[08/19 03:17:26   3702s] (I)      total 2D Cap : 9451 = (5005 H, 4446 V)
[08/19 03:17:26   3702s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 11]
[08/19 03:17:26   3702s] (I)      
[08/19 03:17:26   3702s] (I)      ============  Phase 1a Route ============
[08/19 03:17:26   3702s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:26   3702s] (I)      
[08/19 03:17:26   3702s] (I)      ============  Phase 1b Route ============
[08/19 03:17:26   3702s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:26   3702s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.205900e+02um
[08/19 03:17:26   3702s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 03:17:26   3702s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 03:17:26   3702s] (I)      
[08/19 03:17:26   3702s] (I)      ============  Phase 1c Route ============
[08/19 03:17:26   3702s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:26   3702s] (I)      
[08/19 03:17:26   3702s] (I)      ============  Phase 1d Route ============
[08/19 03:17:26   3702s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:26   3702s] (I)      
[08/19 03:17:26   3702s] (I)      ============  Phase 1e Route ============
[08/19 03:17:26   3702s] (I)      Usage: 129 = (54 H, 75 V) = (1.08% H, 1.69% V) = (9.234e+01um H, 1.282e+02um V)
[08/19 03:17:26   3702s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.205900e+02um
[08/19 03:17:26   3702s] (I)      
[08/19 03:17:26   3702s] (I)      ============  Phase 1l Route ============
[08/19 03:17:26   3702s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 03:17:26   3702s] (I)      Layer  2:        991       101         0           0        1112    ( 0.00%) 
[08/19 03:17:26   3702s] (I)      Layer  3:       1112        55         0           0        1188    ( 0.00%) 
[08/19 03:17:26   3702s] (I)      Layer  4:        991         2         0           0        1112    ( 0.00%) 
[08/19 03:17:26   3702s] (I)      Layer  5:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:17:26   3702s] (I)      Layer  6:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:17:26   3702s] (I)      Layer  7:       1112         0         0           0        1188    ( 0.00%) 
[08/19 03:17:26   3702s] (I)      Layer  8:        991         0         0           0        1112    ( 0.00%) 
[08/19 03:17:26   3702s] (I)      Layer  9:       1057         0         0           0        1188    ( 0.00%) 
[08/19 03:17:26   3702s] (I)      Layer 10:         52         0         0         304         140    (68.46%) 
[08/19 03:17:26   3702s] (I)      Layer 11:        226         0         0         230         245    (48.48%) 
[08/19 03:17:26   3702s] (I)      Total:          8635       158         0         534        9580    ( 5.28%) 
[08/19 03:17:26   3702s] (I)      
[08/19 03:17:26   3702s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 03:17:26   3702s] [NR-eGR]                        OverCon            
[08/19 03:17:26   3702s] [NR-eGR]                         #Gcell     %Gcell
[08/19 03:17:26   3702s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 03:17:26   3702s] [NR-eGR] ----------------------------------------------
[08/19 03:17:26   3702s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR] ----------------------------------------------
[08/19 03:17:26   3702s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 03:17:26   3702s] [NR-eGR] 
[08/19 03:17:26   3702s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1582.18 MB )
[08/19 03:17:26   3702s] (I)      total 2D Cap : 9523 = (5042 H, 4481 V)
[08/19 03:17:26   3702s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 03:17:26   3702s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1582.2M
[08/19 03:17:26   3702s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1582.2M, EPOCH TIME: 1692395246.479966
[08/19 03:17:26   3702s] OPERPROF: Starting HotSpotCal at level 1, MEM:1582.2M, EPOCH TIME: 1692395246.479998
[08/19 03:17:26   3702s] [hotspot] +------------+---------------+---------------+
[08/19 03:17:26   3702s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 03:17:26   3702s] [hotspot] +------------+---------------+---------------+
[08/19 03:17:26   3702s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 03:17:26   3702s] [hotspot] +------------+---------------+---------------+
[08/19 03:17:26   3702s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 03:17:26   3702s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 03:17:26   3702s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1582.2M, EPOCH TIME: 1692395246.480146
[08/19 03:17:26   3702s] Skipped repairing congestion.
[08/19 03:17:26   3702s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1582.2M, EPOCH TIME: 1692395246.480196
[08/19 03:17:26   3702s] Starting Early Global Route wiring: mem = 1582.2M
[08/19 03:17:26   3702s] (I)      ============= Track Assignment ============
[08/19 03:17:26   3702s] (I)      Started Track Assignment (1T) ( Curr Mem: 1582.18 MB )
[08/19 03:17:26   3702s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 03:17:26   3702s] (I)      Run Multi-thread track assignment
[08/19 03:17:26   3702s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1582.18 MB )
[08/19 03:17:26   3702s] (I)      Started Export ( Curr Mem: 1582.18 MB )
[08/19 03:17:26   3702s] [NR-eGR]                  Length (um)  Vias 
[08/19 03:17:26   3702s] [NR-eGR] -----------------------------------
[08/19 03:17:26   3702s] [NR-eGR]  Metal1   (1H)             0    97 
[08/19 03:17:26   3702s] [NR-eGR]  Metal2   (2V)           146   157 
[08/19 03:17:26   3702s] [NR-eGR]  Metal3   (3H)           118     2 
[08/19 03:17:26   3702s] [NR-eGR]  Metal4   (4V)             4     0 
[08/19 03:17:26   3702s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 03:17:26   3702s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 03:17:26   3702s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 03:17:26   3702s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 03:17:26   3702s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 03:17:26   3702s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 03:17:26   3702s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 03:17:26   3702s] [NR-eGR] -----------------------------------
[08/19 03:17:26   3702s] [NR-eGR]           Total          268   256 
[08/19 03:17:26   3702s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:17:26   3702s] [NR-eGR] Total half perimeter of net bounding box: 218um
[08/19 03:17:26   3702s] [NR-eGR] Total length: 268um, number of vias: 256
[08/19 03:17:26   3702s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:17:26   3702s] [NR-eGR] Total eGR-routed clock nets wire length: 28um, number of vias: 26
[08/19 03:17:26   3702s] [NR-eGR] --------------------------------------------------------------------------
[08/19 03:17:26   3702s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1582.18 MB )
[08/19 03:17:26   3702s] Early Global Route wiring runtime: 0.00 seconds, mem = 1528.2M
[08/19 03:17:26   3702s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1528.2M, EPOCH TIME: 1692395246.484947
[08/19 03:17:26   3702s] Tdgp not successfully inited but do clear! skip clearing
[08/19 03:17:26   3702s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[08/19 03:17:26   3702s] *** Finishing placeDesign default flow ***
[08/19 03:17:26   3702s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1528.2M **
[08/19 03:17:26   3702s] Tdgp not successfully inited but do clear! skip clearing
[08/19 03:17:26   3702s] 
[08/19 03:17:26   3702s] *** Summary of all messages that are not suppressed in this session:
[08/19 03:17:26   3702s] Severity  ID               Count  Summary                                  
[08/19 03:17:26   3702s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[08/19 03:17:26   3702s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/19 03:17:26   3702s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[08/19 03:17:26   3702s] *** Message Summary: 4 warning(s), 0 error(s)
[08/19 03:17:26   3702s] 
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -quiet -area
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 03:17:32   3703s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 03:17:36   3704s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 03:17:36   3704s] <CMD> verify_drc
[08/19 03:17:36   3704s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 03:17:36   3704s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 03:17:36   3704s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 03:17:36   3704s]  *** Starting Verify DRC (MEM: 1532.9) ***
[08/19 03:17:36   3704s] 
[08/19 03:17:36   3704s]   VERIFY DRC ...... Starting Verification
[08/19 03:17:36   3704s]   VERIFY DRC ...... Initializing
[08/19 03:17:36   3704s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 03:17:36   3704s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 03:17:36   3704s]   VERIFY DRC ...... Using new threading
[08/19 03:17:36   3704s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 03:17:36   3704s]   VERIFY DRC ...... Sub-Area : 1 complete 208 Viols.
[08/19 03:17:36   3704s] 
[08/19 03:17:36   3704s]   Verification Complete : 208 Viols.
[08/19 03:17:36   3704s] 
[08/19 03:17:36   3704s]  Violation Summary By Layer and Type:
[08/19 03:17:36   3704s] 
[08/19 03:17:36   3704s] 	         MetSpc    Short      Mar outOfDie   EOLSpc   CShort   Totals
[08/19 03:17:36   3704s] 	Metal1       34       11        0       10        8        0       63
[08/19 03:17:36   3704s] 	Metal2       27       23       38       10       10        0      108
[08/19 03:17:36   3704s] 	Via2          0        0        0        0        0        8        8
[08/19 03:17:36   3704s] 	Metal3       14       14        0        0        0        0       28
[08/19 03:17:36   3704s] 	Metal4        0        1        0        0        0        0        1
[08/19 03:17:36   3704s] 	Totals       75       49       38       20       18        8      208
[08/19 03:17:36   3704s] 
[08/19 03:17:36   3704s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 03:17:36   3704s] 
[08/19 03:17:36   3704s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 03:17:41   3705s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 03:17:41   3705s] <CMD> verify_drc
[08/19 03:17:41   3705s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 03:17:41   3705s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 03:17:41   3705s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 03:17:41   3705s]  *** Starting Verify DRC (MEM: 1532.9) ***
[08/19 03:17:41   3705s] 
[08/19 03:17:41   3705s]   VERIFY DRC ...... Starting Verification
[08/19 03:17:41   3705s]   VERIFY DRC ...... Initializing
[08/19 03:17:41   3705s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 03:17:41   3705s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 03:17:41   3705s]   VERIFY DRC ...... Using new threading
[08/19 03:17:41   3705s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 22.600 18.810} 1 of 1
[08/19 03:17:41   3705s]   VERIFY DRC ...... Sub-Area : 1 complete 208 Viols.
[08/19 03:17:41   3705s] 
[08/19 03:17:41   3705s]   Verification Complete : 208 Viols.
[08/19 03:17:41   3705s] 
[08/19 03:17:41   3705s]  Violation Summary By Layer and Type:
[08/19 03:17:41   3705s] 
[08/19 03:17:41   3705s] 	         MetSpc    Short      Mar outOfDie   EOLSpc   CShort   Totals
[08/19 03:17:41   3705s] 	Metal1       34       11        0       10        8        0       63
[08/19 03:17:41   3705s] 	Metal2       27       23       38       10       10        0      108
[08/19 03:17:41   3705s] 	Via2          0        0        0        0        0        8        8
[08/19 03:17:41   3705s] 	Metal3       14       14        0        0        0        0       28
[08/19 03:17:41   3705s] 	Metal4        0        1        0        0        0        0        1
[08/19 03:17:41   3705s] 	Totals       75       49       38       20       18        8      208
[08/19 03:17:41   3705s] 
[08/19 03:17:41   3705s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 03:17:41   3705s] 
[08/19 03:17:41   3705s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 03:20:19   3783s] <CMD> encMessage warning 0
[08/19 03:20:19   3783s] Suppress "**WARN ..." messages.
[08/19 03:20:19   3783s] <CMD> encMessage debug 0
[08/19 03:20:19   3783s] <CMD> is_common_ui_mode
[08/19 03:20:19   3783s] <CMD> restoreDesign /home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/physical_design/counter_placement.dat counter
[08/19 03:20:19   3783s] #% Begin load design ... (date=08/19 03:20:19, mem=1253.2M)
[08/19 03:20:19   3783s] 
[08/19 03:20:19   3783s] 
[08/19 03:20:19   3783s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[08/19 03:20:19   3783s] 
[08/19 03:20:19   3783s] 
[08/19 03:20:19   3783s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[08/19 03:20:19   3783s] 
[08/19 03:20:19   3783s]     while executing
[08/19 03:20:19   3783s] "error $catchMsg"
[08/19 03:20:19   3783s]     (procedure "restoreDesign" line 33)
[08/19 03:20:19   3783s] 
[08/19 03:20:19   3783s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[08/19 03:20:19   3783s] 
[08/19 03:20:40   3796s] <CMD> encMessage warning 1
[08/19 03:20:40   3796s] Un-suppress "**WARN ..." messages.
[08/19 03:20:40   3796s] <CMD> encMessage debug 0
