ARM GAS  /tmp/cc9JbXh6.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/cc9JbXh6.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** 
  61:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f1xx_hal_msp.c ****   */
  65:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f1xx_hal_msp.c **** 
  69:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f1xx_hal_msp.c **** 
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  34              		.loc 1 71 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 71 3 view .LVU2
  37              		.loc 1 71 3 view .LVU3
  38 0002 0E4B     		ldr	r3, .L3
  39 0004 9A69     		ldr	r2, [r3, #24]
  40 0006 42F00102 		orr	r2, r2, #1
  41 000a 9A61     		str	r2, [r3, #24]
  42              		.loc 1 71 3 view .LVU4
  43 000c 9A69     		ldr	r2, [r3, #24]
  44 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/cc9JbXh6.s 			page 3


  45 0012 0092     		str	r2, [sp]
  46              		.loc 1 71 3 view .LVU5
  47 0014 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 72 3 view .LVU7
  51              	.LBB3:
  52              		.loc 1 72 3 view .LVU8
  53              		.loc 1 72 3 view .LVU9
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 72 3 view .LVU10
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 72 3 view .LVU11
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  64              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f1xx_hal_msp.c **** 
  74:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  77:Core/Src/stm32f1xx_hal_msp.c ****   */
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  65              		.loc 1 78 3 view .LVU13
  66              	.LBB4:
  67              		.loc 1 78 3 view .LVU14
  68 0028 054A     		ldr	r2, .L3+4
  69 002a 5368     		ldr	r3, [r2, #4]
  70              	.LVL0:
  71              		.loc 1 78 3 view .LVU15
  72 002c 23F0E063 		bic	r3, r3, #117440512
  73              	.LVL1:
  74              		.loc 1 78 3 view .LVU16
  75 0030 43F00073 		orr	r3, r3, #33554432
  76              	.LVL2:
  77              		.loc 1 78 3 view .LVU17
  78 0034 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80              		.loc 1 78 3 view .LVU18
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f1xx_hal_msp.c **** }
  81              		.loc 1 83 1 is_stmt 0 view .LVU19
  82 0036 02B0     		add	sp, sp, #8
  83              		.cfi_def_cfa_offset 0
  84              		@ sp needed
  85 0038 7047     		bx	lr
  86              	.L4:
  87 003a 00BF     		.align	2
  88              	.L3:
  89 003c 00100240 		.word	1073876992
ARM GAS  /tmp/cc9JbXh6.s 			page 4


  90 0040 00000140 		.word	1073807360
  91              		.cfi_endproc
  92              	.LFE65:
  94              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_CAN_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 101              	HAL_CAN_MspInit:
 102              	.LVL3:
 103              	.LFB66:
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c **** /**
  86:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP Initialization
  87:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
  89:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f1xx_hal_msp.c **** */
  91:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  92:Core/Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 92 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 92 1 is_stmt 0 view .LVU21
 109 0000 10B5     		push	{r4, lr}
 110              		.cfi_def_cfa_offset 8
 111              		.cfi_offset 4, -8
 112              		.cfi_offset 14, -4
 113 0002 86B0     		sub	sp, sp, #24
 114              		.cfi_def_cfa_offset 32
  93:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 93 3 is_stmt 1 view .LVU22
 116              		.loc 1 93 20 is_stmt 0 view .LVU23
 117 0004 0023     		movs	r3, #0
 118 0006 0293     		str	r3, [sp, #8]
 119 0008 0393     		str	r3, [sp, #12]
 120 000a 0493     		str	r3, [sp, #16]
 121 000c 0593     		str	r3, [sp, #20]
  94:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 122              		.loc 1 94 3 is_stmt 1 view .LVU24
 123              		.loc 1 94 10 is_stmt 0 view .LVU25
 124 000e 0268     		ldr	r2, [r0]
 125              		.loc 1 94 5 view .LVU26
 126 0010 1E4B     		ldr	r3, .L9
 127 0012 9A42     		cmp	r2, r3
 128 0014 01D0     		beq	.L8
 129              	.LVL4:
 130              	.L5:
  95:Core/Src/stm32f1xx_hal_msp.c ****   {
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 101:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc9JbXh6.s 			page 5


 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 103:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 104:Core/Src/stm32f1xx_hal_msp.c ****     PB8     ------> CAN_RX
 105:Core/Src/stm32f1xx_hal_msp.c ****     PB9     ------> CAN_TX
 106:Core/Src/stm32f1xx_hal_msp.c ****     */
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 114:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 115:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_CAN1_2();
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt Init */
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 121:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 122:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 125:Core/Src/stm32f1xx_hal_msp.c ****   }
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c **** }
 131              		.loc 1 127 1 view .LVU27
 132 0016 06B0     		add	sp, sp, #24
 133              		.cfi_remember_state
 134              		.cfi_def_cfa_offset 8
 135              		@ sp needed
 136 0018 10BD     		pop	{r4, pc}
 137              	.LVL5:
 138              	.L8:
 139              		.cfi_restore_state
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 140              		.loc 1 100 5 is_stmt 1 view .LVU28
 141              	.LBB5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 142              		.loc 1 100 5 view .LVU29
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 143              		.loc 1 100 5 view .LVU30
 144 001a 03F5D633 		add	r3, r3, #109568
 145 001e DA69     		ldr	r2, [r3, #28]
 146 0020 42F00072 		orr	r2, r2, #33554432
 147 0024 DA61     		str	r2, [r3, #28]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 100 5 view .LVU31
 149 0026 DA69     		ldr	r2, [r3, #28]
 150 0028 02F00072 		and	r2, r2, #33554432
 151 002c 0092     		str	r2, [sp]
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 100 5 view .LVU32
 153 002e 009A     		ldr	r2, [sp]
 154              	.LBE5:
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 155              		.loc 1 100 5 view .LVU33
ARM GAS  /tmp/cc9JbXh6.s 			page 6


 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 156              		.loc 1 102 5 view .LVU34
 157              	.LBB6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 158              		.loc 1 102 5 view .LVU35
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 159              		.loc 1 102 5 view .LVU36
 160 0030 9A69     		ldr	r2, [r3, #24]
 161 0032 42F00802 		orr	r2, r2, #8
 162 0036 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 163              		.loc 1 102 5 view .LVU37
 164 0038 9B69     		ldr	r3, [r3, #24]
 165 003a 03F00803 		and	r3, r3, #8
 166 003e 0193     		str	r3, [sp, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 167              		.loc 1 102 5 view .LVU38
 168 0040 019B     		ldr	r3, [sp, #4]
 169              	.LBE6:
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 170              		.loc 1 102 5 view .LVU39
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 171              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 172              		.loc 1 107 25 is_stmt 0 view .LVU41
 173 0042 4FF48073 		mov	r3, #256
 174 0046 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 108 5 is_stmt 1 view .LVU42
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 176              		.loc 1 109 5 view .LVU43
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 177              		.loc 1 110 5 view .LVU44
 178 0048 114C     		ldr	r4, .L9+4
 179 004a 02A9     		add	r1, sp, #8
 180 004c 2046     		mov	r0, r4
 181              	.LVL6:
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 182              		.loc 1 110 5 is_stmt 0 view .LVU45
 183 004e FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL7:
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 185              		.loc 1 112 5 is_stmt 1 view .LVU46
 112:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 112 25 is_stmt 0 view .LVU47
 187 0052 4FF40073 		mov	r3, #512
 188 0056 0293     		str	r3, [sp, #8]
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 189              		.loc 1 113 5 is_stmt 1 view .LVU48
 113:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 190              		.loc 1 113 26 is_stmt 0 view .LVU49
 191 0058 0223     		movs	r3, #2
 192 005a 0393     		str	r3, [sp, #12]
 114:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 193              		.loc 1 114 5 is_stmt 1 view .LVU50
 114:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 194              		.loc 1 114 27 is_stmt 0 view .LVU51
ARM GAS  /tmp/cc9JbXh6.s 			page 7


 195 005c 0323     		movs	r3, #3
 196 005e 0593     		str	r3, [sp, #20]
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 197              		.loc 1 115 5 is_stmt 1 view .LVU52
 198 0060 02A9     		add	r1, sp, #8
 199 0062 2046     		mov	r0, r4
 200 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL8:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 202              		.loc 1 117 5 view .LVU53
 203              	.LBB7:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 204              		.loc 1 117 5 view .LVU54
 205 0068 0A4A     		ldr	r2, .L9+8
 206 006a 5368     		ldr	r3, [r2, #4]
 207              	.LVL9:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 208              		.loc 1 117 5 view .LVU55
 209 006c 23F4C043 		bic	r3, r3, #24576
 210              	.LVL10:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 211              		.loc 1 117 5 view .LVU56
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 212              		.loc 1 117 5 view .LVU57
 213 0070 43F0E063 		orr	r3, r3, #117440512
 214              	.LVL11:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 215              		.loc 1 117 5 is_stmt 0 view .LVU58
 216 0074 43F48043 		orr	r3, r3, #16384
 217              	.LVL12:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 218              		.loc 1 117 5 is_stmt 1 view .LVU59
 219 0078 5360     		str	r3, [r2, #4]
 220              	.LBE7:
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 221              		.loc 1 117 5 view .LVU60
 120:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 222              		.loc 1 120 5 view .LVU61
 223 007a 0022     		movs	r2, #0
 224 007c 1146     		mov	r1, r2
 225 007e 1420     		movs	r0, #20
 226 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 227              	.LVL13:
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 228              		.loc 1 121 5 view .LVU62
 229 0084 1420     		movs	r0, #20
 230 0086 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 231              	.LVL14:
 232              		.loc 1 127 1 is_stmt 0 view .LVU63
 233 008a C4E7     		b	.L5
 234              	.L10:
 235              		.align	2
 236              	.L9:
 237 008c 00640040 		.word	1073767424
 238 0090 000C0140 		.word	1073810432
 239 0094 00000140 		.word	1073807360
 240              		.cfi_endproc
ARM GAS  /tmp/cc9JbXh6.s 			page 8


 241              	.LFE66:
 243              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 244              		.align	1
 245              		.global	HAL_CAN_MspDeInit
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 250              	HAL_CAN_MspDeInit:
 251              	.LVL15:
 252              	.LFB67:
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c **** /**
 130:Core/Src/stm32f1xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 131:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 132:Core/Src/stm32f1xx_hal_msp.c **** * @param hcan: CAN handle pointer
 133:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 134:Core/Src/stm32f1xx_hal_msp.c **** */
 135:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 136:Core/Src/stm32f1xx_hal_msp.c **** {
 253              		.loc 1 136 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 0
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		.loc 1 136 1 is_stmt 0 view .LVU65
 258 0000 08B5     		push	{r3, lr}
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 3, -8
 261              		.cfi_offset 14, -4
 137:Core/Src/stm32f1xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 262              		.loc 1 137 3 is_stmt 1 view .LVU66
 263              		.loc 1 137 10 is_stmt 0 view .LVU67
 264 0002 0268     		ldr	r2, [r0]
 265              		.loc 1 137 5 view .LVU68
 266 0004 084B     		ldr	r3, .L15
 267 0006 9A42     		cmp	r2, r3
 268 0008 00D0     		beq	.L14
 269              	.LVL16:
 270              	.L11:
 138:Core/Src/stm32f1xx_hal_msp.c ****   {
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 142:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 143:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 145:Core/Src/stm32f1xx_hal_msp.c ****     /**CAN GPIO Configuration
 146:Core/Src/stm32f1xx_hal_msp.c ****     PB8     ------> CAN_RX
 147:Core/Src/stm32f1xx_hal_msp.c ****     PB9     ------> CAN_TX
 148:Core/Src/stm32f1xx_hal_msp.c ****     */
 149:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 152:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 153:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 155:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 156:Core/Src/stm32f1xx_hal_msp.c ****   }
ARM GAS  /tmp/cc9JbXh6.s 			page 9


 157:Core/Src/stm32f1xx_hal_msp.c **** 
 158:Core/Src/stm32f1xx_hal_msp.c **** }
 271              		.loc 1 158 1 view .LVU69
 272 000a 08BD     		pop	{r3, pc}
 273              	.LVL17:
 274              	.L14:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 275              		.loc 1 143 5 is_stmt 1 view .LVU70
 276 000c 074A     		ldr	r2, .L15+4
 277 000e D369     		ldr	r3, [r2, #28]
 278 0010 23F00073 		bic	r3, r3, #33554432
 279 0014 D361     		str	r3, [r2, #28]
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 280              		.loc 1 149 5 view .LVU71
 281 0016 4FF44071 		mov	r1, #768
 282 001a 0548     		ldr	r0, .L15+8
 283              	.LVL18:
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 284              		.loc 1 149 5 is_stmt 0 view .LVU72
 285 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 286              	.LVL19:
 152:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 287              		.loc 1 152 5 is_stmt 1 view .LVU73
 288 0020 1420     		movs	r0, #20
 289 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 290              	.LVL20:
 291              		.loc 1 158 1 is_stmt 0 view .LVU74
 292 0026 F0E7     		b	.L11
 293              	.L16:
 294              		.align	2
 295              	.L15:
 296 0028 00640040 		.word	1073767424
 297 002c 00100240 		.word	1073876992
 298 0030 000C0140 		.word	1073810432
 299              		.cfi_endproc
 300              	.LFE67:
 302              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 303              		.align	1
 304              		.global	HAL_TIM_Base_MspInit
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	HAL_TIM_Base_MspInit:
 310              	.LVL21:
 311              	.LFB68:
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 160:Core/Src/stm32f1xx_hal_msp.c **** /**
 161:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 162:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 163:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 164:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 165:Core/Src/stm32f1xx_hal_msp.c **** */
 166:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 167:Core/Src/stm32f1xx_hal_msp.c **** {
 312              		.loc 1 167 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc9JbXh6.s 			page 10


 315              		@ frame_needed = 0, uses_anonymous_args = 0
 168:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 316              		.loc 1 168 3 view .LVU76
 317              		.loc 1 168 15 is_stmt 0 view .LVU77
 318 0000 0268     		ldr	r2, [r0]
 319              		.loc 1 168 5 view .LVU78
 320 0002 124B     		ldr	r3, .L24
 321 0004 9A42     		cmp	r2, r3
 322 0006 00D0     		beq	.L23
 323 0008 7047     		bx	lr
 324              	.L23:
 167:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 325              		.loc 1 167 1 view .LVU79
 326 000a 00B5     		push	{lr}
 327              		.cfi_def_cfa_offset 4
 328              		.cfi_offset 14, -4
 329 000c 83B0     		sub	sp, sp, #12
 330              		.cfi_def_cfa_offset 16
 169:Core/Src/stm32f1xx_hal_msp.c ****   {
 170:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 173:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 174:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 331              		.loc 1 174 5 is_stmt 1 view .LVU80
 332              	.LBB8:
 333              		.loc 1 174 5 view .LVU81
 334              		.loc 1 174 5 view .LVU82
 335 000e 03F56443 		add	r3, r3, #58368
 336 0012 9A69     		ldr	r2, [r3, #24]
 337 0014 42F40062 		orr	r2, r2, #2048
 338 0018 9A61     		str	r2, [r3, #24]
 339              		.loc 1 174 5 view .LVU83
 340 001a 9B69     		ldr	r3, [r3, #24]
 341 001c 03F40063 		and	r3, r3, #2048
 342 0020 0193     		str	r3, [sp, #4]
 343              		.loc 1 174 5 view .LVU84
 344 0022 019B     		ldr	r3, [sp, #4]
 345              	.LBE8:
 346              		.loc 1 174 5 view .LVU85
 175:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 176:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 347              		.loc 1 176 5 view .LVU86
 348 0024 0022     		movs	r2, #0
 349 0026 1146     		mov	r1, r2
 350 0028 1920     		movs	r0, #25
 351              	.LVL22:
 352              		.loc 1 176 5 is_stmt 0 view .LVU87
 353 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 354              	.LVL23:
 177:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 355              		.loc 1 177 5 is_stmt 1 view .LVU88
 356 002e 1920     		movs	r0, #25
 357 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 358              	.LVL24:
 178:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 359              		.loc 1 178 5 view .LVU89
ARM GAS  /tmp/cc9JbXh6.s 			page 11


 360 0034 0022     		movs	r2, #0
 361 0036 1146     		mov	r1, r2
 362 0038 1B20     		movs	r0, #27
 363 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 364              	.LVL25:
 179:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 365              		.loc 1 179 5 view .LVU90
 366 003e 1B20     		movs	r0, #27
 367 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 368              	.LVL26:
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 183:Core/Src/stm32f1xx_hal_msp.c ****   }
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c **** }
 369              		.loc 1 185 1 is_stmt 0 view .LVU91
 370 0044 03B0     		add	sp, sp, #12
 371              		.cfi_def_cfa_offset 4
 372              		@ sp needed
 373 0046 5DF804FB 		ldr	pc, [sp], #4
 374              	.L25:
 375 004a 00BF     		.align	2
 376              	.L24:
 377 004c 002C0140 		.word	1073818624
 378              		.cfi_endproc
 379              	.LFE68:
 381              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 382              		.align	1
 383              		.global	HAL_TIM_MspPostInit
 384              		.syntax unified
 385              		.thumb
 386              		.thumb_func
 388              	HAL_TIM_MspPostInit:
 389              	.LVL27:
 390              	.LFB69:
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 187:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 188:Core/Src/stm32f1xx_hal_msp.c **** {
 391              		.loc 1 188 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 24
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395              		.loc 1 188 1 is_stmt 0 view .LVU93
 396 0000 00B5     		push	{lr}
 397              		.cfi_def_cfa_offset 4
 398              		.cfi_offset 14, -4
 399 0002 87B0     		sub	sp, sp, #28
 400              		.cfi_def_cfa_offset 32
 189:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 401              		.loc 1 189 3 is_stmt 1 view .LVU94
 402              		.loc 1 189 20 is_stmt 0 view .LVU95
 403 0004 0023     		movs	r3, #0
 404 0006 0293     		str	r3, [sp, #8]
 405 0008 0393     		str	r3, [sp, #12]
 406 000a 0493     		str	r3, [sp, #16]
 407 000c 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/cc9JbXh6.s 			page 12


 190:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 408              		.loc 1 190 3 is_stmt 1 view .LVU96
 409              		.loc 1 190 10 is_stmt 0 view .LVU97
 410 000e 0268     		ldr	r2, [r0]
 411              		.loc 1 190 5 view .LVU98
 412 0010 0D4B     		ldr	r3, .L30
 413 0012 9A42     		cmp	r2, r3
 414 0014 02D0     		beq	.L29
 415              	.LVL28:
 416              	.L26:
 191:Core/Src/stm32f1xx_hal_msp.c ****   {
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 197:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 198:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 199:Core/Src/stm32f1xx_hal_msp.c ****     */
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = PULSE_Pin;
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 202:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 203:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(PULSE_GPIO_Port, &GPIO_InitStruct);
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 208:Core/Src/stm32f1xx_hal_msp.c ****   }
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 210:Core/Src/stm32f1xx_hal_msp.c **** }
 417              		.loc 1 210 1 view .LVU99
 418 0016 07B0     		add	sp, sp, #28
 419              		.cfi_remember_state
 420              		.cfi_def_cfa_offset 4
 421              		@ sp needed
 422 0018 5DF804FB 		ldr	pc, [sp], #4
 423              	.LVL29:
 424              	.L29:
 425              		.cfi_restore_state
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 426              		.loc 1 196 5 is_stmt 1 view .LVU100
 427              	.LBB9:
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 428              		.loc 1 196 5 view .LVU101
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 429              		.loc 1 196 5 view .LVU102
 430 001c 03F56443 		add	r3, r3, #58368
 431 0020 9A69     		ldr	r2, [r3, #24]
 432 0022 42F00402 		orr	r2, r2, #4
 433 0026 9A61     		str	r2, [r3, #24]
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 434              		.loc 1 196 5 view .LVU103
 435 0028 9B69     		ldr	r3, [r3, #24]
 436 002a 03F00403 		and	r3, r3, #4
 437 002e 0193     		str	r3, [sp, #4]
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 438              		.loc 1 196 5 view .LVU104
ARM GAS  /tmp/cc9JbXh6.s 			page 13


 439 0030 019B     		ldr	r3, [sp, #4]
 440              	.LBE9:
 196:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 441              		.loc 1 196 5 view .LVU105
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442              		.loc 1 200 5 view .LVU106
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 443              		.loc 1 200 25 is_stmt 0 view .LVU107
 444 0032 4FF40073 		mov	r3, #512
 445 0036 0293     		str	r3, [sp, #8]
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 446              		.loc 1 201 5 is_stmt 1 view .LVU108
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 447              		.loc 1 201 26 is_stmt 0 view .LVU109
 448 0038 0223     		movs	r3, #2
 449 003a 0393     		str	r3, [sp, #12]
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(PULSE_GPIO_Port, &GPIO_InitStruct);
 450              		.loc 1 202 5 is_stmt 1 view .LVU110
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(PULSE_GPIO_Port, &GPIO_InitStruct);
 451              		.loc 1 202 27 is_stmt 0 view .LVU111
 452 003c 0593     		str	r3, [sp, #20]
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 453              		.loc 1 203 5 is_stmt 1 view .LVU112
 454 003e 02A9     		add	r1, sp, #8
 455 0040 0248     		ldr	r0, .L30+4
 456              	.LVL30:
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 457              		.loc 1 203 5 is_stmt 0 view .LVU113
 458 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 459              	.LVL31:
 460              		.loc 1 210 1 view .LVU114
 461 0046 E6E7     		b	.L26
 462              	.L31:
 463              		.align	2
 464              	.L30:
 465 0048 002C0140 		.word	1073818624
 466 004c 00080140 		.word	1073809408
 467              		.cfi_endproc
 468              	.LFE69:
 470              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 471              		.align	1
 472              		.global	HAL_TIM_Base_MspDeInit
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 477              	HAL_TIM_Base_MspDeInit:
 478              	.LVL32:
 479              	.LFB70:
 211:Core/Src/stm32f1xx_hal_msp.c **** /**
 212:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 213:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 214:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 215:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 216:Core/Src/stm32f1xx_hal_msp.c **** */
 217:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 218:Core/Src/stm32f1xx_hal_msp.c **** {
 480              		.loc 1 218 1 is_stmt 1 view -0
ARM GAS  /tmp/cc9JbXh6.s 			page 14


 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 0
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 484              		.loc 1 218 1 is_stmt 0 view .LVU116
 485 0000 08B5     		push	{r3, lr}
 486              		.cfi_def_cfa_offset 8
 487              		.cfi_offset 3, -8
 488              		.cfi_offset 14, -4
 219:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 489              		.loc 1 219 3 is_stmt 1 view .LVU117
 490              		.loc 1 219 15 is_stmt 0 view .LVU118
 491 0002 0268     		ldr	r2, [r0]
 492              		.loc 1 219 5 view .LVU119
 493 0004 074B     		ldr	r3, .L36
 494 0006 9A42     		cmp	r2, r3
 495 0008 00D0     		beq	.L35
 496              	.LVL33:
 497              	.L32:
 220:Core/Src/stm32f1xx_hal_msp.c ****   {
 221:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 222:Core/Src/stm32f1xx_hal_msp.c **** 
 223:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 224:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 225:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 228:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 229:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 230:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 233:Core/Src/stm32f1xx_hal_msp.c ****   }
 234:Core/Src/stm32f1xx_hal_msp.c **** 
 235:Core/Src/stm32f1xx_hal_msp.c **** }
 498              		.loc 1 235 1 view .LVU120
 499 000a 08BD     		pop	{r3, pc}
 500              	.LVL34:
 501              	.L35:
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 502              		.loc 1 225 5 is_stmt 1 view .LVU121
 503 000c 064A     		ldr	r2, .L36+4
 504 000e 9369     		ldr	r3, [r2, #24]
 505 0010 23F40063 		bic	r3, r3, #2048
 506 0014 9361     		str	r3, [r2, #24]
 228:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 507              		.loc 1 228 5 view .LVU122
 508 0016 1920     		movs	r0, #25
 509              	.LVL35:
 228:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 510              		.loc 1 228 5 is_stmt 0 view .LVU123
 511 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 512              	.LVL36:
 229:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 513              		.loc 1 229 5 is_stmt 1 view .LVU124
 514 001c 1B20     		movs	r0, #27
 515 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 516              	.LVL37:
ARM GAS  /tmp/cc9JbXh6.s 			page 15


 517              		.loc 1 235 1 is_stmt 0 view .LVU125
 518 0022 F2E7     		b	.L32
 519              	.L37:
 520              		.align	2
 521              	.L36:
 522 0024 002C0140 		.word	1073818624
 523 0028 00100240 		.word	1073876992
 524              		.cfi_endproc
 525              	.LFE70:
 527              		.text
 528              	.Letext0:
 529              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 530              		.file 3 "/home/jack/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 531              		.file 4 "/home/jack/.config/Code - OSS/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 532              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 533              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 534              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 535              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 536              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 537              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 538              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cc9JbXh6.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc9JbXh6.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc9JbXh6.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc9JbXh6.s:89     .text.HAL_MspInit:000000000000003c $d
     /tmp/cc9JbXh6.s:95     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/cc9JbXh6.s:101    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/cc9JbXh6.s:237    .text.HAL_CAN_MspInit:000000000000008c $d
     /tmp/cc9JbXh6.s:244    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/cc9JbXh6.s:250    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/cc9JbXh6.s:296    .text.HAL_CAN_MspDeInit:0000000000000028 $d
     /tmp/cc9JbXh6.s:303    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc9JbXh6.s:309    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc9JbXh6.s:377    .text.HAL_TIM_Base_MspInit:000000000000004c $d
     /tmp/cc9JbXh6.s:382    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc9JbXh6.s:388    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc9JbXh6.s:465    .text.HAL_TIM_MspPostInit:0000000000000048 $d
     /tmp/cc9JbXh6.s:471    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc9JbXh6.s:477    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc9JbXh6.s:522    .text.HAL_TIM_Base_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
