0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Clock_Divider_t.v,1602747804,verilog,,,,Clock_Divider_t,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Clock_Divider.v,1604541677,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Clock_Divider_t.v,,Clock_Divider;MUX_2_to_1_by_NOR;MUX_4_to_1;debounce,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Lab3_Ping_Pong_Counter.v,1602752665,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Ping_Pong_Counter_t.v,,Ping_Pong_Counter,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab3/Basic_1/Basic_1.srcs/sources_1/imports/Sources/Ping_Pong_Counter_t.v,1602747807,verilog,,,,Ping_Pong_Counter_t,,,,,,,,
