{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/assert.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/assert.html\" --><title>VHDL Reference Guide - Assert</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/assert.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/assert.html</a>. It is a snapshot of the page as it appeared on Sep 9, 2009 15:14:58 GMT. The <a href=\"http://www.vdlande.com/VHDL/assert.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:VsKMTe5vxMMJ:www.vdlande.com/VHDL/assert.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Assert</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Concurrent Statement</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Entity<br>Architecture</td>\n</tr>\n<tr>\n</tr>\n<tr>\n<td bgcolor=\"lightcyan\">Sequential Statement</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Process<br>Function<br>Procedure</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td><b>assert</b> condition <b>report</b> string <b>severity</b> severity_level;</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<p>See LRM sections 8.2 and 9.4\n\n</p><p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>The assert statement tests the boolean condition. If this is false,\nit outputs a message containing the reopirt string to the simulator screen:\n<pre>assert (J /= C) report \"J = C\" severity note;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>The severity level may be defined as <b>note, warning, error</b> or <b>failure</b>\nLevel <b>failure</b> normally aborts the simulation.\n<pre>assert not OVERFLOW) report \"Accumulator overflowed\" severity failure;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>If the message clause is ommited, a default message is output.\nThe severity level and the name of the design unit containing the relevant assert\nstatement may also be output</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>If the severity clause is ommited, the default level is <b>error.</b></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>A <b>concurrent</b> statement monitors the boolean condition continuously</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>An unconditional message can be output by using the literal <b>false</b>:\n<pre>procedure PUT\n\t(signal STACK  : inout T_STACK;\n\tsignal POINTER : inout T_POINT;\n\tsignal ITEM    : in    T_DATA) is\nbegin\n\tif (POINTER &lt; 5) then\n\t\tSTACK(POINTER) &lt;= ITEM;\n\t\tPOINTER &lt;= POINTER + 1;\n\telse\n\t\tassert false report \"Stack overflow\" severity error;\n\tend if;\nend PUT;\n</pre></td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"70%\">\n<tbody><tr>\n<td>As well as functional errors, timing errors can be reported via <b>assert</b>:\n<pre>CHECK_SETUP: process (CLK, D)\nbegin\n\tif (CLK'event and CLK = '1') then\n\t\tassert D'stable(SETUP_TIME) report \"Setup Violation...\" severity warning;\n\tend if;\nend process CHECK_SETUP;\n</pre></td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nAssert statements are ignored by logic synthesis tools.\n</p></div>\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, the <b>assert</b> statement may have an option label.\n</p><p>\nA concurrent <b>assert</b> statement may be run as a\npostponed <a href=\"http://www.vdlande.com/VHDL/process.htm\">process</a>\n</p><p>\n<b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93 allows <b>report</b> to be used on it's own as a sequential statement,\ngiving the same functionality as <b>assert false</b>, except that the default\nseverity is <b>note</b>\n</p><p>\nMSG1: report \"Starting test sequence\" severity note;\n</p></div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}