0.6
2019.1
May 24 2019
15:06:07
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,1587964201,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,,design_1_auto_pc_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,1587964201,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/sim/design_1.v,,design_1_auto_pc_1,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,1587964173,vhdl,,,,design_1_axi_dma_0_0,,,,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,1587964173,vhdl,,,,design_1_axi_gpio_0_0,,,,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_edge_detect_0_0/sim/design_1_edge_detect_0_0.v,1587964173,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,,design_1_edge_detect_0_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,1587964173,vhdl,,,,design_1_proc_sys_reset_0_0,,,,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1587964195,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v,1587964201,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v,,design_1_xbar_2,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v,1587964201,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,,design_1_xbar_3,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd,1587964172,vhdl,,,,design_1_xfft_0_0,,,,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,1587964173,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,,design_1_xlconcat_0_0,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/sim/design_1.v,1587964171,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/imports/hdl/design_1_wrapper.v,,accelerator_imp_VJ4YIN;ctrl_imp_1POYFNJ;design_1;design_1_axi_interconnect_0_0;design_1_axi_interconnect_1_0;m00_couplers_imp_UAOAC8;m00_couplers_imp_XVL3MG;m01_couplers_imp_106DJND;s00_couplers_imp_10E0L3U;s00_couplers_imp_152VTAY;s01_couplers_imp_U3CHFF,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/imports/hdl/design_1_wrapper.v,1587963357,verilog,,,,design_1_wrapper,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/ipshared/b340/project_1.srcs/sources_1/imports/lib/edge_detect.v,1587964173,verilog,,C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_edge_detect_0_0/sim/design_1_edge_detect_0_0.v,,edge_detect,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../dma_ex_fft_v2_0.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
