/* CPLITS   $TITLE  Communication Processor Definitions   Modified:   04/27/89 - MWH - Support for multiple D115 boards & channels; timeouts   12/01/88 - JSS - New diagnostic opcode, int. en. opcode name changes   10/11/88 - MWH - New literals for hardware additions   10/03/88 - KJC - Author   *//* Hardware specific limits */dcl max.d115d.bds      lit   '4';  /* Maximum number of boards in a system *//* Communication processor device addresses */dcl cpsel  lit '"115"'; /* Communication processor select */dcl cpcmd  lit '"116"'; /* Communication processor command (write) */dcl cpstat lit '"116"'; /* Communication processor status (read) */dcl cpdata lit '"117"'; /* Communication processor data *//* Communication processor commands (op-codes to write to cpcmd) */dcl cp#nop             lit '"00"';   /* No operation */dcl cp#reset_68k       lit '"01"';   /* Set "reset 68K" */dcl cp#reset_fifo      lit '"02"';   /* Set "reset FIFO" */dcl cp#unreset_fifo    lit '"03"';   /* Unset "reset FIFO" */dcl cp#unreset_68k     lit '"04"';   /* Unset "reset 68K" */dcl cp#disable         lit '"05"';   /* Disable all interrupts */dcl cp#decrement       lit '"06"';   /* Decrement ABLE Rx frame counter */dcl cp#increment       lit '"07"';   /* Increment ABLE Tx frame counter */dcl cp#disable_rx      lit '"10"';   /* Disable Rx interrupts */dcl cp#enable_rx_a     lit '"11"';   /* Enable Rx interrupt on condition A (message present) *//*                     lit '"12"';      Undefined */dcl cp#loop_back       lit '"13"';   /* Xfer one word from Tx to Rx FIFO (diagnostic) */dcl cp#disable_tx      lit '"14"';   /* Disable Tx interrupts */dcl cp#enable_tx_c     lit '"15"';   /* Enable Tx interrupt on condition C (transition to FIFO < 1/2 full) */dcl cp#enable_tx_d     lit '"16"';   /* Enable Tx interrupt on condition D (FIFO < 1/2 full) */dcl cp#enable_tx_e     lit '"17"';   /* Enable Tx interrupt on condition E (frame-counter <> 0) *//* communication processor statuses (data bits read from cpstat) */dcl cp#data_present    lit '"0001"'; /* Data present in FIFO */dcl cp#packet_present  lit '"0002"'; /* Packet present in FIFO */dcl cp#rx_interrupt    lit '"0004"'; /* Receive interrupt */dcl cp#tx_half_full    lit '"0010"'; /* Transmit FIFO half full */dcl cp#tx_full         lit '"0020"'; /* Transmit FIFO full */dcl cp#tx_interrupt    lit '"0040"'; /* Transmit interrupt *//*                     lit '"0100"';    Undefined */   /*                     lit '"0200"';    Undefined */   dcl cp#bd0_interrupt   lit '"0400"'; /* Board 0 is interrupting */dcl cp#bd1_interrupt   lit '"1000"'; /* Board 1 is interrupting */dcl cp#bd2_interrupt   lit '"2000"'; /* Board 2 is interrupting */dcl cp#bd3_interrupt   lit '"4000"'; /* Board 3 is interrupting *//* select register literals (write to cpsel) */dcl cp#sel_group_20    lit '"020"';  /* First group of boards */dcl cp#sel_group_40    lit '"040"';  /* Second group of boards */