###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL7.kletech.ac.in)
#  Generated on:      Wed Mar 12 11:10:27 2025
#  Design:            DFF2
#  Command:           report_timing -max_paths 10 > ${PATH}/reports/${TOP_MODULE}_REPORTS/tempus_timing_path.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   Q       (v) checked with  leading edge of 'clk'
Beginpoint: Q_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                   2.000
= Required Time                 1.000
- Arrival Time                  0.484
= Slack Time                    0.516
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      -------------------------------------------------------
      Instance  Arc          Cell    Delay  Arrival  Required  
                                            Time     Time  
      -------------------------------------------------------
      Q_reg     CK ^         -       -      0.000    0.516  
      Q_reg     CK ^ -> Q v  DFF_X1  0.484  0.484    1.000  
      -         Q v          -       0.000  0.484    1.000  
      -------------------------------------------------------
Path 2: MET Setup Check with Pin q1_reg/CK 
Endpoint:   q1_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: D        (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.153
+ Phase Shift                   2.000
= Required Time                 1.847
- Arrival Time                  1.000
= Slack Time                    0.847
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
      -----------------------------------------------
      Instance  Arc  Cell    Delay  Arrival  Required  
                                    Time     Time  
      -----------------------------------------------
      -         D v  -       -      1.000    1.847  
      q1_reg    D v  DFF_X1  0.000  1.000    1.847  
      -----------------------------------------------
Path 3: MET Setup Check with Pin Q_reg/CK 
Endpoint:   Q_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: q1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          0.000
- Setup                         0.170
+ Phase Shift                   2.000
= Required Time                 1.830
- Arrival Time                  0.653
= Slack Time                    1.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
      ----------------------------------------------------------
      Instance   Arc           Cell     Delay  Arrival  Required  
                                               Time     Time  
      ----------------------------------------------------------
      q1_reg     CK ^          -        -      0.000    1.177  
      q1_reg     CK ^ -> Q v   DFF_X1   0.497  0.497    1.674  
      g25__2398  A1 v -> ZN v  AND2_X2  0.156  0.653    1.830  
      Q_reg      D v           DFF_X1   0.000  0.653    1.830  
      ----------------------------------------------------------

