sv xilinx_vip --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog blk_mem_gen_v8_4_4 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \

verilog generic_baseblocks_v2_1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_22 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_21 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_23 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

verilog xlconcat_v2_1_4 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_microblaze_0_xlconcat_0/sim/design_1_microblaze_0_xlconcat_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \

sv i2s_receiver_v1_0_4 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/1f6b/hdl/i2s_receiver_v1_0_rfs.sv" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_i2s_receiver_0_0/sim/design_1_i2s_receiver_0_0.sv" \

verilog xlconstant_v1_1_7 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \

verilog dist_mem_gen_v8_0_13 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v" \

verilog axi_traffic_gen_v3_0_8 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/axi_traffic_gen_v3_0_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_axi_traffic_gen_0_0/sim/design_1_axi_traffic_gen_0_0.v" \

sv axi_vip_v1_1_8 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/94c3/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_10 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/1c6c/hdl/src/verilog" --include "../../../../test.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
