#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b16bf896d0 .scope module, "notgate_test" "notgate_test" 2 4;
 .timescale -9 -9;
v000002b16be34f10_0 .var "A", 0 0;
v000002b16be34fb0_0 .net "X", 0 0, L_000002b16bf870c0;  1 drivers
S_000002b16be34ce0 .scope module, "uut" "notgate_module" 2 10, 3 1 0, S_000002b16bf896d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "X";
L_000002b16bf870c0 .functor NOT 1, v000002b16be34f10_0, C4<0>, C4<0>, C4<0>;
v000002b16be34e70_0 .net "A", 0 0, v000002b16be34f10_0;  1 drivers
v000002b16bf86d40_0 .net "X", 0 0, L_000002b16bf870c0;  alias, 1 drivers
    .scope S_000002b16bf896d0;
T_0 ;
    %vpi_call 2 14 "$dumpfile", "notgate_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002b16bf896d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b16be34f10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b16be34f10_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 23 "$display", " Testing not " {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "not_test.v";
    "./notgate_module.v";
