# RISCV_MYTH_WORKSHOP - Building RISCV CPU Core
Workshop on how to build a 5stage RISC_V CPU using Transaction-Level Verilog conducted by VSD Corp and Redwood EDA.
