# ERROR: No extended dataflow license exists
# do example_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /usr/commercial_amd64/altera/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/users/zicew/git/ece327/new/lab3/ff.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:17:28 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/git/ece327/new/lab3/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture mixed of ff
# End time: 18:17:29 on Oct 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/users/zicew/git/ece327/new/lab3/simulation/modelsim/ff.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 18:17:29 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/git/ece327/new/lab3/simulation/modelsim/ff.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff_vhd_tst
# -- Compiling architecture ff_arch of ff_vhd_tst
# ** Warning: /users/zicew/git/ece327/new/lab3/simulation/modelsim/ff.vht(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab3/simulation/modelsim/ff.vht(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:17:29 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  ff_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" ff_vhd_tst 
# Start time: 18:17:29 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ff_vhd_tst(ff_arch)
# Loading work.ff(mixed)
# 
# add wave *
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: zicew  Hostname: apollo08  ProcessID: 19452
#           Attempting to use alternate WLF file "./wlftyN3UHA".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyN3UHA
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# FATAL ERROR: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 18:22:29 on Oct 31,2019, Elapsed time: 0:05:00
# Errors: 4, Warnings: 2
