

================================================================
== Vitis HLS Report for 'Pooling2dMax_float_1_0_1036831949u_s'
================================================================
* Date:           Tue Jul  2 15:30:50 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      417|      417|  4.170 us|  4.170 us|  417|  417|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3  |      415|      415|        17|          1|          1|   400|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    800|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|     960|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     960|   1109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_4ns_11_4_1_U104  |mac_muladd_5ns_7ns_4ns_11_4_1  |  i0 + i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_548_p2      |         +|   0|  0|  14|           9|           9|
    |add_ln100_fu_539_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln106_2_fu_739_p2      |         +|   0|  0|  11|          11|          11|
    |add_ln106_3_fu_723_p2      |         +|   0|  0|  11|          11|          11|
    |add_ln106_4_fu_734_p2      |         +|   0|  0|  11|          11|          11|
    |add_ln106_fu_728_p2        |         +|   0|  0|  11|          11|          11|
    |add_ln96_2_fu_255_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln96_fu_264_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln97_2_fu_492_p2       |         +|   0|  0|  13|           4|           2|
    |add_ln97_3_fu_292_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln97_fu_432_p2         |         +|   0|  0|  11|           3|           1|
    |add_ln98_2_fu_560_p2       |         +|   0|  0|  13|           4|           2|
    |add_ln98_fu_554_p2         |         +|   0|  0|  11|           3|           1|
    |empty_90_fu_352_p2         |         +|   0|  0|  14|           7|           7|
    |p_mid138_fu_402_p2         |         +|   0|  0|  14|           7|           7|
    |p_mid1_fu_452_p2           |         +|   0|  0|  14|           7|           7|
    |tmp_fu_342_p2              |         +|   0|  0|  13|           5|           5|
    |tmp_mid1_fu_442_p2         |         +|   0|  0|  13|           5|           5|
    |and_ln107_10_fu_985_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_11_fu_1067_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln107_12_fu_1073_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln107_7_fu_891_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln107_8_fu_897_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln107_9_fu_979_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln107_fu_808_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln113_fu_1120_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln97_fu_426_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln107_14_fu_796_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_15_fu_855_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_16_fu_861_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_17_fu_873_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_18_fu_879_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_19_fu_943_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_20_fu_949_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_21_fu_961_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_22_fu_967_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_23_fu_1031_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_24_fu_1037_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_25_fu_1049_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln107_26_fu_1055_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln107_fu_790_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln113_2_fu_1108_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln113_fu_1102_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln96_fu_249_p2        |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln97_fu_270_p2        |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln98_fu_420_p2        |      icmp|   0|  0|   8|           3|           3|
    |empty_91_fu_595_p2         |        or|   0|  0|   4|           4|           1|
    |or_ln106_2_fu_763_p2       |        or|   0|  0|  11|           1|          11|
    |or_ln106_fu_749_p2         |        or|   0|  0|  11|           1|          11|
    |or_ln107_10_fu_973_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln107_11_fu_1043_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln107_12_fu_1061_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln107_7_fu_867_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln107_8_fu_885_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln107_9_fu_955_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln107_fu_802_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln113_fu_1114_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln85_fu_498_p2          |        or|   0|  0|   2|           1|           1|
    |p_mid114_fu_680_p2         |        or|   0|  0|   4|           1|           4|
    |select_ln107_4_fu_903_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln107_5_fu_991_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln107_6_fu_1079_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln107_fu_814_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln113_fu_1126_p3    |    select|   0|  0|  32|           1|           1|
    |select_ln85_1_fu_509_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln85_2_fu_458_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln85_3_fu_651_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln85_4_fu_669_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln85_5_fu_693_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln85_6_fu_712_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln85_fu_502_p3      |    select|   0|  0|   3|           1|           1|
    |select_ln97_15_fu_485_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln97_16_fu_368_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln97_17_fu_388_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln97_18_fu_280_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln97_19_fu_408_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln97_20_fu_616_p3   |    select|   0|  0|   5|           1|           1|
    |select_ln97_21_fu_623_p3   |    select|   0|  0|   7|           1|           1|
    |select_ln97_22_fu_630_p3   |    select|   0|  0|   5|           1|           2|
    |select_ln97_23_fu_637_p3   |    select|   0|  0|   7|           1|           4|
    |select_ln97_24_fu_466_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln97_25_fu_524_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln97_26_fu_298_p3   |    select|   0|  0|   6|           1|           1|
    |select_ln97_fu_361_p3      |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln97_fu_415_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 800|         443|         391|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch_2                   |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten72_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                 |   9|          2|    3|          6|
    |c_fu_92                                 |   9|          2|    4|          8|
    |ch_fu_112                               |   9|          2|    5|         10|
    |g_fu_104                                |   9|          2|    3|          6|
    |indvar_flatten72_fu_116                 |   9|          2|    9|         18|
    |indvar_flatten_fu_108                   |   9|          2|    6|         12|
    |k_fu_96                                 |   9|          2|    3|          6|
    |r_fu_100                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   59|        118|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln100_1_reg_1274                    |   9|   0|    9|          0|
    |add_ln106_2_reg_1285                    |  11|   0|   11|          0|
    |add_ln106_reg_1279                      |  11|   0|   11|          0|
    |add_ln97_2_reg_1262                     |   4|   0|    4|          0|
    |and_ln97_reg_1239                       |   1|   0|    1|          0|
    |and_ln97_reg_1239_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg        |   1|   0|    1|          0|
    |c_fu_92                                 |   4|   0|    4|          0|
    |ch_fu_112                               |   5|   0|    5|          0|
    |empty_93_reg_1222                       |   4|   0|    4|          0|
    |empty_reg_1196                          |   4|   0|    4|          0|
    |g_fu_104                                |   3|   0|    3|          0|
    |icmp_ln96_reg_1203                      |   1|   0|    1|          0|
    |icmp_ln97_reg_1207                      |   1|   0|    1|          0|
    |in_data_load_4_reg_1318                 |  32|   0|   32|          0|
    |in_data_load_5_reg_1325                 |  32|   0|   32|          0|
    |in_data_load_6_reg_1332                 |  32|   0|   32|          0|
    |in_data_load_reg_1311                   |  32|   0|   32|          0|
    |in_data_load_reg_1311_pp0_iter6_reg     |  32|   0|   32|          0|
    |indvar_flatten72_fu_116                 |   9|   0|    9|          0|
    |indvar_flatten_fu_108                   |   6|   0|    6|          0|
    |k_fu_96                                 |   3|   0|    3|          0|
    |k_load_reg_1234                         |   3|   0|    3|          0|
    |r_2_reg_1255                            |   4|   0|    4|          0|
    |r_fu_100                                |   4|   0|    4|          0|
    |select_ln107_4_reg_1346                 |  32|   0|   32|          0|
    |select_ln107_4_reg_1346_pp0_iter10_reg  |  32|   0|   32|          0|
    |select_ln107_5_reg_1353                 |  32|   0|   32|          0|
    |select_ln107_5_reg_1353_pp0_iter12_reg  |  32|   0|   32|          0|
    |select_ln107_6_reg_1360                 |  32|   0|   32|          0|
    |select_ln107_6_reg_1360_pp0_iter14_reg  |  32|   0|   32|          0|
    |select_ln107_reg_1339                   |  32|   0|   32|          0|
    |select_ln107_reg_1339_pp0_iter8_reg     |  32|   0|   32|          0|
    |select_ln113_reg_1367                   |  32|   0|   32|          0|
    |select_ln85_2_reg_1249                  |   7|   0|    7|          0|
    |add_ln100_1_reg_1274                    |  64|  32|    9|          0|
    |icmp_ln96_reg_1203                      |  64|  32|    1|          0|
    |icmp_ln97_reg_1207                      |  64|  32|    1|          0|
    |in_data_load_4_reg_1318                 |  64|  32|   32|          0|
    |in_data_load_5_reg_1325                 |  64|  32|   32|          0|
    |in_data_load_6_reg_1332                 |  64|  32|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 960| 192|  683|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_248_p_din0    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_248_p_din1    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_248_p_opcode  |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_248_p_dout0   |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_248_p_ce      |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_252_p_din0    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_252_p_din1    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_252_p_opcode  |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_252_p_dout0   |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_252_p_ce      |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_256_p_din0    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_256_p_din1    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_256_p_opcode  |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_256_p_dout0   |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_256_p_ce      |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_260_p_din0    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_260_p_din1    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_260_p_opcode  |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_260_p_dout0   |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_260_p_ce      |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_264_p_din0    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_264_p_din1    |  out|   32|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_264_p_opcode  |  out|    5|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_264_p_dout0   |   in|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|grp_fu_264_p_ce      |  out|    1|  ap_ctrl_hs|  Pooling2dMax<float, 1, 0, 1036831949u>|  return value|
|out_data_address0    |  out|    9|   ap_memory|                                out_data|         array|
|out_data_ce0         |  out|    1|   ap_memory|                                out_data|         array|
|out_data_we0         |  out|    1|   ap_memory|                                out_data|         array|
|out_data_d0          |  out|   32|   ap_memory|                                out_data|         array|
|in_data_address0     |  out|   11|   ap_memory|                                 in_data|         array|
|in_data_ce0          |  out|    1|   ap_memory|                                 in_data|         array|
|in_data_q0           |   in|   32|   ap_memory|                                 in_data|         array|
|in_data_address1     |  out|   11|   ap_memory|                                 in_data|         array|
|in_data_ce1          |  out|    1|   ap_memory|                                 in_data|         array|
|in_data_q1           |   in|   32|   ap_memory|                                 in_data|         array|
|in_data_address2     |  out|   11|   ap_memory|                                 in_data|         array|
|in_data_ce2          |  out|    1|   ap_memory|                                 in_data|         array|
|in_data_q2           |   in|   32|   ap_memory|                                 in_data|         array|
|in_data_address3     |  out|   11|   ap_memory|                                 in_data|         array|
|in_data_ce3          |  out|    1|   ap_memory|                                 in_data|         array|
|in_data_q3           |   in|   32|   ap_memory|                                 in_data|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

