-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Usuario/Documents/GitHub/ac3e-fpga-converter-controller/proj/testbench_converterController_isim_beh.exe" -prj "C:/Users/Usuario/Documents/GitHub/ac3e-fpga-converter-controller/proj/testbench_converterController_beh.prj" "work.testbench_converterController" "work.glbl" 
