
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv Cov: 40% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">`include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module prim_xilinx_clock_mux2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        clk0_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        clk1_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        sel_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic clk_o</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // for more info, refer to the Xilinx technology primitives userguide, e.g.:</pre>
<pre style="margin:0; padding:0 ">  // ug953-vivado-7series-libraries.pdf</pre>
<pre style="margin:0; padding:0 ">  // ug974-vivado-ultrascale-libraries.pdf</pre>
<pre id="id17" style="background-color: #FFB6C1; margin:0; padding:0 ">  BUFGMUX bufgmux_i (</pre>
<pre id="id18" style="background-color: #FFB6C1; margin:0; padding:0 ">    .S  ( sel_i  ),</pre>
<pre id="id19" style="background-color: #FFB6C1; margin:0; padding:0 ">    .I0 ( clk0_i ),</pre>
<pre id="id20" style="background-color: #FFB6C1; margin:0; padding:0 ">    .I1 ( clk1_i ),</pre>
<pre id="id21" style="background-color: #FFB6C1; margin:0; padding:0 ">    .O  ( clk_o  )</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // make sure sel is never X (including during reset)</pre>
<pre style="margin:0; padding:0 ">  // need to use ##1 as this could break with inverted clocks that</pre>
<pre style="margin:0; padding:0 ">  // start with a rising edge at the beginning of the simulation.</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(selKnown0, ##1 !$isunknown(sel_i), clk0_i, 0)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(selKnown1, ##1 !$isunknown(sel_i), clk1_i, 0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule : prim_xilinx_clock_mux2</pre>
<pre id="id31" style="background-color: #FFB6C1; margin:0; padding:0 "></pre>
</body>
</html>
