// Seed: 1632664193
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  type_6(
      id_4, id_2
  );
  assign id_3[1] = id_4;
  logic id_4;
  logic id_5;
endmodule
