/vol/synopsys/fpga/O-2018.09-SP1/bin/m_generic  -mp  4  -prjfile  /home/gfa2226/fpga/fibonacci/rev_2/scratchproject.prs  -implementation  rev_2  -prodtype  synplify_premier  -encrypt  -pro  -rundir  /home/gfa2226/fpga/fibonacci/rev_2   -part AC22iHD1000  -package F53  -grade C1    -maxfan 10000 -RWCheckOnRam 0 -pipe -infer_seqShift -retiming -continue_on_error -fixgatedclocks 1 -fixgeneratedclocks 1 -enable_gcc_in_premap -summaryfile /home/gfa2226/fpga/fibonacci/rev_2/synlog/report/fibonacci_premap.xml -merge_inferred_clocks 0  -licensetype  synplifypremierdp  -ovm  /home/gfa2226/fpga/fibonacci/rev_2/fibonacci.vm  -conchk_prepass  /home/gfa2226/fpga/fibonacci/rev_2/fibonacci_cck.rpt   -autoconstraint  -freq 200.000   /home/gfa2226/fpga/fibonacci/rev_2/synwork/fibonacci_mult.srs  -flow prepass  -gcc_prepass  -osrd  /home/gfa2226/fpga/fibonacci/rev_2/synwork/fibonacci_prem.srd  -qsap  /home/gfa2226/fpga/fibonacci/rev_2/fibonacci.sap  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/generic/speedster22i.v  -ologparam  /home/gfa2226/fpga/fibonacci/rev_2/syntmp/fibonacci.plg  -osyn  /home/gfa2226/fpga/fibonacci/rev_2/synwork/fibonacci_prem.srd  -prjdir  /home/gfa2226/fpga/fibonacci/  -prjname  proj_1  -log  /home/gfa2226/fpga/fibonacci/rev_2/synlog/fibonacci_premap.srr  -sn  2018.09  -jobname  "premap" 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_generic -mp 4 -prjfile ../scratchproject.prs -implementation rev_2 -prodtype synplify_premier -encrypt -pro -rundir ../../rev_2 -part AC22iHD1000 -package F53 -grade C1 -maxfan 10000 -RWCheckOnRam 0 -pipe -infer_seqShift -retiming -continue_on_error -fixgatedclocks 1 -fixgeneratedclocks 1 -enable_gcc_in_premap -summaryfile ../synlog/report/fibonacci_premap.xml -merge_inferred_clocks 0 -licensetype synplifypremierdp -ovm ../fibonacci.vm -conchk_prepass ../fibonacci_cck.rpt -autoconstraint -freq 200.000 ../synwork/fibonacci_mult.srs -flow prepass -gcc_prepass -osrd ../synwork/fibonacci_prem.srd -qsap ../fibonacci.sap -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/generic/speedster22i.v -ologparam fibonacci.plg -osyn ../synwork/fibonacci_prem.srd -prjdir ../../ -prjname proj_1 -log ../synlog/fibonacci_premap.srr -sn 2018.09 -jobname "premap"
rc:0 success:1 runtime:0
file:../scratchproject.prs|io:o|time:1673399405|size:1702|exec:0|csum:
file:../fibonacci.vm|io:o|time:1673399410|size:35936|exec:0|csum:
file:../fibonacci_cck.rpt|io:o|time:1673399409|size:2741|exec:0|csum:
file:../synwork/fibonacci_mult.srs|io:i|time:1673399408|size:2994|exec:0|csum:26B4B7AC572A828A36D28ACD9468BD75
file:../synwork/fibonacci_prem.srd|io:o|time:1673399409|size:7477|exec:0|csum:
file:../fibonacci.sap|io:o|time:1673399409|size:877|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/generic/speedster22i.v|io:i|time:1543382489|size:55014|exec:0|csum:23DB5597EC3DE9B0AD587974FBA15014
file:fibonacci.plg|io:o|time:1673399410|size:748|exec:0|csum:
file:../synwork/fibonacci_prem.srd|io:o|time:1673399409|size:7477|exec:0|csum:
file:../synlog/fibonacci_premap.srr|io:o|time:1673399409|size:8008|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/m_generic|io:i|time:1543382495|size:39012624|exec:1|csum:142ACEFE0B02F846048833B95DB4E963
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_generic|io:i|time:1543381999|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
