<stg><name>lab3_z2</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inA_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inA_ar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_ar

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %store_ln8 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
:1 %zext_ln8 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln8 = icmp_eq  i5 %i_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln8 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln8 = br i1 %icmp_ln8, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %inA_ar_addr = getelementptr i16 %inA_ar, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="inA_ar_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="4">
<![CDATA[
.split:2 %temp = load i4 %inA_ar_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:8 %store_ln8 = store i5 %add_ln8, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="4">
<![CDATA[
.split:2 %temp = load i4 %inA_ar_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="16">
<![CDATA[
.split:3 %zext_ln11 = zext i16 %temp

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %out_ar_addr = getelementptr i16 %out_ar, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="out_ar_addr"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="3">
<![CDATA[
.split:5 %out_ar_load = load i3 %out_ar_addr

]]></Node>
<StgValue><ssdm name="out_ar_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="3">
<![CDATA[
.split:5 %out_ar_load = load i3 %out_ar_addr

]]></Node>
<StgValue><ssdm name="out_ar_load"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:6 %add_ln11 = add i16 %out_ar_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split:7 %store_ln11 = store i16 %add_ln11, i3 %out_ar_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="inA_ar" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inA_ar"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="out_ar" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_ar"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="i" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="empty_1" to="spectopmodule_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="inA_ar" to="specinterface_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="49" from="empty" to="specinterface_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="53" toId="7">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="inA_ar" to="specbitsmap_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="71" from="out_ar" to="specinterface_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="72" from="empty" to="specinterface_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="88" from="out_ar" to="specbitsmap_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_89" to="store_ln8" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="i" to="store_ln8" fromId="5" toId="11">
</dataflow>
<dataflow id="92" from="i" to="i_1" fromId="5" toId="13">
</dataflow>
<dataflow id="93" from="i_1" to="zext_ln8" fromId="13" toId="14">
</dataflow>
<dataflow id="94" from="i_1" to="icmp_ln8" fromId="13" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln8" fromId="95" toId="15">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="97" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_99" to="empty" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_99" to="empty" fromId="99" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_99" to="empty" fromId="99" toId="16">
</dataflow>
<dataflow id="103" from="i_1" to="add_ln8" fromId="13" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln8" fromId="104" toId="17">
</dataflow>
<dataflow id="106" from="icmp_ln8" to="br_ln8" fromId="15" toId="18">
</dataflow>
<dataflow id="107" from="inA_ar" to="inA_ar_addr" fromId="37" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_108" to="inA_ar_addr" fromId="108" toId="19">
</dataflow>
<dataflow id="110" from="zext_ln8" to="inA_ar_addr" fromId="14" toId="19">
</dataflow>
<dataflow id="111" from="inA_ar_addr" to="temp" fromId="19" toId="20">
</dataflow>
<dataflow id="112" from="add_ln8" to="store_ln8" fromId="17" toId="21">
</dataflow>
<dataflow id="113" from="i" to="store_ln8" fromId="5" toId="21">
</dataflow>
<dataflow id="114" from="inA_ar_addr" to="temp" fromId="19" toId="23">
</dataflow>
<dataflow id="115" from="temp" to="zext_ln11" fromId="23" toId="24">
</dataflow>
<dataflow id="116" from="out_ar" to="out_ar_addr" fromId="38" toId="25">
</dataflow>
<dataflow id="117" from="StgValue_108" to="out_ar_addr" fromId="108" toId="25">
</dataflow>
<dataflow id="118" from="zext_ln11" to="out_ar_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="119" from="out_ar_addr" to="out_ar_load" fromId="25" toId="26">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="120" toId="27">
</dataflow>
<dataflow id="123" from="empty_2" to="specloopname_ln5" fromId="122" toId="27">
</dataflow>
<dataflow id="124" from="out_ar_addr" to="out_ar_load" fromId="25" toId="28">
</dataflow>
<dataflow id="125" from="out_ar_load" to="add_ln11" fromId="28" toId="29">
</dataflow>
<dataflow id="127" from="StgValue_126" to="add_ln11" fromId="126" toId="29">
</dataflow>
<dataflow id="128" from="add_ln11" to="store_ln11" fromId="29" toId="30">
</dataflow>
<dataflow id="129" from="out_ar_addr" to="store_ln11" fromId="25" toId="30">
</dataflow>
<dataflow id="130" from="icmp_ln8" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
