{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 16:01:58 2016 " "Info: Processing started: Sun Apr 03 16:01:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small8_cpu -c small8_cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small8_cpu -c small8_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_8bitreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_8bitreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_8bitreg-reg " "Info: Found design unit 1: alu_8bitreg-reg" {  } { { "alu_8bitreg.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_8bitreg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_8bitreg " "Info: Found entity 1: alu_8bitreg" {  } { { "alu_8bitreg.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_8bitreg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_adder-RIPPLE_CARRY " "Info: Found design unit 1: alu_adder-RIPPLE_CARRY" {  } { { "alu_adder.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_adder.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_adder " "Info: Found entity 1: alu_adder" {  } { { "alu_adder.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_addrpath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_addrpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_addrpath-addrpath " "Info: Found design unit 1: alu_addrpath-addrpath" {  } { { "alu_addrpath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_addrpath.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_addrpath " "Info: Found entity 1: alu_addrpath" {  } { { "alu_addrpath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_addrpath.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ar-reg " "Info: Found design unit 1: alu_ar-reg" {  } { { "alu_ar.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_ar.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_ar " "Info: Found entity 1: alu_ar" {  } { { "alu_ar.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_ar.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_datapath-data " "Info: Found design unit 1: alu_datapath-data" {  } { { "alu_datapath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_datapath.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_datapath " "Info: Found entity 1: alu_datapath" {  } { { "alu_datapath.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_datapath.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dindex_add.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_dindex_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_dindex_add-add " "Info: Found design unit 1: alu_dindex_add-add" {  } { { "alu_dindex_add.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_dindex_add.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_dindex_add " "Info: Found entity 1: alu_dindex_add" {  } { { "alu_dindex_add.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_dindex_add.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_index.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_index.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_index-reg " "Info: Found design unit 1: alu_index-reg" {  } { { "alu_index.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_index.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_index " "Info: Found entity 1: alu_index" {  } { { "alu_index.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_index.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file alu_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_lib " "Info: Found design unit 1: alu_lib" {  } { { "alu_lib.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_lib.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_pcounter.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file alu_pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pcounter-counter " "Info: Found design unit 1: alu_pcounter-counter" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_pcounter-fix_one " "Info: Found design unit 2: alu_pcounter-fix_one" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_pcounter " "Info: Found entity 1: alu_pcounter" {  } { { "alu_pcounter.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_pcounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_small8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_small8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_small8-try " "Info: Found design unit 1: alu_small8-try" {  } { { "alu_small8.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_small8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_small8 " "Info: Found entity 1: alu_small8" {  } { { "alu_small8.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_small8.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_stackp.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file alu_stackp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_stackp-counter " "Info: Found design unit 1: alu_stackp-counter" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_stackp-fix_one " "Info: Found design unit 2: alu_stackp-fix_one" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_stackp " "Info: Found entity 1: alu_stackp" {  } { { "alu_stackp.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_stackp.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_status_registers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_status_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_status_registers-build " "Info: Found design unit 1: alu_status_registers-build" {  } { { "alu_status_registers.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_status_registers.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_status_registers " "Info: Found entity 1: alu_status_registers" {  } { { "alu_status_registers.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_status_registers.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tristate-BHV " "Info: Found design unit 1: alu_tristate-BHV" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_tristate " "Info: Found entity 1: alu_tristate" {  } { { "alu_tristate.vhd" "" { Text "C:/altera/91/quartus/Lab7/alu_tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-BHV " "Info: Found design unit 1: fa-BHV" {  } { { "fa.vhd" "" { Text "C:/altera/91/quartus/Lab7/fa.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Info: Found entity 1: fa" {  } { { "fa.vhd" "" { Text "C:/altera/91/quartus/Lab7/fa.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_toplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file internal_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_toplevel-not_going_towork " "Info: Found design unit 1: internal_toplevel-not_going_towork" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 internal_toplevel " "Info: Found entity 1: internal_toplevel" {  } { { "internal_toplevel.vhd" "" { Text "C:/altera/91/quartus/Lab7/internal_toplevel.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator small8_controller.vhd(116) " "Error (10500): VHDL syntax error at small8_controller.vhd(116) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "small8_controller.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_controller.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small8_controller.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file small8_controller.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small8_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file small8_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small8_ram-SYN " "Info: Found design unit 1: small8_ram-SYN" {  } { { "small8_ram.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_ram.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small8_ram " "Info: Found entity 1: small8_ram" {  } { { "small8_ram.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small8_cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file small8_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small8_cpu-might_possibily_work " "Info: Found design unit 1: small8_cpu-might_possibily_work" {  } { { "small8_cpu.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_cpu.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small8_cpu " "Info: Found entity 1: small8_cpu" {  } { { "small8_cpu.vhd" "" { Text "C:/altera/91/quartus/Lab7/small8_cpu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Error: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 03 16:02:00 2016 " "Error: Processing ended: Sun Apr 03 16:02:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
