

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:07:28 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       unroll_4
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.435 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       44| 0.400 us | 0.440 us |   40|   44|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       15|       18|         5|          -|          -|     3|    no    |
        |- MAC     |       22|       22|         2|          -|          -|    11|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      2|       0|     188|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|      10|       2|    0|
|Multiplexer      |        -|      -|       -|     170|    -|
|Register         |        -|      -|     108|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      2|     118|     360|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   2|    0|    11|   10|     1|          110|
    |shift_reg_U  |fir_shift_reg  |        2|   0|   0|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |               |        2|  10|   2|    0|    22|   42|     2|          462|
    +-------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln25_fu_305_p2     |     *    |      2|  0|  20|          32|          10|
    |acc_fu_311_p2          |     +    |      0|  0|  39|          32|          32|
    |add_ln18_1_fu_210_p2   |     +    |      0|  0|  15|           5|           3|
    |add_ln18_2_fu_231_p2   |     +    |      0|  0|  15|           3|           5|
    |add_ln18_3_fu_262_p2   |     +    |      0|  0|  15|           5|           4|
    |add_ln18_4_fu_250_p2   |     +    |      0|  0|  12|           3|           4|
    |add_ln18_fu_189_p2     |     +    |      0|  0|  15|           5|           2|
    |i_fu_295_p2            |     +    |      0|  0|  15|           5|           2|
    |icmp_ln17_1_fu_200_p2  |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln17_2_fu_225_p2  |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln17_3_fu_256_p2  |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln17_fu_183_p2    |   icmp   |      0|  0|  11|           5|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      2|  0| 188|         109|          66|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_0_reg_155       |   9|          2|   32|         64|
    |ap_NS_fsm           |  47|         10|    1|         10|
    |i_0_0_reg_143       |   9|          2|    5|         10|
    |i_1_reg_168         |   9|          2|    5|         10|
    |shift_reg_address0  |  33|          6|    4|         24|
    |shift_reg_address1  |  33|          6|    4|         24|
    |shift_reg_d0        |  15|          3|   32|         96|
    |shift_reg_d1        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 170|         34|  115|        334|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_0_reg_155             |  32|   0|   32|          0|
    |add_ln18_3_reg_359        |   5|   0|    5|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |i_0_0_cast_reg_322        |  32|   0|   32|          0|
    |i_0_0_reg_143             |   5|   0|    5|          0|
    |i_1_reg_168               |   5|   0|    5|          0|
    |i_reg_382                 |   5|   0|    5|          0|
    |icmp_ln17_1_reg_337       |   1|   0|    1|          0|
    |icmp_ln17_2_reg_346       |   1|   0|    1|          0|
    |icmp_ln17_reg_327         |   1|   0|    1|          0|
    |shift_reg_addr_4_reg_341  |   4|   0|    4|          0|
    |shift_reg_addr_5_reg_350  |   4|   0|    4|          0|
    |shift_reg_addr_reg_331    |   4|   0|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 108|   0|  108|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

