// Seed: 266203878
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd29,
    parameter id_14 = 32'd76,
    parameter id_19 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20
);
  inout logic [7:0] id_20;
  input wire _id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire _id_14;
  input wire _id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wand id_8;
  input logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_15,
      id_15,
      id_18,
      id_5,
      id_1,
      id_15
  );
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_21 = 1;
  assign id_11 = id_7[id_14 :-1];
  assign id_8  = -1;
  logic [id_19 : -1] id_22 = id_7;
endmodule
