=====
SETUP
-7.170
28.518
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.040
n400_s
20.040
20.603
n841_s11
21.408
22.507
n841_s13
22.517
23.143
n841_s7
23.480
24.302
n841_s5
24.307
25.129
n841_s2
25.939
27.000
n841_s15
27.419
28.518
regs[0]_3_s0
28.518
=====
SETUP
-7.072
28.420
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.040
n400_s
20.040
20.097
n1212_s5
20.666
21.692
n876_s10
22.116
22.938
n873_s13
24.233
25.259
n873_s4
25.678
26.777
n873_s0
27.598
28.420
regs[7]_3_s0
28.420
=====
SETUP
-6.767
28.115
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.546
n842_s11
21.835
22.657
n842_s10
22.663
23.289
n842_s4
23.294
24.393
n843_s3
26.188
27.287
n843_s0
27.293
28.115
regs[0]_1_s0
28.115
=====
SETUP
-6.649
27.997
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.040
n400_s
20.040
20.097
n1212_s5
20.666
21.692
n876_s5
22.116
22.938
n873_s22
23.765
24.391
n875_s4
26.333
26.959
n875_s0
26.965
27.997
regs[7]_1_s0
27.997
=====
SETUP
-6.096
27.444
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.546
n842_s11
21.835
22.657
n842_s10
22.663
23.289
n842_s4
23.294
24.393
n842_s2
25.373
26.399
n842_s0
26.818
27.444
regs[0]_2_s0
27.444
=====
SETUP
-5.832
27.180
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.040
n400_s
20.040
20.603
n841_s11
21.408
22.507
n841_s13
22.517
23.143
n841_s7
23.480
24.302
n841_s5
24.307
25.109
n844_s2
25.530
26.352
n844_s0
26.358
27.180
regs[0]_0_s0
27.180
=====
SETUP
-4.564
25.912
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.040
n400_s
20.040
20.097
n1212_s5
20.666
21.692
n876_s10
22.116
22.938
n874_s2
24.249
24.875
n874_s5
24.880
25.912
regs[7]_2_s0
25.912
=====
SETUP
-3.038
24.386
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.040
n400_s
20.040
20.097
n1212_s5
20.666
21.692
n876_s10
22.116
22.938
n876_s0
23.760
24.386
regs[7]_0_s0
24.386
=====
SETUP
-2.182
23.530
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n804_s5
19.433
20.532
n820_s0
22.498
23.530
regs[2]_2_s0
23.530
=====
SETUP
-1.626
22.974
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n804_s5
19.433
20.532
n804_s0
22.348
22.974
regs[6]_2_s0
22.974
=====
SETUP
-1.604
22.952
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n804_s5
19.433
20.532
n812_s0
21.853
22.952
regs[4]_2_s0
22.952
=====
SETUP
-1.604
22.952
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n804_s5
19.433
20.532
n808_s0
21.853
22.952
regs[5]_2_s0
22.952
=====
SETUP
-1.533
22.880
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n804_s5
19.433
20.532
n816_s0
21.848
22.880
regs[3]_2_s0
22.880
=====
SETUP
-1.415
22.763
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n803_s2
19.444
20.476
n819_s0
21.941
22.763
regs[2]_3_s0
22.763
=====
SETUP
-1.389
22.737
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n803_s2
19.444
20.476
n803_s0
22.111
22.737
regs[6]_3_s0
22.737
=====
SETUP
-1.369
23.074
21.705
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n402_s
19.433
19.983
n401_s
19.983
20.040
n400_s
20.040
20.097
n1212_s5
20.666
21.692
n1212_s6
22.112
22.737
c_flag_s0
23.074
=====
SETUP
-1.317
22.665
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n803_s2
19.444
20.476
n811_s0
21.633
22.665
regs[4]_3_s0
22.665
=====
SETUP
-0.911
22.259
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n803_s2
19.444
20.476
n807_s0
21.633
22.259
regs[5]_3_s0
22.259
=====
SETUP
-0.905
22.253
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n803_s2
19.444
20.476
n823_s0
21.627
22.253
regs[1]_3_s0
22.253
=====
SETUP
-0.801
22.149
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n804_s5
19.433
20.532
n824_s0
21.050
22.149
regs[1]_2_s0
22.149
=====
SETUP
-0.581
21.929
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n803_s2
19.444
20.476
n815_s0
21.303
21.929
regs[3]_3_s0
21.929
=====
SETUP
-0.482
21.830
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n818_s2
15.453
16.485
n822_s1
16.986
18.085
n821_s1
18.895
19.994
n821_s4
20.798
21.830
regs[2]_1_s0
21.830
=====
SETUP
0.475
20.873
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n813_s4
19.774
20.873
regs[4]_1_s0
20.873
=====
SETUP
0.883
20.465
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n809_s4
19.433
20.465
regs[5]_1_s0
20.465
=====
SETUP
0.948
20.400
21.348
ram_ram_RAMREG_125_G[0]_s1
1.444
1.902
ram_RAMOUT_75_G[0]_s30
4.993
6.092
ram_RAMOUT_75_G[0]_s14
6.092
6.241
ram_RAMOUT_75_G[0]_s6
6.241
6.404
ram_RAMOUT_75_G[0]_s2
6.404
6.567
n817_s7
9.892
10.518
n817_s12
11.838
12.640
n397_s21
13.061
14.160
n397_s17
14.968
16.000
n397_s15
17.779
18.601
n805_s7
19.774
20.400
regs[6]_1_s0
20.400
=====
HOLD
0.677
1.736
1.059
n914_s
1.342
1.736
counter_21_s0
1.736
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
counter_0_s0
1.029
1.362
n935_s2
1.365
1.737
counter_0_s0
1.737
=====
HOLD
0.709
1.745
1.036
x_2_s1
1.036
1.370
n282_s10
1.373
1.745
x_2_s1
1.745
=====
HOLD
0.715
1.751
1.036
x_0_s1
1.036
1.370
n286_s10
1.379
1.751
x_0_s1
1.751
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_2_s0
1.029
1.362
n933_s
1.363
1.757
counter_2_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_6_s0
1.029
1.362
n929_s
1.363
1.757
counter_6_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_8_s0
1.029
1.362
n927_s
1.363
1.757
counter_8_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_12_s0
1.029
1.362
n923_s
1.363
1.757
counter_12_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_18_s0
1.029
1.362
n917_s
1.363
1.757
counter_18_s0
1.757
=====
HOLD
0.729
1.757
1.029
clk_ibuf
0.000
0.844
counter_20_s0
1.029
1.362
n915_s
1.363
1.757
counter_20_s0
1.757
=====
HOLD
0.737
1.766
1.029
clk_ibuf
0.000
0.844
counter_14_s0
1.029
1.362
n921_s
1.372
1.766
counter_14_s0
1.766
=====
HOLD
0.852
1.880
1.029
clk_ibuf
0.000
0.844
counter_1_s0
1.029
1.362
n934_s
1.363
1.880
counter_1_s0
1.880
=====
HOLD
0.912
1.971
1.059
n912_s
1.577
1.971
counter_23_s0
1.971
=====
HOLD
0.959
1.988
1.029
clk_ibuf
0.000
0.844
counter_5_s0
1.029
1.362
n930_s
1.594
1.988
counter_5_s0
1.988
=====
HOLD
0.959
1.988
1.029
clk_ibuf
0.000
0.844
counter_7_s0
1.029
1.362
n928_s
1.594
1.988
counter_7_s0
1.988
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_3_s0
1.029
1.362
n932_s
1.599
1.993
counter_3_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_4_s0
1.029
1.362
n931_s
1.599
1.993
counter_4_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_9_s0
1.029
1.362
n926_s
1.599
1.993
counter_9_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_10_s0
1.029
1.362
n925_s
1.599
1.993
counter_10_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_11_s0
1.029
1.362
n924_s
1.599
1.993
counter_11_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_16_s0
1.029
1.362
n919_s
1.599
1.993
counter_16_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_17_s0
1.029
1.362
n918_s
1.599
1.993
counter_17_s0
1.993
=====
HOLD
0.964
1.993
1.029
clk_ibuf
0.000
0.844
counter_22_s0
1.029
1.362
n913_s
1.599
1.993
counter_22_s0
1.993
=====
HOLD
0.965
1.994
1.029
clk_ibuf
0.000
0.844
counter_19_s0
1.029
1.362
n916_s
1.600
1.994
counter_19_s0
1.994
=====
HOLD
0.971
2.000
1.029
clk_ibuf
0.000
0.844
counter_13_s0
1.029
1.362
n922_s
1.606
2.000
counter_13_s0
2.000
