# compile vhdl design source files
vhdl xil_defaultlib  "../../../incercare_proiect.srcs/sources_1/new/sumatorAxi4.vhd"
vhdl xil_defaultlib  "../../../incercare_proiect.srcs/sources_1/new/dividerAxi4.vhd"
vhdl xil_defaultlib  "../../../incercare_proiect.srcs/sources_1/new/FiltruDeMedie.vhd"
vhdl xil_defaultlib  "../../../incercare_proiect.srcs/sim_1/new/tb_filtruMedie.vhd"

# Do not sort compile order
nosort
