
ethernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000195b0  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000358  080197b0  080197b0  0001a7b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019b08  08019b08  0001b1c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08019b08  08019b08  0001ab08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019b10  08019b10  0001b1c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019b10  08019b10  0001ab10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019b14  08019b14  0001ab14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08019b18  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .TxDescripSection 000000a0  20000080  08019b94  0001b080  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 10 .RxDescripSection 000000a0  20000120  08019c34  0001b120  2**3
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000949c  200001c0  08019cd4  0001b1c0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000965c  08019cd4  0001b65c  2**0
                  ALLOC
 13 .lwip_sec     00000140  2007c000  2007c000  0001c000  2**2
                  ALLOC
 14 .ARM.attributes 0000002e  00000000  00000000  0001b1c0  2**0
                  CONTENTS, READONLY
 15 .debug_info   0005db33  00000000  00000000  0001b1ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000c40d  00000000  00000000  00078d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000031e0  00000000  00000000  00085130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000026db  00000000  00000000  00088310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0003d8e7  00000000  00000000  0008a9eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000517e2  00000000  00000000  000c82d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    001212a6  00000000  00000000  00119ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0023ad5a  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000d754  00000000  00000000  0023ada0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000004a  00000000  00000000  002484f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001c0 	.word	0x200001c0
 800021c:	00000000 	.word	0x00000000
 8000220:	08019798 	.word	0x08019798

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001c4 	.word	0x200001c4
 800023c:	08019798 	.word	0x08019798

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b988 	b.w	8000638 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	468e      	mov	lr, r1
 8000348:	4604      	mov	r4, r0
 800034a:	4688      	mov	r8, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d962      	bls.n	800041c <__udivmoddi4+0xdc>
 8000356:	fab2 f682 	clz	r6, r2
 800035a:	b14e      	cbz	r6, 8000370 <__udivmoddi4+0x30>
 800035c:	f1c6 0320 	rsb	r3, r6, #32
 8000360:	fa01 f806 	lsl.w	r8, r1, r6
 8000364:	fa20 f303 	lsr.w	r3, r0, r3
 8000368:	40b7      	lsls	r7, r6
 800036a:	ea43 0808 	orr.w	r8, r3, r8
 800036e:	40b4      	lsls	r4, r6
 8000370:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000374:	fa1f fc87 	uxth.w	ip, r7
 8000378:	fbb8 f1fe 	udiv	r1, r8, lr
 800037c:	0c23      	lsrs	r3, r4, #16
 800037e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000382:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000386:	fb01 f20c 	mul.w	r2, r1, ip
 800038a:	429a      	cmp	r2, r3
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038e:	18fb      	adds	r3, r7, r3
 8000390:	f101 30ff 	add.w	r0, r1, #4294967295
 8000394:	f080 80ea 	bcs.w	800056c <__udivmoddi4+0x22c>
 8000398:	429a      	cmp	r2, r3
 800039a:	f240 80e7 	bls.w	800056c <__udivmoddi4+0x22c>
 800039e:	3902      	subs	r1, #2
 80003a0:	443b      	add	r3, r7
 80003a2:	1a9a      	subs	r2, r3, r2
 80003a4:	b2a3      	uxth	r3, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b6:	459c      	cmp	ip, r3
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x8e>
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003c0:	f080 80d6 	bcs.w	8000570 <__udivmoddi4+0x230>
 80003c4:	459c      	cmp	ip, r3
 80003c6:	f240 80d3 	bls.w	8000570 <__udivmoddi4+0x230>
 80003ca:	443b      	add	r3, r7
 80003cc:	3802      	subs	r0, #2
 80003ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d2:	eba3 030c 	sub.w	r3, r3, ip
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11d      	cbz	r5, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40f3      	lsrs	r3, r6
 80003dc:	2200      	movs	r2, #0
 80003de:	e9c5 3200 	strd	r3, r2, [r5]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d905      	bls.n	80003f6 <__udivmoddi4+0xb6>
 80003ea:	b10d      	cbz	r5, 80003f0 <__udivmoddi4+0xb0>
 80003ec:	e9c5 0100 	strd	r0, r1, [r5]
 80003f0:	2100      	movs	r1, #0
 80003f2:	4608      	mov	r0, r1
 80003f4:	e7f5      	b.n	80003e2 <__udivmoddi4+0xa2>
 80003f6:	fab3 f183 	clz	r1, r3
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d146      	bne.n	800048c <__udivmoddi4+0x14c>
 80003fe:	4573      	cmp	r3, lr
 8000400:	d302      	bcc.n	8000408 <__udivmoddi4+0xc8>
 8000402:	4282      	cmp	r2, r0
 8000404:	f200 8105 	bhi.w	8000612 <__udivmoddi4+0x2d2>
 8000408:	1a84      	subs	r4, r0, r2
 800040a:	eb6e 0203 	sbc.w	r2, lr, r3
 800040e:	2001      	movs	r0, #1
 8000410:	4690      	mov	r8, r2
 8000412:	2d00      	cmp	r5, #0
 8000414:	d0e5      	beq.n	80003e2 <__udivmoddi4+0xa2>
 8000416:	e9c5 4800 	strd	r4, r8, [r5]
 800041a:	e7e2      	b.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	2a00      	cmp	r2, #0
 800041e:	f000 8090 	beq.w	8000542 <__udivmoddi4+0x202>
 8000422:	fab2 f682 	clz	r6, r2
 8000426:	2e00      	cmp	r6, #0
 8000428:	f040 80a4 	bne.w	8000574 <__udivmoddi4+0x234>
 800042c:	1a8a      	subs	r2, r1, r2
 800042e:	0c03      	lsrs	r3, r0, #16
 8000430:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000434:	b280      	uxth	r0, r0
 8000436:	b2bc      	uxth	r4, r7
 8000438:	2101      	movs	r1, #1
 800043a:	fbb2 fcfe 	udiv	ip, r2, lr
 800043e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000442:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000446:	fb04 f20c 	mul.w	r2, r4, ip
 800044a:	429a      	cmp	r2, r3
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x11e>
 800044e:	18fb      	adds	r3, r7, r3
 8000450:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x11c>
 8000456:	429a      	cmp	r2, r3
 8000458:	f200 80e0 	bhi.w	800061c <__udivmoddi4+0x2dc>
 800045c:	46c4      	mov	ip, r8
 800045e:	1a9b      	subs	r3, r3, r2
 8000460:	fbb3 f2fe 	udiv	r2, r3, lr
 8000464:	fb0e 3312 	mls	r3, lr, r2, r3
 8000468:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800046c:	fb02 f404 	mul.w	r4, r2, r4
 8000470:	429c      	cmp	r4, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x144>
 8000474:	18fb      	adds	r3, r7, r3
 8000476:	f102 30ff 	add.w	r0, r2, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x142>
 800047c:	429c      	cmp	r4, r3
 800047e:	f200 80ca 	bhi.w	8000616 <__udivmoddi4+0x2d6>
 8000482:	4602      	mov	r2, r0
 8000484:	1b1b      	subs	r3, r3, r4
 8000486:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800048a:	e7a5      	b.n	80003d8 <__udivmoddi4+0x98>
 800048c:	f1c1 0620 	rsb	r6, r1, #32
 8000490:	408b      	lsls	r3, r1
 8000492:	fa22 f706 	lsr.w	r7, r2, r6
 8000496:	431f      	orrs	r7, r3
 8000498:	fa0e f401 	lsl.w	r4, lr, r1
 800049c:	fa20 f306 	lsr.w	r3, r0, r6
 80004a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a8:	4323      	orrs	r3, r4
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	fa1f fc87 	uxth.w	ip, r7
 80004b2:	fbbe f0f9 	udiv	r0, lr, r9
 80004b6:	0c1c      	lsrs	r4, r3, #16
 80004b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x1a0>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80004d2:	f080 809c 	bcs.w	800060e <__udivmoddi4+0x2ce>
 80004d6:	45a6      	cmp	lr, r4
 80004d8:	f240 8099 	bls.w	800060e <__udivmoddi4+0x2ce>
 80004dc:	3802      	subs	r0, #2
 80004de:	443c      	add	r4, r7
 80004e0:	eba4 040e 	sub.w	r4, r4, lr
 80004e4:	fa1f fe83 	uxth.w	lr, r3
 80004e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ec:	fb09 4413 	mls	r4, r9, r3, r4
 80004f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f8:	45a4      	cmp	ip, r4
 80004fa:	d908      	bls.n	800050e <__udivmoddi4+0x1ce>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000502:	f080 8082 	bcs.w	800060a <__udivmoddi4+0x2ca>
 8000506:	45a4      	cmp	ip, r4
 8000508:	d97f      	bls.n	800060a <__udivmoddi4+0x2ca>
 800050a:	3b02      	subs	r3, #2
 800050c:	443c      	add	r4, r7
 800050e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000512:	eba4 040c 	sub.w	r4, r4, ip
 8000516:	fba0 ec02 	umull	lr, ip, r0, r2
 800051a:	4564      	cmp	r4, ip
 800051c:	4673      	mov	r3, lr
 800051e:	46e1      	mov	r9, ip
 8000520:	d362      	bcc.n	80005e8 <__udivmoddi4+0x2a8>
 8000522:	d05f      	beq.n	80005e4 <__udivmoddi4+0x2a4>
 8000524:	b15d      	cbz	r5, 800053e <__udivmoddi4+0x1fe>
 8000526:	ebb8 0203 	subs.w	r2, r8, r3
 800052a:	eb64 0409 	sbc.w	r4, r4, r9
 800052e:	fa04 f606 	lsl.w	r6, r4, r6
 8000532:	fa22 f301 	lsr.w	r3, r2, r1
 8000536:	431e      	orrs	r6, r3
 8000538:	40cc      	lsrs	r4, r1
 800053a:	e9c5 6400 	strd	r6, r4, [r5]
 800053e:	2100      	movs	r1, #0
 8000540:	e74f      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000542:	fbb1 fcf2 	udiv	ip, r1, r2
 8000546:	0c01      	lsrs	r1, r0, #16
 8000548:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800054c:	b280      	uxth	r0, r0
 800054e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000552:	463b      	mov	r3, r7
 8000554:	4638      	mov	r0, r7
 8000556:	463c      	mov	r4, r7
 8000558:	46b8      	mov	r8, r7
 800055a:	46be      	mov	lr, r7
 800055c:	2620      	movs	r6, #32
 800055e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000562:	eba2 0208 	sub.w	r2, r2, r8
 8000566:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800056a:	e766      	b.n	800043a <__udivmoddi4+0xfa>
 800056c:	4601      	mov	r1, r0
 800056e:	e718      	b.n	80003a2 <__udivmoddi4+0x62>
 8000570:	4610      	mov	r0, r2
 8000572:	e72c      	b.n	80003ce <__udivmoddi4+0x8e>
 8000574:	f1c6 0220 	rsb	r2, r6, #32
 8000578:	fa2e f302 	lsr.w	r3, lr, r2
 800057c:	40b7      	lsls	r7, r6
 800057e:	40b1      	lsls	r1, r6
 8000580:	fa20 f202 	lsr.w	r2, r0, r2
 8000584:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000588:	430a      	orrs	r2, r1
 800058a:	fbb3 f8fe 	udiv	r8, r3, lr
 800058e:	b2bc      	uxth	r4, r7
 8000590:	fb0e 3318 	mls	r3, lr, r8, r3
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb08 f904 	mul.w	r9, r8, r4
 800059e:	40b0      	lsls	r0, r6
 80005a0:	4589      	cmp	r9, r1
 80005a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a6:	b280      	uxth	r0, r0
 80005a8:	d93e      	bls.n	8000628 <__udivmoddi4+0x2e8>
 80005aa:	1879      	adds	r1, r7, r1
 80005ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80005b0:	d201      	bcs.n	80005b6 <__udivmoddi4+0x276>
 80005b2:	4589      	cmp	r9, r1
 80005b4:	d81f      	bhi.n	80005f6 <__udivmoddi4+0x2b6>
 80005b6:	eba1 0109 	sub.w	r1, r1, r9
 80005ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80005be:	fb09 f804 	mul.w	r8, r9, r4
 80005c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c6:	b292      	uxth	r2, r2
 80005c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005cc:	4542      	cmp	r2, r8
 80005ce:	d229      	bcs.n	8000624 <__udivmoddi4+0x2e4>
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d6:	d2c4      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005d8:	4542      	cmp	r2, r8
 80005da:	d2c2      	bcs.n	8000562 <__udivmoddi4+0x222>
 80005dc:	f1a9 0102 	sub.w	r1, r9, #2
 80005e0:	443a      	add	r2, r7
 80005e2:	e7be      	b.n	8000562 <__udivmoddi4+0x222>
 80005e4:	45f0      	cmp	r8, lr
 80005e6:	d29d      	bcs.n	8000524 <__udivmoddi4+0x1e4>
 80005e8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005f0:	3801      	subs	r0, #1
 80005f2:	46e1      	mov	r9, ip
 80005f4:	e796      	b.n	8000524 <__udivmoddi4+0x1e4>
 80005f6:	eba7 0909 	sub.w	r9, r7, r9
 80005fa:	4449      	add	r1, r9
 80005fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000600:	fbb1 f9fe 	udiv	r9, r1, lr
 8000604:	fb09 f804 	mul.w	r8, r9, r4
 8000608:	e7db      	b.n	80005c2 <__udivmoddi4+0x282>
 800060a:	4673      	mov	r3, lr
 800060c:	e77f      	b.n	800050e <__udivmoddi4+0x1ce>
 800060e:	4650      	mov	r0, sl
 8000610:	e766      	b.n	80004e0 <__udivmoddi4+0x1a0>
 8000612:	4608      	mov	r0, r1
 8000614:	e6fd      	b.n	8000412 <__udivmoddi4+0xd2>
 8000616:	443b      	add	r3, r7
 8000618:	3a02      	subs	r2, #2
 800061a:	e733      	b.n	8000484 <__udivmoddi4+0x144>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	443b      	add	r3, r7
 8000622:	e71c      	b.n	800045e <__udivmoddi4+0x11e>
 8000624:	4649      	mov	r1, r9
 8000626:	e79c      	b.n	8000562 <__udivmoddi4+0x222>
 8000628:	eba1 0109 	sub.w	r1, r1, r9
 800062c:	46c4      	mov	ip, r8
 800062e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000632:	fb09 f804 	mul.w	r8, r9, r4
 8000636:	e7c4      	b.n	80005c2 <__udivmoddi4+0x282>

08000638 <__aeabi_idiv0>:
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop

0800063c <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8000642:	4b26      	ldr	r3, [pc, #152]	@ (80006dc <_DoInit+0xa0>)
 8000644:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8000646:	22a8      	movs	r2, #168	@ 0xa8
 8000648:	2100      	movs	r1, #0
 800064a:	6838      	ldr	r0, [r7, #0]
 800064c:	f018 f811 	bl	8018672 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	2203      	movs	r2, #3
 8000654:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	2203      	movs	r2, #3
 800065a:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	4a20      	ldr	r2, [pc, #128]	@ (80006e0 <_DoInit+0xa4>)
 8000660:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	4a1f      	ldr	r2, [pc, #124]	@ (80006e4 <_DoInit+0xa8>)
 8000666:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800066e:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	2200      	movs	r2, #0
 8000674:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	2200      	movs	r2, #0
 800067a:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	2200      	movs	r2, #0
 8000680:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	4a16      	ldr	r2, [pc, #88]	@ (80006e0 <_DoInit+0xa4>)
 8000686:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	4a17      	ldr	r2, [pc, #92]	@ (80006e8 <_DoInit+0xac>)
 800068c:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	2210      	movs	r2, #16
 8000692:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	2200      	movs	r2, #0
 8000698:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	2200      	movs	r2, #0
 800069e:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	2200      	movs	r2, #0
 80006a4:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80006a6:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80006aa:	2300      	movs	r3, #0
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	e00c      	b.n	80006ca <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	f1c3 030f 	rsb	r3, r3, #15
 80006b6:	4a0d      	ldr	r2, [pc, #52]	@ (80006ec <_DoInit+0xb0>)
 80006b8:	5cd1      	ldrb	r1, [r2, r3]
 80006ba:	683a      	ldr	r2, [r7, #0]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	4413      	add	r3, r2
 80006c0:	460a      	mov	r2, r1
 80006c2:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	3301      	adds	r3, #1
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2b0f      	cmp	r3, #15
 80006ce:	d9ef      	bls.n	80006b0 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 80006d0:	f3bf 8f5f 	dmb	sy
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	200001dc 	.word	0x200001dc
 80006e0:	080197b0 	.word	0x080197b0
 80006e4:	20000284 	.word	0x20000284
 80006e8:	20000684 	.word	0x20000684
 80006ec:	08019908 	.word	0x08019908

080006f0 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08a      	sub	sp, #40	@ 0x28
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80006fc:	2300      	movs	r3, #0
 80006fe:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	68db      	ldr	r3, [r3, #12]
 8000704:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	691b      	ldr	r3, [r3, #16]
 800070a:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 800070c:	69ba      	ldr	r2, [r7, #24]
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	429a      	cmp	r2, r3
 8000712:	d905      	bls.n	8000720 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8000714:	69ba      	ldr	r2, [r7, #24]
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	3b01      	subs	r3, #1
 800071c:	627b      	str	r3, [r7, #36]	@ 0x24
 800071e:	e007      	b.n	8000730 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	689a      	ldr	r2, [r3, #8]
 8000724:	69b9      	ldr	r1, [r7, #24]
 8000726:	69fb      	ldr	r3, [r7, #28]
 8000728:	1acb      	subs	r3, r1, r3
 800072a:	4413      	add	r3, r2
 800072c:	3b01      	subs	r3, #1
 800072e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	689a      	ldr	r2, [r3, #8]
 8000734:	69fb      	ldr	r3, [r7, #28]
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800073a:	4293      	cmp	r3, r2
 800073c:	bf28      	it	cs
 800073e:	4613      	movcs	r3, r2
 8000740:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8000742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4293      	cmp	r3, r2
 8000748:	bf28      	it	cs
 800074a:	4613      	movcs	r3, r2
 800074c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	685a      	ldr	r2, [r3, #4]
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	4413      	add	r3, r2
 8000756:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8000758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800075a:	68b9      	ldr	r1, [r7, #8]
 800075c:	6978      	ldr	r0, [r7, #20]
 800075e:	f018 f862 	bl	8018826 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8000762:	6a3a      	ldr	r2, [r7, #32]
 8000764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000766:	4413      	add	r3, r2
 8000768:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800076a:	68ba      	ldr	r2, [r7, #8]
 800076c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800076e:	4413      	add	r3, r2
 8000770:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8000772:	687a      	ldr	r2, [r7, #4]
 8000774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800077a:	69fa      	ldr	r2, [r7, #28]
 800077c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800077e:	4413      	add	r3, r2
 8000780:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	689b      	ldr	r3, [r3, #8]
 8000786:	69fa      	ldr	r2, [r7, #28]
 8000788:	429a      	cmp	r2, r3
 800078a:	d101      	bne.n	8000790 <_WriteBlocking+0xa0>
      WrOff = 0u;
 800078c:	2300      	movs	r3, #0
 800078e:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000790:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	69fa      	ldr	r2, [r7, #28]
 8000798:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d1b2      	bne.n	8000706 <_WriteBlocking+0x16>
  return NumBytesWritten;
 80007a0:	6a3b      	ldr	r3, [r7, #32]
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3728      	adds	r7, #40	@ 0x28
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b088      	sub	sp, #32
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	60f8      	str	r0, [r7, #12]
 80007b2:	60b9      	str	r1, [r7, #8]
 80007b4:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	68db      	ldr	r3, [r3, #12]
 80007ba:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	689a      	ldr	r2, [r3, #8]
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80007c6:	69ba      	ldr	r2, [r7, #24]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d911      	bls.n	80007f2 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	685a      	ldr	r2, [r3, #4]
 80007d2:	69fb      	ldr	r3, [r7, #28]
 80007d4:	4413      	add	r3, r2
 80007d6:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80007d8:	687a      	ldr	r2, [r7, #4]
 80007da:	68b9      	ldr	r1, [r7, #8]
 80007dc:	6938      	ldr	r0, [r7, #16]
 80007de:	f018 f822 	bl	8018826 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80007e2:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 80007e6:	69fa      	ldr	r2, [r7, #28]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	441a      	add	r2, r3
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80007f0:	e01f      	b.n	8000832 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 80007f2:	69bb      	ldr	r3, [r7, #24]
 80007f4:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	685a      	ldr	r2, [r3, #4]
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	4413      	add	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	68b9      	ldr	r1, [r7, #8]
 8000804:	6938      	ldr	r0, [r7, #16]
 8000806:	f018 f80e 	bl	8018826 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800080a:	687a      	ldr	r2, [r7, #4]
 800080c:	69bb      	ldr	r3, [r7, #24]
 800080e:	1ad3      	subs	r3, r2, r3
 8000810:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8000818:	68ba      	ldr	r2, [r7, #8]
 800081a:	69bb      	ldr	r3, [r7, #24]
 800081c:	4413      	add	r3, r2
 800081e:	697a      	ldr	r2, [r7, #20]
 8000820:	4619      	mov	r1, r3
 8000822:	6938      	ldr	r0, [r7, #16]
 8000824:	f017 ffff 	bl	8018826 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8000828:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	697a      	ldr	r2, [r7, #20]
 8000830:	60da      	str	r2, [r3, #12]
}
 8000832:	bf00      	nop
 8000834:	3720      	adds	r7, #32
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 800083a:	b480      	push	{r7}
 800083c:	b087      	sub	sp, #28
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	691b      	ldr	r3, [r3, #16]
 8000846:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	68db      	ldr	r3, [r3, #12]
 800084c:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800084e:	693a      	ldr	r2, [r7, #16]
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	429a      	cmp	r2, r3
 8000854:	d808      	bhi.n	8000868 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	689a      	ldr	r2, [r3, #8]
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	1ad2      	subs	r2, r2, r3
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	4413      	add	r3, r2
 8000862:	3b01      	subs	r3, #1
 8000864:	617b      	str	r3, [r7, #20]
 8000866:	e004      	b.n	8000872 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8000868:	693a      	ldr	r2, [r7, #16]
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	1ad3      	subs	r3, r2, r3
 800086e:	3b01      	subs	r3, #1
 8000870:	617b      	str	r3, [r7, #20]
  }
  return r;
 8000872:	697b      	ldr	r3, [r7, #20]
}
 8000874:	4618      	mov	r0, r3
 8000876:	371c      	adds	r7, #28
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr

08000880 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b088      	sub	sp, #32
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	1c5a      	adds	r2, r3, #1
 8000894:	4613      	mov	r3, r2
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	4413      	add	r3, r2
 800089a:	00db      	lsls	r3, r3, #3
 800089c:	4a1f      	ldr	r2, [pc, #124]	@ (800091c <SEGGER_RTT_WriteNoLock+0x9c>)
 800089e:	4413      	add	r3, r2
 80008a0:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	2b02      	cmp	r3, #2
 80008a8:	d029      	beq.n	80008fe <SEGGER_RTT_WriteNoLock+0x7e>
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d82e      	bhi.n	800090c <SEGGER_RTT_WriteNoLock+0x8c>
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d002      	beq.n	80008b8 <SEGGER_RTT_WriteNoLock+0x38>
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d013      	beq.n	80008de <SEGGER_RTT_WriteNoLock+0x5e>
 80008b6:	e029      	b.n	800090c <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80008b8:	6978      	ldr	r0, [r7, #20]
 80008ba:	f7ff ffbe 	bl	800083a <_GetAvailWriteSpace>
 80008be:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80008c0:	693a      	ldr	r2, [r7, #16]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d202      	bcs.n	80008ce <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80008cc:	e021      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80008d2:	687a      	ldr	r2, [r7, #4]
 80008d4:	69b9      	ldr	r1, [r7, #24]
 80008d6:	6978      	ldr	r0, [r7, #20]
 80008d8:	f7ff ff67 	bl	80007aa <_WriteNoCheck>
    break;
 80008dc:	e019      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80008de:	6978      	ldr	r0, [r7, #20]
 80008e0:	f7ff ffab 	bl	800083a <_GetAvailWriteSpace>
 80008e4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	693b      	ldr	r3, [r7, #16]
 80008ea:	4293      	cmp	r3, r2
 80008ec:	bf28      	it	cs
 80008ee:	4613      	movcs	r3, r2
 80008f0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80008f2:	69fa      	ldr	r2, [r7, #28]
 80008f4:	69b9      	ldr	r1, [r7, #24]
 80008f6:	6978      	ldr	r0, [r7, #20]
 80008f8:	f7ff ff57 	bl	80007aa <_WriteNoCheck>
    break;
 80008fc:	e009      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	69b9      	ldr	r1, [r7, #24]
 8000902:	6978      	ldr	r0, [r7, #20]
 8000904:	f7ff fef4 	bl	80006f0 <_WriteBlocking>
 8000908:	61f8      	str	r0, [r7, #28]
    break;
 800090a:	e002      	b.n	8000912 <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 800090c:	2300      	movs	r3, #0
 800090e:	61fb      	str	r3, [r7, #28]
    break;
 8000910:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8000912:	69fb      	ldr	r3, [r7, #28]
}
 8000914:	4618      	mov	r0, r3
 8000916:	3720      	adds	r7, #32
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200001dc 	.word	0x200001dc

08000920 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0
 8000926:	60f8      	str	r0, [r7, #12]
 8000928:	60b9      	str	r1, [r7, #8]
 800092a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800092c:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <SEGGER_RTT_Write+0x48>)
 800092e:	61fb      	str	r3, [r7, #28]
 8000930:	69fb      	ldr	r3, [r7, #28]
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2b53      	cmp	r3, #83	@ 0x53
 8000938:	d001      	beq.n	800093e <SEGGER_RTT_Write+0x1e>
 800093a:	f7ff fe7f 	bl	800063c <_DoInit>
  SEGGER_RTT_LOCK();
 800093e:	f3ef 8311 	mrs	r3, BASEPRI
 8000942:	f04f 0120 	mov.w	r1, #32
 8000946:	f381 8811 	msr	BASEPRI, r1
 800094a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800094c:	687a      	ldr	r2, [r7, #4]
 800094e:	68b9      	ldr	r1, [r7, #8]
 8000950:	68f8      	ldr	r0, [r7, #12]
 8000952:	f7ff ff95 	bl	8000880 <SEGGER_RTT_WriteNoLock>
 8000956:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800095e:	697b      	ldr	r3, [r7, #20]
}
 8000960:	4618      	mov	r0, r3
 8000962:	3720      	adds	r7, #32
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200001dc 	.word	0x200001dc

0800096c <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
 8000978:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800097a:	683a      	ldr	r2, [r7, #0]
 800097c:	6879      	ldr	r1, [r7, #4]
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff ffce 	bl	8000920 <SEGGER_RTT_Write>
  return len;
 8000984:	683b      	ldr	r3, [r7, #0]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 800098e:	b580      	push	{r7, lr}
 8000990:	b084      	sub	sp, #16
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	460b      	mov	r3, r1
 8000998:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	689b      	ldr	r3, [r3, #8]
 800099e:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	1c5a      	adds	r2, r3, #1
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	685b      	ldr	r3, [r3, #4]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d80e      	bhi.n	80009ca <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	4413      	add	r3, r2
 80009b4:	78fa      	ldrb	r2, [r7, #3]
 80009b6:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	1c5a      	adds	r2, r3, #1
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	689a      	ldr	r2, [r3, #8]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d115      	bne.n	8000a02 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6918      	ldr	r0, [r3, #16]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	6819      	ldr	r1, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	689b      	ldr	r3, [r3, #8]
 80009e2:	461a      	mov	r2, r3
 80009e4:	f7ff ff9c 	bl	8000920 <SEGGER_RTT_Write>
 80009e8:	4602      	mov	r2, r0
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d004      	beq.n	80009fc <_StoreChar+0x6e>
      p->ReturnValue = -1;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f04f 32ff 	mov.w	r2, #4294967295
 80009f8:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 80009fa:	e002      	b.n	8000a02 <_StoreChar+0x74>
      p->Cnt = 0u;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
}
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	@ 0x28
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
 8000a18:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8000a1e:	2301      	movs	r3, #1
 8000a20:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8000a22:	2301      	movs	r3, #1
 8000a24:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000a26:	e007      	b.n	8000a38 <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8000a28:	6a3a      	ldr	r2, [r7, #32]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	623b      	str	r3, [r7, #32]
    Width++;
 8000a32:	69fb      	ldr	r3, [r7, #28]
 8000a34:	3301      	adds	r3, #1
 8000a36:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8000a38:	6a3a      	ldr	r2, [r7, #32]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d2f3      	bcs.n	8000a28 <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8000a40:	683a      	ldr	r2, [r7, #0]
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d901      	bls.n	8000a4c <_PrintUnsigned+0x40>
    Width = NumDigits;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8000a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a4e:	f003 0301 	and.w	r3, r3, #1
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d125      	bne.n	8000aa2 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 8000a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d022      	beq.n	8000aa2 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8000a5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d005      	beq.n	8000a72 <_PrintUnsigned+0x66>
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d102      	bne.n	8000a72 <_PrintUnsigned+0x66>
        c = '0';
 8000a6c:	2330      	movs	r3, #48	@ 0x30
 8000a6e:	76fb      	strb	r3, [r7, #27]
 8000a70:	e001      	b.n	8000a76 <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8000a72:	2320      	movs	r3, #32
 8000a74:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a76:	e00b      	b.n	8000a90 <_PrintUnsigned+0x84>
        FieldWidth--;
 8000a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8000a7e:	7efb      	ldrb	r3, [r7, #27]
 8000a80:	4619      	mov	r1, r3
 8000a82:	68f8      	ldr	r0, [r7, #12]
 8000a84:	f7ff ff83 	bl	800098e <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	db07      	blt.n	8000aa0 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d005      	beq.n	8000aa2 <_PrintUnsigned+0x96>
 8000a96:	69fa      	ldr	r2, [r7, #28]
 8000a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a9a:	429a      	cmp	r2, r3
 8000a9c:	d3ec      	bcc.n	8000a78 <_PrintUnsigned+0x6c>
 8000a9e:	e000      	b.n	8000aa2 <_PrintUnsigned+0x96>
          break;
 8000aa0:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	db55      	blt.n	8000b56 <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d903      	bls.n	8000ab8 <_PrintUnsigned+0xac>
        NumDigits--;
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	3b01      	subs	r3, #1
 8000ab4:	603b      	str	r3, [r7, #0]
 8000ab6:	e009      	b.n	8000acc <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 8000ab8:	68ba      	ldr	r2, [r7, #8]
 8000aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac0:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d200      	bcs.n	8000acc <_PrintUnsigned+0xc0>
          break;
 8000aca:	e005      	b.n	8000ad8 <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 8000acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	fb02 f303 	mul.w	r3, r2, r3
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8000ad6:	e7e8      	b.n	8000aaa <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 8000ad8:	68ba      	ldr	r2, [r7, #8]
 8000ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae0:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ae6:	fb02 f303 	mul.w	r3, r2, r3
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 8000af0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b60 <_PrintUnsigned+0x154>)
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4619      	mov	r1, r3
 8000afa:	68f8      	ldr	r0, [r7, #12]
 8000afc:	f7ff ff47 	bl	800098e <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	db08      	blt.n	8000b1a <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 8000b08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b10:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 8000b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1df      	bne.n	8000ad8 <_PrintUnsigned+0xcc>
 8000b18:	e000      	b.n	8000b1c <_PrintUnsigned+0x110>
        break;
 8000b1a:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8000b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b1e:	f003 0301 	and.w	r3, r3, #1
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d017      	beq.n	8000b56 <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 8000b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d014      	beq.n	8000b56 <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b2c:	e00a      	b.n	8000b44 <_PrintUnsigned+0x138>
          FieldWidth--;
 8000b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b30:	3b01      	subs	r3, #1
 8000b32:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 8000b34:	2120      	movs	r1, #32
 8000b36:	68f8      	ldr	r0, [r7, #12]
 8000b38:	f7ff ff29 	bl	800098e <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	db07      	blt.n	8000b54 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d005      	beq.n	8000b56 <_PrintUnsigned+0x14a>
 8000b4a:	69fa      	ldr	r2, [r7, #28]
 8000b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d3ed      	bcc.n	8000b2e <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8000b52:	e000      	b.n	8000b56 <_PrintUnsigned+0x14a>
            break;
 8000b54:	bf00      	nop
}
 8000b56:	bf00      	nop
 8000b58:	3728      	adds	r7, #40	@ 0x28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	0801991c 	.word	0x0801991c

08000b64 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af02      	add	r7, sp, #8
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
 8000b70:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	bfb8      	it	lt
 8000b78:	425b      	neglt	r3, r3
 8000b7a:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000b80:	e007      	b.n	8000b92 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b8a:	613b      	str	r3, [r7, #16]
    Width++;
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	daf3      	bge.n	8000b82 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8000b9a:	683a      	ldr	r2, [r7, #0]
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d901      	bls.n	8000ba6 <_PrintInt+0x42>
    Width = NumDigits;
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d00a      	beq.n	8000bc2 <_PrintInt+0x5e>
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	db04      	blt.n	8000bbc <_PrintInt+0x58>
 8000bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb4:	f003 0304 	and.w	r3, r3, #4
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d002      	beq.n	8000bc2 <_PrintInt+0x5e>
    FieldWidth--;
 8000bbc:	6a3b      	ldr	r3, [r7, #32]
 8000bbe:	3b01      	subs	r3, #1
 8000bc0:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8000bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc4:	f003 0302 	and.w	r3, r3, #2
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d002      	beq.n	8000bd2 <_PrintInt+0x6e>
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d01c      	beq.n	8000c0c <_PrintInt+0xa8>
 8000bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd4:	f003 0301 	and.w	r3, r3, #1
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d117      	bne.n	8000c0c <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 8000bdc:	6a3b      	ldr	r3, [r7, #32]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d014      	beq.n	8000c0c <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000be2:	e00a      	b.n	8000bfa <_PrintInt+0x96>
        FieldWidth--;
 8000be4:	6a3b      	ldr	r3, [r7, #32]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8000bea:	2120      	movs	r1, #32
 8000bec:	68f8      	ldr	r0, [r7, #12]
 8000bee:	f7ff fece 	bl	800098e <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	db07      	blt.n	8000c0a <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000bfa:	6a3b      	ldr	r3, [r7, #32]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d005      	beq.n	8000c0c <_PrintInt+0xa8>
 8000c00:	697a      	ldr	r2, [r7, #20]
 8000c02:	6a3b      	ldr	r3, [r7, #32]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d3ed      	bcc.n	8000be4 <_PrintInt+0x80>
 8000c08:	e000      	b.n	8000c0c <_PrintInt+0xa8>
          break;
 8000c0a:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	db4a      	blt.n	8000caa <_PrintInt+0x146>
    if (v < 0) {
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	da07      	bge.n	8000c2a <_PrintInt+0xc6>
      v = -v;
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	425b      	negs	r3, r3
 8000c1e:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8000c20:	212d      	movs	r1, #45	@ 0x2d
 8000c22:	68f8      	ldr	r0, [r7, #12]
 8000c24:	f7ff feb3 	bl	800098e <_StoreChar>
 8000c28:	e008      	b.n	8000c3c <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8000c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c2c:	f003 0304 	and.w	r3, r3, #4
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d003      	beq.n	8000c3c <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8000c34:	212b      	movs	r1, #43	@ 0x2b
 8000c36:	68f8      	ldr	r0, [r7, #12]
 8000c38:	f7ff fea9 	bl	800098e <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	db32      	blt.n	8000caa <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8000c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d01f      	beq.n	8000c8e <_PrintInt+0x12a>
 8000c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d11a      	bne.n	8000c8e <_PrintInt+0x12a>
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d117      	bne.n	8000c8e <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8000c5e:	6a3b      	ldr	r3, [r7, #32]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d014      	beq.n	8000c8e <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000c64:	e00a      	b.n	8000c7c <_PrintInt+0x118>
            FieldWidth--;
 8000c66:	6a3b      	ldr	r3, [r7, #32]
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8000c6c:	2130      	movs	r1, #48	@ 0x30
 8000c6e:	68f8      	ldr	r0, [r7, #12]
 8000c70:	f7ff fe8d 	bl	800098e <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	68db      	ldr	r3, [r3, #12]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	db07      	blt.n	8000c8c <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8000c7c:	6a3b      	ldr	r3, [r7, #32]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d005      	beq.n	8000c8e <_PrintInt+0x12a>
 8000c82:	697a      	ldr	r2, [r7, #20]
 8000c84:	6a3b      	ldr	r3, [r7, #32]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d3ed      	bcc.n	8000c66 <_PrintInt+0x102>
 8000c8a:	e000      	b.n	8000c8e <_PrintInt+0x12a>
              break;
 8000c8c:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	68db      	ldr	r3, [r3, #12]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	db09      	blt.n	8000caa <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 8000c96:	68b9      	ldr	r1, [r7, #8]
 8000c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c9a:	9301      	str	r3, [sp, #4]
 8000c9c:	6a3b      	ldr	r3, [r7, #32]
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	68f8      	ldr	r0, [r7, #12]
 8000ca6:	f7ff feb1 	bl	8000a0c <_PrintUnsigned>
      }
    }
  }
}
 8000caa:	bf00      	nop
 8000cac:	3718      	adds	r7, #24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b0a4      	sub	sp, #144	@ 0x90
 8000cb8:	af02      	add	r7, sp, #8
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 8000cc0:	f107 0314 	add.w	r3, r7, #20
 8000cc4:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 8000cc6:	2340      	movs	r3, #64	@ 0x40
 8000cc8:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 8000cde:	68bb      	ldr	r3, [r7, #8]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 8000ce4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	f000 81d9 	beq.w	80010a0 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 8000cee:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000cf2:	2b25      	cmp	r3, #37	@ 0x25
 8000cf4:	f040 81c7 	bne.w	8001086 <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 8000d0a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000d0e:	3b23      	subs	r3, #35	@ 0x23
 8000d10:	2b0d      	cmp	r3, #13
 8000d12:	d83f      	bhi.n	8000d94 <SEGGER_RTT_vprintf+0xe0>
 8000d14:	a201      	add	r2, pc, #4	@ (adr r2, 8000d1c <SEGGER_RTT_vprintf+0x68>)
 8000d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d1a:	bf00      	nop
 8000d1c:	08000d85 	.word	0x08000d85
 8000d20:	08000d95 	.word	0x08000d95
 8000d24:	08000d95 	.word	0x08000d95
 8000d28:	08000d95 	.word	0x08000d95
 8000d2c:	08000d95 	.word	0x08000d95
 8000d30:	08000d95 	.word	0x08000d95
 8000d34:	08000d95 	.word	0x08000d95
 8000d38:	08000d95 	.word	0x08000d95
 8000d3c:	08000d75 	.word	0x08000d75
 8000d40:	08000d95 	.word	0x08000d95
 8000d44:	08000d55 	.word	0x08000d55
 8000d48:	08000d95 	.word	0x08000d95
 8000d4c:	08000d95 	.word	0x08000d95
 8000d50:	08000d65 	.word	0x08000d65
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8000d54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	e01b      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8000d64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d66:	f043 0302 	orr.w	r3, r3, #2
 8000d6a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	e013      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8000d74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d76:	f043 0304 	orr.w	r3, r3, #4
 8000d7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	60bb      	str	r3, [r7, #8]
 8000d82:	e00b      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8000d84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d86:	f043 0308 	orr.w	r3, r3, #8
 8000d8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	e003      	b.n	8000d9c <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000d9a:	bf00      	nop
        }
      } while (v);
 8000d9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d1ae      	bne.n	8000d02 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8000da4:	2300      	movs	r3, #0
 8000da6:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8000db0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000db4:	2b2f      	cmp	r3, #47	@ 0x2f
 8000db6:	d912      	bls.n	8000dde <SEGGER_RTT_vprintf+0x12a>
 8000db8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000dbc:	2b39      	cmp	r3, #57	@ 0x39
 8000dbe:	d80e      	bhi.n	8000dde <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	3301      	adds	r3, #1
 8000dc4:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 8000dc6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000dc8:	4613      	mov	r3, r2
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	4413      	add	r3, r2
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000dd6:	4413      	add	r3, r2
 8000dd8:	3b30      	subs	r3, #48	@ 0x30
 8000dda:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 8000ddc:	e7e4      	b.n	8000da8 <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 8000de4:	2300      	movs	r3, #0
 8000de6:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 8000df0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000df4:	2b2e      	cmp	r3, #46	@ 0x2e
 8000df6:	d132      	bne.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 8000dfe:	68bb      	ldr	r3, [r7, #8]
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8000e04:	d10d      	bne.n	8000e22 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 8000e06:	68bb      	ldr	r3, [r7, #8]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	1d19      	adds	r1, r3, #4
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	6011      	str	r1, [r2, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8000e20:	e01d      	b.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 8000e2a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e2e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000e30:	d915      	bls.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
 8000e32:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e36:	2b39      	cmp	r3, #57	@ 0x39
 8000e38:	d811      	bhi.n	8000e5e <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	3301      	adds	r3, #1
 8000e44:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 8000e46:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8000e48:	4613      	mov	r3, r2
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	4413      	add	r3, r2
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	461a      	mov	r2, r3
 8000e52:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e56:	4413      	add	r3, r2
 8000e58:	3b30      	subs	r3, #48	@ 0x30
 8000e5a:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 8000e5c:	e7e1      	b.n	8000e22 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 8000e66:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e6a:	2b6c      	cmp	r3, #108	@ 0x6c
 8000e6c:	d003      	beq.n	8000e76 <SEGGER_RTT_vprintf+0x1c2>
 8000e6e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e72:	2b68      	cmp	r3, #104	@ 0x68
 8000e74:	d107      	bne.n	8000e86 <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 8000e84:	e7ef      	b.n	8000e66 <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8000e86:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000e8a:	2b25      	cmp	r3, #37	@ 0x25
 8000e8c:	f000 80ef 	beq.w	800106e <SEGGER_RTT_vprintf+0x3ba>
 8000e90:	2b25      	cmp	r3, #37	@ 0x25
 8000e92:	f2c0 80f3 	blt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000e96:	2b78      	cmp	r3, #120	@ 0x78
 8000e98:	f300 80f0 	bgt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000e9c:	2b58      	cmp	r3, #88	@ 0x58
 8000e9e:	f2c0 80ed 	blt.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000ea2:	3b58      	subs	r3, #88	@ 0x58
 8000ea4:	2b20      	cmp	r3, #32
 8000ea6:	f200 80e9 	bhi.w	800107c <SEGGER_RTT_vprintf+0x3c8>
 8000eaa:	a201      	add	r2, pc, #4	@ (adr r2, 8000eb0 <SEGGER_RTT_vprintf+0x1fc>)
 8000eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb0:	08000fb3 	.word	0x08000fb3
 8000eb4:	0800107d 	.word	0x0800107d
 8000eb8:	0800107d 	.word	0x0800107d
 8000ebc:	0800107d 	.word	0x0800107d
 8000ec0:	0800107d 	.word	0x0800107d
 8000ec4:	0800107d 	.word	0x0800107d
 8000ec8:	0800107d 	.word	0x0800107d
 8000ecc:	0800107d 	.word	0x0800107d
 8000ed0:	0800107d 	.word	0x0800107d
 8000ed4:	0800107d 	.word	0x0800107d
 8000ed8:	0800107d 	.word	0x0800107d
 8000edc:	08000f35 	.word	0x08000f35
 8000ee0:	08000f5f 	.word	0x08000f5f
 8000ee4:	0800107d 	.word	0x0800107d
 8000ee8:	0800107d 	.word	0x0800107d
 8000eec:	0800107d 	.word	0x0800107d
 8000ef0:	0800107d 	.word	0x0800107d
 8000ef4:	0800107d 	.word	0x0800107d
 8000ef8:	0800107d 	.word	0x0800107d
 8000efc:	0800107d 	.word	0x0800107d
 8000f00:	0800107d 	.word	0x0800107d
 8000f04:	0800107d 	.word	0x0800107d
 8000f08:	0800107d 	.word	0x0800107d
 8000f0c:	0800107d 	.word	0x0800107d
 8000f10:	08001045 	.word	0x08001045
 8000f14:	0800107d 	.word	0x0800107d
 8000f18:	0800107d 	.word	0x0800107d
 8000f1c:	08000fdd 	.word	0x08000fdd
 8000f20:	0800107d 	.word	0x0800107d
 8000f24:	08000f89 	.word	0x08000f89
 8000f28:	0800107d 	.word	0x0800107d
 8000f2c:	0800107d 	.word	0x0800107d
 8000f30:	08000fb3 	.word	0x08000fb3
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	1d19      	adds	r1, r3, #4
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	6011      	str	r1, [r2, #0]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 8000f44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000f48:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 8000f4c:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8000f50:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f54:	4611      	mov	r1, r2
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fd19 	bl	800098e <_StoreChar>
        break;
 8000f5c:	e08f      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	1d19      	adds	r1, r3, #4
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	6011      	str	r1, [r2, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 8000f6e:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000f72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000f7c:	220a      	movs	r2, #10
 8000f7e:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000f82:	f7ff fdef 	bl	8000b64 <_PrintInt>
        break;
 8000f86:	e07a      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	1d19      	adds	r1, r3, #4
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	6011      	str	r1, [r2, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 8000f98:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000f9c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000fa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000faa:	220a      	movs	r2, #10
 8000fac:	f7ff fd2e 	bl	8000a0c <_PrintUnsigned>
        break;
 8000fb0:	e065      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	1d19      	adds	r1, r3, #4
 8000fb8:	687a      	ldr	r2, [r7, #4]
 8000fba:	6011      	str	r1, [r2, #0]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 8000fc2:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8000fc6:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8000fca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fcc:	9301      	str	r3, [sp, #4]
 8000fce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	f7ff fd19 	bl	8000a0c <_PrintUnsigned>
        break;
 8000fda:	e050      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	1d19      	adds	r1, r3, #4
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	6011      	str	r1, [r2, #0]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 8000fea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d104      	bne.n	8000ffa <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 8000ff0:	4b37      	ldr	r3, [pc, #220]	@ (80010d0 <SEGGER_RTT_vprintf+0x41c>)
 8000ff2:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 8000ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 8001002:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001004:	3301      	adds	r3, #1
 8001006:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 8001008:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800100c:	2b00      	cmp	r3, #0
 800100e:	d015      	beq.n	800103c <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 8001010:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <SEGGER_RTT_vprintf+0x36a>
 8001018:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800101a:	2b00      	cmp	r3, #0
 800101c:	d010      	beq.n	8001040 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 800101e:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8001022:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001026:	4611      	mov	r1, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fcb0 	bl	800098e <_StoreChar>
            Precision--;
 800102e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001030:	3b01      	subs	r3, #1
 8001032:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 8001034:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001036:	2b00      	cmp	r3, #0
 8001038:	dadf      	bge.n	8000ffa <SEGGER_RTT_vprintf+0x346>
        }
        break;
 800103a:	e020      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
              break;
 800103c:	bf00      	nop
 800103e:	e01e      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
              break;
 8001040:	bf00      	nop
        break;
 8001042:	e01c      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	1d19      	adds	r1, r3, #4
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	6011      	str	r1, [r2, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8001054:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8001058:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 800105c:	2300      	movs	r3, #0
 800105e:	9301      	str	r3, [sp, #4]
 8001060:	2308      	movs	r3, #8
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	2308      	movs	r3, #8
 8001066:	2210      	movs	r2, #16
 8001068:	f7ff fcd0 	bl	8000a0c <_PrintUnsigned>
        break;
 800106c:	e007      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 800106e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001072:	2125      	movs	r1, #37	@ 0x25
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fc8a 	bl	800098e <_StoreChar>
        break;
 800107a:	e000      	b.n	800107e <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 800107c:	bf00      	nop
      }
      sFormat++;
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	3301      	adds	r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	e007      	b.n	8001096 <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 8001086:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800108a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fc7c 	bl	800098e <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 8001096:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001098:	2b00      	cmp	r3, #0
 800109a:	f6bf ae1c 	bge.w	8000cd6 <SEGGER_RTT_vprintf+0x22>
 800109e:	e000      	b.n	80010a2 <SEGGER_RTT_vprintf+0x3ee>
      break;
 80010a0:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 80010a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	dd0d      	ble.n	80010c4 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 80010a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d006      	beq.n	80010bc <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 80010ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	4619      	mov	r1, r3
 80010b6:	68f8      	ldr	r0, [r7, #12]
 80010b8:	f7ff fc32 	bl	8000920 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 80010bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010c0:	4413      	add	r3, r2
 80010c2:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 80010c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3788      	adds	r7, #136	@ 0x88
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	080197bc 	.word	0x080197bc

080010d4 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 80010d4:	b40e      	push	{r1, r2, r3}
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b085      	sub	sp, #20
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 80010de:	f107 0320 	add.w	r3, r7, #32
 80010e2:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 80010e4:	f107 0308 	add.w	r3, r7, #8
 80010e8:	461a      	mov	r2, r3
 80010ea:	69f9      	ldr	r1, [r7, #28]
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff fde1 	bl	8000cb4 <SEGGER_RTT_vprintf>
 80010f2:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 80010f4:	68fb      	ldr	r3, [r7, #12]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001100:	b003      	add	sp, #12
 8001102:	4770      	bx	lr

08001104 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001108:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <MX_ETH_Init+0x84>)
 800110a:	4a20      	ldr	r2, [pc, #128]	@ (800118c <MX_ETH_Init+0x88>)
 800110c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x02;
 800110e:	4b20      	ldr	r3, [pc, #128]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001110:	2202      	movs	r2, #2
 8001112:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x00;
 8001114:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001116:	2200      	movs	r2, #0
 8001118:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0x00;
 800111a:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <MX_ETH_Init+0x8c>)
 800111c:	2200      	movs	r2, #0
 800111e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0xFA;
 8001120:	4b1b      	ldr	r3, [pc, #108]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001122:	22fa      	movs	r2, #250	@ 0xfa
 8001124:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x15;
 8001126:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001128:	2215      	movs	r2, #21
 800112a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x47;
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <MX_ETH_Init+0x8c>)
 800112e:	2247      	movs	r2, #71	@ 0x47
 8001130:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <MX_ETH_Init+0x84>)
 8001134:	4a16      	ldr	r2, [pc, #88]	@ (8001190 <MX_ETH_Init+0x8c>)
 8001136:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001138:	4b13      	ldr	r3, [pc, #76]	@ (8001188 <MX_ETH_Init+0x84>)
 800113a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800113e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_ETH_Init+0x84>)
 8001142:	4a14      	ldr	r2, [pc, #80]	@ (8001194 <MX_ETH_Init+0x90>)
 8001144:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_ETH_Init+0x84>)
 8001148:	4a13      	ldr	r2, [pc, #76]	@ (8001198 <MX_ETH_Init+0x94>)
 800114a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800114c:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_ETH_Init+0x84>)
 800114e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001152:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001154:	480c      	ldr	r0, [pc, #48]	@ (8001188 <MX_ETH_Init+0x84>)
 8001156:	f001 f947 	bl	80023e8 <HAL_ETH_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001160:	f000 fa8e 	bl	8001680 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001164:	2238      	movs	r2, #56	@ 0x38
 8001166:	2100      	movs	r1, #0
 8001168:	480c      	ldr	r0, [pc, #48]	@ (800119c <MX_ETH_Init+0x98>)
 800116a:	f017 fa82 	bl	8018672 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800116e:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <MX_ETH_Init+0x98>)
 8001170:	2221      	movs	r2, #33	@ 0x21
 8001172:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001174:	4b09      	ldr	r3, [pc, #36]	@ (800119c <MX_ETH_Init+0x98>)
 8001176:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800117a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800117c:	4b07      	ldr	r3, [pc, #28]	@ (800119c <MX_ETH_Init+0x98>)
 800117e:	2200      	movs	r2, #0
 8001180:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	200006cc 	.word	0x200006cc
 800118c:	40028000 	.word	0x40028000
 8001190:	2000077c 	.word	0x2000077c
 8001194:	2007c0a0 	.word	0x2007c0a0
 8001198:	2007c000 	.word	0x2007c000
 800119c:	20000694 	.word	0x20000694

080011a0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08e      	sub	sp, #56	@ 0x38
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a4e      	ldr	r2, [pc, #312]	@ (80012f8 <HAL_ETH_MspInit+0x158>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	f040 8096 	bne.w	80012f0 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80011c4:	4b4d      	ldr	r3, [pc, #308]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	4a4c      	ldr	r2, [pc, #304]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80011ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d0:	4b4a      	ldr	r3, [pc, #296]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d8:	623b      	str	r3, [r7, #32]
 80011da:	6a3b      	ldr	r3, [r7, #32]
 80011dc:	4b47      	ldr	r3, [pc, #284]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e0:	4a46      	ldr	r2, [pc, #280]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80011e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e8:	4b44      	ldr	r3, [pc, #272]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80011f0:	61fb      	str	r3, [r7, #28]
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	4b41      	ldr	r3, [pc, #260]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f8:	4a40      	ldr	r2, [pc, #256]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 80011fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80011fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001200:	4b3e      	ldr	r3, [pc, #248]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001204:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001208:	61bb      	str	r3, [r7, #24]
 800120a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800120c:	4b3b      	ldr	r3, [pc, #236]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800120e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001210:	4a3a      	ldr	r2, [pc, #232]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	6313      	str	r3, [r2, #48]	@ 0x30
 8001218:	4b38      	ldr	r3, [pc, #224]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800121a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b35      	ldr	r3, [pc, #212]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001228:	4a34      	ldr	r2, [pc, #208]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001230:	4b32      	ldr	r3, [pc, #200]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b2f      	ldr	r3, [pc, #188]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800123e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001240:	4a2e      	ldr	r2, [pc, #184]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001242:	f043 0302 	orr.w	r3, r3, #2
 8001246:	6313      	str	r3, [r2, #48]	@ 0x30
 8001248:	4b2c      	ldr	r3, [pc, #176]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001254:	4b29      	ldr	r3, [pc, #164]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001258:	4a28      	ldr	r2, [pc, #160]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 800125a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800125e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001260:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <HAL_ETH_MspInit+0x15c>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001268:	60bb      	str	r3, [r7, #8]
 800126a:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|GPIO_PIN_3|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800126c:	233a      	movs	r3, #58	@ 0x3a
 800126e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001270:	2302      	movs	r3, #2
 8001272:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001278:	2303      	movs	r3, #3
 800127a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800127c:	230b      	movs	r3, #11
 800127e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001280:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001284:	4619      	mov	r1, r3
 8001286:	481e      	ldr	r0, [pc, #120]	@ (8001300 <HAL_ETH_MspInit+0x160>)
 8001288:	f002 fd2e 	bl	8003ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|GPIO_PIN_3|GPIO_PIN_7;
 800128c:	238e      	movs	r3, #142	@ 0x8e
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800129c:	230b      	movs	r3, #11
 800129e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012a4:	4619      	mov	r1, r3
 80012a6:	4817      	ldr	r0, [pc, #92]	@ (8001304 <HAL_ETH_MspInit+0x164>)
 80012a8:	f002 fd1e 	bl	8003ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13;
 80012ac:	f242 0301 	movw	r3, #8193	@ 0x2001
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ba:	2303      	movs	r3, #3
 80012bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012be:	230b      	movs	r3, #11
 80012c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012c6:	4619      	mov	r1, r3
 80012c8:	480f      	ldr	r0, [pc, #60]	@ (8001308 <HAL_ETH_MspInit+0x168>)
 80012ca:	f002 fd0d 	bl	8003ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80012ce:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80012d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012e0:	230b      	movs	r3, #11
 80012e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012e8:	4619      	mov	r1, r3
 80012ea:	4808      	ldr	r0, [pc, #32]	@ (800130c <HAL_ETH_MspInit+0x16c>)
 80012ec:	f002 fcfc 	bl	8003ce8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80012f0:	bf00      	nop
 80012f2:	3738      	adds	r7, #56	@ 0x38
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40028000 	.word	0x40028000
 80012fc:	40023800 	.word	0x40023800
 8001300:	40020800 	.word	0x40020800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400
 800130c:	40021800 	.word	0x40021800

08001310 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <MX_FREERTOS_Init+0x18>)
 8001316:	2100      	movs	r1, #0
 8001318:	4804      	ldr	r0, [pc, #16]	@ (800132c <MX_FREERTOS_Init+0x1c>)
 800131a:	f013 f9d5 	bl	80146c8 <osThreadNew>
 800131e:	4603      	mov	r3, r0
 8001320:	4a03      	ldr	r2, [pc, #12]	@ (8001330 <MX_FREERTOS_Init+0x20>)
 8001322:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	0801992c 	.word	0x0801992c
 800132c:	08001335 	.word	0x08001335
 8001330:	20000784 	.word	0x20000784

08001334 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800133c:	2001      	movs	r0, #1
 800133e:	f013 fa69 	bl	8014814 <osDelay>
 8001342:	e7fb      	b.n	800133c <StartDefaultTask+0x8>

08001344 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08c      	sub	sp, #48	@ 0x30
 8001348:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134a:	f107 031c 	add.w	r3, r7, #28
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
 8001358:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800135a:	4b5a      	ldr	r3, [pc, #360]	@ (80014c4 <MX_GPIO_Init+0x180>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a59      	ldr	r2, [pc, #356]	@ (80014c4 <MX_GPIO_Init+0x180>)
 8001360:	f043 0304 	orr.w	r3, r3, #4
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b57      	ldr	r3, [pc, #348]	@ (80014c4 <MX_GPIO_Init+0x180>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	61bb      	str	r3, [r7, #24]
 8001370:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001372:	4b54      	ldr	r3, [pc, #336]	@ (80014c4 <MX_GPIO_Init+0x180>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a53      	ldr	r2, [pc, #332]	@ (80014c4 <MX_GPIO_Init+0x180>)
 8001378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b51      	ldr	r3, [pc, #324]	@ (80014c4 <MX_GPIO_Init+0x180>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	4b4e      	ldr	r3, [pc, #312]	@ (80014c4 <MX_GPIO_Init+0x180>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a4d      	ldr	r2, [pc, #308]	@ (80014c4 <MX_GPIO_Init+0x180>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b4b      	ldr	r3, [pc, #300]	@ (80014c4 <MX_GPIO_Init+0x180>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	613b      	str	r3, [r7, #16]
 80013a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a2:	4b48      	ldr	r3, [pc, #288]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	4a47      	ldr	r2, [pc, #284]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013a8:	f043 0302 	orr.w	r3, r3, #2
 80013ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ae:	4b45      	ldr	r3, [pc, #276]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ba:	4b42      	ldr	r3, [pc, #264]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	4a41      	ldr	r2, [pc, #260]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013c0:	f043 0308 	orr.w	r3, r3, #8
 80013c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c6:	4b3f      	ldr	r3, [pc, #252]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	f003 0308 	and.w	r3, r3, #8
 80013ce:	60bb      	str	r3, [r7, #8]
 80013d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013d2:	4b3c      	ldr	r3, [pc, #240]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	4a3b      	ldr	r2, [pc, #236]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013de:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <MX_GPIO_Init+0x180>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2101      	movs	r1, #1
 80013ee:	4836      	ldr	r0, [pc, #216]	@ (80014c8 <MX_GPIO_Init+0x184>)
 80013f0:	f002 fe26 	bl	8004040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80013fa:	4834      	ldr	r0, [pc, #208]	@ (80014cc <MX_GPIO_Init+0x188>)
 80013fc:	f002 fe20 	bl	8004040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	2140      	movs	r1, #64	@ 0x40
 8001404:	4832      	ldr	r0, [pc, #200]	@ (80014d0 <MX_GPIO_Init+0x18c>)
 8001406:	f002 fe1b 	bl	8004040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	21c0      	movs	r1, #192	@ 0xc0
 800140e:	4831      	ldr	r0, [pc, #196]	@ (80014d4 <MX_GPIO_Init+0x190>)
 8001410:	f002 fe16 	bl	8004040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001414:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001418:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800141a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800141e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001420:	2300      	movs	r3, #0
 8001422:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001424:	f107 031c 	add.w	r3, r7, #28
 8001428:	4619      	mov	r1, r3
 800142a:	4827      	ldr	r0, [pc, #156]	@ (80014c8 <MX_GPIO_Init+0x184>)
 800142c:	f002 fc5c 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001430:	2301      	movs	r3, #1
 8001432:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001434:	2301      	movs	r3, #1
 8001436:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143c:	2303      	movs	r3, #3
 800143e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001440:	f107 031c 	add.w	r3, r7, #28
 8001444:	4619      	mov	r1, r3
 8001446:	4820      	ldr	r0, [pc, #128]	@ (80014c8 <MX_GPIO_Init+0x184>)
 8001448:	f002 fc4e 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800144c:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8001450:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2300      	movs	r3, #0
 800145c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800145e:	f107 031c 	add.w	r3, r7, #28
 8001462:	4619      	mov	r1, r3
 8001464:	4819      	ldr	r0, [pc, #100]	@ (80014cc <MX_GPIO_Init+0x188>)
 8001466:	f002 fc3f 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800146a:	2340      	movs	r3, #64	@ 0x40
 800146c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146e:	2301      	movs	r3, #1
 8001470:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001476:	2300      	movs	r3, #0
 8001478:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800147a:	f107 031c 	add.w	r3, r7, #28
 800147e:	4619      	mov	r1, r3
 8001480:	4813      	ldr	r0, [pc, #76]	@ (80014d0 <MX_GPIO_Init+0x18c>)
 8001482:	f002 fc31 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001486:	2380      	movs	r3, #128	@ 0x80
 8001488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148a:	2300      	movs	r3, #0
 800148c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001492:	f107 031c 	add.w	r3, r7, #28
 8001496:	4619      	mov	r1, r3
 8001498:	480d      	ldr	r0, [pc, #52]	@ (80014d0 <MX_GPIO_Init+0x18c>)
 800149a:	f002 fc25 	bl	8003ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800149e:	23c0      	movs	r3, #192	@ 0xc0
 80014a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a2:	2301      	movs	r3, #1
 80014a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014aa:	2303      	movs	r3, #3
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014ae:	f107 031c 	add.w	r3, r7, #28
 80014b2:	4619      	mov	r1, r3
 80014b4:	4807      	ldr	r0, [pc, #28]	@ (80014d4 <MX_GPIO_Init+0x190>)
 80014b6:	f002 fc17 	bl	8003ce8 <HAL_GPIO_Init>

}
 80014ba:	bf00      	nop
 80014bc:	3730      	adds	r7, #48	@ 0x30
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40020800 	.word	0x40020800
 80014cc:	40020400 	.word	0x40020400
 80014d0:	40021800 	.word	0x40021800
 80014d4:	40020c00 	.word	0x40020c00

080014d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80014de:	f000 f88f 	bl	8001600 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014e2:	f000 fdc7 	bl	8002074 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014e6:	f000 f819 	bl	800151c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014ea:	f7ff ff2b 	bl	8001344 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80014ee:	f000 fb1b 	bl	8001b28 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80014f2:	f000 fba9 	bl	8001c48 <MX_USB_OTG_FS_PCD_Init>
  MX_SPI2_Init();
 80014f6:	f000 f911 	bl	800171c <MX_SPI2_Init>
  MX_ETH_Init();
 80014fa:	f7ff fe03 	bl	8001104 <MX_ETH_Init>
  MX_RNG_Init();
 80014fe:	f000 f8c5 	bl	800168c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */

  //Initialize networkInterface
  NetworkInterface_t* ethInterace = initializeNetworkInterface();
 8001502:	f000 fc49 	bl	8001d98 <initializeNetworkInterface>
 8001506:	6078      	str	r0, [r7, #4]

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001508:	f013 f874 	bl	80145f4 <osKernelInitialize>
  MX_FREERTOS_Init();
 800150c:	f7ff ff00 	bl	8001310 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001510:	f013 f8a4 	bl	801465c <osKernelStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  AppMain();
 8001514:	f000 fc90 	bl	8001e38 <AppMain>
 8001518:	e7fc      	b.n	8001514 <main+0x3c>
	...

0800151c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b094      	sub	sp, #80	@ 0x50
 8001520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001522:	f107 031c 	add.w	r3, r7, #28
 8001526:	2234      	movs	r2, #52	@ 0x34
 8001528:	2100      	movs	r1, #0
 800152a:	4618      	mov	r0, r3
 800152c:	f017 f8a1 	bl	8018672 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001530:	f107 0308 	add.w	r3, r7, #8
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001540:	f002 fed2 	bl	80042e8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001544:	4b2c      	ldr	r3, [pc, #176]	@ (80015f8 <SystemClock_Config+0xdc>)
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	4a2b      	ldr	r2, [pc, #172]	@ (80015f8 <SystemClock_Config+0xdc>)
 800154a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800154e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001550:	4b29      	ldr	r3, [pc, #164]	@ (80015f8 <SystemClock_Config+0xdc>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001558:	607b      	str	r3, [r7, #4]
 800155a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800155c:	4b27      	ldr	r3, [pc, #156]	@ (80015fc <SystemClock_Config+0xe0>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001564:	4a25      	ldr	r2, [pc, #148]	@ (80015fc <SystemClock_Config+0xe0>)
 8001566:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	4b23      	ldr	r3, [pc, #140]	@ (80015fc <SystemClock_Config+0xe0>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001574:	603b      	str	r3, [r7, #0]
 8001576:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001578:	2301      	movs	r3, #1
 800157a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800157c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001580:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001582:	2302      	movs	r3, #2
 8001584:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001586:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800158a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800158c:	2304      	movs	r3, #4
 800158e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001590:	2360      	movs	r3, #96	@ 0x60
 8001592:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001594:	2302      	movs	r3, #2
 8001596:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001598:	2304      	movs	r3, #4
 800159a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800159c:	2302      	movs	r3, #2
 800159e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a0:	f107 031c 	add.w	r3, r7, #28
 80015a4:	4618      	mov	r0, r3
 80015a6:	f002 feff 	bl	80043a8 <HAL_RCC_OscConfig>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80015b0:	f000 f866 	bl	8001680 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015b4:	f002 fea8 	bl	8004308 <HAL_PWREx_EnableOverDrive>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80015be:	f000 f85f 	bl	8001680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c2:	230f      	movs	r3, #15
 80015c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c6:	2302      	movs	r3, #2
 80015c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ca:	2300      	movs	r3, #0
 80015cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015d8:	f107 0308 	add.w	r3, r7, #8
 80015dc:	2103      	movs	r1, #3
 80015de:	4618      	mov	r0, r3
 80015e0:	f003 f990 	bl	8004904 <HAL_RCC_ClockConfig>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80015ea:	f000 f849 	bl	8001680 <Error_Handler>
  }
}
 80015ee:	bf00      	nop
 80015f0:	3750      	adds	r7, #80	@ 0x50
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40007000 	.word	0x40007000

08001600 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001606:	463b      	mov	r3, r7
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001612:	f000 fe71 	bl	80022f8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001616:	2301      	movs	r3, #1
 8001618:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800161a:	2300      	movs	r3, #0
 800161c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x2007c000;
 800161e:	4b0e      	ldr	r3, [pc, #56]	@ (8001658 <MPU_Config+0x58>)
 8001620:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8001622:	230d      	movs	r3, #13
 8001624:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001626:	2300      	movs	r3, #0
 8001628:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 800162a:	2301      	movs	r3, #1
 800162c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800162e:	2303      	movs	r3, #3
 8001630:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001632:	2301      	movs	r3, #1
 8001634:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001636:	2301      	movs	r3, #1
 8001638:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800163a:	2300      	movs	r3, #0
 800163c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800163e:	2300      	movs	r3, #0
 8001640:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001642:	463b      	mov	r3, r7
 8001644:	4618      	mov	r0, r3
 8001646:	f000 fe8f 	bl	8002368 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 800164a:	2006      	movs	r0, #6
 800164c:	f000 fe6c 	bl	8002328 <HAL_MPU_Enable>

}
 8001650:	bf00      	nop
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	2007c000 	.word	0x2007c000

0800165c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a04      	ldr	r2, [pc, #16]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d101      	bne.n	8001672 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800166e:	f000 fd1d 	bl	80020ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40001000 	.word	0x40001000

08001680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <Error_Handler+0x8>

0800168c <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001690:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <MX_RNG_Init+0x20>)
 8001692:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <MX_RNG_Init+0x24>)
 8001694:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <MX_RNG_Init+0x20>)
 8001698:	f003 ffb4 	bl	8005604 <HAL_RNG_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80016a2:	f7ff ffed 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20000788 	.word	0x20000788
 80016b0:	50060800 	.word	0x50060800

080016b4 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b0a8      	sub	sp, #160	@ 0xa0
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016bc:	f107 0310 	add.w	r3, r7, #16
 80016c0:	2290      	movs	r2, #144	@ 0x90
 80016c2:	2100      	movs	r1, #0
 80016c4:	4618      	mov	r0, r3
 80016c6:	f016 ffd4 	bl	8018672 <memset>
  if(rngHandle->Instance==RNG)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a11      	ldr	r2, [pc, #68]	@ (8001714 <HAL_RNG_MspInit+0x60>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d11b      	bne.n	800170c <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80016d4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016d8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80016da:	2300      	movs	r3, #0
 80016dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e0:	f107 0310 	add.w	r3, r7, #16
 80016e4:	4618      	mov	r0, r3
 80016e6:	f003 fb65 	bl	8004db4 <HAL_RCCEx_PeriphCLKConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 80016f0:	f7ff ffc6 	bl	8001680 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80016f4:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <HAL_RNG_MspInit+0x64>)
 80016f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f8:	4a07      	ldr	r2, [pc, #28]	@ (8001718 <HAL_RNG_MspInit+0x64>)
 80016fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016fe:	6353      	str	r3, [r2, #52]	@ 0x34
 8001700:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <HAL_RNG_MspInit+0x64>)
 8001702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001704:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001708:	60fb      	str	r3, [r7, #12]
 800170a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800170c:	bf00      	nop
 800170e:	37a0      	adds	r7, #160	@ 0xa0
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	50060800 	.word	0x50060800
 8001718:	40023800 	.word	0x40023800

0800171c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001720:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001722:	4a1c      	ldr	r2, [pc, #112]	@ (8001794 <MX_SPI2_Init+0x78>)
 8001724:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001726:	4b1a      	ldr	r3, [pc, #104]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001728:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800172c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800172e:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001734:	4b16      	ldr	r3, [pc, #88]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001736:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800173a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800173c:	4b14      	ldr	r3, [pc, #80]	@ (8001790 <MX_SPI2_Init+0x74>)
 800173e:	2202      	movs	r2, #2
 8001740:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001742:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <MX_SPI2_Init+0x74>)
 800174a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800174e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001750:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001752:	2238      	movs	r2, #56	@ 0x38
 8001754:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001756:	4b0e      	ldr	r3, [pc, #56]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800175c:	4b0c      	ldr	r3, [pc, #48]	@ (8001790 <MX_SPI2_Init+0x74>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001762:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001764:	2200      	movs	r2, #0
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001768:	4b09      	ldr	r3, [pc, #36]	@ (8001790 <MX_SPI2_Init+0x74>)
 800176a:	2207      	movs	r2, #7
 800176c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800176e:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001770:	2200      	movs	r2, #0
 8001772:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001774:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <MX_SPI2_Init+0x74>)
 8001776:	2200      	movs	r2, #0
 8001778:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800177a:	4805      	ldr	r0, [pc, #20]	@ (8001790 <MX_SPI2_Init+0x74>)
 800177c:	f003 ffc2 	bl	8005704 <HAL_SPI_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001786:	f7ff ff7b 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000798 	.word	0x20000798
 8001794:	40003800 	.word	0x40003800

08001798 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b08a      	sub	sp, #40	@ 0x28
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a17      	ldr	r2, [pc, #92]	@ (8001814 <HAL_SPI_MspInit+0x7c>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d128      	bne.n	800180c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017be:	4a16      	ldr	r2, [pc, #88]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017c6:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a10      	ldr	r2, [pc, #64]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <HAL_SPI_MspInit+0x80>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80017ea:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80017ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f0:	2302      	movs	r3, #2
 80017f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f8:	2303      	movs	r3, #3
 80017fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017fc:	2305      	movs	r3, #5
 80017fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	4619      	mov	r1, r3
 8001806:	4805      	ldr	r0, [pc, #20]	@ (800181c <HAL_SPI_MspInit+0x84>)
 8001808:	f002 fa6e 	bl	8003ce8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800180c:	bf00      	nop
 800180e:	3728      	adds	r7, #40	@ 0x28
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40003800 	.word	0x40003800
 8001818:	40023800 	.word	0x40023800
 800181c:	40020400 	.word	0x40020400

08001820 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001826:	4b11      	ldr	r3, [pc, #68]	@ (800186c <HAL_MspInit+0x4c>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182a:	4a10      	ldr	r2, [pc, #64]	@ (800186c <HAL_MspInit+0x4c>)
 800182c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001830:	6413      	str	r3, [r2, #64]	@ 0x40
 8001832:	4b0e      	ldr	r3, [pc, #56]	@ (800186c <HAL_MspInit+0x4c>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800183a:	607b      	str	r3, [r7, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <HAL_MspInit+0x4c>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001842:	4a0a      	ldr	r2, [pc, #40]	@ (800186c <HAL_MspInit+0x4c>)
 8001844:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001848:	6453      	str	r3, [r2, #68]	@ 0x44
 800184a:	4b08      	ldr	r3, [pc, #32]	@ (800186c <HAL_MspInit+0x4c>)
 800184c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001852:	603b      	str	r3, [r7, #0]
 8001854:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	210f      	movs	r1, #15
 800185a:	f06f 0001 	mvn.w	r0, #1
 800185e:	f000 fd21 	bl	80022a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800

08001870 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08e      	sub	sp, #56	@ 0x38
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001878:	2300      	movs	r3, #0
 800187a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800187c:	2300      	movs	r3, #0
 800187e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001880:	4b33      	ldr	r3, [pc, #204]	@ (8001950 <HAL_InitTick+0xe0>)
 8001882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001884:	4a32      	ldr	r2, [pc, #200]	@ (8001950 <HAL_InitTick+0xe0>)
 8001886:	f043 0310 	orr.w	r3, r3, #16
 800188a:	6413      	str	r3, [r2, #64]	@ 0x40
 800188c:	4b30      	ldr	r3, [pc, #192]	@ (8001950 <HAL_InitTick+0xe0>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001890:	f003 0310 	and.w	r3, r3, #16
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001898:	f107 0210 	add.w	r2, r7, #16
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	4611      	mov	r1, r2
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 fa54 	bl	8004d50 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80018ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d103      	bne.n	80018ba <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80018b2:	f003 fa25 	bl	8004d00 <HAL_RCC_GetPCLK1Freq>
 80018b6:	6378      	str	r0, [r7, #52]	@ 0x34
 80018b8:	e004      	b.n	80018c4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80018ba:	f003 fa21 	bl	8004d00 <HAL_RCC_GetPCLK1Freq>
 80018be:	4603      	mov	r3, r0
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018c6:	4a23      	ldr	r2, [pc, #140]	@ (8001954 <HAL_InitTick+0xe4>)
 80018c8:	fba2 2303 	umull	r2, r3, r2, r3
 80018cc:	0c9b      	lsrs	r3, r3, #18
 80018ce:	3b01      	subs	r3, #1
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80018d2:	4b21      	ldr	r3, [pc, #132]	@ (8001958 <HAL_InitTick+0xe8>)
 80018d4:	4a21      	ldr	r2, [pc, #132]	@ (800195c <HAL_InitTick+0xec>)
 80018d6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80018d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001958 <HAL_InitTick+0xe8>)
 80018da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018de:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80018e0:	4a1d      	ldr	r2, [pc, #116]	@ (8001958 <HAL_InitTick+0xe8>)
 80018e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018e4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80018e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001958 <HAL_InitTick+0xe8>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001958 <HAL_InitTick+0xe8>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f2:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <HAL_InitTick+0xe8>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80018f8:	4817      	ldr	r0, [pc, #92]	@ (8001958 <HAL_InitTick+0xe8>)
 80018fa:	f004 faad 	bl	8005e58 <HAL_TIM_Base_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001904:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001908:	2b00      	cmp	r3, #0
 800190a:	d11b      	bne.n	8001944 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800190c:	4812      	ldr	r0, [pc, #72]	@ (8001958 <HAL_InitTick+0xe8>)
 800190e:	f004 fb05 	bl	8005f1c <HAL_TIM_Base_Start_IT>
 8001912:	4603      	mov	r3, r0
 8001914:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001918:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800191c:	2b00      	cmp	r3, #0
 800191e:	d111      	bne.n	8001944 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001920:	2036      	movs	r0, #54	@ 0x36
 8001922:	f000 fcdb 	bl	80022dc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d808      	bhi.n	800193e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800192c:	2200      	movs	r2, #0
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	2036      	movs	r0, #54	@ 0x36
 8001932:	f000 fcb7 	bl	80022a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001936:	4a0a      	ldr	r2, [pc, #40]	@ (8001960 <HAL_InitTick+0xf0>)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	e002      	b.n	8001944 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001944:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001948:	4618      	mov	r0, r3
 800194a:	3738      	adds	r7, #56	@ 0x38
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40023800 	.word	0x40023800
 8001954:	431bde83 	.word	0x431bde83
 8001958:	200007fc 	.word	0x200007fc
 800195c:	40001000 	.word	0x40001000
 8001960:	20000004 	.word	0x20000004

08001964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <NMI_Handler+0x4>

0800196c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <HardFault_Handler+0x4>

08001974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <MemManage_Handler+0x4>

0800197c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <BusFault_Handler+0x4>

08001984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <UsageFault_Handler+0x4>

0800198c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019a0:	4802      	ldr	r0, [pc, #8]	@ (80019ac <TIM6_DAC_IRQHandler+0x10>)
 80019a2:	f004 fb33 	bl	800600c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200007fc 	.word	0x200007fc

080019b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return 1;
 80019b4:	2301      	movs	r3, #1
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <_kill>:

int _kill(int pid, int sig)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ca:	f016 feff 	bl	80187cc <__errno>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2216      	movs	r2, #22
 80019d2:	601a      	str	r2, [r3, #0]
  return -1;
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <_exit>:

void _exit (int status)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019e8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff ffe7 	bl	80019c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019f2:	bf00      	nop
 80019f4:	e7fd      	b.n	80019f2 <_exit+0x12>

080019f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b086      	sub	sp, #24
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	60f8      	str	r0, [r7, #12]
 80019fe:	60b9      	str	r1, [r7, #8]
 8001a00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
 8001a06:	e00a      	b.n	8001a1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a08:	f3af 8000 	nop.w
 8001a0c:	4601      	mov	r1, r0
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	1c5a      	adds	r2, r3, #1
 8001a12:	60ba      	str	r2, [r7, #8]
 8001a14:	b2ca      	uxtb	r2, r1
 8001a16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	697a      	ldr	r2, [r7, #20]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	dbf0      	blt.n	8001a08 <_read+0x12>
  }

  return len;
 8001a26:	687b      	ldr	r3, [r7, #4]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a58:	605a      	str	r2, [r3, #4]
  return 0;
 8001a5a:	2300      	movs	r3, #0
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_isatty>:

int _isatty(int file)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a70:	2301      	movs	r3, #1
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	370c      	adds	r7, #12
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr

08001a7e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b085      	sub	sp, #20
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3714      	adds	r7, #20
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa0:	4a14      	ldr	r2, [pc, #80]	@ (8001af4 <_sbrk+0x5c>)
 8001aa2:	4b15      	ldr	r3, [pc, #84]	@ (8001af8 <_sbrk+0x60>)
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001aac:	4b13      	ldr	r3, [pc, #76]	@ (8001afc <_sbrk+0x64>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d102      	bne.n	8001aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <_sbrk+0x64>)
 8001ab6:	4a12      	ldr	r2, [pc, #72]	@ (8001b00 <_sbrk+0x68>)
 8001ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aba:	4b10      	ldr	r3, [pc, #64]	@ (8001afc <_sbrk+0x64>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4413      	add	r3, r2
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d207      	bcs.n	8001ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ac8:	f016 fe80 	bl	80187cc <__errno>
 8001acc:	4603      	mov	r3, r0
 8001ace:	220c      	movs	r2, #12
 8001ad0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad6:	e009      	b.n	8001aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ad8:	4b08      	ldr	r3, [pc, #32]	@ (8001afc <_sbrk+0x64>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ade:	4b07      	ldr	r3, [pc, #28]	@ (8001afc <_sbrk+0x64>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	4a05      	ldr	r2, [pc, #20]	@ (8001afc <_sbrk+0x64>)
 8001ae8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aea:	68fb      	ldr	r3, [r7, #12]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	2007c000 	.word	0x2007c000
 8001af8:	00000400 	.word	0x00000400
 8001afc:	20000848 	.word	0x20000848
 8001b00:	20009660 	.word	0x20009660

08001b04 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <SystemInit+0x20>)
 8001b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b0e:	4a05      	ldr	r2, [pc, #20]	@ (8001b24 <SystemInit+0x20>)
 8001b10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	e000ed00 	.word	0xe000ed00

08001b28 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b2c:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b2e:	4a15      	ldr	r2, [pc, #84]	@ (8001b84 <MX_USART3_UART_Init+0x5c>)
 8001b30:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b32:	4b13      	ldr	r3, [pc, #76]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b38:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3a:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b40:	4b0f      	ldr	r3, [pc, #60]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b46:	4b0e      	ldr	r3, [pc, #56]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b4e:	220c      	movs	r2, #12
 8001b50:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b52:	4b0b      	ldr	r3, [pc, #44]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b58:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b5e:	4b08      	ldr	r3, [pc, #32]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b64:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b6a:	4805      	ldr	r0, [pc, #20]	@ (8001b80 <MX_USART3_UART_Init+0x58>)
 8001b6c:	f004 fc42 	bl	80063f4 <HAL_UART_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001b76:	f7ff fd83 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000084c 	.word	0x2000084c
 8001b84:	40004800 	.word	0x40004800

08001b88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b0ae      	sub	sp, #184	@ 0xb8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	2290      	movs	r2, #144	@ 0x90
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f016 fd62 	bl	8018672 <memset>
  if(uartHandle->Instance==USART3)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a22      	ldr	r2, [pc, #136]	@ (8001c3c <HAL_UART_MspInit+0xb4>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d13c      	bne.n	8001c32 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001bb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bbc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f003 f8f4 	bl	8004db4 <HAL_RCCEx_PeriphCLKConfig>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001bd2:	f7ff fd55 	bl	8001680 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	4a19      	ldr	r2, [pc, #100]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be2:	4b17      	ldr	r3, [pc, #92]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bee:	4b14      	ldr	r3, [pc, #80]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	4a13      	ldr	r2, [pc, #76]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bf4:	f043 0308 	orr.w	r3, r3, #8
 8001bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfa:	4b11      	ldr	r3, [pc, #68]	@ (8001c40 <HAL_UART_MspInit+0xb8>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c06:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c20:	2307      	movs	r3, #7
 8001c22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c26:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4805      	ldr	r0, [pc, #20]	@ (8001c44 <HAL_UART_MspInit+0xbc>)
 8001c2e:	f002 f85b 	bl	8003ce8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001c32:	bf00      	nop
 8001c34:	37b8      	adds	r7, #184	@ 0xb8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40004800 	.word	0x40004800
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020c00 	.word	0x40020c00

08001c48 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001c4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c4e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001c52:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001c54:	4b12      	ldr	r3, [pc, #72]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c56:	2206      	movs	r2, #6
 8001c58:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001c5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c68:	2202      	movs	r2, #2
 8001c6a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001c7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c8a:	4805      	ldr	r0, [pc, #20]	@ (8001ca0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c8c:	f002 f9f1 	bl	8004072 <HAL_PCD_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001c96:	f7ff fcf3 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	200008d4 	.word	0x200008d4

08001ca4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b0ae      	sub	sp, #184	@ 0xb8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	2290      	movs	r2, #144	@ 0x90
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f016 fcd4 	bl	8018672 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cd2:	d159      	bne.n	8001d88 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001cd4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001cd8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f003 f865 	bl	8004db4 <HAL_RCCEx_PeriphCLKConfig>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001cf0:	f7ff fcc6 	bl	8001680 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf4:	4b26      	ldr	r3, [pc, #152]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf8:	4a25      	ldr	r2, [pc, #148]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d00:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	613b      	str	r3, [r7, #16]
 8001d0a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001d0c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001d10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d14:	2302      	movs	r3, #2
 8001d16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d20:	2303      	movs	r3, #3
 8001d22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001d26:	230a      	movs	r3, #10
 8001d28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d30:	4619      	mov	r1, r3
 8001d32:	4818      	ldr	r0, [pc, #96]	@ (8001d94 <HAL_PCD_MspInit+0xf0>)
 8001d34:	f001 ffd8 	bl	8003ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001d38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d40:	2300      	movs	r3, #0
 8001d42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001d4c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d50:	4619      	mov	r1, r3
 8001d52:	4810      	ldr	r0, [pc, #64]	@ (8001d94 <HAL_PCD_MspInit+0xf0>)
 8001d54:	f001 ffc8 	bl	8003ce8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001d58:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d62:	6353      	str	r3, [r2, #52]	@ 0x34
 8001d64:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d6c:	60fb      	str	r3, [r7, #12]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d74:	4a06      	ldr	r2, [pc, #24]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d7c:	4b04      	ldr	r3, [pc, #16]	@ (8001d90 <HAL_PCD_MspInit+0xec>)
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001d88:	bf00      	nop
 8001d8a:	37b8      	adds	r7, #184	@ 0xb8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020000 	.word	0x40020000

08001d98 <initializeNetworkInterface>:

//saved in MCU RAM
static NetworkInterface_t xEthernetInterface;

//create a network interface, telling the stack what hardware is available
NetworkInterface_t* initializeNetworkInterface(void){
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08c      	sub	sp, #48	@ 0x30
 8001d9c:	af04      	add	r7, sp, #16
	//ptr to interface
	NetworkInterface_t *pxInterface;

	//set EMAC idx to the first 0, and pass in ptr
	pxInterface = pxSTM32_FillInterfaceDescriptor(0, &xEthernetInterface);
 8001d9e:	491d      	ldr	r1, [pc, #116]	@ (8001e14 <initializeNetworkInterface+0x7c>)
 8001da0:	2000      	movs	r0, #0
 8001da2:	f012 fbe3 	bl	801456c <pxSTM32_FillInterfaceDescriptor>
 8001da6:	4603      	mov	r3, r0
 8001da8:	61fb      	str	r3, [r7, #28]
		//allocate space for the endpoint
		static NetworkEndPoint_t *xLocalEndPoint;

	//use IPV4 because it's for less code and less RAM
		//actual IPV4 address
		uint8_t ipAddress[4] = {10, 114, 20, 200};
 8001daa:	4b1b      	ldr	r3, [pc, #108]	@ (8001e18 <initializeNetworkInterface+0x80>)
 8001dac:	617b      	str	r3, [r7, #20]
		uint8_t netMask[4] = {255, 255, 252, 0};
 8001dae:	4b1b      	ldr	r3, [pc, #108]	@ (8001e1c <initializeNetworkInterface+0x84>)
 8001db0:	613b      	str	r3, [r7, #16]
		uint8_t gatewayAddress[4] = {10, 114, 20, 1};
 8001db2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e20 <initializeNetworkInterface+0x88>)
 8001db4:	60fb      	str	r3, [r7, #12]
		uint8_t dnsAddress[4] = {104,222,16,6};
 8001db6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e24 <initializeNetworkInterface+0x8c>)
 8001db8:	60bb      	str	r3, [r7, #8]


	//MAC address -> physical hardware identifier, interface card
		uint8_t macAddress[6] = {0x02, 0x00, 0x00, 0xFA, 0x15, 0x47}; // Example MAC
 8001dba:	4a1b      	ldr	r2, [pc, #108]	@ (8001e28 <initializeNetworkInterface+0x90>)
 8001dbc:	463b      	mov	r3, r7
 8001dbe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001dc2:	6018      	str	r0, [r3, #0]
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	8019      	strh	r1, [r3, #0]

	//Add network interface and endpoint to FreeRTOS
		FreeRTOS_FillEndPoint(pxInterface,xLocalEndPoint,ipAddress,netMask,gatewayAddress,dnsAddress, macAddress);
 8001dc8:	4b18      	ldr	r3, [pc, #96]	@ (8001e2c <initializeNetworkInterface+0x94>)
 8001dca:	6819      	ldr	r1, [r3, #0]
 8001dcc:	f107 0010 	add.w	r0, r7, #16
 8001dd0:	f107 0214 	add.w	r2, r7, #20
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	9302      	str	r3, [sp, #8]
 8001dd8:	f107 0308 	add.w	r3, r7, #8
 8001ddc:	9301      	str	r3, [sp, #4]
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	4603      	mov	r3, r0
 8001de6:	69f8      	ldr	r0, [r7, #28]
 8001de8:	f00a f81e 	bl	800be28 <FreeRTOS_FillEndPoint>

	BaseType_t xResult = FreeRTOS_IPInit_Multi();
 8001dec:	f008 faa4 	bl	800a338 <FreeRTOS_IPInit_Multi>
 8001df0:	61b8      	str	r0, [r7, #24]
	if (xResult == pdPASS) {
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d104      	bne.n	8001e02 <initializeNetworkInterface+0x6a>
		SEGGER_RTT_printf(0,"Network stack initialized successfully\n");
 8001df8:	490d      	ldr	r1, [pc, #52]	@ (8001e30 <initializeNetworkInterface+0x98>)
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	f7ff f96a 	bl	80010d4 <SEGGER_RTT_printf>
 8001e00:	e003      	b.n	8001e0a <initializeNetworkInterface+0x72>
	} else {
		SEGGER_RTT_printf(0,"Network initialization failed\n");
 8001e02:	490c      	ldr	r1, [pc, #48]	@ (8001e34 <initializeNetworkInterface+0x9c>)
 8001e04:	2000      	movs	r0, #0
 8001e06:	f7ff f965 	bl	80010d4 <SEGGER_RTT_printf>
	}

	return &xEthernetInterface;
 8001e0a:	4b02      	ldr	r3, [pc, #8]	@ (8001e14 <initializeNetworkInterface+0x7c>)
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3720      	adds	r7, #32
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000db4 	.word	0x20000db4
 8001e18:	c814720a 	.word	0xc814720a
 8001e1c:	00fcffff 	.word	0x00fcffff
 8001e20:	0114720a 	.word	0x0114720a
 8001e24:	0610de68 	.word	0x0610de68
 8001e28:	08019818 	.word	0x08019818
 8001e2c:	20000ddc 	.word	0x20000ddc
 8001e30:	080197d0 	.word	0x080197d0
 8001e34:	080197f8 	.word	0x080197f8

08001e38 <AppMain>:
#include "FreeRTOS_IP.h"
#include "SEGGER_RTT.h"
#include "TCP_IP.h"


void AppMain(void){
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0

	//test LCD
	lcd_4SPI_init();
 8001e3c:	f000 f8d6 	bl	8001fec <lcd_4SPI_init>
	setPageaddressing();
 8001e40:	f000 f860 	bl	8001f04 <setPageaddressing>

	//THIS WORKS, COLUMN SEEMS TO NOT
	lcd_setpage_address(1);
 8001e44:	2001      	movs	r0, #1
 8001e46:	f000 f873 	bl	8001f30 <lcd_setpage_address>
	lcd_setcolumn_address(32);
 8001e4a:	2020      	movs	r0, #32
 8001e4c:	f000 f88a 	bl	8001f64 <lcd_setcolumn_address>

	while(1){
		SEGGER_RTT_printf(0,"HELLO WORLD!\r\n");
 8001e50:	4904      	ldr	r1, [pc, #16]	@ (8001e64 <AppMain+0x2c>)
 8001e52:	2000      	movs	r0, #0
 8001e54:	f7ff f93e 	bl	80010d4 <SEGGER_RTT_printf>
		HAL_Delay(5000);
 8001e58:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001e5c:	f000 f946 	bl	80020ec <HAL_Delay>
		SEGGER_RTT_printf(0,"HELLO WORLD!\r\n");
 8001e60:	bf00      	nop
 8001e62:	e7f5      	b.n	8001e50 <AppMain+0x18>
 8001e64:	08019820 	.word	0x08019820

08001e68 <lcd_transfer>:

#include <lcd.h>
#include "main.h"
#include "stm32f7xx_hal.h"

HAL_StatusTypeDef lcd_transfer(uint8_t data){
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
	//pull CS low
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2140      	movs	r1, #64	@ 0x40
 8001e76:	480b      	ldr	r0, [pc, #44]	@ (8001ea4 <lcd_transfer+0x3c>)
 8001e78:	f002 f8e2 	bl	8004040 <HAL_GPIO_WritePin>

	//transmit the data

	HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, &data, 1, 1000);
 8001e7c:	1df9      	adds	r1, r7, #7
 8001e7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e82:	2201      	movs	r2, #1
 8001e84:	4808      	ldr	r0, [pc, #32]	@ (8001ea8 <lcd_transfer+0x40>)
 8001e86:	f003 fce8 	bl	800585a <HAL_SPI_Transmit>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK){

	}
	//pull CS high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8001e8e:	2201      	movs	r2, #1
 8001e90:	2140      	movs	r1, #64	@ 0x40
 8001e92:	4804      	ldr	r0, [pc, #16]	@ (8001ea4 <lcd_transfer+0x3c>)
 8001e94:	f002 f8d4 	bl	8004040 <HAL_GPIO_WritePin>

	return HAL_OK;
 8001e98:	2300      	movs	r3, #0

}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40020c00 	.word	0x40020c00
 8001ea8:	20000798 	.word	0x20000798

08001eac <onLCD>:

	return HAL_OK;
}

//turn LCD on to match RAM data
HAL_StatusTypeDef  onLCD(void){
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0

	//lcd on data
	uint8_t data = 0xAF;
 8001eb2:	23af      	movs	r3, #175	@ 0xaf
 8001eb4:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2180      	movs	r1, #128	@ 0x80
 8001eba:	4806      	ldr	r0, [pc, #24]	@ (8001ed4 <onLCD+0x28>)
 8001ebc:	f002 f8c0 	bl	8004040 <HAL_GPIO_WritePin>


	return lcd_transfer(data);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ffd0 	bl	8001e68 <lcd_transfer>
 8001ec8:	4603      	mov	r3, r0

}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40020c00 	.word	0x40020c00

08001ed8 <offLCD>:
	return lcd_transfer(data);
}


//turn lcd OFF
HAL_StatusTypeDef  offLCD(void){
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0

	//lcd off data
	uint8_t data = 0xAE;
 8001ede:	23ae      	movs	r3, #174	@ 0xae
 8001ee0:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2180      	movs	r1, #128	@ 0x80
 8001ee6:	4806      	ldr	r0, [pc, #24]	@ (8001f00 <offLCD+0x28>)
 8001ee8:	f002 f8aa 	bl	8004040 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff ffba 	bl	8001e68 <lcd_transfer>
 8001ef4:	4603      	mov	r3, r0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40020c00 	.word	0x40020c00

08001f04 <setPageaddressing>:




//set page(horizontal) addressing after R/W a byte of SPI data
HAL_StatusTypeDef setPageaddressing(){
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
	uint8_t data = 0x20;
 8001f0a:	2320      	movs	r3, #32
 8001f0c:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2180      	movs	r1, #128	@ 0x80
 8001f12:	4806      	ldr	r0, [pc, #24]	@ (8001f2c <setPageaddressing+0x28>)
 8001f14:	f002 f894 	bl	8004040 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff ffa4 	bl	8001e68 <lcd_transfer>
 8001f20:	4603      	mov	r3, r0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40020c00 	.word	0x40020c00

08001f30 <lcd_setpage_address>:
}


//set the page address for writing pixels
//page number must be between 0-15
HAL_StatusTypeDef  lcd_setpage_address(int page_num){
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]

	//convert int to uint8
	uint8_t pg_num = page_num;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	73fb      	strb	r3, [r7, #15]
	//data byte for page address
	uint8_t data = 0xB0 | pg_num;
 8001f3c:	7bfb      	ldrb	r3, [r7, #15]
 8001f3e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8001f42:	73bb      	strb	r3, [r7, #14]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001f44:	2200      	movs	r2, #0
 8001f46:	2180      	movs	r1, #128	@ 0x80
 8001f48:	4805      	ldr	r0, [pc, #20]	@ (8001f60 <lcd_setpage_address+0x30>)
 8001f4a:	f002 f879 	bl	8004040 <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 8001f4e:	7bbb      	ldrb	r3, [r7, #14]
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff ff89 	bl	8001e68 <lcd_transfer>
 8001f56:	4603      	mov	r3, r0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40020c00 	.word	0x40020c00

08001f64 <lcd_setcolumn_address>:

//set the column address for writing pixels
// must be between 0 and 127, there are 128 columns
HAL_StatusTypeDef  lcd_setcolumn_address(int column_num){
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b084      	sub	sp, #16
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]

	if(column_num >= 128 || column_num < 0){
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f70:	dc02      	bgt.n	8001f78 <lcd_setcolumn_address+0x14>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	da01      	bge.n	8001f7c <lcd_setcolumn_address+0x18>
		return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e030      	b.n	8001fde <lcd_setcolumn_address+0x7a>
	}

	uint8_t num_conv = (uint8_t) column_num;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	73fb      	strb	r3, [r7, #15]

	uint8_t high_address = 0b00010000;
 8001f80:	2310      	movs	r3, #16
 8001f82:	73bb      	strb	r3, [r7, #14]
	uint8_t low_address = 0x00;
 8001f84:	2300      	movs	r3, #0
 8001f86:	737b      	strb	r3, [r7, #13]

	high_address = high_address | ((num_conv >> 4) & 0x0F);
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	091b      	lsrs	r3, r3, #4
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	b25a      	sxtb	r2, r3
 8001f90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	b25b      	sxtb	r3, r3
 8001f98:	73bb      	strb	r3, [r7, #14]
	low_address = low_address | (num_conv & 0x0F);
 8001f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	b25a      	sxtb	r2, r3
 8001fa4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	b25b      	sxtb	r3, r3
 8001fac:	737b      	strb	r3, [r7, #13]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2180      	movs	r1, #128	@ 0x80
 8001fb2:	480d      	ldr	r0, [pc, #52]	@ (8001fe8 <lcd_setcolumn_address+0x84>)
 8001fb4:	f002 f844 	bl	8004040 <HAL_GPIO_WritePin>

	if(lcd_transfer(high_address) != HAL_OK){
 8001fb8:	7bbb      	ldrb	r3, [r7, #14]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff ff54 	bl	8001e68 <lcd_transfer>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <lcd_setcolumn_address+0x66>
		return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e009      	b.n	8001fde <lcd_setcolumn_address+0x7a>
	}
	if(lcd_transfer(low_address) != HAL_OK){
 8001fca:	7b7b      	ldrb	r3, [r7, #13]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff4b 	bl	8001e68 <lcd_transfer>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <lcd_setcolumn_address+0x78>
		return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <lcd_setcolumn_address+0x7a>
	}

	return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40020c00 	.word	0x40020c00

08001fec <lcd_4SPI_init>:
}

//initialize SPI protocol with 4 wire setup
//includes SCL,SI,A0, and /CS
//Pins: PB10 -> SCK, PC3 -> SI(MOSI), RES -> PC0, A0(D/C) -> PD7, CS -> PD6
HAL_StatusTypeDef lcd_4SPI_init(){
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
	//pull CS high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	2140      	movs	r1, #64	@ 0x40
 8001ff4:	4808      	ldr	r0, [pc, #32]	@ (8002018 <lcd_4SPI_init+0x2c>)
 8001ff6:	f002 f823 	bl	8004040 <HAL_GPIO_WritePin>

	//pull RES pin up
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	4807      	ldr	r0, [pc, #28]	@ (800201c <lcd_4SPI_init+0x30>)
 8002000:	f002 f81e 	bl	8004040 <HAL_GPIO_WritePin>

	//dummy transmission for SPI

	onLCD();
 8002004:	f7ff ff52 	bl	8001eac <onLCD>
	offLCD();
 8002008:	f7ff ff66 	bl	8001ed8 <offLCD>

	//this is the column where the lcd starts
	lcd_setcolumn_address(32);
 800200c:	2020      	movs	r0, #32
 800200e:	f7ff ffa9 	bl	8001f64 <lcd_setcolumn_address>

	return HAL_OK;
 8002012:	2300      	movs	r3, #0

}
 8002014:	4618      	mov	r0, r3
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40020c00 	.word	0x40020c00
 800201c:	40020800 	.word	0x40020800

08002020 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002020:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002058 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002024:	f7ff fd6e 	bl	8001b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002028:	480c      	ldr	r0, [pc, #48]	@ (800205c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800202a:	490d      	ldr	r1, [pc, #52]	@ (8002060 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800202c:	4a0d      	ldr	r2, [pc, #52]	@ (8002064 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800202e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002030:	e002      	b.n	8002038 <LoopCopyDataInit>

08002032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002036:	3304      	adds	r3, #4

08002038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800203a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800203c:	d3f9      	bcc.n	8002032 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800203e:	4a0a      	ldr	r2, [pc, #40]	@ (8002068 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002040:	4c0a      	ldr	r4, [pc, #40]	@ (800206c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002044:	e001      	b.n	800204a <LoopFillZerobss>

08002046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002048:	3204      	adds	r2, #4

0800204a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800204a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800204c:	d3fb      	bcc.n	8002046 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800204e:	f016 fbc3 	bl	80187d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002052:	f7ff fa41 	bl	80014d8 <main>
  bx  lr    
 8002056:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002058:	2007c000 	.word	0x2007c000
  ldr r0, =_sdata
 800205c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002060:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002064:	08019b18 	.word	0x08019b18
  ldr r2, =_sbss
 8002068:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 800206c:	2000965c 	.word	0x2000965c

08002070 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002070:	e7fe      	b.n	8002070 <ADC_IRQHandler>
	...

08002074 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8002078:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <HAL_Init+0x34>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a0a      	ldr	r2, [pc, #40]	@ (80020a8 <HAL_Init+0x34>)
 800207e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002082:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002084:	4b08      	ldr	r3, [pc, #32]	@ (80020a8 <HAL_Init+0x34>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a07      	ldr	r2, [pc, #28]	@ (80020a8 <HAL_Init+0x34>)
 800208a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800208e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002090:	2003      	movs	r0, #3
 8002092:	f000 f8fc 	bl	800228e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002096:	200f      	movs	r0, #15
 8002098:	f7ff fbea 	bl	8001870 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800209c:	f7ff fbc0 	bl	8001820 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40023c00 	.word	0x40023c00

080020ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b0:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_IncTick+0x20>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <HAL_IncTick+0x24>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4413      	add	r3, r2
 80020bc:	4a04      	ldr	r2, [pc, #16]	@ (80020d0 <HAL_IncTick+0x24>)
 80020be:	6013      	str	r3, [r2, #0]
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	20000008 	.word	0x20000008
 80020d0:	20000de0 	.word	0x20000de0

080020d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  return uwTick;
 80020d8:	4b03      	ldr	r3, [pc, #12]	@ (80020e8 <HAL_GetTick+0x14>)
 80020da:	681b      	ldr	r3, [r3, #0]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	20000de0 	.word	0x20000de0

080020ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f4:	f7ff ffee 	bl	80020d4 <HAL_GetTick>
 80020f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002104:	d005      	beq.n	8002112 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002106:	4b0a      	ldr	r3, [pc, #40]	@ (8002130 <HAL_Delay+0x44>)
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	461a      	mov	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	4413      	add	r3, r2
 8002110:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002112:	bf00      	nop
 8002114:	f7ff ffde 	bl	80020d4 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	429a      	cmp	r2, r3
 8002122:	d8f7      	bhi.n	8002114 <HAL_Delay+0x28>
  {
  }
}
 8002124:	bf00      	nop
 8002126:	bf00      	nop
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000008 	.word	0x20000008

08002134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002144:	4b0b      	ldr	r3, [pc, #44]	@ (8002174 <__NVIC_SetPriorityGrouping+0x40>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800214a:	68ba      	ldr	r2, [r7, #8]
 800214c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002150:	4013      	ands	r3, r2
 8002152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800215c:	4b06      	ldr	r3, [pc, #24]	@ (8002178 <__NVIC_SetPriorityGrouping+0x44>)
 800215e:	4313      	orrs	r3, r2
 8002160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002162:	4a04      	ldr	r2, [pc, #16]	@ (8002174 <__NVIC_SetPriorityGrouping+0x40>)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	60d3      	str	r3, [r2, #12]
}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000ed00 	.word	0xe000ed00
 8002178:	05fa0000 	.word	0x05fa0000

0800217c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002180:	4b04      	ldr	r3, [pc, #16]	@ (8002194 <__NVIC_GetPriorityGrouping+0x18>)
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	0a1b      	lsrs	r3, r3, #8
 8002186:	f003 0307 	and.w	r3, r3, #7
}
 800218a:	4618      	mov	r0, r3
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	db0b      	blt.n	80021c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	f003 021f 	and.w	r2, r3, #31
 80021b0:	4907      	ldr	r1, [pc, #28]	@ (80021d0 <__NVIC_EnableIRQ+0x38>)
 80021b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b6:	095b      	lsrs	r3, r3, #5
 80021b8:	2001      	movs	r0, #1
 80021ba:	fa00 f202 	lsl.w	r2, r0, r2
 80021be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	e000e100 	.word	0xe000e100

080021d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	6039      	str	r1, [r7, #0]
 80021de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	db0a      	blt.n	80021fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	490c      	ldr	r1, [pc, #48]	@ (8002220 <__NVIC_SetPriority+0x4c>)
 80021ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f2:	0112      	lsls	r2, r2, #4
 80021f4:	b2d2      	uxtb	r2, r2
 80021f6:	440b      	add	r3, r1
 80021f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021fc:	e00a      	b.n	8002214 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	b2da      	uxtb	r2, r3
 8002202:	4908      	ldr	r1, [pc, #32]	@ (8002224 <__NVIC_SetPriority+0x50>)
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	3b04      	subs	r3, #4
 800220c:	0112      	lsls	r2, r2, #4
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	440b      	add	r3, r1
 8002212:	761a      	strb	r2, [r3, #24]
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	e000e100 	.word	0xe000e100
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002228:	b480      	push	{r7}
 800222a:	b089      	sub	sp, #36	@ 0x24
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f1c3 0307 	rsb	r3, r3, #7
 8002242:	2b04      	cmp	r3, #4
 8002244:	bf28      	it	cs
 8002246:	2304      	movcs	r3, #4
 8002248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	3304      	adds	r3, #4
 800224e:	2b06      	cmp	r3, #6
 8002250:	d902      	bls.n	8002258 <NVIC_EncodePriority+0x30>
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	3b03      	subs	r3, #3
 8002256:	e000      	b.n	800225a <NVIC_EncodePriority+0x32>
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800225c:	f04f 32ff 	mov.w	r2, #4294967295
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	43da      	mvns	r2, r3
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	401a      	ands	r2, r3
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002270:	f04f 31ff 	mov.w	r1, #4294967295
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	fa01 f303 	lsl.w	r3, r1, r3
 800227a:	43d9      	mvns	r1, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002280:	4313      	orrs	r3, r2
         );
}
 8002282:	4618      	mov	r0, r3
 8002284:	3724      	adds	r7, #36	@ 0x24
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800228e:	b580      	push	{r7, lr}
 8002290:	b082      	sub	sp, #8
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f7ff ff4c 	bl	8002134 <__NVIC_SetPriorityGrouping>
}
 800229c:	bf00      	nop
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
 80022b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022b2:	2300      	movs	r3, #0
 80022b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022b6:	f7ff ff61 	bl	800217c <__NVIC_GetPriorityGrouping>
 80022ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	68b9      	ldr	r1, [r7, #8]
 80022c0:	6978      	ldr	r0, [r7, #20]
 80022c2:	f7ff ffb1 	bl	8002228 <NVIC_EncodePriority>
 80022c6:	4602      	mov	r2, r0
 80022c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022cc:	4611      	mov	r1, r2
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7ff ff80 	bl	80021d4 <__NVIC_SetPriority>
}
 80022d4:	bf00      	nop
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7ff ff54 	bl	8002198 <__NVIC_EnableIRQ>
}
 80022f0:	bf00      	nop
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80022fc:	f3bf 8f5f 	dmb	sy
}
 8002300:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002302:	4b07      	ldr	r3, [pc, #28]	@ (8002320 <HAL_MPU_Disable+0x28>)
 8002304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002306:	4a06      	ldr	r2, [pc, #24]	@ (8002320 <HAL_MPU_Disable+0x28>)
 8002308:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800230c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800230e:	4b05      	ldr	r3, [pc, #20]	@ (8002324 <HAL_MPU_Disable+0x2c>)
 8002310:	2200      	movs	r2, #0
 8002312:	605a      	str	r2, [r3, #4]
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000ed00 	.word	0xe000ed00
 8002324:	e000ed90 	.word	0xe000ed90

08002328 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002330:	4a0b      	ldr	r2, [pc, #44]	@ (8002360 <HAL_MPU_Enable+0x38>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800233a:	4b0a      	ldr	r3, [pc, #40]	@ (8002364 <HAL_MPU_Enable+0x3c>)
 800233c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800233e:	4a09      	ldr	r2, [pc, #36]	@ (8002364 <HAL_MPU_Enable+0x3c>)
 8002340:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002344:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002346:	f3bf 8f4f 	dsb	sy
}
 800234a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800234c:	f3bf 8f6f 	isb	sy
}
 8002350:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002352:	bf00      	nop
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	e000ed90 	.word	0xe000ed90
 8002364:	e000ed00 	.word	0xe000ed00

08002368 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	785a      	ldrb	r2, [r3, #1]
 8002374:	4b1b      	ldr	r3, [pc, #108]	@ (80023e4 <HAL_MPU_ConfigRegion+0x7c>)
 8002376:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002378:	4b1a      	ldr	r3, [pc, #104]	@ (80023e4 <HAL_MPU_ConfigRegion+0x7c>)
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	4a19      	ldr	r2, [pc, #100]	@ (80023e4 <HAL_MPU_ConfigRegion+0x7c>)
 800237e:	f023 0301 	bic.w	r3, r3, #1
 8002382:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002384:	4a17      	ldr	r2, [pc, #92]	@ (80023e4 <HAL_MPU_ConfigRegion+0x7c>)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	7b1b      	ldrb	r3, [r3, #12]
 8002390:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	7adb      	ldrb	r3, [r3, #11]
 8002396:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002398:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	7a9b      	ldrb	r3, [r3, #10]
 800239e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80023a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	7b5b      	ldrb	r3, [r3, #13]
 80023a6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80023a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	7b9b      	ldrb	r3, [r3, #14]
 80023ae:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80023b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	7bdb      	ldrb	r3, [r3, #15]
 80023b6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80023b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	7a5b      	ldrb	r3, [r3, #9]
 80023be:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80023c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	7a1b      	ldrb	r3, [r3, #8]
 80023c6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80023c8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	7812      	ldrb	r2, [r2, #0]
 80023ce:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80023d0:	4a04      	ldr	r2, [pc, #16]	@ (80023e4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80023d2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80023d4:	6113      	str	r3, [r2, #16]
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	e000ed90 	.word	0xe000ed90

080023e8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e086      	b.n	8002508 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002400:	2b00      	cmp	r3, #0
 8002402:	d106      	bne.n	8002412 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2220      	movs	r2, #32
 8002408:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f7fe fec7 	bl	80011a0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002412:	4b3f      	ldr	r3, [pc, #252]	@ (8002510 <HAL_ETH_Init+0x128>)
 8002414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002416:	4a3e      	ldr	r2, [pc, #248]	@ (8002510 <HAL_ETH_Init+0x128>)
 8002418:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800241c:	6453      	str	r3, [r2, #68]	@ 0x44
 800241e:	4b3c      	ldr	r3, [pc, #240]	@ (8002510 <HAL_ETH_Init+0x128>)
 8002420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002422:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800242a:	4b3a      	ldr	r3, [pc, #232]	@ (8002514 <HAL_ETH_Init+0x12c>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4a39      	ldr	r2, [pc, #228]	@ (8002514 <HAL_ETH_Init+0x12c>)
 8002430:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002434:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002436:	4b37      	ldr	r3, [pc, #220]	@ (8002514 <HAL_ETH_Init+0x12c>)
 8002438:	685a      	ldr	r2, [r3, #4]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	4935      	ldr	r1, [pc, #212]	@ (8002514 <HAL_ETH_Init+0x12c>)
 8002440:	4313      	orrs	r3, r2
 8002442:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002444:	4b33      	ldr	r3, [pc, #204]	@ (8002514 <HAL_ETH_Init+0x12c>)
 8002446:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	f043 0301 	orr.w	r3, r3, #1
 800245a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800245e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002460:	f7ff fe38 	bl	80020d4 <HAL_GetTick>
 8002464:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002466:	e011      	b.n	800248c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002468:	f7ff fe34 	bl	80020d4 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002476:	d909      	bls.n	800248c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2204      	movs	r2, #4
 800247c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	22e0      	movs	r2, #224	@ 0xe0
 8002484:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e03d      	b.n	8002508 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1e4      	bne.n	8002468 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f001 f966 	bl	8003770 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f001 fa11 	bl	80038cc <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f001 fa67 	bl	800397e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	461a      	mov	r2, r3
 80024b6:	2100      	movs	r1, #0
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f001 f9cf 	bl	800385c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80024cc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	4b0f      	ldr	r3, [pc, #60]	@ (8002518 <HAL_ETH_Init+0x130>)
 80024dc:	430b      	orrs	r3, r1
 80024de:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80024f2:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2210      	movs	r2, #16
 8002502:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3710      	adds	r7, #16
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40023800 	.word	0x40023800
 8002514:	40013800 	.word	0x40013800
 8002518:	00020060 	.word	0x00020060

0800251c <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800252a:	2b10      	cmp	r3, #16
 800252c:	d15f      	bne.n	80025ee <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2220      	movs	r2, #32
 8002532:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2204      	movs	r2, #4
 8002540:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f9f6 	bl	8002934 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002550:	2001      	movs	r0, #1
 8002552:	f7ff fdcb 	bl	80020ec <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6812      	ldr	r2, [r2, #0]
 800256c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002570:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002574:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	6812      	ldr	r2, [r2, #0]
 8002584:	f043 0302 	orr.w	r3, r3, #2
 8002588:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800258c:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 ff8a 	bl	80034a8 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f042 0208 	orr.w	r2, r2, #8
 80025a2:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80025ac:	2001      	movs	r0, #1
 80025ae:	f7ff fd9d 	bl	80020ec <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68fa      	ldr	r2, [r7, #12]
 80025b8:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f042 0204 	orr.w	r2, r2, #4
 80025c8:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025d2:	69d9      	ldr	r1, [r3, #28]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4b07      	ldr	r3, [pc, #28]	@ (80025f8 <HAL_ETH_Start_IT+0xdc>)
 80025da:	430b      	orrs	r3, r1
 80025dc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80025e0:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2240      	movs	r2, #64	@ 0x40
 80025e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	e000      	b.n	80025f0 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
  }
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	0001a0c1 	.word	0x0001a0c1

080025fc <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800260a:	2b40      	cmp	r3, #64	@ 0x40
 800260c:	d16e      	bne.n	80026ec <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2220      	movs	r2, #32
 8002612:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800261e:	69d9      	ldr	r1, [r3, #28]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4b34      	ldr	r3, [pc, #208]	@ (80026f8 <HAL_ETH_Stop_IT+0xfc>)
 8002626:	400b      	ands	r3, r1
 8002628:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800262c:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	6812      	ldr	r2, [r2, #0]
 800263c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002640:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002644:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800264e:	699b      	ldr	r3, [r3, #24]
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	f023 0302 	bic.w	r3, r3, #2
 8002658:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800265c:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 0204 	bic.w	r2, r2, #4
 800266c:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002676:	2001      	movs	r0, #1
 8002678:	f7ff fd38 	bl	80020ec <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f000 ff0f 	bl	80034a8 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 0208 	bic.w	r2, r2, #8
 8002698:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80026a2:	2001      	movs	r0, #1
 80026a4:	f7ff fd22 	bl	80020ec <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80026b0:	2300      	movs	r3, #0
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	e00e      	b.n	80026d4 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	3212      	adds	r2, #18
 80026bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026c0:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	3301      	adds	r3, #1
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	2b03      	cmp	r3, #3
 80026d8:	d9ed      	bls.n	80026b6 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2210      	movs	r2, #16
 80026e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	e000      	b.n	80026ee <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
  }
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	fffe5f3e 	.word	0xfffe5f3e

080026fc <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002712:	f043 0201 	orr.w	r2, r3, #1
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e045      	b.n	80027ac <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002726:	2b40      	cmp	r3, #64	@ 0x40
 8002728:	d13f      	bne.n	80027aa <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8002732:	2201      	movs	r2, #1
 8002734:	6839      	ldr	r1, [r7, #0]
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f001 f990 	bl	8003a5c <ETH_Prepare_Tx_Descriptors>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d009      	beq.n	8002756 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002748:	f043 0202 	orr.w	r2, r3, #2
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e02a      	b.n	80027ac <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 8002756:	f3bf 8f4f 	dsb	sy
}
 800275a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002760:	1c5a      	adds	r2, r3, #1
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	629a      	str	r2, [r3, #40]	@ 0x28
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800276a:	2b03      	cmp	r3, #3
 800276c:	d904      	bls.n	8002778 <HAL_ETH_Transmit_IT+0x7c>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002772:	1f1a      	subs	r2, r3, #4
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	f003 0304 	and.w	r3, r3, #4
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00d      	beq.n	80027a6 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002792:	461a      	mov	r2, r3
 8002794:	2304      	movs	r3, #4
 8002796:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80027a0:	461a      	mov	r2, r3
 80027a2:	2300      	movs	r3, #0
 80027a4:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 80027a6:	2300      	movs	r3, #0
 80027a8:	e000      	b.n	80027ac <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
  }
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80027be:	2300      	movs	r3, #0
 80027c0:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d109      	bne.n	80027e0 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d2:	f043 0201 	orr.w	r2, r3, #1
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e0a4      	b.n	800292a <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80027e6:	2b40      	cmp	r3, #64	@ 0x40
 80027e8:	d001      	beq.n	80027ee <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e09d      	b.n	800292a <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f2:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	69fa      	ldr	r2, [r7, #28]
 80027f8:	3212      	adds	r2, #18
 80027fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027fe:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002804:	f1c3 0304 	rsb	r3, r3, #4
 8002808:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800280a:	e066      	b.n	80028da <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 800280c:	69bb      	ldr	r3, [r7, #24]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002814:	2b00      	cmp	r3, #0
 8002816:	d007      	beq.n	8002828 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	69da      	ldr	r2, [r3, #28]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	699a      	ldr	r2, [r3, #24]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002830:	2b00      	cmp	r3, #0
 8002832:	d103      	bne.n	800283c <HAL_ETH_ReadData+0x88>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d03c      	beq.n	80028b6 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002844:	2b00      	cmp	r3, #0
 8002846:	d005      	beq.n	8002854 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	0c1b      	lsrs	r3, r3, #16
 800285a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800285e:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002868:	2b00      	cmp	r3, #0
 800286a:	d005      	beq.n	8002878 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002874:	2301      	movs	r3, #1
 8002876:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002890:	461a      	mov	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	b29b      	uxth	r3, r3
 8002896:	f011 fe14 	bl	80144c2 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	441a      	add	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	2200      	movs	r2, #0
 80028b4:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	3301      	adds	r3, #1
 80028ba:	61fb      	str	r3, [r7, #28]
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	2b03      	cmp	r3, #3
 80028c0:	d902      	bls.n	80028c8 <HAL_ETH_ReadData+0x114>
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	3b04      	subs	r3, #4
 80028c6:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	69fa      	ldr	r2, [r7, #28]
 80028cc:	3212      	adds	r2, #18
 80028ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028d2:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	3301      	adds	r3, #1
 80028d8:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 80028de:	2b00      	cmp	r3, #0
 80028e0:	db06      	blt.n	80028f0 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d202      	bcs.n	80028f0 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 80028ea:	7cfb      	ldrb	r3, [r7, #19]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d08d      	beq.n	800280c <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	441a      	add	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002900:	2b00      	cmp	r3, #0
 8002902:	d002      	beq.n	800290a <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f815 	bl	8002934 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69fa      	ldr	r2, [r7, #28]
 800290e:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002910:	7cfb      	ldrb	r3, [r7, #19]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d108      	bne.n	8002928 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002924:	2300      	movs	r3, #0
 8002926:	e000      	b.n	800292a <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
}
 800292a:	4618      	mov	r0, r3
 800292c:	3720      	adds	r7, #32
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 800293c:	2300      	movs	r3, #0
 800293e:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002940:	2301      	movs	r3, #1
 8002942:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002948:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69fa      	ldr	r2, [r7, #28]
 800294e:	3212      	adds	r2, #18
 8002950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002954:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800295a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 800295c:	e042      	b.n	80029e4 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d112      	bne.n	800298c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002966:	f107 0308 	add.w	r3, r7, #8
 800296a:	4618      	mov	r0, r3
 800296c:	f011 fd94 	bl	8014498 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d102      	bne.n	800297c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002976:	2300      	movs	r3, #0
 8002978:	74fb      	strb	r3, [r7, #19]
 800297a:	e007      	b.n	800298c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	461a      	mov	r2, r3
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	461a      	mov	r2, r3
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 800298c:	7cfb      	ldrb	r3, [r7, #19]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d028      	beq.n	80029e4 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002996:	2b00      	cmp	r3, #0
 8002998:	d106      	bne.n	80029a8 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	4b26      	ldr	r3, [pc, #152]	@ (8002a38 <ETH_UpdateDescriptor+0x104>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	6053      	str	r3, [r2, #4]
 80029a6:	e005      	b.n	80029b4 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	3301      	adds	r3, #1
 80029c4:	61fb      	str	r3, [r7, #28]
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	2b03      	cmp	r3, #3
 80029ca:	d902      	bls.n	80029d2 <ETH_UpdateDescriptor+0x9e>
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	3b04      	subs	r3, #4
 80029d0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	69fa      	ldr	r2, [r7, #28]
 80029d6:	3212      	adds	r2, #18
 80029d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029dc:	617b      	str	r3, [r7, #20]
      desccount--;
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	3b01      	subs	r3, #1
 80029e2:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d002      	beq.n	80029f0 <ETH_UpdateDescriptor+0xbc>
 80029ea:	7cfb      	ldrb	r3, [r7, #19]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1b6      	bne.n	800295e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d01a      	beq.n	8002a30 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	3303      	adds	r3, #3
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002a04:	f3bf 8f5f 	dmb	sy
}
 8002a08:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6919      	ldr	r1, [r3, #16]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	4613      	mov	r3, r2
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	4413      	add	r3, r2
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	18ca      	adds	r2, r1, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a22:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69fa      	ldr	r2, [r7, #28]
 8002a28:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002a30:	bf00      	nop
 8002a32:	3720      	adds	r7, #32
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	80004000 	.word	0x80004000

08002a3c <HAL_ETH_GetRxDataErrorCode>:
  *         the configuration information for ETHERNET module
  * @param  pErrorCode: pointer to uint32_t to hold the error code
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetRxDataErrorCode(const ETH_HandleTypeDef *heth, uint32_t *pErrorCode)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  /* Get error bits. */
  *pErrorCode = READ_BIT(heth->RxDescList.pRxLastRxDesc, ETH_DMARXDESC_ERRORS_MASK);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002a4a:	f644 03de 	movw	r3, #18654	@ 0x48de
 8002a4e:	4013      	ands	r3, r2
 8002a50:	683a      	ldr	r2, [r7, #0]
 8002a52:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr

08002a62 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b086      	sub	sp, #24
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	3318      	adds	r3, #24
 8002a6e:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a74:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7a:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002a80:	e047      	b.n	8002b12 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8002a82:	2301      	movs	r3, #1
 8002a84:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002a8c:	68ba      	ldr	r2, [r7, #8]
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	3304      	adds	r3, #4
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	4413      	add	r3, r2
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d10a      	bne.n	8002ab2 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	613b      	str	r3, [r7, #16]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	2b03      	cmp	r3, #3
 8002aa6:	d902      	bls.n	8002aae <HAL_ETH_ReleaseTxPacket+0x4c>
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	3b04      	subs	r3, #4
 8002aac:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8002ab2:	7bbb      	ldrb	r3, [r7, #14]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d02c      	beq.n	8002b12 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68d9      	ldr	r1, [r3, #12]
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	4413      	add	r3, r2
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	440b      	add	r3, r1
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	db1f      	blt.n	8002b0e <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	3304      	adds	r3, #4
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4413      	add	r3, r2
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f011 fd30 	bl	8014540 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	4413      	add	r3, r2
 8002aea:	2200      	movs	r2, #0
 8002aec:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	3301      	adds	r3, #1
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d902      	bls.n	8002b00 <HAL_ETH_ReleaseTxPacket+0x9e>
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	3b04      	subs	r3, #4
 8002afe:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002b0c:	e001      	b.n	8002b12 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d002      	beq.n	8002b1e <HAL_ETH_ReleaseTxPacket+0xbc>
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1b1      	bne.n	8002a82 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3718      	adds	r7, #24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b36:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002b50:	4b4b      	ldr	r3, [pc, #300]	@ (8002c80 <HAL_ETH_IRQHandler+0x158>)
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00e      	beq.n	8002b7e <HAL_ETH_IRQHandler+0x56>
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d009      	beq.n	8002b7e <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b72:	461a      	mov	r2, r3
 8002b74:	4b43      	ldr	r3, [pc, #268]	@ (8002c84 <HAL_ETH_IRQHandler+0x15c>)
 8002b76:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f011 fc2d 	bl	80143d8 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00f      	beq.n	8002ba8 <HAL_ETH_IRQHandler+0x80>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00a      	beq.n	8002ba8 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002ba0:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f011 fc48 	bl	8014438 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d042      	beq.n	8002c38 <HAL_ETH_IRQHandler+0x110>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d03d      	beq.n	8002c38 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bc2:	f043 0208 	orr.w	r2, r3, #8
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d01a      	beq.n	8002c0c <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bde:	695a      	ldr	r2, [r3, #20]
 8002be0:	4b29      	ldr	r3, [pc, #164]	@ (8002c88 <HAL_ETH_IRQHandler+0x160>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bf2:	69db      	ldr	r3, [r3, #28]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6812      	ldr	r2, [r2, #0]
 8002bf8:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002bfc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c00:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	22e0      	movs	r2, #224	@ 0xe0
 8002c06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002c0a:	e012      	b.n	8002c32 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c14:	695a      	ldr	r2, [r3, #20]
 8002c16:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002c30:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f011 fb74 	bl	8014320 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00e      	beq.n	8002c60 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c48:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f000 f81a 	bl	8002c8c <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d006      	beq.n	8002c78 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002c6a:	4b05      	ldr	r3, [pc, #20]	@ (8002c80 <HAL_ETH_IRQHandler+0x158>)
 8002c6c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002c70:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f814 	bl	8002ca0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8002c78:	bf00      	nop
 8002c7a:	3718      	adds	r7, #24
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40013c00 	.word	0x40013c00
 8002c84:	00010040 	.word	0x00010040
 8002c88:	007e2000 	.word	0x007e2000

08002c8c <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	60b9      	str	r1, [r7, #8]
 8002cbe:	607a      	str	r2, [r7, #4]
 8002cc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f003 031c 	and.w	r3, r3, #28
 8002cd0:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	02db      	lsls	r3, r3, #11
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	019b      	lsls	r3, r3, #6
 8002ce2:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f023 0302 	bic.w	r3, r3, #2
 8002cf2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	f043 0301 	orr.w	r3, r3, #1
 8002cfa:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8002d04:	f7ff f9e6 	bl	80020d4 <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002d0a:	e00d      	b.n	8002d28 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8002d0c:	f7ff f9e2 	bl	80020d4 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d1a:	d301      	bcc.n	8002d20 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e010      	b.n	8002d42 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1ec      	bne.n	8002d0c <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	695b      	ldr	r3, [r3, #20]
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}

08002d4a <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
 8002d56:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f003 031c 	and.w	r3, r3, #28
 8002d66:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	02db      	lsls	r3, r3, #11
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	697a      	ldr	r2, [r7, #20]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	019b      	lsls	r3, r3, #6
 8002d78:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f043 0302 	orr.w	r3, r3, #2
 8002d88:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f043 0301 	orr.w	r3, r3, #1
 8002d90:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	b29a      	uxth	r2, r3
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002da4:	f7ff f996 	bl	80020d4 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002daa:	e00d      	b.n	8002dc8 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8002dac:	f7ff f992 	bl	80020d4 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dba:	d301      	bcc.n	8002dc0 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e009      	b.n	8002dd4 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d1ec      	bne.n	8002dac <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3718      	adds	r7, #24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d101      	bne.n	8002df0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e0e6      	b.n	8002fbe <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0310 	and.w	r3, r3, #16
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	bf14      	ite	ne
 8002dfe:	2301      	movne	r3, #1
 8002e00:	2300      	moveq	r3, #0
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	461a      	mov	r2, r3
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	bf0c      	ite	eq
 8002e28:	2301      	moveq	r3, #1
 8002e2a:	2300      	movne	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	461a      	mov	r2, r3
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	bf14      	ite	ne
 8002e44:	2301      	movne	r3, #1
 8002e46:	2300      	moveq	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	bf0c      	ite	eq
 8002e5e:	2301      	moveq	r3, #1
 8002e60:	2300      	movne	r3, #0
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	461a      	mov	r2, r3
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	bf14      	ite	ne
 8002e78:	2301      	movne	r3, #1
 8002e7a:	2300      	moveq	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	461a      	mov	r2, r3
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	bf0c      	ite	eq
 8002eae:	2301      	moveq	r3, #1
 8002eb0:	2300      	movne	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	bf0c      	ite	eq
 8002ec8:	2301      	moveq	r3, #1
 8002eca:	2300      	movne	r3, #0
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	461a      	mov	r2, r3
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	bf14      	ite	ne
 8002ee2:	2301      	movne	r3, #1
 8002ee4:	2300      	moveq	r3, #0
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	461a      	mov	r2, r3
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	bf14      	ite	ne
 8002f0a:	2301      	movne	r3, #1
 8002f0c:	2300      	moveq	r3, #0
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	461a      	mov	r2, r3
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	bf14      	ite	ne
 8002f24:	2301      	movne	r3, #1
 8002f26:	2300      	moveq	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	bf14      	ite	ne
 8002f3e:	2301      	movne	r3, #1
 8002f40:	2300      	moveq	r3, #0
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	461a      	mov	r2, r3
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	bf0c      	ite	eq
 8002f5a:	2301      	moveq	r3, #1
 8002f5c:	2300      	movne	r3, #0
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	461a      	mov	r2, r3
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	0c1b      	lsrs	r3, r3, #16
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	f003 0304 	and.w	r3, r3, #4
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	bf14      	ite	ne
 8002f92:	2301      	movne	r3, #1
 8002f94:	2300      	moveq	r3, #0
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	461a      	mov	r2, r3
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	bf14      	ite	ne
 8002fae:	2301      	movne	r3, #1
 8002fb0:	2300      	moveq	r3, #0
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
	...

08002fcc <HAL_ETH_GetDMAConfig>:
  * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
  *         the configuration of the ETH DMA.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetDMAConfig(const ETH_HandleTypeDef *heth, ETH_DMAConfigTypeDef *dmaconf)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]
  if (dmaconf == NULL)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d101      	bne.n	8002fe0 <HAL_ETH_GetDMAConfig+0x14>
  {
    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e0ca      	b.n	8003176 <HAL_ETH_GetDMAConfig+0x1aa>
  }

  dmaconf->DMAArbitration = READ_BIT(heth->Instance->DMABMR,
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8002fee:	4013      	ands	r3, r2
 8002ff0:	683a      	ldr	r2, [r7, #0]
 8002ff2:	6013      	str	r3, [r2, #0]
                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1));
  dmaconf->AddressAlignedBeats = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_AAB) >> 25U) > 0U) ? ENABLE : DISABLE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003002:	2b00      	cmp	r3, #0
 8003004:	bf14      	ite	ne
 8003006:	2301      	movne	r3, #1
 8003008:	2300      	moveq	r3, #0
 800300a:	b2db      	uxtb	r3, r3
 800300c:	461a      	mov	r2, r3
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	711a      	strb	r2, [r3, #4]
  dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	4b59      	ldr	r3, [pc, #356]	@ (8003184 <HAL_ETH_GetDMAConfig+0x1b8>)
 800301e:	4013      	ands	r3, r2
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	6093      	str	r3, [r2, #8]
  dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 02fc 	and.w	r2, r3, #8257536	@ 0x7e0000
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	619a      	str	r2, [r3, #24]
  dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 527c 	and.w	r2, r3, #16128	@ 0x3f00
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	611a      	str	r2, [r3, #16]
  dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U) ? ENABLE : DISABLE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003056:	2b00      	cmp	r3, #0
 8003058:	bf14      	ite	ne
 800305a:	2301      	movne	r3, #1
 800305c:	2300      	moveq	r3, #0
 800305e:	b2db      	uxtb	r3, r3
 8003060:	461a      	mov	r2, r3
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	089b      	lsrs	r3, r3, #2
 8003074:	f003 021f 	and.w	r2, r3, #31
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28

  dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003084:	699b      	ldr	r3, [r3, #24]
                                                    ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENABLE;
 8003086:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	bf0c      	ite	eq
 800308e:	2301      	moveq	r3, #1
 8003090:	2300      	movne	r3, #0
 8003092:	b2db      	uxtb	r3, r3
 8003094:	461a      	mov	r2, r3
  dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	731a      	strb	r2, [r3, #12]
  dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? ENABLE : DISABLE;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	bf14      	ite	ne
 80030ac:	2301      	movne	r3, #1
 80030ae:	2300      	moveq	r3, #0
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	461a      	mov	r2, r3
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	735a      	strb	r2, [r3, #13]
  dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABLE : ENABLE;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	bf0c      	ite	eq
 80030ca:	2301      	moveq	r3, #1
 80030cc:	2300      	movne	r3, #0
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	461a      	mov	r2, r3
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	775a      	strb	r2, [r3, #29]
  dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ? ENABLE : DISABLE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	bf14      	ite	ne
 80030e8:	2301      	movne	r3, #1
 80030ea:	2300      	moveq	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	461a      	mov	r2, r3
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	739a      	strb	r2, [r3, #14]
  dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	f403 32e0 	and.w	r2, r3, #114688	@ 0x1c000
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	615a      	str	r2, [r3, #20]
  dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? ENABLE : DISABLE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf14      	ite	ne
 8003118:	2301      	movne	r3, #1
 800311a:	2300      	moveq	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	461a      	mov	r2, r3
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	771a      	strb	r2, [r3, #28]
  dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800312c:	699b      	ldr	r3, [r3, #24]
                                                    ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE;
 800312e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003132:	2b00      	cmp	r3, #0
 8003134:	bf14      	ite	ne
 8003136:	2301      	movne	r3, #1
 8003138:	2300      	moveq	r3, #0
 800313a:	b2db      	uxtb	r3, r3
 800313c:	461a      	mov	r2, r3
  dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	779a      	strb	r2, [r3, #30]
  dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	f003 0218 	and.w	r2, r3, #24
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	621a      	str	r2, [r3, #32]
  dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? ENABLE : DISABLE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	2b00      	cmp	r3, #0
 8003164:	bf14      	ite	ne
 8003166:	2301      	movne	r3, #1
 8003168:	2300      	moveq	r3, #0
 800316a:	b2db      	uxtb	r3, r3
 800316c:	461a      	mov	r2, r3
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	04010000 	.word	0x04010000

08003188 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e00b      	b.n	80031b4 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031a2:	2b10      	cmp	r3, #16
 80031a4:	d105      	bne.n	80031b2 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80031a6:	6839      	ldr	r1, [r7, #0]
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f000 f9a3 	bl	80034f4 <ETH_SetMACConfig>

    return HAL_OK;
 80031ae:	2300      	movs	r3, #0
 80031b0:	e000      	b.n	80031b4 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
  }
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3708      	adds	r7, #8
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <HAL_ETH_SetDMAConfig>:
  * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
  *         the configuration of the ETH DMA.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  if (dmaconf == NULL)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d101      	bne.n	80031d0 <HAL_ETH_SetDMAConfig+0x14>
  {
    return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e00b      	b.n	80031e8 <HAL_ETH_SetDMAConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031d6:	2b10      	cmp	r3, #16
 80031d8:	d105      	bne.n	80031e6 <HAL_ETH_SetDMAConfig+0x2a>
  {
    ETH_SetDMAConfig(heth, dmaconf);
 80031da:	6839      	ldr	r1, [r7, #0]
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 fa3d 	bl	800365c <ETH_SetDMAConfig>

    return HAL_OK;
 80031e2:	2300      	movs	r3, #0
 80031e4:	e000      	b.n	80031e8 <HAL_ETH_SetDMAConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
  }
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3708      	adds	r7, #8
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	691b      	ldr	r3, [r3, #16]
 80031fe:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f023 031c 	bic.w	r3, r3, #28
 8003206:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003208:	f001 fd6e 	bl	8004ce8 <HAL_RCC_GetHCLKFreq>
 800320c:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	4a14      	ldr	r2, [pc, #80]	@ (8003264 <HAL_ETH_SetMDIOClockRange+0x74>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d804      	bhi.n	8003220 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f043 0308 	orr.w	r3, r3, #8
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	e019      	b.n	8003254 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	4a11      	ldr	r2, [pc, #68]	@ (8003268 <HAL_ETH_SetMDIOClockRange+0x78>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d204      	bcs.n	8003232 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f043 030c 	orr.w	r3, r3, #12
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	e010      	b.n	8003254 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	4a0d      	ldr	r2, [pc, #52]	@ (800326c <HAL_ETH_SetMDIOClockRange+0x7c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d90c      	bls.n	8003254 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	4a0c      	ldr	r2, [pc, #48]	@ (8003270 <HAL_ETH_SetMDIOClockRange+0x80>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d804      	bhi.n	800324c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f043 0304 	orr.w	r3, r3, #4
 8003248:	60fb      	str	r3, [r7, #12]
 800324a:	e003      	b.n	8003254 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f043 0310 	orr.w	r3, r3, #16
 8003252:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	611a      	str	r2, [r3, #16]
}
 800325c:	bf00      	nop
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	02160ebf 	.word	0x02160ebf
 8003268:	03938700 	.word	0x03938700
 800326c:	05f5e0ff 	.word	0x05f5e0ff
 8003270:	08f0d17f 	.word	0x08f0d17f

08003274 <HAL_ETH_SetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, const ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  uint32_t filterconfig;
  uint32_t tmpreg1;

  if (pFilterConfig == NULL)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d101      	bne.n	8003288 <HAL_ETH_SetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e044      	b.n	8003312 <HAL_ETH_SetMACFilterConfig+0x9e>
  }

  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	461a      	mov	r2, r3
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	78db      	ldrb	r3, [r3, #3]
 8003292:	005b      	lsls	r3, r3, #1
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8003294:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	791b      	ldrb	r3, [r3, #4]
 800329a:	009b      	lsls	r3, r3, #2
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 800329c:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	7a1b      	ldrb	r3, [r3, #8]
 80032a2:	00db      	lsls	r3, r3, #3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 80032a4:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	795b      	ldrb	r3, [r3, #5]
 80032aa:	011b      	lsls	r3, r3, #4
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 80032ac:	4313      	orrs	r3, r2
                  ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	7a52      	ldrb	r2, [r2, #9]
 80032b2:	2a01      	cmp	r2, #1
 80032b4:	d101      	bne.n	80032ba <HAL_ETH_SetMACFilterConfig+0x46>
 80032b6:	2220      	movs	r2, #32
 80032b8:	e000      	b.n	80032bc <HAL_ETH_SetMACFilterConfig+0x48>
 80032ba:	2200      	movs	r2, #0
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 80032bc:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	79db      	ldrb	r3, [r3, #7]
 80032c2:	021b      	lsls	r3, r3, #8
                  ((uint32_t)((pFilterConfig->BroadcastFilter == ENABLE) ? 1U : 0U) << 5) |
 80032c4:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	799b      	ldrb	r3, [r3, #6]
 80032ca:	025b      	lsls	r3, r3, #9
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 80032cc:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	789b      	ldrb	r3, [r3, #2]
 80032d2:	029b      	lsls	r3, r3, #10
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 80032d4:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	785b      	ldrb	r3, [r3, #1]
 80032da:	07db      	lsls	r3, r3, #31
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 80032dc:	431a      	orrs	r2, r3
                  pFilterConfig->ControlPacketsFilter);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->MACFFR, ETH_MACFFR_MASK, filterconfig);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <HAL_ETH_SetMACFilterConfig+0xa8>)
 80032ee:	4013      	ands	r3, r2
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	68f9      	ldr	r1, [r7, #12]
 80032f6:	430b      	orrs	r3, r1
 80032f8:	6053      	str	r3, [r2, #4]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	60bb      	str	r3, [r7, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003302:	2001      	movs	r0, #1
 8003304:	f7fe fef2 	bl	80020ec <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68ba      	ldr	r2, [r7, #8]
 800330e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	7ffff800 	.word	0x7ffff800

08003320 <HAL_ETH_GetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that will hold
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetMACFilterConfig(const ETH_HandleTypeDef *heth, ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  if (pFilterConfig == NULL)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d101      	bne.n	8003334 <HAL_ETH_GetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e084      	b.n	800343e <HAL_ETH_GetMACFilterConfig+0x11e>
  }

  pFilterConfig->PromiscuousMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PM)) > 0U) ? ENABLE : DISABLE;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	bf14      	ite	ne
 8003342:	2301      	movne	r3, #1
 8003344:	2300      	moveq	r3, #0
 8003346:	b2db      	uxtb	r3, r3
 8003348:	461a      	mov	r2, r3
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	701a      	strb	r2, [r3, #0]
  pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENABLE : DISABLE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	bf14      	ite	ne
 800335c:	2301      	movne	r3, #1
 800335e:	2300      	moveq	r3, #0
 8003360:	b2db      	uxtb	r3, r3
 8003362:	461a      	mov	r2, r3
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	70da      	strb	r2, [r3, #3]
  pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? ENABLE : DISABLE;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f003 0304 	and.w	r3, r3, #4
 8003372:	2b00      	cmp	r3, #0
 8003374:	bf14      	ite	ne
 8003376:	2301      	movne	r3, #1
 8003378:	2300      	moveq	r3, #0
 800337a:	b2db      	uxtb	r3, r3
 800337c:	461a      	mov	r2, r3
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	711a      	strb	r2, [r3, #4]
  pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
                                                       ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISABLE;
 8003388:	f003 0308 	and.w	r3, r3, #8
 800338c:	2b00      	cmp	r3, #0
 800338e:	bf14      	ite	ne
 8003390:	2301      	movne	r3, #1
 8003392:	2300      	moveq	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	461a      	mov	r2, r3
  pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	721a      	strb	r2, [r3, #8]
  pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) ? ENABLE : DISABLE;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	bf14      	ite	ne
 80033aa:	2301      	movne	r3, #1
 80033ac:	2300      	moveq	r3, #0
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	461a      	mov	r2, r3
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	715a      	strb	r2, [r3, #5]
  pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) > 0U) ? ENABLE : DISABLE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0320 	and.w	r3, r3, #32
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	bf14      	ite	ne
 80033c4:	2301      	movne	r3, #1
 80033c6:	2300      	moveq	r3, #0
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	461a      	mov	r2, r3
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	725a      	strb	r2, [r3, #9]
  pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	60da      	str	r2, [r3, #12]
  pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
                                                      ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISABLE;
 80033e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	bf14      	ite	ne
 80033ec:	2301      	movne	r3, #1
 80033ee:	2300      	moveq	r3, #0
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
  pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	71da      	strb	r2, [r3, #7]
  pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) ? ENABLE : DISABLE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003402:	2b00      	cmp	r3, #0
 8003404:	bf14      	ite	ne
 8003406:	2301      	movne	r3, #1
 8003408:	2300      	moveq	r3, #0
 800340a:	b2db      	uxtb	r3, r3
 800340c:	461a      	mov	r2, r3
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	719a      	strb	r2, [r3, #6]
  pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 0U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
                                       ? ENABLE : DISABLE;
 800341c:	2b00      	cmp	r3, #0
 800341e:	bf14      	ite	ne
 8003420:	2301      	movne	r3, #1
 8003422:	2300      	moveq	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	461a      	mov	r2, r3
  pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 0U)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	709a      	strb	r2, [r3, #2]
  pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? ENABLE : DISABLE;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	0fdb      	lsrs	r3, r3, #31
 8003434:	b2db      	uxtb	r3, r3
 8003436:	461a      	mov	r2, r3
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	705a      	strb	r2, [r3, #1]

  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr

0800344a <HAL_ETH_SetHashTable>:
  * @param  pHashTable: pointer to a table of two 32 bit values, that contains
  *         the 64 bits of the hash table.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetHashTable(ETH_HandleTypeDef *heth, uint32_t *pHashTable)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b084      	sub	sp, #16
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
 8003452:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;
  if (pHashTable == NULL)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_ETH_SetHashTable+0x14>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e020      	b.n	80034a0 <HAL_ETH_SetHashTable+0x56>
  }

  heth->Instance->MACHTHR = pHashTable[0];
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	6812      	ldr	r2, [r2, #0]
 8003466:	609a      	str	r2, [r3, #8]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACHTHR;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003470:	2001      	movs	r0, #1
 8003472:	f7fe fe3b 	bl	80020ec <HAL_Delay>
  (heth->Instance)->MACHTHR = tmpreg1;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	609a      	str	r2, [r3, #8]

  heth->Instance->MACHTLR = pHashTable[1];
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	683a      	ldr	r2, [r7, #0]
 8003484:	6852      	ldr	r2, [r2, #4]
 8003486:	60da      	str	r2, [r3, #12]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACHTLR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003490:	2001      	movs	r0, #1
 8003492:	f7fe fe2b 	bl	80020ec <HAL_Delay>
  (heth->Instance)->MACHTLR = tmpreg1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	68fa      	ldr	r2, [r7, #12]
 800349c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3710      	adds	r7, #16
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}

080034a8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80034ca:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80034d8:	2001      	movs	r0, #1
 80034da:	f7fe fe07 	bl	80020ec <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80034e8:	6193      	str	r3, [r2, #24]
}
 80034ea:	bf00      	nop
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
	...

080034f4 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	4b53      	ldr	r3, [pc, #332]	@ (8003658 <ETH_SetMACConfig+0x164>)
 800350a:	4013      	ands	r3, r2
 800350c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	7b9b      	ldrb	r3, [r3, #14]
 8003512:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	7c12      	ldrb	r2, [r2, #16]
 8003518:	2a00      	cmp	r2, #0
 800351a:	d102      	bne.n	8003522 <ETH_SetMACConfig+0x2e>
 800351c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003520:	e000      	b.n	8003524 <ETH_SetMACConfig+0x30>
 8003522:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003524:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	7c52      	ldrb	r2, [r2, #17]
 800352a:	2a00      	cmp	r2, #0
 800352c:	d102      	bne.n	8003534 <ETH_SetMACConfig+0x40>
 800352e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003532:	e000      	b.n	8003536 <ETH_SetMACConfig+0x42>
 8003534:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003536:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800353c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	7fdb      	ldrb	r3, [r3, #31]
 8003542:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003544:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800354a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	7f92      	ldrb	r2, [r2, #30]
 8003550:	2a00      	cmp	r2, #0
 8003552:	d102      	bne.n	800355a <ETH_SetMACConfig+0x66>
 8003554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003558:	e000      	b.n	800355c <ETH_SetMACConfig+0x68>
 800355a:	2200      	movs	r2, #0
                        macconf->Speed |
 800355c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	7f1b      	ldrb	r3, [r3, #28]
 8003562:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003564:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800356a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	791b      	ldrb	r3, [r3, #4]
 8003570:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003572:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	f892 2020 	ldrb.w	r2, [r2, #32]
 800357a:	2a00      	cmp	r2, #0
 800357c:	d102      	bne.n	8003584 <ETH_SetMACConfig+0x90>
 800357e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003582:	e000      	b.n	8003586 <ETH_SetMACConfig+0x92>
 8003584:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003586:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	7bdb      	ldrb	r3, [r3, #15]
 800358c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800358e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003594:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800359c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800359e:	4313      	orrs	r3, r2
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035b6:	2001      	movs	r0, #1
 80035b8:	f7fe fd98 	bl	80020ec <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80035d2:	4013      	ands	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035da:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80035e2:	2a00      	cmp	r2, #0
 80035e4:	d101      	bne.n	80035ea <ETH_SetMACConfig+0xf6>
 80035e6:	2280      	movs	r2, #128	@ 0x80
 80035e8:	e000      	b.n	80035ec <ETH_SetMACConfig+0xf8>
 80035ea:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80035ec:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80035f2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80035fa:	2a01      	cmp	r2, #1
 80035fc:	d101      	bne.n	8003602 <ETH_SetMACConfig+0x10e>
 80035fe:	2208      	movs	r2, #8
 8003600:	e000      	b.n	8003604 <ETH_SetMACConfig+0x110>
 8003602:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003604:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800360c:	2a01      	cmp	r2, #1
 800360e:	d101      	bne.n	8003614 <ETH_SetMACConfig+0x120>
 8003610:	2204      	movs	r2, #4
 8003612:	e000      	b.n	8003616 <ETH_SetMACConfig+0x122>
 8003614:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003616:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800361e:	2a01      	cmp	r2, #1
 8003620:	d101      	bne.n	8003626 <ETH_SetMACConfig+0x132>
 8003622:	2202      	movs	r2, #2
 8003624:	e000      	b.n	8003628 <ETH_SetMACConfig+0x134>
 8003626:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003628:	4313      	orrs	r3, r2
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	4313      	orrs	r3, r2
 800362e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003640:	2001      	movs	r0, #1
 8003642:	f7fe fd53 	bl	80020ec <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	619a      	str	r2, [r3, #24]
}
 800364e:	bf00      	nop
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	fd20810f 	.word	0xfd20810f

0800365c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	4b3d      	ldr	r3, [pc, #244]	@ (800376c <ETH_SetDMAConfig+0x110>)
 8003676:	4013      	ands	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	7b1b      	ldrb	r3, [r3, #12]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d102      	bne.n	8003688 <ETH_SetDMAConfig+0x2c>
 8003682:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003686:	e000      	b.n	800368a <ETH_SetDMAConfig+0x2e>
 8003688:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	7b5b      	ldrb	r3, [r3, #13]
 800368e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003690:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	7f52      	ldrb	r2, [r2, #29]
 8003696:	2a00      	cmp	r2, #0
 8003698:	d102      	bne.n	80036a0 <ETH_SetDMAConfig+0x44>
 800369a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800369e:	e000      	b.n	80036a2 <ETH_SetDMAConfig+0x46>
 80036a0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80036a2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	7b9b      	ldrb	r3, [r3, #14]
 80036a8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80036aa:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80036b0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	7f1b      	ldrb	r3, [r3, #28]
 80036b6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80036b8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	7f9b      	ldrb	r3, [r3, #30]
 80036be:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80036c0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80036c6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036ce:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80036d0:	4313      	orrs	r3, r2
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036e0:	461a      	mov	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80036f2:	2001      	movs	r0, #1
 80036f4:	f7fe fcfa 	bl	80020ec <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003700:	461a      	mov	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	791b      	ldrb	r3, [r3, #4]
 800370a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003710:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003716:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800371c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003724:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003726:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800372c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800372e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003734:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6812      	ldr	r2, [r2, #0]
 800373a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800373e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003742:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003750:	2001      	movs	r0, #1
 8003752:	f7fe fccb 	bl	80020ec <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800375e:	461a      	mov	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6013      	str	r3, [r2, #0]
}
 8003764:	bf00      	nop
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	f8de3f23 	.word	0xf8de3f23

08003770 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b0a6      	sub	sp, #152	@ 0x98
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003778:	2301      	movs	r3, #1
 800377a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800377e:	2301      	movs	r3, #1
 8003780:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003784:	2300      	movs	r3, #0
 8003786:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003788:	2300      	movs	r3, #0
 800378a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800378e:	2301      	movs	r3, #1
 8003790:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003794:	2300      	movs	r3, #0
 8003796:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800379a:	2301      	movs	r3, #1
 800379c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80037a0:	2301      	movs	r3, #1
 80037a2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80037a6:	2300      	movs	r3, #0
 80037a8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80037ac:	2300      	movs	r3, #0
 80037ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80037b2:	2300      	movs	r3, #0
 80037b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80037b6:	2300      	movs	r3, #0
 80037b8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80037c0:	2300      	movs	r3, #0
 80037c2:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80037c6:	2300      	movs	r3, #0
 80037c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80037cc:	2300      	movs	r3, #0
 80037ce:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80037d2:	2300      	movs	r3, #0
 80037d4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80037d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80037dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80037de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80037e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80037e4:	2300      	movs	r3, #0
 80037e6:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80037ea:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80037ee:	4619      	mov	r1, r3
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f7ff fe7f 	bl	80034f4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80037f6:	2301      	movs	r3, #1
 80037f8:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80037fa:	2301      	movs	r3, #1
 80037fc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80037fe:	2301      	movs	r3, #1
 8003800:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003804:	2301      	movs	r3, #1
 8003806:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003808:	2300      	movs	r3, #0
 800380a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800380c:	2300      	movs	r3, #0
 800380e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003812:	2300      	movs	r3, #0
 8003814:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003818:	2300      	movs	r3, #0
 800381a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800381c:	2301      	movs	r3, #1
 800381e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003822:	2301      	movs	r3, #1
 8003824:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003826:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800382a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800382c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003830:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003832:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003836:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003838:	2301      	movs	r3, #1
 800383a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800383e:	2300      	movs	r3, #0
 8003840:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003842:	2300      	movs	r3, #0
 8003844:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003846:	f107 0308 	add.w	r3, r7, #8
 800384a:	4619      	mov	r1, r3
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f7ff ff05 	bl	800365c <ETH_SetDMAConfig>
}
 8003852:	bf00      	nop
 8003854:	3798      	adds	r7, #152	@ 0x98
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800385c:	b480      	push	{r7}
 800385e:	b087      	sub	sp, #28
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3305      	adds	r3, #5
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	021b      	lsls	r3, r3, #8
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	3204      	adds	r2, #4
 8003874:	7812      	ldrb	r2, [r2, #0]
 8003876:	4313      	orrs	r3, r2
 8003878:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	4b11      	ldr	r3, [pc, #68]	@ (80038c4 <ETH_MACAddressConfig+0x68>)
 800387e:	4413      	add	r3, r2
 8003880:	461a      	mov	r2, r3
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	3303      	adds	r3, #3
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	061a      	lsls	r2, r3, #24
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	3302      	adds	r3, #2
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	041b      	lsls	r3, r3, #16
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3301      	adds	r3, #1
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	4313      	orrs	r3, r2
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	7812      	ldrb	r2, [r2, #0]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	4b06      	ldr	r3, [pc, #24]	@ (80038c8 <ETH_MACAddressConfig+0x6c>)
 80038ae:	4413      	add	r3, r2
 80038b0:	461a      	mov	r2, r3
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	6013      	str	r3, [r2, #0]
}
 80038b6:	bf00      	nop
 80038b8:	371c      	adds	r7, #28
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40028040 	.word	0x40028040
 80038c8:	40028044 	.word	0x40028044

080038cc <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80038d4:	2300      	movs	r3, #0
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	e03e      	b.n	8003958 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68d9      	ldr	r1, [r3, #12]
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4613      	mov	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	00db      	lsls	r3, r3, #3
 80038e8:	440b      	add	r3, r1
 80038ea:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2200      	movs	r2, #0
 80038f6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2200      	movs	r2, #0
 80038fc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	2200      	movs	r2, #0
 8003902:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003904:	68b9      	ldr	r1, [r7, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	3206      	adds	r2, #6
 800390c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2b02      	cmp	r3, #2
 8003920:	d80c      	bhi.n	800393c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	68d9      	ldr	r1, [r3, #12]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	4613      	mov	r3, r2
 800392c:	009b      	lsls	r3, r3, #2
 800392e:	4413      	add	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	440b      	add	r3, r1
 8003934:	461a      	mov	r2, r3
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	60da      	str	r2, [r3, #12]
 800393a:	e004      	b.n	8003946 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	461a      	mov	r2, r3
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	3301      	adds	r3, #1
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2b03      	cmp	r3, #3
 800395c:	d9bd      	bls.n	80038da <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	68da      	ldr	r2, [r3, #12]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003970:	611a      	str	r2, [r3, #16]
}
 8003972:	bf00      	nop
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800397e:	b480      	push	{r7}
 8003980:	b085      	sub	sp, #20
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003986:	2300      	movs	r3, #0
 8003988:	60fb      	str	r3, [r7, #12]
 800398a:	e048      	b.n	8003a1e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6919      	ldr	r1, [r3, #16]
 8003990:	68fa      	ldr	r2, [r7, #12]
 8003992:	4613      	mov	r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	4413      	add	r3, r2
 8003998:	00db      	lsls	r3, r3, #3
 800399a:	440b      	add	r3, r1
 800399c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2200      	movs	r2, #0
 80039a8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	2200      	movs	r2, #0
 80039ae:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2200      	movs	r2, #0
 80039b4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	2200      	movs	r2, #0
 80039ba:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	2200      	movs	r2, #0
 80039c0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80039c8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80039e2:	68b9      	ldr	r1, [r7, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	3212      	adds	r2, #18
 80039ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d80c      	bhi.n	8003a0e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6919      	ldr	r1, [r3, #16]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	1c5a      	adds	r2, r3, #1
 80039fc:	4613      	mov	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	00db      	lsls	r3, r3, #3
 8003a04:	440b      	add	r3, r1
 8003a06:	461a      	mov	r2, r3
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	60da      	str	r2, [r3, #12]
 8003a0c:	e004      	b.n	8003a18 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	461a      	mov	r2, r3
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2b03      	cmp	r3, #3
 8003a22:	d9b3      	bls.n	800398c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	691a      	ldr	r2, [r3, #16]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a4e:	60da      	str	r2, [r3, #12]
}
 8003a50:	bf00      	nop
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b091      	sub	sp, #68	@ 0x44
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	3318      	adds	r3, #24
 8003a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a80:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a86:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003a9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003a9e:	d007      	beq.n	8003ab0 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003aa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003aa4:	3304      	adds	r3, #4
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4413      	add	r3, r2
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e111      	b.n	8003cd8 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac2:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	4b86      	ldr	r3, [pc, #536]	@ (8003ce4 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003aca:	4013      	ands	r3, r2
 8003acc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ace:	6852      	ldr	r2, [r2, #4]
 8003ad0:	431a      	orrs	r2, r3
 8003ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ad4:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0301 	and.w	r3, r3, #1
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d008      	beq.n	8003af4 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af2:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0320 	and.w	r3, r3, #32
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d008      	beq.n	8003b12 <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b10:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0304 	and.w	r3, r3, #4
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b28:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b34:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003b36:	e082      	b.n	8003c3e <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b42:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d006      	beq.n	8003b58 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b54:	601a      	str	r2, [r3, #0]
 8003b56:	e005      	b.n	8003b64 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b62:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003b64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b66:	3301      	adds	r3, #1
 8003b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d902      	bls.n	8003b76 <ETH_Prepare_Tx_Descriptors+0x11a>
 8003b70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b72:	3b04      	subs	r3, #4
 8003b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b7e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b8c:	d007      	beq.n	8003b9e <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003b8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b92:	3304      	adds	r3, #4
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d029      	beq.n	8003bf2 <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003baa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003bac:	2300      	movs	r3, #0
 8003bae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bb0:	e019      	b.n	8003be6 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003bb2:	f3bf 8f5f 	dmb	sy
}
 8003bb6:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc2:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003bc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bcc:	2b03      	cmp	r3, #3
 8003bce:	d902      	bls.n	8003bd6 <ETH_Prepare_Tx_Descriptors+0x17a>
 8003bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bd2:	3b04      	subs	r3, #4
 8003bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003bda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bde:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be2:	3301      	adds	r3, #1
 8003be4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003be6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d3e1      	bcc.n	8003bb2 <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003bee:	2302      	movs	r3, #2
 8003bf0:	e072      	b.n	8003cd8 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bfc:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c00:	3301      	adds	r3, #1
 8003c02:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c12:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	4b32      	ldr	r3, [pc, #200]	@ (8003ce4 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c1e:	6852      	ldr	r2, [r2, #4]
 8003c20:	431a      	orrs	r2, r3
 8003c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c24:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c28:	3301      	adds	r3, #1
 8003c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003c2c:	f3bf 8f5f 	dmb	sy
}
 8003c30:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3c:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f47f af78 	bne.w	8003b38 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d006      	beq.n	8003c5c <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	e005      	b.n	8003c68 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c66:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c72:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c76:	6a3a      	ldr	r2, [r7, #32]
 8003c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c7c:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003c7e:	f3bf 8f5f 	dmb	sy
}
 8003c82:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8e:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c98:	3304      	adds	r3, #4
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ca4:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ca6:	f3ef 8310 	mrs	r3, PRIMASK
 8003caa:	613b      	str	r3, [r7, #16]
  return(result);
 8003cac:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003cae:	61fb      	str	r3, [r7, #28]
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	f383 8810 	msr	PRIMASK, r3
}
 8003cba:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc2:	4413      	add	r3, r2
 8003cc4:	1c5a      	adds	r2, r3, #1
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	f383 8810 	msr	PRIMASK, r3
}
 8003cd4:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3744      	adds	r7, #68	@ 0x44
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	ffffe000 	.word	0xffffe000

08003ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b089      	sub	sp, #36	@ 0x24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003d02:	2300      	movs	r3, #0
 8003d04:	61fb      	str	r3, [r7, #28]
 8003d06:	e175      	b.n	8003ff4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003d08:	2201      	movs	r2, #1
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003d1c:	693a      	ldr	r2, [r7, #16]
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	f040 8164 	bne.w	8003fee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d005      	beq.n	8003d3e <HAL_GPIO_Init+0x56>
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d130      	bne.n	8003da0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	2203      	movs	r2, #3
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	4013      	ands	r3, r2
 8003d54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68da      	ldr	r2, [r3, #12]
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d62:	69ba      	ldr	r2, [r7, #24]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d74:	2201      	movs	r2, #1
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	4013      	ands	r3, r2
 8003d82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	091b      	lsrs	r3, r3, #4
 8003d8a:	f003 0201 	and.w	r2, r3, #1
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f003 0303 	and.w	r3, r3, #3
 8003da8:	2b03      	cmp	r3, #3
 8003daa:	d017      	beq.n	8003ddc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	2203      	movs	r2, #3
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	43db      	mvns	r3, r3
 8003dbe:	69ba      	ldr	r2, [r7, #24]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	005b      	lsls	r3, r3, #1
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f003 0303 	and.w	r3, r3, #3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d123      	bne.n	8003e30 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	08da      	lsrs	r2, r3, #3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3208      	adds	r2, #8
 8003df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	220f      	movs	r2, #15
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	691a      	ldr	r2, [r3, #16]
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	f003 0307 	and.w	r3, r3, #7
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	08da      	lsrs	r2, r3, #3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3208      	adds	r2, #8
 8003e2a:	69b9      	ldr	r1, [r7, #24]
 8003e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	2203      	movs	r2, #3
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	43db      	mvns	r3, r3
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	4013      	ands	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f003 0203 	and.w	r2, r3, #3
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 80be 	beq.w	8003fee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e72:	4b66      	ldr	r3, [pc, #408]	@ (800400c <HAL_GPIO_Init+0x324>)
 8003e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e76:	4a65      	ldr	r2, [pc, #404]	@ (800400c <HAL_GPIO_Init+0x324>)
 8003e78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e7e:	4b63      	ldr	r3, [pc, #396]	@ (800400c <HAL_GPIO_Init+0x324>)
 8003e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e8a:	4a61      	ldr	r2, [pc, #388]	@ (8004010 <HAL_GPIO_Init+0x328>)
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	089b      	lsrs	r3, r3, #2
 8003e90:	3302      	adds	r3, #2
 8003e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	220f      	movs	r2, #15
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	43db      	mvns	r3, r3
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a58      	ldr	r2, [pc, #352]	@ (8004014 <HAL_GPIO_Init+0x32c>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d037      	beq.n	8003f26 <HAL_GPIO_Init+0x23e>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a57      	ldr	r2, [pc, #348]	@ (8004018 <HAL_GPIO_Init+0x330>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d031      	beq.n	8003f22 <HAL_GPIO_Init+0x23a>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a56      	ldr	r2, [pc, #344]	@ (800401c <HAL_GPIO_Init+0x334>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d02b      	beq.n	8003f1e <HAL_GPIO_Init+0x236>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a55      	ldr	r2, [pc, #340]	@ (8004020 <HAL_GPIO_Init+0x338>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d025      	beq.n	8003f1a <HAL_GPIO_Init+0x232>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a54      	ldr	r2, [pc, #336]	@ (8004024 <HAL_GPIO_Init+0x33c>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d01f      	beq.n	8003f16 <HAL_GPIO_Init+0x22e>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a53      	ldr	r2, [pc, #332]	@ (8004028 <HAL_GPIO_Init+0x340>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d019      	beq.n	8003f12 <HAL_GPIO_Init+0x22a>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a52      	ldr	r2, [pc, #328]	@ (800402c <HAL_GPIO_Init+0x344>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d013      	beq.n	8003f0e <HAL_GPIO_Init+0x226>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a51      	ldr	r2, [pc, #324]	@ (8004030 <HAL_GPIO_Init+0x348>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d00d      	beq.n	8003f0a <HAL_GPIO_Init+0x222>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a50      	ldr	r2, [pc, #320]	@ (8004034 <HAL_GPIO_Init+0x34c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d007      	beq.n	8003f06 <HAL_GPIO_Init+0x21e>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a4f      	ldr	r2, [pc, #316]	@ (8004038 <HAL_GPIO_Init+0x350>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d101      	bne.n	8003f02 <HAL_GPIO_Init+0x21a>
 8003efe:	2309      	movs	r3, #9
 8003f00:	e012      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f02:	230a      	movs	r3, #10
 8003f04:	e010      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f06:	2308      	movs	r3, #8
 8003f08:	e00e      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f0a:	2307      	movs	r3, #7
 8003f0c:	e00c      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f0e:	2306      	movs	r3, #6
 8003f10:	e00a      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f12:	2305      	movs	r3, #5
 8003f14:	e008      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f16:	2304      	movs	r3, #4
 8003f18:	e006      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e004      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e002      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f22:	2301      	movs	r3, #1
 8003f24:	e000      	b.n	8003f28 <HAL_GPIO_Init+0x240>
 8003f26:	2300      	movs	r3, #0
 8003f28:	69fa      	ldr	r2, [r7, #28]
 8003f2a:	f002 0203 	and.w	r2, r2, #3
 8003f2e:	0092      	lsls	r2, r2, #2
 8003f30:	4093      	lsls	r3, r2
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003f38:	4935      	ldr	r1, [pc, #212]	@ (8004010 <HAL_GPIO_Init+0x328>)
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	089b      	lsrs	r3, r3, #2
 8003f3e:	3302      	adds	r3, #2
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f46:	4b3d      	ldr	r3, [pc, #244]	@ (800403c <HAL_GPIO_Init+0x354>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	4013      	ands	r3, r2
 8003f54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f6a:	4a34      	ldr	r2, [pc, #208]	@ (800403c <HAL_GPIO_Init+0x354>)
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f70:	4b32      	ldr	r3, [pc, #200]	@ (800403c <HAL_GPIO_Init+0x354>)
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f94:	4a29      	ldr	r2, [pc, #164]	@ (800403c <HAL_GPIO_Init+0x354>)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f9a:	4b28      	ldr	r3, [pc, #160]	@ (800403c <HAL_GPIO_Init+0x354>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003fb6:	69ba      	ldr	r2, [r7, #24]
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800403c <HAL_GPIO_Init+0x354>)
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800403c <HAL_GPIO_Init+0x354>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003fe0:	69ba      	ldr	r2, [r7, #24]
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fe8:	4a14      	ldr	r2, [pc, #80]	@ (800403c <HAL_GPIO_Init+0x354>)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	61fb      	str	r3, [r7, #28]
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	2b0f      	cmp	r3, #15
 8003ff8:	f67f ae86 	bls.w	8003d08 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003ffc:	bf00      	nop
 8003ffe:	bf00      	nop
 8004000:	3724      	adds	r7, #36	@ 0x24
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	40023800 	.word	0x40023800
 8004010:	40013800 	.word	0x40013800
 8004014:	40020000 	.word	0x40020000
 8004018:	40020400 	.word	0x40020400
 800401c:	40020800 	.word	0x40020800
 8004020:	40020c00 	.word	0x40020c00
 8004024:	40021000 	.word	0x40021000
 8004028:	40021400 	.word	0x40021400
 800402c:	40021800 	.word	0x40021800
 8004030:	40021c00 	.word	0x40021c00
 8004034:	40022000 	.word	0x40022000
 8004038:	40022400 	.word	0x40022400
 800403c:	40013c00 	.word	0x40013c00

08004040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	460b      	mov	r3, r1
 800404a:	807b      	strh	r3, [r7, #2]
 800404c:	4613      	mov	r3, r2
 800404e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004050:	787b      	ldrb	r3, [r7, #1]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004056:	887a      	ldrh	r2, [r7, #2]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800405c:	e003      	b.n	8004066 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800405e:	887b      	ldrh	r3, [r7, #2]
 8004060:	041a      	lsls	r2, r3, #16
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	619a      	str	r2, [r3, #24]
}
 8004066:	bf00      	nop
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b086      	sub	sp, #24
 8004076:	af02      	add	r7, sp, #8
 8004078:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e108      	b.n	8004296 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d106      	bne.n	80040a4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7fd fe00 	bl	8001ca4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2203      	movs	r2, #3
 80040a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040b2:	d102      	bne.n	80040ba <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f002 fec0 	bl	8006e44 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6818      	ldr	r0, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	7c1a      	ldrb	r2, [r3, #16]
 80040cc:	f88d 2000 	strb.w	r2, [sp]
 80040d0:	3304      	adds	r3, #4
 80040d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040d4:	f002 fe5c 	bl	8006d90 <USB_CoreInit>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d005      	beq.n	80040ea <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2202      	movs	r2, #2
 80040e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e0d5      	b.n	8004296 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2100      	movs	r1, #0
 80040f0:	4618      	mov	r0, r3
 80040f2:	f002 feb8 	bl	8006e66 <USB_SetCurrentMode>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2202      	movs	r2, #2
 8004100:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e0c6      	b.n	8004296 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004108:	2300      	movs	r3, #0
 800410a:	73fb      	strb	r3, [r7, #15]
 800410c:	e04a      	b.n	80041a4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800410e:	7bfa      	ldrb	r2, [r7, #15]
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	4613      	mov	r3, r2
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	4413      	add	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	440b      	add	r3, r1
 800411c:	3315      	adds	r3, #21
 800411e:	2201      	movs	r2, #1
 8004120:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004122:	7bfa      	ldrb	r2, [r7, #15]
 8004124:	6879      	ldr	r1, [r7, #4]
 8004126:	4613      	mov	r3, r2
 8004128:	00db      	lsls	r3, r3, #3
 800412a:	4413      	add	r3, r2
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	440b      	add	r3, r1
 8004130:	3314      	adds	r3, #20
 8004132:	7bfa      	ldrb	r2, [r7, #15]
 8004134:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004136:	7bfa      	ldrb	r2, [r7, #15]
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	b298      	uxth	r0, r3
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	4613      	mov	r3, r2
 8004140:	00db      	lsls	r3, r3, #3
 8004142:	4413      	add	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	440b      	add	r3, r1
 8004148:	332e      	adds	r3, #46	@ 0x2e
 800414a:	4602      	mov	r2, r0
 800414c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800414e:	7bfa      	ldrb	r2, [r7, #15]
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	4613      	mov	r3, r2
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	4413      	add	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	440b      	add	r3, r1
 800415c:	3318      	adds	r3, #24
 800415e:	2200      	movs	r2, #0
 8004160:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004162:	7bfa      	ldrb	r2, [r7, #15]
 8004164:	6879      	ldr	r1, [r7, #4]
 8004166:	4613      	mov	r3, r2
 8004168:	00db      	lsls	r3, r3, #3
 800416a:	4413      	add	r3, r2
 800416c:	009b      	lsls	r3, r3, #2
 800416e:	440b      	add	r3, r1
 8004170:	331c      	adds	r3, #28
 8004172:	2200      	movs	r2, #0
 8004174:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004176:	7bfa      	ldrb	r2, [r7, #15]
 8004178:	6879      	ldr	r1, [r7, #4]
 800417a:	4613      	mov	r3, r2
 800417c:	00db      	lsls	r3, r3, #3
 800417e:	4413      	add	r3, r2
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	440b      	add	r3, r1
 8004184:	3320      	adds	r3, #32
 8004186:	2200      	movs	r2, #0
 8004188:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800418a:	7bfa      	ldrb	r2, [r7, #15]
 800418c:	6879      	ldr	r1, [r7, #4]
 800418e:	4613      	mov	r3, r2
 8004190:	00db      	lsls	r3, r3, #3
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	440b      	add	r3, r1
 8004198:	3324      	adds	r3, #36	@ 0x24
 800419a:	2200      	movs	r2, #0
 800419c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	3301      	adds	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	791b      	ldrb	r3, [r3, #4]
 80041a8:	7bfa      	ldrb	r2, [r7, #15]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d3af      	bcc.n	800410e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041ae:	2300      	movs	r3, #0
 80041b0:	73fb      	strb	r3, [r7, #15]
 80041b2:	e044      	b.n	800423e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80041b4:	7bfa      	ldrb	r2, [r7, #15]
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	4613      	mov	r3, r2
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	4413      	add	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	440b      	add	r3, r1
 80041c2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80041c6:	2200      	movs	r2, #0
 80041c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80041ca:	7bfa      	ldrb	r2, [r7, #15]
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	4613      	mov	r3, r2
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	4413      	add	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80041dc:	7bfa      	ldrb	r2, [r7, #15]
 80041de:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80041e0:	7bfa      	ldrb	r2, [r7, #15]
 80041e2:	6879      	ldr	r1, [r7, #4]
 80041e4:	4613      	mov	r3, r2
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	4413      	add	r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80041f2:	2200      	movs	r2, #0
 80041f4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041f6:	7bfa      	ldrb	r2, [r7, #15]
 80041f8:	6879      	ldr	r1, [r7, #4]
 80041fa:	4613      	mov	r3, r2
 80041fc:	00db      	lsls	r3, r3, #3
 80041fe:	4413      	add	r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	440b      	add	r3, r1
 8004204:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800420c:	7bfa      	ldrb	r2, [r7, #15]
 800420e:	6879      	ldr	r1, [r7, #4]
 8004210:	4613      	mov	r3, r2
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4413      	add	r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	440b      	add	r3, r1
 800421a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800421e:	2200      	movs	r2, #0
 8004220:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004222:	7bfa      	ldrb	r2, [r7, #15]
 8004224:	6879      	ldr	r1, [r7, #4]
 8004226:	4613      	mov	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	4413      	add	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	440b      	add	r3, r1
 8004230:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004234:	2200      	movs	r2, #0
 8004236:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004238:	7bfb      	ldrb	r3, [r7, #15]
 800423a:	3301      	adds	r3, #1
 800423c:	73fb      	strb	r3, [r7, #15]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	791b      	ldrb	r3, [r3, #4]
 8004242:	7bfa      	ldrb	r2, [r7, #15]
 8004244:	429a      	cmp	r2, r3
 8004246:	d3b5      	bcc.n	80041b4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6818      	ldr	r0, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	7c1a      	ldrb	r2, [r3, #16]
 8004250:	f88d 2000 	strb.w	r2, [sp]
 8004254:	3304      	adds	r3, #4
 8004256:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004258:	f002 fe52 	bl	8006f00 <USB_DevInit>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d005      	beq.n	800426e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2202      	movs	r2, #2
 8004266:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e013      	b.n	8004296 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	7b1b      	ldrb	r3, [r3, #12]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d102      	bne.n	800428a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f80b 	bl	80042a0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4618      	mov	r0, r3
 8004290:	f003 f80d 	bl	80072ae <USB_DevDisconnect>

  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3710      	adds	r7, #16
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
	...

080042a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b085      	sub	sp, #20
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80042ce:	4b05      	ldr	r3, [pc, #20]	@ (80042e4 <HAL_PCDEx_ActivateLPM+0x44>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3714      	adds	r7, #20
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr
 80042e4:	10000003 	.word	0x10000003

080042e8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042ec:	4b05      	ldr	r3, [pc, #20]	@ (8004304 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a04      	ldr	r2, [pc, #16]	@ (8004304 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f6:	6013      	str	r3, [r2, #0]
}
 80042f8:	bf00      	nop
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	40007000 	.word	0x40007000

08004308 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b082      	sub	sp, #8
 800430c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800430e:	2300      	movs	r3, #0
 8004310:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004312:	4b23      	ldr	r3, [pc, #140]	@ (80043a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	4a22      	ldr	r2, [pc, #136]	@ (80043a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004318:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800431c:	6413      	str	r3, [r2, #64]	@ 0x40
 800431e:	4b20      	ldr	r3, [pc, #128]	@ (80043a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004322:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004326:	603b      	str	r3, [r7, #0]
 8004328:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800432a:	4b1e      	ldr	r3, [pc, #120]	@ (80043a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a1d      	ldr	r2, [pc, #116]	@ (80043a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004334:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004336:	f7fd fecd 	bl	80020d4 <HAL_GetTick>
 800433a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800433c:	e009      	b.n	8004352 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800433e:	f7fd fec9 	bl	80020d4 <HAL_GetTick>
 8004342:	4602      	mov	r2, r0
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800434c:	d901      	bls.n	8004352 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e022      	b.n	8004398 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004352:	4b14      	ldr	r3, [pc, #80]	@ (80043a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800435a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800435e:	d1ee      	bne.n	800433e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004360:	4b10      	ldr	r3, [pc, #64]	@ (80043a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a0f      	ldr	r2, [pc, #60]	@ (80043a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004366:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800436a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800436c:	f7fd feb2 	bl	80020d4 <HAL_GetTick>
 8004370:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004372:	e009      	b.n	8004388 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004374:	f7fd feae 	bl	80020d4 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004382:	d901      	bls.n	8004388 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e007      	b.n	8004398 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004388:	4b06      	ldr	r3, [pc, #24]	@ (80043a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004390:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004394:	d1ee      	bne.n	8004374 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40007000 	.word	0x40007000

080043a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80043b0:	2300      	movs	r3, #0
 80043b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e29b      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 8087 	beq.w	80044da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043cc:	4b96      	ldr	r3, [pc, #600]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 030c 	and.w	r3, r3, #12
 80043d4:	2b04      	cmp	r3, #4
 80043d6:	d00c      	beq.n	80043f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043d8:	4b93      	ldr	r3, [pc, #588]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	f003 030c 	and.w	r3, r3, #12
 80043e0:	2b08      	cmp	r3, #8
 80043e2:	d112      	bne.n	800440a <HAL_RCC_OscConfig+0x62>
 80043e4:	4b90      	ldr	r3, [pc, #576]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043f0:	d10b      	bne.n	800440a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043f2:	4b8d      	ldr	r3, [pc, #564]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d06c      	beq.n	80044d8 <HAL_RCC_OscConfig+0x130>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d168      	bne.n	80044d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e275      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004412:	d106      	bne.n	8004422 <HAL_RCC_OscConfig+0x7a>
 8004414:	4b84      	ldr	r3, [pc, #528]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a83      	ldr	r2, [pc, #524]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800441a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800441e:	6013      	str	r3, [r2, #0]
 8004420:	e02e      	b.n	8004480 <HAL_RCC_OscConfig+0xd8>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10c      	bne.n	8004444 <HAL_RCC_OscConfig+0x9c>
 800442a:	4b7f      	ldr	r3, [pc, #508]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a7e      	ldr	r2, [pc, #504]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004430:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004434:	6013      	str	r3, [r2, #0]
 8004436:	4b7c      	ldr	r3, [pc, #496]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a7b      	ldr	r2, [pc, #492]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800443c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004440:	6013      	str	r3, [r2, #0]
 8004442:	e01d      	b.n	8004480 <HAL_RCC_OscConfig+0xd8>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800444c:	d10c      	bne.n	8004468 <HAL_RCC_OscConfig+0xc0>
 800444e:	4b76      	ldr	r3, [pc, #472]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a75      	ldr	r2, [pc, #468]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004454:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	4b73      	ldr	r3, [pc, #460]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a72      	ldr	r2, [pc, #456]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004464:	6013      	str	r3, [r2, #0]
 8004466:	e00b      	b.n	8004480 <HAL_RCC_OscConfig+0xd8>
 8004468:	4b6f      	ldr	r3, [pc, #444]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a6e      	ldr	r2, [pc, #440]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800446e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	4b6c      	ldr	r3, [pc, #432]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a6b      	ldr	r2, [pc, #428]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800447a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800447e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d013      	beq.n	80044b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004488:	f7fd fe24 	bl	80020d4 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448e:	e008      	b.n	80044a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004490:	f7fd fe20 	bl	80020d4 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	2b64      	cmp	r3, #100	@ 0x64
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e229      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a2:	4b61      	ldr	r3, [pc, #388]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d0f0      	beq.n	8004490 <HAL_RCC_OscConfig+0xe8>
 80044ae:	e014      	b.n	80044da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fd fe10 	bl	80020d4 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b8:	f7fd fe0c 	bl	80020d4 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b64      	cmp	r3, #100	@ 0x64
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e215      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ca:	4b57      	ldr	r3, [pc, #348]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <HAL_RCC_OscConfig+0x110>
 80044d6:	e000      	b.n	80044da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d069      	beq.n	80045ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044e6:	4b50      	ldr	r3, [pc, #320]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 030c 	and.w	r3, r3, #12
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00b      	beq.n	800450a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044f2:	4b4d      	ldr	r3, [pc, #308]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 030c 	and.w	r3, r3, #12
 80044fa:	2b08      	cmp	r3, #8
 80044fc:	d11c      	bne.n	8004538 <HAL_RCC_OscConfig+0x190>
 80044fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d116      	bne.n	8004538 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800450a:	4b47      	ldr	r3, [pc, #284]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d005      	beq.n	8004522 <HAL_RCC_OscConfig+0x17a>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	2b01      	cmp	r3, #1
 800451c:	d001      	beq.n	8004522 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e1e9      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004522:	4b41      	ldr	r3, [pc, #260]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	493d      	ldr	r1, [pc, #244]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004532:	4313      	orrs	r3, r2
 8004534:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004536:	e040      	b.n	80045ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d023      	beq.n	8004588 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004540:	4b39      	ldr	r3, [pc, #228]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a38      	ldr	r2, [pc, #224]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004546:	f043 0301 	orr.w	r3, r3, #1
 800454a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800454c:	f7fd fdc2 	bl	80020d4 <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004552:	e008      	b.n	8004566 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004554:	f7fd fdbe 	bl	80020d4 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e1c7      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004566:	4b30      	ldr	r3, [pc, #192]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d0f0      	beq.n	8004554 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004572:	4b2d      	ldr	r3, [pc, #180]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	691b      	ldr	r3, [r3, #16]
 800457e:	00db      	lsls	r3, r3, #3
 8004580:	4929      	ldr	r1, [pc, #164]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004582:	4313      	orrs	r3, r2
 8004584:	600b      	str	r3, [r1, #0]
 8004586:	e018      	b.n	80045ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004588:	4b27      	ldr	r3, [pc, #156]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a26      	ldr	r2, [pc, #152]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004594:	f7fd fd9e 	bl	80020d4 <HAL_GetTick>
 8004598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800459a:	e008      	b.n	80045ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800459c:	f7fd fd9a 	bl	80020d4 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d901      	bls.n	80045ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e1a3      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0302 	and.w	r3, r3, #2
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1f0      	bne.n	800459c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0308 	and.w	r3, r3, #8
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d038      	beq.n	8004638 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d019      	beq.n	8004602 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ce:	4b16      	ldr	r3, [pc, #88]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80045d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d2:	4a15      	ldr	r2, [pc, #84]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80045d4:	f043 0301 	orr.w	r3, r3, #1
 80045d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045da:	f7fd fd7b 	bl	80020d4 <HAL_GetTick>
 80045de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045e0:	e008      	b.n	80045f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045e2:	f7fd fd77 	bl	80020d4 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e180      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 80045f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045f8:	f003 0302 	and.w	r3, r3, #2
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0f0      	beq.n	80045e2 <HAL_RCC_OscConfig+0x23a>
 8004600:	e01a      	b.n	8004638 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004602:	4b09      	ldr	r3, [pc, #36]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004604:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004606:	4a08      	ldr	r2, [pc, #32]	@ (8004628 <HAL_RCC_OscConfig+0x280>)
 8004608:	f023 0301 	bic.w	r3, r3, #1
 800460c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800460e:	f7fd fd61 	bl	80020d4 <HAL_GetTick>
 8004612:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004614:	e00a      	b.n	800462c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004616:	f7fd fd5d 	bl	80020d4 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d903      	bls.n	800462c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e166      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
 8004628:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800462c:	4b92      	ldr	r3, [pc, #584]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 800462e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004630:	f003 0302 	and.w	r3, r3, #2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1ee      	bne.n	8004616 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0304 	and.w	r3, r3, #4
 8004640:	2b00      	cmp	r3, #0
 8004642:	f000 80a4 	beq.w	800478e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004646:	4b8c      	ldr	r3, [pc, #560]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d10d      	bne.n	800466e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004652:	4b89      	ldr	r3, [pc, #548]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004656:	4a88      	ldr	r2, [pc, #544]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004658:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800465c:	6413      	str	r3, [r2, #64]	@ 0x40
 800465e:	4b86      	ldr	r3, [pc, #536]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004662:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004666:	60bb      	str	r3, [r7, #8]
 8004668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800466a:	2301      	movs	r3, #1
 800466c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800466e:	4b83      	ldr	r3, [pc, #524]	@ (800487c <HAL_RCC_OscConfig+0x4d4>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004676:	2b00      	cmp	r3, #0
 8004678:	d118      	bne.n	80046ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800467a:	4b80      	ldr	r3, [pc, #512]	@ (800487c <HAL_RCC_OscConfig+0x4d4>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a7f      	ldr	r2, [pc, #508]	@ (800487c <HAL_RCC_OscConfig+0x4d4>)
 8004680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004686:	f7fd fd25 	bl	80020d4 <HAL_GetTick>
 800468a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800468e:	f7fd fd21 	bl	80020d4 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b64      	cmp	r3, #100	@ 0x64
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e12a      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046a0:	4b76      	ldr	r3, [pc, #472]	@ (800487c <HAL_RCC_OscConfig+0x4d4>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d0f0      	beq.n	800468e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d106      	bne.n	80046c2 <HAL_RCC_OscConfig+0x31a>
 80046b4:	4b70      	ldr	r3, [pc, #448]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046b8:	4a6f      	ldr	r2, [pc, #444]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046ba:	f043 0301 	orr.w	r3, r3, #1
 80046be:	6713      	str	r3, [r2, #112]	@ 0x70
 80046c0:	e02d      	b.n	800471e <HAL_RCC_OscConfig+0x376>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10c      	bne.n	80046e4 <HAL_RCC_OscConfig+0x33c>
 80046ca:	4b6b      	ldr	r3, [pc, #428]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ce:	4a6a      	ldr	r2, [pc, #424]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046d0:	f023 0301 	bic.w	r3, r3, #1
 80046d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80046d6:	4b68      	ldr	r3, [pc, #416]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046da:	4a67      	ldr	r2, [pc, #412]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046dc:	f023 0304 	bic.w	r3, r3, #4
 80046e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e2:	e01c      	b.n	800471e <HAL_RCC_OscConfig+0x376>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	2b05      	cmp	r3, #5
 80046ea:	d10c      	bne.n	8004706 <HAL_RCC_OscConfig+0x35e>
 80046ec:	4b62      	ldr	r3, [pc, #392]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046f0:	4a61      	ldr	r2, [pc, #388]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046f2:	f043 0304 	orr.w	r3, r3, #4
 80046f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80046f8:	4b5f      	ldr	r3, [pc, #380]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fc:	4a5e      	ldr	r2, [pc, #376]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80046fe:	f043 0301 	orr.w	r3, r3, #1
 8004702:	6713      	str	r3, [r2, #112]	@ 0x70
 8004704:	e00b      	b.n	800471e <HAL_RCC_OscConfig+0x376>
 8004706:	4b5c      	ldr	r3, [pc, #368]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800470a:	4a5b      	ldr	r2, [pc, #364]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 800470c:	f023 0301 	bic.w	r3, r3, #1
 8004710:	6713      	str	r3, [r2, #112]	@ 0x70
 8004712:	4b59      	ldr	r3, [pc, #356]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004716:	4a58      	ldr	r2, [pc, #352]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004718:	f023 0304 	bic.w	r3, r3, #4
 800471c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d015      	beq.n	8004752 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004726:	f7fd fcd5 	bl	80020d4 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800472c:	e00a      	b.n	8004744 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800472e:	f7fd fcd1 	bl	80020d4 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	f241 3288 	movw	r2, #5000	@ 0x1388
 800473c:	4293      	cmp	r3, r2
 800473e:	d901      	bls.n	8004744 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e0d8      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004744:	4b4c      	ldr	r3, [pc, #304]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004746:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0ee      	beq.n	800472e <HAL_RCC_OscConfig+0x386>
 8004750:	e014      	b.n	800477c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004752:	f7fd fcbf 	bl	80020d4 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004758:	e00a      	b.n	8004770 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800475a:	f7fd fcbb 	bl	80020d4 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004768:	4293      	cmp	r3, r2
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e0c2      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004770:	4b41      	ldr	r3, [pc, #260]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004774:	f003 0302 	and.w	r3, r3, #2
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1ee      	bne.n	800475a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800477c:	7dfb      	ldrb	r3, [r7, #23]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d105      	bne.n	800478e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004782:	4b3d      	ldr	r3, [pc, #244]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004786:	4a3c      	ldr	r2, [pc, #240]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004788:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800478c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 80ae 	beq.w	80048f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004798:	4b37      	ldr	r3, [pc, #220]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f003 030c 	and.w	r3, r3, #12
 80047a0:	2b08      	cmp	r3, #8
 80047a2:	d06d      	beq.n	8004880 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d14b      	bne.n	8004844 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047ac:	4b32      	ldr	r3, [pc, #200]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a31      	ldr	r2, [pc, #196]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80047b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b8:	f7fd fc8c 	bl	80020d4 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047be:	e008      	b.n	80047d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c0:	f7fd fc88 	bl	80020d4 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e091      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047d2:	4b29      	ldr	r3, [pc, #164]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1f0      	bne.n	80047c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	69da      	ldr	r2, [r3, #28]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a1b      	ldr	r3, [r3, #32]
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ec:	019b      	lsls	r3, r3, #6
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f4:	085b      	lsrs	r3, r3, #1
 80047f6:	3b01      	subs	r3, #1
 80047f8:	041b      	lsls	r3, r3, #16
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004800:	061b      	lsls	r3, r3, #24
 8004802:	431a      	orrs	r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004808:	071b      	lsls	r3, r3, #28
 800480a:	491b      	ldr	r1, [pc, #108]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 800480c:	4313      	orrs	r3, r2
 800480e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004810:	4b19      	ldr	r3, [pc, #100]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a18      	ldr	r2, [pc, #96]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004816:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800481a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800481c:	f7fd fc5a 	bl	80020d4 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004824:	f7fd fc56 	bl	80020d4 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e05f      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004836:	4b10      	ldr	r3, [pc, #64]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0f0      	beq.n	8004824 <HAL_RCC_OscConfig+0x47c>
 8004842:	e057      	b.n	80048f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004844:	4b0c      	ldr	r3, [pc, #48]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a0b      	ldr	r2, [pc, #44]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 800484a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800484e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004850:	f7fd fc40 	bl	80020d4 <HAL_GetTick>
 8004854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004856:	e008      	b.n	800486a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004858:	f7fd fc3c 	bl	80020d4 <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	2b02      	cmp	r3, #2
 8004864:	d901      	bls.n	800486a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e045      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800486a:	4b03      	ldr	r3, [pc, #12]	@ (8004878 <HAL_RCC_OscConfig+0x4d0>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d1f0      	bne.n	8004858 <HAL_RCC_OscConfig+0x4b0>
 8004876:	e03d      	b.n	80048f4 <HAL_RCC_OscConfig+0x54c>
 8004878:	40023800 	.word	0x40023800
 800487c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004880:	4b1f      	ldr	r3, [pc, #124]	@ (8004900 <HAL_RCC_OscConfig+0x558>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d030      	beq.n	80048f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004898:	429a      	cmp	r2, r3
 800489a:	d129      	bne.n	80048f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d122      	bne.n	80048f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048b0:	4013      	ands	r3, r2
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d119      	bne.n	80048f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c6:	085b      	lsrs	r3, r3, #1
 80048c8:	3b01      	subs	r3, #1
 80048ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d10f      	bne.n	80048f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80048dc:	429a      	cmp	r2, r3
 80048de:	d107      	bne.n	80048f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d001      	beq.n	80048f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	e000      	b.n	80048f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3718      	adds	r7, #24
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	40023800 	.word	0x40023800

08004904 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
 800490c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e0d0      	b.n	8004abe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800491c:	4b6a      	ldr	r3, [pc, #424]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c4>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 030f 	and.w	r3, r3, #15
 8004924:	683a      	ldr	r2, [r7, #0]
 8004926:	429a      	cmp	r2, r3
 8004928:	d910      	bls.n	800494c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800492a:	4b67      	ldr	r3, [pc, #412]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c4>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f023 020f 	bic.w	r2, r3, #15
 8004932:	4965      	ldr	r1, [pc, #404]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	4313      	orrs	r3, r2
 8004938:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800493a:	4b63      	ldr	r3, [pc, #396]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c4>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 030f 	and.w	r3, r3, #15
 8004942:	683a      	ldr	r2, [r7, #0]
 8004944:	429a      	cmp	r2, r3
 8004946:	d001      	beq.n	800494c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e0b8      	b.n	8004abe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b00      	cmp	r3, #0
 8004956:	d020      	beq.n	800499a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0304 	and.w	r3, r3, #4
 8004960:	2b00      	cmp	r3, #0
 8004962:	d005      	beq.n	8004970 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004964:	4b59      	ldr	r3, [pc, #356]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	4a58      	ldr	r2, [pc, #352]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 800496a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800496e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0308 	and.w	r3, r3, #8
 8004978:	2b00      	cmp	r3, #0
 800497a:	d005      	beq.n	8004988 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800497c:	4b53      	ldr	r3, [pc, #332]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	4a52      	ldr	r2, [pc, #328]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004982:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004986:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004988:	4b50      	ldr	r3, [pc, #320]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	494d      	ldr	r1, [pc, #308]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004996:	4313      	orrs	r3, r2
 8004998:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d040      	beq.n	8004a28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d107      	bne.n	80049be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ae:	4b47      	ldr	r3, [pc, #284]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d115      	bne.n	80049e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e07f      	b.n	8004abe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d107      	bne.n	80049d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049c6:	4b41      	ldr	r3, [pc, #260]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d109      	bne.n	80049e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e073      	b.n	8004abe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049d6:	4b3d      	ldr	r3, [pc, #244]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0302 	and.w	r3, r3, #2
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e06b      	b.n	8004abe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049e6:	4b39      	ldr	r3, [pc, #228]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f023 0203 	bic.w	r2, r3, #3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	4936      	ldr	r1, [pc, #216]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049f8:	f7fd fb6c 	bl	80020d4 <HAL_GetTick>
 80049fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049fe:	e00a      	b.n	8004a16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a00:	f7fd fb68 	bl	80020d4 <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e053      	b.n	8004abe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a16:	4b2d      	ldr	r3, [pc, #180]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f003 020c 	and.w	r2, r3, #12
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d1eb      	bne.n	8004a00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a28:	4b27      	ldr	r3, [pc, #156]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 030f 	and.w	r3, r3, #15
 8004a30:	683a      	ldr	r2, [r7, #0]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d210      	bcs.n	8004a58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a36:	4b24      	ldr	r3, [pc, #144]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f023 020f 	bic.w	r2, r3, #15
 8004a3e:	4922      	ldr	r1, [pc, #136]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a46:	4b20      	ldr	r3, [pc, #128]	@ (8004ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 030f 	and.w	r3, r3, #15
 8004a4e:	683a      	ldr	r2, [r7, #0]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d001      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e032      	b.n	8004abe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0304 	and.w	r3, r3, #4
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d008      	beq.n	8004a76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a64:	4b19      	ldr	r3, [pc, #100]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	4916      	ldr	r1, [pc, #88]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0308 	and.w	r3, r3, #8
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d009      	beq.n	8004a96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a82:	4b12      	ldr	r3, [pc, #72]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	490e      	ldr	r1, [pc, #56]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a96:	f000 f821 	bl	8004adc <HAL_RCC_GetSysClockFreq>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004acc <HAL_RCC_ClockConfig+0x1c8>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	091b      	lsrs	r3, r3, #4
 8004aa2:	f003 030f 	and.w	r3, r3, #15
 8004aa6:	490a      	ldr	r1, [pc, #40]	@ (8004ad0 <HAL_RCC_ClockConfig+0x1cc>)
 8004aa8:	5ccb      	ldrb	r3, [r1, r3]
 8004aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8004aae:	4a09      	ldr	r2, [pc, #36]	@ (8004ad4 <HAL_RCC_ClockConfig+0x1d0>)
 8004ab0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ab2:	4b09      	ldr	r3, [pc, #36]	@ (8004ad8 <HAL_RCC_ClockConfig+0x1d4>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7fc feda 	bl	8001870 <HAL_InitTick>

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3710      	adds	r7, #16
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	40023c00 	.word	0x40023c00
 8004acc:	40023800 	.word	0x40023800
 8004ad0:	08019950 	.word	0x08019950
 8004ad4:	20000000 	.word	0x20000000
 8004ad8:	20000004 	.word	0x20000004

08004adc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ae0:	b094      	sub	sp, #80	@ 0x50
 8004ae2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ae8:	2300      	movs	r3, #0
 8004aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004aec:	2300      	movs	r3, #0
 8004aee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004af0:	2300      	movs	r3, #0
 8004af2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004af4:	4b79      	ldr	r3, [pc, #484]	@ (8004cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f003 030c 	and.w	r3, r3, #12
 8004afc:	2b08      	cmp	r3, #8
 8004afe:	d00d      	beq.n	8004b1c <HAL_RCC_GetSysClockFreq+0x40>
 8004b00:	2b08      	cmp	r3, #8
 8004b02:	f200 80e1 	bhi.w	8004cc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d002      	beq.n	8004b10 <HAL_RCC_GetSysClockFreq+0x34>
 8004b0a:	2b04      	cmp	r3, #4
 8004b0c:	d003      	beq.n	8004b16 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b0e:	e0db      	b.n	8004cc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b10:	4b73      	ldr	r3, [pc, #460]	@ (8004ce0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b14:	e0db      	b.n	8004cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b16:	4b73      	ldr	r3, [pc, #460]	@ (8004ce4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b1a:	e0d8      	b.n	8004cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b1c:	4b6f      	ldr	r3, [pc, #444]	@ (8004cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004b26:	4b6d      	ldr	r3, [pc, #436]	@ (8004cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d063      	beq.n	8004bfa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b32:	4b6a      	ldr	r3, [pc, #424]	@ (8004cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	099b      	lsrs	r3, r3, #6
 8004b38:	2200      	movs	r2, #0
 8004b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b44:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b46:	2300      	movs	r3, #0
 8004b48:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b4e:	4622      	mov	r2, r4
 8004b50:	462b      	mov	r3, r5
 8004b52:	f04f 0000 	mov.w	r0, #0
 8004b56:	f04f 0100 	mov.w	r1, #0
 8004b5a:	0159      	lsls	r1, r3, #5
 8004b5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b60:	0150      	lsls	r0, r2, #5
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	4621      	mov	r1, r4
 8004b68:	1a51      	subs	r1, r2, r1
 8004b6a:	6139      	str	r1, [r7, #16]
 8004b6c:	4629      	mov	r1, r5
 8004b6e:	eb63 0301 	sbc.w	r3, r3, r1
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	f04f 0200 	mov.w	r2, #0
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b80:	4659      	mov	r1, fp
 8004b82:	018b      	lsls	r3, r1, #6
 8004b84:	4651      	mov	r1, sl
 8004b86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b8a:	4651      	mov	r1, sl
 8004b8c:	018a      	lsls	r2, r1, #6
 8004b8e:	4651      	mov	r1, sl
 8004b90:	ebb2 0801 	subs.w	r8, r2, r1
 8004b94:	4659      	mov	r1, fp
 8004b96:	eb63 0901 	sbc.w	r9, r3, r1
 8004b9a:	f04f 0200 	mov.w	r2, #0
 8004b9e:	f04f 0300 	mov.w	r3, #0
 8004ba2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ba6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004baa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bae:	4690      	mov	r8, r2
 8004bb0:	4699      	mov	r9, r3
 8004bb2:	4623      	mov	r3, r4
 8004bb4:	eb18 0303 	adds.w	r3, r8, r3
 8004bb8:	60bb      	str	r3, [r7, #8]
 8004bba:	462b      	mov	r3, r5
 8004bbc:	eb49 0303 	adc.w	r3, r9, r3
 8004bc0:	60fb      	str	r3, [r7, #12]
 8004bc2:	f04f 0200 	mov.w	r2, #0
 8004bc6:	f04f 0300 	mov.w	r3, #0
 8004bca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bce:	4629      	mov	r1, r5
 8004bd0:	024b      	lsls	r3, r1, #9
 8004bd2:	4621      	mov	r1, r4
 8004bd4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bd8:	4621      	mov	r1, r4
 8004bda:	024a      	lsls	r2, r1, #9
 8004bdc:	4610      	mov	r0, r2
 8004bde:	4619      	mov	r1, r3
 8004be0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004be2:	2200      	movs	r2, #0
 8004be4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004be6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004be8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004bec:	f7fb fb90 	bl	8000310 <__aeabi_uldivmod>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bf8:	e058      	b.n	8004cac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bfa:	4b38      	ldr	r3, [pc, #224]	@ (8004cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	099b      	lsrs	r3, r3, #6
 8004c00:	2200      	movs	r2, #0
 8004c02:	4618      	mov	r0, r3
 8004c04:	4611      	mov	r1, r2
 8004c06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c0a:	623b      	str	r3, [r7, #32]
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c14:	4642      	mov	r2, r8
 8004c16:	464b      	mov	r3, r9
 8004c18:	f04f 0000 	mov.w	r0, #0
 8004c1c:	f04f 0100 	mov.w	r1, #0
 8004c20:	0159      	lsls	r1, r3, #5
 8004c22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c26:	0150      	lsls	r0, r2, #5
 8004c28:	4602      	mov	r2, r0
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	4641      	mov	r1, r8
 8004c2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c32:	4649      	mov	r1, r9
 8004c34:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c38:	f04f 0200 	mov.w	r2, #0
 8004c3c:	f04f 0300 	mov.w	r3, #0
 8004c40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c4c:	ebb2 040a 	subs.w	r4, r2, sl
 8004c50:	eb63 050b 	sbc.w	r5, r3, fp
 8004c54:	f04f 0200 	mov.w	r2, #0
 8004c58:	f04f 0300 	mov.w	r3, #0
 8004c5c:	00eb      	lsls	r3, r5, #3
 8004c5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c62:	00e2      	lsls	r2, r4, #3
 8004c64:	4614      	mov	r4, r2
 8004c66:	461d      	mov	r5, r3
 8004c68:	4643      	mov	r3, r8
 8004c6a:	18e3      	adds	r3, r4, r3
 8004c6c:	603b      	str	r3, [r7, #0]
 8004c6e:	464b      	mov	r3, r9
 8004c70:	eb45 0303 	adc.w	r3, r5, r3
 8004c74:	607b      	str	r3, [r7, #4]
 8004c76:	f04f 0200 	mov.w	r2, #0
 8004c7a:	f04f 0300 	mov.w	r3, #0
 8004c7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c82:	4629      	mov	r1, r5
 8004c84:	028b      	lsls	r3, r1, #10
 8004c86:	4621      	mov	r1, r4
 8004c88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c8c:	4621      	mov	r1, r4
 8004c8e:	028a      	lsls	r2, r1, #10
 8004c90:	4610      	mov	r0, r2
 8004c92:	4619      	mov	r1, r3
 8004c94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c96:	2200      	movs	r2, #0
 8004c98:	61bb      	str	r3, [r7, #24]
 8004c9a:	61fa      	str	r2, [r7, #28]
 8004c9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ca0:	f7fb fb36 	bl	8000310 <__aeabi_uldivmod>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	4613      	mov	r3, r2
 8004caa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004cac:	4b0b      	ldr	r3, [pc, #44]	@ (8004cdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	0c1b      	lsrs	r3, r3, #16
 8004cb2:	f003 0303 	and.w	r3, r3, #3
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	005b      	lsls	r3, r3, #1
 8004cba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004cbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004cc6:	e002      	b.n	8004cce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cc8:	4b05      	ldr	r3, [pc, #20]	@ (8004ce0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ccc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3750      	adds	r7, #80	@ 0x50
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cda:	bf00      	nop
 8004cdc:	40023800 	.word	0x40023800
 8004ce0:	00f42400 	.word	0x00f42400
 8004ce4:	007a1200 	.word	0x007a1200

08004ce8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cec:	4b03      	ldr	r3, [pc, #12]	@ (8004cfc <HAL_RCC_GetHCLKFreq+0x14>)
 8004cee:	681b      	ldr	r3, [r3, #0]
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	20000000 	.word	0x20000000

08004d00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d04:	f7ff fff0 	bl	8004ce8 <HAL_RCC_GetHCLKFreq>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	4b05      	ldr	r3, [pc, #20]	@ (8004d20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	0a9b      	lsrs	r3, r3, #10
 8004d10:	f003 0307 	and.w	r3, r3, #7
 8004d14:	4903      	ldr	r1, [pc, #12]	@ (8004d24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d16:	5ccb      	ldrb	r3, [r1, r3]
 8004d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	40023800 	.word	0x40023800
 8004d24:	08019960 	.word	0x08019960

08004d28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d2c:	f7ff ffdc 	bl	8004ce8 <HAL_RCC_GetHCLKFreq>
 8004d30:	4602      	mov	r2, r0
 8004d32:	4b05      	ldr	r3, [pc, #20]	@ (8004d48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	0b5b      	lsrs	r3, r3, #13
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	4903      	ldr	r1, [pc, #12]	@ (8004d4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d3e:	5ccb      	ldrb	r3, [r1, r3]
 8004d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	40023800 	.word	0x40023800
 8004d4c:	08019960 	.word	0x08019960

08004d50 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	220f      	movs	r2, #15
 8004d5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d60:	4b12      	ldr	r3, [pc, #72]	@ (8004dac <HAL_RCC_GetClockConfig+0x5c>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f003 0203 	and.w	r2, r3, #3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8004dac <HAL_RCC_GetClockConfig+0x5c>)
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004d78:	4b0c      	ldr	r3, [pc, #48]	@ (8004dac <HAL_RCC_GetClockConfig+0x5c>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004d84:	4b09      	ldr	r3, [pc, #36]	@ (8004dac <HAL_RCC_GetClockConfig+0x5c>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	08db      	lsrs	r3, r3, #3
 8004d8a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004d92:	4b07      	ldr	r3, [pc, #28]	@ (8004db0 <HAL_RCC_GetClockConfig+0x60>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 020f 	and.w	r2, r3, #15
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	601a      	str	r2, [r3, #0]
}
 8004d9e:	bf00      	nop
 8004da0:	370c      	adds	r7, #12
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	40023800 	.word	0x40023800
 8004db0:	40023c00 	.word	0x40023c00

08004db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b088      	sub	sp, #32
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d012      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ddc:	4b69      	ldr	r3, [pc, #420]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	4a68      	ldr	r2, [pc, #416]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004de2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004de6:	6093      	str	r3, [r2, #8]
 8004de8:	4b66      	ldr	r3, [pc, #408]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df0:	4964      	ldr	r1, [pc, #400]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d017      	beq.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e0e:	4b5d      	ldr	r3, [pc, #372]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e14:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1c:	4959      	ldr	r1, [pc, #356]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e2c:	d101      	bne.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d101      	bne.n	8004e3e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d017      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e4a:	4b4e      	ldr	r3, [pc, #312]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e50:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e58:	494a      	ldr	r1, [pc, #296]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e68:	d101      	bne.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d101      	bne.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004e76:	2301      	movs	r3, #1
 8004e78:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004e86:	2301      	movs	r3, #1
 8004e88:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f000 808b 	beq.w	8004fae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e98:	4b3a      	ldr	r3, [pc, #232]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9c:	4a39      	ldr	r2, [pc, #228]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ea2:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ea4:	4b37      	ldr	r3, [pc, #220]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eac:	60bb      	str	r3, [r7, #8]
 8004eae:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004eb0:	4b35      	ldr	r3, [pc, #212]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a34      	ldr	r2, [pc, #208]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004eb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004eba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ebc:	f7fd f90a 	bl	80020d4 <HAL_GetTick>
 8004ec0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ec4:	f7fd f906 	bl	80020d4 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b64      	cmp	r3, #100	@ 0x64
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e38f      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ed6:	4b2c      	ldr	r3, [pc, #176]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d0f0      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ee2:	4b28      	ldr	r3, [pc, #160]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eea:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d035      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d02e      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f00:	4b20      	ldr	r3, [pc, #128]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f08:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f0a:	4b1e      	ldr	r3, [pc, #120]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f0e:	4a1d      	ldr	r2, [pc, #116]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f14:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f16:	4b1b      	ldr	r3, [pc, #108]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f20:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f22:	4a18      	ldr	r2, [pc, #96]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f28:	4b16      	ldr	r3, [pc, #88]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2c:	f003 0301 	and.w	r3, r3, #1
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d114      	bne.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f34:	f7fd f8ce 	bl	80020d4 <HAL_GetTick>
 8004f38:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f3a:	e00a      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f3c:	f7fd f8ca 	bl	80020d4 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e351      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f52:	4b0c      	ldr	r3, [pc, #48]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d0ee      	beq.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f6a:	d111      	bne.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004f6c:	4b05      	ldr	r3, [pc, #20]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004f78:	4b04      	ldr	r3, [pc, #16]	@ (8004f8c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f7a:	400b      	ands	r3, r1
 8004f7c:	4901      	ldr	r1, [pc, #4]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	608b      	str	r3, [r1, #8]
 8004f82:	e00b      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004f84:	40023800 	.word	0x40023800
 8004f88:	40007000 	.word	0x40007000
 8004f8c:	0ffffcff 	.word	0x0ffffcff
 8004f90:	4bac      	ldr	r3, [pc, #688]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	4aab      	ldr	r2, [pc, #684]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f96:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f9a:	6093      	str	r3, [r2, #8]
 8004f9c:	4ba9      	ldr	r3, [pc, #676]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f9e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fa8:	49a6      	ldr	r1, [pc, #664]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0310 	and.w	r3, r3, #16
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d010      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fba:	4ba2      	ldr	r3, [pc, #648]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fc0:	4aa0      	ldr	r2, [pc, #640]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fc6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004fca:	4b9e      	ldr	r3, [pc, #632]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fcc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd4:	499b      	ldr	r1, [pc, #620]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d00a      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fe8:	4b96      	ldr	r3, [pc, #600]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ff6:	4993      	ldr	r1, [pc, #588]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00a      	beq.n	8005020 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800500a:	4b8e      	ldr	r3, [pc, #568]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800500c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005010:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005018:	498a      	ldr	r1, [pc, #552]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800501a:	4313      	orrs	r3, r2
 800501c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d00a      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800502c:	4b85      	ldr	r3, [pc, #532]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800502e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005032:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800503a:	4982      	ldr	r1, [pc, #520]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800503c:	4313      	orrs	r3, r2
 800503e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00a      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800504e:	4b7d      	ldr	r3, [pc, #500]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005050:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005054:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800505c:	4979      	ldr	r1, [pc, #484]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800505e:	4313      	orrs	r3, r2
 8005060:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00a      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005070:	4b74      	ldr	r3, [pc, #464]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005076:	f023 0203 	bic.w	r2, r3, #3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800507e:	4971      	ldr	r1, [pc, #452]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005080:	4313      	orrs	r3, r2
 8005082:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00a      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005092:	4b6c      	ldr	r3, [pc, #432]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005098:	f023 020c 	bic.w	r2, r3, #12
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050a0:	4968      	ldr	r1, [pc, #416]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00a      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050b4:	4b63      	ldr	r3, [pc, #396]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ba:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050c2:	4960      	ldr	r1, [pc, #384]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00a      	beq.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050dc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050e4:	4957      	ldr	r1, [pc, #348]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050e6:	4313      	orrs	r3, r2
 80050e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00a      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050f8:	4b52      	ldr	r3, [pc, #328]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005106:	494f      	ldr	r1, [pc, #316]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005108:	4313      	orrs	r3, r2
 800510a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00a      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800511a:	4b4a      	ldr	r3, [pc, #296]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800511c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005120:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005128:	4946      	ldr	r1, [pc, #280]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800512a:	4313      	orrs	r3, r2
 800512c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00a      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800513c:	4b41      	ldr	r3, [pc, #260]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800513e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005142:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800514a:	493e      	ldr	r1, [pc, #248]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800514c:	4313      	orrs	r3, r2
 800514e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00a      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800515e:	4b39      	ldr	r3, [pc, #228]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005164:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800516c:	4935      	ldr	r1, [pc, #212]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800516e:	4313      	orrs	r3, r2
 8005170:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00a      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005180:	4b30      	ldr	r3, [pc, #192]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005186:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800518e:	492d      	ldr	r1, [pc, #180]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005190:	4313      	orrs	r3, r2
 8005192:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d011      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80051a2:	4b28      	ldr	r3, [pc, #160]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051a8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051b0:	4924      	ldr	r1, [pc, #144]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051c0:	d101      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80051c2:	2301      	movs	r3, #1
 80051c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d001      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80051d2:	2301      	movs	r3, #1
 80051d4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00a      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051e2:	4b18      	ldr	r3, [pc, #96]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051e8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051f0:	4914      	ldr	r1, [pc, #80]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00b      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005204:	4b0f      	ldr	r3, [pc, #60]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800520a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005214:	490b      	ldr	r1, [pc, #44]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005216:	4313      	orrs	r3, r2
 8005218:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00f      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005228:	4b06      	ldr	r3, [pc, #24]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800522a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800522e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005238:	4902      	ldr	r1, [pc, #8]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800523a:	4313      	orrs	r3, r2
 800523c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005240:	e002      	b.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005242:	bf00      	nop
 8005244:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005250:	2b00      	cmp	r3, #0
 8005252:	d00b      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005254:	4b8a      	ldr	r3, [pc, #552]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005256:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800525a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005264:	4986      	ldr	r1, [pc, #536]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005266:	4313      	orrs	r3, r2
 8005268:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00b      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005278:	4b81      	ldr	r3, [pc, #516]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800527a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800527e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005288:	497d      	ldr	r1, [pc, #500]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800528a:	4313      	orrs	r3, r2
 800528c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d006      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	f000 80d6 	beq.w	8005450 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80052a4:	4b76      	ldr	r3, [pc, #472]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a75      	ldr	r2, [pc, #468]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052b0:	f7fc ff10 	bl	80020d4 <HAL_GetTick>
 80052b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052b6:	e008      	b.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80052b8:	f7fc ff0c 	bl	80020d4 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	2b64      	cmp	r3, #100	@ 0x64
 80052c4:	d901      	bls.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e195      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052ca:	4b6d      	ldr	r3, [pc, #436]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1f0      	bne.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0301 	and.w	r3, r3, #1
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d021      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d11d      	bne.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052ea:	4b65      	ldr	r3, [pc, #404]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052f0:	0c1b      	lsrs	r3, r3, #16
 80052f2:	f003 0303 	and.w	r3, r3, #3
 80052f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80052f8:	4b61      	ldr	r3, [pc, #388]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052fe:	0e1b      	lsrs	r3, r3, #24
 8005300:	f003 030f 	and.w	r3, r3, #15
 8005304:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	019a      	lsls	r2, r3, #6
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	041b      	lsls	r3, r3, #16
 8005310:	431a      	orrs	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	061b      	lsls	r3, r3, #24
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	071b      	lsls	r3, r3, #28
 800531e:	4958      	ldr	r1, [pc, #352]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005320:	4313      	orrs	r3, r2
 8005322:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d004      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005336:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800533a:	d00a      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005344:	2b00      	cmp	r3, #0
 8005346:	d02e      	beq.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005350:	d129      	bne.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005352:	4b4b      	ldr	r3, [pc, #300]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005354:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005358:	0c1b      	lsrs	r3, r3, #16
 800535a:	f003 0303 	and.w	r3, r3, #3
 800535e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005360:	4b47      	ldr	r3, [pc, #284]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005362:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005366:	0f1b      	lsrs	r3, r3, #28
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	019a      	lsls	r2, r3, #6
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	041b      	lsls	r3, r3, #16
 8005378:	431a      	orrs	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	061b      	lsls	r3, r3, #24
 8005380:	431a      	orrs	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	071b      	lsls	r3, r3, #28
 8005386:	493e      	ldr	r1, [pc, #248]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005388:	4313      	orrs	r3, r2
 800538a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800538e:	4b3c      	ldr	r3, [pc, #240]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005390:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005394:	f023 021f 	bic.w	r2, r3, #31
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800539c:	3b01      	subs	r3, #1
 800539e:	4938      	ldr	r1, [pc, #224]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053a0:	4313      	orrs	r3, r2
 80053a2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d01d      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80053b2:	4b33      	ldr	r3, [pc, #204]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053b8:	0e1b      	lsrs	r3, r3, #24
 80053ba:	f003 030f 	and.w	r3, r3, #15
 80053be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053c0:	4b2f      	ldr	r3, [pc, #188]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053c6:	0f1b      	lsrs	r3, r3, #28
 80053c8:	f003 0307 	and.w	r3, r3, #7
 80053cc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	019a      	lsls	r2, r3, #6
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	041b      	lsls	r3, r3, #16
 80053da:	431a      	orrs	r2, r3
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	061b      	lsls	r3, r3, #24
 80053e0:	431a      	orrs	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	071b      	lsls	r3, r3, #28
 80053e6:	4926      	ldr	r1, [pc, #152]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d011      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	019a      	lsls	r2, r3, #6
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	041b      	lsls	r3, r3, #16
 8005406:	431a      	orrs	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	061b      	lsls	r3, r3, #24
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	071b      	lsls	r3, r3, #28
 8005416:	491a      	ldr	r1, [pc, #104]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005418:	4313      	orrs	r3, r2
 800541a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800541e:	4b18      	ldr	r3, [pc, #96]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a17      	ldr	r2, [pc, #92]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005424:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005428:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800542a:	f7fc fe53 	bl	80020d4 <HAL_GetTick>
 800542e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005430:	e008      	b.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005432:	f7fc fe4f 	bl	80020d4 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b64      	cmp	r3, #100	@ 0x64
 800543e:	d901      	bls.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e0d8      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005444:	4b0e      	ldr	r3, [pc, #56]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0f0      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	2b01      	cmp	r3, #1
 8005454:	f040 80ce 	bne.w	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005458:	4b09      	ldr	r3, [pc, #36]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a08      	ldr	r2, [pc, #32]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800545e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005462:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005464:	f7fc fe36 	bl	80020d4 <HAL_GetTick>
 8005468:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800546a:	e00b      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800546c:	f7fc fe32 	bl	80020d4 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b64      	cmp	r3, #100	@ 0x64
 8005478:	d904      	bls.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e0bb      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800547e:	bf00      	nop
 8005480:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005484:	4b5e      	ldr	r3, [pc, #376]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800548c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005490:	d0ec      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d003      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d009      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d02e      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d12a      	bne.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80054ba:	4b51      	ldr	r3, [pc, #324]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c0:	0c1b      	lsrs	r3, r3, #16
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054c8:	4b4d      	ldr	r3, [pc, #308]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ce:	0f1b      	lsrs	r3, r3, #28
 80054d0:	f003 0307 	and.w	r3, r3, #7
 80054d4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	019a      	lsls	r2, r3, #6
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	041b      	lsls	r3, r3, #16
 80054e0:	431a      	orrs	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	061b      	lsls	r3, r3, #24
 80054e8:	431a      	orrs	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	071b      	lsls	r3, r3, #28
 80054ee:	4944      	ldr	r1, [pc, #272]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80054f6:	4b42      	ldr	r3, [pc, #264]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054fc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005504:	3b01      	subs	r3, #1
 8005506:	021b      	lsls	r3, r3, #8
 8005508:	493d      	ldr	r1, [pc, #244]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800550a:	4313      	orrs	r3, r2
 800550c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d022      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005520:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005524:	d11d      	bne.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005526:	4b36      	ldr	r3, [pc, #216]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552c:	0e1b      	lsrs	r3, r3, #24
 800552e:	f003 030f 	and.w	r3, r3, #15
 8005532:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005534:	4b32      	ldr	r3, [pc, #200]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553a:	0f1b      	lsrs	r3, r3, #28
 800553c:	f003 0307 	and.w	r3, r3, #7
 8005540:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	019a      	lsls	r2, r3, #6
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	041b      	lsls	r3, r3, #16
 800554e:	431a      	orrs	r2, r3
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	061b      	lsls	r3, r3, #24
 8005554:	431a      	orrs	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	071b      	lsls	r3, r3, #28
 800555a:	4929      	ldr	r1, [pc, #164]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800555c:	4313      	orrs	r3, r2
 800555e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	2b00      	cmp	r3, #0
 800556c:	d028      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800556e:	4b24      	ldr	r3, [pc, #144]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005574:	0e1b      	lsrs	r3, r3, #24
 8005576:	f003 030f 	and.w	r3, r3, #15
 800557a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800557c:	4b20      	ldr	r3, [pc, #128]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800557e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005582:	0c1b      	lsrs	r3, r3, #16
 8005584:	f003 0303 	and.w	r3, r3, #3
 8005588:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	019a      	lsls	r2, r3, #6
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	041b      	lsls	r3, r3, #16
 8005594:	431a      	orrs	r2, r3
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	061b      	lsls	r3, r3, #24
 800559a:	431a      	orrs	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	69db      	ldr	r3, [r3, #28]
 80055a0:	071b      	lsls	r3, r3, #28
 80055a2:	4917      	ldr	r1, [pc, #92]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80055aa:	4b15      	ldr	r3, [pc, #84]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055b8:	4911      	ldr	r1, [pc, #68]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80055c0:	4b0f      	ldr	r3, [pc, #60]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a0e      	ldr	r2, [pc, #56]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055cc:	f7fc fd82 	bl	80020d4 <HAL_GetTick>
 80055d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055d2:	e008      	b.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055d4:	f7fc fd7e 	bl	80020d4 <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	2b64      	cmp	r3, #100	@ 0x64
 80055e0:	d901      	bls.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e007      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055e6:	4b06      	ldr	r3, [pc, #24]	@ (8005600 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055f2:	d1ef      	bne.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3720      	adds	r7, #32
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40023800 	.word	0x40023800

08005604 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d101      	bne.n	8005616 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e01c      	b.n	8005650 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	795b      	ldrb	r3, [r3, #5]
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b00      	cmp	r3, #0
 800561e:	d105      	bne.n	800562c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f7fc f844 	bl	80016b4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2202      	movs	r2, #2
 8005630:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f042 0204 	orr.w	r2, r2, #4
 8005640:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
 8005660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005662:	2300      	movs	r3, #0
 8005664:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	791b      	ldrb	r3, [r3, #4]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d101      	bne.n	8005672 <HAL_RNG_GenerateRandomNumber+0x1a>
 800566e:	2302      	movs	r3, #2
 8005670:	e044      	b.n	80056fc <HAL_RNG_GenerateRandomNumber+0xa4>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2201      	movs	r2, #1
 8005676:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	795b      	ldrb	r3, [r3, #5]
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b01      	cmp	r3, #1
 8005680:	d133      	bne.n	80056ea <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2202      	movs	r2, #2
 8005686:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005688:	f7fc fd24 	bl	80020d4 <HAL_GetTick>
 800568c:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800568e:	e018      	b.n	80056c2 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005690:	f7fc fd20 	bl	80020d4 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b02      	cmp	r3, #2
 800569c:	d911      	bls.n	80056c2 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d00a      	beq.n	80056c2 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2202      	movs	r2, #2
 80056b6:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e01c      	b.n	80056fc <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d1df      	bne.n	8005690 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689a      	ldr	r2, [r3, #8]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	715a      	strb	r2, [r3, #5]
 80056e8:	e004      	b.n	80056f4 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2204      	movs	r2, #4
 80056ee:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	711a      	strb	r2, [r3, #4]

  return status;
 80056fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3710      	adds	r7, #16
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e09d      	b.n	8005852 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571a:	2b00      	cmp	r3, #0
 800571c:	d108      	bne.n	8005730 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005726:	d009      	beq.n	800573c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	61da      	str	r2, [r3, #28]
 800572e:	e005      	b.n	800573c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005748:	b2db      	uxtb	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	d106      	bne.n	800575c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f7fc f81e 	bl	8001798 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2202      	movs	r2, #2
 8005760:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005772:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800577c:	d902      	bls.n	8005784 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800577e:	2300      	movs	r3, #0
 8005780:	60fb      	str	r3, [r7, #12]
 8005782:	e002      	b.n	800578a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005784:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005788:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005792:	d007      	beq.n	80057a4 <HAL_SPI_Init+0xa0>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800579c:	d002      	beq.n	80057a4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80057b4:	431a      	orrs	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	431a      	orrs	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	f003 0301 	and.w	r3, r3, #1
 80057c8:	431a      	orrs	r2, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057d2:	431a      	orrs	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057dc:	431a      	orrs	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a1b      	ldr	r3, [r3, #32]
 80057e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057e6:	ea42 0103 	orr.w	r1, r2, r3
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ee:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	0c1b      	lsrs	r3, r3, #16
 8005800:	f003 0204 	and.w	r2, r3, #4
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005808:	f003 0310 	and.w	r3, r3, #16
 800580c:	431a      	orrs	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005812:	f003 0308 	and.w	r3, r3, #8
 8005816:	431a      	orrs	r2, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005820:	ea42 0103 	orr.w	r1, r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	430a      	orrs	r2, r1
 8005830:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	69da      	ldr	r2, [r3, #28]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005840:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3710      	adds	r7, #16
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b088      	sub	sp, #32
 800585e:	af00      	add	r7, sp, #0
 8005860:	60f8      	str	r0, [r7, #12]
 8005862:	60b9      	str	r1, [r7, #8]
 8005864:	603b      	str	r3, [r7, #0]
 8005866:	4613      	mov	r3, r2
 8005868:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800586a:	f7fc fc33 	bl	80020d4 <HAL_GetTick>
 800586e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005870:	88fb      	ldrh	r3, [r7, #6]
 8005872:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b01      	cmp	r3, #1
 800587e:	d001      	beq.n	8005884 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005880:	2302      	movs	r3, #2
 8005882:	e15c      	b.n	8005b3e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d002      	beq.n	8005890 <HAL_SPI_Transmit+0x36>
 800588a:	88fb      	ldrh	r3, [r7, #6]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d101      	bne.n	8005894 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e154      	b.n	8005b3e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800589a:	2b01      	cmp	r3, #1
 800589c:	d101      	bne.n	80058a2 <HAL_SPI_Transmit+0x48>
 800589e:	2302      	movs	r3, #2
 80058a0:	e14d      	b.n	8005b3e <HAL_SPI_Transmit+0x2e4>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2203      	movs	r2, #3
 80058ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	88fa      	ldrh	r2, [r7, #6]
 80058c2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	88fa      	ldrh	r2, [r7, #6]
 80058c8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058f4:	d10f      	bne.n	8005916 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005904:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005914:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005920:	2b40      	cmp	r3, #64	@ 0x40
 8005922:	d007      	beq.n	8005934 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005932:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800593c:	d952      	bls.n	80059e4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d002      	beq.n	800594c <HAL_SPI_Transmit+0xf2>
 8005946:	8b7b      	ldrh	r3, [r7, #26]
 8005948:	2b01      	cmp	r3, #1
 800594a:	d145      	bne.n	80059d8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005950:	881a      	ldrh	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595c:	1c9a      	adds	r2, r3, #2
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005966:	b29b      	uxth	r3, r3
 8005968:	3b01      	subs	r3, #1
 800596a:	b29a      	uxth	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005970:	e032      	b.n	80059d8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	f003 0302 	and.w	r3, r3, #2
 800597c:	2b02      	cmp	r3, #2
 800597e:	d112      	bne.n	80059a6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005984:	881a      	ldrh	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005990:	1c9a      	adds	r2, r3, #2
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059a4:	e018      	b.n	80059d8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059a6:	f7fc fb95 	bl	80020d4 <HAL_GetTick>
 80059aa:	4602      	mov	r2, r0
 80059ac:	69fb      	ldr	r3, [r7, #28]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	683a      	ldr	r2, [r7, #0]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d803      	bhi.n	80059be <HAL_SPI_Transmit+0x164>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059bc:	d102      	bne.n	80059c4 <HAL_SPI_Transmit+0x16a>
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d109      	bne.n	80059d8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2201      	movs	r2, #1
 80059c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e0b2      	b.n	8005b3e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059dc:	b29b      	uxth	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1c7      	bne.n	8005972 <HAL_SPI_Transmit+0x118>
 80059e2:	e083      	b.n	8005aec <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d002      	beq.n	80059f2 <HAL_SPI_Transmit+0x198>
 80059ec:	8b7b      	ldrh	r3, [r7, #26]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d177      	bne.n	8005ae2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d912      	bls.n	8005a22 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a00:	881a      	ldrh	r2, [r3, #0]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a0c:	1c9a      	adds	r2, r3, #2
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	3b02      	subs	r3, #2
 8005a1a:	b29a      	uxth	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a20:	e05f      	b.n	8005ae2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	330c      	adds	r3, #12
 8005a2c:	7812      	ldrb	r2, [r2, #0]
 8005a2e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a34:	1c5a      	adds	r2, r3, #1
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	3b01      	subs	r3, #1
 8005a42:	b29a      	uxth	r2, r3
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005a48:	e04b      	b.n	8005ae2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d12b      	bne.n	8005ab0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d912      	bls.n	8005a88 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a66:	881a      	ldrh	r2, [r3, #0]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a72:	1c9a      	adds	r2, r3, #2
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	3b02      	subs	r3, #2
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a86:	e02c      	b.n	8005ae2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	330c      	adds	r3, #12
 8005a92:	7812      	ldrb	r2, [r2, #0]
 8005a94:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a9a:	1c5a      	adds	r2, r3, #1
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005aae:	e018      	b.n	8005ae2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ab0:	f7fc fb10 	bl	80020d4 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d803      	bhi.n	8005ac8 <HAL_SPI_Transmit+0x26e>
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac6:	d102      	bne.n	8005ace <HAL_SPI_Transmit+0x274>
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d109      	bne.n	8005ae2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e02d      	b.n	8005b3e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d1ae      	bne.n	8005a4a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005aec:	69fa      	ldr	r2, [r7, #28]
 8005aee:	6839      	ldr	r1, [r7, #0]
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 f947 	bl	8005d84 <SPI_EndRxTxTransaction>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2220      	movs	r2, #32
 8005b00:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d10a      	bne.n	8005b20 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	617b      	str	r3, [r7, #20]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	617b      	str	r3, [r7, #20]
 8005b1e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d001      	beq.n	8005b3c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e000      	b.n	8005b3e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
  }
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3720      	adds	r7, #32
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
	...

08005b48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b088      	sub	sp, #32
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	4613      	mov	r3, r2
 8005b56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b58:	f7fc fabc 	bl	80020d4 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b60:	1a9b      	subs	r3, r3, r2
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	4413      	add	r3, r2
 8005b66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005b68:	f7fc fab4 	bl	80020d4 <HAL_GetTick>
 8005b6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005b6e:	4b39      	ldr	r3, [pc, #228]	@ (8005c54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	015b      	lsls	r3, r3, #5
 8005b74:	0d1b      	lsrs	r3, r3, #20
 8005b76:	69fa      	ldr	r2, [r7, #28]
 8005b78:	fb02 f303 	mul.w	r3, r2, r3
 8005b7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b7e:	e055      	b.n	8005c2c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b86:	d051      	beq.n	8005c2c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b88:	f7fc faa4 	bl	80020d4 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	69fa      	ldr	r2, [r7, #28]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d902      	bls.n	8005b9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b98:	69fb      	ldr	r3, [r7, #28]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d13d      	bne.n	8005c1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	685a      	ldr	r2, [r3, #4]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005bac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bb6:	d111      	bne.n	8005bdc <SPI_WaitFlagStateUntilTimeout+0x94>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bc0:	d004      	beq.n	8005bcc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	689b      	ldr	r3, [r3, #8]
 8005bc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bca:	d107      	bne.n	8005bdc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005be4:	d10f      	bne.n	8005c06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005bf4:	601a      	str	r2, [r3, #0]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005c04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e018      	b.n	8005c4c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d102      	bne.n	8005c26 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005c20:	2300      	movs	r3, #0
 8005c22:	61fb      	str	r3, [r7, #28]
 8005c24:	e002      	b.n	8005c2c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	689a      	ldr	r2, [r3, #8]
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	4013      	ands	r3, r2
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	bf0c      	ite	eq
 8005c3c:	2301      	moveq	r3, #1
 8005c3e:	2300      	movne	r3, #0
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	461a      	mov	r2, r3
 8005c44:	79fb      	ldrb	r3, [r7, #7]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d19a      	bne.n	8005b80 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3720      	adds	r7, #32
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	20000000 	.word	0x20000000

08005c58 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08a      	sub	sp, #40	@ 0x28
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
 8005c64:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005c66:	2300      	movs	r3, #0
 8005c68:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005c6a:	f7fc fa33 	bl	80020d4 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c72:	1a9b      	subs	r3, r3, r2
 8005c74:	683a      	ldr	r2, [r7, #0]
 8005c76:	4413      	add	r3, r2
 8005c78:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005c7a:	f7fc fa2b 	bl	80020d4 <HAL_GetTick>
 8005c7e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	330c      	adds	r3, #12
 8005c86:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005c88:	4b3d      	ldr	r3, [pc, #244]	@ (8005d80 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	009b      	lsls	r3, r3, #2
 8005c90:	4413      	add	r3, r2
 8005c92:	00da      	lsls	r2, r3, #3
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	0d1b      	lsrs	r3, r3, #20
 8005c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c9a:	fb02 f303 	mul.w	r3, r2, r3
 8005c9e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005ca0:	e061      	b.n	8005d66 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005ca8:	d107      	bne.n	8005cba <SPI_WaitFifoStateUntilTimeout+0x62>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d104      	bne.n	8005cba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	781b      	ldrb	r3, [r3, #0]
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005cb8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc0:	d051      	beq.n	8005d66 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005cc2:	f7fc fa07 	bl	80020d4 <HAL_GetTick>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	6a3b      	ldr	r3, [r7, #32]
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d902      	bls.n	8005cd8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d13d      	bne.n	8005d54 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	685a      	ldr	r2, [r3, #4]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ce6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cf0:	d111      	bne.n	8005d16 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cfa:	d004      	beq.n	8005d06 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d04:	d107      	bne.n	8005d16 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d1e:	d10f      	bne.n	8005d40 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681a      	ldr	r2, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d2e:	601a      	str	r2, [r3, #0]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d3e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	e011      	b.n	8005d78 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d102      	bne.n	8005d60 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d5e:	e002      	b.n	8005d66 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	3b01      	subs	r3, #1
 8005d64:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	689a      	ldr	r2, [r3, #8]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	4013      	ands	r3, r2
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d195      	bne.n	8005ca2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3728      	adds	r7, #40	@ 0x28
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	20000000 	.word	0x20000000

08005d84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b088      	sub	sp, #32
 8005d88:	af02      	add	r7, sp, #8
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f7ff ff5b 	bl	8005c58 <SPI_WaitFifoStateUntilTimeout>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d007      	beq.n	8005db8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dac:	f043 0220 	orr.w	r2, r3, #32
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e046      	b.n	8005e46 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005db8:	4b25      	ldr	r3, [pc, #148]	@ (8005e50 <SPI_EndRxTxTransaction+0xcc>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a25      	ldr	r2, [pc, #148]	@ (8005e54 <SPI_EndRxTxTransaction+0xd0>)
 8005dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc2:	0d5b      	lsrs	r3, r3, #21
 8005dc4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005dc8:	fb02 f303 	mul.w	r3, r2, r3
 8005dcc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dd6:	d112      	bne.n	8005dfe <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2200      	movs	r2, #0
 8005de0:	2180      	movs	r1, #128	@ 0x80
 8005de2:	68f8      	ldr	r0, [r7, #12]
 8005de4:	f7ff feb0 	bl	8005b48 <SPI_WaitFlagStateUntilTimeout>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d016      	beq.n	8005e1c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005df2:	f043 0220 	orr.w	r2, r3, #32
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e023      	b.n	8005e46 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00a      	beq.n	8005e1a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	3b01      	subs	r3, #1
 8005e08:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e14:	2b80      	cmp	r3, #128	@ 0x80
 8005e16:	d0f2      	beq.n	8005dfe <SPI_EndRxTxTransaction+0x7a>
 8005e18:	e000      	b.n	8005e1c <SPI_EndRxTxTransaction+0x98>
        break;
 8005e1a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	9300      	str	r3, [sp, #0]
 8005e20:	68bb      	ldr	r3, [r7, #8]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f7ff ff15 	bl	8005c58 <SPI_WaitFifoStateUntilTimeout>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d007      	beq.n	8005e44 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e38:	f043 0220 	orr.w	r2, r3, #32
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e40:	2303      	movs	r3, #3
 8005e42:	e000      	b.n	8005e46 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3718      	adds	r7, #24
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	20000000 	.word	0x20000000
 8005e54:	165e9f81 	.word	0x165e9f81

08005e58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d101      	bne.n	8005e6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e049      	b.n	8005efe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d106      	bne.n	8005e84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f841 	bl	8005f06 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2202      	movs	r2, #2
 8005e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	3304      	adds	r3, #4
 8005e94:	4619      	mov	r1, r3
 8005e96:	4610      	mov	r0, r2
 8005e98:	f000 f9e8 	bl	800626c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3708      	adds	r7, #8
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b083      	sub	sp, #12
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005f0e:	bf00      	nop
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
	...

08005f1c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b085      	sub	sp, #20
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d001      	beq.n	8005f34 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e054      	b.n	8005fde <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68da      	ldr	r2, [r3, #12]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f042 0201 	orr.w	r2, r2, #1
 8005f4a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a26      	ldr	r2, [pc, #152]	@ (8005fec <HAL_TIM_Base_Start_IT+0xd0>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d022      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x80>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f5e:	d01d      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x80>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a22      	ldr	r2, [pc, #136]	@ (8005ff0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d018      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x80>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a21      	ldr	r2, [pc, #132]	@ (8005ff4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d013      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x80>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a1f      	ldr	r2, [pc, #124]	@ (8005ff8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d00e      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x80>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a1e      	ldr	r2, [pc, #120]	@ (8005ffc <HAL_TIM_Base_Start_IT+0xe0>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d009      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x80>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006000 <HAL_TIM_Base_Start_IT+0xe4>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d004      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x80>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a1b      	ldr	r2, [pc, #108]	@ (8006004 <HAL_TIM_Base_Start_IT+0xe8>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d115      	bne.n	8005fc8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689a      	ldr	r2, [r3, #8]
 8005fa2:	4b19      	ldr	r3, [pc, #100]	@ (8006008 <HAL_TIM_Base_Start_IT+0xec>)
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2b06      	cmp	r3, #6
 8005fac:	d015      	beq.n	8005fda <HAL_TIM_Base_Start_IT+0xbe>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fb4:	d011      	beq.n	8005fda <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f042 0201 	orr.w	r2, r2, #1
 8005fc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc6:	e008      	b.n	8005fda <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f042 0201 	orr.w	r2, r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]
 8005fd8:	e000      	b.n	8005fdc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fda:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3714      	adds	r7, #20
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe8:	4770      	bx	lr
 8005fea:	bf00      	nop
 8005fec:	40010000 	.word	0x40010000
 8005ff0:	40000400 	.word	0x40000400
 8005ff4:	40000800 	.word	0x40000800
 8005ff8:	40000c00 	.word	0x40000c00
 8005ffc:	40010400 	.word	0x40010400
 8006000:	40014000 	.word	0x40014000
 8006004:	40001800 	.word	0x40001800
 8006008:	00010007 	.word	0x00010007

0800600c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	691b      	ldr	r3, [r3, #16]
 8006022:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	f003 0302 	and.w	r3, r3, #2
 800602a:	2b00      	cmp	r3, #0
 800602c:	d020      	beq.n	8006070 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f003 0302 	and.w	r3, r3, #2
 8006034:	2b00      	cmp	r3, #0
 8006036:	d01b      	beq.n	8006070 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f06f 0202 	mvn.w	r2, #2
 8006040:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2201      	movs	r2, #1
 8006046:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	f003 0303 	and.w	r3, r3, #3
 8006052:	2b00      	cmp	r3, #0
 8006054:	d003      	beq.n	800605e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 f8e9 	bl	800622e <HAL_TIM_IC_CaptureCallback>
 800605c:	e005      	b.n	800606a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f000 f8db 	bl	800621a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f000 f8ec 	bl	8006242 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	f003 0304 	and.w	r3, r3, #4
 8006076:	2b00      	cmp	r3, #0
 8006078:	d020      	beq.n	80060bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f003 0304 	and.w	r3, r3, #4
 8006080:	2b00      	cmp	r3, #0
 8006082:	d01b      	beq.n	80060bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f06f 0204 	mvn.w	r2, #4
 800608c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2202      	movs	r2, #2
 8006092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d003      	beq.n	80060aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 f8c3 	bl	800622e <HAL_TIM_IC_CaptureCallback>
 80060a8:	e005      	b.n	80060b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f8b5 	bl	800621a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 f8c6 	bl	8006242 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f003 0308 	and.w	r3, r3, #8
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d020      	beq.n	8006108 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f003 0308 	and.w	r3, r3, #8
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d01b      	beq.n	8006108 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f06f 0208 	mvn.w	r2, #8
 80060d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2204      	movs	r2, #4
 80060de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	69db      	ldr	r3, [r3, #28]
 80060e6:	f003 0303 	and.w	r3, r3, #3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d003      	beq.n	80060f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f89d 	bl	800622e <HAL_TIM_IC_CaptureCallback>
 80060f4:	e005      	b.n	8006102 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f88f 	bl	800621a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 f8a0 	bl	8006242 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	f003 0310 	and.w	r3, r3, #16
 800610e:	2b00      	cmp	r3, #0
 8006110:	d020      	beq.n	8006154 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f003 0310 	and.w	r3, r3, #16
 8006118:	2b00      	cmp	r3, #0
 800611a:	d01b      	beq.n	8006154 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f06f 0210 	mvn.w	r2, #16
 8006124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2208      	movs	r2, #8
 800612a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 f877 	bl	800622e <HAL_TIM_IC_CaptureCallback>
 8006140:	e005      	b.n	800614e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f869 	bl	800621a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f87a 	bl	8006242 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	f003 0301 	and.w	r3, r3, #1
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00c      	beq.n	8006178 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b00      	cmp	r3, #0
 8006166:	d007      	beq.n	8006178 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f06f 0201 	mvn.w	r2, #1
 8006170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f7fb fa72 	bl	800165c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800617e:	2b00      	cmp	r3, #0
 8006180:	d104      	bne.n	800618c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006188:	2b00      	cmp	r3, #0
 800618a:	d00c      	beq.n	80061a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006192:	2b00      	cmp	r3, #0
 8006194:	d007      	beq.n	80061a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800619e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 f913 	bl	80063cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00c      	beq.n	80061ca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d007      	beq.n	80061ca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80061c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f90b 	bl	80063e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d00c      	beq.n	80061ee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d007      	beq.n	80061ee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80061e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 f834 	bl	8006256 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	f003 0320 	and.w	r3, r3, #32
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d00c      	beq.n	8006212 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f003 0320 	and.w	r3, r3, #32
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d007      	beq.n	8006212 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f06f 0220 	mvn.w	r2, #32
 800620a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 f8d3 	bl	80063b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006212:	bf00      	nop
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006236:	bf00      	nop
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006242:	b480      	push	{r7}
 8006244:	b083      	sub	sp, #12
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr

08006256 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006256:	b480      	push	{r7}
 8006258:	b083      	sub	sp, #12
 800625a:	af00      	add	r7, sp, #0
 800625c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800625e:	bf00      	nop
 8006260:	370c      	adds	r7, #12
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr
	...

0800626c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a43      	ldr	r2, [pc, #268]	@ (800638c <TIM_Base_SetConfig+0x120>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d013      	beq.n	80062ac <TIM_Base_SetConfig+0x40>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800628a:	d00f      	beq.n	80062ac <TIM_Base_SetConfig+0x40>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a40      	ldr	r2, [pc, #256]	@ (8006390 <TIM_Base_SetConfig+0x124>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d00b      	beq.n	80062ac <TIM_Base_SetConfig+0x40>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	4a3f      	ldr	r2, [pc, #252]	@ (8006394 <TIM_Base_SetConfig+0x128>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d007      	beq.n	80062ac <TIM_Base_SetConfig+0x40>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	4a3e      	ldr	r2, [pc, #248]	@ (8006398 <TIM_Base_SetConfig+0x12c>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d003      	beq.n	80062ac <TIM_Base_SetConfig+0x40>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a3d      	ldr	r2, [pc, #244]	@ (800639c <TIM_Base_SetConfig+0x130>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d108      	bne.n	80062be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a32      	ldr	r2, [pc, #200]	@ (800638c <TIM_Base_SetConfig+0x120>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d02b      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062cc:	d027      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a2f      	ldr	r2, [pc, #188]	@ (8006390 <TIM_Base_SetConfig+0x124>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d023      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a2e      	ldr	r2, [pc, #184]	@ (8006394 <TIM_Base_SetConfig+0x128>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d01f      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a2d      	ldr	r2, [pc, #180]	@ (8006398 <TIM_Base_SetConfig+0x12c>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d01b      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a2c      	ldr	r2, [pc, #176]	@ (800639c <TIM_Base_SetConfig+0x130>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d017      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a2b      	ldr	r2, [pc, #172]	@ (80063a0 <TIM_Base_SetConfig+0x134>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d013      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a2a      	ldr	r2, [pc, #168]	@ (80063a4 <TIM_Base_SetConfig+0x138>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d00f      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	4a29      	ldr	r2, [pc, #164]	@ (80063a8 <TIM_Base_SetConfig+0x13c>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d00b      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a28      	ldr	r2, [pc, #160]	@ (80063ac <TIM_Base_SetConfig+0x140>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d007      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a27      	ldr	r2, [pc, #156]	@ (80063b0 <TIM_Base_SetConfig+0x144>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d003      	beq.n	800631e <TIM_Base_SetConfig+0xb2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a26      	ldr	r2, [pc, #152]	@ (80063b4 <TIM_Base_SetConfig+0x148>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d108      	bne.n	8006330 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	4313      	orrs	r3, r2
 800632e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	695b      	ldr	r3, [r3, #20]
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	4a0e      	ldr	r2, [pc, #56]	@ (800638c <TIM_Base_SetConfig+0x120>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d003      	beq.n	800635e <TIM_Base_SetConfig+0xf2>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	4a10      	ldr	r2, [pc, #64]	@ (800639c <TIM_Base_SetConfig+0x130>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d103      	bne.n	8006366 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	691a      	ldr	r2, [r3, #16]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f043 0204 	orr.w	r2, r3, #4
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2201      	movs	r2, #1
 8006376:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	601a      	str	r2, [r3, #0]
}
 800637e:	bf00      	nop
 8006380:	3714      	adds	r7, #20
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40010000 	.word	0x40010000
 8006390:	40000400 	.word	0x40000400
 8006394:	40000800 	.word	0x40000800
 8006398:	40000c00 	.word	0x40000c00
 800639c:	40010400 	.word	0x40010400
 80063a0:	40014000 	.word	0x40014000
 80063a4:	40014400 	.word	0x40014400
 80063a8:	40014800 	.word	0x40014800
 80063ac:	40001800 	.word	0x40001800
 80063b0:	40001c00 	.word	0x40001c00
 80063b4:	40002000 	.word	0x40002000

080063b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063c0:	bf00      	nop
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063d4:	bf00      	nop
 80063d6:	370c      	adds	r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063de:	4770      	bx	lr

080063e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80063e8:	bf00      	nop
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e040      	b.n	8006488 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800640a:	2b00      	cmp	r3, #0
 800640c:	d106      	bne.n	800641c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7fb fbb6 	bl	8001b88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2224      	movs	r2, #36	@ 0x24
 8006420:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681a      	ldr	r2, [r3, #0]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f022 0201 	bic.w	r2, r2, #1
 8006430:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006436:	2b00      	cmp	r3, #0
 8006438:	d002      	beq.n	8006440 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 fa8c 	bl	8006958 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f000 f825 	bl	8006490 <UART_SetConfig>
 8006446:	4603      	mov	r3, r0
 8006448:	2b01      	cmp	r3, #1
 800644a:	d101      	bne.n	8006450 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e01b      	b.n	8006488 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	685a      	ldr	r2, [r3, #4]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800645e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689a      	ldr	r2, [r3, #8]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800646e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f042 0201 	orr.w	r2, r2, #1
 800647e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 fb0b 	bl	8006a9c <UART_CheckIdleState>
 8006486:	4603      	mov	r3, r0
}
 8006488:	4618      	mov	r0, r3
 800648a:	3708      	adds	r7, #8
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b088      	sub	sp, #32
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	689a      	ldr	r2, [r3, #8]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	431a      	orrs	r2, r3
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	695b      	ldr	r3, [r3, #20]
 80064aa:	431a      	orrs	r2, r3
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	69db      	ldr	r3, [r3, #28]
 80064b0:	4313      	orrs	r3, r2
 80064b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	4ba6      	ldr	r3, [pc, #664]	@ (8006754 <UART_SetConfig+0x2c4>)
 80064bc:	4013      	ands	r3, r2
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	6812      	ldr	r2, [r2, #0]
 80064c2:	6979      	ldr	r1, [r7, #20]
 80064c4:	430b      	orrs	r3, r1
 80064c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68da      	ldr	r2, [r3, #12]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	689b      	ldr	r3, [r3, #8]
 80064f4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	430a      	orrs	r2, r1
 8006500:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a94      	ldr	r2, [pc, #592]	@ (8006758 <UART_SetConfig+0x2c8>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d120      	bne.n	800654e <UART_SetConfig+0xbe>
 800650c:	4b93      	ldr	r3, [pc, #588]	@ (800675c <UART_SetConfig+0x2cc>)
 800650e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006512:	f003 0303 	and.w	r3, r3, #3
 8006516:	2b03      	cmp	r3, #3
 8006518:	d816      	bhi.n	8006548 <UART_SetConfig+0xb8>
 800651a:	a201      	add	r2, pc, #4	@ (adr r2, 8006520 <UART_SetConfig+0x90>)
 800651c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006520:	08006531 	.word	0x08006531
 8006524:	0800653d 	.word	0x0800653d
 8006528:	08006537 	.word	0x08006537
 800652c:	08006543 	.word	0x08006543
 8006530:	2301      	movs	r3, #1
 8006532:	77fb      	strb	r3, [r7, #31]
 8006534:	e150      	b.n	80067d8 <UART_SetConfig+0x348>
 8006536:	2302      	movs	r3, #2
 8006538:	77fb      	strb	r3, [r7, #31]
 800653a:	e14d      	b.n	80067d8 <UART_SetConfig+0x348>
 800653c:	2304      	movs	r3, #4
 800653e:	77fb      	strb	r3, [r7, #31]
 8006540:	e14a      	b.n	80067d8 <UART_SetConfig+0x348>
 8006542:	2308      	movs	r3, #8
 8006544:	77fb      	strb	r3, [r7, #31]
 8006546:	e147      	b.n	80067d8 <UART_SetConfig+0x348>
 8006548:	2310      	movs	r3, #16
 800654a:	77fb      	strb	r3, [r7, #31]
 800654c:	e144      	b.n	80067d8 <UART_SetConfig+0x348>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a83      	ldr	r2, [pc, #524]	@ (8006760 <UART_SetConfig+0x2d0>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d132      	bne.n	80065be <UART_SetConfig+0x12e>
 8006558:	4b80      	ldr	r3, [pc, #512]	@ (800675c <UART_SetConfig+0x2cc>)
 800655a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800655e:	f003 030c 	and.w	r3, r3, #12
 8006562:	2b0c      	cmp	r3, #12
 8006564:	d828      	bhi.n	80065b8 <UART_SetConfig+0x128>
 8006566:	a201      	add	r2, pc, #4	@ (adr r2, 800656c <UART_SetConfig+0xdc>)
 8006568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656c:	080065a1 	.word	0x080065a1
 8006570:	080065b9 	.word	0x080065b9
 8006574:	080065b9 	.word	0x080065b9
 8006578:	080065b9 	.word	0x080065b9
 800657c:	080065ad 	.word	0x080065ad
 8006580:	080065b9 	.word	0x080065b9
 8006584:	080065b9 	.word	0x080065b9
 8006588:	080065b9 	.word	0x080065b9
 800658c:	080065a7 	.word	0x080065a7
 8006590:	080065b9 	.word	0x080065b9
 8006594:	080065b9 	.word	0x080065b9
 8006598:	080065b9 	.word	0x080065b9
 800659c:	080065b3 	.word	0x080065b3
 80065a0:	2300      	movs	r3, #0
 80065a2:	77fb      	strb	r3, [r7, #31]
 80065a4:	e118      	b.n	80067d8 <UART_SetConfig+0x348>
 80065a6:	2302      	movs	r3, #2
 80065a8:	77fb      	strb	r3, [r7, #31]
 80065aa:	e115      	b.n	80067d8 <UART_SetConfig+0x348>
 80065ac:	2304      	movs	r3, #4
 80065ae:	77fb      	strb	r3, [r7, #31]
 80065b0:	e112      	b.n	80067d8 <UART_SetConfig+0x348>
 80065b2:	2308      	movs	r3, #8
 80065b4:	77fb      	strb	r3, [r7, #31]
 80065b6:	e10f      	b.n	80067d8 <UART_SetConfig+0x348>
 80065b8:	2310      	movs	r3, #16
 80065ba:	77fb      	strb	r3, [r7, #31]
 80065bc:	e10c      	b.n	80067d8 <UART_SetConfig+0x348>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a68      	ldr	r2, [pc, #416]	@ (8006764 <UART_SetConfig+0x2d4>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d120      	bne.n	800660a <UART_SetConfig+0x17a>
 80065c8:	4b64      	ldr	r3, [pc, #400]	@ (800675c <UART_SetConfig+0x2cc>)
 80065ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80065d2:	2b30      	cmp	r3, #48	@ 0x30
 80065d4:	d013      	beq.n	80065fe <UART_SetConfig+0x16e>
 80065d6:	2b30      	cmp	r3, #48	@ 0x30
 80065d8:	d814      	bhi.n	8006604 <UART_SetConfig+0x174>
 80065da:	2b20      	cmp	r3, #32
 80065dc:	d009      	beq.n	80065f2 <UART_SetConfig+0x162>
 80065de:	2b20      	cmp	r3, #32
 80065e0:	d810      	bhi.n	8006604 <UART_SetConfig+0x174>
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d002      	beq.n	80065ec <UART_SetConfig+0x15c>
 80065e6:	2b10      	cmp	r3, #16
 80065e8:	d006      	beq.n	80065f8 <UART_SetConfig+0x168>
 80065ea:	e00b      	b.n	8006604 <UART_SetConfig+0x174>
 80065ec:	2300      	movs	r3, #0
 80065ee:	77fb      	strb	r3, [r7, #31]
 80065f0:	e0f2      	b.n	80067d8 <UART_SetConfig+0x348>
 80065f2:	2302      	movs	r3, #2
 80065f4:	77fb      	strb	r3, [r7, #31]
 80065f6:	e0ef      	b.n	80067d8 <UART_SetConfig+0x348>
 80065f8:	2304      	movs	r3, #4
 80065fa:	77fb      	strb	r3, [r7, #31]
 80065fc:	e0ec      	b.n	80067d8 <UART_SetConfig+0x348>
 80065fe:	2308      	movs	r3, #8
 8006600:	77fb      	strb	r3, [r7, #31]
 8006602:	e0e9      	b.n	80067d8 <UART_SetConfig+0x348>
 8006604:	2310      	movs	r3, #16
 8006606:	77fb      	strb	r3, [r7, #31]
 8006608:	e0e6      	b.n	80067d8 <UART_SetConfig+0x348>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a56      	ldr	r2, [pc, #344]	@ (8006768 <UART_SetConfig+0x2d8>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d120      	bne.n	8006656 <UART_SetConfig+0x1c6>
 8006614:	4b51      	ldr	r3, [pc, #324]	@ (800675c <UART_SetConfig+0x2cc>)
 8006616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800661a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800661e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006620:	d013      	beq.n	800664a <UART_SetConfig+0x1ba>
 8006622:	2bc0      	cmp	r3, #192	@ 0xc0
 8006624:	d814      	bhi.n	8006650 <UART_SetConfig+0x1c0>
 8006626:	2b80      	cmp	r3, #128	@ 0x80
 8006628:	d009      	beq.n	800663e <UART_SetConfig+0x1ae>
 800662a:	2b80      	cmp	r3, #128	@ 0x80
 800662c:	d810      	bhi.n	8006650 <UART_SetConfig+0x1c0>
 800662e:	2b00      	cmp	r3, #0
 8006630:	d002      	beq.n	8006638 <UART_SetConfig+0x1a8>
 8006632:	2b40      	cmp	r3, #64	@ 0x40
 8006634:	d006      	beq.n	8006644 <UART_SetConfig+0x1b4>
 8006636:	e00b      	b.n	8006650 <UART_SetConfig+0x1c0>
 8006638:	2300      	movs	r3, #0
 800663a:	77fb      	strb	r3, [r7, #31]
 800663c:	e0cc      	b.n	80067d8 <UART_SetConfig+0x348>
 800663e:	2302      	movs	r3, #2
 8006640:	77fb      	strb	r3, [r7, #31]
 8006642:	e0c9      	b.n	80067d8 <UART_SetConfig+0x348>
 8006644:	2304      	movs	r3, #4
 8006646:	77fb      	strb	r3, [r7, #31]
 8006648:	e0c6      	b.n	80067d8 <UART_SetConfig+0x348>
 800664a:	2308      	movs	r3, #8
 800664c:	77fb      	strb	r3, [r7, #31]
 800664e:	e0c3      	b.n	80067d8 <UART_SetConfig+0x348>
 8006650:	2310      	movs	r3, #16
 8006652:	77fb      	strb	r3, [r7, #31]
 8006654:	e0c0      	b.n	80067d8 <UART_SetConfig+0x348>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a44      	ldr	r2, [pc, #272]	@ (800676c <UART_SetConfig+0x2dc>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d125      	bne.n	80066ac <UART_SetConfig+0x21c>
 8006660:	4b3e      	ldr	r3, [pc, #248]	@ (800675c <UART_SetConfig+0x2cc>)
 8006662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006666:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800666a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800666e:	d017      	beq.n	80066a0 <UART_SetConfig+0x210>
 8006670:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006674:	d817      	bhi.n	80066a6 <UART_SetConfig+0x216>
 8006676:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800667a:	d00b      	beq.n	8006694 <UART_SetConfig+0x204>
 800667c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006680:	d811      	bhi.n	80066a6 <UART_SetConfig+0x216>
 8006682:	2b00      	cmp	r3, #0
 8006684:	d003      	beq.n	800668e <UART_SetConfig+0x1fe>
 8006686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800668a:	d006      	beq.n	800669a <UART_SetConfig+0x20a>
 800668c:	e00b      	b.n	80066a6 <UART_SetConfig+0x216>
 800668e:	2300      	movs	r3, #0
 8006690:	77fb      	strb	r3, [r7, #31]
 8006692:	e0a1      	b.n	80067d8 <UART_SetConfig+0x348>
 8006694:	2302      	movs	r3, #2
 8006696:	77fb      	strb	r3, [r7, #31]
 8006698:	e09e      	b.n	80067d8 <UART_SetConfig+0x348>
 800669a:	2304      	movs	r3, #4
 800669c:	77fb      	strb	r3, [r7, #31]
 800669e:	e09b      	b.n	80067d8 <UART_SetConfig+0x348>
 80066a0:	2308      	movs	r3, #8
 80066a2:	77fb      	strb	r3, [r7, #31]
 80066a4:	e098      	b.n	80067d8 <UART_SetConfig+0x348>
 80066a6:	2310      	movs	r3, #16
 80066a8:	77fb      	strb	r3, [r7, #31]
 80066aa:	e095      	b.n	80067d8 <UART_SetConfig+0x348>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a2f      	ldr	r2, [pc, #188]	@ (8006770 <UART_SetConfig+0x2e0>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d125      	bne.n	8006702 <UART_SetConfig+0x272>
 80066b6:	4b29      	ldr	r3, [pc, #164]	@ (800675c <UART_SetConfig+0x2cc>)
 80066b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80066c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80066c4:	d017      	beq.n	80066f6 <UART_SetConfig+0x266>
 80066c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80066ca:	d817      	bhi.n	80066fc <UART_SetConfig+0x26c>
 80066cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066d0:	d00b      	beq.n	80066ea <UART_SetConfig+0x25a>
 80066d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066d6:	d811      	bhi.n	80066fc <UART_SetConfig+0x26c>
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d003      	beq.n	80066e4 <UART_SetConfig+0x254>
 80066dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066e0:	d006      	beq.n	80066f0 <UART_SetConfig+0x260>
 80066e2:	e00b      	b.n	80066fc <UART_SetConfig+0x26c>
 80066e4:	2301      	movs	r3, #1
 80066e6:	77fb      	strb	r3, [r7, #31]
 80066e8:	e076      	b.n	80067d8 <UART_SetConfig+0x348>
 80066ea:	2302      	movs	r3, #2
 80066ec:	77fb      	strb	r3, [r7, #31]
 80066ee:	e073      	b.n	80067d8 <UART_SetConfig+0x348>
 80066f0:	2304      	movs	r3, #4
 80066f2:	77fb      	strb	r3, [r7, #31]
 80066f4:	e070      	b.n	80067d8 <UART_SetConfig+0x348>
 80066f6:	2308      	movs	r3, #8
 80066f8:	77fb      	strb	r3, [r7, #31]
 80066fa:	e06d      	b.n	80067d8 <UART_SetConfig+0x348>
 80066fc:	2310      	movs	r3, #16
 80066fe:	77fb      	strb	r3, [r7, #31]
 8006700:	e06a      	b.n	80067d8 <UART_SetConfig+0x348>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a1b      	ldr	r2, [pc, #108]	@ (8006774 <UART_SetConfig+0x2e4>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d138      	bne.n	800677e <UART_SetConfig+0x2ee>
 800670c:	4b13      	ldr	r3, [pc, #76]	@ (800675c <UART_SetConfig+0x2cc>)
 800670e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006712:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006716:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800671a:	d017      	beq.n	800674c <UART_SetConfig+0x2bc>
 800671c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006720:	d82a      	bhi.n	8006778 <UART_SetConfig+0x2e8>
 8006722:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006726:	d00b      	beq.n	8006740 <UART_SetConfig+0x2b0>
 8006728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800672c:	d824      	bhi.n	8006778 <UART_SetConfig+0x2e8>
 800672e:	2b00      	cmp	r3, #0
 8006730:	d003      	beq.n	800673a <UART_SetConfig+0x2aa>
 8006732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006736:	d006      	beq.n	8006746 <UART_SetConfig+0x2b6>
 8006738:	e01e      	b.n	8006778 <UART_SetConfig+0x2e8>
 800673a:	2300      	movs	r3, #0
 800673c:	77fb      	strb	r3, [r7, #31]
 800673e:	e04b      	b.n	80067d8 <UART_SetConfig+0x348>
 8006740:	2302      	movs	r3, #2
 8006742:	77fb      	strb	r3, [r7, #31]
 8006744:	e048      	b.n	80067d8 <UART_SetConfig+0x348>
 8006746:	2304      	movs	r3, #4
 8006748:	77fb      	strb	r3, [r7, #31]
 800674a:	e045      	b.n	80067d8 <UART_SetConfig+0x348>
 800674c:	2308      	movs	r3, #8
 800674e:	77fb      	strb	r3, [r7, #31]
 8006750:	e042      	b.n	80067d8 <UART_SetConfig+0x348>
 8006752:	bf00      	nop
 8006754:	efff69f3 	.word	0xefff69f3
 8006758:	40011000 	.word	0x40011000
 800675c:	40023800 	.word	0x40023800
 8006760:	40004400 	.word	0x40004400
 8006764:	40004800 	.word	0x40004800
 8006768:	40004c00 	.word	0x40004c00
 800676c:	40005000 	.word	0x40005000
 8006770:	40011400 	.word	0x40011400
 8006774:	40007800 	.word	0x40007800
 8006778:	2310      	movs	r3, #16
 800677a:	77fb      	strb	r3, [r7, #31]
 800677c:	e02c      	b.n	80067d8 <UART_SetConfig+0x348>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a72      	ldr	r2, [pc, #456]	@ (800694c <UART_SetConfig+0x4bc>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d125      	bne.n	80067d4 <UART_SetConfig+0x344>
 8006788:	4b71      	ldr	r3, [pc, #452]	@ (8006950 <UART_SetConfig+0x4c0>)
 800678a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800678e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006792:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006796:	d017      	beq.n	80067c8 <UART_SetConfig+0x338>
 8006798:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800679c:	d817      	bhi.n	80067ce <UART_SetConfig+0x33e>
 800679e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067a2:	d00b      	beq.n	80067bc <UART_SetConfig+0x32c>
 80067a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067a8:	d811      	bhi.n	80067ce <UART_SetConfig+0x33e>
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <UART_SetConfig+0x326>
 80067ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80067b2:	d006      	beq.n	80067c2 <UART_SetConfig+0x332>
 80067b4:	e00b      	b.n	80067ce <UART_SetConfig+0x33e>
 80067b6:	2300      	movs	r3, #0
 80067b8:	77fb      	strb	r3, [r7, #31]
 80067ba:	e00d      	b.n	80067d8 <UART_SetConfig+0x348>
 80067bc:	2302      	movs	r3, #2
 80067be:	77fb      	strb	r3, [r7, #31]
 80067c0:	e00a      	b.n	80067d8 <UART_SetConfig+0x348>
 80067c2:	2304      	movs	r3, #4
 80067c4:	77fb      	strb	r3, [r7, #31]
 80067c6:	e007      	b.n	80067d8 <UART_SetConfig+0x348>
 80067c8:	2308      	movs	r3, #8
 80067ca:	77fb      	strb	r3, [r7, #31]
 80067cc:	e004      	b.n	80067d8 <UART_SetConfig+0x348>
 80067ce:	2310      	movs	r3, #16
 80067d0:	77fb      	strb	r3, [r7, #31]
 80067d2:	e001      	b.n	80067d8 <UART_SetConfig+0x348>
 80067d4:	2310      	movs	r3, #16
 80067d6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	69db      	ldr	r3, [r3, #28]
 80067dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067e0:	d15b      	bne.n	800689a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80067e2:	7ffb      	ldrb	r3, [r7, #31]
 80067e4:	2b08      	cmp	r3, #8
 80067e6:	d828      	bhi.n	800683a <UART_SetConfig+0x3aa>
 80067e8:	a201      	add	r2, pc, #4	@ (adr r2, 80067f0 <UART_SetConfig+0x360>)
 80067ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ee:	bf00      	nop
 80067f0:	08006815 	.word	0x08006815
 80067f4:	0800681d 	.word	0x0800681d
 80067f8:	08006825 	.word	0x08006825
 80067fc:	0800683b 	.word	0x0800683b
 8006800:	0800682b 	.word	0x0800682b
 8006804:	0800683b 	.word	0x0800683b
 8006808:	0800683b 	.word	0x0800683b
 800680c:	0800683b 	.word	0x0800683b
 8006810:	08006833 	.word	0x08006833
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006814:	f7fe fa74 	bl	8004d00 <HAL_RCC_GetPCLK1Freq>
 8006818:	61b8      	str	r0, [r7, #24]
        break;
 800681a:	e013      	b.n	8006844 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800681c:	f7fe fa84 	bl	8004d28 <HAL_RCC_GetPCLK2Freq>
 8006820:	61b8      	str	r0, [r7, #24]
        break;
 8006822:	e00f      	b.n	8006844 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006824:	4b4b      	ldr	r3, [pc, #300]	@ (8006954 <UART_SetConfig+0x4c4>)
 8006826:	61bb      	str	r3, [r7, #24]
        break;
 8006828:	e00c      	b.n	8006844 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800682a:	f7fe f957 	bl	8004adc <HAL_RCC_GetSysClockFreq>
 800682e:	61b8      	str	r0, [r7, #24]
        break;
 8006830:	e008      	b.n	8006844 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006832:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006836:	61bb      	str	r3, [r7, #24]
        break;
 8006838:	e004      	b.n	8006844 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800683a:	2300      	movs	r3, #0
 800683c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	77bb      	strb	r3, [r7, #30]
        break;
 8006842:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d074      	beq.n	8006934 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800684a:	69bb      	ldr	r3, [r7, #24]
 800684c:	005a      	lsls	r2, r3, #1
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	085b      	lsrs	r3, r3, #1
 8006854:	441a      	add	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	fbb2 f3f3 	udiv	r3, r2, r3
 800685e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	2b0f      	cmp	r3, #15
 8006864:	d916      	bls.n	8006894 <UART_SetConfig+0x404>
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800686c:	d212      	bcs.n	8006894 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	b29b      	uxth	r3, r3
 8006872:	f023 030f 	bic.w	r3, r3, #15
 8006876:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	085b      	lsrs	r3, r3, #1
 800687c:	b29b      	uxth	r3, r3
 800687e:	f003 0307 	and.w	r3, r3, #7
 8006882:	b29a      	uxth	r2, r3
 8006884:	89fb      	ldrh	r3, [r7, #14]
 8006886:	4313      	orrs	r3, r2
 8006888:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	89fa      	ldrh	r2, [r7, #14]
 8006890:	60da      	str	r2, [r3, #12]
 8006892:	e04f      	b.n	8006934 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	77bb      	strb	r3, [r7, #30]
 8006898:	e04c      	b.n	8006934 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800689a:	7ffb      	ldrb	r3, [r7, #31]
 800689c:	2b08      	cmp	r3, #8
 800689e:	d828      	bhi.n	80068f2 <UART_SetConfig+0x462>
 80068a0:	a201      	add	r2, pc, #4	@ (adr r2, 80068a8 <UART_SetConfig+0x418>)
 80068a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068a6:	bf00      	nop
 80068a8:	080068cd 	.word	0x080068cd
 80068ac:	080068d5 	.word	0x080068d5
 80068b0:	080068dd 	.word	0x080068dd
 80068b4:	080068f3 	.word	0x080068f3
 80068b8:	080068e3 	.word	0x080068e3
 80068bc:	080068f3 	.word	0x080068f3
 80068c0:	080068f3 	.word	0x080068f3
 80068c4:	080068f3 	.word	0x080068f3
 80068c8:	080068eb 	.word	0x080068eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068cc:	f7fe fa18 	bl	8004d00 <HAL_RCC_GetPCLK1Freq>
 80068d0:	61b8      	str	r0, [r7, #24]
        break;
 80068d2:	e013      	b.n	80068fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068d4:	f7fe fa28 	bl	8004d28 <HAL_RCC_GetPCLK2Freq>
 80068d8:	61b8      	str	r0, [r7, #24]
        break;
 80068da:	e00f      	b.n	80068fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006954 <UART_SetConfig+0x4c4>)
 80068de:	61bb      	str	r3, [r7, #24]
        break;
 80068e0:	e00c      	b.n	80068fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068e2:	f7fe f8fb 	bl	8004adc <HAL_RCC_GetSysClockFreq>
 80068e6:	61b8      	str	r0, [r7, #24]
        break;
 80068e8:	e008      	b.n	80068fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068ee:	61bb      	str	r3, [r7, #24]
        break;
 80068f0:	e004      	b.n	80068fc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80068f2:	2300      	movs	r3, #0
 80068f4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	77bb      	strb	r3, [r7, #30]
        break;
 80068fa:	bf00      	nop
    }

    if (pclk != 0U)
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d018      	beq.n	8006934 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	085a      	lsrs	r2, r3, #1
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	441a      	add	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	fbb2 f3f3 	udiv	r3, r2, r3
 8006914:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	2b0f      	cmp	r3, #15
 800691a:	d909      	bls.n	8006930 <UART_SetConfig+0x4a0>
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006922:	d205      	bcs.n	8006930 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	b29a      	uxth	r2, r3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	60da      	str	r2, [r3, #12]
 800692e:	e001      	b.n	8006934 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006940:	7fbb      	ldrb	r3, [r7, #30]
}
 8006942:	4618      	mov	r0, r3
 8006944:	3720      	adds	r7, #32
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	40007c00 	.word	0x40007c00
 8006950:	40023800 	.word	0x40023800
 8006954:	00f42400 	.word	0x00f42400

08006958 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006964:	f003 0308 	and.w	r3, r3, #8
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00a      	beq.n	8006982 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a8:	f003 0302 	and.w	r3, r3, #2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00a      	beq.n	80069c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	430a      	orrs	r2, r1
 80069c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ca:	f003 0304 	and.w	r3, r3, #4
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00a      	beq.n	80069e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	430a      	orrs	r2, r1
 80069e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ec:	f003 0310 	and.w	r3, r3, #16
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00a      	beq.n	8006a0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0e:	f003 0320 	and.w	r3, r3, #32
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d00a      	beq.n	8006a2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d01a      	beq.n	8006a6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	430a      	orrs	r2, r1
 8006a4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a56:	d10a      	bne.n	8006a6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00a      	beq.n	8006a90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	430a      	orrs	r2, r1
 8006a8e:	605a      	str	r2, [r3, #4]
  }
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b098      	sub	sp, #96	@ 0x60
 8006aa0:	af02      	add	r7, sp, #8
 8006aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006aac:	f7fb fb12 	bl	80020d4 <HAL_GetTick>
 8006ab0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0308 	and.w	r3, r3, #8
 8006abc:	2b08      	cmp	r3, #8
 8006abe:	d12e      	bne.n	8006b1e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ac0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ac4:	9300      	str	r3, [sp, #0]
 8006ac6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f88c 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d021      	beq.n	8006b1e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006aee:	653b      	str	r3, [r7, #80]	@ 0x50
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	461a      	mov	r2, r3
 8006af6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006afa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006afe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b00:	e841 2300 	strex	r3, r2, [r1]
 8006b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e6      	bne.n	8006ada <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2220      	movs	r2, #32
 8006b10:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e062      	b.n	8006be4 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 0304 	and.w	r3, r3, #4
 8006b28:	2b04      	cmp	r3, #4
 8006b2a:	d149      	bne.n	8006bc0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b34:	2200      	movs	r2, #0
 8006b36:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 f856 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d03c      	beq.n	8006bc0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4e:	e853 3f00 	ldrex	r3, [r3]
 8006b52:	623b      	str	r3, [r7, #32]
   return(result);
 8006b54:	6a3b      	ldr	r3, [r7, #32]
 8006b56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	461a      	mov	r2, r3
 8006b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b64:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b6c:	e841 2300 	strex	r3, r2, [r1]
 8006b70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1e6      	bne.n	8006b46 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	3308      	adds	r3, #8
 8006b7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	e853 3f00 	ldrex	r3, [r3]
 8006b86:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f023 0301 	bic.w	r3, r3, #1
 8006b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3308      	adds	r3, #8
 8006b96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b98:	61fa      	str	r2, [r7, #28]
 8006b9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9c:	69b9      	ldr	r1, [r7, #24]
 8006b9e:	69fa      	ldr	r2, [r7, #28]
 8006ba0:	e841 2300 	strex	r3, r2, [r1]
 8006ba4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1e5      	bne.n	8006b78 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	e011      	b.n	8006be4 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2220      	movs	r2, #32
 8006bc4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3758      	adds	r7, #88	@ 0x58
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	603b      	str	r3, [r7, #0]
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bfc:	e04f      	b.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c04:	d04b      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c06:	f7fb fa65 	bl	80020d4 <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	69ba      	ldr	r2, [r7, #24]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d302      	bcc.n	8006c1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e04e      	b.n	8006cbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0304 	and.w	r3, r3, #4
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d037      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	2b80      	cmp	r3, #128	@ 0x80
 8006c32:	d034      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	2b40      	cmp	r3, #64	@ 0x40
 8006c38:	d031      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	f003 0308 	and.w	r3, r3, #8
 8006c44:	2b08      	cmp	r3, #8
 8006c46:	d110      	bne.n	8006c6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2208      	movs	r2, #8
 8006c4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 f838 	bl	8006cc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2208      	movs	r2, #8
 8006c5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e029      	b.n	8006cbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	69db      	ldr	r3, [r3, #28]
 8006c70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c78:	d111      	bne.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f000 f81e 	bl	8006cc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e00f      	b.n	8006cbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	69da      	ldr	r2, [r3, #28]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	bf0c      	ite	eq
 8006cae:	2301      	moveq	r3, #1
 8006cb0:	2300      	movne	r3, #0
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	79fb      	ldrb	r3, [r7, #7]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d0a0      	beq.n	8006bfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	b095      	sub	sp, #84	@ 0x54
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cd6:	e853 3f00 	ldrex	r3, [r3]
 8006cda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cec:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cf4:	e841 2300 	strex	r3, r2, [r1]
 8006cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d1e6      	bne.n	8006cce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	3308      	adds	r3, #8
 8006d06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d08:	6a3b      	ldr	r3, [r7, #32]
 8006d0a:	e853 3f00 	ldrex	r3, [r3]
 8006d0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	f023 0301 	bic.w	r3, r3, #1
 8006d16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	3308      	adds	r3, #8
 8006d1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d28:	e841 2300 	strex	r3, r2, [r1]
 8006d2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1e5      	bne.n	8006d00 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d118      	bne.n	8006d6e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	e853 3f00 	ldrex	r3, [r3]
 8006d48:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	f023 0310 	bic.w	r3, r3, #16
 8006d50:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d5a:	61bb      	str	r3, [r7, #24]
 8006d5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5e:	6979      	ldr	r1, [r7, #20]
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	e841 2300 	strex	r3, r2, [r1]
 8006d66:	613b      	str	r3, [r7, #16]
   return(result);
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1e6      	bne.n	8006d3c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2220      	movs	r2, #32
 8006d72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006d82:	bf00      	nop
 8006d84:	3754      	adds	r7, #84	@ 0x54
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr
	...

08006d90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006d90:	b084      	sub	sp, #16
 8006d92:	b580      	push	{r7, lr}
 8006d94:	b084      	sub	sp, #16
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
 8006d9a:	f107 001c 	add.w	r0, r7, #28
 8006d9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006da2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d121      	bne.n	8006dee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	68da      	ldr	r2, [r3, #12]
 8006dba:	4b21      	ldr	r3, [pc, #132]	@ (8006e40 <USB_CoreInit+0xb0>)
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006dce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d105      	bne.n	8006de2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 fa92 	bl	800730c <USB_CoreReset>
 8006de8:	4603      	mov	r3, r0
 8006dea:	73fb      	strb	r3, [r7, #15]
 8006dec:	e010      	b.n	8006e10 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 fa86 	bl	800730c <USB_CoreReset>
 8006e00:	4603      	mov	r3, r0
 8006e02:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e08:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006e10:	7fbb      	ldrb	r3, [r7, #30]
 8006e12:	2b01      	cmp	r3, #1
 8006e14:	d10b      	bne.n	8006e2e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	f043 0206 	orr.w	r2, r3, #6
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f043 0220 	orr.w	r2, r3, #32
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e3a:	b004      	add	sp, #16
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	ffbdffbf 	.word	0xffbdffbf

08006e44 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	f023 0201 	bic.w	r2, r3, #1
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	370c      	adds	r7, #12
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr

08006e66 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006e66:	b580      	push	{r7, lr}
 8006e68:	b084      	sub	sp, #16
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
 8006e6e:	460b      	mov	r3, r1
 8006e70:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006e72:	2300      	movs	r3, #0
 8006e74:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e82:	78fb      	ldrb	r3, [r7, #3]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d115      	bne.n	8006eb4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006e94:	200a      	movs	r0, #10
 8006e96:	f7fb f929 	bl	80020ec <HAL_Delay>
      ms += 10U;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	330a      	adds	r3, #10
 8006e9e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 fa25 	bl	80072f0 <USB_GetMode>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d01e      	beq.n	8006eea <USB_SetCurrentMode+0x84>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2bc7      	cmp	r3, #199	@ 0xc7
 8006eb0:	d9f0      	bls.n	8006e94 <USB_SetCurrentMode+0x2e>
 8006eb2:	e01a      	b.n	8006eea <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006eb4:	78fb      	ldrb	r3, [r7, #3]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d115      	bne.n	8006ee6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006ec6:	200a      	movs	r0, #10
 8006ec8:	f7fb f910 	bl	80020ec <HAL_Delay>
      ms += 10U;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	330a      	adds	r3, #10
 8006ed0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006ed2:	6878      	ldr	r0, [r7, #4]
 8006ed4:	f000 fa0c 	bl	80072f0 <USB_GetMode>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d005      	beq.n	8006eea <USB_SetCurrentMode+0x84>
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ee2:	d9f0      	bls.n	8006ec6 <USB_SetCurrentMode+0x60>
 8006ee4:	e001      	b.n	8006eea <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e005      	b.n	8006ef6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2bc8      	cmp	r3, #200	@ 0xc8
 8006eee:	d101      	bne.n	8006ef4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e000      	b.n	8006ef6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3710      	adds	r7, #16
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
	...

08006f00 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f00:	b084      	sub	sp, #16
 8006f02:	b580      	push	{r7, lr}
 8006f04:	b086      	sub	sp, #24
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
 8006f0a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006f0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	613b      	str	r3, [r7, #16]
 8006f1e:	e009      	b.n	8006f34 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	3340      	adds	r3, #64	@ 0x40
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	4413      	add	r3, r2
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	3301      	adds	r3, #1
 8006f32:	613b      	str	r3, [r7, #16]
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	2b0e      	cmp	r3, #14
 8006f38:	d9f2      	bls.n	8006f20 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006f3a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d11c      	bne.n	8006f7c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f50:	f043 0302 	orr.w	r3, r3, #2
 8006f54:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	601a      	str	r2, [r3, #0]
 8006f7a:	e005      	b.n	8006f88 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f80:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006f8e:	461a      	mov	r2, r3
 8006f90:	2300      	movs	r3, #0
 8006f92:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f94:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d10d      	bne.n	8006fb8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d104      	bne.n	8006fae <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006fa4:	2100      	movs	r1, #0
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 f968 	bl	800727c <USB_SetDevSpeed>
 8006fac:	e008      	b.n	8006fc0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006fae:	2101      	movs	r1, #1
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 f963 	bl	800727c <USB_SetDevSpeed>
 8006fb6:	e003      	b.n	8006fc0 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006fb8:	2103      	movs	r1, #3
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f95e 	bl	800727c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006fc0:	2110      	movs	r1, #16
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 f8fa 	bl	80071bc <USB_FlushTxFifo>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d001      	beq.n	8006fd2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f924 	bl	8007220 <USB_FlushRxFifo>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d001      	beq.n	8006fe2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fe8:	461a      	mov	r2, r3
 8006fea:	2300      	movs	r3, #0
 8006fec:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007000:	461a      	mov	r2, r3
 8007002:	2300      	movs	r3, #0
 8007004:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007006:	2300      	movs	r3, #0
 8007008:	613b      	str	r3, [r7, #16]
 800700a:	e043      	b.n	8007094 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	015a      	lsls	r2, r3, #5
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	4413      	add	r3, r2
 8007014:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800701e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007022:	d118      	bne.n	8007056 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d10a      	bne.n	8007040 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	015a      	lsls	r2, r3, #5
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	4413      	add	r3, r2
 8007032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007036:	461a      	mov	r2, r3
 8007038:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800703c:	6013      	str	r3, [r2, #0]
 800703e:	e013      	b.n	8007068 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	015a      	lsls	r2, r3, #5
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	4413      	add	r3, r2
 8007048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800704c:	461a      	mov	r2, r3
 800704e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007052:	6013      	str	r3, [r2, #0]
 8007054:	e008      	b.n	8007068 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	015a      	lsls	r2, r3, #5
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	4413      	add	r3, r2
 800705e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007062:	461a      	mov	r2, r3
 8007064:	2300      	movs	r3, #0
 8007066:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	4413      	add	r3, r2
 8007070:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007074:	461a      	mov	r2, r3
 8007076:	2300      	movs	r3, #0
 8007078:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	015a      	lsls	r2, r3, #5
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	4413      	add	r3, r2
 8007082:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007086:	461a      	mov	r2, r3
 8007088:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800708c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	3301      	adds	r3, #1
 8007092:	613b      	str	r3, [r7, #16]
 8007094:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007098:	461a      	mov	r2, r3
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	4293      	cmp	r3, r2
 800709e:	d3b5      	bcc.n	800700c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80070a0:	2300      	movs	r3, #0
 80070a2:	613b      	str	r3, [r7, #16]
 80070a4:	e043      	b.n	800712e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070bc:	d118      	bne.n	80070f0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10a      	bne.n	80070da <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	015a      	lsls	r2, r3, #5
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	4413      	add	r3, r2
 80070cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d0:	461a      	mov	r2, r3
 80070d2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80070d6:	6013      	str	r3, [r2, #0]
 80070d8:	e013      	b.n	8007102 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	015a      	lsls	r2, r3, #5
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	4413      	add	r3, r2
 80070e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070e6:	461a      	mov	r2, r3
 80070e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80070ec:	6013      	str	r3, [r2, #0]
 80070ee:	e008      	b.n	8007102 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	015a      	lsls	r2, r3, #5
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	4413      	add	r3, r2
 80070f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070fc:	461a      	mov	r2, r3
 80070fe:	2300      	movs	r3, #0
 8007100:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	4413      	add	r3, r2
 800710a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800710e:	461a      	mov	r2, r3
 8007110:	2300      	movs	r3, #0
 8007112:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	015a      	lsls	r2, r3, #5
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	4413      	add	r3, r2
 800711c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007120:	461a      	mov	r2, r3
 8007122:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007126:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	3301      	adds	r3, #1
 800712c:	613b      	str	r3, [r7, #16]
 800712e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007132:	461a      	mov	r2, r3
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	4293      	cmp	r3, r2
 8007138:	d3b5      	bcc.n	80070a6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007140:	691b      	ldr	r3, [r3, #16]
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800714c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2200      	movs	r2, #0
 8007152:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800715a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800715c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007160:	2b00      	cmp	r3, #0
 8007162:	d105      	bne.n	8007170 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	f043 0210 	orr.w	r2, r3, #16
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	699a      	ldr	r2, [r3, #24]
 8007174:	4b0f      	ldr	r3, [pc, #60]	@ (80071b4 <USB_DevInit+0x2b4>)
 8007176:	4313      	orrs	r3, r2
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800717c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007180:	2b00      	cmp	r3, #0
 8007182:	d005      	beq.n	8007190 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	f043 0208 	orr.w	r2, r3, #8
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007190:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007194:	2b01      	cmp	r3, #1
 8007196:	d105      	bne.n	80071a4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	699a      	ldr	r2, [r3, #24]
 800719c:	4b06      	ldr	r3, [pc, #24]	@ (80071b8 <USB_DevInit+0x2b8>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80071a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3718      	adds	r7, #24
 80071aa:	46bd      	mov	sp, r7
 80071ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071b0:	b004      	add	sp, #16
 80071b2:	4770      	bx	lr
 80071b4:	803c3800 	.word	0x803c3800
 80071b8:	40000004 	.word	0x40000004

080071bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80071bc:	b480      	push	{r7}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	3301      	adds	r3, #1
 80071ce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80071d6:	d901      	bls.n	80071dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e01b      	b.n	8007214 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	daf2      	bge.n	80071ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80071e4:	2300      	movs	r3, #0
 80071e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	019b      	lsls	r3, r3, #6
 80071ec:	f043 0220 	orr.w	r2, r3, #32
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3301      	adds	r3, #1
 80071f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007200:	d901      	bls.n	8007206 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e006      	b.n	8007214 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	f003 0320 	and.w	r3, r3, #32
 800720e:	2b20      	cmp	r3, #32
 8007210:	d0f0      	beq.n	80071f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3714      	adds	r7, #20
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007220:	b480      	push	{r7}
 8007222:	b085      	sub	sp, #20
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007228:	2300      	movs	r3, #0
 800722a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	3301      	adds	r3, #1
 8007230:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007238:	d901      	bls.n	800723e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	e018      	b.n	8007270 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	2b00      	cmp	r3, #0
 8007244:	daf2      	bge.n	800722c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007246:	2300      	movs	r3, #0
 8007248:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2210      	movs	r2, #16
 800724e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	3301      	adds	r3, #1
 8007254:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800725c:	d901      	bls.n	8007262 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800725e:	2303      	movs	r3, #3
 8007260:	e006      	b.n	8007270 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	f003 0310 	and.w	r3, r3, #16
 800726a:	2b10      	cmp	r3, #16
 800726c:	d0f0      	beq.n	8007250 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3714      	adds	r7, #20
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	460b      	mov	r3, r1
 8007286:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	78fb      	ldrb	r3, [r7, #3]
 8007296:	68f9      	ldr	r1, [r7, #12]
 8007298:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800729c:	4313      	orrs	r3, r2
 800729e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3714      	adds	r7, #20
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80072ae:	b480      	push	{r7}
 80072b0:	b085      	sub	sp, #20
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80072c8:	f023 0303 	bic.w	r3, r3, #3
 80072cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072d4:	685b      	ldr	r3, [r3, #4]
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072dc:	f043 0302 	orr.w	r3, r3, #2
 80072e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80072e2:	2300      	movs	r3, #0
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3714      	adds	r7, #20
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	695b      	ldr	r3, [r3, #20]
 80072fc:	f003 0301 	and.w	r3, r3, #1
}
 8007300:	4618      	mov	r0, r3
 8007302:	370c      	adds	r7, #12
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr

0800730c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800730c:	b480      	push	{r7}
 800730e:	b085      	sub	sp, #20
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007314:	2300      	movs	r3, #0
 8007316:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	3301      	adds	r3, #1
 800731c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007324:	d901      	bls.n	800732a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e022      	b.n	8007370 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	2b00      	cmp	r3, #0
 8007330:	daf2      	bge.n	8007318 <USB_CoreReset+0xc>

  count = 10U;
 8007332:	230a      	movs	r3, #10
 8007334:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007336:	e002      	b.n	800733e <USB_CoreReset+0x32>
  {
    count--;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	3b01      	subs	r3, #1
 800733c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1f9      	bne.n	8007338 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	f043 0201 	orr.w	r2, r3, #1
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	3301      	adds	r3, #1
 8007354:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800735c:	d901      	bls.n	8007362 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e006      	b.n	8007370 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	691b      	ldr	r3, [r3, #16]
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	2b01      	cmp	r3, #1
 800736c:	d0f0      	beq.n	8007350 <USB_CoreReset+0x44>

  return HAL_OK;
 800736e:	2300      	movs	r3, #0
}
 8007370:	4618      	mov	r0, r3
 8007372:	3714      	adds	r7, #20
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <eARPProcessPacket>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be processed.
 *
 * @return An enum which says whether to return the frame or to release it.
 */
    eFrameProcessingResult_t eARPProcessPacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800737c:	b580      	push	{r7, lr}
 800737e:	b090      	sub	sp, #64	@ 0x40
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ARPPacket_t * pxARPFrame = ( ( ARPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007388:	63bb      	str	r3, [r7, #56]	@ 0x38
        eFrameProcessingResult_t eReturn = eReleaseBuffer;
 800738a:	2300      	movs	r3, #0
 800738c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        uint32_t ulTargetProtocolAddress, ulSenderProtocolAddress;

        /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
        const void * pvCopySource;
        void * pvCopyDest;
        NetworkEndPoint_t * pxTargetEndPoint = pxNetworkBuffer->pxEndPoint;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007394:	637b      	str	r3, [r7, #52]	@ 0x34
         * period. */
        static UBaseType_t uxARPClashCounter = 0U;
        /* The time at which the last ARP clash was sent. */
        static TimeOut_t xARPClashTimeOut;

        pxARPHeader = &( pxARPFrame->xARPHeader );
 8007396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007398:	330e      	adds	r3, #14
 800739a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Only Ethernet hardware type is supported.
         * Only IPv4 address can be present in the ARP packet.
         * The hardware length (the MAC address) must be 6 bytes. And,
         * The Protocol address length must be 4 bytes as it is IPv4. */
        if( ( pxARPHeader->usHardwareType == ipARP_HARDWARE_TYPE_ETHERNET ) &&
 800739c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739e:	881b      	ldrh	r3, [r3, #0]
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	f040 8109 	bne.w	80075ba <eARPProcessPacket+0x23e>
            ( pxARPHeader->usProtocolType == ipARP_PROTOCOL_TYPE ) &&
 80073a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073aa:	885b      	ldrh	r3, [r3, #2]
 80073ac:	b29b      	uxth	r3, r3
        if( ( pxARPHeader->usHardwareType == ipARP_HARDWARE_TYPE_ETHERNET ) &&
 80073ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073b2:	f040 8102 	bne.w	80075ba <eARPProcessPacket+0x23e>
            ( pxARPHeader->ucHardwareAddressLength == ipMAC_ADDRESS_LENGTH_BYTES ) &&
 80073b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b8:	791b      	ldrb	r3, [r3, #4]
            ( pxARPHeader->usProtocolType == ipARP_PROTOCOL_TYPE ) &&
 80073ba:	2b06      	cmp	r3, #6
 80073bc:	f040 80fd 	bne.w	80075ba <eARPProcessPacket+0x23e>
            ( pxARPHeader->ucProtocolAddressLength == ipIP_ADDRESS_LENGTH_BYTES ) )
 80073c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c2:	795b      	ldrb	r3, [r3, #5]
            ( pxARPHeader->ucHardwareAddressLength == ipMAC_ADDRESS_LENGTH_BYTES ) &&
 80073c4:	2b04      	cmp	r3, #4
 80073c6:	f040 80f8 	bne.w	80075ba <eARPProcessPacket+0x23e>
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = pxARPHeader->ucSenderProtocolAddress;
 80073ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073cc:	330e      	adds	r3, #14
 80073ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
            pvCopyDest = &ulSenderProtocolAddress;
 80073d0:	f107 031c 	add.w	r3, r7, #28
 80073d4:	62bb      	str	r3, [r7, #40]	@ 0x28
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( ulSenderProtocolAddress ) );
 80073d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	461a      	mov	r2, r3
 80073dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073de:	601a      	str	r2, [r3, #0]
            /* The field ulTargetProtocolAddress is well-aligned, a 32-bits copy. */
            ulTargetProtocolAddress = pxARPHeader->ulTargetProtocolAddress;
 80073e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	627b      	str	r3, [r7, #36]	@ 0x24

            if( uxARPClashCounter != 0U )
 80073e6:	4b78      	ldr	r3, [pc, #480]	@ (80075c8 <eARPProcessPacket+0x24c>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d009      	beq.n	8007402 <eARPProcessPacket+0x86>
            {
                /* Has the timeout been reached? */
                if( xTaskCheckForTimeOut( &xARPClashTimeOut, &uxARPClashTimeoutPeriod ) == pdTRUE )
 80073ee:	4977      	ldr	r1, [pc, #476]	@ (80075cc <eARPProcessPacket+0x250>)
 80073f0:	4877      	ldr	r0, [pc, #476]	@ (80075d0 <eARPProcessPacket+0x254>)
 80073f2:	f00f fa8f 	bl	8016914 <xTaskCheckForTimeOut>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d102      	bne.n	8007402 <eARPProcessPacket+0x86>
                {
                    /* We have waited long enough, reset the counter. */
                    uxARPClashCounter = 0;
 80073fc:	4b72      	ldr	r3, [pc, #456]	@ (80075c8 <eARPProcessPacket+0x24c>)
 80073fe:	2200      	movs	r2, #0
 8007400:	601a      	str	r2, [r3, #0]
                }
            }

            /* Check whether the lowest bit of the highest byte is 1 to check for
             * multicast address or even a broadcast address (FF:FF:FF:FF:FF:FF). */
            if( ( pxARPHeader->xSenderHardwareAddress.ucBytes[ 0 ] & 0x01U ) == 0x01U )
 8007402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007404:	7a1b      	ldrb	r3, [r3, #8]
 8007406:	f003 0301 	and.w	r3, r3, #1
 800740a:	2b00      	cmp	r3, #0
 800740c:	f040 80d5 	bne.w	80075ba <eARPProcessPacket+0x23e>
                /* Senders address is a multicast OR broadcast address which is not
                 * allowed for an ARP packet. Drop the packet. See RFC 1812 section
                 * 3.3.2. */
                iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
            }
            else if( ( ipFIRST_LOOPBACK_IPv4 <= ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) ) &&
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8007416:	d303      	bcc.n	8007420 <eARPProcessPacket+0xa4>
                     ( ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) < ipLAST_LOOPBACK_IPv4 ) )
 8007418:	69fb      	ldr	r3, [r7, #28]
            else if( ( ipFIRST_LOOPBACK_IPv4 <= ( FreeRTOS_ntohl( ulSenderProtocolAddress ) ) ) &&
 800741a:	2b00      	cmp	r3, #0
 800741c:	f280 80cd 	bge.w	80075ba <eARPProcessPacket+0x23e>
                /* The local loopback addresses must never appear outside a host. See RFC 1122
                 * section 3.2.1.3. */
                iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
            }
            /* Check whether there is a clash with another device for this IP address. */
            else if( ( pxTargetEndPoint != NULL ) && ( ulSenderProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) )
 8007420:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007422:	2b00      	cmp	r3, #0
 8007424:	d03a      	beq.n	800749c <eARPProcessPacket+0x120>
 8007426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	69fb      	ldr	r3, [r7, #28]
 800742c:	429a      	cmp	r2, r3
 800742e:	d135      	bne.n	800749c <eARPProcessPacket+0x120>
            {
                if( uxARPClashCounter < arpIP_CLASH_MAX_RETRIES )
 8007430:	4b65      	ldr	r3, [pc, #404]	@ (80075c8 <eARPProcessPacket+0x24c>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d116      	bne.n	8007466 <eARPProcessPacket+0xea>
                {
                    /* Increment the counter. */
                    uxARPClashCounter++;
 8007438:	4b63      	ldr	r3, [pc, #396]	@ (80075c8 <eARPProcessPacket+0x24c>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	3301      	adds	r3, #1
 800743e:	4a62      	ldr	r2, [pc, #392]	@ (80075c8 <eARPProcessPacket+0x24c>)
 8007440:	6013      	str	r3, [r2, #0]

                    /* Send out a defensive ARP request. */
                    FreeRTOS_OutputARPRequest_Multi( pxTargetEndPoint, pxTargetEndPoint->ipv4_settings.ulIPAddress );
 8007442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4619      	mov	r1, r3
 8007448:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800744a:	f000 fd03 	bl	8007e54 <FreeRTOS_OutputARPRequest_Multi>

                    /* Since an ARP Request for this IP was just sent, do not send a gratuitous
                     * ARP for arpGRATUITOUS_ARP_PERIOD. */
                    xLastGratuitousARPTime = xTaskGetTickCount();
 800744e:	f00e ff87 	bl	8016360 <xTaskGetTickCount>
 8007452:	4603      	mov	r3, r0
 8007454:	4a5f      	ldr	r2, [pc, #380]	@ (80075d4 <eARPProcessPacket+0x258>)
 8007456:	6013      	str	r3, [r2, #0]

                    /* Note the time at which this request was sent. */
                    vTaskSetTimeOutState( &xARPClashTimeOut );
 8007458:	485d      	ldr	r0, [pc, #372]	@ (80075d0 <eARPProcessPacket+0x254>)
 800745a:	f00f fa1b 	bl	8016894 <vTaskSetTimeOutState>

                    /* Reset the time-out period to the given value. */
                    uxARPClashTimeoutPeriod = pdMS_TO_TICKS( arpIP_CLASH_RESET_TIMEOUT_MS );
 800745e:	4b5b      	ldr	r3, [pc, #364]	@ (80075cc <eARPProcessPacket+0x250>)
 8007460:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007464:	601a      	str	r2, [r3, #0]
                }

                /* Process received ARP frame to see if there is a clash. */
                #if ( ipconfigARP_USE_CLASH_DETECTION != 0 )
                {
                    NetworkEndPoint_t * pxSourceEndPoint = FreeRTOS_FindEndPointOnIP_IPv4( ulSenderProtocolAddress );
 8007466:	69fb      	ldr	r3, [r7, #28]
 8007468:	4618      	mov	r0, r3
 800746a:	f004 fdb3 	bl	800bfd4 <FreeRTOS_FindEndPointOnIP_IPv4>
 800746e:	6238      	str	r0, [r7, #32]

                    if( ( pxSourceEndPoint != NULL ) && ( pxSourceEndPoint->ipv4_settings.ulIPAddress == ulSenderProtocolAddress ) )
 8007470:	6a3b      	ldr	r3, [r7, #32]
 8007472:	2b00      	cmp	r3, #0
 8007474:	f000 809e 	beq.w	80075b4 <eARPProcessPacket+0x238>
 8007478:	6a3b      	ldr	r3, [r7, #32]
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	429a      	cmp	r2, r3
 8007480:	f040 8098 	bne.w	80075b4 <eARPProcessPacket+0x238>
                    {
                        xARPHadIPClash = pdTRUE;
 8007484:	4b54      	ldr	r3, [pc, #336]	@ (80075d8 <eARPProcessPacket+0x25c>)
 8007486:	2201      	movs	r2, #1
 8007488:	601a      	str	r2, [r3, #0]
                        /* Remember the MAC-address of the other device which has the same IP-address. */
                        ( void ) memcpy( xARPClashMacAddress.ucBytes, pxARPHeader->xSenderHardwareAddress.ucBytes, sizeof( xARPClashMacAddress.ucBytes ) );
 800748a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748c:	f103 0208 	add.w	r2, r3, #8
 8007490:	4b52      	ldr	r3, [pc, #328]	@ (80075dc <eARPProcessPacket+0x260>)
 8007492:	6810      	ldr	r0, [r2, #0]
 8007494:	6018      	str	r0, [r3, #0]
 8007496:	8892      	ldrh	r2, [r2, #4]
 8007498:	809a      	strh	r2, [r3, #4]
                {
 800749a:	e08b      	b.n	80075b4 <eARPProcessPacket+0x238>
            {
                iptraceARP_PACKET_RECEIVED();

                /* Some extra logging while still testing. */
                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                    if( pxARPHeader->usOperation == ( uint16_t ) ipARP_REPLY )
 800749c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749e:	88db      	ldrh	r3, [r3, #6]
                                                 ( unsigned ) FreeRTOS_ntohl( ( pxTargetEndPoint != NULL ) ? pxTargetEndPoint->ipv4_settings.ulIPAddress : 0U ) ) );
                    }
                #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                    if( ( pxARPHeader->usOperation == ( uint16_t ) ipARP_REQUEST ) &&
 80074a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a2:	88db      	ldrh	r3, [r3, #6]
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	2b01      	cmp	r3, #1
                /* ulTargetProtocolAddress won't be used unless logging is enabled. */
                ( void ) ulTargetProtocolAddress;

                /* Don't do anything if the local IP address is zero because
                 * that means a DHCP request has not completed. */
                if( ( pxTargetEndPoint != NULL ) && ( pxTargetEndPoint->bits.bEndPointUp != pdFALSE_UNSIGNED ) )
 80074a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f000 8085 	beq.w	80075ba <eARPProcessPacket+0x23e>
 80074b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074b6:	f003 0320 	and.w	r3, r3, #32
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d07c      	beq.n	80075ba <eARPProcessPacket+0x23e>
                {
                    switch( pxARPHeader->usOperation )
 80074c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c2:	88db      	ldrh	r3, [r3, #6]
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d002      	beq.n	80074d0 <eARPProcessPacket+0x154>
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d06b      	beq.n	80075a6 <eARPProcessPacket+0x22a>
                            vARPProcessPacketReply( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
                            break;

                        default:
                            /* Invalid. */
                            break;
 80074ce:	e074      	b.n	80075ba <eARPProcessPacket+0x23e>
                            if( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress )
 80074d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d115      	bne.n	8007506 <eARPProcessPacket+0x18a>
                                if( memcmp( pxTargetEndPoint->xMACAddress.ucBytes,
 80074da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074dc:	f103 0038 	add.w	r0, r3, #56	@ 0x38
                                            pxARPHeader->xSenderHardwareAddress.ucBytes,
 80074e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e2:	3308      	adds	r3, #8
                                if( memcmp( pxTargetEndPoint->xMACAddress.ucBytes,
 80074e4:	2206      	movs	r2, #6
 80074e6:	4619      	mov	r1, r3
 80074e8:	f011 f899 	bl	801861e <memcmp>
 80074ec:	4603      	mov	r3, r0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d062      	beq.n	80075b8 <eARPProcessPacket+0x23c>
                                    vARPProcessPacketRequest( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
 80074f2:	69fb      	ldr	r3, [r7, #28]
 80074f4:	461a      	mov	r2, r3
 80074f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80074f8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80074fa:	f000 f875 	bl	80075e8 <vARPProcessPacketRequest>
                                    eReturn = eReturnEthernetFrame;
 80074fe:	2302      	movs	r3, #2
 8007500:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                            break;
 8007504:	e058      	b.n	80075b8 <eARPProcessPacket+0x23c>
                            else if( ( ulSenderProtocolAddress == ulTargetProtocolAddress ) &&
 8007506:	69fb      	ldr	r3, [r7, #28]
 8007508:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800750a:	429a      	cmp	r2, r3
 800750c:	d154      	bne.n	80075b8 <eARPProcessPacket+0x23c>
                                     ( ( ulSenderProtocolAddress & pxTargetEndPoint->ipv4_settings.ulNetMask ) == ( pxTargetEndPoint->ipv4_settings.ulNetMask & pxTargetEndPoint->ipv4_settings.ulIPAddress ) ) )
 800750e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	69fb      	ldr	r3, [r7, #28]
 8007514:	405a      	eors	r2, r3
 8007516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	4013      	ands	r3, r2
                            else if( ( ulSenderProtocolAddress == ulTargetProtocolAddress ) &&
 800751c:	2b00      	cmp	r3, #0
 800751e:	d14b      	bne.n	80075b8 <eARPProcessPacket+0x23c>
                                const MACAddress_t xGARPTargetAddress = { { 0, 0, 0, 0, 0, 0 } };
 8007520:	4a2f      	ldr	r2, [pc, #188]	@ (80075e0 <eARPProcessPacket+0x264>)
 8007522:	f107 0314 	add.w	r3, r7, #20
 8007526:	e892 0003 	ldmia.w	r2, {r0, r1}
 800752a:	6018      	str	r0, [r3, #0]
 800752c:	3304      	adds	r3, #4
 800752e:	8019      	strh	r1, [r3, #0]
                                if( ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xBroadcastMACAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ||
 8007530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007532:	3312      	adds	r3, #18
 8007534:	2206      	movs	r2, #6
 8007536:	492b      	ldr	r1, [pc, #172]	@ (80075e4 <eARPProcessPacket+0x268>)
 8007538:	4618      	mov	r0, r3
 800753a:	f011 f870 	bl	801861e <memcmp>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00a      	beq.n	800755a <eARPProcessPacket+0x1de>
                                      ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xGARPTargetAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ) ) &&
 8007544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007546:	3312      	adds	r3, #18
 8007548:	f107 0114 	add.w	r1, r7, #20
 800754c:	2206      	movs	r2, #6
 800754e:	4618      	mov	r0, r3
 8007550:	f011 f865 	bl	801861e <memcmp>
 8007554:	4603      	mov	r3, r0
                                if( ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xBroadcastMACAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ||
 8007556:	2b00      	cmp	r3, #0
 8007558:	d12e      	bne.n	80075b8 <eARPProcessPacket+0x23c>
                                    ( memcmp( pxTargetEndPoint->xMACAddress.ucBytes, pxARPHeader->xSenderHardwareAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) != 0 ) )
 800755a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800755c:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	3308      	adds	r3, #8
 8007564:	2206      	movs	r2, #6
 8007566:	4619      	mov	r1, r3
 8007568:	f011 f859 	bl	801861e <memcmp>
 800756c:	4603      	mov	r3, r0
                                      ( ( memcmp( pxARPHeader->xTargetHardwareAddress.ucBytes, xGARPTargetAddress.ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) ) ) &&
 800756e:	2b00      	cmp	r3, #0
 8007570:	d022      	beq.n	80075b8 <eARPProcessPacket+0x23c>
                                    pxCachedEndPoint = NULL;
 8007572:	2300      	movs	r3, #0
 8007574:	60bb      	str	r3, [r7, #8]
                                    if( eARPGetCacheEntry( &( ulSenderProtocolAddress ), &( xHardwareAddress ), &( pxCachedEndPoint ) ) == eResolutionCacheHit )
 8007576:	f107 0208 	add.w	r2, r7, #8
 800757a:	f107 010c 	add.w	r1, r7, #12
 800757e:	f107 031c 	add.w	r3, r7, #28
 8007582:	4618      	mov	r0, r3
 8007584:	f000 fa8e 	bl	8007aa4 <eARPGetCacheEntry>
 8007588:	4603      	mov	r3, r0
 800758a:	2b01      	cmp	r3, #1
 800758c:	d114      	bne.n	80075b8 <eARPProcessPacket+0x23c>
                                        if( pxCachedEndPoint == pxTargetEndPoint )
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007592:	429a      	cmp	r2, r3
 8007594:	d110      	bne.n	80075b8 <eARPProcessPacket+0x23c>
                                            vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 8007596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007598:	3308      	adds	r3, #8
 800759a:	69f9      	ldr	r1, [r7, #28]
 800759c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800759e:	4618      	mov	r0, r3
 80075a0:	f000 f96e 	bl	8007880 <vARPRefreshCacheEntry>
                            break;
 80075a4:	e008      	b.n	80075b8 <eARPProcessPacket+0x23c>
                            vARPProcessPacketReply( pxARPFrame, pxTargetEndPoint, ulSenderProtocolAddress );
 80075a6:	69fb      	ldr	r3, [r7, #28]
 80075a8:	461a      	mov	r2, r3
 80075aa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80075ac:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80075ae:	f000 f859 	bl	8007664 <vARPProcessPacketReply>
                            break;
 80075b2:	e002      	b.n	80075ba <eARPProcessPacket+0x23e>
                {
 80075b4:	bf00      	nop
 80075b6:	e000      	b.n	80075ba <eARPProcessPacket+0x23e>
                            break;
 80075b8:	bf00      	nop
        else
        {
            iptraceDROPPED_INVALID_ARP_PACKET( pxARPHeader );
        }

        return eReturn;
 80075ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
    }
 80075be:	4618      	mov	r0, r3
 80075c0:	3740      	adds	r7, #64	@ 0x40
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	20000e94 	.word	0x20000e94
 80075cc:	2000000c 	.word	0x2000000c
 80075d0:	20000e98 	.word	0x20000e98
 80075d4:	20000e90 	.word	0x20000e90
 80075d8:	20000e84 	.word	0x20000e84
 80075dc:	20000e88 	.word	0x20000e88
 80075e0:	08019830 	.word	0x08019830
 80075e4:	080199e4 	.word	0x080199e4

080075e8 <vARPProcessPacketRequest>:
 *
 */
    static void vARPProcessPacketRequest( ARPPacket_t * pxARPFrame,
                                          NetworkEndPoint_t * pxTargetEndPoint,
                                          uint32_t ulSenderProtocolAddress )
    {
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b088      	sub	sp, #32
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
        ARPHeader_t * pxARPHeader = &( pxARPFrame->xARPHeader );
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	330e      	adds	r3, #14
 80075f8:	61fb      	str	r3, [r7, #28]
        iptraceSENDING_ARP_REPLY( ulSenderProtocolAddress );

        /* The request is for the address of this node.  Add the
         * entry into the ARP cache, or refresh the entry if it
         * already exists. */
        vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	3308      	adds	r3, #8
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	6879      	ldr	r1, [r7, #4]
 8007602:	4618      	mov	r0, r3
 8007604:	f000 f93c 	bl	8007880 <vARPRefreshCacheEntry>

        /* Generate a reply payload in the same buffer. */
        pxARPHeader->usOperation = ( uint16_t ) ipARP_REPLY;
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	2200      	movs	r2, #0
 800760c:	f042 0202 	orr.w	r2, r2, #2
 8007610:	719a      	strb	r2, [r3, #6]
 8007612:	2200      	movs	r2, #0
 8007614:	71da      	strb	r2, [r3, #7]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = pxARPHeader->xSenderHardwareAddress.ucBytes;
 8007616:	69fb      	ldr	r3, [r7, #28]
 8007618:	3308      	adds	r3, #8
 800761a:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->xTargetHardwareAddress.ucBytes;
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	3312      	adds	r3, #18
 8007620:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( MACAddress_t ) );
 8007622:	2206      	movs	r2, #6
 8007624:	69b9      	ldr	r1, [r7, #24]
 8007626:	6978      	ldr	r0, [r7, #20]
 8007628:	f011 f8fd 	bl	8018826 <memcpy>
        pxARPHeader->ulTargetProtocolAddress = ulSenderProtocolAddress;
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	687a      	ldr	r2, [r7, #4]
 8007630:	619a      	str	r2, [r3, #24]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = pxTargetEndPoint->xMACAddress.ucBytes;
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	3338      	adds	r3, #56	@ 0x38
 8007636:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->xSenderHardwareAddress.ucBytes;
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	3308      	adds	r3, #8
 800763c:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( MACAddress_t ) );
 800763e:	2206      	movs	r2, #6
 8007640:	69b9      	ldr	r1, [r7, #24]
 8007642:	6978      	ldr	r0, [r7, #20]
 8007644:	f011 f8ef 	bl	8018826 <memcpy>
        pvCopySource = &( pxTargetEndPoint->ipv4_settings.ulIPAddress );
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPHeader->ucSenderProtocolAddress;
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	330e      	adds	r3, #14
 8007650:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxARPHeader->ucSenderProtocolAddress ) );
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	461a      	mov	r2, r3
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	601a      	str	r2, [r3, #0]
    }
 800765c:	bf00      	nop
 800765e:	3720      	adds	r7, #32
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <vARPProcessPacketReply>:
 * @param[in] ulSenderProtocolAddress The IPv4 address involved.
 */
    static void vARPProcessPacketReply( const ARPPacket_t * pxARPFrame,
                                        NetworkEndPoint_t * pxTargetEndPoint,
                                        uint32_t ulSenderProtocolAddress )
    {
 8007664:	b580      	push	{r7, lr}
 8007666:	b08c      	sub	sp, #48	@ 0x30
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
        const ARPHeader_t * pxARPHeader = &( pxARPFrame->xARPHeader );
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	330e      	adds	r3, #14
 8007674:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t ulTargetProtocolAddress = pxARPHeader->ulTargetProtocolAddress;
 8007676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007678:	699b      	ldr	r3, [r3, #24]
 800767a:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* If the packet is meant for this device or if the entry already exists. */
        if( ( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) ||
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007682:	429a      	cmp	r2, r3
 8007684:	d005      	beq.n	8007692 <vARPProcessPacketReply+0x2e>
            ( xIsIPInARPCache( ulSenderProtocolAddress ) == pdTRUE ) )
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 f844 	bl	8007714 <xIsIPInARPCache>
 800768c:	4603      	mov	r3, r0
        if( ( ulTargetProtocolAddress == pxTargetEndPoint->ipv4_settings.ulIPAddress ) ||
 800768e:	2b01      	cmp	r3, #1
 8007690:	d106      	bne.n	80076a0 <vARPProcessPacketReply+0x3c>
        {
            iptracePROCESSING_RECEIVED_ARP_REPLY( ulTargetProtocolAddress );
            vARPRefreshCacheEntry( &( pxARPHeader->xSenderHardwareAddress ), ulSenderProtocolAddress, pxTargetEndPoint );
 8007692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007694:	3308      	adds	r3, #8
 8007696:	68ba      	ldr	r2, [r7, #8]
 8007698:	6879      	ldr	r1, [r7, #4]
 800769a:	4618      	mov	r0, r3
 800769c:	f000 f8f0 	bl	8007880 <vARPRefreshCacheEntry>
        }

        if( ( pxARPWaitingNetworkBuffer != NULL ) &&
 80076a0:	4b1b      	ldr	r3, [pc, #108]	@ (8007710 <vARPProcessPacketReply+0xac>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d02e      	beq.n	8007706 <vARPProcessPacketReply+0xa2>
            ( uxIPHeaderSizePacket( pxARPWaitingNetworkBuffer ) == ipSIZE_OF_IPv4_HEADER ) )
 80076a8:	4b19      	ldr	r3, [pc, #100]	@ (8007710 <vARPProcessPacketReply+0xac>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4618      	mov	r0, r3
 80076ae:	f003 fa71 	bl	800ab94 <uxIPHeaderSizePacket>
 80076b2:	4603      	mov	r3, r0
        if( ( pxARPWaitingNetworkBuffer != NULL ) &&
 80076b4:	2b14      	cmp	r3, #20
 80076b6:	d126      	bne.n	8007706 <vARPProcessPacketReply+0xa2>
        {
            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPPacket_t * pxARPWaitingIPPacket = ( ( IPPacket_t * ) pxARPWaitingNetworkBuffer->pucEthernetBuffer );
 80076b8:	4b15      	ldr	r3, [pc, #84]	@ (8007710 <vARPProcessPacketReply+0xac>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076be:	627b      	str	r3, [r7, #36]	@ 0x24
            const IPHeader_t * pxARPWaitingIPHeader = &( pxARPWaitingIPPacket->xIPHeader );
 80076c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c2:	330e      	adds	r3, #14
 80076c4:	623b      	str	r3, [r7, #32]

            if( ulSenderProtocolAddress == pxARPWaitingIPHeader->ulSourceIPAddress )
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d11a      	bne.n	8007706 <vARPProcessPacketReply+0xa2>
            {
                IPStackEvent_t xEventMessage;
                const TickType_t xDontBlock = ( TickType_t ) 0;
 80076d0:	2300      	movs	r3, #0
 80076d2:	61fb      	str	r3, [r7, #28]

                xEventMessage.eEventType = eNetworkRxEvent;
 80076d4:	2301      	movs	r3, #1
 80076d6:	753b      	strb	r3, [r7, #20]
                xEventMessage.pvData = ( void * ) pxARPWaitingNetworkBuffer;
 80076d8:	4b0d      	ldr	r3, [pc, #52]	@ (8007710 <vARPProcessPacketReply+0xac>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	61bb      	str	r3, [r7, #24]

                if( xSendEventStructToIPTask( &xEventMessage, xDontBlock ) != pdPASS )
 80076de:	f107 0314 	add.w	r3, r7, #20
 80076e2:	69f9      	ldr	r1, [r7, #28]
 80076e4:	4618      	mov	r0, r3
 80076e6:	f002 fec9 	bl	800a47c <xSendEventStructToIPTask>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d004      	beq.n	80076fa <vARPProcessPacketReply+0x96>
                {
                    /* Failed to send the message, so release the network buffer. */
                    vReleaseNetworkBufferAndDescriptor( pxARPWaitingNetworkBuffer );
 80076f0:	4b07      	ldr	r3, [pc, #28]	@ (8007710 <vARPProcessPacketReply+0xac>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4618      	mov	r0, r3
 80076f6:	f00b f891 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
                }

                /* Clear the buffer. */
                pxARPWaitingNetworkBuffer = NULL;
 80076fa:	4b05      	ldr	r3, [pc, #20]	@ (8007710 <vARPProcessPacketReply+0xac>)
 80076fc:	2200      	movs	r2, #0
 80076fe:	601a      	str	r2, [r3, #0]

                /* Found an ARP resolution, disable ARP resolution timer. */
                vIPSetARPResolutionTimerEnableState( pdFALSE );
 8007700:	2000      	movs	r0, #0
 8007702:	f003 fcbd 	bl	800b080 <vIPSetARPResolutionTimerEnableState>

                iptrace_DELAYED_ARP_REQUEST_REPLIED();
            }
        }
    }
 8007706:	bf00      	nop
 8007708:	3730      	adds	r7, #48	@ 0x30
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}
 800770e:	bf00      	nop
 8007710:	20001118 	.word	0x20001118

08007714 <xIsIPInARPCache>:
 *                    check for.
 *
 * @return When the IP-address is found: pdTRUE, else pdFALSE.
 */
    BaseType_t xIsIPInARPCache( uint32_t ulAddressToLookup )
    {
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
        BaseType_t x, xReturn = pdFALSE;
 800771c:	2300      	movs	r3, #0
 800771e:	60bb      	str	r3, [r7, #8]

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007720:	2300      	movs	r3, #0
 8007722:	60fb      	str	r3, [r7, #12]
 8007724:	e017      	b.n	8007756 <xIsIPInARPCache+0x42>
        {
            /* Does this row in the ARP cache table hold an entry for the IP address
             * being queried? */
            if( xARPCache[ x ].ulIPAddress == ulAddressToLookup )
 8007726:	4a12      	ldr	r2, [pc, #72]	@ (8007770 <xIsIPInARPCache+0x5c>)
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	011b      	lsls	r3, r3, #4
 800772c:	4413      	add	r3, r2
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	429a      	cmp	r2, r3
 8007734:	d10c      	bne.n	8007750 <xIsIPInARPCache+0x3c>
            {
                xReturn = pdTRUE;
 8007736:	2301      	movs	r3, #1
 8007738:	60bb      	str	r3, [r7, #8]

                /* A matching valid entry was found. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 800773a:	4a0d      	ldr	r2, [pc, #52]	@ (8007770 <xIsIPInARPCache+0x5c>)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	011b      	lsls	r3, r3, #4
 8007740:	4413      	add	r3, r2
 8007742:	330b      	adds	r3, #11
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d109      	bne.n	800775e <xIsIPInARPCache+0x4a>
                {
                    /* This entry is waiting an ARP reply, so is not valid. */
                    xReturn = pdFALSE;
 800774a:	2300      	movs	r3, #0
 800774c:	60bb      	str	r3, [r7, #8]
                }

                break;
 800774e:	e006      	b.n	800775e <xIsIPInARPCache+0x4a>
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	3301      	adds	r3, #1
 8007754:	60fb      	str	r3, [r7, #12]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2b09      	cmp	r3, #9
 800775a:	dde4      	ble.n	8007726 <xIsIPInARPCache+0x12>
 800775c:	e000      	b.n	8007760 <xIsIPInARPCache+0x4c>
                break;
 800775e:	bf00      	nop
            }
        }

        return xReturn;
 8007760:	68bb      	ldr	r3, [r7, #8]
    }
 8007762:	4618      	mov	r0, r3
 8007764:	3714      	adds	r7, #20
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop
 8007770:	20000de4 	.word	0x20000de4

08007774 <xCheckRequiresARPResolution>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be checked.
 *
 * @return pdTRUE if the packet needs ARP resolution, pdFALSE otherwise.
 */
    BaseType_t xCheckRequiresARPResolution( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 8007774:	b580      	push	{r7, lr}
 8007776:	b088      	sub	sp, #32
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
        BaseType_t xNeedsARPResolution = pdFALSE;
 800777c:	2300      	movs	r3, #0
 800777e:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const IPPacket_t * pxIPPacket = ( ( const IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007784:	61bb      	str	r3, [r7, #24]
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	330e      	adds	r3, #14
 800778a:	617b      	str	r3, [r7, #20]
        const IPV4Parameters_t * pxIPv4Settings = &( pxNetworkBuffer->pxEndPoint->ipv4_settings );
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007790:	613b      	str	r3, [r7, #16]

        configASSERT( ( pxIPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) || ( pxIPPacket->xEthernetHeader.usFrameType == ipARP_FRAME_TYPE ) );
 8007792:	69bb      	ldr	r3, [r7, #24]
 8007794:	899b      	ldrh	r3, [r3, #12]
 8007796:	b29b      	uxth	r3, r3
 8007798:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800779c:	d006      	beq.n	80077ac <xCheckRequiresARPResolution+0x38>
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	899b      	ldrh	r3, [r3, #12]
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	f640 0206 	movw	r2, #2054	@ 0x806
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d101      	bne.n	80077b0 <xCheckRequiresARPResolution+0x3c>
 80077ac:	2301      	movs	r3, #1
 80077ae:	e000      	b.n	80077b2 <xCheckRequiresARPResolution+0x3e>
 80077b0:	2300      	movs	r3, #0
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d10d      	bne.n	80077d2 <xCheckRequiresARPResolution+0x5e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80077b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ba:	b672      	cpsid	i
 80077bc:	f383 8811 	msr	BASEPRI, r3
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	b662      	cpsie	i
 80077ca:	60fb      	str	r3, [r7, #12]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80077cc:	bf00      	nop
 80077ce:	bf00      	nop
 80077d0:	e7fd      	b.n	80077ce <xCheckRequiresARPResolution+0x5a>

        if( ( pxIPHeader->ulSourceIPAddress & pxIPv4Settings->ulNetMask ) == ( pxIPv4Settings->ulIPAddress & pxIPv4Settings->ulNetMask ) )
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	68da      	ldr	r2, [r3, #12]
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	405a      	eors	r2, r3
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	4013      	ands	r3, r2
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d111      	bne.n	800780a <xCheckRequiresARPResolution+0x96>
        {
            /* If the IP is on the same subnet and we do not have an ARP entry already,
             * then we should send out ARP for finding the MAC address. */
            if( xIsIPInARPCache( pxIPHeader->ulSourceIPAddress ) == pdFALSE )
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	68db      	ldr	r3, [r3, #12]
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7ff ff92 	bl	8007714 <xIsIPInARPCache>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d109      	bne.n	800780a <xCheckRequiresARPResolution+0x96>
            {
                FreeRTOS_OutputARPRequest_Multi( pxNetworkBuffer->pxEndPoint, pxIPHeader->ulSourceIPAddress );
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	4619      	mov	r1, r3
 8007800:	4610      	mov	r0, r2
 8007802:	f000 fb27 	bl	8007e54 <FreeRTOS_OutputARPRequest_Multi>

                /* This packet needs resolution since this is on the same subnet
                 * but not in the ARP cache. */
                xNeedsARPResolution = pdTRUE;
 8007806:	2301      	movs	r3, #1
 8007808:	61fb      	str	r3, [r7, #28]
            }
        }

        return xNeedsARPResolution;
 800780a:	69fb      	ldr	r3, [r7, #28]
    }
 800780c:	4618      	mov	r0, r3
 800780e:	3720      	adds	r7, #32
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <vARPRefreshCacheEntryAge>:
 * @param[in] pxMACAddress Pointer to the MAC address whose entry needs to be updated.
 * @param[in] ulIPAddress the IP address whose corresponding entry needs to be updated.
 */
    void vARPRefreshCacheEntryAge( const MACAddress_t * pxMACAddress,
                                   const uint32_t ulIPAddress )
    {
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
        BaseType_t x;

        if( pxMACAddress != NULL )
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d026      	beq.n	8007872 <vARPRefreshCacheEntryAge+0x5e>
        {
            /* Loop through each entry in the ARP cache. */
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007824:	2300      	movs	r3, #0
 8007826:	60fb      	str	r3, [r7, #12]
 8007828:	e020      	b.n	800786c <vARPRefreshCacheEntryAge+0x58>
            {
                /* Does this line in the cache table hold an entry for the IP
                 * address being queried? */
                if( xARPCache[ x ].ulIPAddress == ulIPAddress )
 800782a:	4a14      	ldr	r2, [pc, #80]	@ (800787c <vARPRefreshCacheEntryAge+0x68>)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	011b      	lsls	r3, r3, #4
 8007830:	4413      	add	r3, r2
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	683a      	ldr	r2, [r7, #0]
 8007836:	429a      	cmp	r2, r3
 8007838:	d115      	bne.n	8007866 <vARPRefreshCacheEntryAge+0x52>
                {
                    /* Does this cache entry have the same MAC address? */
                    if( memcmp( xARPCache[ x ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) ) == 0 )
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	011b      	lsls	r3, r3, #4
 800783e:	4a0f      	ldr	r2, [pc, #60]	@ (800787c <vARPRefreshCacheEntryAge+0x68>)
 8007840:	4413      	add	r3, r2
 8007842:	3304      	adds	r3, #4
 8007844:	6879      	ldr	r1, [r7, #4]
 8007846:	2206      	movs	r2, #6
 8007848:	4618      	mov	r0, r3
 800784a:	f010 fee8 	bl	801861e <memcmp>
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d108      	bne.n	8007866 <vARPRefreshCacheEntryAge+0x52>
                    {
                        /* The IP address and the MAC matched, update this entry age. */
                        xARPCache[ x ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 8007854:	4a09      	ldr	r2, [pc, #36]	@ (800787c <vARPRefreshCacheEntryAge+0x68>)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	011b      	lsls	r3, r3, #4
 800785a:	4413      	add	r3, r2
 800785c:	330a      	adds	r3, #10
 800785e:	2296      	movs	r2, #150	@ 0x96
 8007860:	701a      	strb	r2, [r3, #0]
                        break;
 8007862:	bf00      	nop
                    }
                }
            }
        }
    }
 8007864:	e005      	b.n	8007872 <vARPRefreshCacheEntryAge+0x5e>
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	3301      	adds	r3, #1
 800786a:	60fb      	str	r3, [r7, #12]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2b09      	cmp	r3, #9
 8007870:	dddb      	ble.n	800782a <vARPRefreshCacheEntryAge+0x16>
    }
 8007872:	bf00      	nop
 8007874:	3710      	adds	r7, #16
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	20000de4 	.word	0x20000de4

08007880 <vARPRefreshCacheEntry>:
 * @param[in] pxEndPoint The end-point stored in the table.
 */
    void vARPRefreshCacheEntry( const MACAddress_t * pxMACAddress,
                                const uint32_t ulIPAddress,
                                struct xNetworkEndPoint * pxEndPoint )
    {
 8007880:	b580      	push	{r7, lr}
 8007882:	b088      	sub	sp, #32
 8007884:	af00      	add	r7, sp, #0
 8007886:	60f8      	str	r0, [r7, #12]
 8007888:	60b9      	str	r1, [r7, #8]
 800788a:	607a      	str	r2, [r7, #4]
        #endif
        {
            CacheLocation_t xLocation;
            BaseType_t xReady;

            xReady = prvFindCacheEntry( pxMACAddress, ulIPAddress, pxEndPoint, &( xLocation ) );
 800788c:	f107 0310 	add.w	r3, r7, #16
 8007890:	687a      	ldr	r2, [r7, #4]
 8007892:	68b9      	ldr	r1, [r7, #8]
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 f85b 	bl	8007950 <prvFindCacheEntry>
 800789a:	61f8      	str	r0, [r7, #28]

            if( xReady == pdFALSE )
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d150      	bne.n	8007944 <vARPRefreshCacheEntry+0xc4>
            {
                if( xLocation.xMacEntry >= 0 )
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	db0e      	blt.n	80078c6 <vARPRefreshCacheEntry+0x46>
                {
                    xLocation.xUseEntry = xLocation.xMacEntry;
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	61bb      	str	r3, [r7, #24]

                    if( xLocation.xIpEntry >= 0 )
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	db0e      	blt.n	80078d0 <vARPRefreshCacheEntry+0x50>
                    {
                        /* Both the MAC address as well as the IP address were found in
                         * different locations: clear the entry which matches the
                         * IP-address */
                        ( void ) memset( &( xARPCache[ xLocation.xIpEntry ] ), 0, sizeof( ARPCacheRow_t ) );
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	4a25      	ldr	r2, [pc, #148]	@ (800794c <vARPRefreshCacheEntry+0xcc>)
 80078b8:	4413      	add	r3, r2
 80078ba:	2210      	movs	r2, #16
 80078bc:	2100      	movs	r1, #0
 80078be:	4618      	mov	r0, r3
 80078c0:	f010 fed7 	bl	8018672 <memset>
 80078c4:	e004      	b.n	80078d0 <vARPRefreshCacheEntry+0x50>
                    }
                }
                else if( xLocation.xIpEntry >= 0 )
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	db01      	blt.n	80078d0 <vARPRefreshCacheEntry+0x50>
                {
                    /* An entry containing the IP-address was found, but it had a different MAC address */
                    xLocation.xUseEntry = xLocation.xIpEntry;
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	61bb      	str	r3, [r7, #24]
                {
                    /* No matching entry found. */
                }

                /* If the entry was not found, we use the oldest entry and set the IPaddress */
                xARPCache[ xLocation.xUseEntry ].ulIPAddress = ulIPAddress;
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	4a1e      	ldr	r2, [pc, #120]	@ (800794c <vARPRefreshCacheEntry+0xcc>)
 80078d4:	011b      	lsls	r3, r3, #4
 80078d6:	4413      	add	r3, r2
 80078d8:	68ba      	ldr	r2, [r7, #8]
 80078da:	601a      	str	r2, [r3, #0]

                if( pxMACAddress != NULL )
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d01f      	beq.n	8007922 <vARPRefreshCacheEntry+0xa2>
                {
                    ( void ) memcpy( xARPCache[ xLocation.xUseEntry ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) );
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	011b      	lsls	r3, r3, #4
 80078e6:	4a19      	ldr	r2, [pc, #100]	@ (800794c <vARPRefreshCacheEntry+0xcc>)
 80078e8:	4413      	add	r3, r2
 80078ea:	3304      	adds	r3, #4
 80078ec:	68f9      	ldr	r1, [r7, #12]
 80078ee:	2206      	movs	r2, #6
 80078f0:	4618      	mov	r0, r3
 80078f2:	f010 ff98 	bl	8018826 <memcpy>

                    iptraceARP_TABLE_ENTRY_CREATED( ulIPAddress, ( *pxMACAddress ) );
                    /* And this entry does not need immediate attention */
                    xARPCache[ xLocation.xUseEntry ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	4a14      	ldr	r2, [pc, #80]	@ (800794c <vARPRefreshCacheEntry+0xcc>)
 80078fa:	011b      	lsls	r3, r3, #4
 80078fc:	4413      	add	r3, r2
 80078fe:	330a      	adds	r3, #10
 8007900:	2296      	movs	r2, #150	@ 0x96
 8007902:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].ucValid = ( uint8_t ) pdTRUE;
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	4a11      	ldr	r2, [pc, #68]	@ (800794c <vARPRefreshCacheEntry+0xcc>)
 8007908:	011b      	lsls	r3, r3, #4
 800790a:	4413      	add	r3, r2
 800790c:	330b      	adds	r3, #11
 800790e:	2201      	movs	r2, #1
 8007910:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].pxEndPoint = pxEndPoint;
 8007912:	69bb      	ldr	r3, [r7, #24]
 8007914:	4a0d      	ldr	r2, [pc, #52]	@ (800794c <vARPRefreshCacheEntry+0xcc>)
 8007916:	011b      	lsls	r3, r3, #4
 8007918:	4413      	add	r3, r2
 800791a:	330c      	adds	r3, #12
 800791c:	687a      	ldr	r2, [r7, #4]
 800791e:	601a      	str	r2, [r3, #0]
                {
                    /* Nothing will be stored. */
                }
            }
        }
    }
 8007920:	e010      	b.n	8007944 <vARPRefreshCacheEntry+0xc4>
                else if( xLocation.xIpEntry < 0 )
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	2b00      	cmp	r3, #0
 8007926:	da0d      	bge.n	8007944 <vARPRefreshCacheEntry+0xc4>
                    xARPCache[ xLocation.xUseEntry ].ucAge = ( uint8_t ) ipconfigMAX_ARP_RETRANSMISSIONS;
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	4a08      	ldr	r2, [pc, #32]	@ (800794c <vARPRefreshCacheEntry+0xcc>)
 800792c:	011b      	lsls	r3, r3, #4
 800792e:	4413      	add	r3, r2
 8007930:	330a      	adds	r3, #10
 8007932:	2200      	movs	r2, #0
 8007934:	701a      	strb	r2, [r3, #0]
                    xARPCache[ xLocation.xUseEntry ].ucValid = ( uint8_t ) pdFALSE;
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	4a04      	ldr	r2, [pc, #16]	@ (800794c <vARPRefreshCacheEntry+0xcc>)
 800793a:	011b      	lsls	r3, r3, #4
 800793c:	4413      	add	r3, r2
 800793e:	330b      	adds	r3, #11
 8007940:	2200      	movs	r2, #0
 8007942:	701a      	strb	r2, [r3, #0]
    }
 8007944:	bf00      	nop
 8007946:	3720      	adds	r7, #32
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}
 800794c:	20000de4 	.word	0x20000de4

08007950 <prvFindCacheEntry>:
 */
    static BaseType_t prvFindCacheEntry( const MACAddress_t * pxMACAddress,
                                         const uint32_t ulIPAddress,
                                         struct xNetworkEndPoint * pxEndPoint,
                                         CacheLocation_t * pxLocation )
    {
 8007950:	b580      	push	{r7, lr}
 8007952:	b08a      	sub	sp, #40	@ 0x28
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	607a      	str	r2, [r7, #4]
 800795c:	603b      	str	r3, [r7, #0]
        BaseType_t x = 0;
 800795e:	2300      	movs	r3, #0
 8007960:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t ucMinAgeFound = 0U;
 8007962:	2300      	movs	r3, #0
 8007964:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        BaseType_t xReturn = pdFALSE;
 8007968:	2300      	movs	r3, #0
 800796a:	61fb      	str	r3, [r7, #28]

        #if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 )
            BaseType_t xAddressIsLocal = ( FreeRTOS_FindEndPointOnNetMask( ulIPAddress ) != NULL ) ? 1 : 0; /* ARP remote address. */
 800796c:	68b8      	ldr	r0, [r7, #8]
 800796e:	f004 fb6d 	bl	800c04c <FreeRTOS_FindEndPointOnNetMask>
 8007972:	4603      	mov	r3, r0
 8007974:	2b00      	cmp	r3, #0
 8007976:	bf14      	ite	ne
 8007978:	2301      	movne	r3, #1
 800797a:	2300      	moveq	r3, #0
 800797c:	b2db      	uxtb	r3, r3
 800797e:	617b      	str	r3, [r7, #20]
        #endif

        /* Start with the maximum possible number. */
        ucMinAgeFound--;
 8007980:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007984:	3b01      	subs	r3, #1
 8007986:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        pxLocation->xIpEntry = -1;
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	f04f 32ff 	mov.w	r2, #4294967295
 8007990:	601a      	str	r2, [r3, #0]
        pxLocation->xMacEntry = -1;
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	f04f 32ff 	mov.w	r2, #4294967295
 8007998:	605a      	str	r2, [r3, #4]
        pxLocation->xUseEntry = 0;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	2200      	movs	r2, #0
 800799e:	609a      	str	r2, [r3, #8]

        /* For each entry in the ARP cache table. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 80079a0:	2300      	movs	r3, #0
 80079a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079a4:	e073      	b.n	8007a8e <prvFindCacheEntry+0x13e>
        {
            BaseType_t xMatchingMAC = pdFALSE;
 80079a6:	2300      	movs	r3, #0
 80079a8:	61bb      	str	r3, [r7, #24]

            if( pxMACAddress != NULL )
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00e      	beq.n	80079ce <prvFindCacheEntry+0x7e>
            {
                if( memcmp( xARPCache[ x ].xMACAddress.ucBytes, pxMACAddress->ucBytes, sizeof( pxMACAddress->ucBytes ) ) == 0 )
 80079b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b2:	011b      	lsls	r3, r3, #4
 80079b4:	4a3a      	ldr	r2, [pc, #232]	@ (8007aa0 <prvFindCacheEntry+0x150>)
 80079b6:	4413      	add	r3, r2
 80079b8:	3304      	adds	r3, #4
 80079ba:	68f9      	ldr	r1, [r7, #12]
 80079bc:	2206      	movs	r2, #6
 80079be:	4618      	mov	r0, r3
 80079c0:	f010 fe2d 	bl	801861e <memcmp>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d101      	bne.n	80079ce <prvFindCacheEntry+0x7e>
                {
                    xMatchingMAC = pdTRUE;
 80079ca:	2301      	movs	r3, #1
 80079cc:	61bb      	str	r3, [r7, #24]
                }
            }

            /* Does this line in the cache table hold an entry for the IP
             * address being queried? */
            if( xARPCache[ x ].ulIPAddress == ulIPAddress )
 80079ce:	4a34      	ldr	r2, [pc, #208]	@ (8007aa0 <prvFindCacheEntry+0x150>)
 80079d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d2:	011b      	lsls	r3, r3, #4
 80079d4:	4413      	add	r3, r2
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	68ba      	ldr	r2, [r7, #8]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d125      	bne.n	8007a2a <prvFindCacheEntry+0xda>
            {
                if( pxMACAddress == NULL )
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d103      	bne.n	80079ec <prvFindCacheEntry+0x9c>
                {
                    /* In case the parameter pxMACAddress is NULL, an entry will be reserved to
                     * indicate that there is an outstanding ARP request, This entry will have
                     * "ucValid == pdFALSE". */
                    pxLocation->xIpEntry = x;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079e8:	601a      	str	r2, [r3, #0]
                    break;
 80079ea:	e053      	b.n	8007a94 <prvFindCacheEntry+0x144>
                }

                /* See if the MAC-address also matches. */
                if( xMatchingMAC != pdFALSE )
 80079ec:	69bb      	ldr	r3, [r7, #24]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d017      	beq.n	8007a22 <prvFindCacheEntry+0xd2>
                {
                    /* This function will be called for each received packet
                     * This is by far the most common path. */
                    xARPCache[ x ].ucAge = ( uint8_t ) ipconfigMAX_ARP_AGE;
 80079f2:	4a2b      	ldr	r2, [pc, #172]	@ (8007aa0 <prvFindCacheEntry+0x150>)
 80079f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079f6:	011b      	lsls	r3, r3, #4
 80079f8:	4413      	add	r3, r2
 80079fa:	330a      	adds	r3, #10
 80079fc:	2296      	movs	r2, #150	@ 0x96
 80079fe:	701a      	strb	r2, [r3, #0]
                    xARPCache[ x ].ucValid = ( uint8_t ) pdTRUE;
 8007a00:	4a27      	ldr	r2, [pc, #156]	@ (8007aa0 <prvFindCacheEntry+0x150>)
 8007a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a04:	011b      	lsls	r3, r3, #4
 8007a06:	4413      	add	r3, r2
 8007a08:	330b      	adds	r3, #11
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	701a      	strb	r2, [r3, #0]
                    xARPCache[ x ].pxEndPoint = pxEndPoint;
 8007a0e:	4a24      	ldr	r2, [pc, #144]	@ (8007aa0 <prvFindCacheEntry+0x150>)
 8007a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a12:	011b      	lsls	r3, r3, #4
 8007a14:	4413      	add	r3, r2
 8007a16:	330c      	adds	r3, #12
 8007a18:	687a      	ldr	r2, [r7, #4]
 8007a1a:	601a      	str	r2, [r3, #0]
                    /* Indicate to the caller that the entry is updated. */
                    xReturn = pdTRUE;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	61fb      	str	r3, [r7, #28]
                    break;
 8007a20:	e038      	b.n	8007a94 <prvFindCacheEntry+0x144>
                /* Found an entry containing ulIPAddress, but the MAC address
                 * doesn't match.  Might be an entry with ucValid=pdFALSE, waiting
                 * for an ARP reply.  Still want to see if there is match with the
                 * given MAC address.ucBytes.  If found, either of the two entries
                 * must be cleared. */
                pxLocation->xIpEntry = x;
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a26:	601a      	str	r2, [r3, #0]
 8007a28:	e02e      	b.n	8007a88 <prvFindCacheEntry+0x138>
            }
            else if( xMatchingMAC != pdFALSE )
 8007a2a:	69bb      	ldr	r3, [r7, #24]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d016      	beq.n	8007a5e <prvFindCacheEntry+0x10e>
                #if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 )
                {
                    /* If ARP stores the MAC address of IP addresses outside the
                     * network, than the MAC address of the gateway should not be
                     * overwritten. */
                    BaseType_t xOtherIsLocal = ( FreeRTOS_FindEndPointOnNetMask( xARPCache[ x ].ulIPAddress ) != NULL ) ? 1 : 0; /* ARP remote address. */
 8007a30:	4a1b      	ldr	r2, [pc, #108]	@ (8007aa0 <prvFindCacheEntry+0x150>)
 8007a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a34:	011b      	lsls	r3, r3, #4
 8007a36:	4413      	add	r3, r2
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f004 fb06 	bl	800c04c <FreeRTOS_FindEndPointOnNetMask>
 8007a40:	4603      	mov	r3, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	bf14      	ite	ne
 8007a46:	2301      	movne	r3, #1
 8007a48:	2300      	moveq	r3, #0
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	613b      	str	r3, [r7, #16]

                    if( xAddressIsLocal == xOtherIsLocal )
 8007a4e:	697a      	ldr	r2, [r7, #20]
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d118      	bne.n	8007a88 <prvFindCacheEntry+0x138>
                    {
                        pxLocation->xMacEntry = x;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a5a:	605a      	str	r2, [r3, #4]
 8007a5c:	e014      	b.n	8007a88 <prvFindCacheEntry+0x138>
                #endif /* if ( ipconfigARP_STORES_REMOTE_ADDRESSES != 0 ) */
            }

            /* _HT_
             * Shouldn't we test for xARPCache[ x ].ucValid == pdFALSE here ? */
            else if( xARPCache[ x ].ucAge < ucMinAgeFound )
 8007a5e:	4a10      	ldr	r2, [pc, #64]	@ (8007aa0 <prvFindCacheEntry+0x150>)
 8007a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a62:	011b      	lsls	r3, r3, #4
 8007a64:	4413      	add	r3, r2
 8007a66:	330a      	adds	r3, #10
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d90a      	bls.n	8007a88 <prvFindCacheEntry+0x138>
            {
                /* As the table is traversed, remember the table row that
                 * contains the oldest entry (the lowest age count, as ages are
                 * decremented to zero) so the row can be re-used if this function
                 * needs to add an entry that does not already exist. */
                ucMinAgeFound = xARPCache[ x ].ucAge;
 8007a72:	4a0b      	ldr	r2, [pc, #44]	@ (8007aa0 <prvFindCacheEntry+0x150>)
 8007a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a76:	011b      	lsls	r3, r3, #4
 8007a78:	4413      	add	r3, r2
 8007a7a:	330a      	adds	r3, #10
 8007a7c:	781b      	ldrb	r3, [r3, #0]
 8007a7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                pxLocation->xUseEntry = x;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a86:	609a      	str	r2, [r3, #8]
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a90:	2b09      	cmp	r3, #9
 8007a92:	dd88      	ble.n	80079a6 <prvFindCacheEntry+0x56>
            {
                /* Nothing happens to this cache entry for now. */
            }
        } /* for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ ) */

        return xReturn;
 8007a94:	69fb      	ldr	r3, [r7, #28]
    }
 8007a96:	4618      	mov	r0, r3
 8007a98:	3728      	adds	r7, #40	@ 0x28
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
 8007a9e:	bf00      	nop
 8007aa0:	20000de4 	.word	0x20000de4

08007aa4 <eARPGetCacheEntry>:
 *         eResolutionFailed.
 */
    eResolutionLookupResult_t eARPGetCacheEntry( uint32_t * pulIPAddress,
                                                 MACAddress_t * const pxMACAddress,
                                                 struct xNetworkEndPoint ** ppxEndPoint )
    {
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b08a      	sub	sp, #40	@ 0x28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]
        eResolutionLookupResult_t eReturn = eResolutionFailed;
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        uint32_t ulAddressToLookup;
        NetworkEndPoint_t * pxEndPoint = NULL;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	623b      	str	r3, [r7, #32]

        configASSERT( pxMACAddress != NULL );
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d10d      	bne.n	8007adc <eARPGetCacheEntry+0x38>
	__asm volatile
 8007ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac4:	b672      	cpsid	i
 8007ac6:	f383 8811 	msr	BASEPRI, r3
 8007aca:	f3bf 8f6f 	isb	sy
 8007ace:	f3bf 8f4f 	dsb	sy
 8007ad2:	b662      	cpsie	i
 8007ad4:	61bb      	str	r3, [r7, #24]
}
 8007ad6:	bf00      	nop
 8007ad8:	bf00      	nop
 8007ada:	e7fd      	b.n	8007ad8 <eARPGetCacheEntry+0x34>
        configASSERT( pulIPAddress != NULL );
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d10d      	bne.n	8007afe <eARPGetCacheEntry+0x5a>
	__asm volatile
 8007ae2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae6:	b672      	cpsid	i
 8007ae8:	f383 8811 	msr	BASEPRI, r3
 8007aec:	f3bf 8f6f 	isb	sy
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	b662      	cpsie	i
 8007af6:	617b      	str	r3, [r7, #20]
}
 8007af8:	bf00      	nop
 8007afa:	bf00      	nop
 8007afc:	e7fd      	b.n	8007afa <eARPGetCacheEntry+0x56>
        configASSERT( ppxEndPoint != NULL );
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10d      	bne.n	8007b20 <eARPGetCacheEntry+0x7c>
	__asm volatile
 8007b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b08:	b672      	cpsid	i
 8007b0a:	f383 8811 	msr	BASEPRI, r3
 8007b0e:	f3bf 8f6f 	isb	sy
 8007b12:	f3bf 8f4f 	dsb	sy
 8007b16:	b662      	cpsie	i
 8007b18:	613b      	str	r3, [r7, #16]
}
 8007b1a:	bf00      	nop
 8007b1c:	bf00      	nop
 8007b1e:	e7fd      	b.n	8007b1c <eARPGetCacheEntry+0x78>

        *( ppxEndPoint ) = NULL;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	601a      	str	r2, [r3, #0]
        ulAddressToLookup = *pulIPAddress;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	61fb      	str	r3, [r7, #28]

        if( xIsIPv4Loopback( ulAddressToLookup ) != 0 )
 8007b2c:	69f8      	ldr	r0, [r7, #28]
 8007b2e:	f003 ffb5 	bl	800ba9c <xIsIPv4Loopback>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d014      	beq.n	8007b62 <eARPGetCacheEntry+0xbe>
        {
            pxEndPoint = FreeRTOS_FindEndPointOnIP_IPv4( ulAddressToLookup );
 8007b38:	69f8      	ldr	r0, [r7, #28]
 8007b3a:	f004 fa4b 	bl	800bfd4 <FreeRTOS_FindEndPointOnIP_IPv4>
 8007b3e:	6238      	str	r0, [r7, #32]

            if( pxEndPoint != NULL )
 8007b40:	6a3b      	ldr	r3, [r7, #32]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d04d      	beq.n	8007be2 <eARPGetCacheEntry+0x13e>
            {
                /* For multi-cast, use the first IPv4 end-point. */
                ( void ) memcpy( pxMACAddress->ucBytes, pxEndPoint->xMACAddress.ucBytes, sizeof( pxMACAddress->ucBytes ) );
 8007b46:	68b8      	ldr	r0, [r7, #8]
 8007b48:	6a3b      	ldr	r3, [r7, #32]
 8007b4a:	3338      	adds	r3, #56	@ 0x38
 8007b4c:	2206      	movs	r2, #6
 8007b4e:	4619      	mov	r1, r3
 8007b50:	f010 fe69 	bl	8018826 <memcpy>
                *( ppxEndPoint ) = pxEndPoint;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6a3a      	ldr	r2, [r7, #32]
 8007b58:	601a      	str	r2, [r3, #0]
                eReturn = eResolutionCacheHit;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007b60:	e03f      	b.n	8007be2 <eARPGetCacheEntry+0x13e>
            }
        }
        else if( xIsIPv4Multicast( ulAddressToLookup ) != 0 )
 8007b62:	69f8      	ldr	r0, [r7, #28]
 8007b64:	f003 ff22 	bl	800b9ac <xIsIPv4Multicast>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d020      	beq.n	8007bb0 <eARPGetCacheEntry+0x10c>
        {
            /* Get the lowest 23 bits of the IP-address. */
            vSetMultiCastIPv4MacAddress( ulAddressToLookup, pxMACAddress );
 8007b6e:	68b9      	ldr	r1, [r7, #8]
 8007b70:	69f8      	ldr	r0, [r7, #28]
 8007b72:	f004 f932 	bl	800bdda <vSetMultiCastIPv4MacAddress>

            pxEndPoint = FreeRTOS_FirstEndPoint( NULL );
 8007b76:	2000      	movs	r0, #0
 8007b78:	f004 fa92 	bl	800c0a0 <FreeRTOS_FirstEndPoint>
 8007b7c:	6238      	str	r0, [r7, #32]

            for( ;
 8007b7e:	e013      	b.n	8007ba8 <eARPGetCacheEntry+0x104>
                 pxEndPoint != NULL;
                 pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
            {
                if( pxEndPoint->bits.bIPv6 == 0U ) /*NULL End Point is checked in the for loop, no need for an extra check */
 8007b80:	6a3b      	ldr	r3, [r7, #32]
 8007b82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b86:	f003 0308 	and.w	r3, r3, #8
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d106      	bne.n	8007b9e <eARPGetCacheEntry+0xfa>
                {
                    /* For multi-cast, use the first IPv4 end-point. */
                    *( ppxEndPoint ) = pxEndPoint;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a3a      	ldr	r2, [r7, #32]
 8007b94:	601a      	str	r2, [r3, #0]
                    eReturn = eResolutionCacheHit;
 8007b96:	2301      	movs	r3, #1
 8007b98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    break;
 8007b9c:	e021      	b.n	8007be2 <eARPGetCacheEntry+0x13e>
                 pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
 8007b9e:	6a39      	ldr	r1, [r7, #32]
 8007ba0:	2000      	movs	r0, #0
 8007ba2:	f004 fac5 	bl	800c130 <FreeRTOS_NextEndPoint>
 8007ba6:	6238      	str	r0, [r7, #32]
                 pxEndPoint != NULL;
 8007ba8:	6a3b      	ldr	r3, [r7, #32]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1e8      	bne.n	8007b80 <eARPGetCacheEntry+0xdc>
 8007bae:	e018      	b.n	8007be2 <eARPGetCacheEntry+0x13e>
                }
            }
        }
        else if( xIsIPv4Broadcast( ulAddressToLookup, ppxEndPoint ) == pdTRUE )
 8007bb0:	6879      	ldr	r1, [r7, #4]
 8007bb2:	69f8      	ldr	r0, [r7, #28]
 8007bb4:	f003 ff14 	bl	800b9e0 <xIsIPv4Broadcast>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d109      	bne.n	8007bd2 <eARPGetCacheEntry+0x12e>
        {
            /* This is a broadcast so it uses the broadcast MAC address. */
            ( void ) memcpy( pxMACAddress->ucBytes, xBroadcastMACAddress.ucBytes, sizeof( MACAddress_t ) );
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8007bf0 <eARPGetCacheEntry+0x14c>)
 8007bc2:	6811      	ldr	r1, [r2, #0]
 8007bc4:	6019      	str	r1, [r3, #0]
 8007bc6:	8892      	ldrh	r2, [r2, #4]
 8007bc8:	809a      	strh	r2, [r3, #4]
            /* Note that xIsIPv4Broadcast() already filled in ppxEndPoint with the corresponding endpoint
             * or the first IPv4 endpoint in case ulAddressToLookup was FREERTOS_INADDR_BROADCAST.
             * It is also safe to call xIsIPv4Broadcast() with a null pointer so no need to use
             * the intermediary pxEndPoint */

            eReturn = eResolutionCacheHit;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007bd0:	e007      	b.n	8007be2 <eARPGetCacheEntry+0x13e>
        }
        else
        {
            eReturn = eARPGetCacheEntryGateWay( pulIPAddress, pxMACAddress, ppxEndPoint );
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	68b9      	ldr	r1, [r7, #8]
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f000 f80c 	bl	8007bf4 <eARPGetCacheEntryGateWay>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        return eReturn;
 8007be2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 8007be6:	4618      	mov	r0, r3
 8007be8:	3728      	adds	r7, #40	@ 0x28
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	080199e4 	.word	0x080199e4

08007bf4 <eARPGetCacheEntryGateWay>:
 * @param[out] ppxEndPoint The end-point of the gateway will be copy to the pointee.
 */
    static eResolutionLookupResult_t eARPGetCacheEntryGateWay( uint32_t * pulIPAddress,
                                                               MACAddress_t * const pxMACAddress,
                                                               struct xNetworkEndPoint ** ppxEndPoint )
    {
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b088      	sub	sp, #32
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	607a      	str	r2, [r7, #4]
        eResolutionLookupResult_t eReturn = eResolutionCacheMiss;
 8007c00:	2300      	movs	r3, #0
 8007c02:	77fb      	strb	r3, [r7, #31]
        uint32_t ulAddressToLookup = *( pulIPAddress );
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	61bb      	str	r3, [r7, #24]
        NetworkEndPoint_t * pxEndPoint;
        uint32_t ulOriginal = *pulIPAddress;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	617b      	str	r3, [r7, #20]

        /* It is assumed that devices with the same netmask are on the same
         * LAN and don't need a gateway. */
        pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulAddressToLookup );
 8007c10:	69b8      	ldr	r0, [r7, #24]
 8007c12:	f004 fa1b 	bl	800c04c <FreeRTOS_FindEndPointOnNetMask>
 8007c16:	6138      	str	r0, [r7, #16]

        if( pxEndPoint == NULL )
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d11b      	bne.n	8007c56 <eARPGetCacheEntryGateWay+0x62>
        {
            /* No matching end-point is found, look for a gateway. */
            #if ( ipconfigARP_STORES_REMOTE_ADDRESSES == 1 )
                eReturn = prvCacheLookup( ulAddressToLookup, pxMACAddress, ppxEndPoint );
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	68b9      	ldr	r1, [r7, #8]
 8007c22:	69b8      	ldr	r0, [r7, #24]
 8007c24:	f000 f836 	bl	8007c94 <prvCacheLookup>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	77fb      	strb	r3, [r7, #31]

                if( eReturn == eResolutionCacheHit )
 8007c2c:	7ffb      	ldrb	r3, [r7, #31]
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d017      	beq.n	8007c62 <eARPGetCacheEntryGateWay+0x6e>
                else
            #endif
            {
                /* The IP address is off the local network, so look up the
                 * hardware address of the router, if any. */
                *( ppxEndPoint ) = FreeRTOS_FindGateWay( ( BaseType_t ) ipTYPE_IPv4 );
 8007c32:	2040      	movs	r0, #64	@ 0x40
 8007c34:	f004 fa18 	bl	800c068 <FreeRTOS_FindGateWay>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	601a      	str	r2, [r3, #0]

                if( *( ppxEndPoint ) != NULL )
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d004      	beq.n	8007c50 <eARPGetCacheEntryGateWay+0x5c>
                {
                    /* 'ipv4_settings' can be accessed safely, because 'ipTYPE_IPv4' was provided. */
                    ulAddressToLookup = ( *ppxEndPoint )->ipv4_settings.ulGatewayAddress;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	61bb      	str	r3, [r7, #24]
 8007c4e:	e008      	b.n	8007c62 <eARPGetCacheEntryGateWay+0x6e>
                }
                else
                {
                    ulAddressToLookup = 0U;
 8007c50:	2300      	movs	r3, #0
 8007c52:	61bb      	str	r3, [r7, #24]
 8007c54:	e005      	b.n	8007c62 <eARPGetCacheEntryGateWay+0x6e>
        }
        else
        {
            /* The IP address is on the local network, so lookup the requested
             * IP address directly. */
            ulAddressToLookup = *pulIPAddress;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	61bb      	str	r3, [r7, #24]
            *ppxEndPoint = pxEndPoint;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	693a      	ldr	r2, [r7, #16]
 8007c60:	601a      	str	r2, [r3, #0]
        }

        #if ( ipconfigARP_STORES_REMOTE_ADDRESSES == 1 )
            if( eReturn == eResolutionCacheMiss )
 8007c62:	7ffb      	ldrb	r3, [r7, #31]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d10f      	bne.n	8007c88 <eARPGetCacheEntryGateWay+0x94>
        #endif
        {
            if( ulAddressToLookup == 0U )
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d102      	bne.n	8007c74 <eARPGetCacheEntryGateWay+0x80>
            {
                /* The address is not on the local network, and there is not a
                 * router. */
                eReturn = eResolutionFailed;
 8007c6e:	2302      	movs	r3, #2
 8007c70:	77fb      	strb	r3, [r7, #31]
 8007c72:	e009      	b.n	8007c88 <eARPGetCacheEntryGateWay+0x94>
            }
            else
            {
                eReturn = prvCacheLookup( ulAddressToLookup, pxMACAddress, ppxEndPoint );
 8007c74:	687a      	ldr	r2, [r7, #4]
 8007c76:	68b9      	ldr	r1, [r7, #8]
 8007c78:	69b8      	ldr	r0, [r7, #24]
 8007c7a:	f000 f80b 	bl	8007c94 <prvCacheLookup>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	77fb      	strb	r3, [r7, #31]
                                             ( eReturn == eResolutionCacheHit ) ? "hit" : "miss",
                                             ( unsigned ) FreeRTOS_ntohl( ulAddressToLookup ) ) );
                }

                /* It might be that the ARP has to go to the gateway. */
                *pulIPAddress = ulAddressToLookup;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	69ba      	ldr	r2, [r7, #24]
 8007c86:	601a      	str	r2, [r3, #0]
            }
        }

        return eReturn;
 8007c88:	7ffb      	ldrb	r3, [r7, #31]
    }
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3720      	adds	r7, #32
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
	...

08007c94 <prvCacheLookup>:
 *         and when waiting for a ARP reply: eResolutionFailed.
 */
    static eResolutionLookupResult_t prvCacheLookup( uint32_t ulAddressToLookup,
                                                     MACAddress_t * const pxMACAddress,
                                                     NetworkEndPoint_t ** ppxEndPoint )
    {
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b086      	sub	sp, #24
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
        BaseType_t x;
        eResolutionLookupResult_t eReturn = eResolutionCacheMiss;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	74fb      	strb	r3, [r7, #19]

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	617b      	str	r3, [r7, #20]
 8007ca8:	e02a      	b.n	8007d00 <prvCacheLookup+0x6c>
        {
            /* Does this row in the ARP cache table hold an entry for the IP address
             * being queried? */
            if( xARPCache[ x ].ulIPAddress == ulAddressToLookup )
 8007caa:	4a19      	ldr	r2, [pc, #100]	@ (8007d10 <prvCacheLookup+0x7c>)
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	011b      	lsls	r3, r3, #4
 8007cb0:	4413      	add	r3, r2
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d11f      	bne.n	8007cfa <prvCacheLookup+0x66>
            {
                /* A matching valid entry was found. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 8007cba:	4a15      	ldr	r2, [pc, #84]	@ (8007d10 <prvCacheLookup+0x7c>)
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	011b      	lsls	r3, r3, #4
 8007cc0:	4413      	add	r3, r2
 8007cc2:	330b      	adds	r3, #11
 8007cc4:	781b      	ldrb	r3, [r3, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d102      	bne.n	8007cd0 <prvCacheLookup+0x3c>
                {
                    /* This entry is waiting an ARP reply, so is not valid. */
                    eReturn = eResolutionFailed;
 8007cca:	2302      	movs	r3, #2
 8007ccc:	74fb      	strb	r3, [r7, #19]
                    /* ppxEndPoint != NULL was tested in the only caller eARPGetCacheEntry(). */
                    *( ppxEndPoint ) = xARPCache[ x ].pxEndPoint;
                    eReturn = eResolutionCacheHit;
                }

                break;
 8007cce:	e01a      	b.n	8007d06 <prvCacheLookup+0x72>
                    ( void ) memcpy( pxMACAddress->ucBytes, xARPCache[ x ].xMACAddress.ucBytes, sizeof( MACAddress_t ) );
 8007cd0:	68b8      	ldr	r0, [r7, #8]
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	011b      	lsls	r3, r3, #4
 8007cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8007d10 <prvCacheLookup+0x7c>)
 8007cd8:	4413      	add	r3, r2
 8007cda:	3304      	adds	r3, #4
 8007cdc:	2206      	movs	r2, #6
 8007cde:	4619      	mov	r1, r3
 8007ce0:	f010 fda1 	bl	8018826 <memcpy>
                    *( ppxEndPoint ) = xARPCache[ x ].pxEndPoint;
 8007ce4:	4a0a      	ldr	r2, [pc, #40]	@ (8007d10 <prvCacheLookup+0x7c>)
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	011b      	lsls	r3, r3, #4
 8007cea:	4413      	add	r3, r2
 8007cec:	330c      	adds	r3, #12
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	601a      	str	r2, [r3, #0]
                    eReturn = eResolutionCacheHit;
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	74fb      	strb	r3, [r7, #19]
                break;
 8007cf8:	e005      	b.n	8007d06 <prvCacheLookup+0x72>
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	617b      	str	r3, [r7, #20]
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	2b09      	cmp	r3, #9
 8007d04:	ddd1      	ble.n	8007caa <prvCacheLookup+0x16>
            }
        }

        return eReturn;
 8007d06:	7cfb      	ldrb	r3, [r7, #19]
    }
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3718      	adds	r7, #24
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	20000de4 	.word	0x20000de4

08007d14 <vARPAgeCache>:
 *        reply - if we are, then an ARP request will be re-sent.
 *        In case an ARP entry has 'Aged' to 0, it will be removed from the ARP
 *        cache.
 */
    void vARPAgeCache( void )
    {
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
        BaseType_t x;
        TickType_t xTimeNow;

        /* Loop through each entry in the ARP cache. */
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	60fb      	str	r3, [r7, #12]
 8007d1e:	e048      	b.n	8007db2 <vARPAgeCache+0x9e>
        {
            /* If the entry is valid (its age is greater than zero). */
            if( xARPCache[ x ].ucAge > 0U )
 8007d20:	4a43      	ldr	r2, [pc, #268]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	011b      	lsls	r3, r3, #4
 8007d26:	4413      	add	r3, r2
 8007d28:	330a      	adds	r3, #10
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d03d      	beq.n	8007dac <vARPAgeCache+0x98>
            {
                /* Decrement the age value of the entry in this ARP cache table row.
                 * When the age reaches zero it is no longer considered valid. */
                ( xARPCache[ x ].ucAge )--;
 8007d30:	4a3f      	ldr	r2, [pc, #252]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	011b      	lsls	r3, r3, #4
 8007d36:	4413      	add	r3, r2
 8007d38:	330a      	adds	r3, #10
 8007d3a:	781b      	ldrb	r3, [r3, #0]
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	b2d9      	uxtb	r1, r3
 8007d40:	4a3b      	ldr	r2, [pc, #236]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	011b      	lsls	r3, r3, #4
 8007d46:	4413      	add	r3, r2
 8007d48:	330a      	adds	r3, #10
 8007d4a:	460a      	mov	r2, r1
 8007d4c:	701a      	strb	r2, [r3, #0]

                /* If the entry is not yet valid, then it is waiting an ARP
                 * reply, and the ARP request should be retransmitted. */
                if( xARPCache[ x ].ucValid == ( uint8_t ) pdFALSE )
 8007d4e:	4a38      	ldr	r2, [pc, #224]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	011b      	lsls	r3, r3, #4
 8007d54:	4413      	add	r3, r2
 8007d56:	330b      	adds	r3, #11
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d108      	bne.n	8007d70 <vARPAgeCache+0x5c>
                {
                    FreeRTOS_OutputARPRequest( xARPCache[ x ].ulIPAddress );
 8007d5e:	4a34      	ldr	r2, [pc, #208]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	011b      	lsls	r3, r3, #4
 8007d64:	4413      	add	r3, r2
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f000 f8db 	bl	8007f24 <FreeRTOS_OutputARPRequest>
 8007d6e:	e00f      	b.n	8007d90 <vARPAgeCache+0x7c>
                }
                else if( xARPCache[ x ].ucAge <= ( uint8_t ) arpMAX_ARP_AGE_BEFORE_NEW_ARP_REQUEST )
 8007d70:	4a2f      	ldr	r2, [pc, #188]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	011b      	lsls	r3, r3, #4
 8007d76:	4413      	add	r3, r2
 8007d78:	330a      	adds	r3, #10
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	2b03      	cmp	r3, #3
 8007d7e:	d807      	bhi.n	8007d90 <vARPAgeCache+0x7c>
                {
                    /* This entry will get removed soon.  See if the MAC address is
                     * still valid to prevent this happening. */
                    iptraceARP_TABLE_ENTRY_WILL_EXPIRE( xARPCache[ x ].ulIPAddress );
                    FreeRTOS_OutputARPRequest( xARPCache[ x ].ulIPAddress );
 8007d80:	4a2b      	ldr	r2, [pc, #172]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	011b      	lsls	r3, r3, #4
 8007d86:	4413      	add	r3, r2
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f000 f8ca 	bl	8007f24 <FreeRTOS_OutputARPRequest>
                else
                {
                    /* The age has just ticked down, with nothing to do. */
                }

                if( xARPCache[ x ].ucAge == 0U )
 8007d90:	4a27      	ldr	r2, [pc, #156]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	011b      	lsls	r3, r3, #4
 8007d96:	4413      	add	r3, r2
 8007d98:	330a      	adds	r3, #10
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d105      	bne.n	8007dac <vARPAgeCache+0x98>
                {
                    /* The entry is no longer valid.  Wipe it out. */
                    iptraceARP_TABLE_ENTRY_EXPIRED( xARPCache[ x ].ulIPAddress );
                    xARPCache[ x ].ulIPAddress = 0U;
 8007da0:	4a23      	ldr	r2, [pc, #140]	@ (8007e30 <vARPAgeCache+0x11c>)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	011b      	lsls	r3, r3, #4
 8007da6:	4413      	add	r3, r2
 8007da8:	2200      	movs	r2, #0
 8007daa:	601a      	str	r2, [r3, #0]
        for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	3301      	adds	r3, #1
 8007db0:	60fb      	str	r3, [r7, #12]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2b09      	cmp	r3, #9
 8007db6:	ddb3      	ble.n	8007d20 <vARPAgeCache+0xc>
                }
            }
        }

        xTimeNow = xTaskGetTickCount();
 8007db8:	f00e fad2 	bl	8016360 <xTaskGetTickCount>
 8007dbc:	6078      	str	r0, [r7, #4]

        if( ( xLastGratuitousARPTime == ( TickType_t ) 0 ) || ( ( xTimeNow - xLastGratuitousARPTime ) > ( TickType_t ) arpGRATUITOUS_ARP_PERIOD ) )
 8007dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8007e34 <vARPAgeCache+0x120>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d007      	beq.n	8007dd6 <vARPAgeCache+0xc2>
 8007dc6:	4b1b      	ldr	r3, [pc, #108]	@ (8007e34 <vARPAgeCache+0x120>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	1ad3      	subs	r3, r2, r3
 8007dce:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d927      	bls.n	8007e26 <vARPAgeCache+0x112>
        {
            NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 8007dd6:	4b18      	ldr	r3, [pc, #96]	@ (8007e38 <vARPAgeCache+0x124>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	60bb      	str	r3, [r7, #8]

            while( pxEndPoint != NULL )
 8007ddc:	e01d      	b.n	8007e1a <vARPAgeCache+0x106>
            {
                if( ( pxEndPoint->bits.bEndPointUp != pdFALSE_UNSIGNED ) && ( pxEndPoint->ipv4_settings.ulIPAddress != 0U ) )
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007de4:	f003 0320 	and.w	r3, r3, #32
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d011      	beq.n	8007e12 <vARPAgeCache+0xfe>
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d00d      	beq.n	8007e12 <vARPAgeCache+0xfe>
                {
                    if( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) /* LCOV_EXCL_BR_LINE */
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007dfc:	f003 0308 	and.w	r3, r3, #8
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d105      	bne.n	8007e12 <vARPAgeCache+0xfe>
                    {
                        FreeRTOS_OutputARPRequest_Multi( pxEndPoint, pxEndPoint->ipv4_settings.ulIPAddress );
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	68b8      	ldr	r0, [r7, #8]
 8007e0e:	f000 f821 	bl	8007e54 <FreeRTOS_OutputARPRequest_Multi>
                    }
                }

                pxEndPoint = pxEndPoint->pxNext;
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007e18:	60bb      	str	r3, [r7, #8]
            while( pxEndPoint != NULL )
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d1de      	bne.n	8007dde <vARPAgeCache+0xca>
            }

            xLastGratuitousARPTime = xTimeNow;
 8007e20:	4a04      	ldr	r2, [pc, #16]	@ (8007e34 <vARPAgeCache+0x120>)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6013      	str	r3, [r2, #0]
        }
    }
 8007e26:	bf00      	nop
 8007e28:	3710      	adds	r7, #16
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}
 8007e2e:	bf00      	nop
 8007e30:	20000de4 	.word	0x20000de4
 8007e34:	20000e90 	.word	0x20000e90
 8007e38:	20002498 	.word	0x20002498

08007e3c <vARPSendGratuitous>:
/**
 * @brief Send a Gratuitous ARP packet to allow this node to announce the IP-MAC
 *        mapping to the entire network.
 */
    void vARPSendGratuitous( void )
    {
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	af00      	add	r7, sp, #0
        /* Setting xLastGratuitousARPTime to 0 will force a gratuitous ARP the next
         * time vARPAgeCache() is called. */
        xLastGratuitousARPTime = ( TickType_t ) 0;
 8007e40:	4b03      	ldr	r3, [pc, #12]	@ (8007e50 <vARPSendGratuitous+0x14>)
 8007e42:	2200      	movs	r2, #0
 8007e44:	601a      	str	r2, [r3, #0]

        /* Let the IP-task call vARPAgeCache(). */
        ( void ) xSendEventToIPTask( eARPTimerEvent );
 8007e46:	2003      	movs	r0, #3
 8007e48:	f002 fb02 	bl	800a450 <xSendEventToIPTask>
    }
 8007e4c:	bf00      	nop
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	20000e90 	.word	0x20000e90

08007e54 <FreeRTOS_OutputARPRequest_Multi>:
 * @param[in] ulIPAddress A 32-bit representation of the IP-address whose
 *                         physical (MAC) address is required.
 */
    void FreeRTOS_OutputARPRequest_Multi( NetworkEndPoint_t * pxEndPoint,
                                          uint32_t ulIPAddress )
    {
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b086      	sub	sp, #24
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
        NetworkBufferDescriptor_t * pxNetworkBuffer;

        if( ( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) &&
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e64:	f003 0308 	and.w	r3, r3, #8
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d156      	bne.n	8007f1c <FreeRTOS_OutputARPRequest_Multi+0xc8>
            ( pxEndPoint->ipv4_settings.ulIPAddress != 0U ) )
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
        if( ( pxEndPoint->bits.bIPv6 == pdFALSE_UNSIGNED ) &&
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d052      	beq.n	8007f1c <FreeRTOS_OutputARPRequest_Multi+0xc8>
        {
            /* This is called from the context of the IP event task, so a block time
             * must not be used. */
            pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( sizeof( ARPPacket_t ), ( TickType_t ) 0U );
 8007e76:	2100      	movs	r1, #0
 8007e78:	202a      	movs	r0, #42	@ 0x2a
 8007e7a:	f00a fc23 	bl	80126c4 <pxGetNetworkBufferWithDescriptor>
 8007e7e:	6138      	str	r0, [r7, #16]

            if( pxNetworkBuffer != NULL )
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d04a      	beq.n	8007f1c <FreeRTOS_OutputARPRequest_Multi+0xc8>
            {
                pxNetworkBuffer->xIPAddress.ulIP_IPv4 = ulIPAddress;
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	683a      	ldr	r2, [r7, #0]
 8007e8a:	615a      	str	r2, [r3, #20]
                pxNetworkBuffer->pxEndPoint = pxEndPoint;
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	631a      	str	r2, [r3, #48]	@ 0x30
                pxNetworkBuffer->pxInterface = pxEndPoint->pxNetworkInterface;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	62da      	str	r2, [r3, #44]	@ 0x2c
                vARPGenerateRequestPacket( pxNetworkBuffer );
 8007e9c:	6938      	ldr	r0, [r7, #16]
 8007e9e:	f000 f855 	bl	8007f4c <vARPGenerateRequestPacket>

                #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
                {
                    if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ea6:	2b3b      	cmp	r3, #59	@ 0x3b
 8007ea8:	d812      	bhi.n	8007ed0 <FreeRTOS_OutputARPRequest_Multi+0x7c>
                    {
                        BaseType_t xIndex;

                        for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eae:	617b      	str	r3, [r7, #20]
 8007eb0:	e008      	b.n	8007ec4 <FreeRTOS_OutputARPRequest_Multi+0x70>
                        {
                            pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	4413      	add	r3, r2
 8007eba:	2200      	movs	r2, #0
 8007ebc:	701a      	strb	r2, [r3, #0]
                        for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	617b      	str	r3, [r7, #20]
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	2b3b      	cmp	r3, #59	@ 0x3b
 8007ec8:	ddf3      	ble.n	8007eb2 <FreeRTOS_OutputARPRequest_Multi+0x5e>
                        }

                        pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	223c      	movs	r2, #60	@ 0x3c
 8007ece:	629a      	str	r2, [r3, #40]	@ 0x28
                    }
                }
                #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

                if( xIsCallingFromIPTask() != pdFALSE )
 8007ed0:	f003 fa25 	bl	800b31e <xIsCallingFromIPTask>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00f      	beq.n	8007efa <FreeRTOS_OutputARPRequest_Multi+0xa6>
                {
                    iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

                    /* Only the IP-task is allowed to call this function directly. */
                    if( pxEndPoint->pxNetworkInterface != NULL )
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d01b      	beq.n	8007f1c <FreeRTOS_OutputARPRequest_Multi+0xc8>
                    {
                        ( void ) pxEndPoint->pxNetworkInterface->pfOutput( pxEndPoint->pxNetworkInterface, pxNetworkBuffer, pdTRUE );
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007eea:	68db      	ldr	r3, [r3, #12]
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	f8d2 00a4 	ldr.w	r0, [r2, #164]	@ 0xa4
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	6939      	ldr	r1, [r7, #16]
 8007ef6:	4798      	blx	r3
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
                    }
                }
            }
        }
    }
 8007ef8:	e010      	b.n	8007f1c <FreeRTOS_OutputARPRequest_Multi+0xc8>
                    xSendEvent.eEventType = eNetworkTxEvent;
 8007efa:	2302      	movs	r3, #2
 8007efc:	723b      	strb	r3, [r7, #8]
                    xSendEvent.pvData = pxNetworkBuffer;
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	60fb      	str	r3, [r7, #12]
                    if( xSendEventStructToIPTask( &xSendEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 8007f02:	f107 0308 	add.w	r3, r7, #8
 8007f06:	f04f 31ff 	mov.w	r1, #4294967295
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f002 fab6 	bl	800a47c <xSendEventStructToIPTask>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d102      	bne.n	8007f1c <FreeRTOS_OutputARPRequest_Multi+0xc8>
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8007f16:	6938      	ldr	r0, [r7, #16]
 8007f18:	f00a fc80 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
    }
 8007f1c:	bf00      	nop
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <FreeRTOS_OutputARPRequest>:
 *
 * @param[in] ulIPAddress A 32-bit representation of the IP-address whose
 *                         physical (MAC) address is required.
 */
    void FreeRTOS_OutputARPRequest( uint32_t ulIPAddress )
    {
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b084      	sub	sp, #16
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
        /* Its assumed that IPv4 endpoints belonging to different physical interface
         * in the system will have a different subnet, but endpoints on same interface
         * may have it. */
        NetworkEndPoint_t * pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulIPAddress );
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f004 f88d 	bl	800c04c <FreeRTOS_FindEndPointOnNetMask>
 8007f32:	60f8      	str	r0, [r7, #12]

        if( pxEndPoint != NULL )
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d003      	beq.n	8007f42 <FreeRTOS_OutputARPRequest+0x1e>
        {
            FreeRTOS_OutputARPRequest_Multi( pxEndPoint, ulIPAddress );
 8007f3a:	6879      	ldr	r1, [r7, #4]
 8007f3c:	68f8      	ldr	r0, [r7, #12]
 8007f3e:	f7ff ff89 	bl	8007e54 <FreeRTOS_OutputARPRequest_Multi>
        }
    }
 8007f42:	bf00      	nop
 8007f44:	3710      	adds	r7, #16
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
	...

08007f4c <vARPGenerateRequestPacket>:
 *
 * @param[in,out] pxNetworkBuffer Pointer to the buffer which has to be filled with
 *                             the ARP request packet details.
 */
    void vARPGenerateRequestPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b088      	sub	sp, #32
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
        void * pvCopyDest;

        /* Buffer allocation ensures that buffers always have space
         * for an ARP packet. See buffer allocation implementations 1
         * and 2 under portable/BufferManagement. */
        configASSERT( pxNetworkBuffer != NULL );
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d10d      	bne.n	8007f76 <vARPGenerateRequestPacket+0x2a>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f5e:	b672      	cpsid	i
 8007f60:	f383 8811 	msr	BASEPRI, r3
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	b662      	cpsie	i
 8007f6e:	613b      	str	r3, [r7, #16]
}
 8007f70:	bf00      	nop
 8007f72:	bf00      	nop
 8007f74:	e7fd      	b.n	8007f72 <vARPGenerateRequestPacket+0x26>
        configASSERT( pxNetworkBuffer->xDataLength >= sizeof( ARPPacket_t ) );
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f7a:	2b29      	cmp	r3, #41	@ 0x29
 8007f7c:	d80d      	bhi.n	8007f9a <vARPGenerateRequestPacket+0x4e>
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f82:	b672      	cpsid	i
 8007f84:	f383 8811 	msr	BASEPRI, r3
 8007f88:	f3bf 8f6f 	isb	sy
 8007f8c:	f3bf 8f4f 	dsb	sy
 8007f90:	b662      	cpsie	i
 8007f92:	60fb      	str	r3, [r7, #12]
}
 8007f94:	bf00      	nop
 8007f96:	bf00      	nop
 8007f98:	e7fd      	b.n	8007f96 <vARPGenerateRequestPacket+0x4a>
        configASSERT( pxNetworkBuffer->pxEndPoint != NULL );
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10d      	bne.n	8007fbe <vARPGenerateRequestPacket+0x72>
	__asm volatile
 8007fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa6:	b672      	cpsid	i
 8007fa8:	f383 8811 	msr	BASEPRI, r3
 8007fac:	f3bf 8f6f 	isb	sy
 8007fb0:	f3bf 8f4f 	dsb	sy
 8007fb4:	b662      	cpsie	i
 8007fb6:	60bb      	str	r3, [r7, #8]
}
 8007fb8:	bf00      	nop
 8007fba:	bf00      	nop
 8007fbc:	e7fd      	b.n	8007fba <vARPGenerateRequestPacket+0x6e>

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxARPPacket = ( ( ARPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fc2:	61fb      	str	r3, [r7, #28]
        /*
         * Use helper variables for memcpy() to remain
         * compliant with MISRA Rule 21.15.  These should be
         * optimized away.
         */
        pvCopySource = xDefaultPartARPPacketHeader;
 8007fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8008034 <vARPGenerateRequestPacket+0xe8>)
 8007fc6:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket;
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( xDefaultPartARPPacketHeader ) );
 8007fcc:	2226      	movs	r2, #38	@ 0x26
 8007fce:	69b9      	ldr	r1, [r7, #24]
 8007fd0:	6978      	ldr	r0, [r7, #20]
 8007fd2:	f010 fc28 	bl	8018826 <memcpy>

        pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fda:	3338      	adds	r3, #56	@ 0x38
 8007fdc:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xEthernetHeader.xSourceAddress.ucBytes;
 8007fde:	69fb      	ldr	r3, [r7, #28]
 8007fe0:	3306      	adds	r3, #6
 8007fe2:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, ipMAC_ADDRESS_LENGTH_BYTES );
 8007fe4:	2206      	movs	r2, #6
 8007fe6:	69b9      	ldr	r1, [r7, #24]
 8007fe8:	6978      	ldr	r0, [r7, #20]
 8007fea:	f010 fc1c 	bl	8018826 <memcpy>

        pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ff2:	3338      	adds	r3, #56	@ 0x38
 8007ff4:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xARPHeader.xSenderHardwareAddress.ucBytes;
 8007ff6:	69fb      	ldr	r3, [r7, #28]
 8007ff8:	3316      	adds	r3, #22
 8007ffa:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, ipMAC_ADDRESS_LENGTH_BYTES );
 8007ffc:	2206      	movs	r2, #6
 8007ffe:	69b9      	ldr	r1, [r7, #24]
 8008000:	6978      	ldr	r0, [r7, #20]
 8008002:	f010 fc10 	bl	8018826 <memcpy>

        pvCopySource = &( pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress );
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800800a:	61bb      	str	r3, [r7, #24]
        pvCopyDest = pxARPPacket->xARPHeader.ucSenderProtocolAddress;
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	331c      	adds	r3, #28
 8008010:	617b      	str	r3, [r7, #20]
        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxARPPacket->xARPHeader.ucSenderProtocolAddress ) );
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	461a      	mov	r2, r3
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	601a      	str	r2, [r3, #0]
        pxARPPacket->xARPHeader.ulTargetProtocolAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	695a      	ldr	r2, [r3, #20]
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	f8c3 2026 	str.w	r2, [r3, #38]	@ 0x26

        pxNetworkBuffer->xDataLength = sizeof( ARPPacket_t );
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	222a      	movs	r2, #42	@ 0x2a
 800802a:	629a      	str	r2, [r3, #40]	@ 0x28

        iptraceCREATING_ARP_REQUEST( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );
    }
 800802c:	bf00      	nop
 800802e:	3720      	adds	r7, #32
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}
 8008034:	08019968 	.word	0x08019968

08008038 <FreeRTOS_ClearARP>:
 * @brief A call to this function will clear the ARP cache.
 * @param[in] pxEndPoint only clean entries with this end-point, or when NULL,
 *                        clear the entire ARP cache.
 */
    void FreeRTOS_ClearARP( const struct xNetworkEndPoint * pxEndPoint )
    {
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
        if( pxEndPoint != NULL )
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d01b      	beq.n	800807e <FreeRTOS_ClearARP+0x46>
        {
            BaseType_t x;

            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8008046:	2300      	movs	r3, #0
 8008048:	60fb      	str	r3, [r7, #12]
 800804a:	e014      	b.n	8008076 <FreeRTOS_ClearARP+0x3e>
            {
                if( xARPCache[ x ].pxEndPoint == pxEndPoint )
 800804c:	4a10      	ldr	r2, [pc, #64]	@ (8008090 <FreeRTOS_ClearARP+0x58>)
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	011b      	lsls	r3, r3, #4
 8008052:	4413      	add	r3, r2
 8008054:	330c      	adds	r3, #12
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	687a      	ldr	r2, [r7, #4]
 800805a:	429a      	cmp	r2, r3
 800805c:	d108      	bne.n	8008070 <FreeRTOS_ClearARP+0x38>
                {
                    ( void ) memset( &( xARPCache[ x ] ), 0, sizeof( ARPCacheRow_t ) );
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	011b      	lsls	r3, r3, #4
 8008062:	4a0b      	ldr	r2, [pc, #44]	@ (8008090 <FreeRTOS_ClearARP+0x58>)
 8008064:	4413      	add	r3, r2
 8008066:	2210      	movs	r2, #16
 8008068:	2100      	movs	r1, #0
 800806a:	4618      	mov	r0, r3
 800806c:	f010 fb01 	bl	8018672 <memset>
            for( x = 0; x < ipconfigARP_CACHE_ENTRIES; x++ )
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	3301      	adds	r3, #1
 8008074:	60fb      	str	r3, [r7, #12]
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2b09      	cmp	r3, #9
 800807a:	dde7      	ble.n	800804c <FreeRTOS_ClearARP+0x14>
        }
        else
        {
            ( void ) memset( xARPCache, 0, sizeof( xARPCache ) );
        }
    }
 800807c:	e004      	b.n	8008088 <FreeRTOS_ClearARP+0x50>
            ( void ) memset( xARPCache, 0, sizeof( xARPCache ) );
 800807e:	22a0      	movs	r2, #160	@ 0xa0
 8008080:	2100      	movs	r1, #0
 8008082:	4803      	ldr	r0, [pc, #12]	@ (8008090 <FreeRTOS_ClearARP+0x58>)
 8008084:	f010 faf5 	bl	8018672 <memset>
    }
 8008088:	bf00      	nop
 800808a:	3710      	adds	r7, #16
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}
 8008090:	20000de4 	.word	0x20000de4

08008094 <xApplicationGetRandomNumber>:

/*-----------------------------------------------------------*/

    //USER FUNCTIONS
    BaseType_t xApplicationGetRandomNumber(uint32_t *pulValue)
    {
 8008094:	b580      	push	{r7, lr}
 8008096:	b082      	sub	sp, #8
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
        if (HAL_RNG_GenerateRandomNumber(&hrng, pulValue) == HAL_OK)
 800809c:	6879      	ldr	r1, [r7, #4]
 800809e:	4806      	ldr	r0, [pc, #24]	@ (80080b8 <xApplicationGetRandomNumber+0x24>)
 80080a0:	f7fd fada 	bl	8005658 <HAL_RNG_GenerateRandomNumber>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d101      	bne.n	80080ae <xApplicationGetRandomNumber+0x1a>
            return pdTRUE;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e000      	b.n	80080b0 <xApplicationGetRandomNumber+0x1c>
        else
            return pdFALSE;
 80080ae:	2300      	movs	r3, #0
    }
 80080b0:	4618      	mov	r0, r3
 80080b2:	3708      	adds	r7, #8
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	20000788 	.word	0x20000788

080080bc <xIsDHCPSocket>:
 *
 * @return If the socket given as parameter is the DHCP socket - return
 *         pdTRUE, else pdFALSE.
 */
    BaseType_t xIsDHCPSocket( const ConstSocket_t xSocket )
    {
 80080bc:	b480      	push	{r7}
 80080be:	b085      	sub	sp, #20
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;

        if( xDHCPv4Socket == xSocket )
 80080c4:	4b08      	ldr	r3, [pc, #32]	@ (80080e8 <xIsDHCPSocket+0x2c>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d102      	bne.n	80080d4 <xIsDHCPSocket+0x18>
        {
            xReturn = pdTRUE;
 80080ce:	2301      	movs	r3, #1
 80080d0:	60fb      	str	r3, [r7, #12]
 80080d2:	e001      	b.n	80080d8 <xIsDHCPSocket+0x1c>
        }
        else
        {
            xReturn = pdFALSE;
 80080d4:	2300      	movs	r3, #0
 80080d6:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 80080d8:	68fb      	ldr	r3, [r7, #12]
    }
 80080da:	4618      	mov	r0, r3
 80080dc:	3714      	adds	r7, #20
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr
 80080e6:	bf00      	nop
 80080e8:	20000ea0 	.word	0x20000ea0

080080ec <vDHCPProcess>:
 * @param[in] pxEndPoint The end-point for which the DHCP state machine should
 *                        make one cycle.
 */
    void vDHCPProcess( BaseType_t xReset,
                       struct xNetworkEndPoint * pxEndPoint )
    {
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b08c      	sub	sp, #48	@ 0x30
 80080f0:	af02      	add	r7, sp, #8
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
        BaseType_t xDoProcess = pdTRUE;
 80080f6:	2301      	movs	r3, #1
 80080f8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* The function is called by the IP-task, so pxEndPoint
         * should be non-NULL. */
        configASSERT( pxEndPoint != NULL );
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d10d      	bne.n	800811c <vDHCPProcess+0x30>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008104:	b672      	cpsid	i
 8008106:	f383 8811 	msr	BASEPRI, r3
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	f3bf 8f4f 	dsb	sy
 8008112:	b662      	cpsie	i
 8008114:	613b      	str	r3, [r7, #16]
}
 8008116:	bf00      	nop
 8008118:	bf00      	nop
 800811a:	e7fd      	b.n	8008118 <vDHCPProcess+0x2c>
        configASSERT( pxEndPoint->bits.bIPv6 == 0 );
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008122:	f003 0308 	and.w	r3, r3, #8
 8008126:	b2db      	uxtb	r3, r3
 8008128:	2b00      	cmp	r3, #0
 800812a:	d00d      	beq.n	8008148 <vDHCPProcess+0x5c>
	__asm volatile
 800812c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008130:	b672      	cpsid	i
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	b662      	cpsie	i
 8008140:	60fb      	str	r3, [r7, #12]
}
 8008142:	bf00      	nop
 8008144:	bf00      	nop
 8008146:	e7fd      	b.n	8008144 <vDHCPProcess+0x58>

        /* Is DHCP starting over? */
        if( xReset != pdFALSE )
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d003      	beq.n	8008156 <vDHCPProcess+0x6a>
        {
            EP_DHCPData.eDHCPState = eInitialWait;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	2200      	movs	r2, #0
 8008152:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        }

        if( ( EP_DHCPData.eDHCPState != EP_DHCPData.eExpectedState ) && ( xReset == pdFALSE ) )
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008162:	429a      	cmp	r2, r3
 8008164:	d003      	beq.n	800816e <vDHCPProcess+0x82>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2b00      	cmp	r3, #0
 800816a:	f000 8090 	beq.w	800828e <vDHCPProcess+0x1a2>
            /* When the DHCP event was generated, the DHCP client was
            * in a different state.  Therefore, ignore this event. */
            FreeRTOS_debug_printf( ( "DHCP wrong state: expect: %d got: %d : ignore\n",
                                     EP_DHCPData.eExpectedState, EP_DHCPData.eDHCPState ) );
        }
        else if( EP_DHCPData.xDHCPSocket != NULL ) /* If there is a socket, check for incoming messages first. */
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 808a 	beq.w	800828e <vDHCPProcess+0x1a2>
        {
            /* No need to initialise 'pucUDPPayload', it just looks nicer. */
            uint8_t * pucUDPPayload = NULL;
 800817a:	2300      	movs	r3, #0
 800817c:	60bb      	str	r3, [r7, #8]
            const DHCPMessage_IPv4_t * pxDHCPMessage;
            int32_t lBytes;

            while( EP_DHCPData.xDHCPSocket != NULL )
 800817e:	e07e      	b.n	800827e <vDHCPProcess+0x192>
            {
                BaseType_t xRecvFlags = FREERTOS_ZERO_COPY + FREERTOS_MSG_PEEK;
 8008180:	2305      	movs	r3, #5
 8008182:	61fb      	str	r3, [r7, #28]
                NetworkEndPoint_t * pxIterator = NULL;
 8008184:	2300      	movs	r3, #0
 8008186:	623b      	str	r3, [r7, #32]

                /* Peek the next UDP message. */
                lBytes = FreeRTOS_recvfrom( EP_DHCPData.xDHCPSocket, &( pucUDPPayload ), 0, xRecvFlags, NULL, NULL );
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800818e:	f107 0108 	add.w	r1, r7, #8
 8008192:	2300      	movs	r3, #0
 8008194:	9301      	str	r3, [sp, #4]
 8008196:	2300      	movs	r3, #0
 8008198:	9300      	str	r3, [sp, #0]
 800819a:	69fb      	ldr	r3, [r7, #28]
 800819c:	2200      	movs	r2, #0
 800819e:	f004 fa40 	bl	800c622 <FreeRTOS_recvfrom>
 80081a2:	61b8      	str	r0, [r7, #24]

                if( lBytes < ( ( int32_t ) sizeof( DHCPMessage_IPv4_t ) ) )
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	2bef      	cmp	r3, #239	@ 0xef
 80081a8:	dc11      	bgt.n	80081ce <vDHCPProcess+0xe2>
                {
                    if( ( lBytes < 0 ) && ( lBytes != -pdFREERTOS_ERRNO_EAGAIN ) )
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	da03      	bge.n	80081b8 <vDHCPProcess+0xcc>
 80081b0:	69bb      	ldr	r3, [r7, #24]
 80081b2:	f113 0f0b 	cmn.w	r3, #11
 80081b6:	d109      	bne.n	80081cc <vDHCPProcess+0xe0>
                    {
                        FreeRTOS_printf( ( "vDHCPProcess: FreeRTOS_recvfrom returns %d\n", ( int ) lBytes ) );
                    }
                    else if( lBytes >= 0 )
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	db66      	blt.n	800828c <vDHCPProcess+0x1a0>
                    {
                        vReleaseSinglePacketFromUDPSocket( EP_DHCPData.xDHCPSocket );
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081c4:	4618      	mov	r0, r3
 80081c6:	f003 fb1b 	bl	800b800 <vReleaseSinglePacketFromUDPSocket>
                    else
                    {
                        /* do nothing, coverity happy */
                    }

                    break;
 80081ca:	e05f      	b.n	800828c <vDHCPProcess+0x1a0>
 80081cc:	e05e      	b.n	800828c <vDHCPProcess+0x1a0>

                /* Map a DHCP structure onto the received data. */
                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxDHCPMessage = ( ( const DHCPMessage_IPv4_t * ) pucUDPPayload );
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	617b      	str	r3, [r7, #20]

                /* Sanity check. */
                if( ( pxDHCPMessage->ulDHCPCookie == dhcpCOOKIE ) && ( pxDHCPMessage->ucOpcode == dhcpREPLY_OPCODE ) )
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80081d8:	4a33      	ldr	r2, [pc, #204]	@ (80082a8 <vDHCPProcess+0x1bc>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d116      	bne.n	800820c <vDHCPProcess+0x120>
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	2b02      	cmp	r3, #2
 80081e4:	d112      	bne.n	800820c <vDHCPProcess+0x120>
                {
                    pxIterator = pxNetworkEndPoints;
 80081e6:	4b31      	ldr	r3, [pc, #196]	@ (80082ac <vDHCPProcess+0x1c0>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	623b      	str	r3, [r7, #32]

                    /* Find the end-point with given transaction ID. */
                    while( pxIterator != NULL )
 80081ec:	e009      	b.n	8008202 <vDHCPProcess+0x116>
                    {
                        if( pxDHCPMessage->ulTransactionID == FreeRTOS_htonl( pxIterator->xDHCPData.ulTransactionId ) )
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	685a      	ldr	r2, [r3, #4]
 80081f2:	6a3b      	ldr	r3, [r7, #32]
 80081f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d007      	beq.n	800820a <vDHCPProcess+0x11e>
                        {
                            break;
                        }

                        pxIterator = pxIterator->pxNext;
 80081fa:	6a3b      	ldr	r3, [r7, #32]
 80081fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008200:	623b      	str	r3, [r7, #32]
                    while( pxIterator != NULL )
 8008202:	6a3b      	ldr	r3, [r7, #32]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d1f2      	bne.n	80081ee <vDHCPProcess+0x102>
 8008208:	e000      	b.n	800820c <vDHCPProcess+0x120>
                            break;
 800820a:	bf00      	nop
                    }
                }

                if( ( pxIterator != NULL ) && ( pxIterator->xDHCPData.eDHCPState == eLeasedAddress ) )
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d006      	beq.n	8008220 <vDHCPProcess+0x134>
 8008212:	6a3b      	ldr	r3, [r7, #32]
 8008214:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8008218:	2b06      	cmp	r3, #6
 800821a:	d101      	bne.n	8008220 <vDHCPProcess+0x134>
                {
                    /* No DHCP messages are expected while in eLeasedAddress state. */
                    pxIterator = NULL;
 800821c:	2300      	movs	r3, #0
 800821e:	623b      	str	r3, [r7, #32]
                }

                if( ( pxIterator != NULL ) && ( pxIterator->xDHCPData.eDHCPState == pxIterator->xDHCPData.eExpectedState ) )
 8008220:	6a3b      	ldr	r3, [r7, #32]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d013      	beq.n	800824e <vDHCPProcess+0x162>
 8008226:	6a3b      	ldr	r3, [r7, #32]
 8008228:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 800822c:	6a3b      	ldr	r3, [r7, #32]
 800822e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008232:	429a      	cmp	r2, r3
 8008234:	d10b      	bne.n	800824e <vDHCPProcess+0x162>
                {
                    /* The second parameter pdTRUE tells to check for a UDP message. */
                    vDHCPProcessEndPoint( pdFALSE, pdTRUE, pxIterator );
 8008236:	6a3a      	ldr	r2, [r7, #32]
 8008238:	2101      	movs	r1, #1
 800823a:	2000      	movs	r0, #0
 800823c:	f000 f990 	bl	8008560 <vDHCPProcessEndPoint>

                    if( pxEndPoint == pxIterator )
 8008240:	683a      	ldr	r2, [r7, #0]
 8008242:	6a3b      	ldr	r3, [r7, #32]
 8008244:	429a      	cmp	r2, r3
 8008246:	d11a      	bne.n	800827e <vDHCPProcess+0x192>
                    {
                        xDoProcess = pdFALSE;
 8008248:	2300      	movs	r3, #0
 800824a:	627b      	str	r3, [r7, #36]	@ 0x24
                    if( pxEndPoint == pxIterator )
 800824c:	e017      	b.n	800827e <vDHCPProcess+0x192>
                }
                else
                {
                    /* Target not found or there is a state mismatch, fetch the message and delete it. */
                    /* PAss the address of a pointer pucUDPPayload, because zero-copy is used. */
                    lBytes = FreeRTOS_recvfrom( EP_DHCPData.xDHCPSocket, &( pucUDPPayload ), 0, FREERTOS_ZERO_COPY, NULL, NULL );
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008254:	f107 0108 	add.w	r1, r7, #8
 8008258:	2300      	movs	r3, #0
 800825a:	9301      	str	r3, [sp, #4]
 800825c:	2300      	movs	r3, #0
 800825e:	9300      	str	r3, [sp, #0]
 8008260:	2301      	movs	r3, #1
 8008262:	2200      	movs	r2, #0
 8008264:	f004 f9dd 	bl	800c622 <FreeRTOS_recvfrom>
 8008268:	61b8      	str	r0, [r7, #24]

                    if( ( lBytes > 0 ) && ( pucUDPPayload != NULL ) )
 800826a:	69bb      	ldr	r3, [r7, #24]
 800826c:	2b00      	cmp	r3, #0
 800826e:	dd06      	ble.n	800827e <vDHCPProcess+0x192>
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d003      	beq.n	800827e <vDHCPProcess+0x192>
                    {
                        /* Remove it now, destination not found. */
                        FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayload );
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	4618      	mov	r0, r3
 800827a:	f002 f8c9 	bl	800a410 <FreeRTOS_ReleaseUDPPayloadBuffer>
            while( EP_DHCPData.xDHCPSocket != NULL )
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008284:	2b00      	cmp	r3, #0
 8008286:	f47f af7b 	bne.w	8008180 <vDHCPProcess+0x94>
 800828a:	e000      	b.n	800828e <vDHCPProcess+0x1a2>
                    break;
 800828c:	bf00      	nop
        else
        {
            /* do nothing, coverity happy */
        }

        if( xDoProcess != pdFALSE )
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008290:	2b00      	cmp	r3, #0
 8008292:	d004      	beq.n	800829e <vDHCPProcess+0x1b2>
        {
            /* Process the end-point, but do not expect incoming packets. */
            vDHCPProcessEndPoint( xReset, pdFALSE, pxEndPoint );
 8008294:	683a      	ldr	r2, [r7, #0]
 8008296:	2100      	movs	r1, #0
 8008298:	6878      	ldr	r0, [r7, #4]
 800829a:	f000 f961 	bl	8008560 <vDHCPProcessEndPoint>
        }
    }
 800829e:	bf00      	nop
 80082a0:	3728      	adds	r7, #40	@ 0x28
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop
 80082a8:	63825363 	.word	0x63825363
 80082ac:	20002498 	.word	0x20002498

080082b0 <vDHCPStop>:
 * @brief Stop the DHCP process. Close the DHCP socket when it's no longer used by any end-point.
 *
 * @param[in] pxEndPoint The end-point for which we want to stop the DHCP process.
 */
    void vDHCPStop( struct xNetworkEndPoint * pxEndPoint )
    {
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
        /* Disable the DHCP timer. */
        vIPSetDHCP_RATimerEnableState( pxEndPoint, pdFALSE );
 80082b8:	2100      	movs	r1, #0
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f002 fefa 	bl	800b0b4 <vIPSetDHCP_RATimerEnableState>

        /* Close socket to ensure packets don't queue on it. */
        prvCloseDHCPSocket( pxEndPoint );
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f000 fa25 	bl	8008710 <prvCloseDHCPSocket>
    }
 80082c6:	bf00      	nop
 80082c8:	3708      	adds	r7, #8
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <xHandleWaitingOffer>:
 * @param[in] xDoCheck When true, the function must handle any replies.
 * @return It returns pdTRUE in case the DHCP process must be given up.
 */
    static BaseType_t xHandleWaitingOffer( NetworkEndPoint_t * pxEndPoint,
                                           BaseType_t xDoCheck )
    {
 80082ce:	b580      	push	{r7, lr}
 80082d0:	b084      	sub	sp, #16
 80082d2:	af00      	add	r7, sp, #0
 80082d4:	6078      	str	r0, [r7, #4]
 80082d6:	6039      	str	r1, [r7, #0]
        BaseType_t xGivingUp = pdFALSE;
 80082d8:	2300      	movs	r3, #0
 80082da:	60fb      	str	r3, [r7, #12]
                IP_Address_t xIPAddress;
            #endif
        #endif

        /* Look for offers coming in. */
        if( xDoCheck != pdFALSE )
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d01f      	beq.n	8008322 <xHandleWaitingOffer+0x54>
        {
            if( prvProcessDHCPReplies( dhcpMESSAGE_TYPE_OFFER, pxEndPoint ) == pdPASS )
 80082e2:	6879      	ldr	r1, [r7, #4]
 80082e4:	2002      	movs	r0, #2
 80082e6:	f000 fc83 	bl	8008bf0 <prvProcessDHCPReplies>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d155      	bne.n	800839c <xHandleWaitingOffer+0xce>
                    if( eAnswer == eDHCPContinue )
                #endif /* ipconfigUSE_DHCP_HOOK */
                {
                    /* An offer has been made, the user wants to continue,
                     * generate the request. */
                    if( prvSendDHCPRequest( pxEndPoint ) == pdPASS )
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 fd89 	bl	8008e08 <prvSendDHCPRequest>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d10d      	bne.n	8008318 <xHandleWaitingOffer+0x4a>
                    {
                        EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 80082fc:	f00e f830 	bl	8016360 <xTaskGetTickCount>
 8008300:	4602      	mov	r2, r0
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	671a      	str	r2, [r3, #112]	@ 0x70
                        EP_DHCPData.xDHCPTxPeriod = dhcpINITIAL_DHCP_TX_PERIOD;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800830c:	675a      	str	r2, [r3, #116]	@ 0x74
                        EP_DHCPData.eDHCPState = eWaitingAcknowledge;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2203      	movs	r2, #3
 8008312:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 8008316:	e041      	b.n	800839c <xHandleWaitingOffer+0xce>
                    else
                    {
                        /* Either the creation of a message buffer failed, or sendto().
                         * Try again in the next cycle. */
                        FreeRTOS_debug_printf( ( "Send failed during eWaitingOffer/1.\n" ) );
                        EP_DHCPData.eDHCPState = eSendDHCPRequest;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2204      	movs	r2, #4
 800831c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 8008320:	e03c      	b.n	800839c <xHandleWaitingOffer+0xce>
                #endif /* ipconfigUSE_DHCP_HOOK */
            }
        }

        /* Is it time to send another Discover? */
        else if( ( xTaskGetTickCount() - EP_DHCPData.xDHCPTxTime ) > EP_DHCPData.xDHCPTxPeriod )
 8008322:	f00e f81d 	bl	8016360 <xTaskGetTickCount>
 8008326:	4602      	mov	r2, r0
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800832c:	1ad2      	subs	r2, r2, r3
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008332:	429a      	cmp	r2, r3
 8008334:	d932      	bls.n	800839c <xHandleWaitingOffer+0xce>
        {
            /* It is time to send another Discover.  Increase the time
             * period, and if it has not got to the point of giving up - send
             * another discovery. */
            EP_DHCPData.xDHCPTxPeriod <<= 1;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800833a:	005a      	lsls	r2, r3, #1
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	675a      	str	r2, [r3, #116]	@ 0x74

            if( EP_DHCPData.xDHCPTxPeriod <= ( ( TickType_t ) ipconfigMAXIMUM_DISCOVER_TX_PERIOD ) )
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008344:	2b01      	cmp	r3, #1
 8008346:	d822      	bhi.n	800838e <xHandleWaitingOffer+0xc0>
            {
                if( xApplicationGetRandomNumber( &( EP_DHCPData.ulTransactionId ) ) != pdFALSE )
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	335c      	adds	r3, #92	@ 0x5c
 800834c:	4618      	mov	r0, r3
 800834e:	f7ff fea1 	bl	8008094 <xApplicationGetRandomNumber>
 8008352:	4603      	mov	r3, r0
 8008354:	2b00      	cmp	r3, #0
 8008356:	d021      	beq.n	800839c <xHandleWaitingOffer+0xce>
                {
                    EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 8008358:	f00e f802 	bl	8016360 <xTaskGetTickCount>
 800835c:	4602      	mov	r2, r0
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	671a      	str	r2, [r3, #112]	@ 0x70

                    if( EP_DHCPData.xUseBroadcast != pdFALSE )
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008366:	2b00      	cmp	r3, #0
 8008368:	d003      	beq.n	8008372 <xHandleWaitingOffer+0xa4>
                    {
                        EP_DHCPData.xUseBroadcast = pdFALSE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	679a      	str	r2, [r3, #120]	@ 0x78
 8008370:	e002      	b.n	8008378 <xHandleWaitingOffer+0xaa>
                    }
                    else
                    {
                        EP_DHCPData.xUseBroadcast = pdTRUE;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2201      	movs	r2, #1
 8008376:	679a      	str	r2, [r3, #120]	@ 0x78
                    }

                    if( prvSendDHCPDiscover( pxEndPoint ) == pdPASS )
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f000 fda7 	bl	8008ecc <prvSendDHCPDiscover>
 800837e:	4603      	mov	r3, r0
 8008380:	2b01      	cmp	r3, #1
 8008382:	d00b      	beq.n	800839c <xHandleWaitingOffer+0xce>
                    else
                    {
                        /* Either the creation of a message buffer failed, or sendto().
                         * Try again in the next cycle. */
                        FreeRTOS_debug_printf( ( "Send failed during eWaitingOffer/2.\n" ) );
                        EP_DHCPData.eDHCPState = eInitialWait;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800838c:	e006      	b.n	800839c <xHandleWaitingOffer+0xce>
                {
                    /* Only use a fake Ack if the default IP address == 0x00
                     * and the link local addressing is used.  Start searching
                     * a free LinkLayer IP-address.  Next state will be
                     * 'eGetLinkLayerAddress'. */
                    prvPrepareLinkLayerIPLookUp( pxEndPoint );
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 fe1a 	bl	8008fc8 <prvPrepareLinkLayerIPLookUp>

                    /* Setting an IP address manually so set to not using
                     * leased address mode. */
                    EP_DHCPData.eDHCPState = eGetLinkLayerAddress;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2205      	movs	r2, #5
 8008398:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        else
        {
            /* There was no DHCP reply, there was no time-out, just keep on waiting. */
        }

        return xGivingUp;
 800839c:	68fb      	ldr	r3, [r7, #12]
    }
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
	...

080083a8 <vHandleWaitingAcknowledge>:
 * @param[in] pxEndPoint The end-point that is getting an IP-address from a DHCP server
 * @param[in] xDoCheck When true, the function must handle any replies.
 */
    static void vHandleWaitingAcknowledge( NetworkEndPoint_t * pxEndPoint,
                                           BaseType_t xDoCheck )
    {
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]
        if( xDoCheck == pdFALSE )
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d12b      	bne.n	8008410 <vHandleWaitingAcknowledge+0x68>
        {
            /* Is it time to send another Discover? */
            if( ( xTaskGetTickCount() - EP_DHCPData.xDHCPTxTime ) > EP_DHCPData.xDHCPTxPeriod )
 80083b8:	f00d ffd2 	bl	8016360 <xTaskGetTickCount>
 80083bc:	4602      	mov	r2, r0
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083c2:	1ad2      	subs	r2, r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d958      	bls.n	800847e <vHandleWaitingAcknowledge+0xd6>
            {
                /* Increase the time period, and if it has not got to the
                 * point of giving up - send another request. */
                EP_DHCPData.xDHCPTxPeriod <<= 1;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083d0:	005a      	lsls	r2, r3, #1
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	675a      	str	r2, [r3, #116]	@ 0x74

                if( EP_DHCPData.xDHCPTxPeriod <= ( TickType_t ) ipconfigMAXIMUM_DISCOVER_TX_PERIOD )
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d80f      	bhi.n	80083fe <vHandleWaitingAcknowledge+0x56>
                {
                    EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 80083de:	f00d ffbf 	bl	8016360 <xTaskGetTickCount>
 80083e2:	4602      	mov	r2, r0
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	671a      	str	r2, [r3, #112]	@ 0x70

                    if( prvSendDHCPRequest( pxEndPoint ) == pdPASS )
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 fd0d 	bl	8008e08 <prvSendDHCPRequest>
 80083ee:	4603      	mov	r3, r0
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d044      	beq.n	800847e <vHandleWaitingAcknowledge+0xd6>
                    else
                    {
                        /* Either the creation of a message buffer failed, or sendto().
                         * Try again in the next cycle. */
                        FreeRTOS_debug_printf( ( "Send failed during eWaitingAcknowledge.\n" ) );
                        EP_DHCPData.eDHCPState = eSendDHCPRequest;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2204      	movs	r2, #4
 80083f8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        }
        else
        {
            /* There are no replies yet. */
        }
    }
 80083fc:	e03f      	b.n	800847e <vHandleWaitingAcknowledge+0xd6>
                    EP_DHCPData.eDHCPState = eInitialWait;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    EP_DHCPData.eExpectedState = eInitialWait;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    }
 800840e:	e036      	b.n	800847e <vHandleWaitingAcknowledge+0xd6>
        else if( prvProcessDHCPReplies( dhcpMESSAGE_TYPE_ACK, pxEndPoint ) == pdPASS )
 8008410:	6879      	ldr	r1, [r7, #4]
 8008412:	2005      	movs	r0, #5
 8008414:	f000 fbec 	bl	8008bf0 <prvProcessDHCPReplies>
 8008418:	4603      	mov	r3, r0
 800841a:	2b01      	cmp	r3, #1
 800841c:	d12f      	bne.n	800847e <vHandleWaitingAcknowledge+0xd6>
            EP_IPv4_SETTINGS.ulIPAddress = EP_DHCPData.ulOfferedIPAddress;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	601a      	str	r2, [r3, #0]
            EP_IPv4_SETTINGS.ulBroadcastAddress = EP_DHCPData.ulOfferedIPAddress | ~( EP_IPv4_SETTINGS.ulNetMask );
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	43db      	mvns	r3, r3
 8008430:	431a      	orrs	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	615a      	str	r2, [r3, #20]
            EP_DHCPData.eDHCPState = eLeasedAddress;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2206      	movs	r2, #6
 800843a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            vIPNetworkUpCalls( pxEndPoint );
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f001 ff0c 	bl	800a25c <vIPNetworkUpCalls>
            prvCloseDHCPSocket( pxEndPoint );
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f000 f963 	bl	8008710 <prvCloseDHCPSocket>
            if( EP_DHCPData.ulLeaseTime == 0U )
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800844e:	2b00      	cmp	r3, #0
 8008450:	d103      	bne.n	800845a <vHandleWaitingAcknowledge+0xb2>
                EP_DHCPData.ulLeaseTime = dhcpDEFAULT_LEASE_TIME;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a0c      	ldr	r2, [pc, #48]	@ (8008488 <vHandleWaitingAcknowledge+0xe0>)
 8008456:	66da      	str	r2, [r3, #108]	@ 0x6c
 8008458:	e009      	b.n	800846e <vHandleWaitingAcknowledge+0xc6>
            else if( EP_DHCPData.ulLeaseTime < dhcpMINIMUM_LEASE_TIME )
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800845e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8008462:	4293      	cmp	r3, r2
 8008464:	d803      	bhi.n	800846e <vHandleWaitingAcknowledge+0xc6>
                EP_DHCPData.ulLeaseTime = dhcpMINIMUM_LEASE_TIME;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800846c:	66da      	str	r2, [r3, #108]	@ 0x6c
            vARPSendGratuitous();
 800846e:	f7ff fce5 	bl	8007e3c <vARPSendGratuitous>
            vDHCP_RATimerReload( ( struct xNetworkEndPoint * ) pxEndPoint, EP_DHCPData.ulLeaseTime );
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008476:	4619      	mov	r1, r3
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f002 fd6d 	bl	800af58 <vDHCP_RATimerReload>
    }
 800847e:	bf00      	nop
 8008480:	3708      	adds	r7, #8
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	0a4cb800 	.word	0x0a4cb800

0800848c <xHandleWaitingFirstDiscover>:
 *        If will send a DISCOVER message to a DHCP server, and move to the next status 'eWaitingOffer'.
 * @param[in] pxEndPoint The end-point that is getting an IP-address from a DHCP server
 * @return xGivingUp: when pdTRUE, there was a fatal error and the process can not continue;
 */
    static BaseType_t xHandleWaitingFirstDiscover( NetworkEndPoint_t * pxEndPoint )
    {
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
        BaseType_t xGivingUp = pdFALSE;
 8008494:	2300      	movs	r3, #0
 8008496:	60fb      	str	r3, [r7, #12]

            if( eAnswer == eDHCPContinue )
        #endif /* ipconfigUSE_DHCP_HOOK */
        {
            /* See if prvInitialiseDHCP() has creates a socket. */
            if( EP_DHCPData.xDHCPSocket == NULL )
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d102      	bne.n	80084a8 <xHandleWaitingFirstDiscover+0x1c>
            {
                xGivingUp = pdTRUE;
 80084a2:	2301      	movs	r3, #1
 80084a4:	60fb      	str	r3, [r7, #12]
 80084a6:	e011      	b.n	80084cc <xHandleWaitingFirstDiscover+0x40>
            }
            else
            {
                /* Put 'ulIPAddress' to zero to indicate that the end-point is down. */
                EP_IPv4_SETTINGS.ulIPAddress = 0U;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	601a      	str	r2, [r3, #0]

                /* Send the first discover request. */
                EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 80084ae:	f00d ff57 	bl	8016360 <xTaskGetTickCount>
 80084b2:	4602      	mov	r2, r0
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	671a      	str	r2, [r3, #112]	@ 0x70

                if( prvSendDHCPDiscover( pxEndPoint ) == pdPASS )
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 fd07 	bl	8008ecc <prvSendDHCPDiscover>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d103      	bne.n	80084cc <xHandleWaitingFirstDiscover+0x40>
                {
                    EP_DHCPData.eDHCPState = eWaitingOffer;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2202      	movs	r2, #2
 80084c8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                /* The user indicates that the DHCP process does not continue. */
                xGivingUp = pdTRUE;
            }
        #endif /* ipconfigUSE_DHCP_HOOK */

        return xGivingUp;
 80084cc:	68fb      	ldr	r3, [r7, #12]
    }
 80084ce:	4618      	mov	r0, r3
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}

080084d6 <prvHandleWaitingeLeasedAddress>:
 * @brief Called by vDHCPProcessEndPoint(), this function handles the state 'eLeasedAddress'.
 *        If waits until the lease must be renewed, and then send a new request.
 * @param[in] pxEndPoint The end-point that is getting an IP-address from a DHCP server
 */
    static void prvHandleWaitingeLeasedAddress( NetworkEndPoint_t * pxEndPoint )
    {
 80084d6:	b580      	push	{r7, lr}
 80084d8:	b084      	sub	sp, #16
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
        if( FreeRTOS_IsEndPointUp( pxEndPoint ) != 0 )
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f002 fb12 	bl	800ab08 <FreeRTOS_IsEndPointUp>
 80084e4:	4603      	mov	r3, r0
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d031      	beq.n	800854e <prvHandleWaitingeLeasedAddress+0x78>
        {
            /* Resend the request at the appropriate time to renew the lease. */
            prvCreateDHCPSocket( pxEndPoint );
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f942 	bl	8008774 <prvCreateDHCPSocket>

            if( EP_DHCPData.xDHCPSocket != NULL )
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d02e      	beq.n	8008558 <prvHandleWaitingeLeasedAddress+0x82>
            {
                uint32_t ulID = 0U;
 80084fa:	2300      	movs	r3, #0
 80084fc:	60fb      	str	r3, [r7, #12]

                if( xApplicationGetRandomNumber( &( ulID ) ) != pdFALSE )
 80084fe:	f107 030c 	add.w	r3, r7, #12
 8008502:	4618      	mov	r0, r3
 8008504:	f7ff fdc6 	bl	8008094 <xApplicationGetRandomNumber>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	d002      	beq.n	8008514 <prvHandleWaitingeLeasedAddress+0x3e>
                {
                    EP_DHCPData.ulTransactionId = ulID;
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	65da      	str	r2, [r3, #92]	@ 0x5c
                }

                EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 8008514:	f00d ff24 	bl	8016360 <xTaskGetTickCount>
 8008518:	4602      	mov	r2, r0
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	671a      	str	r2, [r3, #112]	@ 0x70
                EP_DHCPData.xDHCPTxPeriod = dhcpINITIAL_DHCP_TX_PERIOD;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008524:	675a      	str	r2, [r3, #116]	@ 0x74

                if( prvSendDHCPRequest( pxEndPoint ) == pdPASS )
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 fc6e 	bl	8008e08 <prvSendDHCPRequest>
 800852c:	4603      	mov	r3, r0
 800852e:	2b01      	cmp	r3, #1
 8008530:	d104      	bne.n	800853c <prvHandleWaitingeLeasedAddress+0x66>
                {
                    /* The packet was sent successfully, wait for an acknowledgement. */
                    EP_DHCPData.eDHCPState = eWaitingAcknowledge;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2203      	movs	r2, #3
 8008536:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
 800853a:	e003      	b.n	8008544 <prvHandleWaitingeLeasedAddress+0x6e>
                }
                else
                {
                    /* The packet was not sent, try sending it later. */
                    EP_DHCPData.eDHCPState = eSendDHCPRequest;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2204      	movs	r2, #4
 8008540:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    FreeRTOS_debug_printf( ( "Send failed eLeasedAddress.\n" ) );
                }

                /* From now on, we should be called more often */
                vDHCP_RATimerReload( pxEndPoint, dhcpINITIAL_TIMER_PERIOD );
 8008544:	21fa      	movs	r1, #250	@ 0xfa
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f002 fd06 	bl	800af58 <vDHCP_RATimerReload>
        {
            /* See PR #53 on github/freertos/freertos */
            FreeRTOS_printf( ( "DHCP: lease time finished but network is down\n" ) );
            vDHCP_RATimerReload( ( struct xNetworkEndPoint * ) pxEndPoint, pdMS_TO_TICKS( 5000U ) );
        }
    }
 800854c:	e004      	b.n	8008558 <prvHandleWaitingeLeasedAddress+0x82>
            vDHCP_RATimerReload( ( struct xNetworkEndPoint * ) pxEndPoint, pdMS_TO_TICKS( 5000U ) );
 800854e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f002 fd00 	bl	800af58 <vDHCP_RATimerReload>
    }
 8008558:	bf00      	nop
 800855a:	3710      	adds	r7, #16
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <vDHCPProcessEndPoint>:
 *                        make one cycle.
 */
    static void vDHCPProcessEndPoint( BaseType_t xReset,
                                      BaseType_t xDoCheck,
                                      NetworkEndPoint_t * pxEndPoint )
    {
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	60b9      	str	r1, [r7, #8]
 800856a:	607a      	str	r2, [r7, #4]
        BaseType_t xGivingUp = pdFALSE;
 800856c:	2300      	movs	r3, #0
 800856e:	617b      	str	r3, [r7, #20]

        configASSERT( pxEndPoint != NULL );
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d10d      	bne.n	8008592 <vDHCPProcessEndPoint+0x32>
	__asm volatile
 8008576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857a:	b672      	cpsid	i
 800857c:	f383 8811 	msr	BASEPRI, r3
 8008580:	f3bf 8f6f 	isb	sy
 8008584:	f3bf 8f4f 	dsb	sy
 8008588:	b662      	cpsie	i
 800858a:	613b      	str	r3, [r7, #16]
}
 800858c:	bf00      	nop
 800858e:	bf00      	nop
 8008590:	e7fd      	b.n	800858e <vDHCPProcessEndPoint+0x2e>

        /* Is DHCP starting over? */
        if( xReset != pdFALSE )
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d003      	beq.n	80085a0 <vDHCPProcessEndPoint+0x40>
        {
            EP_DHCPData.eDHCPState = eInitialWait;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2200      	movs	r2, #0
 800859c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
        }

        if( ( EP_DHCPData.eDHCPState != EP_DHCPData.eExpectedState ) && ( xReset == pdFALSE ) )
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d003      	beq.n	80085b8 <vDHCPProcessEndPoint+0x58>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f000 80a2 	beq.w	80086fc <vDHCPProcessEndPoint+0x19c>
        else
        {
            {
                static eDHCPState_t eLastState = eNotUsingLeasedAddress;

                if( eLastState != EP_DHCPData.eDHCPState )
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80085be:	4b51      	ldr	r3, [pc, #324]	@ (8008704 <vDHCPProcessEndPoint+0x1a4>)
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d004      	beq.n	80085d0 <vDHCPProcessEndPoint+0x70>
                {
                    eLastState = EP_DHCPData.eDHCPState;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80085cc:	4b4d      	ldr	r3, [pc, #308]	@ (8008704 <vDHCPProcessEndPoint+0x1a4>)
 80085ce:	701a      	strb	r2, [r3, #0]
                    FreeRTOS_debug_printf( ( "vDHCPProcessEndPoint: enter %d\n", EP_DHCPData.eDHCPState ) );
                }
            }

            switch( EP_DHCPData.eDHCPState )
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80085d6:	2b07      	cmp	r3, #7
 80085d8:	d865      	bhi.n	80086a6 <vDHCPProcessEndPoint+0x146>
 80085da:	a201      	add	r2, pc, #4	@ (adr r2, 80085e0 <vDHCPProcessEndPoint+0x80>)
 80085dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e0:	08008601 	.word	0x08008601
 80085e4:	08008611 	.word	0x08008611
 80085e8:	08008643 	.word	0x08008643
 80085ec:	0800864f 	.word	0x0800864f
 80085f0:	0800861b 	.word	0x0800861b
 80085f4:	08008659 	.word	0x08008659
 80085f8:	08008695 	.word	0x08008695
 80085fc:	0800869d 	.word	0x0800869d
                    /* Initial state.  Create the DHCP socket, timer, etc. if they
                     * have not already been created. */

                    /* Initial state.  Create the DHCP socket, timer, etc. if they
                     * have not already been created. */
                    prvInitialiseDHCP( pxEndPoint );
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f000 f947 	bl	8008894 <prvInitialiseDHCP>
                    EP_DHCPData.eDHCPState = eWaitingSendFirstDiscover;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2201      	movs	r2, #1
 800860a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    break;
 800860e:	e04f      	b.n	80086b0 <vDHCPProcessEndPoint+0x150>

                case eWaitingSendFirstDiscover:
                    xGivingUp = xHandleWaitingFirstDiscover( pxEndPoint );
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f7ff ff3b 	bl	800848c <xHandleWaitingFirstDiscover>
 8008616:	6178      	str	r0, [r7, #20]
                    break;
 8008618:	e04a      	b.n	80086b0 <vDHCPProcessEndPoint+0x150>

                case eSendDHCPRequest:

                    if( prvSendDHCPRequest( pxEndPoint ) == pdPASS )
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 fbf4 	bl	8008e08 <prvSendDHCPRequest>
 8008620:	4603      	mov	r3, r0
 8008622:	2b01      	cmp	r3, #1
 8008624:	d141      	bne.n	80086aa <vDHCPProcessEndPoint+0x14a>
                    {
                        /* Send succeeded, go to state 'eWaitingAcknowledge'. */
                        EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 8008626:	f00d fe9b 	bl	8016360 <xTaskGetTickCount>
 800862a:	4602      	mov	r2, r0
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	671a      	str	r2, [r3, #112]	@ 0x70
                        EP_DHCPData.xDHCPTxPeriod = dhcpINITIAL_DHCP_TX_PERIOD;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008636:	675a      	str	r2, [r3, #116]	@ 0x74
                        EP_DHCPData.eDHCPState = eWaitingAcknowledge;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2203      	movs	r2, #3
 800863c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                        /* Either the creation of a message buffer failed, or sendto().
                         * Try again in the next cycle. */
                        FreeRTOS_debug_printf( ( "Send failed during eSendDHCPRequest.\n" ) );
                    }

                    break;
 8008640:	e033      	b.n	80086aa <vDHCPProcessEndPoint+0x14a>

                case eWaitingOffer:
                    xGivingUp = xHandleWaitingOffer( pxEndPoint, xDoCheck );
 8008642:	68b9      	ldr	r1, [r7, #8]
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f7ff fe42 	bl	80082ce <xHandleWaitingOffer>
 800864a:	6178      	str	r0, [r7, #20]
                    break;
 800864c:	e030      	b.n	80086b0 <vDHCPProcessEndPoint+0x150>

                case eWaitingAcknowledge:
                    vHandleWaitingAcknowledge( pxEndPoint, xDoCheck );
 800864e:	68b9      	ldr	r1, [r7, #8]
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f7ff fea9 	bl	80083a8 <vHandleWaitingAcknowledge>
                    break;
 8008656:	e02b      	b.n	80086b0 <vDHCPProcessEndPoint+0x150>

                    #if ( ipconfigDHCP_FALL_BACK_AUTO_IP != 0 )
                        case eGetLinkLayerAddress:

                            if( ( xTaskGetTickCount() - EP_DHCPData.xDHCPTxTime ) > EP_DHCPData.xDHCPTxPeriod )
 8008658:	f00d fe82 	bl	8016360 <xTaskGetTickCount>
 800865c:	4602      	mov	r2, r0
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008662:	1ad2      	subs	r2, r2, r3
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008668:	429a      	cmp	r2, r3
 800866a:	d920      	bls.n	80086ae <vDHCPProcessEndPoint+0x14e>
                            {
                                if( xARPHadIPClash == pdFALSE )
 800866c:	4b26      	ldr	r3, [pc, #152]	@ (8008708 <vDHCPProcessEndPoint+0x1a8>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d107      	bne.n	8008684 <vDHCPProcessEndPoint+0x124>
                                    iptraceDHCP_SUCCEEDED( EP_DHCPData.ulOfferedIPAddress );

                                    /* Auto-IP succeeded, the default configured IP-address will
                                     * be used.  Now call vIPNetworkUpCalls() to send the
                                     * network-up event and start the ARP timer. */
                                    vIPNetworkUpCalls( pxEndPoint );
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f001 fdf1 	bl	800a25c <vIPNetworkUpCalls>

                                    EP_DHCPData.eDHCPState = eNotUsingLeasedAddress;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2207      	movs	r2, #7
 800867e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                                    /* Setting an IP address manually so set to not using leased
                                     * address mode. */
                                    EP_DHCPData.eDHCPState = eGetLinkLayerAddress;
                                }
                            }
                            break;
 8008682:	e014      	b.n	80086ae <vDHCPProcessEndPoint+0x14e>
                                    prvPrepareLinkLayerIPLookUp( pxEndPoint );
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fc9f 	bl	8008fc8 <prvPrepareLinkLayerIPLookUp>
                                    EP_DHCPData.eDHCPState = eGetLinkLayerAddress;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2205      	movs	r2, #5
 800868e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                            break;
 8008692:	e00c      	b.n	80086ae <vDHCPProcessEndPoint+0x14e>
                    #endif /* ipconfigDHCP_FALL_BACK_AUTO_IP */

                case eLeasedAddress:
                    prvHandleWaitingeLeasedAddress( pxEndPoint );
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f7ff ff1e 	bl	80084d6 <prvHandleWaitingeLeasedAddress>
                    break;
 800869a:	e009      	b.n	80086b0 <vDHCPProcessEndPoint+0x150>

                case eNotUsingLeasedAddress:

                    vIPSetDHCP_RATimerEnableState( pxEndPoint, pdFALSE );
 800869c:	2100      	movs	r1, #0
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f002 fd08 	bl	800b0b4 <vIPSetDHCP_RATimerEnableState>
                    break;
 80086a4:	e004      	b.n	80086b0 <vDHCPProcessEndPoint+0x150>

                default:
                    /* Lint: all options are included. */
                    break;
 80086a6:	bf00      	nop
 80086a8:	e002      	b.n	80086b0 <vDHCPProcessEndPoint+0x150>
                    break;
 80086aa:	bf00      	nop
 80086ac:	e000      	b.n	80086b0 <vDHCPProcessEndPoint+0x150>
                            break;
 80086ae:	bf00      	nop
            }

            {
                static eDHCPState_t eLastState = eNotUsingLeasedAddress;

                if( eLastState != EP_DHCPData.eDHCPState )
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80086b6:	4b15      	ldr	r3, [pc, #84]	@ (800870c <vDHCPProcessEndPoint+0x1ac>)
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d004      	beq.n	80086c8 <vDHCPProcessEndPoint+0x168>
                {
                    eLastState = EP_DHCPData.eDHCPState;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f893 207c 	ldrb.w	r2, [r3, #124]	@ 0x7c
 80086c4:	4b11      	ldr	r3, [pc, #68]	@ (800870c <vDHCPProcessEndPoint+0x1ac>)
 80086c6:	701a      	strb	r2, [r3, #0]
                    FreeRTOS_debug_printf( ( "vDHCPProcessEndPoint: exit %d\n", EP_DHCPData.eDHCPState ) );
                }
            }

            if( xGivingUp != pdFALSE )
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d016      	beq.n	80086fc <vDHCPProcessEndPoint+0x19c>
                /* xGivingUp became true either because of a time-out, or because
                 * xApplicationDHCPHook() returned another value than 'eDHCPContinue',
                 * meaning that the conversion is cancelled from here. */

                /* Revert to static IP address. */
                taskENTER_CRITICAL();
 80086ce:	f00f fb15 	bl	8017cfc <vPortEnterCritical>
                {
                    EP_IPv4_SETTINGS.ulIPAddress = pxEndPoint->ipv4_defaults.ulIPAddress;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	69da      	ldr	r2, [r3, #28]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	601a      	str	r2, [r3, #0]
                    iptraceDHCP_REQUESTS_FAILED_USING_DEFAULT_IP_ADDRESS( pxEndPoint->ipv4_defaults.ulIPAddress );
                }
                taskEXIT_CRITICAL();
 80086da:	f00f fb45 	bl	8017d68 <vPortExitCritical>

                EP_DHCPData.eDHCPState = eNotUsingLeasedAddress;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2207      	movs	r2, #7
 80086e2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                vIPSetDHCP_RATimerEnableState( pxEndPoint, pdFALSE );
 80086e6:	2100      	movs	r1, #0
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f002 fce3 	bl	800b0b4 <vIPSetDHCP_RATimerEnableState>

                /* DHCP failed, the default configured IP-address will be used. Now
                 * call vIPNetworkUpCalls() to send the network-up event and start the ARP
                 * timer. */
                vIPNetworkUpCalls( pxEndPoint );
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f001 fdb4 	bl	800a25c <vIPNetworkUpCalls>

                /* Close socket to ensure packets don't queue on it. */
                prvCloseDHCPSocket( pxEndPoint );
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 f80b 	bl	8008710 <prvCloseDHCPSocket>
            }
        }
    }
 80086fa:	e7ff      	b.n	80086fc <vDHCPProcessEndPoint+0x19c>
 80086fc:	bf00      	nop
 80086fe:	3718      	adds	r7, #24
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	20000010 	.word	0x20000010
 8008708:	20000e84 	.word	0x20000e84
 800870c:	20000011 	.word	0x20000011

08008710 <prvCloseDHCPSocket>:
 * @brief Close the DHCP socket, but only when there are no other end-points
 *        using it.
 * @param[in] pxEndPoint The end-point that stops using the socket.
 */
    static void prvCloseDHCPSocket( NetworkEndPoint_t * pxEndPoint )
    {
 8008710:	b580      	push	{r7, lr}
 8008712:	b082      	sub	sp, #8
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
        if( ( EP_DHCPData.xDHCPSocket == NULL ) || ( EP_DHCPData.xDHCPSocket != xDHCPv4Socket ) )
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800871e:	2b00      	cmp	r3, #0
 8008720:	d01f      	beq.n	8008762 <prvCloseDHCPSocket+0x52>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008728:	4b10      	ldr	r3, [pc, #64]	@ (800876c <prvCloseDHCPSocket+0x5c>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	429a      	cmp	r2, r3
 800872e:	d118      	bne.n	8008762 <prvCloseDHCPSocket+0x52>
        {
            /* the socket can not be closed. */
        }
        else if( xDHCPSocketUserCount > 0 )
 8008730:	4b0f      	ldr	r3, [pc, #60]	@ (8008770 <prvCloseDHCPSocket+0x60>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	2b00      	cmp	r3, #0
 8008736:	dd14      	ble.n	8008762 <prvCloseDHCPSocket+0x52>
        {
            xDHCPSocketUserCount--;
 8008738:	4b0d      	ldr	r3, [pc, #52]	@ (8008770 <prvCloseDHCPSocket+0x60>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	3b01      	subs	r3, #1
 800873e:	4a0c      	ldr	r2, [pc, #48]	@ (8008770 <prvCloseDHCPSocket+0x60>)
 8008740:	6013      	str	r3, [r2, #0]

            if( xDHCPSocketUserCount == 0 )
 8008742:	4b0b      	ldr	r3, [pc, #44]	@ (8008770 <prvCloseDHCPSocket+0x60>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d107      	bne.n	800875a <prvCloseDHCPSocket+0x4a>
            {
                /* This modules runs from the IP-task. Use the internal
                 * function 'vSocketClose()` to close the socket. */
                ( void ) vSocketClose( xDHCPv4Socket );
 800874a:	4b08      	ldr	r3, [pc, #32]	@ (800876c <prvCloseDHCPSocket+0x5c>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4618      	mov	r0, r3
 8008750:	f004 fa3e 	bl	800cbd0 <vSocketClose>
                xDHCPv4Socket = NULL;
 8008754:	4b05      	ldr	r3, [pc, #20]	@ (800876c <prvCloseDHCPSocket+0x5c>)
 8008756:	2200      	movs	r2, #0
 8008758:	601a      	str	r2, [r3, #0]
            }

            EP_DHCPData.xDHCPSocket = NULL;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        FreeRTOS_printf( ( "prvCloseDHCPSocket[%02x-%02x]: %s, user count %d\n",
                           pxEndPoint->xMACAddress.ucBytes[ 4 ],
                           pxEndPoint->xMACAddress.ucBytes[ 5 ],
                           ( xDHCPv4Socket != NULL ) ? "open" : "closed",
                           ( int ) xDHCPSocketUserCount ) );
    }
 8008762:	bf00      	nop
 8008764:	3708      	adds	r7, #8
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	20000ea0 	.word	0x20000ea0
 8008770:	20000ea4 	.word	0x20000ea4

08008774 <prvCreateDHCPSocket>:
/**
 * @brief Create a DHCP socket with the defined timeouts. The same socket
 *        will be shared among all end-points that need DHCP.
 */
    _static void prvCreateDHCPSocket( NetworkEndPoint_t * pxEndPoint )
    {
 8008774:	b580      	push	{r7, lr}
 8008776:	b08e      	sub	sp, #56	@ 0x38
 8008778:	af02      	add	r7, sp, #8
 800877a:	6078      	str	r0, [r7, #4]
        struct freertos_sockaddr xAddress;
        BaseType_t xReturn;
        TickType_t xTimeoutTime = ( TickType_t ) 0;
 800877c:	2300      	movs	r3, #0
 800877e:	60fb      	str	r3, [r7, #12]

        if( ( xDHCPv4Socket != NULL ) && ( EP_DHCPData.xDHCPSocket == xDHCPv4Socket ) )
 8008780:	4b42      	ldr	r3, [pc, #264]	@ (800888c <prvCreateDHCPSocket+0x118>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d006      	beq.n	8008796 <prvCreateDHCPSocket+0x22>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800878e:	4b3f      	ldr	r3, [pc, #252]	@ (800888c <prvCreateDHCPSocket+0x118>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	429a      	cmp	r2, r3
 8008794:	d075      	beq.n	8008882 <prvCreateDHCPSocket+0x10e>
        {
            /* the socket is still valid. */
        }
        else if( xDHCPv4Socket == NULL ) /* Create the socket, if it has not already been created. */
 8008796:	4b3d      	ldr	r3, [pc, #244]	@ (800888c <prvCreateDHCPSocket+0x118>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d166      	bne.n	800886c <prvCreateDHCPSocket+0xf8>
        {
            xDHCPv4Socket = FreeRTOS_socket( FREERTOS_AF_INET, FREERTOS_SOCK_DGRAM, FREERTOS_IPPROTO_UDP );
 800879e:	2211      	movs	r2, #17
 80087a0:	2102      	movs	r1, #2
 80087a2:	2002      	movs	r0, #2
 80087a4:	f003 fe10 	bl	800c3c8 <FreeRTOS_socket>
 80087a8:	4603      	mov	r3, r0
 80087aa:	4a38      	ldr	r2, [pc, #224]	@ (800888c <prvCreateDHCPSocket+0x118>)
 80087ac:	6013      	str	r3, [r2, #0]
            configASSERT( xSocketValid( xDHCPv4Socket ) == pdTRUE );
 80087ae:	4b37      	ldr	r3, [pc, #220]	@ (800888c <prvCreateDHCPSocket+0x118>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4618      	mov	r0, r3
 80087b4:	f005 fa74 	bl	800dca0 <xSocketValid>
 80087b8:	4603      	mov	r3, r0
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d00d      	beq.n	80087da <prvCreateDHCPSocket+0x66>
	__asm volatile
 80087be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c2:	b672      	cpsid	i
 80087c4:	f383 8811 	msr	BASEPRI, r3
 80087c8:	f3bf 8f6f 	isb	sy
 80087cc:	f3bf 8f4f 	dsb	sy
 80087d0:	b662      	cpsie	i
 80087d2:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80087d4:	bf00      	nop
 80087d6:	bf00      	nop
 80087d8:	e7fd      	b.n	80087d6 <prvCreateDHCPSocket+0x62>

            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            if( xSocketValid( xDHCPv4Socket ) == pdTRUE )
 80087da:	4b2c      	ldr	r3, [pc, #176]	@ (800888c <prvCreateDHCPSocket+0x118>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4618      	mov	r0, r3
 80087e0:	f005 fa5e 	bl	800dca0 <xSocketValid>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d138      	bne.n	800885c <prvCreateDHCPSocket+0xe8>
            {
                /* Ensure the Rx and Tx timeouts are zero as the DHCP executes in the
                 * context of the IP task. */
                ( void ) FreeRTOS_setsockopt( xDHCPv4Socket, 0, FREERTOS_SO_RCVTIMEO, &( xTimeoutTime ), sizeof( TickType_t ) );
 80087ea:	4b28      	ldr	r3, [pc, #160]	@ (800888c <prvCreateDHCPSocket+0x118>)
 80087ec:	6818      	ldr	r0, [r3, #0]
 80087ee:	f107 030c 	add.w	r3, r7, #12
 80087f2:	2204      	movs	r2, #4
 80087f4:	9200      	str	r2, [sp, #0]
 80087f6:	2200      	movs	r2, #0
 80087f8:	2100      	movs	r1, #0
 80087fa:	f004 fcc1 	bl	800d180 <FreeRTOS_setsockopt>
                ( void ) FreeRTOS_setsockopt( xDHCPv4Socket, 0, FREERTOS_SO_SNDTIMEO, &( xTimeoutTime ), sizeof( TickType_t ) );
 80087fe:	4b23      	ldr	r3, [pc, #140]	@ (800888c <prvCreateDHCPSocket+0x118>)
 8008800:	6818      	ldr	r0, [r3, #0]
 8008802:	f107 030c 	add.w	r3, r7, #12
 8008806:	2204      	movs	r2, #4
 8008808:	9200      	str	r2, [sp, #0]
 800880a:	2201      	movs	r2, #1
 800880c:	2100      	movs	r1, #0
 800880e:	f004 fcb7 	bl	800d180 <FreeRTOS_setsockopt>

                ( void ) memset( &xAddress, 0, sizeof( xAddress ) );
 8008812:	f107 0310 	add.w	r3, r7, #16
 8008816:	2218      	movs	r2, #24
 8008818:	2100      	movs	r1, #0
 800881a:	4618      	mov	r0, r3
 800881c:	f00f ff29 	bl	8018672 <memset>
                xAddress.sin_family = FREERTOS_AF_INET4;
 8008820:	2302      	movs	r3, #2
 8008822:	747b      	strb	r3, [r7, #17]
                xAddress.sin_len = ( uint8_t ) sizeof( xAddress );
 8008824:	2318      	movs	r3, #24
 8008826:	743b      	strb	r3, [r7, #16]
                /* Bind to the standard DHCP client port. */
                xAddress.sin_port = ( uint16_t ) dhcpCLIENT_PORT_IPv4;
 8008828:	2344      	movs	r3, #68	@ 0x44
 800882a:	827b      	strh	r3, [r7, #18]
                xReturn = vSocketBind( xDHCPv4Socket, &xAddress, sizeof( xAddress ), pdFALSE );
 800882c:	4b17      	ldr	r3, [pc, #92]	@ (800888c <prvCreateDHCPSocket+0x118>)
 800882e:	6818      	ldr	r0, [r3, #0]
 8008830:	f107 0110 	add.w	r1, r7, #16
 8008834:	2300      	movs	r3, #0
 8008836:	2218      	movs	r2, #24
 8008838:	f004 f950 	bl	800cadc <vSocketBind>
 800883c:	62f8      	str	r0, [r7, #44]	@ 0x2c
                xDHCPSocketUserCount = 1;
 800883e:	4b14      	ldr	r3, [pc, #80]	@ (8008890 <prvCreateDHCPSocket+0x11c>)
 8008840:	2201      	movs	r2, #1
 8008842:	601a      	str	r2, [r3, #0]
                EP_DHCPData.xDHCPSocket = xDHCPv4Socket;
 8008844:	4b11      	ldr	r3, [pc, #68]	@ (800888c <prvCreateDHCPSocket+0x118>)
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                FreeRTOS_printf( ( "DHCP-socket[%02x-%02x]: DHCP Socket Create\n",
                                   pxEndPoint->xMACAddress.ucBytes[ 4 ],
                                   pxEndPoint->xMACAddress.ucBytes[ 5 ] ) );

                if( xReturn != 0 )
 800884e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008850:	2b00      	cmp	r3, #0
 8008852:	d016      	beq.n	8008882 <prvCreateDHCPSocket+0x10e>
                {
                    /* Binding failed, close the socket again. */
                    prvCloseDHCPSocket( pxEndPoint );
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f7ff ff5b 	bl	8008710 <prvCloseDHCPSocket>
        FreeRTOS_printf( ( "prvCreateDHCPSocket[%02x-%02x]: %s, user count %d\n",
                           pxEndPoint->xMACAddress.ucBytes[ 4 ],
                           pxEndPoint->xMACAddress.ucBytes[ 5 ],
                           ( xDHCPv4Socket != NULL ) ? "open" : "closed",
                           ( int ) xDHCPSocketUserCount ) );
    }
 800885a:	e012      	b.n	8008882 <prvCreateDHCPSocket+0x10e>
                xDHCPv4Socket = NULL;
 800885c:	4b0b      	ldr	r3, [pc, #44]	@ (800888c <prvCreateDHCPSocket+0x118>)
 800885e:	2200      	movs	r2, #0
 8008860:	601a      	str	r2, [r3, #0]
                EP_DHCPData.xDHCPSocket = NULL;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
 800886a:	e00a      	b.n	8008882 <prvCreateDHCPSocket+0x10e>
            xDHCPSocketUserCount++;
 800886c:	4b08      	ldr	r3, [pc, #32]	@ (8008890 <prvCreateDHCPSocket+0x11c>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	3301      	adds	r3, #1
 8008872:	4a07      	ldr	r2, [pc, #28]	@ (8008890 <prvCreateDHCPSocket+0x11c>)
 8008874:	6013      	str	r3, [r2, #0]
            EP_DHCPData.xDHCPSocket = xDHCPv4Socket;
 8008876:	4b05      	ldr	r3, [pc, #20]	@ (800888c <prvCreateDHCPSocket+0x118>)
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
 8008880:	e7ff      	b.n	8008882 <prvCreateDHCPSocket+0x10e>
 8008882:	bf00      	nop
 8008884:	3730      	adds	r7, #48	@ 0x30
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop
 800888c:	20000ea0 	.word	0x20000ea0
 8008890:	20000ea4 	.word	0x20000ea4

08008894 <prvInitialiseDHCP>:
 *        begin the transaction.
 *
 * @param[in] pxEndPoint The end-point that needs DHCP.
 */
    static void prvInitialiseDHCP( NetworkEndPoint_t * pxEndPoint )
    {
 8008894:	b580      	push	{r7, lr}
 8008896:	b082      	sub	sp, #8
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
        /* Initialise the parameters that will be set by the DHCP process. Per
         * https://www.ietf.org/rfc/rfc2131.txt Transaction ID should be a random
         * value chosen by the client. */

        /* Check for random number generator API failure. */
        if( xApplicationGetRandomNumber( &( EP_DHCPData.ulTransactionId ) ) != pdFALSE )
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	335c      	adds	r3, #92	@ 0x5c
 80088a0:	4618      	mov	r0, r3
 80088a2:	f7ff fbf7 	bl	8008094 <xApplicationGetRandomNumber>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d013      	beq.n	80088d4 <prvInitialiseDHCP+0x40>
        {
            EP_DHCPData.xUseBroadcast = 0;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	679a      	str	r2, [r3, #120]	@ 0x78
            EP_DHCPData.ulOfferedIPAddress = 0U;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	661a      	str	r2, [r3, #96]	@ 0x60
            EP_DHCPData.ulDHCPServerAddress = 0U;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	669a      	str	r2, [r3, #104]	@ 0x68
            EP_DHCPData.xDHCPTxPeriod = dhcpINITIAL_DHCP_TX_PERIOD;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088c4:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Create the DHCP socket if it has not already been created. */
            prvCreateDHCPSocket( pxEndPoint );
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f7ff ff54 	bl	8008774 <prvCreateDHCPSocket>
            FreeRTOS_debug_printf( ( "prvInitialiseDHCP: start after %lu ticks\n", ( unsigned long ) dhcpINITIAL_TIMER_PERIOD ) );
            vDHCP_RATimerReload( pxEndPoint, dhcpINITIAL_TIMER_PERIOD );
 80088cc:	21fa      	movs	r1, #250	@ 0xfa
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f002 fb42 	bl	800af58 <vDHCP_RATimerReload>
        }
        else
        {
            FreeRTOS_debug_printf( ( "prvInitialiseDHCP: failed to generate a random Transaction ID\n" ) );
        }
    }
 80088d4:	bf00      	nop
 80088d6:	3708      	adds	r7, #8
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <vProcessHandleOption>:
 *                                  dhcpIPv4_MESSAGE_TYPE_OPTION_CODE option.
 */
    static void vProcessHandleOption( NetworkEndPoint_t * pxEndPoint,
                                      ProcessSet_t * pxSet,
                                      BaseType_t xExpectedMessageType )
    {
 80088dc:	b480      	push	{r7}
 80088de:	b08b      	sub	sp, #44	@ 0x2c
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	60f8      	str	r0, [r7, #12]
 80088e4:	60b9      	str	r1, [r7, #8]
 80088e6:	607a      	str	r2, [r7, #4]
        /* Option-specific handling. */

        switch( pxSet->ucOptionCode )
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	2b36      	cmp	r3, #54	@ 0x36
 80088ee:	f000 80a6 	beq.w	8008a3e <vProcessHandleOption+0x162>
 80088f2:	2b36      	cmp	r3, #54	@ 0x36
 80088f4:	f300 80d6 	bgt.w	8008aa4 <vProcessHandleOption+0x1c8>
 80088f8:	2b35      	cmp	r3, #53	@ 0x35
 80088fa:	d012      	beq.n	8008922 <vProcessHandleOption+0x46>
 80088fc:	2b35      	cmp	r3, #53	@ 0x35
 80088fe:	f300 80d1 	bgt.w	8008aa4 <vProcessHandleOption+0x1c8>
 8008902:	2b33      	cmp	r3, #51	@ 0x33
 8008904:	f000 80b8 	beq.w	8008a78 <vProcessHandleOption+0x19c>
 8008908:	2b33      	cmp	r3, #51	@ 0x33
 800890a:	f300 80cb 	bgt.w	8008aa4 <vProcessHandleOption+0x1c8>
 800890e:	2b06      	cmp	r3, #6
 8008910:	d042      	beq.n	8008998 <vProcessHandleOption+0xbc>
 8008912:	2b06      	cmp	r3, #6
 8008914:	f300 80c6 	bgt.w	8008aa4 <vProcessHandleOption+0x1c8>
 8008918:	2b01      	cmp	r3, #1
 800891a:	d029      	beq.n	8008970 <vProcessHandleOption+0x94>
 800891c:	2b03      	cmp	r3, #3
 800891e:	d031      	beq.n	8008984 <vProcessHandleOption+0xa8>

            default:

                /* Not interested in this field. */

                break;
 8008920:	e0c0      	b.n	8008aa4 <vProcessHandleOption+0x1c8>
                if( pxSet->pucByte[ pxSet->uxIndex ] == ( uint8_t ) xExpectedMessageType )
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	699a      	ldr	r2, [r3, #24]
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	685b      	ldr	r3, [r3, #4]
 800892a:	4413      	add	r3, r2
 800892c:	781a      	ldrb	r2, [r3, #0]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	b2db      	uxtb	r3, r3
 8008932:	429a      	cmp	r2, r3
 8008934:	d105      	bne.n	8008942 <vProcessHandleOption+0x66>
                    pxSet->ulProcessed++;
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	695b      	ldr	r3, [r3, #20]
 800893a:	1c5a      	adds	r2, r3, #1
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	615a      	str	r2, [r3, #20]
                break;
 8008940:	e0bb      	b.n	8008aba <vProcessHandleOption+0x1de>
                    if( pxSet->pucByte[ pxSet->uxIndex ] == ( uint8_t ) dhcpMESSAGE_TYPE_NACK )
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	699a      	ldr	r2, [r3, #24]
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	4413      	add	r3, r2
 800894c:	781b      	ldrb	r3, [r3, #0]
 800894e:	2b06      	cmp	r3, #6
 8008950:	d10a      	bne.n	8008968 <vProcessHandleOption+0x8c>
                        if( xExpectedMessageType == ( BaseType_t ) dhcpMESSAGE_TYPE_ACK )
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2b05      	cmp	r3, #5
 8008956:	d107      	bne.n	8008968 <vProcessHandleOption+0x8c>
                            EP_DHCPData.eDHCPState = eInitialWait;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                            EP_DHCPData.eExpectedState = eInitialWait;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2200      	movs	r2, #0
 8008964:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    pxSet->uxLength = 0;
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	2200      	movs	r2, #0
 800896c:	60da      	str	r2, [r3, #12]
                break;
 800896e:	e0a4      	b.n	8008aba <vProcessHandleOption+0x1de>
                if( pxSet->uxLength == sizeof( uint32_t ) )
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	2b04      	cmp	r3, #4
 8008976:	f040 8097 	bne.w	8008aa8 <vProcessHandleOption+0x1cc>
                    EP_IPv4_SETTINGS.ulNetMask = pxSet->ulParameter;
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	691a      	ldr	r2, [r3, #16]
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	605a      	str	r2, [r3, #4]
                break;
 8008982:	e091      	b.n	8008aa8 <vProcessHandleOption+0x1cc>
                if( pxSet->uxLength >= sizeof( uint32_t ) )
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	68db      	ldr	r3, [r3, #12]
 8008988:	2b03      	cmp	r3, #3
 800898a:	f240 808f 	bls.w	8008aac <vProcessHandleOption+0x1d0>
                    EP_IPv4_SETTINGS.ulGatewayAddress = pxSet->ulParameter;
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	691a      	ldr	r2, [r3, #16]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	609a      	str	r2, [r3, #8]
                break;
 8008996:	e089      	b.n	8008aac <vProcessHandleOption+0x1d0>
                if( pxSet->uxLength >= sizeof( uint32_t ) )
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	2b03      	cmp	r3, #3
 800899e:	f240 8087 	bls.w	8008ab0 <vProcessHandleOption+0x1d4>
                    size_t uxTargetIndex = 0;
 80089a2:	2300      	movs	r3, #0
 80089a4:	623b      	str	r3, [r7, #32]
                    size_t uxDNSCount = pxSet->uxLength / sizeof( uint32_t );
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	68db      	ldr	r3, [r3, #12]
 80089aa:	089b      	lsrs	r3, r3, #2
 80089ac:	61fb      	str	r3, [r7, #28]
                    size_t uxByteIndex = pxSet->uxIndex;
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	61bb      	str	r3, [r7, #24]
                    void * pvCopyDest = &( pxSet->ulParameter );
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	3310      	adds	r3, #16
 80089b8:	617b      	str	r3, [r7, #20]
                    if( uxDNSCount > ipconfigENDPOINT_DNS_ADDRESS_COUNT )
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	2b02      	cmp	r3, #2
 80089be:	d901      	bls.n	80089c4 <vProcessHandleOption+0xe8>
                        uxDNSCount = ipconfigENDPOINT_DNS_ADDRESS_COUNT;
 80089c0:	2302      	movs	r3, #2
 80089c2:	61fb      	str	r3, [r7, #28]
                    for( uxSourceIndex = 0U; uxSourceIndex < uxDNSCount; uxSourceIndex++ )
 80089c4:	2300      	movs	r3, #0
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80089c8:	e023      	b.n	8008a12 <vProcessHandleOption+0x136>
                        const void * pvCopySource = &( pxSet->pucByte[ uxByteIndex ] );
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	699a      	ldr	r2, [r3, #24]
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	4413      	add	r3, r2
 80089d2:	613b      	str	r3, [r7, #16]
                        ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxSet->ulParameter ) );
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	461a      	mov	r2, r3
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	601a      	str	r2, [r3, #0]
                        if( ( pxSet->ulParameter != FREERTOS_INADDR_ANY ) && ( pxSet->ulParameter != FREERTOS_INADDR_BROADCAST ) )
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00f      	beq.n	8008a06 <vProcessHandleOption+0x12a>
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ee:	d00a      	beq.n	8008a06 <vProcessHandleOption+0x12a>
                            EP_IPv4_SETTINGS.ulDNSServerAddresses[ uxTargetIndex ] = pxSet->ulParameter;
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	691a      	ldr	r2, [r3, #16]
 80089f4:	68f9      	ldr	r1, [r7, #12]
 80089f6:	6a3b      	ldr	r3, [r7, #32]
 80089f8:	3302      	adds	r3, #2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	440b      	add	r3, r1
 80089fe:	605a      	str	r2, [r3, #4]
                            uxTargetIndex++;
 8008a00:	6a3b      	ldr	r3, [r7, #32]
 8008a02:	3301      	adds	r3, #1
 8008a04:	623b      	str	r3, [r7, #32]
                        uxByteIndex += sizeof( uint32_t );
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	3304      	adds	r3, #4
 8008a0a:	61bb      	str	r3, [r7, #24]
                    for( uxSourceIndex = 0U; uxSourceIndex < uxDNSCount; uxSourceIndex++ )
 8008a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a0e:	3301      	adds	r3, #1
 8008a10:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a14:	69fb      	ldr	r3, [r7, #28]
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d3d7      	bcc.n	80089ca <vProcessHandleOption+0xee>
                    while( uxTargetIndex < ipconfigENDPOINT_DNS_ADDRESS_COUNT )
 8008a1a:	e009      	b.n	8008a30 <vProcessHandleOption+0x154>
                        EP_IPv4_SETTINGS.ulDNSServerAddresses[ uxTargetIndex ] = 0U;
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	6a3b      	ldr	r3, [r7, #32]
 8008a20:	3302      	adds	r3, #2
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	4413      	add	r3, r2
 8008a26:	2200      	movs	r2, #0
 8008a28:	605a      	str	r2, [r3, #4]
                        uxTargetIndex++;
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	3301      	adds	r3, #1
 8008a2e:	623b      	str	r3, [r7, #32]
                    while( uxTargetIndex < ipconfigENDPOINT_DNS_ADDRESS_COUNT )
 8008a30:	6a3b      	ldr	r3, [r7, #32]
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d9f2      	bls.n	8008a1c <vProcessHandleOption+0x140>
                    EP_IPv4_SETTINGS.ucDNSIndex = 0U;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	761a      	strb	r2, [r3, #24]
                break;
 8008a3c:	e038      	b.n	8008ab0 <vProcessHandleOption+0x1d4>
                if( pxSet->uxLength == sizeof( uint32_t ) )
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	68db      	ldr	r3, [r3, #12]
 8008a42:	2b04      	cmp	r3, #4
 8008a44:	d136      	bne.n	8008ab4 <vProcessHandleOption+0x1d8>
                    if( xExpectedMessageType == ( BaseType_t ) dhcpMESSAGE_TYPE_OFFER )
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b02      	cmp	r3, #2
 8008a4a:	d109      	bne.n	8008a60 <vProcessHandleOption+0x184>
                        pxSet->ulProcessed++;
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	695b      	ldr	r3, [r3, #20]
 8008a50:	1c5a      	adds	r2, r3, #1
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	615a      	str	r2, [r3, #20]
                        EP_DHCPData.ulDHCPServerAddress = pxSet->ulParameter;
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	691a      	ldr	r2, [r3, #16]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	669a      	str	r2, [r3, #104]	@ 0x68
                break;
 8008a5e:	e029      	b.n	8008ab4 <vProcessHandleOption+0x1d8>
                        if( EP_DHCPData.ulDHCPServerAddress == pxSet->ulParameter )
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	691b      	ldr	r3, [r3, #16]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d123      	bne.n	8008ab4 <vProcessHandleOption+0x1d8>
                            pxSet->ulProcessed++;
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	695b      	ldr	r3, [r3, #20]
 8008a70:	1c5a      	adds	r2, r3, #1
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	615a      	str	r2, [r3, #20]
                break;
 8008a76:	e01d      	b.n	8008ab4 <vProcessHandleOption+0x1d8>
                if( pxSet->uxLength == sizeof( EP_DHCPData.ulLeaseTime ) )
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	2b04      	cmp	r3, #4
 8008a7e:	d11b      	bne.n	8008ab8 <vProcessHandleOption+0x1dc>
                    EP_DHCPData.ulLeaseTime = FreeRTOS_ntohl( pxSet->ulParameter );
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	691a      	ldr	r2, [r3, #16]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	66da      	str	r2, [r3, #108]	@ 0x6c
                    EP_DHCPData.ulLeaseTime >>= 1U;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a8c:	085a      	lsrs	r2, r3, #1
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	66da      	str	r2, [r3, #108]	@ 0x6c
                    EP_DHCPData.ulLeaseTime = ( uint32_t ) configTICK_RATE_HZ * ( uint32_t ) EP_DHCPData.ulLeaseTime;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008a9a:	fb03 f202 	mul.w	r2, r3, r2
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	66da      	str	r2, [r3, #108]	@ 0x6c
                break;
 8008aa2:	e009      	b.n	8008ab8 <vProcessHandleOption+0x1dc>
                break;
 8008aa4:	bf00      	nop
 8008aa6:	e008      	b.n	8008aba <vProcessHandleOption+0x1de>
                break;
 8008aa8:	bf00      	nop
 8008aaa:	e006      	b.n	8008aba <vProcessHandleOption+0x1de>
                break;
 8008aac:	bf00      	nop
 8008aae:	e004      	b.n	8008aba <vProcessHandleOption+0x1de>
                break;
 8008ab0:	bf00      	nop
 8008ab2:	e002      	b.n	8008aba <vProcessHandleOption+0x1de>
                break;
 8008ab4:	bf00      	nop
 8008ab6:	e000      	b.n	8008aba <vProcessHandleOption+0x1de>
                break;
 8008ab8:	bf00      	nop
        }
    }
 8008aba:	bf00      	nop
 8008abc:	372c      	adds	r7, #44	@ 0x2c
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac4:	4770      	bx	lr
	...

08008ac8 <prvIsValidDHCPResponse>:
 * @param[in] pxDHCPMessage  The DHCP message.
 *
 * @return pdPASS if the DHCP response has correct parameters; pdFAIL otherwise.
 */
    static BaseType_t prvIsValidDHCPResponse( const DHCPMessage_IPv4_t * pxDHCPMessage )
    {
 8008ac8:	b480      	push	{r7}
 8008aca:	b085      	sub	sp, #20
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdPASS;
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	60fb      	str	r3, [r7, #12]

        if( ( pxDHCPMessage->ulDHCPCookie != ( uint32_t ) dhcpCOOKIE ) ||
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8008ada:	4a12      	ldr	r2, [pc, #72]	@ (8008b24 <prvIsValidDHCPResponse+0x5c>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d117      	bne.n	8008b10 <prvIsValidDHCPResponse+0x48>
            ( pxDHCPMessage->ucOpcode != ( uint8_t ) dhcpREPLY_OPCODE ) ||
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	781b      	ldrb	r3, [r3, #0]
        if( ( pxDHCPMessage->ulDHCPCookie != ( uint32_t ) dhcpCOOKIE ) ||
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d113      	bne.n	8008b10 <prvIsValidDHCPResponse+0x48>
            ( pxDHCPMessage->ucAddressType != ( uint8_t ) dhcpADDRESS_TYPE_ETHERNET ) ||
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	785b      	ldrb	r3, [r3, #1]
            ( pxDHCPMessage->ucOpcode != ( uint8_t ) dhcpREPLY_OPCODE ) ||
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	d10f      	bne.n	8008b10 <prvIsValidDHCPResponse+0x48>
            ( pxDHCPMessage->ucAddressLength != ( uint8_t ) dhcpETHERNET_ADDRESS_LENGTH ) ||
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	789b      	ldrb	r3, [r3, #2]
            ( pxDHCPMessage->ucAddressType != ( uint8_t ) dhcpADDRESS_TYPE_ETHERNET ) ||
 8008af4:	2b06      	cmp	r3, #6
 8008af6:	d10b      	bne.n	8008b10 <prvIsValidDHCPResponse+0x48>
            ( ( FreeRTOS_ntohl( pxDHCPMessage->ulYourIPAddress_yiaddr ) & 0xFFU ) == 0xFFU ) ||
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	691b      	ldr	r3, [r3, #16]
 8008afc:	b2db      	uxtb	r3, r3
            ( pxDHCPMessage->ucAddressLength != ( uint8_t ) dhcpETHERNET_ADDRESS_LENGTH ) ||
 8008afe:	2bff      	cmp	r3, #255	@ 0xff
 8008b00:	d006      	beq.n	8008b10 <prvIsValidDHCPResponse+0x48>
            ( ( ( pxDHCPMessage->ulYourIPAddress_yiaddr & 0x7FU ) ^ 0x7FU ) == 0x00U ) )
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	43db      	mvns	r3, r3
 8008b08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
            ( ( FreeRTOS_ntohl( pxDHCPMessage->ulYourIPAddress_yiaddr ) & 0xFFU ) == 0xFFU ) ||
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d101      	bne.n	8008b14 <prvIsValidDHCPResponse+0x4c>
             * Unexpected opcode OR
             * Incorrect address type OR
             * Incorrect address length OR
             * The DHCP server is trying to assign a broadcast address to the device OR
             * The DHCP server is trying to assign a localhost address to the device. */
            xReturn = pdFAIL;
 8008b10:	2300      	movs	r3, #0
 8008b12:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 8008b14:	68fb      	ldr	r3, [r7, #12]
    }
 8008b16:	4618      	mov	r0, r3
 8008b18:	3714      	adds	r7, #20
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop
 8008b24:	63825363 	.word	0x63825363

08008b28 <xProcessCheckOption>:
 *
 * @return pdPASS: 1 when the option must be analysed, 0 when the option
 *                 must be skipped, and -1 when parsing must stop.
 */
    static BaseType_t xProcessCheckOption( ProcessSet_t * pxSet )
    {
 8008b28:	b480      	push	{r7}
 8008b2a:	b087      	sub	sp, #28
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = -1;
 8008b30:	f04f 33ff 	mov.w	r3, #4294967295
 8008b34:	617b      	str	r3, [r7, #20]

        do
        {
            if( pxSet->ucOptionCode == ( uint8_t ) dhcpOPTION_END_BYTE )
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	781b      	ldrb	r3, [r3, #0]
 8008b3a:	2bff      	cmp	r3, #255	@ 0xff
 8008b3c:	d04a      	beq.n	8008bd4 <xProcessCheckOption+0xac>
                /* Ready, the last byte has been seen.
                 * Return -1 so that the parsing will stop. */
                break;
            }

            if( pxSet->ucOptionCode == ( uint8_t ) dhcpIPv4_ZERO_PAD_OPTION_CODE )
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	781b      	ldrb	r3, [r3, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d107      	bne.n	8008b56 <xProcessCheckOption+0x2e>
            {
                /* The value zero is used as a pad byte,
                 * it is not followed by a length byte. */
                pxSet->uxIndex++;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	1c5a      	adds	r2, r3, #1
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	605a      	str	r2, [r3, #4]
                /* Return zero to skip this option. */
                xResult = 0;
 8008b50:	2300      	movs	r3, #0
 8008b52:	617b      	str	r3, [r7, #20]
                break;
 8008b54:	e045      	b.n	8008be2 <xProcessCheckOption+0xba>
            }

            /* Stop if the response is malformed. */
            if( ( pxSet->uxIndex + 1U ) >= pxSet->uxPayloadDataLength )
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	1c5a      	adds	r2, r3, #1
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d239      	bcs.n	8008bd8 <xProcessCheckOption+0xb0>
                /* The length byte is missing, stop parsing. */
                break;
            }

            /* Fetch the length byte. */
            pxSet->uxLength = ( size_t ) pxSet->pucByte[ pxSet->uxIndex + 1U ];
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	699a      	ldr	r2, [r3, #24]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	4413      	add	r3, r2
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	461a      	mov	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	60da      	str	r2, [r3, #12]
            pxSet->uxIndex = pxSet->uxIndex + 2U;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	1c9a      	adds	r2, r3, #2
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	605a      	str	r2, [r3, #4]

            if( !( ( ( pxSet->uxIndex + pxSet->uxLength ) - 1U ) < pxSet->uxPayloadDataLength ) )
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	685a      	ldr	r2, [r3, #4]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	4413      	add	r3, r2
 8008b8c:	1e5a      	subs	r2, r3, #1
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	689b      	ldr	r3, [r3, #8]
 8008b92:	429a      	cmp	r2, r3
 8008b94:	d222      	bcs.n	8008bdc <xProcessCheckOption+0xb4>
                break;
            }

            /* In most cases, a 4-byte network-endian parameter follows,
             * just get it once here and use later. */
            if( pxSet->uxLength >= sizeof( pxSet->ulParameter ) )
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	68db      	ldr	r3, [r3, #12]
 8008b9a:	2b03      	cmp	r3, #3
 8008b9c:	d90e      	bls.n	8008bbc <xProcessCheckOption+0x94>
                /*
                 * Use helper variables for memcpy() to remain
                 * compliant with MISRA Rule 21.15.  These should be
                 * optimized away.
                 */
                const void * pvCopySource = &( pxSet->pucByte[ pxSet->uxIndex ] );
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	699a      	ldr	r2, [r3, #24]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	613b      	str	r3, [r7, #16]
                void * pvCopyDest = &( pxSet->ulParameter );
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	3310      	adds	r3, #16
 8008bae:	60fb      	str	r3, [r7, #12]
                ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxSet->ulParameter ) );
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	601a      	str	r2, [r3, #0]
 8008bba:	e002      	b.n	8008bc2 <xProcessCheckOption+0x9a>
                /* 'uxIndex' will be increased at the end of this loop. */
            }
            else
            {
                pxSet->ulParameter = 0;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	611a      	str	r2, [r3, #16]
            }

            /* Confirm uxIndex is still a valid index after adjustments to uxIndex above */
            if( !( pxSet->uxIndex < pxSet->uxPayloadDataLength ) )
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	685a      	ldr	r2, [r3, #4]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	429a      	cmp	r2, r3
 8008bcc:	d208      	bcs.n	8008be0 <xProcessCheckOption+0xb8>
            {
                break;
            }

            /* Return 1 so that the option will be processed. */
            xResult = 1;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	617b      	str	r3, [r7, #20]
            /* Try to please CBMC with a break statement here. */
            break;
 8008bd2:	e006      	b.n	8008be2 <xProcessCheckOption+0xba>
                break;
 8008bd4:	bf00      	nop
 8008bd6:	e004      	b.n	8008be2 <xProcessCheckOption+0xba>
                break;
 8008bd8:	bf00      	nop
 8008bda:	e002      	b.n	8008be2 <xProcessCheckOption+0xba>
                break;
 8008bdc:	bf00      	nop
 8008bde:	e000      	b.n	8008be2 <xProcessCheckOption+0xba>
                break;
 8008be0:	bf00      	nop
        } while( ipFALSE_BOOL );

        return xResult;
 8008be2:	697b      	ldr	r3, [r7, #20]
    }
 8008be4:	4618      	mov	r0, r3
 8008be6:	371c      	adds	r7, #28
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr

08008bf0 <prvProcessDHCPReplies>:
 *
 * @return pdPASS: if DHCP options are received correctly; pdFAIL: Otherwise.
 */
    static BaseType_t prvProcessDHCPReplies( BaseType_t xExpectedMessageType,
                                             NetworkEndPoint_t * pxEndPoint )
    {
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b092      	sub	sp, #72	@ 0x48
 8008bf4:	af02      	add	r7, sp, #8
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
        uint8_t * pucUDPPayload;
        int32_t lBytes;
        const DHCPMessage_IPv4_t * pxDHCPMessage;
        BaseType_t xReturn = pdFALSE;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        const uint32_t ulMandatoryOptions = 2U; /* DHCP server address, and the correct DHCP message type must be present in the options. */
 8008bfe:	2302      	movs	r3, #2
 8008c00:	63bb      	str	r3, [r7, #56]	@ 0x38
        ProcessSet_t xSet;

        ( void ) memset( &( xSet ), 0, sizeof( xSet ) );
 8008c02:	f107 030c 	add.w	r3, r7, #12
 8008c06:	221c      	movs	r2, #28
 8008c08:	2100      	movs	r1, #0
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f00f fd31 	bl	8018672 <memset>

        /* Passing the address of a pointer (pucUDPPayload) because FREERTOS_ZERO_COPY is used. */
        lBytes = FreeRTOS_recvfrom( EP_DHCPData.xDHCPSocket, &pucUDPPayload, 0U, FREERTOS_ZERO_COPY, NULL, NULL );
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008c16:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	9301      	str	r3, [sp, #4]
 8008c1e:	2300      	movs	r3, #0
 8008c20:	9300      	str	r3, [sp, #0]
 8008c22:	2301      	movs	r3, #1
 8008c24:	2200      	movs	r2, #0
 8008c26:	f003 fcfc 	bl	800c622 <FreeRTOS_recvfrom>
 8008c2a:	6378      	str	r0, [r7, #52]	@ 0x34

        if( lBytes > 0 )
 8008c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	dd5e      	ble.n	8008cf0 <prvProcessDHCPReplies+0x100>
            /* Map a DHCP structure onto the received data. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxDHCPMessage = ( ( DHCPMessage_IPv4_t * ) pucUDPPayload );
 8008c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c34:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Sanity check. */
            if( lBytes < ( int32_t ) sizeof( DHCPMessage_IPv4_t ) )
 8008c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c38:	2bef      	cmp	r3, #239	@ 0xef
 8008c3a:	dd52      	ble.n	8008ce2 <prvProcessDHCPReplies+0xf2>
            {
                /* Not enough bytes. */
            }
            else if( prvIsValidDHCPResponse( pxDHCPMessage ) == pdFAIL )
 8008c3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c3e:	f7ff ff43 	bl	8008ac8 <prvIsValidDHCPResponse>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d04c      	beq.n	8008ce2 <prvProcessDHCPReplies+0xf2>
            {
                /* Invalid values in DHCP response. */
            }
            else if( ( pxDHCPMessage->ulTransactionID != FreeRTOS_htonl( EP_DHCPData.ulTransactionId ) ) )
 8008c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4a:	685a      	ldr	r2, [r3, #4]
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d146      	bne.n	8008ce2 <prvProcessDHCPReplies+0xf2>
            {
                /* Transaction ID does not match. */
            }
            else /* Looks like a valid DHCP response, with the same transaction ID. */
            {
                if( memcmp( pxDHCPMessage->ucClientHardwareAddress,
 8008c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c56:	f103 001c 	add.w	r0, r3, #28
                            pxEndPoint->xMACAddress.ucBytes,
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	3338      	adds	r3, #56	@ 0x38
                if( memcmp( pxDHCPMessage->ucClientHardwareAddress,
 8008c5e:	2206      	movs	r2, #6
 8008c60:	4619      	mov	r1, r3
 8008c62:	f00f fcdc 	bl	801861e <memcmp>
 8008c66:	4603      	mov	r3, r0
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d13a      	bne.n	8008ce2 <prvProcessDHCPReplies+0xf2>
                    /* Target MAC address doesn't match. */
                }
                else
                {
                    /* None of the essential options have been processed yet. */
                    xSet.ulProcessed = 0U;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	623b      	str	r3, [r7, #32]

                    /* Walk through the options until the dhcpOPTION_END_BYTE byte
                     * is found, taking care not to walk off the end of the options. */
                    xSet.pucByte = &( pucUDPPayload[ sizeof( DHCPMessage_IPv4_t ) ] );
 8008c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c72:	33f0      	adds	r3, #240	@ 0xf0
 8008c74:	627b      	str	r3, [r7, #36]	@ 0x24
                    xSet.uxIndex = 0;
 8008c76:	2300      	movs	r3, #0
 8008c78:	613b      	str	r3, [r7, #16]
                    xSet.uxPayloadDataLength = ( ( size_t ) lBytes ) - sizeof( DHCPMessage_IPv4_t );
 8008c7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c7c:	3bf0      	subs	r3, #240	@ 0xf0
 8008c7e:	617b      	str	r3, [r7, #20]

                    while( xSet.uxIndex < xSet.uxPayloadDataLength )
 8008c80:	e021      	b.n	8008cc6 <prvProcessDHCPReplies+0xd6>
                    {
                        BaseType_t xResult;
                        xSet.ucOptionCode = xSet.pucByte[ xSet.uxIndex ];
 8008c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	4413      	add	r3, r2
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	733b      	strb	r3, [r7, #12]

                        xResult = xProcessCheckOption( &( xSet ) );
 8008c8c:	f107 030c 	add.w	r3, r7, #12
 8008c90:	4618      	mov	r0, r3
 8008c92:	f7ff ff49 	bl	8008b28 <xProcessCheckOption>
 8008c96:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        if( xResult > 0 )
 8008c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	dd06      	ble.n	8008cac <prvProcessDHCPReplies+0xbc>
                        {
                            vProcessHandleOption( pxEndPoint, &( xSet ), xExpectedMessageType );
 8008c9e:	f107 030c 	add.w	r3, r7, #12
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	6838      	ldr	r0, [r7, #0]
 8008ca8:	f7ff fe18 	bl	80088dc <vProcessHandleOption>
                        }

                        if( xResult != 0 )
 8008cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d009      	beq.n	8008cc6 <prvProcessDHCPReplies+0xd6>
                        {
                            if( ( xSet.uxLength == 0U ) || ( xResult < 0 ) )
 8008cb2:	69bb      	ldr	r3, [r7, #24]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00a      	beq.n	8008cce <prvProcessDHCPReplies+0xde>
 8008cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	db07      	blt.n	8008cce <prvProcessDHCPReplies+0xde>
                            {
                                break;
                            }

                            xSet.uxIndex += xSet.uxLength;
 8008cbe:	693a      	ldr	r2, [r7, #16]
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	613b      	str	r3, [r7, #16]
                    while( xSet.uxIndex < xSet.uxPayloadDataLength )
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	d3d9      	bcc.n	8008c82 <prvProcessDHCPReplies+0x92>
                        }
                    }

                    /* Were all the mandatory options received? */
                    if( xSet.ulProcessed >= ulMandatoryOptions )
 8008cce:	6a3b      	ldr	r3, [r7, #32]
 8008cd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d805      	bhi.n	8008ce2 <prvProcessDHCPReplies+0xf2>
                    {
                        /* HT:endian: used to be network order */
                        EP_DHCPData.ulOfferedIPAddress = pxDHCPMessage->ulYourIPAddress_yiaddr;
 8008cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd8:	691a      	ldr	r2, [r3, #16]
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	661a      	str	r2, [r3, #96]	@ 0x60
                        FreeRTOS_printf( ( "vDHCPProcess: offer %xip for MAC address %02x-%02x\n",
                                           ( unsigned ) FreeRTOS_ntohl( EP_DHCPData.ulOfferedIPAddress ),
                                           pxEndPoint->xMACAddress.ucBytes[ 4 ],
                                           pxEndPoint->xMACAddress.ucBytes[ 5 ] ) );
                        xReturn = pdPASS;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    }
                }
            }

            if( pucUDPPayload != NULL )
 8008ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d003      	beq.n	8008cf0 <prvProcessDHCPReplies+0x100>
            {
                FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayload );
 8008ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cea:	4618      	mov	r0, r3
 8008cec:	f001 fb90 	bl	800a410 <FreeRTOS_ReleaseUDPPayloadBuffer>
            }
        } /* if( lBytes > 0 ) */

        return xReturn;
 8008cf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3740      	adds	r7, #64	@ 0x40
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <prvCreatePartDHCPMessage>:
    static uint8_t * prvCreatePartDHCPMessage( struct freertos_sockaddr * pxAddress,
                                               BaseType_t xOpcode,
                                               const uint8_t * const pucOptionsArray,
                                               size_t * pxOptionsArraySize,
                                               const NetworkEndPoint_t * pxEndPoint )
    {
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b08a      	sub	sp, #40	@ 0x28
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	60f8      	str	r0, [r7, #12]
 8008d02:	60b9      	str	r1, [r7, #8]
 8008d04:	607a      	str	r2, [r7, #4]
 8008d06:	603b      	str	r3, [r7, #0]
        DHCPMessage_IPv4_t * pxDHCPMessage;
        size_t uxRequiredBufferSize = sizeof( DHCPMessage_IPv4_t ) + *pxOptionsArraySize;
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	33f0      	adds	r3, #240	@ 0xf0
 8008d0e:	623b      	str	r3, [r7, #32]
        const NetworkBufferDescriptor_t * pxNetworkBuffer;
        uint8_t * pucUDPPayloadBuffer = NULL;
 8008d10:	2300      	movs	r3, #0
 8008d12:	627b      	str	r3, [r7, #36]	@ 0x24
            uxRequiredBufferSize += ( 2U + uxNameLength );
        #endif /* if ( ipconfigDHCP_REGISTER_HOSTNAME == 1 ) */

        /* Obtain a network buffer with the required amount of storage.  It doesn't make much sense
         * to use a time-out here, because that would cause the IP-task to wait for itself. */
        pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( sizeof( UDPPacket_t ) + uxRequiredBufferSize, 0U );
 8008d14:	6a3b      	ldr	r3, [r7, #32]
 8008d16:	332a      	adds	r3, #42	@ 0x2a
 8008d18:	2100      	movs	r1, #0
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f009 fcd2 	bl	80126c4 <pxGetNetworkBufferWithDescriptor>
 8008d20:	61f8      	str	r0, [r7, #28]

        if( pxNetworkBuffer != NULL )
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d069      	beq.n	8008dfc <prvCreatePartDHCPMessage+0x102>
        {
            uint8_t * pucIPType;

            /* Leave space for the UDP header. */
            pucUDPPayloadBuffer = &( pxNetworkBuffer->pucEthernetBuffer[ ipUDP_PAYLOAD_OFFSET_IPv4 ] );
 8008d28:	69fb      	ldr	r3, [r7, #28]
 8008d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d2c:	332a      	adds	r3, #42	@ 0x2a
 8008d2e:	627b      	str	r3, [r7, #36]	@ 0x24

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxDHCPMessage = ( ( DHCPMessage_IPv4_t * ) pucUDPPayloadBuffer );
 8008d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d32:	61bb      	str	r3, [r7, #24]
             */

            /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
            /* coverity[misra_c_2012_rule_18_4_violation] */
            pucIPType = pucUDPPayloadBuffer - ipUDP_PAYLOAD_IP_TYPE_OFFSET;
 8008d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d36:	3b30      	subs	r3, #48	@ 0x30
 8008d38:	617b      	str	r3, [r7, #20]
            *pucIPType = ipTYPE_IPv4;
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	2240      	movs	r2, #64	@ 0x40
 8008d3e:	701a      	strb	r2, [r3, #0]

            /* Most fields need to be zero. */
            ( void ) memset( pxDHCPMessage, 0x00, sizeof( DHCPMessage_IPv4_t ) );
 8008d40:	22f0      	movs	r2, #240	@ 0xf0
 8008d42:	2100      	movs	r1, #0
 8008d44:	69b8      	ldr	r0, [r7, #24]
 8008d46:	f00f fc94 	bl	8018672 <memset>

            /* Create the message. */
            pxDHCPMessage->ucOpcode = ( uint8_t ) xOpcode;
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	b2da      	uxtb	r2, r3
 8008d4e:	69bb      	ldr	r3, [r7, #24]
 8008d50:	701a      	strb	r2, [r3, #0]
            pxDHCPMessage->ucAddressType = ( uint8_t ) dhcpADDRESS_TYPE_ETHERNET;
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	2201      	movs	r2, #1
 8008d56:	705a      	strb	r2, [r3, #1]
            pxDHCPMessage->ucAddressLength = ( uint8_t ) dhcpETHERNET_ADDRESS_LENGTH;
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	2206      	movs	r2, #6
 8008d5c:	709a      	strb	r2, [r3, #2]
            pxDHCPMessage->ulTransactionID = FreeRTOS_htonl( EP_DHCPData.ulTransactionId );
 8008d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	605a      	str	r2, [r3, #4]
            pxDHCPMessage->ulDHCPCookie = ( uint32_t ) dhcpCOOKIE;
 8008d66:	69bb      	ldr	r3, [r7, #24]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 8008d6e:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
 8008d72:	2200      	movs	r2, #0
 8008d74:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8008d78:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	f062 027d 	orn	r2, r2, #125	@ 0x7d
 8008d82:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
 8008d86:	2200      	movs	r2, #0
 8008d88:	f042 0263 	orr.w	r2, r2, #99	@ 0x63
 8008d8c:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef

            if( EP_DHCPData.xUseBroadcast != pdFALSE )
 8008d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d007      	beq.n	8008da8 <prvCreatePartDHCPMessage+0xae>
            {
                pxDHCPMessage->usFlags = ( uint16_t ) dhcpBROADCAST;
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	729a      	strb	r2, [r3, #10]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008da4:	72da      	strb	r2, [r3, #11]
 8008da6:	e004      	b.n	8008db2 <prvCreatePartDHCPMessage+0xb8>
            }
            else
            {
                pxDHCPMessage->usFlags = 0U;
 8008da8:	69bb      	ldr	r3, [r7, #24]
 8008daa:	2200      	movs	r2, #0
 8008dac:	729a      	strb	r2, [r3, #10]
 8008dae:	2200      	movs	r2, #0
 8008db0:	72da      	strb	r2, [r3, #11]
            }

            ( void ) memcpy( &( pxDHCPMessage->ucClientHardwareAddress[ 0 ] ), pxEndPoint->xMACAddress.ucBytes, sizeof( MACAddress_t ) );
 8008db2:	69bb      	ldr	r3, [r7, #24]
 8008db4:	f103 001c 	add.w	r0, r3, #28
 8008db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dba:	3338      	adds	r3, #56	@ 0x38
 8008dbc:	2206      	movs	r2, #6
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	f00f fd31 	bl	8018826 <memcpy>

            /* Copy in the const part of the options options. */
            ( void ) memcpy( &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET ] ), pucOptionsArray, *pxOptionsArraySize );
 8008dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dc6:	f103 00f0 	add.w	r0, r3, #240	@ 0xf0
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	461a      	mov	r2, r3
 8008dd0:	6879      	ldr	r1, [r7, #4]
 8008dd2:	f00f fd28 	bl	8018826 <memcpy>
                *pxOptionsArraySize += ( size_t ) ( 2U + uxNameLength );
            }
            #endif /* if ( ipconfigDHCP_REGISTER_HOSTNAME == 1 ) */

            /* Map in the client identifier. */
            ( void ) memcpy( &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpCLIENT_IDENTIFIER_OFFSET ] ),
 8008dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd8:	f103 00f6 	add.w	r0, r3, #246	@ 0xf6
                             pxEndPoint->xMACAddress.ucBytes, sizeof( MACAddress_t ) );
 8008ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dde:	3338      	adds	r3, #56	@ 0x38
            ( void ) memcpy( &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpCLIENT_IDENTIFIER_OFFSET ] ),
 8008de0:	2206      	movs	r2, #6
 8008de2:	4619      	mov	r1, r3
 8008de4:	f00f fd1f 	bl	8018826 <memcpy>

            /* Set the addressing. */
            pxAddress->sin_address.ulIP_IPv4 = FREERTOS_INADDR_BROADCAST;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f04f 32ff 	mov.w	r2, #4294967295
 8008dee:	609a      	str	r2, [r3, #8]
            pxAddress->sin_port = ( uint16_t ) dhcpSERVER_PORT_IPv4;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2243      	movs	r2, #67	@ 0x43
 8008df4:	805a      	strh	r2, [r3, #2]
            pxAddress->sin_family = FREERTOS_AF_INET4;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2202      	movs	r2, #2
 8008dfa:	705a      	strb	r2, [r3, #1]
        }

        return pucUDPPayloadBuffer;
 8008dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3728      	adds	r7, #40	@ 0x28
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
	...

08008e08 <prvSendDHCPRequest>:
 * @brief Create and send a DHCP request message through the DHCP socket.
 *
 * @param[in] pxEndPoint The end-point for which the request will be sent.
 */
    static BaseType_t prvSendDHCPRequest( NetworkEndPoint_t * pxEndPoint )
    {
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b090      	sub	sp, #64	@ 0x40
 8008e0c:	af02      	add	r7, sp, #8
 8008e0e:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = pdFAIL;
 8008e10:	2300      	movs	r3, #0
 8008e12:	637b      	str	r3, [r7, #52]	@ 0x34
            dhcpIPv4_CLIENT_IDENTIFIER_OPTION_CODE,  7, 1, 0, 0, 0, 0, 0, 0,      /* Client identifier. */
            dhcpIPv4_REQUEST_IP_ADDRESS_OPTION_CODE, 4, 0, 0, 0, 0,               /* The IP address being requested. */
            dhcpIPv4_SERVER_IP_ADDRESS_OPTION_CODE,  4, 0, 0, 0, 0,               /* The IP address of the DHCP server. */
            dhcpOPTION_END_BYTE
        };
        size_t uxOptionsLength = sizeof( ucDHCPRequestOptions );
 8008e14:	2319      	movs	r3, #25
 8008e16:	60fb      	str	r3, [r7, #12]
        /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
        const void * pvCopySource;
        void * pvCopyDest;

        /* MISRA doesn't like uninitialised structs. */
        ( void ) memset( &( xAddress ), 0, sizeof( xAddress ) );
 8008e18:	f107 0310 	add.w	r3, r7, #16
 8008e1c:	2218      	movs	r2, #24
 8008e1e:	2100      	movs	r1, #0
 8008e20:	4618      	mov	r0, r3
 8008e22:	f00f fc26 	bl	8018672 <memset>
        pucUDPPayloadBuffer = prvCreatePartDHCPMessage( &xAddress,
 8008e26:	f107 020c 	add.w	r2, r7, #12
 8008e2a:	f107 0010 	add.w	r0, r7, #16
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	9300      	str	r3, [sp, #0]
 8008e32:	4613      	mov	r3, r2
 8008e34:	4a24      	ldr	r2, [pc, #144]	@ (8008ec8 <prvSendDHCPRequest+0xc0>)
 8008e36:	2101      	movs	r1, #1
 8008e38:	f7ff ff5f 	bl	8008cfa <prvCreatePartDHCPMessage>
 8008e3c:	6338      	str	r0, [r7, #48]	@ 0x30
                                                        ( BaseType_t ) dhcpREQUEST_OPCODE,
                                                        ucDHCPRequestOptions,
                                                        &( uxOptionsLength ),
                                                        pxEndPoint );

        if( ( xSocketValid( EP_DHCPData.xDHCPSocket ) == pdTRUE ) && ( pucUDPPayloadBuffer != NULL ) )
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e44:	4618      	mov	r0, r3
 8008e46:	f004 ff2b 	bl	800dca0 <xSocketValid>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d136      	bne.n	8008ebe <prvSendDHCPRequest+0xb6>
 8008e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d033      	beq.n	8008ebe <prvSendDHCPRequest+0xb6>
            /*
             * Use helper variables for memcpy() source & dest to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = &EP_DHCPData.ulOfferedIPAddress;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	3360      	adds	r3, #96	@ 0x60
 8008e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            pvCopyDest = &pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpREQUESTED_IP_ADDRESS_OFFSET ];
 8008e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5e:	33fe      	adds	r3, #254	@ 0xfe
 8008e60:	62bb      	str	r3, [r7, #40]	@ 0x28
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( EP_DHCPData.ulOfferedIPAddress ) );
 8008e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	461a      	mov	r2, r3
 8008e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e6a:	601a      	str	r2, [r3, #0]

            /* Copy in the address of the DHCP server being used. */
            pvCopySource = &EP_DHCPData.ulDHCPServerAddress;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	3368      	adds	r3, #104	@ 0x68
 8008e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
            pvCopyDest = &pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpDHCP_SERVER_IP_ADDRESS_OFFSET ];
 8008e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e74:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8008e78:	62bb      	str	r3, [r7, #40]	@ 0x28
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( EP_DHCPData.ulDHCPServerAddress ) );
 8008e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	461a      	mov	r2, r3
 8008e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e82:	601a      	str	r2, [r3, #0]

            FreeRTOS_debug_printf( ( "vDHCPProcess: reply %xip\n", ( unsigned ) FreeRTOS_ntohl( EP_DHCPData.ulOfferedIPAddress ) ) );
            iptraceSENDING_DHCP_REQUEST();

            EP_DHCPData.xDHCPSocket->pxEndPoint = pxEndPoint;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	651a      	str	r2, [r3, #80]	@ 0x50

            if( FreeRTOS_sendto( EP_DHCPData.xDHCPSocket, pucUDPPayloadBuffer, sizeof( DHCPMessage_IPv4_t ) + uxOptionsLength, FREERTOS_ZERO_COPY, &xAddress, ( socklen_t ) sizeof( xAddress ) ) == 0 )
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f103 02f0 	add.w	r2, r3, #240	@ 0xf0
 8008e9a:	2318      	movs	r3, #24
 8008e9c:	9301      	str	r3, [sp, #4]
 8008e9e:	f107 0310 	add.w	r3, r7, #16
 8008ea2:	9300      	str	r3, [sp, #0]
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008ea8:	f003 fcf4 	bl	800c894 <FreeRTOS_sendto>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d103      	bne.n	8008eba <prvSendDHCPRequest+0xb2>
            {
                /* The packet was not successfully queued for sending and must be
                 * returned to the stack. */
                FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayloadBuffer );
 8008eb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008eb4:	f001 faac 	bl	800a410 <FreeRTOS_ReleaseUDPPayloadBuffer>
 8008eb8:	e001      	b.n	8008ebe <prvSendDHCPRequest+0xb6>
            }
            else
            {
                xResult = pdPASS;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
        }

        return xResult;
 8008ebe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3738      	adds	r7, #56	@ 0x38
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}
 8008ec8:	08019990 	.word	0x08019990

08008ecc <prvSendDHCPDiscover>:
 * @param[in] pxEndPoint the end-point for which the discover message will be sent.
 *
 * @return: pdPASS if the DHCP discover message was sent successfully, pdFAIL otherwise.
 */
    static BaseType_t prvSendDHCPDiscover( NetworkEndPoint_t * pxEndPoint )
    {
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b092      	sub	sp, #72	@ 0x48
 8008ed0:	af02      	add	r7, sp, #8
 8008ed2:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = pdFAIL;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            dhcpIPv4_CLIENT_IDENTIFIER_OPTION_CODE,  7, 1,                                0,                            0, 0, 0, 0, 0,                    /* Client identifier. */
            dhcpIPv4_REQUEST_IP_ADDRESS_OPTION_CODE, 4, 0,                                0,                            0, 0,                             /* The IP address being requested. */
            dhcpIPv4_PARAMETER_REQUEST_OPTION_CODE,  3, dhcpIPv4_SUBNET_MASK_OPTION_CODE, dhcpIPv4_GATEWAY_OPTION_CODE, dhcpIPv4_DNS_SERVER_OPTIONS_CODE, /* Parameter request option. */
            dhcpOPTION_END_BYTE
        };
        size_t uxOptionsLength = sizeof( ucDHCPDiscoverOptions );
 8008ed8:	2318      	movs	r3, #24
 8008eda:	60fb      	str	r3, [r7, #12]

        ( void ) memset( &( xAddress ), 0, sizeof( xAddress ) );
 8008edc:	f107 0310 	add.w	r3, r7, #16
 8008ee0:	2218      	movs	r2, #24
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f00f fbc4 	bl	8018672 <memset>
        pucUDPPayloadBuffer = prvCreatePartDHCPMessage( &xAddress,
 8008eea:	f107 020c 	add.w	r2, r7, #12
 8008eee:	f107 0010 	add.w	r0, r7, #16
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	9300      	str	r3, [sp, #0]
 8008ef6:	4613      	mov	r3, r2
 8008ef8:	4a32      	ldr	r2, [pc, #200]	@ (8008fc4 <prvSendDHCPDiscover+0xf8>)
 8008efa:	2101      	movs	r1, #1
 8008efc:	f7ff fefd 	bl	8008cfa <prvCreatePartDHCPMessage>
 8008f00:	63b8      	str	r0, [r7, #56]	@ 0x38
                                                        pxEndPoint );

        /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
        /* coverity[misra_c_2012_rule_11_4_violation] */
        if( ( xSocketValid( EP_DHCPData.xDHCPSocket ) == pdTRUE ) && ( pucUDPPayloadBuffer != NULL ) )
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f004 fec9 	bl	800dca0 <xSocketValid>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d152      	bne.n	8008fba <prvSendDHCPDiscover+0xee>
 8008f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d04f      	beq.n	8008fba <prvSendDHCPDiscover+0xee>
            void * pvCopyDest;

            FreeRTOS_debug_printf( ( "vDHCPProcess: discover\n" ) );
            iptraceSENDING_DHCP_DISCOVER();

            if( pxEndPoint->xDHCPData.ulPreferredIPAddress != 0U )
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d00b      	beq.n	8008f3a <prvSendDHCPDiscover+0x6e>
            {
                /* Fill in the IPv4 address. */
                pvCopySource = &( pxEndPoint->xDHCPData.ulPreferredIPAddress );
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	3364      	adds	r3, #100	@ 0x64
 8008f26:	633b      	str	r3, [r7, #48]	@ 0x30
                pvCopyDest = &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpREQUESTED_IP_ADDRESS_OFFSET ] );
 8008f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f2a:	33fe      	adds	r3, #254	@ 0xfe
 8008f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( EP_DHCPData.ulPreferredIPAddress ) );
 8008f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	461a      	mov	r2, r3
 8008f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f36:	601a      	str	r2, [r3, #0]
 8008f38:	e022      	b.n	8008f80 <prvSendDHCPDiscover+0xb4>
            else
            {
                /* Remove option-50 from the list because it is not used. */
                size_t uxCopyLength;
                /* Exclude this line from branch coverage as the not-taken condition will never happen unless the code is modified */
                configASSERT( uxOptionsLength > ( dhcpOPTION_50_OFFSET + dhcpOPTION_50_SIZE ) ); /* LCOV_EXCL_BR_LINE */
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2b12      	cmp	r3, #18
 8008f3e:	d80d      	bhi.n	8008f5c <prvSendDHCPDiscover+0x90>
	__asm volatile
 8008f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f44:	b672      	cpsid	i
 8008f46:	f383 8811 	msr	BASEPRI, r3
 8008f4a:	f3bf 8f6f 	isb	sy
 8008f4e:	f3bf 8f4f 	dsb	sy
 8008f52:	b662      	cpsie	i
 8008f54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f56:	bf00      	nop
 8008f58:	bf00      	nop
 8008f5a:	e7fd      	b.n	8008f58 <prvSendDHCPDiscover+0x8c>
                uxCopyLength = uxOptionsLength - ( dhcpOPTION_50_OFFSET + dhcpOPTION_50_SIZE );
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	3b12      	subs	r3, #18
 8008f60:	637b      	str	r3, [r7, #52]	@ 0x34
                pvCopySource = &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpOPTION_50_OFFSET + dhcpOPTION_50_SIZE ] );
 8008f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f64:	f503 7381 	add.w	r3, r3, #258	@ 0x102
 8008f68:	633b      	str	r3, [r7, #48]	@ 0x30
                pvCopyDest = &( pucUDPPayloadBuffer[ dhcpFIRST_OPTION_BYTE_OFFSET + dhcpOPTION_50_OFFSET ] );
 8008f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f6c:	33fc      	adds	r3, #252	@ 0xfc
 8008f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                ( void ) memmove( pvCopyDest, pvCopySource, uxCopyLength );
 8008f70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f72:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008f76:	f00f fb62 	bl	801863e <memmove>
                /* Send 6 bytes less than foreseen. */
                uxOptionsLength -= dhcpOPTION_50_SIZE;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	3b06      	subs	r3, #6
 8008f7e:	60fb      	str	r3, [r7, #12]
            }

            EP_DHCPData.xDHCPSocket->pxEndPoint = pxEndPoint;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	651a      	str	r2, [r3, #80]	@ 0x50

            if( FreeRTOS_sendto( EP_DHCPData.xDHCPSocket,
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	f103 02f0 	add.w	r2, r3, #240	@ 0xf0
 8008f96:	2318      	movs	r3, #24
 8008f98:	9301      	str	r3, [sp, #4]
 8008f9a:	f107 0310 	add.w	r3, r7, #16
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008fa4:	f003 fc76 	bl	800c894 <FreeRTOS_sendto>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d103      	bne.n	8008fb6 <prvSendDHCPDiscover+0xea>
                                 &( xAddress ),
                                 ( socklen_t ) sizeof( xAddress ) ) == 0 )
            {
                /* The packet was not successfully queued for sending and must be
                 * returned to the stack. */
                FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayloadBuffer );
 8008fae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008fb0:	f001 fa2e 	bl	800a410 <FreeRTOS_ReleaseUDPPayloadBuffer>
 8008fb4:	e001      	b.n	8008fba <prvSendDHCPDiscover+0xee>
            }
            else
            {
                xResult = pdTRUE;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }

        return xResult;
 8008fba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3740      	adds	r7, #64	@ 0x40
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}
 8008fc4:	080199ac 	.word	0x080199ac

08008fc8 <prvPrepareLinkLayerIPLookUp>:
 *        another device already uses the IP-address.
 *
 * param[in] pxEndPoint The end-point that wants to obtain a link-layer address.
 */
        void prvPrepareLinkLayerIPLookUp( NetworkEndPoint_t * pxEndPoint )
        {
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
            uint8_t ucLinkLayerIPAddress[ 2 ];
            uint32_t ulNumbers[ 2 ];

            /* After DHCP has failed to answer, prepare everything to start
             * trying-out LinkLayer IP-addresses, using the random method. */
            EP_DHCPData.xDHCPTxTime = xTaskGetTickCount();
 8008fd0:	f00d f9c6 	bl	8016360 <xTaskGetTickCount>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	671a      	str	r2, [r3, #112]	@ 0x70

            ( void ) xApplicationGetRandomNumber( &( ulNumbers[ 0 ] ) );
 8008fda:	f107 030c 	add.w	r3, r7, #12
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f7ff f858 	bl	8008094 <xApplicationGetRandomNumber>
            ( void ) xApplicationGetRandomNumber( &( ulNumbers[ 1 ] ) );
 8008fe4:	f107 030c 	add.w	r3, r7, #12
 8008fe8:	3304      	adds	r3, #4
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7ff f852 	bl	8008094 <xApplicationGetRandomNumber>
            ucLinkLayerIPAddress[ 0 ] = ( uint8_t ) ( 1 + ( ulNumbers[ 0 ] % 0xFDU ) ); /* get value 1..254 for IP-address 3rd byte of IP address to try. */
 8008ff0:	68f9      	ldr	r1, [r7, #12]
 8008ff2:	4b2d      	ldr	r3, [pc, #180]	@ (80090a8 <prvPrepareLinkLayerIPLookUp+0xe0>)
 8008ff4:	fba3 2301 	umull	r2, r3, r3, r1
 8008ff8:	09da      	lsrs	r2, r3, #7
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	019b      	lsls	r3, r3, #6
 8008ffe:	1a9b      	subs	r3, r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	4413      	add	r3, r2
 8009004:	1aca      	subs	r2, r1, r3
 8009006:	b2d3      	uxtb	r3, r2
 8009008:	3301      	adds	r3, #1
 800900a:	b2db      	uxtb	r3, r3
 800900c:	753b      	strb	r3, [r7, #20]
            ucLinkLayerIPAddress[ 1 ] = ( uint8_t ) ( 1 + ( ulNumbers[ 1 ] % 0xFDU ) ); /* get value 1..254 for IP-address 4th byte of IP address to try. */
 800900e:	6939      	ldr	r1, [r7, #16]
 8009010:	4b25      	ldr	r3, [pc, #148]	@ (80090a8 <prvPrepareLinkLayerIPLookUp+0xe0>)
 8009012:	fba3 2301 	umull	r2, r3, r3, r1
 8009016:	09da      	lsrs	r2, r3, #7
 8009018:	4613      	mov	r3, r2
 800901a:	019b      	lsls	r3, r3, #6
 800901c:	1a9b      	subs	r3, r3, r2
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	4413      	add	r3, r2
 8009022:	1aca      	subs	r2, r1, r3
 8009024:	b2d3      	uxtb	r3, r2
 8009026:	3301      	adds	r3, #1
 8009028:	b2db      	uxtb	r3, r3
 800902a:	757b      	strb	r3, [r7, #21]

            EP_IPv4_SETTINGS.ulGatewayAddress = 0U;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2200      	movs	r2, #0
 8009030:	609a      	str	r2, [r3, #8]

            /* prepare xDHCPData with data to test. */
            EP_DHCPData.ulOfferedIPAddress =
                FreeRTOS_inet_addr_quick( LINK_LAYER_ADDRESS_0, LINK_LAYER_ADDRESS_1, ucLinkLayerIPAddress[ 0 ], ucLinkLayerIPAddress[ 1 ] );
 8009032:	7d3b      	ldrb	r3, [r7, #20]
 8009034:	021b      	lsls	r3, r3, #8
 8009036:	7d7a      	ldrb	r2, [r7, #21]
 8009038:	431a      	orrs	r2, r3
 800903a:	4b1c      	ldr	r3, [pc, #112]	@ (80090ac <prvPrepareLinkLayerIPLookUp+0xe4>)
 800903c:	4313      	orrs	r3, r2
            EP_DHCPData.ulOfferedIPAddress =
 800903e:	687a      	ldr	r2, [r7, #4]
 8009040:	6613      	str	r3, [r2, #96]	@ 0x60

            EP_DHCPData.ulLeaseTime = dhcpDEFAULT_LEASE_TIME; /*  don't care about lease time. just put anything. */
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	4a1a      	ldr	r2, [pc, #104]	@ (80090b0 <prvPrepareLinkLayerIPLookUp+0xe8>)
 8009046:	66da      	str	r2, [r3, #108]	@ 0x6c

            EP_IPv4_SETTINGS.ulNetMask =
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a1a      	ldr	r2, [pc, #104]	@ (80090b4 <prvPrepareLinkLayerIPLookUp+0xec>)
 800904c:	605a      	str	r2, [r3, #4]
                FreeRTOS_inet_addr_quick( LINK_LAYER_NETMASK_0, LINK_LAYER_NETMASK_1, LINK_LAYER_NETMASK_2, LINK_LAYER_NETMASK_3 );

            /* DHCP completed.  The IP address can now be used, and the
             * timer set to the lease timeout time. */
            EP_IPv4_SETTINGS.ulIPAddress = EP_DHCPData.ulOfferedIPAddress;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	601a      	str	r2, [r3, #0]

            /* Setting the 'local' broadcast address, something like 192.168.1.255' */
            EP_IPv4_SETTINGS.ulBroadcastAddress = ( EP_DHCPData.ulOfferedIPAddress | ( ~EP_IPv4_SETTINGS.ulNetMask ) );
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	43db      	mvns	r3, r3
 8009060:	431a      	orrs	r2, r3
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	615a      	str	r2, [r3, #20]

            /* Close socket to ensure packets don't queue on it. not needed anymore as DHCP failed. but still need timer for ARP testing. */
            prvCloseDHCPSocket( pxEndPoint );
 8009066:	6878      	ldr	r0, [r7, #4]
 8009068:	f7ff fb52 	bl	8008710 <prvCloseDHCPSocket>

            xApplicationGetRandomNumber( &( ulNumbers[ 0 ] ) );
 800906c:	f107 030c 	add.w	r3, r7, #12
 8009070:	4618      	mov	r0, r3
 8009072:	f7ff f80f 	bl	8008094 <xApplicationGetRandomNumber>
            EP_DHCPData.xDHCPTxPeriod = pdMS_TO_TICKS( 3000U + ( ulNumbers[ 0 ] & 0x3ffU ) ); /*  do ARP test every (3 + 0-1024mS) seconds. */
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800907c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009080:	fb03 f202 	mul.w	r2, r3, r2
 8009084:	4b0c      	ldr	r3, [pc, #48]	@ (80090b8 <prvPrepareLinkLayerIPLookUp+0xf0>)
 8009086:	4413      	add	r3, r2
 8009088:	4a0c      	ldr	r2, [pc, #48]	@ (80090bc <prvPrepareLinkLayerIPLookUp+0xf4>)
 800908a:	fba2 2303 	umull	r2, r3, r2, r3
 800908e:	099a      	lsrs	r2, r3, #6
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	675a      	str	r2, [r3, #116]	@ 0x74

            xARPHadIPClash = pdFALSE;                                                         /* reset flag that shows if have ARP clash. */
 8009094:	4b0a      	ldr	r3, [pc, #40]	@ (80090c0 <prvPrepareLinkLayerIPLookUp+0xf8>)
 8009096:	2200      	movs	r2, #0
 8009098:	601a      	str	r2, [r3, #0]
            vARPSendGratuitous();
 800909a:	f7fe fecf 	bl	8007e3c <vARPSendGratuitous>
        }
 800909e:	bf00      	nop
 80090a0:	3718      	adds	r7, #24
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}
 80090a6:	bf00      	nop
 80090a8:	81848da9 	.word	0x81848da9
 80090ac:	a9fe0000 	.word	0xa9fe0000
 80090b0:	0a4cb800 	.word	0x0a4cb800
 80090b4:	ffff0000 	.word	0xffff0000
 80090b8:	002dc6c0 	.word	0x002dc6c0
 80090bc:	10624dd3 	.word	0x10624dd3
 80090c0:	20000e84 	.word	0x20000e84

080090c4 <vDNSInitialise>:
    #if ( ipconfigDNS_USE_CALLBACKS == 1 )

/** @brief Initialise the list of call-back structures.
 */
        void vDNSInitialise( void )
        {
 80090c4:	b580      	push	{r7, lr}
 80090c6:	af00      	add	r7, sp, #0
            vDNSCallbackInitialise();
 80090c8:	f000 fb84 	bl	80097d4 <vDNSCallbackInitialise>
        }
 80090cc:	bf00      	nop
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <pxNew_AddrInfo>:
 * @return A pointer to the newly allocated struct, or NULL in case malloc failed..
 */
    struct freertos_addrinfo * pxNew_AddrInfo( const char * pcName,
                                               BaseType_t xFamily,
                                               const uint8_t * pucAddress )
    {
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b088      	sub	sp, #32
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
        struct freertos_addrinfo * pxAddrInfo = NULL;
 80090dc:	2300      	movs	r3, #0
 80090de:	61fb      	str	r3, [r7, #28]
        /* 'xFamily' might not be used when IPv6 is disabled. */
        ( void ) xFamily;
        /* 'pcName' might not be used when DNS cache is disabled. */
        ( void ) pcName;

        pvBuffer = pvPortMalloc( sizeof( *pxAddrInfo ) );
 80090e0:	2058      	movs	r0, #88	@ 0x58
 80090e2:	f00e ff39 	bl	8017f58 <pvPortMalloc>
 80090e6:	61b8      	str	r0, [r7, #24]

        if( pvBuffer != NULL )
 80090e8:	69bb      	ldr	r3, [r7, #24]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d033      	beq.n	8009156 <pxNew_AddrInfo+0x86>
        {
            pxAddrInfo = ( struct freertos_addrinfo * ) pvBuffer;
 80090ee:	69bb      	ldr	r3, [r7, #24]
 80090f0:	61fb      	str	r3, [r7, #28]

            ( void ) memset( pxAddrInfo, 0, sizeof( *pxAddrInfo ) );
 80090f2:	2258      	movs	r2, #88	@ 0x58
 80090f4:	2100      	movs	r1, #0
 80090f6:	69f8      	ldr	r0, [r7, #28]
 80090f8:	f00f fabb 	bl	8018672 <memset>
            #if ( ipconfigUSE_DNS_CACHE != 0 )
                pxAddrInfo->ai_canonname = pxAddrInfo->xPrivateStorage.ucName;
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009102:	69fb      	ldr	r3, [r7, #28]
 8009104:	619a      	str	r2, [r3, #24]
                ( void ) strncpy( pxAddrInfo->xPrivateStorage.ucName, pcName, sizeof( pxAddrInfo->xPrivateStorage.ucName ) - 1U );
 8009106:	69fb      	ldr	r3, [r7, #28]
 8009108:	3338      	adds	r3, #56	@ 0x38
 800910a:	221d      	movs	r2, #29
 800910c:	68f9      	ldr	r1, [r7, #12]
 800910e:	4618      	mov	r0, r3
 8009110:	f00f fab7 	bl	8018682 <strncpy>
                pxAddrInfo->xPrivateStorage.ucName[ sizeof( pxAddrInfo->xPrivateStorage.ucName ) - 1U ] = '\0';
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	2200      	movs	r2, #0
 8009118:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
            #endif /* (ipconfigUSE_DNS_CACHE != 0 ) */

            pxAddrInfo->ai_addr = ( ( struct freertos_sockaddr * ) &( pxAddrInfo->xPrivateStorage.sockaddr ) );
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	f103 0220 	add.w	r2, r3, #32
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	615a      	str	r2, [r3, #20]

            switch( xFamily )
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	2b02      	cmp	r3, #2
 800912a:	d10e      	bne.n	800914a <pxNew_AddrInfo+0x7a>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET4:
                       {
                           /* ulChar2u32 reads from big-endian to host-endian. */
                           uint32_t ulIPAddress = ulChar2u32( pucAddress );
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f002 fb84 	bl	800b83a <ulChar2u32>
 8009132:	6178      	str	r0, [r7, #20]
                           /* Translate to network-endian. */
                           pxAddrInfo->ai_addr->sin_address.ulIP_IPv4 = FreeRTOS_htonl( ulIPAddress );
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	695b      	ldr	r3, [r3, #20]
 8009138:	697a      	ldr	r2, [r7, #20]
 800913a:	609a      	str	r2, [r3, #8]
                           pxAddrInfo->ai_family = FREERTOS_AF_INET4;
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	2202      	movs	r2, #2
 8009140:	605a      	str	r2, [r3, #4]
                           pxAddrInfo->ai_addrlen = ipSIZE_OF_IPv4_ADDRESS;
 8009142:	69fb      	ldr	r3, [r7, #28]
 8009144:	2204      	movs	r2, #4
 8009146:	611a      	str	r2, [r3, #16]
                       }
                       break;
 8009148:	e005      	b.n	8009156 <pxNew_AddrInfo+0x86>

                default:
                    /* MISRA 16.4 Compliance */
                    FreeRTOS_debug_printf( ( "pxNew_AddrInfo: Undefined xFamily Type \n" ) );

                    vPortFree( pvBuffer );
 800914a:	69b8      	ldr	r0, [r7, #24]
 800914c:	f00e ffd2 	bl	80180f4 <vPortFree>
                    pxAddrInfo = NULL;
 8009150:	2300      	movs	r3, #0
 8009152:	61fb      	str	r3, [r7, #28]

                    break;
 8009154:	bf00      	nop
            }
        }

        return pxAddrInfo;
 8009156:	69fb      	ldr	r3, [r7, #28]
    }
 8009158:	4618      	mov	r0, r3
 800915a:	3720      	adds	r7, #32
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <FreeRTOS_freeaddrinfo>:
/**
 * @brief Free a chain of structs of type 'freertos_addrinfo'.
 * @param[in] pxInfo The first find result.
 */
    void FreeRTOS_freeaddrinfo( struct freertos_addrinfo * pxInfo )
    {
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
        struct freertos_addrinfo * pxNext;
        struct freertos_addrinfo * pxIterator = pxInfo;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	60fb      	str	r3, [r7, #12]

        if( pxInfo != NULL )
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d00b      	beq.n	800918a <FreeRTOS_freeaddrinfo+0x2a>
        {
            while( pxIterator != NULL )
 8009172:	e007      	b.n	8009184 <FreeRTOS_freeaddrinfo+0x24>
            {
                pxNext = pxIterator->ai_next;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	69db      	ldr	r3, [r3, #28]
 8009178:	60bb      	str	r3, [r7, #8]
                vPortFree( pxIterator );
 800917a:	68f8      	ldr	r0, [r7, #12]
 800917c:	f00e ffba 	bl	80180f4 <vPortFree>
                pxIterator = pxNext;
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	60fb      	str	r3, [r7, #12]
            while( pxIterator != NULL )
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1f4      	bne.n	8009174 <FreeRTOS_freeaddrinfo+0x14>
            }
        }
    }
 800918a:	bf00      	nop
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <ulDNSHandlePacket>:
 * @param[in] pxNetworkBuffer The network buffer to be parsed.
 * @return Always pdFAIL to indicate that the packet was not consumed and must
 *         be released by the caller.
 */
    uint32_t ulDNSHandlePacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 8009192:	b580      	push	{r7, lr}
 8009194:	b088      	sub	sp, #32
 8009196:	af02      	add	r7, sp, #8
 8009198:	6078      	str	r0, [r7, #4]
        uint8_t * pucPayLoadBuffer;
        size_t uxPayloadSize;
        size_t uxUDPPacketSize = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) + ipSIZE_OF_UDP_HEADER;
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f001 fcfa 	bl	800ab94 <uxIPHeaderSizePacket>
 80091a0:	4603      	mov	r3, r0
 80091a2:	3316      	adds	r3, #22
 80091a4:	617b      	str	r3, [r7, #20]

        /* Only proceed if the payload length indicated in the header
         * appears to be valid. */
        if( pxNetworkBuffer->xDataLength >= uxUDPPacketSize )
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091aa:	697a      	ldr	r2, [r7, #20]
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d81f      	bhi.n	80091f0 <ulDNSHandlePacket+0x5e>
        {
            uxPayloadSize = pxNetworkBuffer->xDataLength - uxUDPPacketSize;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	613b      	str	r3, [r7, #16]

            if( uxPayloadSize >= sizeof( DNSMessage_t ) )
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	2b0b      	cmp	r3, #11
 80091be:	d917      	bls.n	80091f0 <ulDNSHandlePacket+0x5e>
            {
                struct freertos_addrinfo * pxAddressInfo = NULL;
 80091c0:	2300      	movs	r3, #0
 80091c2:	60bb      	str	r3, [r7, #8]
                pucPayLoadBuffer = &( pxNetworkBuffer->pucEthernetBuffer[ uxUDPPacketSize ] );
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	4413      	add	r3, r2
 80091cc:	60fb      	str	r3, [r7, #12]
                /* The parameter pdFALSE indicates that the reply was not expected. */
                ( void ) DNS_ParseDNSReply( pucPayLoadBuffer,
                                            uxPayloadSize,
                                            &( pxAddressInfo ),
                                            pdFALSE,
                                            FreeRTOS_ntohs( pxNetworkBuffer->usPort ) );
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
                ( void ) DNS_ParseDNSReply( pucPayLoadBuffer,
 80091d2:	f107 0208 	add.w	r2, r7, #8
 80091d6:	9300      	str	r3, [sp, #0]
 80091d8:	2300      	movs	r3, #0
 80091da:	6939      	ldr	r1, [r7, #16]
 80091dc:	68f8      	ldr	r0, [r7, #12]
 80091de:	f000 fbdf 	bl	80099a0 <DNS_ParseDNSReply>

                if( pxAddressInfo != NULL )
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d003      	beq.n	80091f0 <ulDNSHandlePacket+0x5e>
                {
                    FreeRTOS_freeaddrinfo( pxAddressInfo );
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	4618      	mov	r0, r3
 80091ec:	f7ff ffb8 	bl	8009160 <FreeRTOS_freeaddrinfo>
                }
            }
        }

        /* The packet was not consumed. */
        return pdFAIL;
 80091f0:	2300      	movs	r3, #0
    }
 80091f2:	4618      	mov	r0, r3
 80091f4:	3718      	adds	r7, #24
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <FreeRTOS_dns_update>:
    BaseType_t FreeRTOS_dns_update( const char * pcName,
                                    IPv46_Address_t * pxIP,
                                    uint32_t ulTTL,
                                    BaseType_t xLookUp,
                                    struct freertos_addrinfo ** ppxAddressInfo )
    {
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b086      	sub	sp, #24
 80091fe:	af02      	add	r7, sp, #8
 8009200:	60f8      	str	r0, [r7, #12]
 8009202:	60b9      	str	r1, [r7, #8]
 8009204:	607a      	str	r2, [r7, #4]
 8009206:	603b      	str	r3, [r7, #0]
        /* _HT_ we can as well remove the parameter 'xLookUp'. */
        ( void ) xLookUp;
        ( void ) FreeRTOS_ProcessDNSCache( pcName,
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	9300      	str	r3, [sp, #0]
 800920c:	2300      	movs	r3, #0
 800920e:	687a      	ldr	r2, [r7, #4]
 8009210:	68b9      	ldr	r1, [r7, #8]
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f000 f818 	bl	8009248 <FreeRTOS_ProcessDNSCache>
                                           pxIP,
                                           ulTTL,
                                           pdFALSE,
                                           ppxAddressInfo );
        return pdTRUE;
 8009218:	2301      	movs	r3, #1
    }
 800921a:	4618      	mov	r0, r3
 800921c:	3710      	adds	r7, #16
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
	...

08009224 <FreeRTOS_dnsclear>:
/**
 * @brief perform a dns clear in the local cache
 * @post the global structure \a xDNSCache is modified
 */
    void FreeRTOS_dnsclear( void )
    {
 8009224:	b580      	push	{r7, lr}
 8009226:	af00      	add	r7, sp, #0
        ( void ) memset( xDNSCache, 0x0, sizeof( xDNSCache ) );
 8009228:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800922c:	2100      	movs	r1, #0
 800922e:	4804      	ldr	r0, [pc, #16]	@ (8009240 <FreeRTOS_dnsclear+0x1c>)
 8009230:	f00f fa1f 	bl	8018672 <memset>
        uxFreeEntry = 0U;
 8009234:	4b03      	ldr	r3, [pc, #12]	@ (8009244 <FreeRTOS_dnsclear+0x20>)
 8009236:	2200      	movs	r2, #0
 8009238:	601a      	str	r2, [r3, #0]
    }
 800923a:	bf00      	nop
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	20000ea8 	.word	0x20000ea8
 8009244:	20001100 	.word	0x20001100

08009248 <FreeRTOS_ProcessDNSCache>:
    BaseType_t FreeRTOS_ProcessDNSCache( const char * pcName,
                                         IPv46_Address_t * pxIP,
                                         uint32_t ulTTL,
                                         BaseType_t xLookUp,
                                         struct freertos_addrinfo ** ppxAddressInfo )
    {
 8009248:	b580      	push	{r7, lr}
 800924a:	b098      	sub	sp, #96	@ 0x60
 800924c:	af00      	add	r7, sp, #0
 800924e:	60f8      	str	r0, [r7, #12]
 8009250:	60b9      	str	r1, [r7, #8]
 8009252:	607a      	str	r2, [r7, #4]
 8009254:	603b      	str	r3, [r7, #0]
        UBaseType_t uxIndex;
        BaseType_t xResult;
        /* Get the current time in clock-ticks. */
        TickType_t xCurrentTickCount = xTaskGetTickCount();
 8009256:	f00d f883 	bl	8016360 <xTaskGetTickCount>
 800925a:	65f8      	str	r0, [r7, #92]	@ 0x5c
        /* In milliseconds. */
        uint32_t ulCurrentTimeSeconds;

        configASSERT( ( pcName != NULL ) );
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d10d      	bne.n	800927e <FreeRTOS_ProcessDNSCache+0x36>
	__asm volatile
 8009262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009266:	b672      	cpsid	i
 8009268:	f383 8811 	msr	BASEPRI, r3
 800926c:	f3bf 8f6f 	isb	sy
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	b662      	cpsie	i
 8009276:	64fb      	str	r3, [r7, #76]	@ 0x4c
}
 8009278:	bf00      	nop
 800927a:	bf00      	nop
 800927c:	e7fd      	b.n	800927a <FreeRTOS_ProcessDNSCache+0x32>

        if( xLookUp != pdFALSE )
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d002      	beq.n	800928a <FreeRTOS_ProcessDNSCache+0x42>
        {
            pxIP->xIPAddress.ulIP_IPv4 = 0U;
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	2200      	movs	r2, #0
 8009288:	601a      	str	r2, [r3, #0]
        }

        ulCurrentTimeSeconds = ( uint32_t ) ( ( xCurrentTickCount / configTICK_RATE_HZ ) );
 800928a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800928c:	4a26      	ldr	r2, [pc, #152]	@ (8009328 <FreeRTOS_ProcessDNSCache+0xe0>)
 800928e:	fba2 2303 	umull	r2, r3, r2, r3
 8009292:	099b      	lsrs	r3, r3, #6
 8009294:	65bb      	str	r3, [r7, #88]	@ 0x58
        xResult = prvFindEntryIndex( pcName, pxIP, &uxIndex );
 8009296:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800929a:	461a      	mov	r2, r3
 800929c:	68b9      	ldr	r1, [r7, #8]
 800929e:	68f8      	ldr	r0, [r7, #12]
 80092a0:	f000 f844 	bl	800932c <prvFindEntryIndex>
 80092a4:	6578      	str	r0, [r7, #84]	@ 0x54

        if( xResult == pdTRUE )
 80092a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d110      	bne.n	80092ce <FreeRTOS_ProcessDNSCache+0x86>
        { /* Element found */
            /* Is this function called for a lookup or to add/update an IP address? */
            if( xLookUp == pdTRUE )
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d106      	bne.n	80092c0 <FreeRTOS_ProcessDNSCache+0x78>
            {
                /* This statement can only be reached when xResult is true; which
                 * implies that the entry is present and a 'get' operation will result
                 * in success. Therefore, it is safe to ignore the return value of the
                 * below function. */
                ( void ) prvGetCacheIPEntry( uxIndex,
 80092b2:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80092b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80092b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80092b8:	68b9      	ldr	r1, [r7, #8]
 80092ba:	f000 f87f 	bl	80093bc <prvGetCacheIPEntry>
 80092be:	e013      	b.n	80092e8 <FreeRTOS_ProcessDNSCache+0xa0>
                                             ulCurrentTimeSeconds,
                                             ppxAddressInfo );
            }
            else
            {
                prvUpdateCacheEntry( uxIndex,
 80092c0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80092c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092c4:	68ba      	ldr	r2, [r7, #8]
 80092c6:	6879      	ldr	r1, [r7, #4]
 80092c8:	f000 f8ca 	bl	8009460 <prvUpdateCacheEntry>
 80092cc:	e00c      	b.n	80092e8 <FreeRTOS_ProcessDNSCache+0xa0>
                                     ulCurrentTimeSeconds );
            }
        }
        else /* Element not Found xResult = pdFALSE */
        {
            if( xLookUp == pdTRUE )
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	d103      	bne.n	80092dc <FreeRTOS_ProcessDNSCache+0x94>
            {
                pxIP->xIPAddress.ulIP_IPv4 = 0U;
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	2200      	movs	r2, #0
 80092d8:	601a      	str	r2, [r3, #0]
 80092da:	e005      	b.n	80092e8 <FreeRTOS_ProcessDNSCache+0xa0>
            }
            else
            {
                prvInsertCacheEntry( pcName,
 80092dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092de:	68ba      	ldr	r2, [r7, #8]
 80092e0:	6879      	ldr	r1, [r7, #4]
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f000 f8f2 	bl	80094cc <prvInsertCacheEntry>
                                     ulCurrentTimeSeconds );
            }
        }

        #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
            if( ( xLookUp == pdFALSE ) || ( pxIP->xIPAddress.ulIP_IPv4 != 0U ) )
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d003      	beq.n	80092f6 <FreeRTOS_ProcessDNSCache+0xae>
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d012      	beq.n	800931c <FreeRTOS_ProcessDNSCache+0xd4>
            {
                char pcAddress[ 40 ];
                IP_Address_t xAddress;
                BaseType_t xFamily = FREERTOS_AF_INET;
 80092f6:	2302      	movs	r3, #2
 80092f8:	653b      	str	r3, [r7, #80]	@ 0x50

                switch( pxIP->xIs_IPv6 )
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	691b      	ldr	r3, [r3, #16]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d103      	bne.n	800930a <FreeRTOS_ProcessDNSCache+0xc2>
                            break;
                    #endif /* if ( ipconfigUSE_IPv6 != 0 ) */

                    #if ( ipconfigUSE_IPv4 != 0 )
                        case pdFALSE:
                            xAddress.ulIP_IPv4 = pxIP->xIPAddress.ulIP_IPv4;
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	63bb      	str	r3, [r7, #56]	@ 0x38
                            break;
 8009308:	e000      	b.n	800930c <FreeRTOS_ProcessDNSCache+0xc4>
                    #endif /* if ( ipconfigUSE_IPv4 != 0 ) */

                    default:
                        /* MISRA 16.4 Compliance */
                        FreeRTOS_debug_printf( ( "FreeRTOS_ProcessDNSCache: Undefined IP Type \n" ) );
                        break;
 800930a:	bf00      	nop
                }

                ( void ) FreeRTOS_inet_ntop( xFamily,
 800930c:	f107 0210 	add.w	r2, r7, #16
 8009310:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8009314:	2328      	movs	r3, #40	@ 0x28
 8009316:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8009318:	f004 f90c 	bl	800d534 <FreeRTOS_inet_ntop>
                                         pcAddress,
                                         ( unsigned ) FreeRTOS_ntohl( ulTTL ) ) );
            }
        #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

        return xResult;
 800931c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    }
 800931e:	4618      	mov	r0, r3
 8009320:	3760      	adds	r7, #96	@ 0x60
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	10624dd3 	.word	0x10624dd3

0800932c <prvFindEntryIndex>:
 * @returns res pdTRUE if index in found else pdFALSE
 */
    static BaseType_t prvFindEntryIndex( const char * pcName,
                                         const IPv46_Address_t * pxIP,
                                         UBaseType_t * uxResult )
    {
 800932c:	b580      	push	{r7, lr}
 800932e:	b086      	sub	sp, #24
 8009330:	af00      	add	r7, sp, #0
 8009332:	60f8      	str	r0, [r7, #12]
 8009334:	60b9      	str	r1, [r7, #8]
 8009336:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 8009338:	2300      	movs	r3, #0
 800933a:	617b      	str	r3, [r7, #20]
        UBaseType_t uxIndex;

        /* For each entry in the DNS cache table. */
        for( uxIndex = 0; uxIndex < ipconfigDNS_CACHE_ENTRIES; uxIndex++ )
 800933c:	2300      	movs	r3, #0
 800933e:	613b      	str	r3, [r7, #16]
 8009340:	e031      	b.n	80093a6 <prvFindEntryIndex+0x7a>
        {
            if( xDNSCache[ uxIndex ].pcName[ 0 ] == ( char ) 0 )
 8009342:	491d      	ldr	r1, [pc, #116]	@ (80093b8 <prvFindEntryIndex+0x8c>)
 8009344:	693a      	ldr	r2, [r7, #16]
 8009346:	4613      	mov	r3, r2
 8009348:	011b      	lsls	r3, r3, #4
 800934a:	1a9b      	subs	r3, r3, r2
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	440b      	add	r3, r1
 8009350:	3314      	adds	r3, #20
 8009352:	781b      	ldrb	r3, [r3, #0]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d022      	beq.n	800939e <prvFindEntryIndex+0x72>
            { /* empty slot */
                continue;
            }

            if( strcmp( xDNSCache[ uxIndex ].pcName, pcName ) == 0 )
 8009358:	693a      	ldr	r2, [r7, #16]
 800935a:	4613      	mov	r3, r2
 800935c:	011b      	lsls	r3, r3, #4
 800935e:	1a9b      	subs	r3, r3, r2
 8009360:	009b      	lsls	r3, r3, #2
 8009362:	3310      	adds	r3, #16
 8009364:	4a14      	ldr	r2, [pc, #80]	@ (80093b8 <prvFindEntryIndex+0x8c>)
 8009366:	4413      	add	r3, r2
 8009368:	3304      	adds	r3, #4
 800936a:	68f9      	ldr	r1, [r7, #12]
 800936c:	4618      	mov	r0, r3
 800936e:	f7f6 ff67 	bl	8000240 <strcmp>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d113      	bne.n	80093a0 <prvFindEntryIndex+0x74>
            { /* hostname found */
                /* IPv6 is enabled, See if the cache entry has the correct type. */
                if( pxIP->xIs_IPv6 == xDNSCache[ uxIndex ].xAddresses[ 0 ].xIs_IPv6 )
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	6919      	ldr	r1, [r3, #16]
 800937c:	480e      	ldr	r0, [pc, #56]	@ (80093b8 <prvFindEntryIndex+0x8c>)
 800937e:	693a      	ldr	r2, [r7, #16]
 8009380:	4613      	mov	r3, r2
 8009382:	011b      	lsls	r3, r3, #4
 8009384:	1a9b      	subs	r3, r3, r2
 8009386:	009b      	lsls	r3, r3, #2
 8009388:	4403      	add	r3, r0
 800938a:	3310      	adds	r3, #16
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4299      	cmp	r1, r3
 8009390:	d106      	bne.n	80093a0 <prvFindEntryIndex+0x74>
                {
                    xReturn = pdTRUE;
 8009392:	2301      	movs	r3, #1
 8009394:	617b      	str	r3, [r7, #20]
                    *uxResult = uxIndex;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	693a      	ldr	r2, [r7, #16]
 800939a:	601a      	str	r2, [r3, #0]
                    break;
 800939c:	e006      	b.n	80093ac <prvFindEntryIndex+0x80>
                continue;
 800939e:	bf00      	nop
        for( uxIndex = 0; uxIndex < ipconfigDNS_CACHE_ENTRIES; uxIndex++ )
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	3301      	adds	r3, #1
 80093a4:	613b      	str	r3, [r7, #16]
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	2b09      	cmp	r3, #9
 80093aa:	d9ca      	bls.n	8009342 <prvFindEntryIndex+0x16>
                }
            }
        }

        return xReturn;
 80093ac:	697b      	ldr	r3, [r7, #20]
    }
 80093ae:	4618      	mov	r0, r3
 80093b0:	3718      	adds	r7, #24
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	20000ea8 	.word	0x20000ea8

080093bc <prvGetCacheIPEntry>:

    static BaseType_t prvGetCacheIPEntry( UBaseType_t uxIndex,
                                          IPv46_Address_t * pxIP,
                                          uint32_t ulCurrentTimeSeconds,
                                          struct freertos_addrinfo ** ppxAddressInfo )
    {
 80093bc:	b580      	push	{r7, lr}
 80093be:	b088      	sub	sp, #32
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	60b9      	str	r1, [r7, #8]
 80093c6:	607a      	str	r2, [r7, #4]
 80093c8:	603b      	str	r3, [r7, #0]
        BaseType_t isRead;
        uint32_t ulIPAddressIndex = 0;
 80093ca:	2300      	movs	r3, #0
 80093cc:	61bb      	str	r3, [r7, #24]
        uint32_t ulAge = ulCurrentTimeSeconds - xDNSCache[ uxIndex ].ulTimeWhenAddedInSeconds;
 80093ce:	4923      	ldr	r1, [pc, #140]	@ (800945c <prvGetCacheIPEntry+0xa0>)
 80093d0:	68fa      	ldr	r2, [r7, #12]
 80093d2:	4613      	mov	r3, r2
 80093d4:	011b      	lsls	r3, r3, #4
 80093d6:	1a9b      	subs	r3, r3, r2
 80093d8:	009b      	lsls	r3, r3, #2
 80093da:	440b      	add	r3, r1
 80093dc:	3338      	adds	r3, #56	@ 0x38
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	687a      	ldr	r2, [r7, #4]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	617b      	str	r3, [r7, #20]

        /* Confirm that the record is still fresh.
         * The field ulTTL was stored as network-endian. */
        if( ulAge < FreeRTOS_ntohl( xDNSCache[ uxIndex ].ulTTL ) )
 80093e6:	491d      	ldr	r1, [pc, #116]	@ (800945c <prvGetCacheIPEntry+0xa0>)
 80093e8:	68fa      	ldr	r2, [r7, #12]
 80093ea:	4613      	mov	r3, r2
 80093ec:	011b      	lsls	r3, r3, #4
 80093ee:	1a9b      	subs	r3, r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	440b      	add	r3, r1
 80093f4:	3334      	adds	r3, #52	@ 0x34
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	697a      	ldr	r2, [r7, #20]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d21d      	bcs.n	800943a <prvGetCacheIPEntry+0x7e>
                ulIPAddressIndex = ucIndex;

                xDNSCache[ uxIndex ].ucCurrentIPAddress++;
            #endif /* if ( ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY > 1 ) */

            ( void ) memcpy( pxIP, &( xDNSCache[ uxIndex ].xAddresses[ ulIPAddressIndex ] ), sizeof( *pxIP ) );
 80093fe:	69bb      	ldr	r3, [r7, #24]
 8009400:	461a      	mov	r2, r3
 8009402:	0092      	lsls	r2, r2, #2
 8009404:	441a      	add	r2, r3
 8009406:	0093      	lsls	r3, r2, #2
 8009408:	461a      	mov	r2, r3
 800940a:	68f9      	ldr	r1, [r7, #12]
 800940c:	460b      	mov	r3, r1
 800940e:	011b      	lsls	r3, r3, #4
 8009410:	1a5b      	subs	r3, r3, r1
 8009412:	009b      	lsls	r3, r3, #2
 8009414:	4413      	add	r3, r2
 8009416:	4a11      	ldr	r2, [pc, #68]	@ (800945c <prvGetCacheIPEntry+0xa0>)
 8009418:	4413      	add	r3, r2
 800941a:	2214      	movs	r2, #20
 800941c:	4619      	mov	r1, r3
 800941e:	68b8      	ldr	r0, [r7, #8]
 8009420:	f00f fa01 	bl	8018826 <memcpy>
            isRead = pdTRUE;
 8009424:	2301      	movs	r3, #1
 8009426:	61fb      	str	r3, [r7, #28]

            if( ppxAddressInfo != NULL )
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d011      	beq.n	8009452 <prvGetCacheIPEntry+0x96>
            {
                /* Copy all entries from position 'uxIndex' to a linked struct addrinfo. */
                prvReadDNSCache( ( BaseType_t ) uxIndex, ppxAddressInfo );
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	6839      	ldr	r1, [r7, #0]
 8009432:	4618      	mov	r0, r3
 8009434:	f000 f89e 	bl	8009574 <prvReadDNSCache>
 8009438:	e00b      	b.n	8009452 <prvGetCacheIPEntry+0x96>
            }
        }
        else
        {
            /* Age out the old cached record. */
            xDNSCache[ uxIndex ].pcName[ 0 ] = ( char ) 0;
 800943a:	4908      	ldr	r1, [pc, #32]	@ (800945c <prvGetCacheIPEntry+0xa0>)
 800943c:	68fa      	ldr	r2, [r7, #12]
 800943e:	4613      	mov	r3, r2
 8009440:	011b      	lsls	r3, r3, #4
 8009442:	1a9b      	subs	r3, r3, r2
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	440b      	add	r3, r1
 8009448:	3314      	adds	r3, #20
 800944a:	2200      	movs	r2, #0
 800944c:	701a      	strb	r2, [r3, #0]
            isRead = pdFALSE;
 800944e:	2300      	movs	r3, #0
 8009450:	61fb      	str	r3, [r7, #28]
        }

        return isRead;
 8009452:	69fb      	ldr	r3, [r7, #28]
    }
 8009454:	4618      	mov	r0, r3
 8009456:	3720      	adds	r7, #32
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	20000ea8 	.word	0x20000ea8

08009460 <prvUpdateCacheEntry>:
 */
    static void prvUpdateCacheEntry( UBaseType_t uxIndex,
                                     uint32_t ulTTL,
                                     const IPv46_Address_t * pxIP,
                                     uint32_t ulCurrentTimeSeconds )
    {
 8009460:	b580      	push	{r7, lr}
 8009462:	b086      	sub	sp, #24
 8009464:	af00      	add	r7, sp, #0
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	607a      	str	r2, [r7, #4]
 800946c:	603b      	str	r3, [r7, #0]
        uint32_t ulIPAddressIndex = 0;
 800946e:	2300      	movs	r3, #0
 8009470:	617b      	str	r3, [r7, #20]
                 * slots they will overwrite entry 0 */
                ulIPAddressIndex = xDNSCache[ uxIndex ].ucNumIPAddresses;
                xDNSCache[ uxIndex ].ucNumIPAddresses++;
            }
        #endif
        ( void ) memcpy( &( xDNSCache[ uxIndex ].xAddresses[ ulIPAddressIndex ] ), pxIP, sizeof( *pxIP ) );
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	461a      	mov	r2, r3
 8009476:	0092      	lsls	r2, r2, #2
 8009478:	441a      	add	r2, r3
 800947a:	0093      	lsls	r3, r2, #2
 800947c:	461a      	mov	r2, r3
 800947e:	68f9      	ldr	r1, [r7, #12]
 8009480:	460b      	mov	r3, r1
 8009482:	011b      	lsls	r3, r3, #4
 8009484:	1a5b      	subs	r3, r3, r1
 8009486:	009b      	lsls	r3, r3, #2
 8009488:	4413      	add	r3, r2
 800948a:	4a0f      	ldr	r2, [pc, #60]	@ (80094c8 <prvUpdateCacheEntry+0x68>)
 800948c:	4413      	add	r3, r2
 800948e:	2214      	movs	r2, #20
 8009490:	6879      	ldr	r1, [r7, #4]
 8009492:	4618      	mov	r0, r3
 8009494:	f00f f9c7 	bl	8018826 <memcpy>
        xDNSCache[ uxIndex ].ulTTL = ulTTL;
 8009498:	490b      	ldr	r1, [pc, #44]	@ (80094c8 <prvUpdateCacheEntry+0x68>)
 800949a:	68fa      	ldr	r2, [r7, #12]
 800949c:	4613      	mov	r3, r2
 800949e:	011b      	lsls	r3, r3, #4
 80094a0:	1a9b      	subs	r3, r3, r2
 80094a2:	009b      	lsls	r3, r3, #2
 80094a4:	440b      	add	r3, r1
 80094a6:	3334      	adds	r3, #52	@ 0x34
 80094a8:	68ba      	ldr	r2, [r7, #8]
 80094aa:	601a      	str	r2, [r3, #0]
        xDNSCache[ uxIndex ].ulTimeWhenAddedInSeconds = ulCurrentTimeSeconds;
 80094ac:	4906      	ldr	r1, [pc, #24]	@ (80094c8 <prvUpdateCacheEntry+0x68>)
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	4613      	mov	r3, r2
 80094b2:	011b      	lsls	r3, r3, #4
 80094b4:	1a9b      	subs	r3, r3, r2
 80094b6:	009b      	lsls	r3, r3, #2
 80094b8:	440b      	add	r3, r1
 80094ba:	3338      	adds	r3, #56	@ 0x38
 80094bc:	683a      	ldr	r2, [r7, #0]
 80094be:	601a      	str	r2, [r3, #0]
    }
 80094c0:	bf00      	nop
 80094c2:	3718      	adds	r7, #24
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}
 80094c8:	20000ea8 	.word	0x20000ea8

080094cc <prvInsertCacheEntry>:
 */
    static void prvInsertCacheEntry( const char * pcName,
                                     uint32_t ulTTL,
                                     const IPv46_Address_t * pxIP,
                                     uint32_t ulCurrentTimeSeconds )
    {
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b084      	sub	sp, #16
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	60f8      	str	r0, [r7, #12]
 80094d4:	60b9      	str	r1, [r7, #8]
 80094d6:	607a      	str	r2, [r7, #4]
 80094d8:	603b      	str	r3, [r7, #0]
        /* Add or update the item. */
        if( strlen( pcName ) < ( size_t ) ipconfigDNS_CACHE_NAME_LENGTH )
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f7f6 feba 	bl	8000254 <strlen>
 80094e0:	4603      	mov	r3, r0
 80094e2:	2b1d      	cmp	r3, #29
 80094e4:	d83d      	bhi.n	8009562 <prvInsertCacheEntry+0x96>
        {
            ( void ) strncpy( xDNSCache[ uxFreeEntry ].pcName, pcName, ipconfigDNS_CACHE_NAME_LENGTH );
 80094e6:	4b21      	ldr	r3, [pc, #132]	@ (800956c <prvInsertCacheEntry+0xa0>)
 80094e8:	681a      	ldr	r2, [r3, #0]
 80094ea:	4613      	mov	r3, r2
 80094ec:	011b      	lsls	r3, r3, #4
 80094ee:	1a9b      	subs	r3, r3, r2
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	3310      	adds	r3, #16
 80094f4:	4a1e      	ldr	r2, [pc, #120]	@ (8009570 <prvInsertCacheEntry+0xa4>)
 80094f6:	4413      	add	r3, r2
 80094f8:	3304      	adds	r3, #4
 80094fa:	221e      	movs	r2, #30
 80094fc:	68f9      	ldr	r1, [r7, #12]
 80094fe:	4618      	mov	r0, r3
 8009500:	f00f f8bf 	bl	8018682 <strncpy>
            ( void ) memcpy( &( xDNSCache[ uxFreeEntry ].xAddresses[ 0 ] ), pxIP, sizeof( *pxIP ) );
 8009504:	4b19      	ldr	r3, [pc, #100]	@ (800956c <prvInsertCacheEntry+0xa0>)
 8009506:	681a      	ldr	r2, [r3, #0]
 8009508:	4613      	mov	r3, r2
 800950a:	011b      	lsls	r3, r3, #4
 800950c:	1a9b      	subs	r3, r3, r2
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	4a17      	ldr	r2, [pc, #92]	@ (8009570 <prvInsertCacheEntry+0xa4>)
 8009512:	4413      	add	r3, r2
 8009514:	2214      	movs	r2, #20
 8009516:	6879      	ldr	r1, [r7, #4]
 8009518:	4618      	mov	r0, r3
 800951a:	f00f f984 	bl	8018826 <memcpy>

            xDNSCache[ uxFreeEntry ].ulTTL = ulTTL;
 800951e:	4b13      	ldr	r3, [pc, #76]	@ (800956c <prvInsertCacheEntry+0xa0>)
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	4913      	ldr	r1, [pc, #76]	@ (8009570 <prvInsertCacheEntry+0xa4>)
 8009524:	4613      	mov	r3, r2
 8009526:	011b      	lsls	r3, r3, #4
 8009528:	1a9b      	subs	r3, r3, r2
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	440b      	add	r3, r1
 800952e:	3334      	adds	r3, #52	@ 0x34
 8009530:	68ba      	ldr	r2, [r7, #8]
 8009532:	601a      	str	r2, [r3, #0]
            xDNSCache[ uxFreeEntry ].ulTimeWhenAddedInSeconds = ulCurrentTimeSeconds;
 8009534:	4b0d      	ldr	r3, [pc, #52]	@ (800956c <prvInsertCacheEntry+0xa0>)
 8009536:	681a      	ldr	r2, [r3, #0]
 8009538:	490d      	ldr	r1, [pc, #52]	@ (8009570 <prvInsertCacheEntry+0xa4>)
 800953a:	4613      	mov	r3, r2
 800953c:	011b      	lsls	r3, r3, #4
 800953e:	1a9b      	subs	r3, r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	440b      	add	r3, r1
 8009544:	3338      	adds	r3, #56	@ 0x38
 8009546:	683a      	ldr	r2, [r7, #0]
 8009548:	601a      	str	r2, [r3, #0]
                ( void ) memset( &xDNSCache[ uxFreeEntry ].xAddresses[ 1 ],
                                 0,
                                 sizeof( xDNSCache[ uxFreeEntry ].xAddresses[ 1 ] ) *
                                 ( ( uint32_t ) ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY - 1U ) );
            #endif
            uxFreeEntry++;
 800954a:	4b08      	ldr	r3, [pc, #32]	@ (800956c <prvInsertCacheEntry+0xa0>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	3301      	adds	r3, #1
 8009550:	4a06      	ldr	r2, [pc, #24]	@ (800956c <prvInsertCacheEntry+0xa0>)
 8009552:	6013      	str	r3, [r2, #0]

            if( uxFreeEntry == ipconfigDNS_CACHE_ENTRIES )
 8009554:	4b05      	ldr	r3, [pc, #20]	@ (800956c <prvInsertCacheEntry+0xa0>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2b0a      	cmp	r3, #10
 800955a:	d102      	bne.n	8009562 <prvInsertCacheEntry+0x96>
            {
                uxFreeEntry = 0;
 800955c:	4b03      	ldr	r3, [pc, #12]	@ (800956c <prvInsertCacheEntry+0xa0>)
 800955e:	2200      	movs	r2, #0
 8009560:	601a      	str	r2, [r3, #0]
            }
        }
    }
 8009562:	bf00      	nop
 8009564:	3710      	adds	r7, #16
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
 800956a:	bf00      	nop
 800956c:	20001100 	.word	0x20001100
 8009570:	20000ea8 	.word	0x20000ea8

08009574 <prvReadDNSCache>:
 * @param[in] uxIndex The index from where entries must be copied.
 * @param[out] ppxAddressInfo Target to store the DNS entries.
 */
    static void prvReadDNSCache( BaseType_t uxIndex,
                                 struct freertos_addrinfo ** ppxAddressInfo )
    {
 8009574:	b580      	push	{r7, lr}
 8009576:	b088      	sub	sp, #32
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	6039      	str	r1, [r7, #0]
        size_t uxIPAddressIndex;
        size_t uxNumIPAddresses = 1U;
 800957e:	2301      	movs	r3, #1
 8009580:	613b      	str	r3, [r7, #16]
        const IPv46_Address_t * pxAddresses;
        struct freertos_addrinfo * pxNewAddress = NULL;
 8009582:	2300      	movs	r3, #0
 8009584:	61bb      	str	r3, [r7, #24]
        struct freertos_addrinfo ** ppxLastAddress = ppxAddressInfo;
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	617b      	str	r3, [r7, #20]
                /* Make this a configASSERT()? */
                uxNumIPAddresses = ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY;
            }
        #endif /* ( ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY > 1 ) */

        for( uxIPAddressIndex = 0; uxIPAddressIndex < uxNumIPAddresses; uxIPAddressIndex++ )
 800958a:	2300      	movs	r3, #0
 800958c:	61fb      	str	r3, [r7, #28]
 800958e:	e031      	b.n	80095f4 <prvReadDNSCache+0x80>
        {
            pxAddresses = &( xDNSCache[ uxIndex ].xAddresses[ uxIPAddressIndex ] );
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	461a      	mov	r2, r3
 8009594:	0092      	lsls	r2, r2, #2
 8009596:	441a      	add	r2, r3
 8009598:	0093      	lsls	r3, r2, #2
 800959a:	461a      	mov	r2, r3
 800959c:	6879      	ldr	r1, [r7, #4]
 800959e:	460b      	mov	r3, r1
 80095a0:	011b      	lsls	r3, r3, #4
 80095a2:	1a5b      	subs	r3, r3, r1
 80095a4:	009b      	lsls	r3, r3, #2
 80095a6:	4413      	add	r3, r2
 80095a8:	4a17      	ldr	r2, [pc, #92]	@ (8009608 <prvReadDNSCache+0x94>)
 80095aa:	4413      	add	r3, r2
 80095ac:	60fb      	str	r3, [r7, #12]

            switch( pxAddresses->xIs_IPv6 ) /* LCOV_EXCL_BR_LINE - xIs_IPv6 is always either pdFALSE or pdTRUE. */
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	691b      	ldr	r3, [r3, #16]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d111      	bne.n	80095da <prvReadDNSCache+0x66>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case pdFALSE:
                       {
                           const uint8_t * ucBytes = ( const uint8_t * ) &( pxAddresses->xIPAddress.ulIP_IPv4 );
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	60bb      	str	r3, [r7, #8]
                           pxNewAddress = pxNew_AddrInfo( xDNSCache[ uxIndex ].pcName, FREERTOS_AF_INET4, ucBytes );
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	4613      	mov	r3, r2
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	1a9b      	subs	r3, r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	3310      	adds	r3, #16
 80095c6:	4a10      	ldr	r2, [pc, #64]	@ (8009608 <prvReadDNSCache+0x94>)
 80095c8:	4413      	add	r3, r2
 80095ca:	3304      	adds	r3, #4
 80095cc:	68ba      	ldr	r2, [r7, #8]
 80095ce:	2102      	movs	r1, #2
 80095d0:	4618      	mov	r0, r3
 80095d2:	f7ff fd7d 	bl	80090d0 <pxNew_AddrInfo>
 80095d6:	61b8      	str	r0, [r7, #24]
                       }
                       break;
 80095d8:	e000      	b.n	80095dc <prvReadDNSCache+0x68>
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default: /* LCOV_EXCL_LINE - xIs_IPv6 is always either pdFALSE or FREERTOS_AF_INET6. */
                    /* MISRA 16.4 Compliance */
                    FreeRTOS_debug_printf( ( "prvReadDNSCache: Undefined IP Type \n" ) );
                    break; /* LCOV_EXCL_LINE - xIs_IPv6 is always either pdFALSE or FREERTOS_AF_INET6. */
 80095da:	bf00      	nop
            }

            if( pxNewAddress == NULL )
 80095dc:	69bb      	ldr	r3, [r7, #24]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d00d      	beq.n	80095fe <prvReadDNSCache+0x8a>
                /* Malloc must has failed. */
                break;
            }

            /* Set either 'ppxAddressInfo' or 'pxNewAddress->ai_next'. */
            *( ppxLastAddress ) = pxNewAddress;
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	69ba      	ldr	r2, [r7, #24]
 80095e6:	601a      	str	r2, [r3, #0]

            ppxLastAddress = &( pxNewAddress->ai_next );
 80095e8:	69bb      	ldr	r3, [r7, #24]
 80095ea:	331c      	adds	r3, #28
 80095ec:	617b      	str	r3, [r7, #20]
        for( uxIPAddressIndex = 0; uxIPAddressIndex < uxNumIPAddresses; uxIPAddressIndex++ )
 80095ee:	69fb      	ldr	r3, [r7, #28]
 80095f0:	3301      	adds	r3, #1
 80095f2:	61fb      	str	r3, [r7, #28]
 80095f4:	69fa      	ldr	r2, [r7, #28]
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d3c9      	bcc.n	8009590 <prvReadDNSCache+0x1c>
        }
    }
 80095fc:	e000      	b.n	8009600 <prvReadDNSCache+0x8c>
                break;
 80095fe:	bf00      	nop
    }
 8009600:	bf00      	nop
 8009602:	3720      	adds	r7, #32
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}
 8009608:	20000ea8 	.word	0x20000ea8

0800960c <xDNSDoCallback>:
 *
 * @return Returns pdTRUE if uxIdentifier was recognized.
 */
    BaseType_t xDNSDoCallback( ParseSet_t * pxSet,
                               struct freertos_addrinfo * pxAddress )
    {
 800960c:	b580      	push	{r7, lr}
 800960e:	b08a      	sub	sp, #40	@ 0x28
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 8009616:	2300      	movs	r3, #0
 8009618:	627b      	str	r3, [r7, #36]	@ 0x24
        const ListItem_t * pxIterator;
        const ListItem_t * pxEnd = listGET_END_MARKER( &xCallbackList );
 800961a:	4b28      	ldr	r3, [pc, #160]	@ (80096bc <xDNSDoCallback+0xb0>)
 800961c:	617b      	str	r3, [r7, #20]
        TickType_t uxIdentifier = ( TickType_t ) pxSet->pxDNSMessageHeader->usIdentifier;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	881b      	ldrh	r3, [r3, #0]
 8009624:	b29b      	uxth	r3, r3
 8009626:	613b      	str	r3, [r7, #16]

        /* While iterating through the list, the scheduler is suspended.
         * Remember which function shall be called once the scheduler is
         * running again. */
        FOnDNSEvent pCallbackFunction = NULL;
 8009628:	2300      	movs	r3, #0
 800962a:	61fb      	str	r3, [r7, #28]
        void * pvSearchID = NULL;
 800962c:	2300      	movs	r3, #0
 800962e:	61bb      	str	r3, [r7, #24]

        vTaskSuspendAll();
 8009630:	f00c fde8 	bl	8016204 <vTaskSuspendAll>
        {
            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xCallbackList );
 8009634:	4b22      	ldr	r3, [pc, #136]	@ (80096c0 <xDNSDoCallback+0xb4>)
 8009636:	68db      	ldr	r3, [r3, #12]
 8009638:	623b      	str	r3, [r7, #32]
 800963a:	e029      	b.n	8009690 <xDNSDoCallback+0x84>
                 pxIterator != ( const ListItem_t * ) pxEnd;
                 pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
            {
                BaseType_t xMatching;
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800963c:	6a3b      	ldr	r3, [r7, #32]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	60fb      	str	r3, [r7, #12]
                        xMatching = ( strcasecmp( pxCallback->pcName, pxSet->pcName ) == 0 ) ? pdTRUE : pdFALSE;
                    }
                    else
                #endif /* if ( ipconfigUSE_MDNS == 1 ) */
                {
                    xMatching = ( listGET_LIST_ITEM_VALUE( pxIterator ) == uxIdentifier ) ? pdTRUE : pdFALSE;
 8009642:	6a3b      	ldr	r3, [r7, #32]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	693a      	ldr	r2, [r7, #16]
 8009648:	429a      	cmp	r2, r3
 800964a:	d101      	bne.n	8009650 <xDNSDoCallback+0x44>
 800964c:	2301      	movs	r3, #1
 800964e:	e000      	b.n	8009652 <xDNSDoCallback+0x46>
 8009650:	2300      	movs	r3, #0
 8009652:	60bb      	str	r3, [r7, #8]
                }

                if( xMatching == pdTRUE )
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	2b01      	cmp	r3, #1
 8009658:	d117      	bne.n	800968a <xDNSDoCallback+0x7e>
                {
                    pvSearchID = pxCallback->pvSearchID;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	691b      	ldr	r3, [r3, #16]
 800965e:	61bb      	str	r3, [r7, #24]
                    pCallbackFunction = pxCallback->pCallbackFunction;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	61fb      	str	r3, [r7, #28]
                    ( void ) uxListRemove( &pxCallback->xListItem );
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	3314      	adds	r3, #20
 800966a:	4618      	mov	r0, r3
 800966c:	f00b fbd9 	bl	8014e22 <uxListRemove>
                    vPortFree( pxCallback );
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f00e fd3f 	bl	80180f4 <vPortFree>

                    if( listLIST_IS_EMPTY( &xCallbackList ) != pdFALSE )
 8009676:	4b12      	ldr	r3, [pc, #72]	@ (80096c0 <xDNSDoCallback+0xb4>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d102      	bne.n	8009684 <xDNSDoCallback+0x78>
                    {
                        /* The list of outstanding requests is empty. No need for periodic polling. */
                        vIPSetDNSTimerEnableState( pdFALSE );
 800967e:	2000      	movs	r0, #0
 8009680:	f001 fd36 	bl	800b0f0 <vIPSetDNSTimerEnableState>
                    }

                    xResult = pdTRUE;
 8009684:	2301      	movs	r3, #1
 8009686:	627b      	str	r3, [r7, #36]	@ 0x24
                    break;
 8009688:	e006      	b.n	8009698 <xDNSDoCallback+0x8c>
                 pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800968a:	6a3b      	ldr	r3, [r7, #32]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	623b      	str	r3, [r7, #32]
                 pxIterator != ( const ListItem_t * ) pxEnd;
 8009690:	6a3a      	ldr	r2, [r7, #32]
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	429a      	cmp	r2, r3
 8009696:	d1d1      	bne.n	800963c <xDNSDoCallback+0x30>
                }
            }
        }
        ( void ) xTaskResumeAll();
 8009698:	f00c fdc2 	bl	8016220 <xTaskResumeAll>

        if( pCallbackFunction != NULL )
 800969c:	69fb      	ldr	r3, [r7, #28]
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d006      	beq.n	80096b0 <xDNSDoCallback+0xa4>
        {
            pCallbackFunction( pxSet->pcName, pvSearchID, pxAddress );
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
 80096a8:	69fb      	ldr	r3, [r7, #28]
 80096aa:	683a      	ldr	r2, [r7, #0]
 80096ac:	69b9      	ldr	r1, [r7, #24]
 80096ae:	4798      	blx	r3
        }

        return xResult;
 80096b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80096b2:	4618      	mov	r0, r3
 80096b4:	3728      	adds	r7, #40	@ 0x28
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}
 80096ba:	bf00      	nop
 80096bc:	2000110c 	.word	0x2000110c
 80096c0:	20001104 	.word	0x20001104

080096c4 <vDNSCheckCallBack>:
 * @param[in] pvSearchID The search ID of callback function whose associated
 *                 DNS request is being cancelled. If non-ID specific checking of
 *                 all requests is required, then this field should be kept as NULL.
 */
    void vDNSCheckCallBack( void * pvSearchID )
    {
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b08c      	sub	sp, #48	@ 0x30
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
        const ListItem_t * pxIterator;
        const ListItem_t * pxEnd = listGET_END_MARKER( &xCallbackList );
 80096cc:	4b3f      	ldr	r3, [pc, #252]	@ (80097cc <vDNSCheckCallBack+0x108>)
 80096ce:	62bb      	str	r3, [r7, #40]	@ 0x28
         * be called. Store theses item in a temporary list.
         * Only when the scheduler is running, user functions
         * shall be called. */
        List_t xTempList;

        vListInitialise( &xTempList );
 80096d0:	f107 030c 	add.w	r3, r7, #12
 80096d4:	4618      	mov	r0, r3
 80096d6:	f00b fb1a 	bl	8014d0e <vListInitialise>

        vTaskSuspendAll();
 80096da:	f00c fd93 	bl	8016204 <vTaskSuspendAll>
        {
            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xCallbackList );
 80096de:	4b3c      	ldr	r3, [pc, #240]	@ (80097d0 <vDNSCheckCallBack+0x10c>)
 80096e0:	68db      	ldr	r3, [r3, #12]
 80096e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096e4:	e02e      	b.n	8009744 <vDNSCheckCallBack+0x80>
                 pxIterator != pxEnd; )
            {
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 80096e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	623b      	str	r3, [r7, #32]
                /* Move to the next item because we might remove this item */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 80096ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                if( ( pvSearchID != NULL ) && ( pvSearchID == pxCallback->pvSearchID ) )
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d00d      	beq.n	8009714 <vDNSCheckCallBack+0x50>
 80096f8:	6a3b      	ldr	r3, [r7, #32]
 80096fa:	691b      	ldr	r3, [r3, #16]
 80096fc:	687a      	ldr	r2, [r7, #4]
 80096fe:	429a      	cmp	r2, r3
 8009700:	d108      	bne.n	8009714 <vDNSCheckCallBack+0x50>
                {
                    ( void ) uxListRemove( &( pxCallback->xListItem ) );
 8009702:	6a3b      	ldr	r3, [r7, #32]
 8009704:	3314      	adds	r3, #20
 8009706:	4618      	mov	r0, r3
 8009708:	f00b fb8b 	bl	8014e22 <uxListRemove>
                    vPortFree( pxCallback );
 800970c:	6a38      	ldr	r0, [r7, #32]
 800970e:	f00e fcf1 	bl	80180f4 <vPortFree>
 8009712:	e017      	b.n	8009744 <vDNSCheckCallBack+0x80>
                }
                else if( xTaskCheckForTimeOut( &pxCallback->uxTimeoutState, &( pxCallback->uxRemainingTime ) ) != pdFALSE )
 8009714:	6a3b      	ldr	r3, [r7, #32]
 8009716:	3308      	adds	r3, #8
 8009718:	6a3a      	ldr	r2, [r7, #32]
 800971a:	4611      	mov	r1, r2
 800971c:	4618      	mov	r0, r3
 800971e:	f00d f8f9 	bl	8016914 <xTaskCheckForTimeOut>
 8009722:	4603      	mov	r3, r0
 8009724:	2b00      	cmp	r3, #0
 8009726:	d00d      	beq.n	8009744 <vDNSCheckCallBack+0x80>
                {
                    /* A time-out occurred in the asynchronous search.
                     * Remove it from xCallbackList. */
                    ( void ) uxListRemove( &( pxCallback->xListItem ) );
 8009728:	6a3b      	ldr	r3, [r7, #32]
 800972a:	3314      	adds	r3, #20
 800972c:	4618      	mov	r0, r3
 800972e:	f00b fb78 	bl	8014e22 <uxListRemove>

                    /* Insert it in a temporary list. The function will be called
                     * once the scheduler is resumed. */
                    vListInsertEnd( &( xTempList ), &pxCallback->xListItem );
 8009732:	6a3b      	ldr	r3, [r7, #32]
 8009734:	f103 0214 	add.w	r2, r3, #20
 8009738:	f107 030c 	add.w	r3, r7, #12
 800973c:	4611      	mov	r1, r2
 800973e:	4618      	mov	r0, r3
 8009740:	f00b fb12 	bl	8014d68 <vListInsertEnd>
                 pxIterator != pxEnd; )
 8009744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009748:	429a      	cmp	r2, r3
 800974a:	d1cc      	bne.n	80096e6 <vDNSCheckCallBack+0x22>
                {
                    /* This call-back is still waiting for a reply or a time-out. */
                }
            }
        }
        ( void ) xTaskResumeAll();
 800974c:	f00c fd68 	bl	8016220 <xTaskResumeAll>

        if( listLIST_IS_EMPTY( &xTempList ) == pdFALSE )
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d02f      	beq.n	80097b6 <vDNSCheckCallBack+0xf2>
        {
            /* There is at least one item in xTempList which must be removed and deleted. */
            pxEnd = listGET_END_MARKER( &xTempList );
 8009756:	f107 030c 	add.w	r3, r7, #12
 800975a:	3308      	adds	r3, #8
 800975c:	62bb      	str	r3, [r7, #40]	@ 0x28

            for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xTempList );
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009762:	e024      	b.n	80097ae <vDNSCheckCallBack+0xea>
                 pxIterator != pxEnd;
                 )
            {
                DNSCallback_t * pxCallback = ( ( DNSCallback_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8009764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009766:	68db      	ldr	r3, [r3, #12]
 8009768:	627b      	str	r3, [r7, #36]	@ 0x24
                /* Move to the next item because we might remove this item */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 800976a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* A time-out occurred in the asynchronous search.
                 * Call the application hook with the proper information. */
                if( pxCallback->xIsIPv6 != 0 )
 8009770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009774:	2b00      	cmp	r3, #0
 8009776:	d009      	beq.n	800978c <vDNSCheckCallBack+0xc8>
                {
                    pxCallback->pCallbackFunction( pxCallback->pcName, pxCallback->pvSearchID, NULL );
 8009778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800977e:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8009782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009784:	6911      	ldr	r1, [r2, #16]
 8009786:	2200      	movs	r2, #0
 8009788:	4798      	blx	r3
 800978a:	e008      	b.n	800979e <vDNSCheckCallBack+0xda>
                }
                else
                {
                    pxCallback->pCallbackFunction( pxCallback->pcName, pxCallback->pvSearchID, 0U );
 800978c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009792:	f102 002c 	add.w	r0, r2, #44	@ 0x2c
 8009796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009798:	6911      	ldr	r1, [r2, #16]
 800979a:	2200      	movs	r2, #0
 800979c:	4798      	blx	r3
                }

                /* Remove it from 'xTempList' and free the memory. */
                ( void ) uxListRemove( &( pxCallback->xListItem ) );
 800979e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a0:	3314      	adds	r3, #20
 80097a2:	4618      	mov	r0, r3
 80097a4:	f00b fb3d 	bl	8014e22 <uxListRemove>
                vPortFree( pxCallback );
 80097a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80097aa:	f00e fca3 	bl	80180f4 <vPortFree>
                 pxIterator != pxEnd;
 80097ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097b2:	429a      	cmp	r2, r3
 80097b4:	d1d6      	bne.n	8009764 <vDNSCheckCallBack+0xa0>
            }
        }

        if( listLIST_IS_EMPTY( &xCallbackList ) != pdFALSE )
 80097b6:	4b06      	ldr	r3, [pc, #24]	@ (80097d0 <vDNSCheckCallBack+0x10c>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d102      	bne.n	80097c4 <vDNSCheckCallBack+0x100>
        {
            vIPSetDNSTimerEnableState( pdFALSE );
 80097be:	2000      	movs	r0, #0
 80097c0:	f001 fc96 	bl	800b0f0 <vIPSetDNSTimerEnableState>
        }
    }
 80097c4:	bf00      	nop
 80097c6:	3730      	adds	r7, #48	@ 0x30
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}
 80097cc:	2000110c 	.word	0x2000110c
 80097d0:	20001104 	.word	0x20001104

080097d4 <vDNSCallbackInitialise>:
/**
 * @brief initialize the cache
 * @post will modify global list xCallbackList
 */
    void vDNSCallbackInitialise()
    {
 80097d4:	b580      	push	{r7, lr}
 80097d6:	af00      	add	r7, sp, #0
        vListInitialise( &xCallbackList );
 80097d8:	4802      	ldr	r0, [pc, #8]	@ (80097e4 <vDNSCallbackInitialise+0x10>)
 80097da:	f00b fa98 	bl	8014d0e <vListInitialise>
    }
 80097de:	bf00      	nop
 80097e0:	bd80      	pop	{r7, pc}
 80097e2:	bf00      	nop
 80097e4:	20001104 	.word	0x20001104

080097e8 <DNS_ReadNameField>:
 *
 * @return If a fully formed name was found, then return the number of bytes processed in pucByte.
 */
        size_t DNS_ReadNameField( ParseSet_t * pxSet,
                                  size_t uxDestLen )
        {
 80097e8:	b480      	push	{r7}
 80097ea:	b089      	sub	sp, #36	@ 0x24
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	6039      	str	r1, [r7, #0]
            size_t uxNameLen = 0U;
 80097f2:	2300      	movs	r3, #0
 80097f4:	61fb      	str	r3, [r7, #28]
            size_t uxIndex = 0U;
 80097f6:	2300      	movs	r3, #0
 80097f8:	61bb      	str	r3, [r7, #24]
            size_t uxSourceLen = pxSet->uxSourceBytesRemaining;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	695b      	ldr	r3, [r3, #20]
 80097fe:	613b      	str	r3, [r7, #16]
            const uint8_t * pucByte = pxSet->pucByte;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	68db      	ldr	r3, [r3, #12]
 8009804:	60fb      	str	r3, [r7, #12]

            /* uxCount gets the values from pucByte and counts down to 0.
             * No need to have a different type than that of pucByte */
            size_t uxCount;

            if( uxSourceLen == ( size_t ) 0U )
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d102      	bne.n	8009812 <DNS_ReadNameField+0x2a>
            {
                /* Return 0 value in case of error. */
                uxIndex = 0U;
 800980c:	2300      	movs	r3, #0
 800980e:	61bb      	str	r3, [r7, #24]
 8009810:	e069      	b.n	80098e6 <DNS_ReadNameField+0xfe>
            }

            /* Determine if the name is the fully coded name, or an offset to the name
             * elsewhere in the message. */
            else if( ( pucByte[ uxIndex ] & dnsNAME_IS_OFFSET ) == dnsNAME_IS_OFFSET )
 8009812:	68fa      	ldr	r2, [r7, #12]
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	4413      	add	r3, r2
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800981e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009820:	d144      	bne.n	80098ac <DNS_ReadNameField+0xc4>
            {
                /* Jump over the two byte offset. */
                if( uxSourceLen > sizeof( uint16_t ) )
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	2b02      	cmp	r3, #2
 8009826:	d903      	bls.n	8009830 <DNS_ReadNameField+0x48>
                {
                    uxIndex += sizeof( uint16_t );
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	3302      	adds	r3, #2
 800982c:	61bb      	str	r3, [r7, #24]
 800982e:	e05a      	b.n	80098e6 <DNS_ReadNameField+0xfe>
                }
                else
                {
                    uxIndex = 0U;
 8009830:	2300      	movs	r3, #0
 8009832:	61bb      	str	r3, [r7, #24]
 8009834:	e057      	b.n	80098e6 <DNS_ReadNameField+0xfe>
                /* 'uxIndex' points to the full name. Walk over the string. */
                while( ( uxIndex < uxSourceLen ) && ( pucByte[ uxIndex ] != ( uint8_t ) 0x00U ) )
                {
                    /* If this is not the first time through the loop, then add a
                     * separator in the output. */
                    if( ( uxNameLen > 0U ) )
 8009836:	69fb      	ldr	r3, [r7, #28]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d008      	beq.n	800984e <DNS_ReadNameField+0x66>
                    {
                        /*
                         * uxNameLen can never be greater than uxDestLen, since there are checks
                         * outside this condition, so the check is removed.
                         */
                        pxSet->pcName[ uxNameLen ] = '.';
 800983c:	687a      	ldr	r2, [r7, #4]
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	4413      	add	r3, r2
 8009842:	332c      	adds	r3, #44	@ 0x2c
 8009844:	222e      	movs	r2, #46	@ 0x2e
 8009846:	701a      	strb	r2, [r3, #0]
                        uxNameLen++;
 8009848:	69fb      	ldr	r3, [r7, #28]
 800984a:	3301      	adds	r3, #1
 800984c:	61fb      	str	r3, [r7, #28]
                    }

                    /* Process the first/next sub-string. */
                    uxCount = ( size_t ) pucByte[ uxIndex ];
 800984e:	68fa      	ldr	r2, [r7, #12]
 8009850:	69bb      	ldr	r3, [r7, #24]
 8009852:	4413      	add	r3, r2
 8009854:	781b      	ldrb	r3, [r3, #0]
 8009856:	617b      	str	r3, [r7, #20]

                    /* uxIndex should point to the first character now, unless uxCount
                     * is an offset field. */
                    uxIndex++;
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	3301      	adds	r3, #1
 800985c:	61bb      	str	r3, [r7, #24]

                    if( ( uxIndex + uxCount ) > uxSourceLen )
 800985e:	69ba      	ldr	r2, [r7, #24]
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	4413      	add	r3, r2
 8009864:	693a      	ldr	r2, [r7, #16]
 8009866:	429a      	cmp	r2, r3
 8009868:	d202      	bcs.n	8009870 <DNS_ReadNameField+0x88>
                    {
                        uxIndex = 0U;
 800986a:	2300      	movs	r3, #0
 800986c:	61bb      	str	r3, [r7, #24]
                        break;
 800986e:	e027      	b.n	80098c0 <DNS_ReadNameField+0xd8>
                    }

                    if( ( uxNameLen + uxCount ) >= uxDestLen )
 8009870:	69fa      	ldr	r2, [r7, #28]
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	4413      	add	r3, r2
 8009876:	683a      	ldr	r2, [r7, #0]
 8009878:	429a      	cmp	r2, r3
 800987a:	d812      	bhi.n	80098a2 <DNS_ReadNameField+0xba>
                    {
                        uxIndex = 0U;
 800987c:	2300      	movs	r3, #0
 800987e:	61bb      	str	r3, [r7, #24]
                        break;
 8009880:	e01e      	b.n	80098c0 <DNS_ReadNameField+0xd8>
                    {
                        /*
                         * uxNameLen can never be greater than uxDestLen, since there are checks
                         * outside this condition, so the check is removed.
                         */
                        pxSet->pcName[ uxNameLen ] = ( char ) pucByte[ uxIndex ];
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	69bb      	ldr	r3, [r7, #24]
 8009886:	4413      	add	r3, r2
 8009888:	7819      	ldrb	r1, [r3, #0]
 800988a:	687a      	ldr	r2, [r7, #4]
 800988c:	69fb      	ldr	r3, [r7, #28]
 800988e:	4413      	add	r3, r2
 8009890:	332c      	adds	r3, #44	@ 0x2c
 8009892:	460a      	mov	r2, r1
 8009894:	701a      	strb	r2, [r3, #0]
                        uxNameLen++;
 8009896:	69fb      	ldr	r3, [r7, #28]
 8009898:	3301      	adds	r3, #1
 800989a:	61fb      	str	r3, [r7, #28]
                        uxIndex++;
 800989c:	69bb      	ldr	r3, [r7, #24]
 800989e:	3301      	adds	r3, #1
 80098a0:	61bb      	str	r3, [r7, #24]
                    while( uxCount-- != 0U )
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	1e5a      	subs	r2, r3, #1
 80098a6:	617a      	str	r2, [r7, #20]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1ea      	bne.n	8009882 <DNS_ReadNameField+0x9a>
                while( ( uxIndex < uxSourceLen ) && ( pucByte[ uxIndex ] != ( uint8_t ) 0x00U ) )
 80098ac:	69ba      	ldr	r2, [r7, #24]
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d205      	bcs.n	80098c0 <DNS_ReadNameField+0xd8>
 80098b4:	68fa      	ldr	r2, [r7, #12]
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	4413      	add	r3, r2
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1ba      	bne.n	8009836 <DNS_ReadNameField+0x4e>
                    }
                }

                /* Confirm that a fully formed name was found. */
                if( uxIndex > 0U )
 80098c0:	69bb      	ldr	r3, [r7, #24]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00f      	beq.n	80098e6 <DNS_ReadNameField+0xfe>
                     * failing above check. Whenever we exit the loop otherwise, either
                     * pucByte[ uxIndex ] == 0 (which makes the check here unnecessary) or
                     * uxIndex >= uxSourceLen (which makes sure that we do not go in the 'if'
                     * case).
                     */
                    if( uxIndex < uxSourceLen )
 80098c6:	69ba      	ldr	r2, [r7, #24]
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	429a      	cmp	r2, r3
 80098cc:	d209      	bcs.n	80098e2 <DNS_ReadNameField+0xfa>
                    {
                        pxSet->pcName[ uxNameLen ] = '\0';
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	4413      	add	r3, r2
 80098d4:	332c      	adds	r3, #44	@ 0x2c
 80098d6:	2200      	movs	r2, #0
 80098d8:	701a      	strb	r2, [r3, #0]
                        uxIndex++;
 80098da:	69bb      	ldr	r3, [r7, #24]
 80098dc:	3301      	adds	r3, #1
 80098de:	61bb      	str	r3, [r7, #24]
 80098e0:	e001      	b.n	80098e6 <DNS_ReadNameField+0xfe>
                    }
                    else
                    {
                        uxIndex = 0U;
 80098e2:	2300      	movs	r3, #0
 80098e4:	61bb      	str	r3, [r7, #24]
                    }
                }
            }

            return uxIndex;
 80098e6:	69bb      	ldr	r3, [r7, #24]
        }
 80098e8:	4618      	mov	r0, r3
 80098ea:	3724      	adds	r7, #36	@ 0x24
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <DNS_SkipNameField>:
 *
 * @return It returns the number of bytes read, or zero when an error has occurred.
 */
    size_t DNS_SkipNameField( const uint8_t * pucByte,
                              size_t uxLength )
    {
 80098f4:	b480      	push	{r7}
 80098f6:	b087      	sub	sp, #28
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
        size_t uxChunkLength;
        size_t uxSourceLenCpy = uxLength;
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	617b      	str	r3, [r7, #20]
        size_t uxIndex = 0U;
 8009902:	2300      	movs	r3, #0
 8009904:	613b      	str	r3, [r7, #16]

        if( uxSourceLenCpy == 0U )
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d102      	bne.n	8009912 <DNS_SkipNameField+0x1e>
        {
            uxIndex = 0U;
 800990c:	2300      	movs	r3, #0
 800990e:	613b      	str	r3, [r7, #16]
 8009910:	e03f      	b.n	8009992 <DNS_SkipNameField+0x9e>
        }

        /* Determine if the name is the fully coded name, or an offset to the name
         * elsewhere in the message. */
        else if( ( pucByte[ uxIndex ] & dnsNAME_IS_OFFSET ) == dnsNAME_IS_OFFSET )
 8009912:	687a      	ldr	r2, [r7, #4]
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	4413      	add	r3, r2
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800991e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009920:	d11f      	bne.n	8009962 <DNS_SkipNameField+0x6e>
        {
            /* Jump over the two byte offset. */
            if( uxSourceLenCpy > sizeof( uint16_t ) )
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	2b02      	cmp	r3, #2
 8009926:	d903      	bls.n	8009930 <DNS_SkipNameField+0x3c>
            {
                uxIndex += sizeof( uint16_t );
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	3302      	adds	r3, #2
 800992c:	613b      	str	r3, [r7, #16]
 800992e:	e030      	b.n	8009992 <DNS_SkipNameField+0x9e>
            }
            else
            {
                uxIndex = 0U;
 8009930:	2300      	movs	r3, #0
 8009932:	613b      	str	r3, [r7, #16]
 8009934:	e02d      	b.n	8009992 <DNS_SkipNameField+0x9e>
            /* pucByte points to the full name. Walk over the string. */
            while( ( pucByte[ uxIndex ] != 0U ) && ( uxSourceLenCpy > 1U ) )
            {
                /* Conversion to size_t causes addition to be done
                 * in size_t */
                uxChunkLength = ( ( size_t ) pucByte[ uxIndex ] ) + 1U;
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	4413      	add	r3, r2
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	3301      	adds	r3, #1
 8009940:	60fb      	str	r3, [r7, #12]

                if( uxSourceLenCpy > uxChunkLength )
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	429a      	cmp	r2, r3
 8009948:	d908      	bls.n	800995c <DNS_SkipNameField+0x68>
                {
                    uxSourceLenCpy -= uxChunkLength;
 800994a:	697a      	ldr	r2, [r7, #20]
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	1ad3      	subs	r3, r2, r3
 8009950:	617b      	str	r3, [r7, #20]
                    uxIndex += uxChunkLength;
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	4413      	add	r3, r2
 8009958:	613b      	str	r3, [r7, #16]
 800995a:	e002      	b.n	8009962 <DNS_SkipNameField+0x6e>
                }
                else
                {
                    uxIndex = 0U;
 800995c:	2300      	movs	r3, #0
 800995e:	613b      	str	r3, [r7, #16]
                    break;
 8009960:	e008      	b.n	8009974 <DNS_SkipNameField+0x80>
            while( ( pucByte[ uxIndex ] != 0U ) && ( uxSourceLenCpy > 1U ) )
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	4413      	add	r3, r2
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d002      	beq.n	8009974 <DNS_SkipNameField+0x80>
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	2b01      	cmp	r3, #1
 8009972:	d8e0      	bhi.n	8009936 <DNS_SkipNameField+0x42>
                }
            }

            /* Confirm that a fully formed name was found. */
            if( uxIndex > 0U )
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d00b      	beq.n	8009992 <DNS_SkipNameField+0x9e>
            {
                if( pucByte[ uxIndex ] == 0U )
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	4413      	add	r3, r2
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d103      	bne.n	800998e <DNS_SkipNameField+0x9a>
                {
                    uxIndex++;
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	3301      	adds	r3, #1
 800998a:	613b      	str	r3, [r7, #16]
 800998c:	e001      	b.n	8009992 <DNS_SkipNameField+0x9e>
                }
                else
                {
                    uxIndex = 0U;
 800998e:	2300      	movs	r3, #0
 8009990:	613b      	str	r3, [r7, #16]
                }
            }
        }

        return uxIndex;
 8009992:	693b      	ldr	r3, [r7, #16]
    }
 8009994:	4618      	mov	r0, r3
 8009996:	371c      	adds	r7, #28
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr

080099a0 <DNS_ParseDNSReply>:
    uint32_t DNS_ParseDNSReply( uint8_t * pucUDPPayloadBuffer,
                                size_t uxBufferLength,
                                struct freertos_addrinfo ** ppxAddressInfo,
                                BaseType_t xExpected,
                                uint16_t usPort )
    {
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b0a0      	sub	sp, #128	@ 0x80
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	60b9      	str	r1, [r7, #8]
 80099aa:	607a      	str	r2, [r7, #4]
 80099ac:	603b      	str	r3, [r7, #0]
        ParseSet_t xSet;
        uint16_t x;
        BaseType_t xReturn = pdTRUE;
 80099ae:	2301      	movs	r3, #1
 80099b0:	67bb      	str	r3, [r7, #120]	@ 0x78
        uint32_t ulIPAddress = 0U;
 80099b2:	2300      	movs	r3, #0
 80099b4:	677b      	str	r3, [r7, #116]	@ 0x74
        BaseType_t xDNSHookReturn;

        ( void ) memset( &( xSet ), 0, sizeof( xSet ) );
 80099b6:	f107 0318 	add.w	r3, r7, #24
 80099ba:	2254      	movs	r2, #84	@ 0x54
 80099bc:	2100      	movs	r1, #0
 80099be:	4618      	mov	r0, r3
 80099c0:	f00e fe57 	bl	8018672 <memset>
        xSet.usPortNumber = usPort;
 80099c4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80099c8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        xSet.ppxLastAddress = &( xSet.pxLastAddress );
 80099ca:	f107 0318 	add.w	r3, r7, #24
 80099ce:	334c      	adds	r3, #76	@ 0x4c
 80099d0:	66bb      	str	r3, [r7, #104]	@ 0x68

        #if ( ipconfigUSE_DNS_CACHE == 1 ) || ( ipconfigDNS_USE_CALLBACKS == 1 )
            xSet.xDoStore = xExpected;
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	643b      	str	r3, [r7, #64]	@ 0x40
        #endif

        /* Ensure that the buffer is of at least minimal DNS message length. */
        if( uxBufferLength < sizeof( DNSMessage_t ) )
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	2b0b      	cmp	r3, #11
 80099da:	d802      	bhi.n	80099e2 <DNS_ParseDNSReply+0x42>
        {
            ( void ) xDNSHookReturn;
            xReturn = pdFALSE;
 80099dc:	2300      	movs	r3, #0
 80099de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80099e0:	e08d      	b.n	8009afe <DNS_ParseDNSReply+0x15e>
        }
        else
        {
            xSet.uxBufferLength = uxBufferLength;
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	62bb      	str	r3, [r7, #40]	@ 0x28
            xSet.uxSourceBytesRemaining = uxBufferLength;
 80099e6:	68bb      	ldr	r3, [r7, #8]
 80099e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
             * for easier access. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            xSet.pxDNSMessageHeader = ( ( DNSMessage_t * )
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	61bb      	str	r3, [r7, #24]
                                        pucUDPPayloadBuffer );

            /* Introduce a do {} while (0) to allow the use of breaks. */
            do
            {
                size_t uxBytesRead = 0U;
 80099ee:	2300      	movs	r3, #0
 80099f0:	617b      	str	r3, [r7, #20]
                size_t uxResult;
                BaseType_t xIsResponse = pdFALSE;
 80099f2:	2300      	movs	r3, #0
 80099f4:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Start at the first byte after the header. */
                xSet.pucUDPPayloadBuffer = pucUDPPayloadBuffer;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	623b      	str	r3, [r7, #32]
                /* Skip 12-byte header. */
                xSet.pucByte = &( pucUDPPayloadBuffer[ sizeof( DNSMessage_t ) ] );
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	330c      	adds	r3, #12
 80099fe:	627b      	str	r3, [r7, #36]	@ 0x24
                xSet.uxSourceBytesRemaining -= sizeof( DNSMessage_t );
 8009a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a02:	3b0c      	subs	r3, #12
 8009a04:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* The number of questions supplied. */
                xSet.usQuestions = FreeRTOS_ntohs( xSet.pxDNSMessageHeader->usQuestions );
 8009a06:	69bb      	ldr	r3, [r7, #24]
 8009a08:	889b      	ldrh	r3, [r3, #4]
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	83bb      	strh	r3, [r7, #28]
                /* The number of answer records. */
                xSet.usAnswers = FreeRTOS_ntohs( xSet.pxDNSMessageHeader->usAnswers );
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	88db      	ldrh	r3, [r3, #6]
 8009a12:	b29b      	uxth	r3, r3
 8009a14:	83fb      	strh	r3, [r7, #30]

                if( ( xSet.pxDNSMessageHeader->usFlags & dnsRX_FLAGS_MASK ) == dnsEXPECTED_RX_FLAGS )
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	885b      	ldrh	r3, [r3, #2]
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	f248 030f 	movw	r3, #32783	@ 0x800f
 8009a22:	4013      	ands	r3, r2
 8009a24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a28:	d112      	bne.n	8009a50 <DNS_ParseDNSReply+0xb0>
                {
                    xIsResponse = pdTRUE;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    if( xSet.usAnswers == 0U )
 8009a2e:	8bfb      	ldrh	r3, [r7, #30]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d102      	bne.n	8009a3a <DNS_ParseDNSReply+0x9a>
                    {
                        /* This is a response that does not include answers. */
                        xReturn = pdFALSE;
 8009a34:	2300      	movs	r3, #0
 8009a36:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009a38:	e061      	b.n	8009afe <DNS_ParseDNSReply+0x15e>
                    }

                    if( xSet.usQuestions == 0U )
 8009a3a:	8bbb      	ldrh	r3, [r7, #28]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d10d      	bne.n	8009a5c <DNS_ParseDNSReply+0xbc>
                            xSet.pcRequestedName = ( char * ) xSet.pucByte;
                        }
                        #endif

                        #if ( ipconfigUSE_DNS_CACHE == 1 ) || ( ipconfigDNS_USE_CALLBACKS == 1 )
                            uxResult = DNS_ReadNameField( &xSet,
 8009a40:	f107 0318 	add.w	r3, r7, #24
 8009a44:	211e      	movs	r1, #30
 8009a46:	4618      	mov	r0, r3
 8009a48:	f7ff fece 	bl	80097e8 <DNS_ReadNameField>
 8009a4c:	6738      	str	r0, [r7, #112]	@ 0x70
 8009a4e:	e005      	b.n	8009a5c <DNS_ParseDNSReply+0xbc>
                        #endif
                    }
                }
                else
                {
                    if( xSet.usQuestions == 0U )
 8009a50:	8bbb      	ldrh	r3, [r7, #28]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d102      	bne.n	8009a5c <DNS_ParseDNSReply+0xbc>
                    {
                        /* This is a query that does not include any question. */
                        xReturn = pdFALSE;
 8009a56:	2300      	movs	r3, #0
 8009a58:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009a5a:	e050      	b.n	8009afe <DNS_ParseDNSReply+0x15e>
                    }
                }

                for( x = 0U; x < xSet.usQuestions; x++ )
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8009a62:	e036      	b.n	8009ad2 <DNS_ParseDNSReply+0x132>
                        }
                    }
                    #endif

                    #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                        if( x == 0U )
 8009a64:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d107      	bne.n	8009a7c <DNS_ParseDNSReply+0xdc>
                        {
                            uxResult = DNS_ReadNameField( &xSet,
 8009a6c:	f107 0318 	add.w	r3, r7, #24
 8009a70:	211e      	movs	r1, #30
 8009a72:	4618      	mov	r0, r3
 8009a74:	f7ff feb8 	bl	80097e8 <DNS_ReadNameField>
 8009a78:	6738      	str	r0, [r7, #112]	@ 0x70
 8009a7a:	e006      	b.n	8009a8a <DNS_ParseDNSReply+0xea>
                        }
                        else
                    #endif /* ipconfigUSE_DNS_CACHE || ipconfigDNS_USE_CALLBACKS || ipconfigUSE_MDNS || ipconfigUSE_LLMNR */
                    {
                        /* Skip the variable length pcName field. */
                        uxResult = DNS_SkipNameField( xSet.pucByte,
 8009a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a80:	4611      	mov	r1, r2
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7ff ff36 	bl	80098f4 <DNS_SkipNameField>
 8009a88:	6738      	str	r0, [r7, #112]	@ 0x70
                                                      xSet.uxSourceBytesRemaining );
                    }

                    /* Check for a malformed response. */
                    if( uxResult == 0U )
 8009a8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d102      	bne.n	8009a96 <DNS_ParseDNSReply+0xf6>
                    {
                        xReturn = pdFALSE;
 8009a90:	2300      	movs	r3, #0
 8009a92:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009a94:	e022      	b.n	8009adc <DNS_ParseDNSReply+0x13c>
                    }

                    uxBytesRead += uxResult;
 8009a96:	697a      	ldr	r2, [r7, #20]
 8009a98:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a9a:	4413      	add	r3, r2
 8009a9c:	617b      	str	r3, [r7, #20]
                    xSet.pucByte = &( xSet.pucByte[ uxResult ] );
 8009a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009aa0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009aa2:	4413      	add	r3, r2
 8009aa4:	627b      	str	r3, [r7, #36]	@ 0x24
                    xSet.uxSourceBytesRemaining -= uxResult;
 8009aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009aa8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009aaa:	1ad3      	subs	r3, r2, r3
 8009aac:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Check the remaining buffer size. */
                    if( xSet.uxSourceBytesRemaining >= sizeof( uint32_t ) )
 8009aae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ab0:	2b03      	cmp	r3, #3
 8009ab2:	d906      	bls.n	8009ac2 <DNS_ParseDNSReply+0x122>
                            xSet.usClass = usChar2u16( &( xSet.pucByte[ 2 ] ) );
                        }
                        #endif /* ipconfigUSE_LLMNR */

                        /* Skip the type and class fields. */
                        xSet.pucByte = &( xSet.pucByte[ sizeof( uint32_t ) ] );
 8009ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ab6:	3304      	adds	r3, #4
 8009ab8:	627b      	str	r3, [r7, #36]	@ 0x24
                        xSet.uxSourceBytesRemaining -= sizeof( uint32_t );
 8009aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009abc:	3b04      	subs	r3, #4
 8009abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ac0:	e002      	b.n	8009ac8 <DNS_ParseDNSReply+0x128>
                    }
                    else
                    {
                        xReturn = pdFALSE;
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	67bb      	str	r3, [r7, #120]	@ 0x78
                        break;
 8009ac6:	e009      	b.n	8009adc <DNS_ParseDNSReply+0x13c>
                for( x = 0U; x < xSet.usQuestions; x++ )
 8009ac8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8009acc:	3301      	adds	r3, #1
 8009ace:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
 8009ad2:	8bbb      	ldrh	r3, [r7, #28]
 8009ad4:	f8b7 207e 	ldrh.w	r2, [r7, #126]	@ 0x7e
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d3c3      	bcc.n	8009a64 <DNS_ParseDNSReply+0xc4>
                    }
                } /* for( x = 0U; x < xSet.usQuestions; x++ ) */

                if( xReturn == pdFALSE )
 8009adc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d00c      	beq.n	8009afc <DNS_ParseDNSReply+0x15c>
                {
                    /* No need to proceed. Break out of the do-while loop. */
                    break;
                }

                if( xIsResponse == pdTRUE )
 8009ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d10a      	bne.n	8009afe <DNS_ParseDNSReply+0x15e>
                {
                    /* Search through the answer records. */
                    ulIPAddress = parseDNSAnswer( &( xSet ), ppxAddressInfo, &uxBytesRead );
 8009ae8:	f107 0214 	add.w	r2, r7, #20
 8009aec:	f107 0318 	add.w	r3, r7, #24
 8009af0:	6879      	ldr	r1, [r7, #4]
 8009af2:	4618      	mov	r0, r3
 8009af4:	f000 f813 	bl	8009b1e <parseDNSAnswer>
 8009af8:	6778      	str	r0, [r7, #116]	@ 0x74
 8009afa:	e000      	b.n	8009afe <DNS_ParseDNSReply+0x15e>
                    break;
 8009afc:	bf00      	nop
                #endif /* ipconfigUSE_LLMNR == 1 */
                ( void ) uxBytesRead;
            } while( ipFALSE_BOOL );
        }

        if( xReturn == pdFALSE )
 8009afe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d102      	bne.n	8009b0a <DNS_ParseDNSReply+0x16a>
        {
            /* There was an error while parsing the DNS response. Return error code. */
            ulIPAddress = ( uint32_t ) dnsPARSE_ERROR;
 8009b04:	2300      	movs	r3, #0
 8009b06:	677b      	str	r3, [r7, #116]	@ 0x74
 8009b08:	e004      	b.n	8009b14 <DNS_ParseDNSReply+0x174>
        }
        else if( xExpected == pdFALSE )
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d101      	bne.n	8009b14 <DNS_ParseDNSReply+0x174>
        {
            /* Do not return a valid IP-address in case the reply was not expected. */
            ulIPAddress = 0U;
 8009b10:	2300      	movs	r3, #0
 8009b12:	677b      	str	r3, [r7, #116]	@ 0x74
        else
        {
            /* The IP-address found will be returned. */
        }

        return ulIPAddress;
 8009b14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
    }
 8009b16:	4618      	mov	r0, r3
 8009b18:	3780      	adds	r7, #128	@ 0x80
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}

08009b1e <parseDNSAnswer>:
 * @return pdTRUE when successful, otherwise pdFALSE.
 */
    uint32_t parseDNSAnswer( ParseSet_t * pxSet,
                             struct freertos_addrinfo ** ppxAddressInfo,
                             size_t * uxBytesRead )
    {
 8009b1e:	b590      	push	{r4, r7, lr}
 8009b20:	b0a7      	sub	sp, #156	@ 0x9c
 8009b22:	af02      	add	r7, sp, #8
 8009b24:	60f8      	str	r0, [r7, #12]
 8009b26:	60b9      	str	r1, [r7, #8]
 8009b28:	607a      	str	r2, [r7, #4]
        uint16_t x;
        size_t uxResult;
        uint32_t ulReturnIPAddress = 0U;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        const uint16_t usCount = ( uint16_t ) ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY;
 8009b30:	2301      	movs	r3, #1
 8009b32:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
        BaseType_t xReturn = pdTRUE;
 8009b36:	2301      	movs	r3, #1
 8009b38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        const DNSAnswerRecord_t * pxDNSAnswerRecord;
        IPv46_Address_t xIP_Address;

        struct freertos_addrinfo * pxNewAddress = NULL;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        for( x = 0U; x < pxSet->usAnswers; x++ )
 8009b42:	2300      	movs	r3, #0
 8009b44:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009b48:	e16b      	b.n	8009e22 <parseDNSAnswer+0x304>
        {
            BaseType_t xDoAccept = pdFALSE;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	67fb      	str	r3, [r7, #124]	@ 0x7c

            if( pxSet->usNumARecordsStored >= usCount )
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009b52:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8009b56:	429a      	cmp	r2, r3
 8009b58:	f240 816b 	bls.w	8009e32 <parseDNSAnswer+0x314>
            {
                /* Only count ipconfigDNS_CACHE_ADDRESSES_PER_ENTRY number of records. */
                break;
            }

            uxResult = DNS_SkipNameField( pxSet->pucByte,
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	68da      	ldr	r2, [r3, #12]
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	695b      	ldr	r3, [r3, #20]
 8009b64:	4619      	mov	r1, r3
 8009b66:	4610      	mov	r0, r2
 8009b68:	f7ff fec4 	bl	80098f4 <DNS_SkipNameField>
 8009b6c:	6778      	str	r0, [r7, #116]	@ 0x74
                                          pxSet->uxSourceBytesRemaining );

            /* Check for a malformed response. */
            if( uxResult == 0U )
 8009b6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d103      	bne.n	8009b7c <parseDNSAnswer+0x5e>
            {
                xReturn = pdFALSE;
 8009b74:	2300      	movs	r3, #0
 8009b76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                break;
 8009b7a:	e15b      	b.n	8009e34 <parseDNSAnswer+0x316>
            }

            if( uxBytesRead != NULL )
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d005      	beq.n	8009b8e <parseDNSAnswer+0x70>
            {
                *uxBytesRead += uxResult;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009b88:	441a      	add	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	601a      	str	r2, [r3, #0]
            }

            pxSet->pucByte = &( pxSet->pucByte[ uxResult ] );
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	68da      	ldr	r2, [r3, #12]
 8009b92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009b94:	441a      	add	r2, r3
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	60da      	str	r2, [r3, #12]
            pxSet->uxSourceBytesRemaining -= uxResult;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	695a      	ldr	r2, [r3, #20]
 8009b9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009ba0:	1ad2      	subs	r2, r2, r3
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	615a      	str	r2, [r3, #20]

            /* Is there enough data for an IPv4 A record answer and, if so,
             * is this an A record? */
            if( pxSet->uxSourceBytesRemaining < sizeof( uint16_t ) )
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	695b      	ldr	r3, [r3, #20]
 8009baa:	2b01      	cmp	r3, #1
 8009bac:	d803      	bhi.n	8009bb6 <parseDNSAnswer+0x98>
            {
                xReturn = pdFALSE;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                break;
 8009bb4:	e13e      	b.n	8009e34 <parseDNSAnswer+0x316>
            }

            pxSet->usType = usChar2u16( pxSet->pucByte );
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f001 fe58 	bl	800b870 <usChar2u16>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	831a      	strh	r2, [r3, #24]

            if( pxSet->usType == ( uint16_t ) dnsTYPE_AAAA_HOST )
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	8b1b      	ldrh	r3, [r3, #24]
 8009bcc:	2b1c      	cmp	r3, #28
 8009bce:	d10c      	bne.n	8009bea <parseDNSAnswer+0xcc>
            {
                pxSet->uxAddressLength = ipSIZE_OF_IPv6_ADDRESS;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	2210      	movs	r2, #16
 8009bd4:	621a      	str	r2, [r3, #32]

                if( pxSet->uxSourceBytesRemaining >= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ) )
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	695a      	ldr	r2, [r3, #20]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	6a1b      	ldr	r3, [r3, #32]
 8009bde:	330a      	adds	r3, #10
 8009be0:	429a      	cmp	r2, r3
 8009be2:	d323      	bcc.n	8009c2c <parseDNSAnswer+0x10e>
                {
                    xDoAccept = pdTRUE;
 8009be4:	2301      	movs	r3, #1
 8009be6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009be8:	e020      	b.n	8009c2c <parseDNSAnswer+0x10e>
                }
            }
            else if( pxSet->usType == ( uint16_t ) dnsTYPE_A_HOST )
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	8b1b      	ldrh	r3, [r3, #24]
 8009bee:	2b01      	cmp	r3, #1
 8009bf0:	d11c      	bne.n	8009c2c <parseDNSAnswer+0x10e>
            {
                pxSet->uxAddressLength = ipSIZE_OF_IPv4_ADDRESS;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2204      	movs	r2, #4
 8009bf6:	621a      	str	r2, [r3, #32]

                if( pxSet->uxSourceBytesRemaining >= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ) )
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	695a      	ldr	r2, [r3, #20]
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	6a1b      	ldr	r3, [r3, #32]
 8009c00:	330a      	adds	r3, #10
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d312      	bcc.n	8009c2c <parseDNSAnswer+0x10e>
                     * invoke the user callback and also store this invalid address in our cache. */
                    void * pvCopyDest;
                    const void * pvCopySource;
                    uint32_t ulTestAddress;

                    pvCopySource = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	330a      	adds	r3, #10
 8009c0c:	673b      	str	r3, [r7, #112]	@ 0x70
                    pvCopyDest = &( ulTestAddress );
 8009c0e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009c12:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    ( void ) memcpy( pvCopyDest, pvCopySource, pxSet->uxAddressLength );
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6a1b      	ldr	r3, [r3, #32]
 8009c18:	461a      	mov	r2, r3
 8009c1a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8009c1c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009c1e:	f00e fe02 	bl	8018826 <memcpy>

                    if( ulTestAddress != 0U )
 8009c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d001      	beq.n	8009c2c <parseDNSAnswer+0x10e>
                    {
                        xDoAccept = pdTRUE;
 8009c28:	2301      	movs	r3, #1
 8009c2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
            {
                /* Unknown host type, AAAA nor A.
                 * 'xDoAccept' was already initialised as pdFALSE. */
            }

            if( xDoAccept != pdFALSE )
 8009c2c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	f000 80bf 	beq.w	8009db2 <parseDNSAnswer+0x294>
                 * fields of the structure. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxDNSAnswerRecord = ( ( DNSAnswerRecord_t * ) pxSet->pucByte );
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	68db      	ldr	r3, [r3, #12]
 8009c38:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Sanity check the data length of an IPv4 answer. */
                if( FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ) ==
 8009c3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c3c:	891b      	ldrh	r3, [r3, #8]
 8009c3e:	b29a      	uxth	r2, r3
                    ( uint16_t ) pxSet->uxAddressLength )
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	6a1b      	ldr	r3, [r3, #32]
                if( FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ) ==
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	429a      	cmp	r2, r3
 8009c48:	f040 80a1 	bne.w	8009d8e <parseDNSAnswer+0x270>
                {
                    if( pxSet->uxAddressLength == ipSIZE_OF_IPv6_ADDRESS ) /*No check needed for pxSet->usType as uxAddressLength is set based on usType*/
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6a1b      	ldr	r3, [r3, #32]
 8009c50:	2b10      	cmp	r3, #16
 8009c52:	d11c      	bne.n	8009c8e <parseDNSAnswer+0x170>
                    {
                        ( void ) memcpy( xIP_Address.xIPAddress.xIP_IPv6.ucBytes,
                                         &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] ),
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	330a      	adds	r3, #10
                        ( void ) memcpy( xIP_Address.xIPAddress.xIP_IPv6.ucBytes,
 8009c5a:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8009c5e:	6818      	ldr	r0, [r3, #0]
 8009c60:	6859      	ldr	r1, [r3, #4]
 8009c62:	689a      	ldr	r2, [r3, #8]
 8009c64:	68db      	ldr	r3, [r3, #12]
 8009c66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
                                         ipSIZE_OF_IPv6_ADDRESS );

                        #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                            if( ppxAddressInfo != NULL )
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d009      	beq.n	8009c82 <parseDNSAnswer+0x164>
                            {
                                pxNewAddress = pxNew_AddrInfo( pxSet->pcName, FREERTOS_AF_INET6, xIP_Address.xIPAddress.xIP_IPv6.ucBytes );
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	332c      	adds	r3, #44	@ 0x2c
 8009c72:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8009c76:	210a      	movs	r1, #10
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f7ff fa29 	bl	80090d0 <pxNew_AddrInfo>
 8009c7e:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
                            }
                        #endif

                        xIP_Address.xIs_IPv6 = pdTRUE;
 8009c82:	2301      	movs	r3, #1
 8009c84:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Return non-zero to inform the caller that a valid
                         * IPv6 address was found. */
                        pxSet->ulIPAddress = 1U;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	2201      	movs	r2, #1
 8009c8a:	61da      	str	r2, [r3, #28]
 8009c8c:	e021      	b.n	8009cd2 <parseDNSAnswer+0x1b4>
                        /*
                         * Use helper variables for memcpy() to remain
                         * compliant with MISRA Rule 21.15.  These should be
                         * optimized away.
                         */
                        pvCopySource = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	68db      	ldr	r3, [r3, #12]
 8009c92:	330a      	adds	r3, #10
 8009c94:	663b      	str	r3, [r7, #96]	@ 0x60
                        pvCopyDest = &( pxSet->ulIPAddress );
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	331c      	adds	r3, #28
 8009c9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        ( void ) memcpy( pvCopyDest, pvCopySource, pxSet->uxAddressLength );
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	6a1b      	ldr	r3, [r3, #32]
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009ca4:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8009ca6:	f00e fdbe 	bl	8018826 <memcpy>

                        #if ( ( ipconfigUSE_DNS_CACHE != 0 ) || ( ipconfigDNS_USE_CALLBACKS != 0 ) || ( ipconfigUSE_MDNS != 0 ) || ( ipconfigUSE_LLMNR != 0 ) )
                            if( ppxAddressInfo != NULL )
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d00b      	beq.n	8009cc8 <parseDNSAnswer+0x1aa>
                            {
                                const uint8_t * ucBytes = ( uint8_t * ) &( pxSet->ulIPAddress );
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	331c      	adds	r3, #28
 8009cb4:	65bb      	str	r3, [r7, #88]	@ 0x58

                                pxNewAddress = pxNew_AddrInfo( pxSet->pcName, FREERTOS_AF_INET4, ucBytes );
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	332c      	adds	r3, #44	@ 0x2c
 8009cba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009cbc:	2102      	movs	r1, #2
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f7ff fa06 	bl	80090d0 <pxNew_AddrInfo>
 8009cc4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
                            }
                        #endif

                        xIP_Address.xIPAddress.ulIP_IPv4 = pxSet->ulIPAddress;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	69db      	ldr	r3, [r3, #28]
 8009ccc:	643b      	str	r3, [r7, #64]	@ 0x40
                        xIP_Address.xIs_IPv6 = pdFALSE;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	653b      	str	r3, [r7, #80]	@ 0x50
                    }

                    if( pxNewAddress != NULL )
 8009cd2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d013      	beq.n	8009d02 <parseDNSAnswer+0x1e4>
                    {
                        if( *( ppxAddressInfo ) == NULL )
 8009cda:	68bb      	ldr	r3, [r7, #8]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d104      	bne.n	8009cec <parseDNSAnswer+0x1ce>
                        {
                            /* For the first address found. */
                            *( ppxAddressInfo ) = pxNewAddress;
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009ce8:	601a      	str	r2, [r3, #0]
 8009cea:	e004      	b.n	8009cf6 <parseDNSAnswer+0x1d8>
                        }
                        else
                        {
                            /* For the next address found. */
                            *( pxSet->ppxLastAddress ) = pxNewAddress;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cf0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009cf4:	601a      	str	r2, [r3, #0]
                        }

                        pxSet->ppxLastAddress = &( pxNewAddress->ai_next );
 8009cf6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009cfa:	f103 021c 	add.w	r2, r3, #28
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	651a      	str	r2, [r3, #80]	@ 0x50

                    #if ( ipconfigDNS_USE_CALLBACKS == 1 )
                    {
                        BaseType_t xCallbackResult;

                        xCallbackResult = xDNSDoCallback( pxSet, ( ppxAddressInfo != NULL ) ? *( ppxAddressInfo ) : NULL );
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d002      	beq.n	8009d0e <parseDNSAnswer+0x1f0>
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	e000      	b.n	8009d10 <parseDNSAnswer+0x1f2>
 8009d0e:	2300      	movs	r3, #0
 8009d10:	4619      	mov	r1, r3
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f7ff fc7a 	bl	800960c <xDNSDoCallback>
 8009d18:	6578      	str	r0, [r7, #84]	@ 0x54

                        /* See if any asynchronous call was made to FreeRTOS_gethostbyname_a() */
                        if( xCallbackResult != pdFALSE )
 8009d1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d002      	beq.n	8009d26 <parseDNSAnswer+0x208>
                        {
                            /* This device has requested this DNS look-up.
                             * The result may be stored in the DNS cache. */
                            pxSet->xDoStore = pdTRUE;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2201      	movs	r2, #1
 8009d24:	629a      	str	r2, [r3, #40]	@ 0x28
                    {
                        char cBuffer[ 40 ];

                        /* The reply will only be stored in the DNS cache when the
                         * request was issued by this device. */
                        if( pxSet->xDoStore != pdFALSE )
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d011      	beq.n	8009d52 <parseDNSAnswer+0x234>
                        {
                            ( void ) FreeRTOS_dns_update(
                                pxSet->pcName,
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f103 002c 	add.w	r0, r3, #44	@ 0x2c
                                &xIP_Address,
                                pxDNSAnswerRecord->ulTTL,
 8009d34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d36:	685a      	ldr	r2, [r3, #4]
                            ( void ) FreeRTOS_dns_update(
 8009d38:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	9300      	str	r3, [sp, #0]
 8009d40:	2300      	movs	r3, #0
 8009d42:	f7ff fa5a 	bl	80091fa <FreeRTOS_dns_update>
                                pdFALSE,
                                NULL );
                            pxSet->usNumARecordsStored++; /* Track # of A records stored */
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	b29a      	uxth	r2, r3
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	849a      	strh	r2, [r3, #36]	@ 0x24
                        }

                        if( pxSet->usType == ( uint16_t ) dnsTYPE_AAAA_HOST )
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	8b1b      	ldrh	r3, [r3, #24]
 8009d56:	2b1c      	cmp	r3, #28
 8009d58:	d108      	bne.n	8009d6c <parseDNSAnswer+0x24e>
                        {
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET6, ( const void * ) xIP_Address.xIPAddress.xIP_IPv6.ucBytes, cBuffer, sizeof( cBuffer ) );
 8009d5a:	f107 0214 	add.w	r2, r7, #20
 8009d5e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8009d62:	2328      	movs	r3, #40	@ 0x28
 8009d64:	200a      	movs	r0, #10
 8009d66:	f003 fbe5 	bl	800d534 <FreeRTOS_inet_ntop>
 8009d6a:	e008      	b.n	8009d7e <parseDNSAnswer+0x260>
                                               ( pxSet->xDoStore != 0 ) ? "" : " NOT" ) );
                        }
                        else
                        {
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET,
                                                         ( const void * ) &( pxSet->ulIPAddress ),
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f103 011c 	add.w	r1, r3, #28
                            ( void ) FreeRTOS_inet_ntop( FREERTOS_AF_INET,
 8009d72:	f107 0214 	add.w	r2, r7, #20
 8009d76:	2328      	movs	r3, #40	@ 0x28
 8009d78:	2002      	movs	r0, #2
 8009d7a:	f003 fbdb 	bl	800d534 <FreeRTOS_inet_ntop>
                                               ( pxSet->xDoStore != 0 ) ? "" : " NOT" ) );
                        }
                    }
                    #endif /* ipconfigUSE_DNS_CACHE */

                    if( ulReturnIPAddress == 0U )
 8009d7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d103      	bne.n	8009d8e <parseDNSAnswer+0x270>
                    {
                        /* Here pxSet->ulIPAddress should be not equal tp 0 since pxSet->ulIPAddress is copied from
                         * pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] and os verified to be non zero above. */
                        /* Remember the first IP-address that is found. */
                        ulReturnIPAddress = pxSet->ulIPAddress;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	69db      	ldr	r3, [r3, #28]
 8009d8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                    FreeRTOS_printf( ( "DNS sanity check failed: %u != %u\n",
                                       FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength ),
                                       ( unsigned ) pxSet->uxAddressLength ) );
                }

                pxSet->pucByte = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength ] );
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	68da      	ldr	r2, [r3, #12]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	330a      	adds	r3, #10
 8009d98:	441a      	add	r2, r3
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	60da      	str	r2, [r3, #12]
                pxSet->uxSourceBytesRemaining -= ( sizeof( DNSAnswerRecord_t ) + pxSet->uxAddressLength );
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	695a      	ldr	r2, [r3, #20]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6a1b      	ldr	r3, [r3, #32]
 8009da6:	1ad3      	subs	r3, r2, r3
 8009da8:	f1a3 020a 	sub.w	r2, r3, #10
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	615a      	str	r2, [r3, #20]
 8009db0:	e032      	b.n	8009e18 <parseDNSAnswer+0x2fa>
            }
            else if( pxSet->uxSourceBytesRemaining >= sizeof( DNSAnswerRecord_t ) )
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	695b      	ldr	r3, [r3, #20]
 8009db6:	2b09      	cmp	r3, #9
 8009db8:	d92e      	bls.n	8009e18 <parseDNSAnswer+0x2fa>
                /* Cast the response to DNSAnswerRecord for easy access to fields of the DNS response. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxDNSAnswerRecord = ( ( DNSAnswerRecord_t * ) pxSet->pucByte );
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	66bb      	str	r3, [r7, #104]	@ 0x68

                pxSet->pucByte = &( pxSet->pucByte[ sizeof( DNSAnswerRecord_t ) ] );
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	68db      	ldr	r3, [r3, #12]
 8009dc4:	f103 020a 	add.w	r2, r3, #10
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	60da      	str	r2, [r3, #12]
                pxSet->uxSourceBytesRemaining -= sizeof( DNSAnswerRecord_t );
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	695b      	ldr	r3, [r3, #20]
 8009dd0:	f1a3 020a 	sub.w	r2, r3, #10
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	615a      	str	r2, [r3, #20]

                /* Determine the length of the answer data from the header. */
                usDataLength = FreeRTOS_ntohs( pxDNSAnswerRecord->usDataLength );
 8009dd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009dda:	7a1a      	ldrb	r2, [r3, #8]
 8009ddc:	7a5b      	ldrb	r3, [r3, #9]
 8009dde:	021b      	lsls	r3, r3, #8
 8009de0:	4313      	orrs	r3, r2
 8009de2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

                /* Jump over the answer. */
                if( pxSet->uxSourceBytesRemaining >= usDataLength )
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	695a      	ldr	r2, [r3, #20]
 8009dea:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d30e      	bcc.n	8009e10 <parseDNSAnswer+0x2f2>
                {
                    pxSet->pucByte = &( pxSet->pucByte[ usDataLength ] );
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	68da      	ldr	r2, [r3, #12]
 8009df6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8009dfa:	441a      	add	r2, r3
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	60da      	str	r2, [r3, #12]
                    pxSet->uxSourceBytesRemaining -= usDataLength;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	695a      	ldr	r2, [r3, #20]
 8009e04:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8009e08:	1ad2      	subs	r2, r2, r3
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	615a      	str	r2, [r3, #20]
 8009e0e:	e003      	b.n	8009e18 <parseDNSAnswer+0x2fa>
                }
                else
                {
                    /* Malformed response. */
                    xReturn = pdFALSE;
 8009e10:	2300      	movs	r3, #0
 8009e12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                    break;
 8009e16:	e00d      	b.n	8009e34 <parseDNSAnswer+0x316>
        for( x = 0U; x < pxSet->usAnswers; x++ )
 8009e18:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009e1c:	3301      	adds	r3, #1
 8009e1e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	88db      	ldrh	r3, [r3, #6]
 8009e26:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	f4ff ae8d 	bcc.w	8009b4a <parseDNSAnswer+0x2c>
 8009e30:	e000      	b.n	8009e34 <parseDNSAnswer+0x316>
                break;
 8009e32:	bf00      	nop
            {
                /* Do nothing */
            }
        }

        return ( xReturn != 0 ) ? ulReturnIPAddress : 0U;
 8009e34:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d002      	beq.n	8009e42 <parseDNSAnswer+0x324>
 8009e3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009e40:	e000      	b.n	8009e44 <parseDNSAnswer+0x326>
 8009e42:	2300      	movs	r3, #0
    }
 8009e44:	4618      	mov	r0, r3
 8009e46:	3794      	adds	r7, #148	@ 0x94
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd90      	pop	{r4, r7, pc}

08009e4c <ProcessICMPPacket>:
 *
 * @return eReleaseBuffer when the message buffer should be released, or eReturnEthernetFrame
 *                        when the packet should be returned.
 */
    eFrameProcessingResult_t ProcessICMPPacket( const NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b086      	sub	sp, #24
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
        eFrameProcessingResult_t eReturn = eReleaseBuffer;
 8009e54:	2300      	movs	r3, #0
 8009e56:	75fb      	strb	r3, [r7, #23]

        iptraceICMP_PACKET_RECEIVED();

        configASSERT( pxNetworkBuffer->xDataLength >= sizeof( ICMPPacket_t ) );
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e5c:	2b29      	cmp	r3, #41	@ 0x29
 8009e5e:	d80d      	bhi.n	8009e7c <ProcessICMPPacket+0x30>
	__asm volatile
 8009e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e64:	b672      	cpsid	i
 8009e66:	f383 8811 	msr	BASEPRI, r3
 8009e6a:	f3bf 8f6f 	isb	sy
 8009e6e:	f3bf 8f4f 	dsb	sy
 8009e72:	b662      	cpsie	i
 8009e74:	60fb      	str	r3, [r7, #12]
}
 8009e76:	bf00      	nop
 8009e78:	bf00      	nop
 8009e7a:	e7fd      	b.n	8009e78 <ProcessICMPPacket+0x2c>

        if( pxNetworkBuffer->xDataLength >= sizeof( ICMPPacket_t ) )
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e80:	2b29      	cmp	r3, #41	@ 0x29
 8009e82:	d915      	bls.n	8009eb0 <ProcessICMPPacket+0x64>
             * fields of ICMP packet. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            ICMPPacket_t * pxICMPPacket = ( ( ICMPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e88:	613b      	str	r3, [r7, #16]

            switch( pxICMPPacket->xICMPHeader.ucTypeOfMessage )
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d008      	beq.n	8009ea6 <ProcessICMPPacket+0x5a>
 8009e94:	2b08      	cmp	r3, #8
 8009e96:	d10a      	bne.n	8009eae <ProcessICMPPacket+0x62>
            {
                case ipICMP_ECHO_REQUEST:
                    #if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 )
                    {
                        eReturn = prvProcessICMPEchoRequest( pxICMPPacket, pxNetworkBuffer );
 8009e98:	6879      	ldr	r1, [r7, #4]
 8009e9a:	6938      	ldr	r0, [r7, #16]
 8009e9c:	f000 f80d 	bl	8009eba <prvProcessICMPEchoRequest>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	75fb      	strb	r3, [r7, #23]
                    }
                    #endif /* ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) */
                    break;
 8009ea4:	e004      	b.n	8009eb0 <ProcessICMPPacket+0x64>

                case ipICMP_ECHO_REPLY:
                    #if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
                    {
                        prvProcessICMPEchoReply( pxICMPPacket );
 8009ea6:	6938      	ldr	r0, [r7, #16]
 8009ea8:	f000 f833 	bl	8009f12 <prvProcessICMPEchoReply>
                    }
                    #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
                    break;
 8009eac:	e000      	b.n	8009eb0 <ProcessICMPPacket+0x64>

                default:
                    /* Only ICMP echo packets are handled. */
                    break;
 8009eae:	bf00      	nop
            }
        }

        return eReturn;
 8009eb0:	7dfb      	ldrb	r3, [r7, #23]
    }
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3718      	adds	r7, #24
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}

08009eba <prvProcessICMPEchoRequest>:
 * @param pxNetworkBuffer Pointer to the network buffer containing the ICMP packet.
 * @returns Function returns eReturnEthernetFrame.
 */
    static eFrameProcessingResult_t prvProcessICMPEchoRequest( ICMPPacket_t * const pxICMPPacket,
                                                               const NetworkBufferDescriptor_t * const pxNetworkBuffer )
    {
 8009eba:	b480      	push	{r7}
 8009ebc:	b087      	sub	sp, #28
 8009ebe:	af00      	add	r7, sp, #0
 8009ec0:	6078      	str	r0, [r7, #4]
 8009ec2:	6039      	str	r1, [r7, #0]
        ICMPHeader_t * pxICMPHeader;
        IPHeader_t * pxIPHeader;
        uint32_t ulIPAddress;

        pxICMPHeader = &( pxICMPPacket->xICMPHeader );
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	3322      	adds	r3, #34	@ 0x22
 8009ec8:	617b      	str	r3, [r7, #20]
        pxIPHeader = &( pxICMPPacket->xIPHeader );
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	330e      	adds	r3, #14
 8009ece:	613b      	str	r3, [r7, #16]

        /* The checksum can be checked here - but a ping reply should be
         * returned even if the checksum is incorrect so the other end can
         * tell that the ping was received - even if the ping reply contains
         * invalid data. */
        pxICMPHeader->ucTypeOfMessage = ( uint8_t ) ipICMP_ECHO_REPLY;
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	701a      	strb	r2, [r3, #0]
        ulIPAddress = pxIPHeader->ulDestinationIPAddress;
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	691b      	ldr	r3, [r3, #16]
 8009eda:	60fb      	str	r3, [r7, #12]
        pxIPHeader->ulDestinationIPAddress = pxIPHeader->ulSourceIPAddress;
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	68da      	ldr	r2, [r3, #12]
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	611a      	str	r2, [r3, #16]
        pxIPHeader->ulSourceIPAddress = ulIPAddress;
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	60da      	str	r2, [r3, #12]
        /* Update the TTL field. */
        pxIPHeader->ucTimeToLive = ipconfigICMP_TIME_TO_LIVE;
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	2240      	movs	r2, #64	@ 0x40
 8009eee:	721a      	strb	r2, [r3, #8]
         * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
         */
        #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
            pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
        #else
            pxIPHeader->usFragmentOffset = 0U;
 8009ef0:	693b      	ldr	r3, [r7, #16]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	719a      	strb	r2, [r3, #6]
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	71da      	strb	r2, [r3, #7]
            /* Just to prevent compiler warnings about unused parameters. */
            ( void ) pxNetworkBuffer;

            /* Many EMAC peripherals will only calculate the ICMP checksum
             * correctly if the field is nulled beforehand. */
            pxICMPHeader->usChecksum = 0U;
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	2200      	movs	r2, #0
 8009efe:	709a      	strb	r2, [r3, #2]
 8009f00:	2200      	movs	r2, #0
 8009f02:	70da      	strb	r2, [r3, #3]
        }
        #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */

        return eReturnEthernetFrame;
 8009f04:	2302      	movs	r3, #2
    }
 8009f06:	4618      	mov	r0, r3
 8009f08:	371c      	adds	r7, #28
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f10:	4770      	bx	lr

08009f12 <prvProcessICMPEchoReply>:
 * @brief Process an ICMP echo reply.
 *
 * @param[in] pxICMPPacket The IP packet that contains the ICMP message.
 */
    static void prvProcessICMPEchoReply( ICMPPacket_t * const pxICMPPacket )
    {
 8009f12:	b580      	push	{r7, lr}
 8009f14:	b086      	sub	sp, #24
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
        ePingReplyStatus_t eStatus = eSuccess;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	75fb      	strb	r3, [r7, #23]
        uint16_t usDataLength, usCount;
        uint8_t * pucByte;

        /* Find the total length of the IP packet. */
        usDataLength = pxICMPPacket->xIPHeader.usLength;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	7c1a      	ldrb	r2, [r3, #16]
 8009f22:	7c5b      	ldrb	r3, [r3, #17]
 8009f24:	021b      	lsls	r3, r3, #8
 8009f26:	4313      	orrs	r3, r2
 8009f28:	81fb      	strh	r3, [r7, #14]
        usDataLength = FreeRTOS_ntohs( usDataLength );

        /* Remove the length of the IP headers to obtain the length of the ICMP
         * message itself. */
        usDataLength = ( uint16_t ) ( ( ( uint32_t ) usDataLength ) - ipSIZE_OF_IPv4_HEADER );
 8009f2a:	89fb      	ldrh	r3, [r7, #14]
 8009f2c:	3b14      	subs	r3, #20
 8009f2e:	81fb      	strh	r3, [r7, #14]

        /* Remove the length of the ICMP header, to obtain the length of
         * data contained in the ping. */
        usDataLength = ( uint16_t ) ( ( ( uint32_t ) usDataLength ) - ipSIZE_OF_ICMPv4_HEADER );
 8009f30:	89fb      	ldrh	r3, [r7, #14]
 8009f32:	3b08      	subs	r3, #8
 8009f34:	81fb      	strh	r3, [r7, #14]

        /* Checksum has already been checked before in prvProcessIPPacket */

        /* Find the first byte of the data within the ICMP packet. */
        pucByte = ( uint8_t * ) pxICMPPacket;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	613b      	str	r3, [r7, #16]
        pucByte = &( pucByte[ sizeof( ICMPPacket_t ) ] );
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	332a      	adds	r3, #42	@ 0x2a
 8009f3e:	613b      	str	r3, [r7, #16]

        /* Check each byte. */
        for( usCount = 0; usCount < usDataLength; usCount++ )
 8009f40:	2300      	movs	r3, #0
 8009f42:	82bb      	strh	r3, [r7, #20]
 8009f44:	e00c      	b.n	8009f60 <prvProcessICMPEchoReply+0x4e>
        {
            if( *pucByte != ( uint8_t ) ipECHO_DATA_FILL_BYTE )
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	2b78      	cmp	r3, #120	@ 0x78
 8009f4c:	d002      	beq.n	8009f54 <prvProcessICMPEchoReply+0x42>
            {
                eStatus = eInvalidData;
 8009f4e:	2302      	movs	r3, #2
 8009f50:	75fb      	strb	r3, [r7, #23]
                break;
 8009f52:	e009      	b.n	8009f68 <prvProcessICMPEchoReply+0x56>
            }

            pucByte++;
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	3301      	adds	r3, #1
 8009f58:	613b      	str	r3, [r7, #16]
        for( usCount = 0; usCount < usDataLength; usCount++ )
 8009f5a:	8abb      	ldrh	r3, [r7, #20]
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	82bb      	strh	r3, [r7, #20]
 8009f60:	8aba      	ldrh	r2, [r7, #20]
 8009f62:	89fb      	ldrh	r3, [r7, #14]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d3ee      	bcc.n	8009f46 <prvProcessICMPEchoReply+0x34>
        }

        /* Call back into the application to pass it the result. */
        vApplicationPingReplyHook( eStatus, pxICMPPacket->xICMPHeader.usIdentifier );
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009f6c:	b29a      	uxth	r2, r3
 8009f6e:	7dfb      	ldrb	r3, [r7, #23]
 8009f70:	4611      	mov	r1, r2
 8009f72:	4618      	mov	r0, r3
 8009f74:	f000 fe42 	bl	800abfc <vApplicationPingReplyHook>
    }
 8009f78:	bf00      	nop
 8009f7a:	3718      	adds	r7, #24
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <prvIPTask>:

/* MISRA Ref 8.13.1 [Not decorating a pointer to const parameter with const] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-813 */
/* coverity[misra_c_2012_rule_8_13_violation] */
static void prvIPTask( void * pvParameters )
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b082      	sub	sp, #8
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
    /* Just to prevent compiler warnings about unused parameters. */
    ( void ) pvParameters;

    prvIPTask_Initialise();
 8009f88:	f000 f8e4 	bl	800a154 <prvIPTask_Initialise>
    FreeRTOS_debug_printf( ( "prvIPTask started\n" ) );

    /* Loop, processing IP events. */
    while( ipFOREVER() == pdTRUE )
    {
        prvProcessIPEventsAndTimers();
 8009f8c:	f000 f802 	bl	8009f94 <prvProcessIPEventsAndTimers>
 8009f90:	e7fc      	b.n	8009f8c <prvIPTask+0xc>
	...

08009f94 <prvProcessIPEventsAndTimers>:

/**
 * @brief Process the events sent to the IP task and process the timers.
 */
static void prvProcessIPEventsAndTimers( void )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b08e      	sub	sp, #56	@ 0x38
 8009f98:	af00      	add	r7, sp, #0

    ipconfigWATCHDOG_TIMER();

    /* Check the Resolution, DHCP and TCP timers to see if there is any periodic
     * or timeout processing to perform. */
    vCheckNetworkTimers();
 8009f9a:	f000 fed3 	bl	800ad44 <vCheckNetworkTimers>

    /* Calculate the acceptable maximum sleep time. */
    xNextIPSleep = xCalculateSleepTime();
 8009f9e:	f000 fe73 	bl	800ac88 <xCalculateSleepTime>
 8009fa2:	6378      	str	r0, [r7, #52]	@ 0x34

    /* Wait until there is something to do. If the following call exits
     * due to a time out rather than a message being received, set a
     * 'NoEvent' value. */
    if( xQueueReceive( xNetworkEventQueue, ( void * ) &xReceivedEvent, xNextIPSleep ) == pdFALSE )
 8009fa4:	4b69      	ldr	r3, [pc, #420]	@ (800a14c <prvProcessIPEventsAndTimers+0x1b8>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	f107 011c 	add.w	r1, r7, #28
 8009fac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f00b fa98 	bl	80154e4 <xQueueReceive>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d101      	bne.n	8009fbe <prvProcessIPEventsAndTimers+0x2a>
    {
        xReceivedEvent.eEventType = eNoEvent;
 8009fba:	23ff      	movs	r3, #255	@ 0xff
 8009fbc:	773b      	strb	r3, [r7, #28]
    }

    #if ( ipconfigCHECK_IP_QUEUE_SPACE != 0 )
    {
        if( xReceivedEvent.eEventType != eNoEvent )
 8009fbe:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8009fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc6:	d00d      	beq.n	8009fe4 <prvProcessIPEventsAndTimers+0x50>
        {
            UBaseType_t uxCount;

            uxCount = uxQueueSpacesAvailable( xNetworkEventQueue );
 8009fc8:	4b60      	ldr	r3, [pc, #384]	@ (800a14c <prvProcessIPEventsAndTimers+0x1b8>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f00b fcaa 	bl	8015926 <uxQueueSpacesAvailable>
 8009fd2:	6338      	str	r0, [r7, #48]	@ 0x30

            if( uxQueueMinimumSpace > uxCount )
 8009fd4:	4b5e      	ldr	r3, [pc, #376]	@ (800a150 <prvProcessIPEventsAndTimers+0x1bc>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d202      	bcs.n	8009fe4 <prvProcessIPEventsAndTimers+0x50>
            {
                uxQueueMinimumSpace = uxCount;
 8009fde:	4a5c      	ldr	r2, [pc, #368]	@ (800a150 <prvProcessIPEventsAndTimers+0x1bc>)
 8009fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe2:	6013      	str	r3, [r2, #0]
    }
    #endif /* ipconfigCHECK_IP_QUEUE_SPACE */

    iptraceNETWORK_EVENT_RECEIVED( xReceivedEvent.eEventType );

    switch( xReceivedEvent.eEventType )
 8009fe4:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8009fe8:	3301      	adds	r3, #1
 8009fea:	2b0f      	cmp	r3, #15
 8009fec:	f200 80a4 	bhi.w	800a138 <prvProcessIPEventsAndTimers+0x1a4>
 8009ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8009ff8 <prvProcessIPEventsAndTimers+0x64>)
 8009ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff6:	bf00      	nop
 8009ff8:	0800a139 	.word	0x0800a139
 8009ffc:	0800a039 	.word	0x0800a039
 800a000:	0800a043 	.word	0x0800a043
 800a004:	0800a04d 	.word	0x0800a04d
 800a008:	0800a059 	.word	0x0800a059
 800a00c:	0800a139 	.word	0x0800a139
 800a010:	0800a0bf 	.word	0x0800a0bf
 800a014:	0800a0c9 	.word	0x0800a0c9
 800a018:	0800a0f1 	.word	0x0800a0f1
 800a01c:	0800a0f9 	.word	0x0800a0f9
 800a020:	0800a11d 	.word	0x0800a11d
 800a024:	0800a05f 	.word	0x0800a05f
 800a028:	0800a0b5 	.word	0x0800a0b5
 800a02c:	0800a0d3 	.word	0x0800a0d3
 800a030:	0800a139 	.word	0x0800a139
 800a034:	0800a123 	.word	0x0800a123
    {
        case eNetworkDownEvent:
            /* Attempt to establish a connection. */
            prvProcessNetworkDownEvent( ( ( NetworkInterface_t * ) xReceivedEvent.pvData ) );
 800a038:	6a3b      	ldr	r3, [r7, #32]
 800a03a:	4618      	mov	r0, r3
 800a03c:	f001 f986 	bl	800b34c <prvProcessNetworkDownEvent>
            break;
 800a040:	e07d      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>
        case eNetworkRxEvent:

            /* The network hardware driver has received a new packet.  A
             * pointer to the received buffer is located in the pvData member
             * of the received event structure. */
            prvHandleEthernetPacket( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData );
 800a042:	6a3b      	ldr	r3, [r7, #32]
 800a044:	4618      	mov	r0, r3
 800a046:	f000 f928 	bl	800a29a <prvHandleEthernetPacket>
            break;
 800a04a:	e078      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>

        case eNetworkTxEvent:

            /* Send a network packet. The ownership will  be transferred to
             * the driver, which will release it after delivery. */
            prvForwardTxPacket( ( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData ), pdTRUE );
 800a04c:	6a3b      	ldr	r3, [r7, #32]
 800a04e:	2101      	movs	r1, #1
 800a050:	4618      	mov	r0, r3
 800a052:	f000 f930 	bl	800a2b6 <prvForwardTxPacket>
            break;
 800a056:	e072      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>

        case eARPTimerEvent:
            /* The ARP Resolution timer has expired, process the cache. */
            #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                vARPAgeCache();
 800a058:	f7fd fe5c 	bl	8007d14 <vARPAgeCache>
            #endif /* ( ipconfigUSE_IPv4 != 0 ) */
            break;
 800a05c:	e06f      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>
            /* FreeRTOS_bind (a user API) wants the IP-task to bind a socket
             * to a port. The port number is communicated in the socket field
             * usLocalPort. vSocketBind() will actually bind the socket and the
             * API will unblock as soon as the eSOCKET_BOUND event is
             * triggered. */
            pxSocket = ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData );
 800a05e:	6a3b      	ldr	r3, [r7, #32]
 800a060:	627b      	str	r3, [r7, #36]	@ 0x24
            xAddress.sin_len = ( uint8_t ) sizeof( xAddress );
 800a062:	2318      	movs	r3, #24
 800a064:	713b      	strb	r3, [r7, #4]

            switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 800a066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a068:	7a1b      	ldrb	r3, [r3, #8]
 800a06a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	2b00      	cmp	r3, #0
 800a072:	d108      	bne.n	800a086 <prvProcessIPEventsAndTimers+0xf2>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case pdFALSE_UNSIGNED:
                        xAddress.sin_family = FREERTOS_AF_INET;
 800a074:	2302      	movs	r3, #2
 800a076:	717b      	strb	r3, [r7, #5]
                        xAddress.sin_address.ulIP_IPv4 = FreeRTOS_htonl( pxSocket->xLocalAddress.ulIP_IPv4 );
 800a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a07c:	60fb      	str	r3, [r7, #12]
                        /* 'ulLocalAddress' will be set again by vSocketBind(). */
                        pxSocket->xLocalAddress.ulIP_IPv4 = 0;
 800a07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a080:	2200      	movs	r2, #0
 800a082:	629a      	str	r2, [r3, #40]	@ 0x28
                        break;
 800a084:	e000      	b.n	800a088 <prvProcessIPEventsAndTimers+0xf4>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default:
                    /* MISRA 16.4 Compliance */
                    break;
 800a086:	bf00      	nop
            }

            xAddress.sin_port = FreeRTOS_ntohs( pxSocket->usLocalPort );
 800a088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a08a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800a08c:	80fb      	strh	r3, [r7, #6]
            /* 'usLocalPort' will be set again by vSocketBind(). */
            pxSocket->usLocalPort = 0U;
 800a08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a090:	2200      	movs	r2, #0
 800a092:	871a      	strh	r2, [r3, #56]	@ 0x38
            ( void ) vSocketBind( pxSocket, &xAddress, sizeof( xAddress ), pdFALSE );
 800a094:	1d39      	adds	r1, r7, #4
 800a096:	2300      	movs	r3, #0
 800a098:	2218      	movs	r2, #24
 800a09a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a09c:	f002 fd1e 	bl	800cadc <vSocketBind>

            /* Before 'eSocketBindEvent' was sent it was tested that
             * ( xEventGroup != NULL ) so it can be used now to wake up the
             * user. */
            pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_BOUND;
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f043 0210 	orr.w	r2, r3, #16
 800a0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0aa:	601a      	str	r2, [r3, #0]
            vSocketWakeUpUser( pxSocket );
 800a0ac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a0ae:	f003 fa7f 	bl	800d5b0 <vSocketWakeUpUser>
            break;
 800a0b2:	e044      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>

            /* The user API FreeRTOS_closesocket() has sent a message to the
             * IP-task to actually close a socket. This is handled in
             * vSocketClose().  As the socket gets closed, there is no way to
             * report back to the API, so the API won't wait for the result */
            ( void ) vSocketClose( ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData ) );
 800a0b4:	6a3b      	ldr	r3, [r7, #32]
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f002 fd8a 	bl	800cbd0 <vSocketClose>
            break;
 800a0bc:	e03f      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>
        case eStackTxEvent:

            /* The network stack has generated a packet to send.  A
             * pointer to the generated buffer is located in the pvData
             * member of the received event structure. */
            vProcessGeneratedUDPPacket( ( NetworkBufferDescriptor_t * ) xReceivedEvent.pvData );
 800a0be:	6a3b      	ldr	r3, [r7, #32]
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f008 f81d 	bl	8012100 <vProcessGeneratedUDPPacket>
            break;
 800a0c6:	e03a      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>

        case eDHCPEvent:
            prvCallDHCP_RA_Handler( ( ( NetworkEndPoint_t * ) xReceivedEvent.pvData ) );
 800a0c8:	6a3b      	ldr	r3, [r7, #32]
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f000 f896 	bl	800a1fc <prvCallDHCP_RA_Handler>
            break;
 800a0d0:	e035      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>
             * vSocketSelect() will check which sockets actually have an event
             * and update the socket field xSocketBits. */
            #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
            #if ( ipconfigSELECT_USES_NOTIFY != 0 )
                {
                    SocketSelectMessage_t * pxMessage = ( ( SocketSelectMessage_t * ) xReceivedEvent.pvData );
 800a0d2:	6a3b      	ldr	r3, [r7, #32]
 800a0d4:	62bb      	str	r3, [r7, #40]	@ 0x28
                    vSocketSelect( pxMessage->pxSocketSet );
 800a0d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d8:	685b      	ldr	r3, [r3, #4]
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f003 ff56 	bl	800df8c <vSocketSelect>
                    ( void ) xTaskNotifyGive( pxMessage->xTaskhandle );
 800a0e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0e2:	6818      	ldr	r0, [r3, #0]
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	2202      	movs	r2, #2
 800a0e8:	2100      	movs	r1, #0
 800a0ea:	f00c ff83 	bl	8016ff4 <xTaskGenericNotify>
                {
                    vSocketSelect( ( ( SocketSelect_t * ) xReceivedEvent.pvData ) );
                }
            #endif /* ( ipconfigSELECT_USES_NOTIFY != 0 ) */
            #endif /* ipconfigSUPPORT_SELECT_FUNCTION == 1 */
            break;
 800a0ee:	e026      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>
        case eTCPTimerEvent:
            #if ( ipconfigUSE_TCP == 1 )

                /* Simply mark the TCP timer as expired so it gets processed
                 * the next time prvCheckNetworkTimers() is called. */
                vIPSetTCPTimerExpiredState( pdTRUE );
 800a0f0:	2001      	movs	r0, #1
 800a0f2:	f000 ff8b 	bl	800b00c <vIPSetTCPTimerExpiredState>
            #endif /* ipconfigUSE_TCP */
            break;
 800a0f6:	e022      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>

            /* The API FreeRTOS_accept() was called, the IP-task will now
             * check if the listening socket (communicated in pvData) actually
             * received a new connection. */
            #if ( ipconfigUSE_TCP == 1 )
                pxSocket = ( ( FreeRTOS_Socket_t * ) xReceivedEvent.pvData );
 800a0f8:	6a3b      	ldr	r3, [r7, #32]
 800a0fa:	627b      	str	r3, [r7, #36]	@ 0x24

                if( xTCPCheckNewClient( pxSocket ) != pdFALSE )
 800a0fc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a0fe:	f004 fe7f 	bl	800ee00 <xTCPCheckNewClient>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d019      	beq.n	800a13c <prvProcessIPEventsAndTimers+0x1a8>
                {
                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_ACCEPT;
 800a108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f043 0204 	orr.w	r2, r3, #4
 800a110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a112:	601a      	str	r2, [r3, #0]
                    vSocketWakeUpUser( pxSocket );
 800a114:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a116:	f003 fa4b 	bl	800d5b0 <vSocketWakeUpUser>
                }
            #endif /* ipconfigUSE_TCP */
            break;
 800a11a:	e00f      	b.n	800a13c <prvProcessIPEventsAndTimers+0x1a8>
        case eTCPNetStat:

            /* FreeRTOS_netstat() was called to have the IP-task print an
             * overview of all sockets and their connections */
            #if ( ( ipconfigUSE_TCP == 1 ) && ( ipconfigHAS_PRINTF == 1 ) )
                vTCPNetStat();
 800a11c:	f003 fe44 	bl	800dda8 <vTCPNetStat>
            #endif /* ipconfigUSE_TCP */
            break;
 800a120:	e00d      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>

        case eSocketSetDeleteEvent:
            #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
            {
                SocketSelect_t * pxSocketSet = ( SocketSelect_t * ) ( xReceivedEvent.pvData );
 800a122:	6a3b      	ldr	r3, [r7, #32]
 800a124:	62fb      	str	r3, [r7, #44]	@ 0x2c

                iptraceMEM_STATS_DELETE( pxSocketSet );
                vEventGroupDelete( pxSocketSet->xSelectGroup );
 800a126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4618      	mov	r0, r3
 800a12c:	f00a fd95 	bl	8014c5a <vEventGroupDelete>
                vPortFree( ( void * ) pxSocketSet );
 800a130:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a132:	f00d ffdf 	bl	80180f4 <vPortFree>
            }
            #endif /* ipconfigSUPPORT_SELECT_FUNCTION == 1 */
            break;
 800a136:	e002      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>
            /* xQueueReceive() returned because of a normal time-out. */
            break;

        default:
            /* Should not get here. */
            break;
 800a138:	bf00      	nop
 800a13a:	e000      	b.n	800a13e <prvProcessIPEventsAndTimers+0x1aa>
            break;
 800a13c:	bf00      	nop
    }

    prvIPTask_CheckPendingEvents();
 800a13e:	f000 f833 	bl	800a1a8 <prvIPTask_CheckPendingEvents>
}
 800a142:	bf00      	nop
 800a144:	3738      	adds	r7, #56	@ 0x38
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}
 800a14a:	bf00      	nop
 800a14c:	2000111c 	.word	0x2000111c
 800a150:	20000014 	.word	0x20000014

0800a154 <prvIPTask_Initialise>:
/**
 * @brief Helper function for prvIPTask, it does the first initializations
 *        at start-up. No parameters, no return type.
 */
static void prvIPTask_Initialise( void )
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b082      	sub	sp, #8
 800a158:	af00      	add	r7, sp, #0
    /* Generate a dummy message to say that the network connection has gone
     * down.  This will cause this task to initialise the network interface.  After
     * this it is the responsibility of the network interface hardware driver to
     * send this message if a previously connected network is disconnected. */

    vNetworkTimerReload( pdMS_TO_TICKS( ipINITIALISATION_RETRY_DELAY ) );
 800a15a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800a15e:	f000 ff0b 	bl	800af78 <vNetworkTimerReload>

    for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800a162:	4b0f      	ldr	r3, [pc, #60]	@ (800a1a0 <prvIPTask_Initialise+0x4c>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	607b      	str	r3, [r7, #4]
 800a168:	e005      	b.n	800a176 <prvIPTask_Initialise+0x22>
    {
        /* Post a 'eNetworkDownEvent' for every interface. */
        FreeRTOS_NetworkDown( pxInterface );
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 f8b8 	bl	800a2e0 <FreeRTOS_NetworkDown>
    for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a174:	607b      	str	r3, [r7, #4]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d1f6      	bne.n	800a16a <prvIPTask_Initialise+0x16>
    }

    #if ( ipconfigUSE_TCP == 1 )
    {
        /* Initialise the TCP timer. */
        vTCPTimerReload( pdMS_TO_TICKS( ipTCP_TIMER_PERIOD_MS ) );
 800a17c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a180:	f000 fece 	bl	800af20 <vTCPTimerReload>
    }
    #endif

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        /* Mark the ARP timer as inactive since we are not waiting on any resolution as of now. */
        vIPSetARPResolutionTimerEnableState( pdFALSE );
 800a184:	2000      	movs	r0, #0
 800a186:	f000 ff7b 	bl	800b080 <vIPSetARPResolutionTimerEnableState>

    #if ( ( ipconfigDNS_USE_CALLBACKS != 0 ) && ( ipconfigUSE_DNS != 0 ) )
    {
        /* The following function is declared in FreeRTOS_DNS.c and 'private' to
         * this library */
        vDNSInitialise();
 800a18a:	f7fe ff9b 	bl	80090c4 <vDNSInitialise>
    #endif /* ( ipconfigDNS_USE_CALLBACKS != 0 ) && ( ipconfigUSE_DNS != 0 ) */

    #if ( ( ipconfigUSE_DNS_CACHE != 0 ) && ( ipconfigUSE_DNS != 0 ) )
    {
        /* Clear the DNS cache once only. */
        FreeRTOS_dnsclear();
 800a18e:	f7ff f849 	bl	8009224 <FreeRTOS_dnsclear>
    }
    #endif /* ( ( ipconfigUSE_DNS_CACHE != 0 ) && ( ipconfigUSE_DNS != 0 ) ) */

    /* Initialisation is complete and events can now be processed. */
    xIPTaskInitialised = pdTRUE;
 800a192:	4b04      	ldr	r3, [pc, #16]	@ (800a1a4 <prvIPTask_Initialise+0x50>)
 800a194:	2201      	movs	r2, #1
 800a196:	601a      	str	r2, [r3, #0]
}
 800a198:	bf00      	nop
 800a19a:	3708      	adds	r7, #8
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}
 800a1a0:	2000249c 	.word	0x2000249c
 800a1a4:	2000112c 	.word	0x2000112c

0800a1a8 <prvIPTask_CheckPendingEvents>:
/**
 * @brief Check the value of 'xNetworkDownEventPending'. When non-zero, pending
 *        network-down events will be handled.
 */
static void prvIPTask_CheckPendingEvents( void )
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b082      	sub	sp, #8
 800a1ac:	af00      	add	r7, sp, #0
    NetworkInterface_t * pxInterface;

    if( xNetworkDownEventPending != pdFALSE )
 800a1ae:	4b12      	ldr	r3, [pc, #72]	@ (800a1f8 <prvIPTask_CheckPendingEvents+0x50>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d01c      	beq.n	800a1f0 <prvIPTask_CheckPendingEvents+0x48>
    {
        /* A network down event could not be posted to the network event
         * queue because the queue was full.
         * As this code runs in the IP-task, it can be done directly by
         * calling prvProcessNetworkDownEvent(). */
        xNetworkDownEventPending = pdFALSE;
 800a1b6:	4b10      	ldr	r3, [pc, #64]	@ (800a1f8 <prvIPTask_CheckPendingEvents+0x50>)
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	601a      	str	r2, [r3, #0]

        for( pxInterface = FreeRTOS_FirstNetworkInterface();
 800a1bc:	f001 ff7e 	bl	800c0bc <FreeRTOS_FirstNetworkInterface>
 800a1c0:	6078      	str	r0, [r7, #4]
 800a1c2:	e012      	b.n	800a1ea <prvIPTask_CheckPendingEvents+0x42>
             pxInterface != NULL;
             pxInterface = FreeRTOS_NextNetworkInterface( pxInterface ) )
        {
            if( pxInterface->bits.bCallDownEvent != pdFALSE_UNSIGNED )
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	7f1b      	ldrb	r3, [r3, #28]
 800a1c8:	f003 0302 	and.w	r3, r3, #2
 800a1cc:	b2db      	uxtb	r3, r3
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d007      	beq.n	800a1e2 <prvIPTask_CheckPendingEvents+0x3a>
            {
                prvProcessNetworkDownEvent( pxInterface );
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f001 f8ba 	bl	800b34c <prvProcessNetworkDownEvent>
                pxInterface->bits.bCallDownEvent = pdFALSE_UNSIGNED;
 800a1d8:	687a      	ldr	r2, [r7, #4]
 800a1da:	7f13      	ldrb	r3, [r2, #28]
 800a1dc:	f023 0302 	bic.w	r3, r3, #2
 800a1e0:	7713      	strb	r3, [r2, #28]
             pxInterface = FreeRTOS_NextNetworkInterface( pxInterface ) )
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f001 ffb0 	bl	800c148 <FreeRTOS_NextNetworkInterface>
 800a1e8:	6078      	str	r0, [r7, #4]
             pxInterface != NULL;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d1e9      	bne.n	800a1c4 <prvIPTask_CheckPendingEvents+0x1c>
            }
        }
    }
}
 800a1f0:	bf00      	nop
 800a1f2:	3708      	adds	r7, #8
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}
 800a1f8:	20001124 	.word	0x20001124

0800a1fc <prvCallDHCP_RA_Handler>:
 * @brief Call the state machine of either DHCP, DHCPv6, or RA, whichever is activated.
 *
 * @param[in] pxEndPoint The end-point for which the state-machine will be called.
 */
static void prvCallDHCP_RA_Handler( NetworkEndPoint_t * pxEndPoint )
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
    BaseType_t xIsIPv6 = pdFALSE;
 800a204:	2300      	movs	r3, #0
 800a206:	60fb      	str	r3, [r7, #12]

    #if ( ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_DHCPv6 == 1 ) || ( ipconfigUSE_RA == 1 ) )
        if( pxEndPoint->bits.bIPv6 != pdFALSE_UNSIGNED )
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a20e:	f003 0308 	and.w	r3, r3, #8
 800a212:	b2db      	uxtb	r3, r3
 800a214:	2b00      	cmp	r3, #0
 800a216:	d001      	beq.n	800a21c <prvCallDHCP_RA_Handler+0x20>
        {
            xIsIPv6 = pdTRUE;
 800a218:	2301      	movs	r3, #1
 800a21a:	60fb      	str	r3, [r7, #12]
        }
    #endif
    /* The DHCP state machine needs processing. */
    #if ( ipconfigUSE_DHCP == 1 )
    {
        if( ( pxEndPoint->bits.bWantDHCP != pdFALSE_UNSIGNED ) && ( xIsIPv6 == pdFALSE ) )
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a222:	f003 0302 	and.w	r3, r3, #2
 800a226:	b2db      	uxtb	r3, r3
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d006      	beq.n	800a23a <prvCallDHCP_RA_Handler+0x3e>
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d103      	bne.n	800a23a <prvCallDHCP_RA_Handler+0x3e>
        {
            /* Process DHCP messages for a given end-point. */
            vDHCPProcess( pdFALSE, pxEndPoint );
 800a232:	6879      	ldr	r1, [r7, #4]
 800a234:	2000      	movs	r0, #0
 800a236:	f7fd ff59 	bl	80080ec <vDHCPProcess>
    #endif /* ( ( ipconfigUSE_RA == 1 ) && ( ipconfigUSE_IPv6 != 0 ) ) */

    /* Mention pxEndPoint and xIsIPv6 in case they have not been used. */
    ( void ) pxEndPoint;
    ( void ) xIsIPv6;
}
 800a23a:	bf00      	nop
 800a23c:	3710      	adds	r7, #16
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
	...

0800a244 <FreeRTOS_GetIPTaskHandle>:
 *        gives read-only access to it.
 *
 * @return The handle of the IP-task.
 */
TaskHandle_t FreeRTOS_GetIPTaskHandle( void )
{
 800a244:	b480      	push	{r7}
 800a246:	af00      	add	r7, sp, #0
    return xIPTaskHandle;
 800a248:	4b03      	ldr	r3, [pc, #12]	@ (800a258 <FreeRTOS_GetIPTaskHandle+0x14>)
 800a24a:	681b      	ldr	r3, [r3, #0]
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	46bd      	mov	sp, r7
 800a250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a254:	4770      	bx	lr
 800a256:	bf00      	nop
 800a258:	20001128 	.word	0x20001128

0800a25c <vIPNetworkUpCalls>:
 * @brief Perform all the required tasks when the network gets connected.
 *
 * @param pxEndPoint The end-point which goes up.
 */
void vIPNetworkUpCalls( struct xNetworkEndPoint * pxEndPoint )
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b082      	sub	sp, #8
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
        #if ( ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) )
            vManageSolicitedNodeAddress( pxEndPoint, pdTRUE );
        #endif
    }

    pxEndPoint->bits.bEndPointUp = pdTRUE_UNSIGNED;
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 800a26a:	f043 0320 	orr.w	r3, r3, #32
 800a26e:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
        {
            vApplicationIPNetworkEventHook( eNetworkUp );
        }
    #else
        {
            vApplicationIPNetworkEventHook_Multi( eNetworkUp, pxEndPoint );
 800a272:	6879      	ldr	r1, [r7, #4]
 800a274:	2000      	movs	r0, #0
 800a276:	f000 fccf 	bl	800ac18 <vApplicationIPNetworkEventHook_Multi>
        }
    #endif
    #endif /* ipconfigUSE_NETWORK_EVENT_HOOK */

    /* Set remaining time to 0 so it will become active immediately. */
    if( pxEndPoint->bits.bIPv6 == pdTRUE_UNSIGNED )
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a280:	f003 0308 	and.w	r3, r3, #8
 800a284:	b2db      	uxtb	r3, r3
 800a286:	2b00      	cmp	r3, #0
 800a288:	d103      	bne.n	800a292 <vIPNetworkUpCalls+0x36>
        #endif
    }
    else
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
            vARPTimerReload( pdMS_TO_TICKS( ipARP_TIMER_PERIOD_MS ) );
 800a28a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800a28e:	f000 fe55 	bl	800af3c <vARPTimerReload>
        #endif
    }
}
 800a292:	bf00      	nop
 800a294:	3708      	adds	r7, #8
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}

0800a29a <prvHandleEthernetPacket>:
 *
 * @param[in] pxBuffer Linked/un-linked network buffer descriptor(s)
 *                      to be processed.
 */
static void prvHandleEthernetPacket( NetworkBufferDescriptor_t * pxBuffer )
{
 800a29a:	b580      	push	{r7, lr}
 800a29c:	b082      	sub	sp, #8
 800a29e:	af00      	add	r7, sp, #0
 800a2a0:	6078      	str	r0, [r7, #4]
    #if ( ipconfigUSE_LINKED_RX_MESSAGES == 0 )
    {
        /* When ipconfigUSE_LINKED_RX_MESSAGES is set to 0 then only one
         * buffer will be sent at a time.  This is the default way for +TCP to pass
         * messages from the MAC to the TCP/IP stack. */
        if( pxBuffer != NULL )
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d002      	beq.n	800a2ae <prvHandleEthernetPacket+0x14>
        {
            prvProcessEthernetPacket( pxBuffer );
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f000 f9bf 	bl	800a62c <prvProcessEthernetPacket>
            prvProcessEthernetPacket( pxBuffer );
            pxBuffer = pxNextBuffer;
        }
    }
    #endif /* ipconfigUSE_LINKED_RX_MESSAGES */
}
 800a2ae:	bf00      	nop
 800a2b0:	3708      	adds	r7, #8
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}

0800a2b6 <prvForwardTxPacket>:
 * @param[in] pxNetworkBuffer The message buffer.
 * @param[in] xReleaseAfterSend When true, the network interface will own the buffer and is responsible for it's release.
 */
static void prvForwardTxPacket( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                BaseType_t xReleaseAfterSend )
{
 800a2b6:	b580      	push	{r7, lr}
 800a2b8:	b082      	sub	sp, #8
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	6078      	str	r0, [r7, #4]
 800a2be:	6039      	str	r1, [r7, #0]
    iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

    if( pxNetworkBuffer->pxInterface != NULL )
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d007      	beq.n	800a2d8 <prvForwardTxPacket+0x22>
    {
        ( void ) pxNetworkBuffer->pxInterface->pfOutput( pxNetworkBuffer->pxInterface, pxNetworkBuffer, xReleaseAfterSend );
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2cc:	68db      	ldr	r3, [r3, #12]
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 800a2d2:	683a      	ldr	r2, [r7, #0]
 800a2d4:	6879      	ldr	r1, [r7, #4]
 800a2d6:	4798      	blx	r3
    }
}
 800a2d8:	bf00      	nop
 800a2da:	3708      	adds	r7, #8
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <FreeRTOS_NetworkDown>:
 *         and later on a 'network-down' event, it will be executed.
 *
 * @param[in] pxNetworkInterface The interface that goes down.
 */
void FreeRTOS_NetworkDown( struct xNetworkInterface * pxNetworkInterface )
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b086      	sub	sp, #24
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
    IPStackEvent_t xNetworkDownEvent;
    const TickType_t xDontBlock = ( TickType_t ) 0;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	617b      	str	r3, [r7, #20]

    pxNetworkInterface->bits.bInterfaceUp = pdFALSE_UNSIGNED;
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	7f13      	ldrb	r3, [r2, #28]
 800a2f0:	f023 0301 	bic.w	r3, r3, #1
 800a2f4:	7713      	strb	r3, [r2, #28]
    xNetworkDownEvent.eEventType = eNetworkDownEvent;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	733b      	strb	r3, [r7, #12]
    xNetworkDownEvent.pvData = pxNetworkInterface;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	613b      	str	r3, [r7, #16]

    /* Simply send the network task the appropriate event. */
    if( xSendEventStructToIPTask( &xNetworkDownEvent, xDontBlock ) != pdPASS )
 800a2fe:	f107 030c 	add.w	r3, r7, #12
 800a302:	6979      	ldr	r1, [r7, #20]
 800a304:	4618      	mov	r0, r3
 800a306:	f000 f8b9 	bl	800a47c <xSendEventStructToIPTask>
 800a30a:	4603      	mov	r3, r0
 800a30c:	2b01      	cmp	r3, #1
 800a30e:	d008      	beq.n	800a322 <FreeRTOS_NetworkDown+0x42>
    {
        /* Could not send the message, so it is still pending. */
        pxNetworkInterface->bits.bCallDownEvent = pdTRUE;
 800a310:	687a      	ldr	r2, [r7, #4]
 800a312:	7f13      	ldrb	r3, [r2, #28]
 800a314:	f043 0302 	orr.w	r3, r3, #2
 800a318:	7713      	strb	r3, [r2, #28]
        xNetworkDownEventPending = pdTRUE;
 800a31a:	4b06      	ldr	r3, [pc, #24]	@ (800a334 <FreeRTOS_NetworkDown+0x54>)
 800a31c:	2201      	movs	r2, #1
 800a31e:	601a      	str	r2, [r3, #0]
        /* Message was sent so it is not pending. */
        pxNetworkInterface->bits.bCallDownEvent = pdFALSE;
    }

    iptraceNETWORK_DOWN();
}
 800a320:	e004      	b.n	800a32c <FreeRTOS_NetworkDown+0x4c>
        pxNetworkInterface->bits.bCallDownEvent = pdFALSE;
 800a322:	687a      	ldr	r2, [r7, #4]
 800a324:	7f13      	ldrb	r3, [r2, #28]
 800a326:	f023 0302 	bic.w	r3, r3, #2
 800a32a:	7713      	strb	r3, [r2, #28]
}
 800a32c:	bf00      	nop
 800a32e:	3718      	adds	r7, #24
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}
 800a334:	20001124 	.word	0x20001124

0800a338 <FreeRTOS_IPInit_Multi>:
 * @brief Initialise the FreeRTOS-Plus-TCP network stack and initialise the IP-task.
 *        Before calling this function, at least 1 interface and 1 end-point must
 *        have been set-up.
 */
BaseType_t FreeRTOS_IPInit_Multi( void )
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b086      	sub	sp, #24
 800a33c:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdFALSE;
 800a33e:	2300      	movs	r3, #0
 800a340:	607b      	str	r3, [r7, #4]

    /* There must be at least one interface and one end-point. */
    configASSERT( FreeRTOS_FirstNetworkInterface() != NULL );
 800a342:	f001 febb 	bl	800c0bc <FreeRTOS_FirstNetworkInterface>
 800a346:	4603      	mov	r3, r0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d10d      	bne.n	800a368 <FreeRTOS_IPInit_Multi+0x30>
	__asm volatile
 800a34c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a350:	b672      	cpsid	i
 800a352:	f383 8811 	msr	BASEPRI, r3
 800a356:	f3bf 8f6f 	isb	sy
 800a35a:	f3bf 8f4f 	dsb	sy
 800a35e:	b662      	cpsie	i
 800a360:	603b      	str	r3, [r7, #0]
}
 800a362:	bf00      	nop
 800a364:	bf00      	nop
 800a366:	e7fd      	b.n	800a364 <FreeRTOS_IPInit_Multi+0x2c>

    /* Check that the configuration values are correct and that the IP-task has not
     * already been initialized. */
    vPreCheckConfigs();
 800a368:	f001 f892 	bl	800b490 <vPreCheckConfigs>
    /* Attempt to create the queue used to communicate with the IP task. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        static StaticQueue_t xNetworkEventStaticQueue;
        static uint8_t ucNetworkEventQueueStorageArea[ ipconfigEVENT_QUEUE_LENGTH * sizeof( IPStackEvent_t ) ];
        xNetworkEventQueue = xQueueCreateStatic( ipconfigEVENT_QUEUE_LENGTH,
 800a36c:	2300      	movs	r3, #0
 800a36e:	9300      	str	r3, [sp, #0]
 800a370:	4b1e      	ldr	r3, [pc, #120]	@ (800a3ec <FreeRTOS_IPInit_Multi+0xb4>)
 800a372:	4a1f      	ldr	r2, [pc, #124]	@ (800a3f0 <FreeRTOS_IPInit_Multi+0xb8>)
 800a374:	2108      	movs	r1, #8
 800a376:	2041      	movs	r0, #65	@ 0x41
 800a378:	f00a fdea 	bl	8014f50 <xQueueGenericCreateStatic>
 800a37c:	4603      	mov	r3, r0
 800a37e:	4a1d      	ldr	r2, [pc, #116]	@ (800a3f4 <FreeRTOS_IPInit_Multi+0xbc>)
 800a380:	6013      	str	r3, [r2, #0]
        xNetworkEventQueue = xQueueCreate( ipconfigEVENT_QUEUE_LENGTH, sizeof( IPStackEvent_t ) );
        configASSERT( xNetworkEventQueue != NULL );
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    if( xNetworkEventQueue != NULL )
 800a382:	4b1c      	ldr	r3, [pc, #112]	@ (800a3f4 <FreeRTOS_IPInit_Multi+0xbc>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d02b      	beq.n	800a3e2 <FreeRTOS_IPInit_Multi+0xaa>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
        {
            /* A queue registry is normally used to assist a kernel aware
             * debugger.  If one is in use then it will be helpful for the debugger
             * to show information about the network event queue. */
            vQueueAddToRegistry( xNetworkEventQueue, "NetEvnt" );
 800a38a:	4b1a      	ldr	r3, [pc, #104]	@ (800a3f4 <FreeRTOS_IPInit_Multi+0xbc>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	491a      	ldr	r1, [pc, #104]	@ (800a3f8 <FreeRTOS_IPInit_Multi+0xc0>)
 800a390:	4618      	mov	r0, r3
 800a392:	f00b fc3d 	bl	8015c10 <vQueueAddToRegistry>
        }
        #endif /* configQUEUE_REGISTRY_SIZE */

        if( xNetworkBuffersInitialise() == pdPASS )
 800a396:	f008 f8fd 	bl	8012594 <xNetworkBuffersInitialise>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d118      	bne.n	800a3d2 <FreeRTOS_IPInit_Multi+0x9a>
        {
            /* Prepare the sockets interface. */
            vNetworkSocketsInit();
 800a3a0:	f001 ff1e 	bl	800c1e0 <vNetworkSocketsInit>
            /* Create the task that processes Ethernet and stack events. */
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                static StaticTask_t xIPTaskBuffer;
                static StackType_t xIPTaskStack[ ipconfigIP_TASK_STACK_SIZE_WORDS ];
                xIPTaskHandle = xTaskCreateStatic( &prvIPTask,
 800a3a4:	4b15      	ldr	r3, [pc, #84]	@ (800a3fc <FreeRTOS_IPInit_Multi+0xc4>)
 800a3a6:	9302      	str	r3, [sp, #8]
 800a3a8:	4b15      	ldr	r3, [pc, #84]	@ (800a400 <FreeRTOS_IPInit_Multi+0xc8>)
 800a3aa:	9301      	str	r3, [sp, #4]
 800a3ac:	2336      	movs	r3, #54	@ 0x36
 800a3ae:	9300      	str	r3, [sp, #0]
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a3b6:	4913      	ldr	r1, [pc, #76]	@ (800a404 <FreeRTOS_IPInit_Multi+0xcc>)
 800a3b8:	4813      	ldr	r0, [pc, #76]	@ (800a408 <FreeRTOS_IPInit_Multi+0xd0>)
 800a3ba:	f00b fcb1 	bl	8015d20 <xTaskCreateStatic>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	4a12      	ldr	r2, [pc, #72]	@ (800a40c <FreeRTOS_IPInit_Multi+0xd4>)
 800a3c2:	6013      	str	r3, [r2, #0]
                                                   NULL,
                                                   ipconfigIP_TASK_PRIORITY,
                                                   xIPTaskStack,
                                                   &xIPTaskBuffer );

                if( xIPTaskHandle != NULL )
 800a3c4:	4b11      	ldr	r3, [pc, #68]	@ (800a40c <FreeRTOS_IPInit_Multi+0xd4>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d00a      	beq.n	800a3e2 <FreeRTOS_IPInit_Multi+0xaa>
                {
                    xReturn = pdTRUE;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	607b      	str	r3, [r7, #4]
 800a3d0:	e007      	b.n	800a3e2 <FreeRTOS_IPInit_Multi+0xaa>
        else
        {
            FreeRTOS_debug_printf( ( "FreeRTOS_IPInit_Multi: xNetworkBuffersInitialise() failed\n" ) );

            /* Clean up. */
            vQueueDelete( xNetworkEventQueue );
 800a3d2:	4b08      	ldr	r3, [pc, #32]	@ (800a3f4 <FreeRTOS_IPInit_Multi+0xbc>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	f00b facb 	bl	8015972 <vQueueDelete>
            xNetworkEventQueue = NULL;
 800a3dc:	4b05      	ldr	r3, [pc, #20]	@ (800a3f4 <FreeRTOS_IPInit_Multi+0xbc>)
 800a3de:	2200      	movs	r2, #0
 800a3e0:	601a      	str	r2, [r3, #0]
    else
    {
        FreeRTOS_debug_printf( ( "FreeRTOS_IPInit_Multi: Network event queue could not be created\n" ) );
    }

    return xReturn;
 800a3e2:	687b      	ldr	r3, [r7, #4]
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3708      	adds	r7, #8
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}
 800a3ec:	20001338 	.word	0x20001338
 800a3f0:	20001130 	.word	0x20001130
 800a3f4:	2000111c 	.word	0x2000111c
 800a3f8:	08019838 	.word	0x08019838
 800a3fc:	20002388 	.word	0x20002388
 800a400:	20001388 	.word	0x20001388
 800a404:	08019840 	.word	0x08019840
 800a408:	08009f81 	.word	0x08009f81
 800a40c:	20001128 	.word	0x20001128

0800a410 <FreeRTOS_ReleaseUDPPayloadBuffer>:
 * @brief Release the UDP payload buffer.
 *
 * @param[in] pvBuffer Pointer to the UDP buffer that is to be released.
 */
void FreeRTOS_ReleaseUDPPayloadBuffer( void const * pvBuffer )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b084      	sub	sp, #16
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxBuffer;

    pxBuffer = pxUDPPayloadBuffer_to_NetworkBuffer( pvBuffer );
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 ff3c 	bl	800b296 <pxUDPPayloadBuffer_to_NetworkBuffer>
 800a41e:	60f8      	str	r0, [r7, #12]
    configASSERT( pxBuffer != NULL );
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d10d      	bne.n	800a442 <FreeRTOS_ReleaseUDPPayloadBuffer+0x32>
	__asm volatile
 800a426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a42a:	b672      	cpsid	i
 800a42c:	f383 8811 	msr	BASEPRI, r3
 800a430:	f3bf 8f6f 	isb	sy
 800a434:	f3bf 8f4f 	dsb	sy
 800a438:	b662      	cpsie	i
 800a43a:	60bb      	str	r3, [r7, #8]
}
 800a43c:	bf00      	nop
 800a43e:	bf00      	nop
 800a440:	e7fd      	b.n	800a43e <FreeRTOS_ReleaseUDPPayloadBuffer+0x2e>
    vReleaseNetworkBufferAndDescriptor( pxBuffer );
 800a442:	68f8      	ldr	r0, [r7, #12]
 800a444:	f008 f9ea 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
}
 800a448:	bf00      	nop
 800a44a:	3710      	adds	r7, #16
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <xSendEventToIPTask>:
 * @param[in] eEvent The event to be sent.
 *
 * @return pdPASS if the event was sent (or the desired effect was achieved). Else, pdFAIL.
 */
BaseType_t xSendEventToIPTask( eIPEvent_t eEvent )
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b086      	sub	sp, #24
 800a454:	af00      	add	r7, sp, #0
 800a456:	4603      	mov	r3, r0
 800a458:	71fb      	strb	r3, [r7, #7]
    IPStackEvent_t xEventMessage;
    const TickType_t xDontBlock = ( TickType_t ) 0;
 800a45a:	2300      	movs	r3, #0
 800a45c:	617b      	str	r3, [r7, #20]

    xEventMessage.eEventType = eEvent;
 800a45e:	79fb      	ldrb	r3, [r7, #7]
 800a460:	733b      	strb	r3, [r7, #12]
    xEventMessage.pvData = ( void * ) NULL;
 800a462:	2300      	movs	r3, #0
 800a464:	613b      	str	r3, [r7, #16]

    return xSendEventStructToIPTask( &xEventMessage, xDontBlock );
 800a466:	f107 030c 	add.w	r3, r7, #12
 800a46a:	6979      	ldr	r1, [r7, #20]
 800a46c:	4618      	mov	r0, r3
 800a46e:	f000 f805 	bl	800a47c <xSendEventStructToIPTask>
 800a472:	4603      	mov	r3, r0
}
 800a474:	4618      	mov	r0, r3
 800a476:	3718      	adds	r7, #24
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}

0800a47c <xSendEventStructToIPTask>:
 *
 * @return pdPASS if the event was sent (or the desired effect was achieved). Else, pdFAIL.
 */
BaseType_t xSendEventStructToIPTask( const IPStackEvent_t * pxEvent,
                                     TickType_t uxTimeout )
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
 800a484:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn, xSendMessage;
    TickType_t uxUseTimeout = uxTimeout;
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	60fb      	str	r3, [r7, #12]

    if( ( xIPIsNetworkTaskReady() == pdFALSE ) && ( pxEvent->eEventType != eNetworkDownEvent ) )
 800a48a:	f000 fb31 	bl	800aaf0 <xIPIsNetworkTaskReady>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d107      	bne.n	800a4a4 <xSendEventStructToIPTask+0x28>
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f993 3000 	ldrsb.w	r3, [r3]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d002      	beq.n	800a4a4 <xSendEventStructToIPTask+0x28>
    {
        /* Only allow eNetworkDownEvent events if the IP task is not ready
         * yet.  Not going to attempt to send the message so the send failed. */
        xReturn = pdFAIL;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	617b      	str	r3, [r7, #20]
 800a4a2:	e02b      	b.n	800a4fc <xSendEventStructToIPTask+0x80>
    }
    else
    {
        xSendMessage = pdTRUE;
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	613b      	str	r3, [r7, #16]

        #if ( ipconfigUSE_TCP == 1 )
        {
            if( pxEvent->eEventType == eTCPTimerEvent )
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f993 3000 	ldrsb.w	r3, [r3]
 800a4ae:	2b07      	cmp	r3, #7
 800a4b0:	d10c      	bne.n	800a4cc <xSendEventStructToIPTask+0x50>
            {
                /* TCP timer events are sent to wake the timer task when
                 * xTCPTimer has expired, but there is no point sending them if the
                 * IP task is already awake processing other message. */
                vIPSetTCPTimerExpiredState( pdTRUE );
 800a4b2:	2001      	movs	r0, #1
 800a4b4:	f000 fdaa 	bl	800b00c <vIPSetTCPTimerExpiredState>

                if( uxQueueMessagesWaiting( xNetworkEventQueue ) != 0U )
 800a4b8:	4b13      	ldr	r3, [pc, #76]	@ (800a508 <xSendEventStructToIPTask+0x8c>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f00b fa11 	bl	80158e4 <uxQueueMessagesWaiting>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d001      	beq.n	800a4cc <xSendEventStructToIPTask+0x50>
                {
                    /* Not actually going to send the message but this is not a
                     * failure as the message didn't need to be sent. */
                    xSendMessage = pdFALSE;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	613b      	str	r3, [r7, #16]
                }
            }
        }
        #endif /* ipconfigUSE_TCP */

        if( xSendMessage != pdFALSE )
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d012      	beq.n	800a4f8 <xSendEventStructToIPTask+0x7c>
        {
            /* The IP task cannot block itself while waiting for itself to
             * respond. */
            if( ( xIsCallingFromIPTask() == pdTRUE ) && ( uxUseTimeout > ( TickType_t ) 0U ) )
 800a4d2:	f000 ff24 	bl	800b31e <xIsCallingFromIPTask>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d104      	bne.n	800a4e6 <xSendEventStructToIPTask+0x6a>
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d001      	beq.n	800a4e6 <xSendEventStructToIPTask+0x6a>
            {
                uxUseTimeout = ( TickType_t ) 0;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	60fb      	str	r3, [r7, #12]
            }

            xReturn = xQueueSendToBack( xNetworkEventQueue, pxEvent, uxUseTimeout );
 800a4e6:	4b08      	ldr	r3, [pc, #32]	@ (800a508 <xSendEventStructToIPTask+0x8c>)
 800a4e8:	6818      	ldr	r0, [r3, #0]
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	68fa      	ldr	r2, [r7, #12]
 800a4ee:	6879      	ldr	r1, [r7, #4]
 800a4f0:	f00a fe4a 	bl	8015188 <xQueueGenericSend>
 800a4f4:	6178      	str	r0, [r7, #20]
 800a4f6:	e001      	b.n	800a4fc <xSendEventStructToIPTask+0x80>
        }
        else
        {
            /* It was not necessary to send the message to process the event so
             * even though the message was not sent the call was successful. */
            xReturn = pdPASS;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	617b      	str	r3, [r7, #20]
        }
    }

    return xReturn;
 800a4fc:	697b      	ldr	r3, [r7, #20]
}
 800a4fe:	4618      	mov	r0, r3
 800a500:	3718      	adds	r7, #24
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
 800a506:	bf00      	nop
 800a508:	2000111c 	.word	0x2000111c

0800a50c <eConsiderFrameForProcessing>:
 * @param[in] pucEthernetBuffer The ethernet packet under consideration.
 *
 * @return Enum saying whether to release or to process the packet.
 */
eFrameProcessingResult_t eConsiderFrameForProcessing( const uint8_t * const pucEthernetBuffer )
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b086      	sub	sp, #24
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eReleaseBuffer;
 800a514:	2300      	movs	r3, #0
 800a516:	75fb      	strb	r3, [r7, #23]

    do
    {
        const EthernetHeader_t * pxEthernetHeader = NULL;
 800a518:	2300      	movs	r3, #0
 800a51a:	613b      	str	r3, [r7, #16]
        const NetworkEndPoint_t * pxEndPoint = NULL;
 800a51c:	2300      	movs	r3, #0
 800a51e:	60fb      	str	r3, [r7, #12]
        uint16_t usFrameType;

        /* First, check the packet buffer is non-null. */
        if( pucEthernetBuffer == NULL )
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d067      	beq.n	800a5f6 <eConsiderFrameForProcessing+0xea>

        /* Map the buffer onto Ethernet Header struct for easy access to fields. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxEthernetHeader = ( ( const EthernetHeader_t * ) pucEthernetBuffer );
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	613b      	str	r3, [r7, #16]
        usFrameType = pxEthernetHeader->usFrameType;
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	7b1a      	ldrb	r2, [r3, #12]
 800a52e:	7b5b      	ldrb	r3, [r3, #13]
 800a530:	021b      	lsls	r3, r3, #8
 800a532:	4313      	orrs	r3, r2
 800a534:	817b      	strh	r3, [r7, #10]

        /* Second, filter based on ethernet frame type. */
        /* The frame type field in the Ethernet header must have a value greater than 0x0600. */
        if( ipIS_ETHERNET_FRAME_TYPE_INVALID( FreeRTOS_ntohs( usFrameType ) ) )
 800a536:	897b      	ldrh	r3, [r7, #10]
 800a538:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a53c:	d95d      	bls.n	800a5fa <eConsiderFrameForProcessing+0xee>
                break;
            #else
                /* filtering is disabled - continue filter checks. */
            #endif
        }
        else if( usFrameType == ipARP_FRAME_TYPE )
 800a53e:	897b      	ldrh	r3, [r7, #10]
 800a540:	f640 0206 	movw	r2, #2054	@ 0x806
 800a544:	4293      	cmp	r3, r2
 800a546:	d008      	beq.n	800a55a <eConsiderFrameForProcessing+0x4e>
                break;
            #else
                /*  IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( usFrameType == ipIPv4_FRAME_TYPE )
 800a548:	897b      	ldrh	r3, [r7, #10]
 800a54a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a54e:	d004      	beq.n	800a55a <eConsiderFrameForProcessing+0x4e>
                break;
            #else
                /* IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( usFrameType == ipIPv6_FRAME_TYPE )
 800a550:	897b      	ldrh	r3, [r7, #10]
 800a552:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a556:	4293      	cmp	r3, r2

                /* Processing custom Ethernet frames is enabled. No need for any further testing.
                 * Accept the frame whether it's a unicast, multicast, or broadcast. */
                eReturn = eProcessBuffer;
            #endif
            break;
 800a558:	e058      	b.n	800a60c <eConsiderFrameForProcessing+0x100>
        }

        /* Third, filter based on destination mac address. */
        pxEndPoint = FreeRTOS_FindEndPointOnMAC( &( pxEthernetHeader->xDestinationAddress ), NULL );
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	2100      	movs	r1, #0
 800a55e:	4618      	mov	r0, r3
 800a560:	f001 fd54 	bl	800c00c <FreeRTOS_FindEndPointOnMAC>
 800a564:	60f8      	str	r0, [r7, #12]

        if( pxEndPoint != NULL )
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d141      	bne.n	800a5f0 <eConsiderFrameForProcessing+0xe4>
        {
            /* A destination endpoint was found - Continue filter checks. */
        }
        else if( memcmp( xBroadcastMACAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	2206      	movs	r2, #6
 800a570:	4619      	mov	r1, r3
 800a572:	4829      	ldr	r0, [pc, #164]	@ (800a618 <eConsiderFrameForProcessing+0x10c>)
 800a574:	f00e f853 	bl	801861e <memcmp>
 800a578:	4603      	mov	r3, r0
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d038      	beq.n	800a5f0 <eConsiderFrameForProcessing+0xe4>
        {
            /* The packet was a broadcast - Continue filter checks. */
        }
        else if( memcmp( xLLMNR_MacAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	2206      	movs	r2, #6
 800a582:	4619      	mov	r1, r3
 800a584:	4825      	ldr	r0, [pc, #148]	@ (800a61c <eConsiderFrameForProcessing+0x110>)
 800a586:	f00e f84a 	bl	801861e <memcmp>
 800a58a:	4603      	mov	r3, r0
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d036      	beq.n	800a5fe <eConsiderFrameForProcessing+0xf2>
                break;
            #else
                /* DNS, LLMNR, and IPv4 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xLLMNR_MacAddressIPv6.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	2206      	movs	r2, #6
 800a594:	4619      	mov	r1, r3
 800a596:	4822      	ldr	r0, [pc, #136]	@ (800a620 <eConsiderFrameForProcessing+0x114>)
 800a598:	f00e f841 	bl	801861e <memcmp>
 800a59c:	4603      	mov	r3, r0
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d02f      	beq.n	800a602 <eConsiderFrameForProcessing+0xf6>
                break;
            #else
                /* DNS, LLMNR, and IPv6 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xMDNS_MacAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	2206      	movs	r2, #6
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	481e      	ldr	r0, [pc, #120]	@ (800a624 <eConsiderFrameForProcessing+0x118>)
 800a5aa:	f00e f838 	bl	801861e <memcmp>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d028      	beq.n	800a606 <eConsiderFrameForProcessing+0xfa>
                break;
            #else
                /* DNS, MDNS, and IPv4 are enabled - Continue filter checks. */
            #endif
        }
        else if( memcmp( xMDNS_MacAddressIPv6.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, sizeof( MACAddress_t ) ) == 0 )
 800a5b4:	693b      	ldr	r3, [r7, #16]
 800a5b6:	2206      	movs	r2, #6
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	481b      	ldr	r0, [pc, #108]	@ (800a628 <eConsiderFrameForProcessing+0x11c>)
 800a5bc:	f00e f82f 	bl	801861e <memcmp>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d021      	beq.n	800a60a <eConsiderFrameForProcessing+0xfe>
                break;
            #else
                /* DNS, MDNS, and IPv6 are enabled - Continue filter checks. */
            #endif
        }
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv4_0 ) &&
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	2b01      	cmp	r3, #1
 800a5cc:	d10c      	bne.n	800a5e8 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 1 ] == ipMULTICAST_MAC_ADDRESS_IPv4_1 ) &&
 800a5ce:	693b      	ldr	r3, [r7, #16]
 800a5d0:	785b      	ldrb	r3, [r3, #1]
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv4_0 ) &&
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d108      	bne.n	800a5e8 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 2 ] == ipMULTICAST_MAC_ADDRESS_IPv4_2 ) &&
 800a5d6:	693b      	ldr	r3, [r7, #16]
 800a5d8:	789b      	ldrb	r3, [r3, #2]
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 1 ] == ipMULTICAST_MAC_ADDRESS_IPv4_1 ) &&
 800a5da:	2b5e      	cmp	r3, #94	@ 0x5e
 800a5dc:	d104      	bne.n	800a5e8 <eConsiderFrameForProcessing+0xdc>
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 3 ] <= 0x7fU ) )
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	78db      	ldrb	r3, [r3, #3]
 800a5e2:	b25b      	sxtb	r3, r3
                 ( pxEthernetHeader->xDestinationAddress.ucBytes[ 2 ] == ipMULTICAST_MAC_ADDRESS_IPv4_2 ) &&
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	da03      	bge.n	800a5f0 <eConsiderFrameForProcessing+0xe4>
                break;
            #else
                /* IPv4 is enabled - Continue filter checks. */
            #endif
        }
        else if( ( pxEthernetHeader->xDestinationAddress.ucBytes[ 0 ] == ipMULTICAST_MAC_ADDRESS_IPv6_0 ) &&
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	781b      	ldrb	r3, [r3, #0]
 800a5ec:	2b33      	cmp	r3, #51	@ 0x33
 800a5ee:	e00d      	b.n	800a60c <eConsiderFrameForProcessing+0x100>
            /* The packet was not a broadcast, or for this node - release it */
            break;
        }

        /* All checks have been passed, process the packet. */
        eReturn = eProcessBuffer;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	75fb      	strb	r3, [r7, #23]
 800a5f4:	e00a      	b.n	800a60c <eConsiderFrameForProcessing+0x100>
            break;
 800a5f6:	bf00      	nop
 800a5f8:	e008      	b.n	800a60c <eConsiderFrameForProcessing+0x100>
                break;
 800a5fa:	bf00      	nop
 800a5fc:	e006      	b.n	800a60c <eConsiderFrameForProcessing+0x100>
                break;
 800a5fe:	bf00      	nop
 800a600:	e004      	b.n	800a60c <eConsiderFrameForProcessing+0x100>
                break;
 800a602:	bf00      	nop
 800a604:	e002      	b.n	800a60c <eConsiderFrameForProcessing+0x100>
                break;
 800a606:	bf00      	nop
 800a608:	e000      	b.n	800a60c <eConsiderFrameForProcessing+0x100>
                break;
 800a60a:	bf00      	nop
    } while( ipFALSE_BOOL );

    return eReturn;
 800a60c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3718      	adds	r7, #24
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
 800a616:	bf00      	nop
 800a618:	080199e4 	.word	0x080199e4
 800a61c:	080199c4 	.word	0x080199c4
 800a620:	080199cc 	.word	0x080199cc
 800a624:	080199d4 	.word	0x080199d4
 800a628:	080199dc 	.word	0x080199dc

0800a62c <prvProcessEthernetPacket>:
 *
 * @param[in,out] pxNetworkBuffer the network buffer containing the ethernet packet. If the
 *                                 buffer is large enough, it may be reused to send a reply.
 */
static void prvProcessEthernetPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b084      	sub	sp, #16
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
    const EthernetHeader_t * pxEthernetHeader;
    eFrameProcessingResult_t eReturned = eReleaseBuffer;
 800a634:	2300      	movs	r3, #0
 800a636:	72fb      	strb	r3, [r7, #11]
    {
        /* prvHandleEthernetPacket() already checked for ( pxNetworkBuffer != NULL ) so
         * it is safe to break out of the do{}while() and let the second half of this
         * function handle the releasing of pxNetworkBuffer */

        if( ( pxNetworkBuffer->pxInterface == NULL ) || ( pxNetworkBuffer->pxEndPoint == NULL ) )
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d03d      	beq.n	800a6bc <prvProcessEthernetPacket+0x90>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a644:	2b00      	cmp	r3, #0
 800a646:	d039      	beq.n	800a6bc <prvProcessEthernetPacket+0x90>
         * None of the above need to be checked again in code that handles incoming packets. */

        iptraceNETWORK_INTERFACE_INPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

        /* Interpret the Ethernet frame. */
        if( pxNetworkBuffer->xDataLength < sizeof( EthernetHeader_t ) )
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a64c:	2b0d      	cmp	r3, #13
 800a64e:	d934      	bls.n	800a6ba <prvProcessEthernetPacket+0x8e>
        /* Map the buffer onto the Ethernet Header struct for easy access to the fields. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxEthernetHeader = ( ( const EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a654:	60fb      	str	r3, [r7, #12]
        #if ( ipconfigETHERNET_DRIVER_FILTERS_FRAME_TYPES == 0 )
            if( eConsiderFrameForProcessing( pxNetworkBuffer->pucEthernetBuffer ) == eProcessBuffer )
        #endif
        {
            /* Interpret the received Ethernet packet. */
            switch( pxEthernetHeader->usFrameType )
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	899b      	ldrh	r3, [r3, #12]
 800a65a:	b29b      	uxth	r3, r3
 800a65c:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a660:	4293      	cmp	r3, r2
 800a662:	d017      	beq.n	800a694 <prvProcessEthernetPacket+0x68>
 800a664:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a668:	4293      	cmp	r3, r2
 800a66a:	dc23      	bgt.n	800a6b4 <prvProcessEthernetPacket+0x88>
 800a66c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a670:	d010      	beq.n	800a694 <prvProcessEthernetPacket+0x68>
 800a672:	f640 0206 	movw	r2, #2054	@ 0x806
 800a676:	4293      	cmp	r3, r2
 800a678:	d11c      	bne.n	800a6b4 <prvProcessEthernetPacket+0x88>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipARP_FRAME_TYPE:

                        /* The Ethernet frame contains an ARP packet. */
                        if( pxNetworkBuffer->xDataLength >= sizeof( ARPPacket_t ) )
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a67e:	2b29      	cmp	r3, #41	@ 0x29
 800a680:	d905      	bls.n	800a68e <prvProcessEthernetPacket+0x62>
                        {
                            /* MISRA Ref 11.3.1 [Misaligned access] */
                            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                            /* coverity[misra_c_2012_rule_11_3_violation] */
                            eReturned = eARPProcessPacket( pxNetworkBuffer );
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7fc fe7a 	bl	800737c <eARPProcessPacket>
 800a688:	4603      	mov	r3, r0
 800a68a:	72fb      	strb	r3, [r7, #11]
                        }
                        else
                        {
                            eReturned = eReleaseBuffer;
                        }
                        break;
 800a68c:	e016      	b.n	800a6bc <prvProcessEthernetPacket+0x90>
                            eReturned = eReleaseBuffer;
 800a68e:	2300      	movs	r3, #0
 800a690:	72fb      	strb	r3, [r7, #11]
                        break;
 800a692:	e013      	b.n	800a6bc <prvProcessEthernetPacket+0x90>

                case ipIPv4_FRAME_TYPE:
                case ipIPv6_FRAME_TYPE:

                    /* The Ethernet frame contains an IP packet. */
                    if( pxNetworkBuffer->xDataLength >= sizeof( IPPacket_t ) )
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a698:	2b21      	cmp	r3, #33	@ 0x21
 800a69a:	d908      	bls.n	800a6ae <prvProcessEthernetPacket+0x82>
                    {
                        /* MISRA Ref 11.3.1 [Misaligned access] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                        /* coverity[misra_c_2012_rule_11_3_violation] */
                        eReturned = prvProcessIPPacket( ( ( IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer ), pxNetworkBuffer );
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6a0:	6879      	ldr	r1, [r7, #4]
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f000 f8c2 	bl	800a82c <prvProcessIPPacket>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	72fb      	strb	r3, [r7, #11]
                    else
                    {
                        eReturned = eReleaseBuffer;
                    }

                    break;
 800a6ac:	e006      	b.n	800a6bc <prvProcessEthernetPacket+0x90>
                        eReturned = eReleaseBuffer;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	72fb      	strb	r3, [r7, #11]
                    break;
 800a6b2:	e003      	b.n	800a6bc <prvProcessEthernetPacket+0x90>
                    #if ( ipconfigPROCESS_CUSTOM_ETHERNET_FRAMES != 0 )
                        /* Custom frame handler. */
                        eReturned = eApplicationProcessCustomFrameHook( pxNetworkBuffer );
                    #else
                        /* No other packet types are handled.  Nothing to do. */
                        eReturned = eReleaseBuffer;
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	72fb      	strb	r3, [r7, #11]
                    #endif
                    break;
 800a6b8:	e000      	b.n	800a6bc <prvProcessEthernetPacket+0x90>
            break;
 800a6ba:	bf00      	nop
            } /* switch( pxEthernetHeader->usFrameType ) */
        }
    } while( pdFALSE );

    /* Perform any actions that resulted from processing the Ethernet frame. */
    switch( eReturned )
 800a6bc:	7afb      	ldrb	r3, [r7, #11]
 800a6be:	2b04      	cmp	r3, #4
 800a6c0:	d00b      	beq.n	800a6da <prvProcessEthernetPacket+0xae>
 800a6c2:	2b04      	cmp	r3, #4
 800a6c4:	dc35      	bgt.n	800a732 <prvProcessEthernetPacket+0x106>
 800a6c6:	2b02      	cmp	r3, #2
 800a6c8:	d002      	beq.n	800a6d0 <prvProcessEthernetPacket+0xa4>
 800a6ca:	2b03      	cmp	r3, #3
 800a6cc:	d035      	beq.n	800a73a <prvProcessEthernetPacket+0x10e>
 800a6ce:	e030      	b.n	800a732 <prvProcessEthernetPacket+0x106>
        case eReturnEthernetFrame:

            /* The Ethernet frame will have been updated (maybe it was
             * a resolution request or a PING request?) and should be sent back to
             * its source. */
            vReturnEthernetFrame( pxNetworkBuffer, pdTRUE );
 800a6d0:	2101      	movs	r1, #1
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f000 f943 	bl	800a95e <vReturnEthernetFrame>

            /* parameter pdTRUE: the buffer must be released once
             * the frame has been transmitted */
            break;
 800a6d8:	e030      	b.n	800a73c <prvProcessEthernetPacket+0x110>
             * yet. */
            break;

        case eWaitingResolution:

            if( ( pxEthernetHeader->usFrameType == ipIPv4_FRAME_TYPE ) || ( pxEthernetHeader->usFrameType == ipARP_FRAME_TYPE ) )
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	899b      	ldrh	r3, [r3, #12]
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6e4:	d006      	beq.n	800a6f4 <prvProcessEthernetPacket+0xc8>
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	899b      	ldrh	r3, [r3, #12]
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	f640 0206 	movw	r2, #2054	@ 0x806
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d10f      	bne.n	800a714 <prvProcessEthernetPacket+0xe8>
            {
                #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                    if( pxARPWaitingNetworkBuffer == NULL )
 800a6f4:	4b13      	ldr	r3, [pc, #76]	@ (800a744 <prvProcessEthernetPacket+0x118>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d107      	bne.n	800a70c <prvProcessEthernetPacket+0xe0>
                    {
                        pxARPWaitingNetworkBuffer = pxNetworkBuffer;
 800a6fc:	4a11      	ldr	r2, [pc, #68]	@ (800a744 <prvProcessEthernetPacket+0x118>)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6013      	str	r3, [r2, #0]
                        vIPTimerStartARPResolution( ipARP_RESOLUTION_MAX_DELAY );
 800a702:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800a706:	f000 fbed 	bl	800aee4 <vIPTimerStartARPResolution>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );

                    iptraceDELAYED_ARP_BUFFER_FULL();
                }

                break;
 800a70a:	e017      	b.n	800a73c <prvProcessEthernetPacket+0x110>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f008 f885 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
                break;
 800a712:	e013      	b.n	800a73c <prvProcessEthernetPacket+0x110>
            }
            else if( pxEthernetHeader->usFrameType == ipIPv6_FRAME_TYPE )
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	899b      	ldrh	r3, [r3, #12]
 800a718:	b29b      	uxth	r3, r3
 800a71a:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800a71e:	4293      	cmp	r3, r2
 800a720:	d103      	bne.n	800a72a <prvProcessEthernetPacket+0xfe>
                    }
                    else
                #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) */
                {
                    /* We are already waiting on one resolution. This frame will be dropped. */
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f008 f87a 	bl	801281c <vReleaseNetworkBufferAndDescriptor>

                    iptraceDELAYED_ND_BUFFER_FULL();
                }

                break;
 800a728:	e008      	b.n	800a73c <prvProcessEthernetPacket+0x110>
            }
            else
            {
                /* Unknown frame type, drop the packet. */
                vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f008 f876 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
            }

            break;
 800a730:	e004      	b.n	800a73c <prvProcessEthernetPacket+0x110>
        default:

            /* The frame is not being used anywhere, and the
             * NetworkBufferDescriptor_t structure containing the frame should
             * just be released back to the list of free buffers. */
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f008 f872 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
            break;
 800a738:	e000      	b.n	800a73c <prvProcessEthernetPacket+0x110>
            break;
 800a73a:	bf00      	nop
    }
}
 800a73c:	bf00      	nop
 800a73e:	3710      	adds	r7, #16
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}
 800a744:	20001118 	.word	0x20001118

0800a748 <prvProcessUDPPacket>:
 * @return eReleaseBuffer ( please release the buffer ).
 *         eFrameConsumed ( the buffer has now been released ).
 */

static eFrameProcessingResult_t prvProcessUDPPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 800a748:	b5b0      	push	{r4, r5, r7, lr}
 800a74a:	b08c      	sub	sp, #48	@ 0x30
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eReleaseBuffer;
 800a750:	2300      	movs	r3, #0
 800a752:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    BaseType_t xIsWaitingResolution = pdFALSE;
 800a756:	2300      	movs	r3, #0
 800a758:	60fb      	str	r3, [r7, #12]
    /* The IP packet contained a UDP frame. */
    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    const UDPPacket_t * pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a75e:	62bb      	str	r3, [r7, #40]	@ 0x28
    const UDPHeader_t * pxUDPHeader = &( pxUDPPacket->xUDPHeader );
 800a760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a762:	3322      	adds	r3, #34	@ 0x22
 800a764:	627b      	str	r3, [r7, #36]	@ 0x24

    size_t uxMinSize = ipSIZE_OF_ETH_HEADER + ( size_t ) uxIPHeaderSizePacket( pxNetworkBuffer ) + ipSIZE_OF_UDP_HEADER;
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f000 fa14 	bl	800ab94 <uxIPHeaderSizePacket>
 800a76c:	4603      	mov	r3, r0
 800a76e:	3316      	adds	r3, #22
 800a770:	623b      	str	r3, [r7, #32]
            pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv6_HEADER ] ) );
            pxUDPHeader = &( pxProtocolHeaders->xUDPHeader );
        }
    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

    usLength = FreeRTOS_ntohs( pxUDPHeader->usLength );
 800a772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a774:	791a      	ldrb	r2, [r3, #4]
 800a776:	795b      	ldrb	r3, [r3, #5]
 800a778:	021b      	lsls	r3, r3, #8
 800a77a:	4313      	orrs	r3, r2
 800a77c:	83fb      	strh	r3, [r7, #30]
    uxLength = ( size_t ) usLength;
 800a77e:	8bfb      	ldrh	r3, [r7, #30]
 800a780:	61bb      	str	r3, [r7, #24]

    /* Note the header values required prior to the checksum
     * generation as the checksum pseudo header may clobber some of
     * these values. */
    #if ( ipconfigUSE_IPv4 != 0 )
        if( ( pxUDPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) &&
 800a782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a784:	899b      	ldrh	r3, [r3, #12]
 800a786:	b29b      	uxth	r3, r3
 800a788:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a78c:	d10f      	bne.n	800a7ae <prvProcessUDPPacket+0x66>
            ( usLength > ( FreeRTOS_ntohs( pxUDPPacket->xIPHeader.usLength ) - uxIPHeaderSizePacket( pxNetworkBuffer ) ) ) )
 800a78e:	8bfc      	ldrh	r4, [r7, #30]
 800a790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a792:	8a1b      	ldrh	r3, [r3, #16]
 800a794:	b29b      	uxth	r3, r3
 800a796:	461d      	mov	r5, r3
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	f000 f9fb 	bl	800ab94 <uxIPHeaderSizePacket>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	1aeb      	subs	r3, r5, r3
        if( ( pxUDPPacket->xEthernetHeader.usFrameType == ipIPv4_FRAME_TYPE ) &&
 800a7a2:	429c      	cmp	r4, r3
 800a7a4:	d903      	bls.n	800a7ae <prvProcessUDPPacket+0x66>
        {
            eReturn = eReleaseBuffer;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a7ac:	e038      	b.n	800a820 <prvProcessUDPPacket+0xd8>
        }
        else
    #endif /* ( ipconfigUSE_IPv4 != 0 ) */

    if( ( pxNetworkBuffer->xDataLength >= uxMinSize ) &&
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7b2:	6a3a      	ldr	r2, [r7, #32]
 800a7b4:	429a      	cmp	r2, r3
 800a7b6:	d833      	bhi.n	800a820 <prvProcessUDPPacket+0xd8>
 800a7b8:	69bb      	ldr	r3, [r7, #24]
 800a7ba:	2b07      	cmp	r3, #7
 800a7bc:	d930      	bls.n	800a820 <prvProcessUDPPacket+0xd8>
         * size of the UDP header.
         *
         * The size of the UDP packet structure in this implementation
         * includes the size of the Ethernet header, the size of
         * the IP header, and the size of the UDP header. */
        uxPayloadSize_1 = pxNetworkBuffer->xDataLength - uxMinSize;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a7c2:	6a3b      	ldr	r3, [r7, #32]
 800a7c4:	1ad3      	subs	r3, r2, r3
 800a7c6:	617b      	str	r3, [r7, #20]
        uxPayloadSize_2 = uxLength - ipSIZE_OF_UDP_HEADER;
 800a7c8:	69bb      	ldr	r3, [r7, #24]
 800a7ca:	3b08      	subs	r3, #8
 800a7cc:	613b      	str	r3, [r7, #16]

        if( uxPayloadSize_1 > uxPayloadSize_2 )
 800a7ce:	697a      	ldr	r2, [r7, #20]
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	429a      	cmp	r2, r3
 800a7d4:	d904      	bls.n	800a7e0 <prvProcessUDPPacket+0x98>
        {
            pxNetworkBuffer->xDataLength = uxPayloadSize_2 + uxMinSize;
 800a7d6:	693a      	ldr	r2, [r7, #16]
 800a7d8:	6a3b      	ldr	r3, [r7, #32]
 800a7da:	441a      	add	r2, r3
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	629a      	str	r2, [r3, #40]	@ 0x28
        }

        pxNetworkBuffer->usPort = pxUDPHeader->usSourcePort;
 800a7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e2:	881b      	ldrh	r3, [r3, #0]
 800a7e4:	b29a      	uxth	r2, r3
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	869a      	strh	r2, [r3, #52]	@ 0x34
        pxNetworkBuffer->xIPAddress.ulIP_IPv4 = pxUDPPacket->xIPHeader.ulSourceIPAddress;
 800a7ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7ec:	f8d3 201a 	ldr.w	r2, [r3, #26]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	615a      	str	r2, [r3, #20]
         * by the NIC driver. */

        /* Pass the packet payload to the UDP sockets
         * implementation. */
        if( xProcessReceivedUDPPacket( pxNetworkBuffer,
                                       pxUDPHeader->usDestinationPort,
 800a7f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f6:	885b      	ldrh	r3, [r3, #2]
 800a7f8:	b29b      	uxth	r3, r3
        if( xProcessReceivedUDPPacket( pxNetworkBuffer,
 800a7fa:	f107 020c 	add.w	r2, r7, #12
 800a7fe:	4619      	mov	r1, r3
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f007 fc96 	bl	8012132 <xProcessReceivedUDPPacket>
 800a806:	4603      	mov	r3, r0
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d103      	bne.n	800a814 <prvProcessUDPPacket+0xcc>
                                       &( xIsWaitingResolution ) ) == pdPASS )
        {
            eReturn = eFrameConsumed;
 800a80c:	2303      	movs	r3, #3
 800a80e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a812:	e005      	b.n	800a820 <prvProcessUDPPacket+0xd8>
        }
        else
        {
            /* Is this packet to be set aside for resolution. */
            if( xIsWaitingResolution == pdTRUE )
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	2b01      	cmp	r3, #1
 800a818:	d102      	bne.n	800a820 <prvProcessUDPPacket+0xd8>
            {
                eReturn = eWaitingResolution;
 800a81a:	2304      	movs	r3, #4
 800a81c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    else
    {
        /* Length checks failed, the buffer will be released. */
    }

    return eReturn;
 800a820:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a824:	4618      	mov	r0, r3
 800a826:	3730      	adds	r7, #48	@ 0x30
 800a828:	46bd      	mov	sp, r7
 800a82a:	bdb0      	pop	{r4, r5, r7, pc}

0800a82c <prvProcessIPPacket>:
 *
 * @return An enum to show whether the packet should be released/kept/processed etc.
 */
static eFrameProcessingResult_t prvProcessIPPacket( const IPPacket_t * pxIPPacket,
                                                    NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b088      	sub	sp, #32
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
 800a834:	6039      	str	r1, [r7, #0]
    eFrameProcessingResult_t eReturn;
    UBaseType_t uxHeaderLength = ipSIZE_OF_IPv4_HEADER;
 800a836:	2314      	movs	r3, #20
 800a838:	61bb      	str	r3, [r7, #24]
    uint8_t ucProtocol = 0U;
 800a83a:	2300      	movs	r3, #0
 800a83c:	75fb      	strb	r3, [r7, #23]
    #if ( ipconfigUSE_IPv6 != 0 )
        const IPHeader_IPv6_t * pxIPHeader_IPv6 = NULL;
    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

    #if ( ipconfigUSE_IPv4 != 0 )
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	330e      	adds	r3, #14
 800a842:	613b      	str	r3, [r7, #16]
    #endif /* ( ipconfigUSE_IPv4 != 0 ) */

    switch( pxIPPacket->xEthernetHeader.usFrameType )
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	899b      	ldrh	r3, [r3, #12]
 800a848:	b29b      	uxth	r3, r3
 800a84a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a84e:	d124      	bne.n	800a89a <prvProcessIPPacket+0x6e>
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            case ipIPv4_FRAME_TYPE:
               {
                   size_t uxLength = ( size_t ) pxIPHeader->ucVersionHeaderLength;
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	60fb      	str	r3, [r7, #12]

                   /* Check if the IP headers are acceptable and if it has our destination.
                    * The lowest four bits of 'ucVersionHeaderLength' indicate the IP-header
                    * length in multiples of 4. */
                   uxHeaderLength = ( size_t ) ( ( uxLength & 0x0FU ) << 2 );
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800a85e:	61bb      	str	r3, [r7, #24]

                   if( ( uxHeaderLength > ( pxNetworkBuffer->xDataLength - ipSIZE_OF_ETH_HEADER ) ) ||
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a864:	3b0e      	subs	r3, #14
 800a866:	69ba      	ldr	r2, [r7, #24]
 800a868:	429a      	cmp	r2, r3
 800a86a:	d802      	bhi.n	800a872 <prvProcessIPPacket+0x46>
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	2b13      	cmp	r3, #19
 800a870:	d802      	bhi.n	800a878 <prvProcessIPPacket+0x4c>
                       ( uxHeaderLength < ipSIZE_OF_IPv4_HEADER ) )
                   {
                       eReturn = eReleaseBuffer;
 800a872:	2300      	movs	r3, #0
 800a874:	77fb      	strb	r3, [r7, #31]
                            * buffer is being used. */
                           pxNetworkBuffer->pucEthernetBuffer[ 0 - ( BaseType_t ) ipIP_TYPE_OFFSET ] = pxIPHeader->ucVersionHeaderLength;
                       }
                   }

                   break;
 800a876:	e013      	b.n	800a8a0 <prvProcessIPPacket+0x74>
                       ucProtocol = pxIPPacket->xIPHeader.ucProtocol;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	7ddb      	ldrb	r3, [r3, #23]
 800a87c:	75fb      	strb	r3, [r7, #23]
                       eReturn = prvAllowIPPacketIPv4( pxIPPacket, pxNetworkBuffer, uxHeaderLength );
 800a87e:	69ba      	ldr	r2, [r7, #24]
 800a880:	6839      	ldr	r1, [r7, #0]
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f001 f922 	bl	800bacc <prvAllowIPPacketIPv4>
 800a888:	4603      	mov	r3, r0
 800a88a:	77fb      	strb	r3, [r7, #31]
                           pxNetworkBuffer->pucEthernetBuffer[ 0 - ( BaseType_t ) ipIP_TYPE_OFFSET ] = pxIPHeader->ucVersionHeaderLength;
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a890:	3b06      	subs	r3, #6
 800a892:	693a      	ldr	r2, [r7, #16]
 800a894:	7812      	ldrb	r2, [r2, #0]
 800a896:	701a      	strb	r2, [r3, #0]
                   break;
 800a898:	e002      	b.n	800a8a0 <prvProcessIPPacket+0x74>
               }
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        default:
            eReturn = eReleaseBuffer;
 800a89a:	2300      	movs	r3, #0
 800a89c:	77fb      	strb	r3, [r7, #31]
            FreeRTOS_debug_printf( ( "prvProcessIPPacket: Undefined Frame Type \n" ) );
            /* MISRA 16.4 Compliance */
            break;
 800a89e:	bf00      	nop

    /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-143 */
    /* coverity[misra_c_2012_rule_14_3_violation] */
    /* coverity[cond_const] */
    if( eReturn == eProcessBuffer )
 800a8a0:	7ffb      	ldrb	r3, [r7, #31]
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d156      	bne.n	800a954 <prvProcessIPPacket+0x128>
    {
        /* Are there IP-options. */
        /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
        switch( pxIPPacket->xEthernetHeader.usFrameType ) /* LCOV_EXCL_BR_LINE */
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	899b      	ldrh	r3, [r3, #12]
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8b0:	d108      	bne.n	800a8c4 <prvProcessIPPacket+0x98>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipIPv4_FRAME_TYPE:

                    if( uxHeaderLength > ipSIZE_OF_IPv4_HEADER )
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	2b14      	cmp	r3, #20
 800a8b6:	d907      	bls.n	800a8c8 <prvProcessIPPacket+0x9c>
                    {
                        /* The size of the IP-header is larger than 20 bytes.
                         * The extra space is used for IP-options. */
                        eReturn = prvCheckIP4HeaderOptions( pxNetworkBuffer );
 800a8b8:	6838      	ldr	r0, [r7, #0]
 800a8ba:	f001 f9e3 	bl	800bc84 <prvCheckIP4HeaderOptions>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	77fb      	strb	r3, [r7, #31]
                    }
                    break;
 800a8c2:	e001      	b.n	800a8c8 <prvProcessIPPacket+0x9c>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
            default:   /* LCOV_EXCL_LINE */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 800a8c4:	bf00      	nop
 800a8c6:	e000      	b.n	800a8ca <prvProcessIPPacket+0x9e>
                    break;
 800a8c8:	bf00      	nop

        /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-143 */
        /* coverity[misra_c_2012_rule_14_3_violation] */
        /* coverity[const] */
        if( eReturn != eReleaseBuffer )
 800a8ca:	7ffb      	ldrb	r3, [r7, #31]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d041      	beq.n	800a954 <prvProcessIPPacket+0x128>
        {
            /* Add the IP and MAC addresses to the cache if they are not
             * already there - otherwise refresh the age of the existing
             * entry. */
            if( ucProtocol != ( uint8_t ) ipPROTOCOL_UDP )
 800a8d0:	7dfb      	ldrb	r3, [r7, #23]
 800a8d2:	2b11      	cmp	r3, #17
 800a8d4:	d018      	beq.n	800a908 <prvProcessIPPacket+0xdc>
            {
                if( xCheckRequiresResolution( pxNetworkBuffer ) == pdTRUE )
 800a8d6:	6838      	ldr	r0, [r7, #0]
 800a8d8:	f001 fc41 	bl	800c15e <xCheckRequiresResolution>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d102      	bne.n	800a8e8 <prvProcessIPPacket+0xbc>
                {
                    eReturn = eWaitingResolution;
 800a8e2:	2304      	movs	r3, #4
 800a8e4:	77fb      	strb	r3, [r7, #31]
 800a8e6:	e00f      	b.n	800a908 <prvProcessIPPacket+0xdc>
                     * packet.  For UDP packets, this will be done later in
                     * xProcessReceivedUDPPacket(), as soon as it's know that the message
                     * will be handled.  This will prevent the cache getting
                     * overwritten with the IP address of useless broadcast packets. */
                    /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
                    switch( pxIPPacket->xEthernetHeader.usFrameType ) /* LCOV_EXCL_BR_LINE */
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	899b      	ldrh	r3, [r3, #12]
 800a8ec:	b29b      	uxth	r3, r3
 800a8ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a8f2:	d108      	bne.n	800a906 <prvProcessIPPacket+0xda>
                        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                        #if ( ipconfigUSE_IPv4 != 0 )
                            case ipIPv4_FRAME_TYPE:
                                /* Refresh the age of this cache entry since a packet was received. */
                                vARPRefreshCacheEntryAge( &( pxIPPacket->xEthernetHeader.xSourceAddress ), pxIPHeader->ulSourceIPAddress );
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	1d9a      	adds	r2, r3, #6
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	4610      	mov	r0, r2
 800a900:	f7fc ff88 	bl	8007814 <vARPRefreshCacheEntryAge>
                                break;
 800a904:	e000      	b.n	800a908 <prvProcessIPPacket+0xdc>
                        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                        /* Case default is never toggled because eReturn is not eProcessBuffer in previous step. */
                        default:   /* LCOV_EXCL_LINE */
                            /* MISRA 16.4 Compliance */
                            break; /* LCOV_EXCL_LINE */
 800a906:	bf00      	nop
                    }
                }
            }

            if( eReturn != eWaitingResolution )
 800a908:	7ffb      	ldrb	r3, [r7, #31]
 800a90a:	2b04      	cmp	r3, #4
 800a90c:	d022      	beq.n	800a954 <prvProcessIPPacket+0x128>
            {
                switch( ucProtocol )
 800a90e:	7dfb      	ldrb	r3, [r7, #23]
 800a910:	2b11      	cmp	r3, #17
 800a912:	d00c      	beq.n	800a92e <prvProcessIPPacket+0x102>
 800a914:	2b11      	cmp	r3, #17
 800a916:	dc19      	bgt.n	800a94c <prvProcessIPPacket+0x120>
 800a918:	2b01      	cmp	r3, #1
 800a91a:	d002      	beq.n	800a922 <prvProcessIPPacket+0xf6>
 800a91c:	2b06      	cmp	r3, #6
 800a91e:	d00c      	beq.n	800a93a <prvProcessIPPacket+0x10e>
 800a920:	e014      	b.n	800a94c <prvProcessIPPacket+0x120>
                             * also be returned, and the source of the ping will know something
                             * went wrong because it will not be able to validate what it
                             * receives. */
                            #if ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )
                            {
                                eReturn = ProcessICMPPacket( pxNetworkBuffer );
 800a922:	6838      	ldr	r0, [r7, #0]
 800a924:	f7ff fa92 	bl	8009e4c <ProcessICMPPacket>
 800a928:	4603      	mov	r3, r0
 800a92a:	77fb      	strb	r3, [r7, #31]
                            }
                            #endif /* ( ipconfigREPLY_TO_INCOMING_PINGS == 1 ) || ( ipconfigSUPPORT_OUTGOING_PINGS == 1 ) */
                            break;
 800a92c:	e012      	b.n	800a954 <prvProcessIPPacket+0x128>
                    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                    case ipPROTOCOL_UDP:
                        /* The IP packet contained a UDP frame. */

                        eReturn = prvProcessUDPPacket( pxNetworkBuffer );
 800a92e:	6838      	ldr	r0, [r7, #0]
 800a930:	f7ff ff0a 	bl	800a748 <prvProcessUDPPacket>
 800a934:	4603      	mov	r3, r0
 800a936:	77fb      	strb	r3, [r7, #31]
                        break;
 800a938:	e00c      	b.n	800a954 <prvProcessIPPacket+0x128>

                        #if ipconfigUSE_TCP == 1
                            case ipPROTOCOL_TCP:

                                if( xProcessReceivedTCPPacket( pxNetworkBuffer ) == pdPASS )
 800a93a:	6838      	ldr	r0, [r7, #0]
 800a93c:	f004 f8d4 	bl	800eae8 <xProcessReceivedTCPPacket>
 800a940:	4603      	mov	r3, r0
 800a942:	2b01      	cmp	r3, #1
 800a944:	d105      	bne.n	800a952 <prvProcessIPPacket+0x126>
                                {
                                    eReturn = eFrameConsumed;
 800a946:	2303      	movs	r3, #3
 800a948:	77fb      	strb	r3, [r7, #31]
                                }
                                break;
 800a94a:	e002      	b.n	800a952 <prvProcessIPPacket+0x126>
                        #endif /* if ipconfigUSE_TCP == 1 */
                    default:
                        /* Not a supported frame type. */
                        eReturn = eReleaseBuffer;
 800a94c:	2300      	movs	r3, #0
 800a94e:	77fb      	strb	r3, [r7, #31]
                        break;
 800a950:	e000      	b.n	800a954 <prvProcessIPPacket+0x128>
                                break;
 800a952:	bf00      	nop
                }
            }
        }
    }

    return eReturn;
 800a954:	7ffb      	ldrb	r3, [r7, #31]
}
 800a956:	4618      	mov	r0, r3
 800a958:	3720      	adds	r7, #32
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}

0800a95e <vReturnEthernetFrame>:
 * @param[in,out] pxNetworkBuffer The network buffer which is to be sent.
 * @param[in] xReleaseAfterSend Whether this network buffer is to be released or not.
 */
void vReturnEthernetFrame( NetworkBufferDescriptor_t * pxNetworkBuffer,
                           BaseType_t xReleaseAfterSend )
{
 800a95e:	b580      	push	{r7, lr}
 800a960:	b090      	sub	sp, #64	@ 0x40
 800a962:	af00      	add	r7, sp, #0
 800a964:	6078      	str	r0, [r7, #4]
 800a966:	6039      	str	r1, [r7, #0]
        NetworkBufferDescriptor_t * pxNewBuffer;
    #endif

    #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
    {
        if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a96c:	2b3b      	cmp	r3, #59	@ 0x3b
 800a96e:	d812      	bhi.n	800a996 <vReturnEthernetFrame+0x38>
        {
            BaseType_t xIndex;

            FreeRTOS_printf( ( "vReturnEthernetFrame: length %u\n", ( unsigned ) pxNetworkBuffer->xDataLength ) );

            for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a974:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a976:	e008      	b.n	800a98a <vReturnEthernetFrame+0x2c>
            {
                pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a97c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a97e:	4413      	add	r3, r2
 800a980:	2200      	movs	r2, #0
 800a982:	701a      	strb	r2, [r3, #0]
            for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 800a984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a986:	3301      	adds	r3, #1
 800a988:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a98a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a98c:	2b3b      	cmp	r3, #59	@ 0x3b
 800a98e:	ddf3      	ble.n	800a978 <vReturnEthernetFrame+0x1a>
            }

            pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	223c      	movs	r2, #60	@ 0x3c
 800a994:	629a      	str	r2, [r3, #40]	@ 0x28
        }
    }
    #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

    #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
        if( xReleaseAfterSend == pdFALSE )
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d111      	bne.n	800a9c0 <vReturnEthernetFrame+0x62>
        {
            pxNewBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, pxNetworkBuffer->xDataLength );
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9a0:	4619      	mov	r1, r3
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f000 fbec 	bl	800b180 <pxDuplicateNetworkBufferWithDescriptor>
 800a9a8:	6378      	str	r0, [r7, #52]	@ 0x34

            if( pxNewBuffer != NULL )
 800a9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d005      	beq.n	800a9bc <vReturnEthernetFrame+0x5e>
            {
                xReleaseAfterSend = pdTRUE;
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	603b      	str	r3, [r7, #0]
                /* Want no rounding up. */
                pxNewBuffer->xDataLength = pxNetworkBuffer->xDataLength;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a9b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ba:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            pxNetworkBuffer = pxNewBuffer;
 800a9bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9be:	607b      	str	r3, [r7, #4]
        }

        if( pxNetworkBuffer != NULL )
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	f000 808f 	beq.w	800aae6 <vReturnEthernetFrame+0x188>
    #endif /* if ( ipconfigZERO_COPY_TX_DRIVER != 0 ) */
    {
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        IPPacket_t * pxIPPacket = ( ( IPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9cc:	633b      	str	r3, [r7, #48]	@ 0x30
        /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
        const void * pvCopySource = NULL;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	63bb      	str	r3, [r7, #56]	@ 0x38
        void * pvCopyDest;

        #if ( ipconfigUSE_IPv4 != 0 )
            MACAddress_t xMACAddress;
            eResolutionLookupResult_t eResult;
            uint32_t ulDestinationIPAddress = 0U;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	617b      	str	r3, [r7, #20]
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        /* Send! */
        if( pxNetworkBuffer->pxEndPoint == NULL )
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d111      	bne.n	800aa02 <vReturnEthernetFrame+0xa4>
            FreeRTOS_printf( ( "vReturnEthernetFrame: No pxEndPoint yet for %x ip?\n", ( unsigned int ) FreeRTOS_ntohl( pxIPPacket->xIPHeader.ulDestinationIPAddress ) ) );

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            switch( ( ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer ) )->usFrameType )
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9e2:	899b      	ldrh	r3, [r3, #12]
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9ea:	d109      	bne.n	800aa00 <vReturnEthernetFrame+0xa2>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipIPv4_FRAME_TYPE:
                        pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( pxIPPacket->xIPHeader.ulDestinationIPAddress );
 800a9ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ee:	f8d3 301e 	ldr.w	r3, [r3, #30]
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f001 fb2a 	bl	800c04c <FreeRTOS_FindEndPointOnNetMask>
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	631a      	str	r2, [r3, #48]	@ 0x30
                        break;
 800a9fe:	e000      	b.n	800aa02 <vReturnEthernetFrame+0xa4>
                #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                default:
                    /* MISRA 16.4 Compliance */
                    break;
 800aa00:	bf00      	nop
            }
        }

        if( pxNetworkBuffer->pxEndPoint != NULL )
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d06d      	beq.n	800aae6 <vReturnEthernetFrame+0x188>
        {
            NetworkInterface_t * pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface; /*_RB_ Why not use the pxNetworkBuffer->pxNetworkInterface directly? */
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa0e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800aa12:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Interpret the Ethernet packet being sent. */
            switch( pxIPPacket->xEthernetHeader.usFrameType )
 800aa14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa16:	899b      	ldrh	r3, [r3, #12]
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa1e:	d11c      	bne.n	800aa5a <vReturnEthernetFrame+0xfc>
            {
                #if ( ipconfigUSE_IPv4 != 0 )
                    case ipIPv4_FRAME_TYPE:
                        ulDestinationIPAddress = pxIPPacket->xIPHeader.ulDestinationIPAddress;
 800aa20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa22:	f8d3 301e 	ldr.w	r3, [r3, #30]
 800aa26:	617b      	str	r3, [r7, #20]

                        /* Try to find a MAC address corresponding to the destination IP
                         * address. */
                        eResult = eARPGetCacheEntry( &ulDestinationIPAddress, &xMACAddress, &( pxNetworkBuffer->pxEndPoint ) );
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800aa2e:	f107 0118 	add.w	r1, r7, #24
 800aa32:	f107 0314 	add.w	r3, r7, #20
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7fd f834 	bl	8007aa4 <eARPGetCacheEntry>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                        if( eResult == eResolutionCacheHit )
 800aa42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d103      	bne.n	800aa52 <vReturnEthernetFrame+0xf4>
                        {
                            /* Best case scenario - an address is found, use it. */
                            pvCopySource = &xMACAddress;
 800aa4a:	f107 0318 	add.w	r3, r7, #24
 800aa4e:	63bb      	str	r3, [r7, #56]	@ 0x38
                        else
                        {
                            /* If an address is not found, just swap the source and destination MAC addresses. */
                            pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
                        }
                        break;
 800aa50:	e007      	b.n	800aa62 <vReturnEthernetFrame+0x104>
                            pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 800aa52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa54:	3306      	adds	r3, #6
 800aa56:	63bb      	str	r3, [r7, #56]	@ 0x38
                        break;
 800aa58:	e003      	b.n	800aa62 <vReturnEthernetFrame+0x104>

                case ipIPv6_FRAME_TYPE:
                case ipARP_FRAME_TYPE:
                default:
                    /* Just swap the source and destination MAC addresses. */
                    pvCopySource = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 800aa5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa5c:	3306      	adds	r3, #6
 800aa5e:	63bb      	str	r3, [r7, #56]	@ 0x38
                    break;
 800aa60:	bf00      	nop
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopyDest = &( pxIPPacket->xEthernetHeader.xDestinationAddress );
 800aa62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa64:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxIPPacket->xEthernetHeader.xDestinationAddress ) );
 800aa66:	2206      	movs	r2, #6
 800aa68:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800aa6a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aa6c:	f00d fedb 	bl	8018826 <memcpy>

            pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa74:	3338      	adds	r3, #56	@ 0x38
 800aa76:	63bb      	str	r3, [r7, #56]	@ 0x38
            pvCopyDest = &( pxIPPacket->xEthernetHeader.xSourceAddress );
 800aa78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa7a:	3306      	adds	r3, #6
 800aa7c:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 800aa7e:	2206      	movs	r2, #6
 800aa80:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800aa82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aa84:	f00d fecf 	bl	8018826 <memcpy>

            /* Send! */
            if( xIsCallingFromIPTask() == pdTRUE )
 800aa88:	f000 fc49 	bl	800b31e <xIsCallingFromIPTask>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d106      	bne.n	800aaa0 <vReturnEthernetFrame+0x142>
            {
                iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );
                ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, xReleaseAfterSend );
 800aa92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa94:	68db      	ldr	r3, [r3, #12]
 800aa96:	683a      	ldr	r2, [r7, #0]
 800aa98:	6879      	ldr	r1, [r7, #4]
 800aa9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800aa9c:	4798      	blx	r3
                /* This should never reach or the packet is gone. */
                configASSERT( pdFALSE );
            }
        }
    }
}
 800aa9e:	e022      	b.n	800aae6 <vReturnEthernetFrame+0x188>
            else if( xReleaseAfterSend != pdFALSE )
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d011      	beq.n	800aaca <vReturnEthernetFrame+0x16c>
                xSendEvent.eEventType = eNetworkTxEvent;
 800aaa6:	2302      	movs	r3, #2
 800aaa8:	733b      	strb	r3, [r7, #12]
                xSendEvent.pvData = pxNetworkBuffer;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	613b      	str	r3, [r7, #16]
                if( xSendEventStructToIPTask( &xSendEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 800aaae:	f107 030c 	add.w	r3, r7, #12
 800aab2:	f04f 31ff 	mov.w	r1, #4294967295
 800aab6:	4618      	mov	r0, r3
 800aab8:	f7ff fce0 	bl	800a47c <xSendEventStructToIPTask>
 800aabc:	4603      	mov	r3, r0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d111      	bne.n	800aae6 <vReturnEthernetFrame+0x188>
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f007 feaa 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
}
 800aac8:	e00d      	b.n	800aae6 <vReturnEthernetFrame+0x188>
	__asm volatile
 800aaca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aace:	b672      	cpsid	i
 800aad0:	f383 8811 	msr	BASEPRI, r3
 800aad4:	f3bf 8f6f 	isb	sy
 800aad8:	f3bf 8f4f 	dsb	sy
 800aadc:	b662      	cpsie	i
 800aade:	623b      	str	r3, [r7, #32]
}
 800aae0:	bf00      	nop
                configASSERT( pdFALSE );
 800aae2:	bf00      	nop
 800aae4:	e7fd      	b.n	800aae2 <vReturnEthernetFrame+0x184>
}
 800aae6:	bf00      	nop
 800aae8:	3740      	adds	r7, #64	@ 0x40
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}
	...

0800aaf0 <xIPIsNetworkTaskReady>:
 * @brief Returns whether the IP task is ready.
 *
 * @return pdTRUE if IP task is ready, else pdFALSE.
 */
BaseType_t xIPIsNetworkTaskReady( void )
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	af00      	add	r7, sp, #0
    return xIPTaskInitialised;
 800aaf4:	4b03      	ldr	r3, [pc, #12]	@ (800ab04 <xIPIsNetworkTaskReady+0x14>)
 800aaf6:	681b      	ldr	r3, [r3, #0]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	46bd      	mov	sp, r7
 800aafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab00:	4770      	bx	lr
 800ab02:	bf00      	nop
 800ab04:	2000112c 	.word	0x2000112c

0800ab08 <FreeRTOS_IsEndPointUp>:
 * @brief Returns whether a particular end-point is up.
 *
 * @return pdTRUE if a particular end-points is up.
 */
BaseType_t FreeRTOS_IsEndPointUp( const struct xNetworkEndPoint * pxEndPoint )
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    if( pxEndPoint != NULL )
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d007      	beq.n	800ab26 <FreeRTOS_IsEndPointUp+0x1e>
    {
        /* Is this particular end-point up? */
        xReturn = ( BaseType_t ) pxEndPoint->bits.bEndPointUp;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ab1c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ab20:	b2db      	uxtb	r3, r3
 800ab22:	60fb      	str	r3, [r7, #12]
 800ab24:	e003      	b.n	800ab2e <FreeRTOS_IsEndPointUp+0x26>
    }
    else
    {
        /* Are all end-points up? */
        xReturn = FreeRTOS_AllEndPointsUp( NULL );
 800ab26:	2000      	movs	r0, #0
 800ab28:	f000 f806 	bl	800ab38 <FreeRTOS_AllEndPointsUp>
 800ab2c:	60f8      	str	r0, [r7, #12]
    }

    return xReturn;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3710      	adds	r7, #16
 800ab34:	46bd      	mov	sp, r7
 800ab36:	bd80      	pop	{r7, pc}

0800ab38 <FreeRTOS_AllEndPointsUp>:
 * @param[in] pxInterface The network interface of interest, or NULL to check all end-points.
 *
 * @return pdTRUE if all end-points are up, otherwise pdFALSE;
 */
BaseType_t FreeRTOS_AllEndPointsUp( const struct xNetworkInterface * pxInterface )
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b085      	sub	sp, #20
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdTRUE;
 800ab40:	2301      	movs	r3, #1
 800ab42:	60fb      	str	r3, [r7, #12]
    const NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800ab44:	4b12      	ldr	r3, [pc, #72]	@ (800ab90 <FreeRTOS_AllEndPointsUp+0x58>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	60bb      	str	r3, [r7, #8]

    while( pxEndPoint != NULL )
 800ab4a:	e017      	b.n	800ab7c <FreeRTOS_AllEndPointsUp+0x44>
    {
        if( ( pxInterface == NULL ) ||
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d005      	beq.n	800ab5e <FreeRTOS_AllEndPointsUp+0x26>
            ( pxEndPoint->pxNetworkInterface == pxInterface ) )
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
        if( ( pxInterface == NULL ) ||
 800ab58:	687a      	ldr	r2, [r7, #4]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d10a      	bne.n	800ab74 <FreeRTOS_AllEndPointsUp+0x3c>

        {
            if( pxEndPoint->bits.bEndPointUp == pdFALSE_UNSIGNED )
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ab64:	f003 0320 	and.w	r3, r3, #32
 800ab68:	b2db      	uxtb	r3, r3
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d102      	bne.n	800ab74 <FreeRTOS_AllEndPointsUp+0x3c>
            {
                xResult = pdFALSE;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	60fb      	str	r3, [r7, #12]
                break;
 800ab72:	e006      	b.n	800ab82 <FreeRTOS_AllEndPointsUp+0x4a>
            }
        }

        pxEndPoint = pxEndPoint->pxNext;
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ab7a:	60bb      	str	r3, [r7, #8]
    while( pxEndPoint != NULL )
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d1e4      	bne.n	800ab4c <FreeRTOS_AllEndPointsUp+0x14>
    }

    return xResult;
 800ab82:	68fb      	ldr	r3, [r7, #12]
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3714      	adds	r7, #20
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8e:	4770      	bx	lr
 800ab90:	20002498 	.word	0x20002498

0800ab94 <uxIPHeaderSizePacket>:
 * @brief Get the size of the IP-header, by checking the type of the network buffer.
 * @param[in] pxNetworkBuffer The network buffer.
 * @return The size of the corresponding IP-header.
 */
size_t uxIPHeaderSizePacket( const NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
    size_t uxResult;
    /* Map the buffer onto Ethernet Header struct for easy access to fields. */
    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    const EthernetHeader_t * pxHeader = ( ( const EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aba0:	60bb      	str	r3, [r7, #8]

    if( pxHeader->usFrameType == ( uint16_t ) ipIPv6_FRAME_TYPE )
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	899b      	ldrh	r3, [r3, #12]
 800aba6:	b29b      	uxth	r3, r3
 800aba8:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800abac:	4293      	cmp	r3, r2
 800abae:	d102      	bne.n	800abb6 <uxIPHeaderSizePacket+0x22>
    {
        uxResult = ipSIZE_OF_IPv6_HEADER;
 800abb0:	2328      	movs	r3, #40	@ 0x28
 800abb2:	60fb      	str	r3, [r7, #12]
 800abb4:	e001      	b.n	800abba <uxIPHeaderSizePacket+0x26>
    }
    else
    {
        uxResult = ipSIZE_OF_IPv4_HEADER;
 800abb6:	2314      	movs	r3, #20
 800abb8:	60fb      	str	r3, [r7, #12]
    }

    return uxResult;
 800abba:	68fb      	ldr	r3, [r7, #12]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3714      	adds	r7, #20
 800abc0:	46bd      	mov	sp, r7
 800abc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc6:	4770      	bx	lr

0800abc8 <uxIPHeaderSizeSocket>:
 * @brief Get the size of the IP-header, by checking if the socket bIsIPv6 set.
 * @param[in] pxSocket The socket.
 * @return The size of the corresponding IP-header.
 */
size_t uxIPHeaderSizeSocket( const FreeRTOS_Socket_t * pxSocket )
{
 800abc8:	b480      	push	{r7}
 800abca:	b085      	sub	sp, #20
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
    size_t uxResult;

    if( ( pxSocket != NULL ) && ( pxSocket->bits.bIsIPv6 != pdFALSE_UNSIGNED ) )
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d009      	beq.n	800abea <uxIPHeaderSizeSocket+0x22>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	7a1b      	ldrb	r3, [r3, #8]
 800abda:	f003 0301 	and.w	r3, r3, #1
 800abde:	b2db      	uxtb	r3, r3
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d002      	beq.n	800abea <uxIPHeaderSizeSocket+0x22>
    {
        uxResult = ipSIZE_OF_IPv6_HEADER;
 800abe4:	2328      	movs	r3, #40	@ 0x28
 800abe6:	60fb      	str	r3, [r7, #12]
 800abe8:	e001      	b.n	800abee <uxIPHeaderSizeSocket+0x26>
    }
    else
    {
        uxResult = ipSIZE_OF_IPv4_HEADER;
 800abea:	2314      	movs	r3, #20
 800abec:	60fb      	str	r3, [r7, #12]
    }

    return uxResult;
 800abee:	68fb      	ldr	r3, [r7, #12]
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3714      	adds	r7, #20
 800abf4:	46bd      	mov	sp, r7
 800abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfa:	4770      	bx	lr

0800abfc <vApplicationPingReplyHook>:

//USER FUNCTIONS

//Hook for when you receive a ping reply
void vApplicationPingReplyHook( ePingReplyStatus_t eStatus, //reply message from system
		uint16_t usIdentifier ){
 800abfc:	b480      	push	{r7}
 800abfe:	b083      	sub	sp, #12
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	4603      	mov	r3, r0
 800ac04:	460a      	mov	r2, r1
 800ac06:	71fb      	strb	r3, [r7, #7]
 800ac08:	4613      	mov	r3, r2
 800ac0a:	80bb      	strh	r3, [r7, #4]

}
 800ac0c:	bf00      	nop
 800ac0e:	370c      	adds	r7, #12
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	4770      	bx	lr

0800ac18 <vApplicationIPNetworkEventHook_Multi>:

//checks the eNetworkUp type to see if it's  UP or DOWN
void vApplicationIPNetworkEventHook_Multi(eIPCallbackEvent_t networkEvent, struct xNetworkEndPoint *pxEndPoint){
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	4603      	mov	r3, r0
 800ac20:	6039      	str	r1, [r7, #0]
 800ac22:	71fb      	strb	r3, [r7, #7]
	switch(networkEvent){
 800ac24:	79fb      	ldrb	r3, [r7, #7]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d002      	beq.n	800ac30 <vApplicationIPNetworkEventHook_Multi+0x18>
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d008      	beq.n	800ac40 <vApplicationIPNetworkEventHook_Multi+0x28>
		break;
	case eNetworkDown:
		SEGGER_RTT_printf(0,"Network Down!");
		break;
	}
}
 800ac2e:	e00c      	b.n	800ac4a <vApplicationIPNetworkEventHook_Multi+0x32>
		SEGGER_RTT_printf(0,"Network UP! IP: %lup\n", FreeRTOS_ntohl(pxEndPoint->ipv4_settings.ulIPAddress));
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	461a      	mov	r2, r3
 800ac36:	4907      	ldr	r1, [pc, #28]	@ (800ac54 <vApplicationIPNetworkEventHook_Multi+0x3c>)
 800ac38:	2000      	movs	r0, #0
 800ac3a:	f7f6 fa4b 	bl	80010d4 <SEGGER_RTT_printf>
		break;
 800ac3e:	e004      	b.n	800ac4a <vApplicationIPNetworkEventHook_Multi+0x32>
		SEGGER_RTT_printf(0,"Network Down!");
 800ac40:	4905      	ldr	r1, [pc, #20]	@ (800ac58 <vApplicationIPNetworkEventHook_Multi+0x40>)
 800ac42:	2000      	movs	r0, #0
 800ac44:	f7f6 fa46 	bl	80010d4 <SEGGER_RTT_printf>
		break;
 800ac48:	bf00      	nop
}
 800ac4a:	bf00      	nop
 800ac4c:	3708      	adds	r7, #8
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}
 800ac52:	bf00      	nop
 800ac54:	08019848 	.word	0x08019848
 800ac58:	08019860 	.word	0x08019860

0800ac5c <ulApplicationGetNextSequenceNumber>:
//get a random sequence number for the first packet
uint32_t ulApplicationGetNextSequenceNumber( uint32_t ulSourceAddress,
                                           uint16_t usSourcePort,
                                           uint32_t ulDestinationAddress,
                                           uint16_t usDestinationPort )
{
 800ac5c:	b590      	push	{r4, r7, lr}
 800ac5e:	b085      	sub	sp, #20
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	60f8      	str	r0, [r7, #12]
 800ac64:	607a      	str	r2, [r7, #4]
 800ac66:	461a      	mov	r2, r3
 800ac68:	460b      	mov	r3, r1
 800ac6a:	817b      	strh	r3, [r7, #10]
 800ac6c:	4613      	mov	r3, r2
 800ac6e:	813b      	strh	r3, [r7, #8]
    return (uint32_t) rand() ^ (uint32_t) xTaskGetTickCount();
 800ac70:	f00d fb5c 	bl	801832c <rand>
 800ac74:	4603      	mov	r3, r0
 800ac76:	461c      	mov	r4, r3
 800ac78:	f00b fb72 	bl	8016360 <xTaskGetTickCount>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	4063      	eors	r3, r4
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3714      	adds	r7, #20
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd90      	pop	{r4, r7, pc}

0800ac88 <xCalculateSleepTime>:
 *
 * @return The maximum sleep time or ipconfigMAX_IP_TASK_SLEEP_TIME,
 *         whichever is smaller.
 */
TickType_t xCalculateSleepTime( void )
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b083      	sub	sp, #12
 800ac8c:	af00      	add	r7, sp, #0
    TickType_t uxMaximumSleepTime;

    /* Start with the maximum sleep time, then check this against the remaining
     * time in any other timers that are active. */
    uxMaximumSleepTime = ipconfigMAX_IP_TASK_SLEEP_TIME;
 800ac8e:	f242 7310 	movw	r3, #10000	@ 0x2710
 800ac92:	607b      	str	r3, [r7, #4]

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        if( xARPTimer.bActive != pdFALSE_UNSIGNED )
 800ac94:	4b27      	ldr	r3, [pc, #156]	@ (800ad34 <xCalculateSleepTime+0xac>)
 800ac96:	781b      	ldrb	r3, [r3, #0]
 800ac98:	f003 0301 	and.w	r3, r3, #1
 800ac9c:	b2db      	uxtb	r3, r3
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d007      	beq.n	800acb2 <xCalculateSleepTime+0x2a>
        {
            if( xARPTimer.ulRemainingTime < uxMaximumSleepTime )
 800aca2:	4b24      	ldr	r3, [pc, #144]	@ (800ad34 <xCalculateSleepTime+0xac>)
 800aca4:	68db      	ldr	r3, [r3, #12]
 800aca6:	687a      	ldr	r2, [r7, #4]
 800aca8:	429a      	cmp	r2, r3
 800acaa:	d902      	bls.n	800acb2 <xCalculateSleepTime+0x2a>
            {
                uxMaximumSleepTime = xARPTimer.ulRemainingTime;
 800acac:	4b21      	ldr	r3, [pc, #132]	@ (800ad34 <xCalculateSleepTime+0xac>)
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	607b      	str	r3, [r7, #4]
        }
    #endif

    #if ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA == 1 )
    {
        const NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800acb2:	4b21      	ldr	r3, [pc, #132]	@ (800ad38 <xCalculateSleepTime+0xb0>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	603b      	str	r3, [r7, #0]

        while( pxEndPoint != NULL )
 800acb8:	e013      	b.n	800ace2 <xCalculateSleepTime+0x5a>
        {
            if( pxEndPoint->xDHCP_RATimer.bActive != pdFALSE_UNSIGNED )
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800acc0:	f003 0301 	and.w	r3, r3, #1
 800acc4:	b2db      	uxtb	r3, r3
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d007      	beq.n	800acda <xCalculateSleepTime+0x52>
            {
                if( pxEndPoint->xDHCP_RATimer.ulRemainingTime < uxMaximumSleepTime )
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acce:	687a      	ldr	r2, [r7, #4]
 800acd0:	429a      	cmp	r2, r3
 800acd2:	d902      	bls.n	800acda <xCalculateSleepTime+0x52>
                {
                    uxMaximumSleepTime = pxEndPoint->xDHCP_RATimer.ulRemainingTime;
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acd8:	607b      	str	r3, [r7, #4]
                }
            }

            pxEndPoint = pxEndPoint->pxNext;
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ace0:	603b      	str	r3, [r7, #0]
        while( pxEndPoint != NULL )
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d1e8      	bne.n	800acba <xCalculateSleepTime+0x32>
    }
    #endif /* ipconfigUSE_DHCP */

    #if ( ipconfigUSE_TCP == 1 )
    {
        if( xTCPTimer.bActive != pdFALSE_UNSIGNED )
 800ace8:	4b14      	ldr	r3, [pc, #80]	@ (800ad3c <xCalculateSleepTime+0xb4>)
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	f003 0301 	and.w	r3, r3, #1
 800acf0:	b2db      	uxtb	r3, r3
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d007      	beq.n	800ad06 <xCalculateSleepTime+0x7e>
        {
            if( xTCPTimer.ulRemainingTime < uxMaximumSleepTime )
 800acf6:	4b11      	ldr	r3, [pc, #68]	@ (800ad3c <xCalculateSleepTime+0xb4>)
 800acf8:	68db      	ldr	r3, [r3, #12]
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	429a      	cmp	r2, r3
 800acfe:	d902      	bls.n	800ad06 <xCalculateSleepTime+0x7e>
            {
                uxMaximumSleepTime = xTCPTimer.ulRemainingTime;
 800ad00:	4b0e      	ldr	r3, [pc, #56]	@ (800ad3c <xCalculateSleepTime+0xb4>)
 800ad02:	68db      	ldr	r3, [r3, #12]
 800ad04:	607b      	str	r3, [r7, #4]
    }
    #endif

    #if ( ipconfigDNS_USE_CALLBACKS != 0 )
    {
        if( xDNSTimer.bActive != pdFALSE_UNSIGNED )
 800ad06:	4b0e      	ldr	r3, [pc, #56]	@ (800ad40 <xCalculateSleepTime+0xb8>)
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	f003 0301 	and.w	r3, r3, #1
 800ad0e:	b2db      	uxtb	r3, r3
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d007      	beq.n	800ad24 <xCalculateSleepTime+0x9c>
        {
            if( xDNSTimer.ulRemainingTime < uxMaximumSleepTime )
 800ad14:	4b0a      	ldr	r3, [pc, #40]	@ (800ad40 <xCalculateSleepTime+0xb8>)
 800ad16:	68db      	ldr	r3, [r3, #12]
 800ad18:	687a      	ldr	r2, [r7, #4]
 800ad1a:	429a      	cmp	r2, r3
 800ad1c:	d902      	bls.n	800ad24 <xCalculateSleepTime+0x9c>
            {
                uxMaximumSleepTime = xDNSTimer.ulRemainingTime;
 800ad1e:	4b08      	ldr	r3, [pc, #32]	@ (800ad40 <xCalculateSleepTime+0xb8>)
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif

    return uxMaximumSleepTime;
 800ad24:	687b      	ldr	r3, [r7, #4]
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	370c      	adds	r7, #12
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr
 800ad32:	bf00      	nop
 800ad34:	20002448 	.word	0x20002448
 800ad38:	20002498 	.word	0x20002498
 800ad3c:	2000245c 	.word	0x2000245c
 800ad40:	20002470 	.word	0x20002470

0800ad44 <vCheckNetworkTimers>:
/* MISRA Ref 8.9.1 [File scoped variables] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-89 */
/* coverity[misra_c_2012_rule_8_9_violation] */
/* coverity[single_use] */
void vCheckNetworkTimers( void )
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b086      	sub	sp, #24
 800ad48:	af00      	add	r7, sp, #0
    NetworkInterface_t * pxInterface;

    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        /* Is it time for ARP processing? */
        if( prvIPTimerCheck( &xARPTimer ) != pdFALSE )
 800ad4a:	484a      	ldr	r0, [pc, #296]	@ (800ae74 <vCheckNetworkTimers+0x130>)
 800ad4c:	f000 f922 	bl	800af94 <prvIPTimerCheck>
 800ad50:	4603      	mov	r3, r0
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d002      	beq.n	800ad5c <vCheckNetworkTimers+0x18>
        {
            ( void ) xSendEventToIPTask( eARPTimerEvent );
 800ad56:	2003      	movs	r0, #3
 800ad58:	f7ff fb7a 	bl	800a450 <xSendEventToIPTask>
        }

        /* Is the ARP resolution timer expired? */
        if( prvIPTimerCheck( &xARPResolutionTimer ) != pdFALSE )
 800ad5c:	4846      	ldr	r0, [pc, #280]	@ (800ae78 <vCheckNetworkTimers+0x134>)
 800ad5e:	f000 f919 	bl	800af94 <prvIPTimerCheck>
 800ad62:	4603      	mov	r3, r0
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d00e      	beq.n	800ad86 <vCheckNetworkTimers+0x42>
        {
            if( pxARPWaitingNetworkBuffer != NULL )
 800ad68:	4b44      	ldr	r3, [pc, #272]	@ (800ae7c <vCheckNetworkTimers+0x138>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d00a      	beq.n	800ad86 <vCheckNetworkTimers+0x42>
            {
                /* Disable the ARP resolution timer. */
                vIPSetARPResolutionTimerEnableState( pdFALSE );
 800ad70:	2000      	movs	r0, #0
 800ad72:	f000 f985 	bl	800b080 <vIPSetARPResolutionTimerEnableState>

                /* We have waited long enough for the ARP response. Now, free the network
                 * buffer. */
                vReleaseNetworkBufferAndDescriptor( pxARPWaitingNetworkBuffer );
 800ad76:	4b41      	ldr	r3, [pc, #260]	@ (800ae7c <vCheckNetworkTimers+0x138>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f007 fd4e 	bl	801281c <vReleaseNetworkBufferAndDescriptor>

                /* Clear the pointer. */
                pxARPWaitingNetworkBuffer = NULL;
 800ad80:	4b3e      	ldr	r3, [pc, #248]	@ (800ae7c <vCheckNetworkTimers+0x138>)
 800ad82:	2200      	movs	r2, #0
 800ad84:	601a      	str	r2, [r3, #0]
    #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv6 ) */

    #if ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA == 1 )
    {
        /* Is it time for DHCP processing? */
        NetworkEndPoint_t * pxEndPoint = pxNetworkEndPoints;
 800ad86:	4b3e      	ldr	r3, [pc, #248]	@ (800ae80 <vCheckNetworkTimers+0x13c>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	613b      	str	r3, [r7, #16]

        while( pxEndPoint != NULL )
 800ad8c:	e016      	b.n	800adbc <vCheckNetworkTimers+0x78>
        {
            if( prvIPTimerCheck( &( pxEndPoint->xDHCP_RATimer ) ) != pdFALSE )
 800ad8e:	693b      	ldr	r3, [r7, #16]
 800ad90:	3348      	adds	r3, #72	@ 0x48
 800ad92:	4618      	mov	r0, r3
 800ad94:	f000 f8fe 	bl	800af94 <prvIPTimerCheck>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d00a      	beq.n	800adb4 <vCheckNetworkTimers+0x70>
            {
                #if ( ipconfigUSE_DHCP == 1 )
                    if( END_POINT_USES_DHCP( pxEndPoint ) )
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ada4:	f003 0302 	and.w	r3, r3, #2
 800ada8:	b2db      	uxtb	r3, r3
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d002      	beq.n	800adb4 <vCheckNetworkTimers+0x70>
                    {
                        ( void ) xSendDHCPEvent( pxEndPoint );
 800adae:	6938      	ldr	r0, [r7, #16]
 800adb0:	f000 f9c8 	bl	800b144 <xSendDHCPEvent>
                        vRAProcess( pdFALSE, pxEndPoint );
                    }
                #endif /* ( ipconfigUSE_RA != 0 ) */
            }

            pxEndPoint = pxEndPoint->pxNext;
 800adb4:	693b      	ldr	r3, [r7, #16]
 800adb6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800adba:	613b      	str	r3, [r7, #16]
        while( pxEndPoint != NULL )
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d1e5      	bne.n	800ad8e <vCheckNetworkTimers+0x4a>
    #endif /* ( ipconfigUSE_DHCP == 1 ) || ( ipconfigUSE_RA != 0 ) */

    #if ( ipconfigDNS_USE_CALLBACKS != 0 )
    {
        /* Is it time for DNS processing? */
        if( prvIPTimerCheck( &xDNSTimer ) != pdFALSE )
 800adc2:	4830      	ldr	r0, [pc, #192]	@ (800ae84 <vCheckNetworkTimers+0x140>)
 800adc4:	f000 f8e6 	bl	800af94 <prvIPTimerCheck>
 800adc8:	4603      	mov	r3, r0
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d002      	beq.n	800add4 <vCheckNetworkTimers+0x90>
        {
            vDNSCheckCallBack( NULL );
 800adce:	2000      	movs	r0, #0
 800add0:	f7fe fc78 	bl	80096c4 <vDNSCheckCallBack>
        TickType_t xNextTime;
        BaseType_t xCheckTCPSockets;

        /* If the IP task has messages waiting to be processed then
         * it will not sleep in any case. */
        if( uxQueueMessagesWaiting( xNetworkEventQueue ) == 0U )
 800add4:	4b2c      	ldr	r3, [pc, #176]	@ (800ae88 <vCheckNetworkTimers+0x144>)
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4618      	mov	r0, r3
 800adda:	f00a fd83 	bl	80158e4 <uxQueueMessagesWaiting>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d102      	bne.n	800adea <vCheckNetworkTimers+0xa6>
        {
            xWillSleep = pdTRUE;
 800ade4:	2301      	movs	r3, #1
 800ade6:	60fb      	str	r3, [r7, #12]
 800ade8:	e001      	b.n	800adee <vCheckNetworkTimers+0xaa>
        }
        else
        {
            xWillSleep = pdFALSE;
 800adea:	2300      	movs	r3, #0
 800adec:	60fb      	str	r3, [r7, #12]
        }

        /* Sockets need to be checked if the TCP timer has expired. */
        xCheckTCPSockets = prvIPTimerCheck( &xTCPTimer );
 800adee:	4827      	ldr	r0, [pc, #156]	@ (800ae8c <vCheckNetworkTimers+0x148>)
 800adf0:	f000 f8d0 	bl	800af94 <prvIPTimerCheck>
 800adf4:	60b8      	str	r0, [r7, #8]

        /* Sockets will also be checked if there are TCP messages but the
        * message queue is empty (indicated by xWillSleep being true). */
        if( xWillSleep != pdFALSE )
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d001      	beq.n	800ae00 <vCheckNetworkTimers+0xbc>
        {
            xCheckTCPSockets = pdTRUE;
 800adfc:	2301      	movs	r3, #1
 800adfe:	60bb      	str	r3, [r7, #8]
        }

        if( xCheckTCPSockets != pdFALSE )
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d007      	beq.n	800ae16 <vCheckNetworkTimers+0xd2>
        {
            /* Attend to the sockets, returning the period after which the
             * check must be repeated. */
            xNextTime = xTCPTimerCheck( xWillSleep );
 800ae06:	68f8      	ldr	r0, [r7, #12]
 800ae08:	f002 fc92 	bl	800d730 <xTCPTimerCheck>
 800ae0c:	6038      	str	r0, [r7, #0]
            prvIPTimerStart( &xTCPTimer, xNextTime );
 800ae0e:	6839      	ldr	r1, [r7, #0]
 800ae10:	481e      	ldr	r0, [pc, #120]	@ (800ae8c <vCheckNetworkTimers+0x148>)
 800ae12:	f000 f843 	bl	800ae9c <prvIPTimerStart>
        }
    }

    /* See if any socket was planned to be closed. */
    vSocketCloseNextTime( NULL );
 800ae16:	2000      	movs	r0, #0
 800ae18:	f003 fb2c 	bl	800e474 <vSocketCloseNextTime>

    /* See if any reusable socket needs to go back to 'eTCP_LISTEN' state. */
    vSocketListenNextTime( NULL );
 800ae1c:	2000      	movs	r0, #0
 800ae1e:	f003 fb45 	bl	800e4ac <vSocketListenNextTime>
    #endif /* ipconfigUSE_TCP == 1 */

    /* Is it time to trigger the repeated NetworkDown events? */
    if( xAllNetworksUp == pdFALSE )
 800ae22:	4b1b      	ldr	r3, [pc, #108]	@ (800ae90 <vCheckNetworkTimers+0x14c>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d120      	bne.n	800ae6c <vCheckNetworkTimers+0x128>
    {
        if( prvIPTimerCheck( &( xNetworkTimer ) ) != pdFALSE )
 800ae2a:	481a      	ldr	r0, [pc, #104]	@ (800ae94 <vCheckNetworkTimers+0x150>)
 800ae2c:	f000 f8b2 	bl	800af94 <prvIPTimerCheck>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d01a      	beq.n	800ae6c <vCheckNetworkTimers+0x128>
        {
            BaseType_t xUp = pdTRUE;
 800ae36:	2301      	movs	r3, #1
 800ae38:	607b      	str	r3, [r7, #4]

            for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800ae3a:	4b17      	ldr	r3, [pc, #92]	@ (800ae98 <vCheckNetworkTimers+0x154>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	617b      	str	r3, [r7, #20]
 800ae40:	e00e      	b.n	800ae60 <vCheckNetworkTimers+0x11c>
            {
                if( pxInterface->bits.bInterfaceUp == pdFALSE_UNSIGNED )
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	7f1b      	ldrb	r3, [r3, #28]
 800ae46:	f003 0301 	and.w	r3, r3, #1
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d104      	bne.n	800ae5a <vCheckNetworkTimers+0x116>
                {
                    xUp = pdFALSE;
 800ae50:	2300      	movs	r3, #0
 800ae52:	607b      	str	r3, [r7, #4]
                    FreeRTOS_NetworkDown( pxInterface );
 800ae54:	6978      	ldr	r0, [r7, #20]
 800ae56:	f7ff fa43 	bl	800a2e0 <FreeRTOS_NetworkDown>
            for( pxInterface = pxNetworkInterfaces; pxInterface != NULL; pxInterface = pxInterface->pxNext )
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae5e:	617b      	str	r3, [r7, #20]
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d1ed      	bne.n	800ae42 <vCheckNetworkTimers+0xfe>
                }
            }

            vSetAllNetworksUp( xUp );
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 f95c 	bl	800b124 <vSetAllNetworksUp>
        }
    }
}
 800ae6c:	bf00      	nop
 800ae6e:	3718      	adds	r7, #24
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}
 800ae74:	20002448 	.word	0x20002448
 800ae78:	20002434 	.word	0x20002434
 800ae7c:	20001118 	.word	0x20001118
 800ae80:	20002498 	.word	0x20002498
 800ae84:	20002470 	.word	0x20002470
 800ae88:	2000111c 	.word	0x2000111c
 800ae8c:	2000245c 	.word	0x2000245c
 800ae90:	20002430 	.word	0x20002430
 800ae94:	20002484 	.word	0x20002484
 800ae98:	2000249c 	.word	0x2000249c

0800ae9c <prvIPTimerStart>:
 *                     as expired.
 * @param[in] xTime Time to be loaded into the IP timer.
 */
static void prvIPTimerStart( IPTimer_t * pxTimer,
                             TickType_t xTime )
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b082      	sub	sp, #8
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
 800aea4:	6039      	str	r1, [r7, #0]
    vTaskSetTimeOutState( &pxTimer->xTimeOut );
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	3304      	adds	r3, #4
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f00b fcf2 	bl	8016894 <vTaskSetTimeOutState>
    pxTimer->ulRemainingTime = xTime;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	683a      	ldr	r2, [r7, #0]
 800aeb4:	60da      	str	r2, [r3, #12]

    if( xTime == ( TickType_t ) 0 )
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d105      	bne.n	800aec8 <prvIPTimerStart+0x2c>
    {
        pxTimer->bExpired = pdTRUE_UNSIGNED;
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	7813      	ldrb	r3, [r2, #0]
 800aec0:	f043 0302 	orr.w	r3, r3, #2
 800aec4:	7013      	strb	r3, [r2, #0]
 800aec6:	e004      	b.n	800aed2 <prvIPTimerStart+0x36>
    }
    else
    {
        pxTimer->bExpired = pdFALSE_UNSIGNED;
 800aec8:	687a      	ldr	r2, [r7, #4]
 800aeca:	7813      	ldrb	r3, [r2, #0]
 800aecc:	f023 0302 	bic.w	r3, r3, #2
 800aed0:	7013      	strb	r3, [r2, #0]
    }

    pxTimer->bActive = pdTRUE_UNSIGNED;
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	7813      	ldrb	r3, [r2, #0]
 800aed6:	f043 0301 	orr.w	r3, r3, #1
 800aeda:	7013      	strb	r3, [r2, #0]
}
 800aedc:	bf00      	nop
 800aede:	3708      	adds	r7, #8
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}

0800aee4 <vIPTimerStartARPResolution>:
 * @brief Start an ARP Resolution timer.
 *
 * @param[in] xTime Time to be loaded into the ARP Resolution timer.
 */
    void vIPTimerStartARPResolution( TickType_t xTime )
    {
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b082      	sub	sp, #8
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
        prvIPTimerStart( &( xARPResolutionTimer ), xTime );
 800aeec:	6879      	ldr	r1, [r7, #4]
 800aeee:	4803      	ldr	r0, [pc, #12]	@ (800aefc <vIPTimerStartARPResolution+0x18>)
 800aef0:	f7ff ffd4 	bl	800ae9c <prvIPTimerStart>
    }
 800aef4:	bf00      	nop
 800aef6:	3708      	adds	r7, #8
 800aef8:	46bd      	mov	sp, r7
 800aefa:	bd80      	pop	{r7, pc}
 800aefc:	20002434 	.word	0x20002434

0800af00 <prvIPTimerReload>:
 * @param[in] pxTimer Pointer to the IP timer.
 * @param[in] xTime Time to be reloaded into the IP timer.
 */
static void prvIPTimerReload( IPTimer_t * pxTimer,
                              TickType_t xTime )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b082      	sub	sp, #8
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
    pxTimer->ulReloadTime = xTime;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	683a      	ldr	r2, [r7, #0]
 800af0e:	611a      	str	r2, [r3, #16]
    prvIPTimerStart( pxTimer, xTime );
 800af10:	6839      	ldr	r1, [r7, #0]
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f7ff ffc2 	bl	800ae9c <prvIPTimerStart>
}
 800af18:	bf00      	nop
 800af1a:	3708      	adds	r7, #8
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <vTCPTimerReload>:
 * @brief Sets the reload time of the TCP timer and restarts it.
 *
 * @param[in] xTime Time to be reloaded into the TCP timer.
 */
    void vTCPTimerReload( TickType_t xTime )
    {
 800af20:	b580      	push	{r7, lr}
 800af22:	b082      	sub	sp, #8
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
        prvIPTimerReload( &xTCPTimer, xTime );
 800af28:	6879      	ldr	r1, [r7, #4]
 800af2a:	4803      	ldr	r0, [pc, #12]	@ (800af38 <vTCPTimerReload+0x18>)
 800af2c:	f7ff ffe8 	bl	800af00 <prvIPTimerReload>
    }
 800af30:	bf00      	nop
 800af32:	3708      	adds	r7, #8
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}
 800af38:	2000245c 	.word	0x2000245c

0800af3c <vARPTimerReload>:
 * @brief Sets the reload time of the ARP timer and restarts it.
 *
 * @param[in] xTime Time to be reloaded into the ARP timer.
 */
    void vARPTimerReload( TickType_t xTime )
    {
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b082      	sub	sp, #8
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
        prvIPTimerReload( &xARPTimer, xTime );
 800af44:	6879      	ldr	r1, [r7, #4]
 800af46:	4803      	ldr	r0, [pc, #12]	@ (800af54 <vARPTimerReload+0x18>)
 800af48:	f7ff ffda 	bl	800af00 <prvIPTimerReload>
    }
 800af4c:	bf00      	nop
 800af4e:	3708      	adds	r7, #8
 800af50:	46bd      	mov	sp, r7
 800af52:	bd80      	pop	{r7, pc}
 800af54:	20002448 	.word	0x20002448

0800af58 <vDHCP_RATimerReload>:
 * @param[in] uxClockTicks The number of clock-ticks after which the timer should expire.
 */

    void vDHCP_RATimerReload( NetworkEndPoint_t * pxEndPoint,
                              TickType_t uxClockTicks )
    {
 800af58:	b580      	push	{r7, lr}
 800af5a:	b082      	sub	sp, #8
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
 800af60:	6039      	str	r1, [r7, #0]
        FreeRTOS_printf( ( "vDHCP_RATimerReload: %lu\n", ( unsigned long ) uxClockTicks ) );
        prvIPTimerReload( &( pxEndPoint->xDHCP_RATimer ), uxClockTicks );
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	3348      	adds	r3, #72	@ 0x48
 800af66:	6839      	ldr	r1, [r7, #0]
 800af68:	4618      	mov	r0, r3
 800af6a:	f7ff ffc9 	bl	800af00 <prvIPTimerReload>
    }
 800af6e:	bf00      	nop
 800af70:	3708      	adds	r7, #8
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}
	...

0800af78 <vNetworkTimerReload>:
 * @brief Reload the Network timer.
 *
 * @param[in] xTime Time to be reloaded into the Network timer.
 */
void vNetworkTimerReload( TickType_t xTime )
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b082      	sub	sp, #8
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
    prvIPTimerReload( &xNetworkTimer, xTime );
 800af80:	6879      	ldr	r1, [r7, #4]
 800af82:	4803      	ldr	r0, [pc, #12]	@ (800af90 <vNetworkTimerReload+0x18>)
 800af84:	f7ff ffbc 	bl	800af00 <prvIPTimerReload>
}
 800af88:	bf00      	nop
 800af8a:	3708      	adds	r7, #8
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}
 800af90:	20002484 	.word	0x20002484

0800af94 <prvIPTimerCheck>:
 * @param[in] pxTimer Pointer to the IP timer.
 *
 * @return If the timer is expired then pdTRUE is returned. Else pdFALSE.
 */
static BaseType_t prvIPTimerCheck( IPTimer_t * pxTimer )
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b084      	sub	sp, #16
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    if( pxTimer->bActive == pdFALSE_UNSIGNED )
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	f003 0301 	and.w	r3, r3, #1
 800afa4:	b2db      	uxtb	r3, r3
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d102      	bne.n	800afb0 <prvIPTimerCheck+0x1c>
    {
        /* The timer is not enabled. */
        xReturn = pdFALSE;
 800afaa:	2300      	movs	r3, #0
 800afac:	60fb      	str	r3, [r7, #12]
 800afae:	e028      	b.n	800b002 <prvIPTimerCheck+0x6e>
    }
    else
    {
        /* The timer might have set the bExpired flag already, if not, check the
         * value of xTimeOut against ulRemainingTime. */
        if( pxTimer->bExpired == pdFALSE_UNSIGNED )
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	f003 0302 	and.w	r3, r3, #2
 800afb8:	b2db      	uxtb	r3, r3
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d10f      	bne.n	800afde <prvIPTimerCheck+0x4a>
        {
            if( xTaskCheckForTimeOut( &( pxTimer->xTimeOut ), &( pxTimer->ulRemainingTime ) ) != pdFALSE )
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	1d1a      	adds	r2, r3, #4
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	330c      	adds	r3, #12
 800afc6:	4619      	mov	r1, r3
 800afc8:	4610      	mov	r0, r2
 800afca:	f00b fca3 	bl	8016914 <xTaskCheckForTimeOut>
 800afce:	4603      	mov	r3, r0
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d004      	beq.n	800afde <prvIPTimerCheck+0x4a>
            {
                pxTimer->bExpired = pdTRUE_UNSIGNED;
 800afd4:	687a      	ldr	r2, [r7, #4]
 800afd6:	7813      	ldrb	r3, [r2, #0]
 800afd8:	f043 0302 	orr.w	r3, r3, #2
 800afdc:	7013      	strb	r3, [r2, #0]
            }
        }

        if( pxTimer->bExpired != pdFALSE_UNSIGNED )
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	781b      	ldrb	r3, [r3, #0]
 800afe2:	f003 0302 	and.w	r3, r3, #2
 800afe6:	b2db      	uxtb	r3, r3
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d008      	beq.n	800affe <prvIPTimerCheck+0x6a>
        {
            prvIPTimerStart( pxTimer, pxTimer->ulReloadTime );
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	691b      	ldr	r3, [r3, #16]
 800aff0:	4619      	mov	r1, r3
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f7ff ff52 	bl	800ae9c <prvIPTimerStart>
            xReturn = pdTRUE;
 800aff8:	2301      	movs	r3, #1
 800affa:	60fb      	str	r3, [r7, #12]
 800affc:	e001      	b.n	800b002 <prvIPTimerCheck+0x6e>
        }
        else
        {
            xReturn = pdFALSE;
 800affe:	2300      	movs	r3, #0
 800b000:	60fb      	str	r3, [r7, #12]
        }
    }

    return xReturn;
 800b002:	68fb      	ldr	r3, [r7, #12]
}
 800b004:	4618      	mov	r0, r3
 800b006:	3710      	adds	r7, #16
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}

0800b00c <vIPSetTCPTimerExpiredState>:
 * @brief Enable/disable the TCP timer.
 *
 * @param[in] xExpiredState pdTRUE - set as expired; pdFALSE - set as non-expired.
 */
    void vIPSetTCPTimerExpiredState( BaseType_t xExpiredState )
    {
 800b00c:	b480      	push	{r7}
 800b00e:	b083      	sub	sp, #12
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
        xTCPTimer.bActive = pdTRUE_UNSIGNED;
 800b014:	4a0c      	ldr	r2, [pc, #48]	@ (800b048 <vIPSetTCPTimerExpiredState+0x3c>)
 800b016:	7813      	ldrb	r3, [r2, #0]
 800b018:	f043 0301 	orr.w	r3, r3, #1
 800b01c:	7013      	strb	r3, [r2, #0]

        if( xExpiredState != pdFALSE )
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d005      	beq.n	800b030 <vIPSetTCPTimerExpiredState+0x24>
        {
            xTCPTimer.bExpired = pdTRUE_UNSIGNED;
 800b024:	4a08      	ldr	r2, [pc, #32]	@ (800b048 <vIPSetTCPTimerExpiredState+0x3c>)
 800b026:	7813      	ldrb	r3, [r2, #0]
 800b028:	f043 0302 	orr.w	r3, r3, #2
 800b02c:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xTCPTimer.bExpired = pdFALSE_UNSIGNED;
        }
    }
 800b02e:	e004      	b.n	800b03a <vIPSetTCPTimerExpiredState+0x2e>
            xTCPTimer.bExpired = pdFALSE_UNSIGNED;
 800b030:	4a05      	ldr	r2, [pc, #20]	@ (800b048 <vIPSetTCPTimerExpiredState+0x3c>)
 800b032:	7813      	ldrb	r3, [r2, #0]
 800b034:	f023 0302 	bic.w	r3, r3, #2
 800b038:	7013      	strb	r3, [r2, #0]
    }
 800b03a:	bf00      	nop
 800b03c:	370c      	adds	r7, #12
 800b03e:	46bd      	mov	sp, r7
 800b040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b044:	4770      	bx	lr
 800b046:	bf00      	nop
 800b048:	2000245c 	.word	0x2000245c

0800b04c <vIPSetARPTimerEnableState>:
 * @brief Enable/disable the ARP timer.
 *
 * @param[in] xEnableState pdTRUE - enable timer; pdFALSE - disable timer.
 */
    void vIPSetARPTimerEnableState( BaseType_t xEnableState )
    {
 800b04c:	b480      	push	{r7}
 800b04e:	b083      	sub	sp, #12
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
        if( xEnableState != pdFALSE )
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d005      	beq.n	800b066 <vIPSetARPTimerEnableState+0x1a>
        {
            xARPTimer.bActive = pdTRUE_UNSIGNED;
 800b05a:	4a08      	ldr	r2, [pc, #32]	@ (800b07c <vIPSetARPTimerEnableState+0x30>)
 800b05c:	7813      	ldrb	r3, [r2, #0]
 800b05e:	f043 0301 	orr.w	r3, r3, #1
 800b062:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xARPTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800b064:	e004      	b.n	800b070 <vIPSetARPTimerEnableState+0x24>
            xARPTimer.bActive = pdFALSE_UNSIGNED;
 800b066:	4a05      	ldr	r2, [pc, #20]	@ (800b07c <vIPSetARPTimerEnableState+0x30>)
 800b068:	7813      	ldrb	r3, [r2, #0]
 800b06a:	f023 0301 	bic.w	r3, r3, #1
 800b06e:	7013      	strb	r3, [r2, #0]
    }
 800b070:	bf00      	nop
 800b072:	370c      	adds	r7, #12
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	20002448 	.word	0x20002448

0800b080 <vIPSetARPResolutionTimerEnableState>:
 * @brief Enable or disable the ARP resolution timer.
 *
 * @param[in] xEnableState pdTRUE if the timer must be enabled, pdFALSE otherwise.
 */
    void vIPSetARPResolutionTimerEnableState( BaseType_t xEnableState )
    {
 800b080:	b480      	push	{r7}
 800b082:	b083      	sub	sp, #12
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
        if( xEnableState != pdFALSE )
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d005      	beq.n	800b09a <vIPSetARPResolutionTimerEnableState+0x1a>
        {
            xARPResolutionTimer.bActive = pdTRUE_UNSIGNED;
 800b08e:	4a08      	ldr	r2, [pc, #32]	@ (800b0b0 <vIPSetARPResolutionTimerEnableState+0x30>)
 800b090:	7813      	ldrb	r3, [r2, #0]
 800b092:	f043 0301 	orr.w	r3, r3, #1
 800b096:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xARPResolutionTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800b098:	e004      	b.n	800b0a4 <vIPSetARPResolutionTimerEnableState+0x24>
            xARPResolutionTimer.bActive = pdFALSE_UNSIGNED;
 800b09a:	4a05      	ldr	r2, [pc, #20]	@ (800b0b0 <vIPSetARPResolutionTimerEnableState+0x30>)
 800b09c:	7813      	ldrb	r3, [r2, #0]
 800b09e:	f023 0301 	bic.w	r3, r3, #1
 800b0a2:	7013      	strb	r3, [r2, #0]
    }
 800b0a4:	bf00      	nop
 800b0a6:	370c      	adds	r7, #12
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr
 800b0b0:	20002434 	.word	0x20002434

0800b0b4 <vIPSetDHCP_RATimerEnableState>:
 * @param[in] pxEndPoint The end-point that needs to acquire an IP-address.
 * @param[in] xEnableState pdTRUE if the timer must be enabled, pdFALSE otherwise.
 */
    void vIPSetDHCP_RATimerEnableState( NetworkEndPoint_t * pxEndPoint,
                                        BaseType_t xEnableState )
    {
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	6039      	str	r1, [r7, #0]
        FreeRTOS_printf( ( "vIPSetDHCP_RATimerEnableState: %s\n", ( xEnableState != 0 ) ? "On" : "Off" ) );

        /* 'xDHCP_RATimer' is shared between DHCP (IPv4) and RA/SLAAC (IPv6). */
        if( xEnableState != 0 )
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d007      	beq.n	800b0d4 <vIPSetDHCP_RATimerEnableState+0x20>
        {
            pxEndPoint->xDHCP_RATimer.bActive = pdTRUE_UNSIGNED;
 800b0c4:	687a      	ldr	r2, [r7, #4]
 800b0c6:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 800b0ca:	f043 0301 	orr.w	r3, r3, #1
 800b0ce:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
        }
        else
        {
            pxEndPoint->xDHCP_RATimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800b0d2:	e006      	b.n	800b0e2 <vIPSetDHCP_RATimerEnableState+0x2e>
            pxEndPoint->xDHCP_RATimer.bActive = pdFALSE_UNSIGNED;
 800b0d4:	687a      	ldr	r2, [r7, #4]
 800b0d6:	f892 3048 	ldrb.w	r3, [r2, #72]	@ 0x48
 800b0da:	f023 0301 	bic.w	r3, r3, #1
 800b0de:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    }
 800b0e2:	bf00      	nop
 800b0e4:	370c      	adds	r7, #12
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr
	...

0800b0f0 <vIPSetDNSTimerEnableState>:
 * @brief Enable/disable the DNS timer.
 *
 * @param[in] xEnableState pdTRUE - enable timer; pdFALSE - disable timer.
 */
    void vIPSetDNSTimerEnableState( BaseType_t xEnableState )
    {
 800b0f0:	b480      	push	{r7}
 800b0f2:	b083      	sub	sp, #12
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
        if( xEnableState != 0 )
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d005      	beq.n	800b10a <vIPSetDNSTimerEnableState+0x1a>
        {
            xDNSTimer.bActive = pdTRUE_UNSIGNED;
 800b0fe:	4a08      	ldr	r2, [pc, #32]	@ (800b120 <vIPSetDNSTimerEnableState+0x30>)
 800b100:	7813      	ldrb	r3, [r2, #0]
 800b102:	f043 0301 	orr.w	r3, r3, #1
 800b106:	7013      	strb	r3, [r2, #0]
        }
        else
        {
            xDNSTimer.bActive = pdFALSE_UNSIGNED;
        }
    }
 800b108:	e004      	b.n	800b114 <vIPSetDNSTimerEnableState+0x24>
            xDNSTimer.bActive = pdFALSE_UNSIGNED;
 800b10a:	4a05      	ldr	r2, [pc, #20]	@ (800b120 <vIPSetDNSTimerEnableState+0x30>)
 800b10c:	7813      	ldrb	r3, [r2, #0]
 800b10e:	f023 0301 	bic.w	r3, r3, #1
 800b112:	7013      	strb	r3, [r2, #0]
    }
 800b114:	bf00      	nop
 800b116:	370c      	adds	r7, #12
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr
 800b120:	20002470 	.word	0x20002470

0800b124 <vSetAllNetworksUp>:
/**
 * @brief Mark whether all interfaces are up or at least one interface is down.
 *        If all interfaces are up, the 'xNetworkTimer' will not be checked.
 */
void vSetAllNetworksUp( BaseType_t xIsAllNetworksUp )
{
 800b124:	b480      	push	{r7}
 800b126:	b083      	sub	sp, #12
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
    xAllNetworksUp = xIsAllNetworksUp;
 800b12c:	4a04      	ldr	r2, [pc, #16]	@ (800b140 <vSetAllNetworksUp+0x1c>)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6013      	str	r3, [r2, #0]
}
 800b132:	bf00      	nop
 800b134:	370c      	adds	r7, #12
 800b136:	46bd      	mov	sp, r7
 800b138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b13c:	4770      	bx	lr
 800b13e:	bf00      	nop
 800b140:	20002430 	.word	0x20002430

0800b144 <xSendDHCPEvent>:
 * @return pdPASS or pdFAIL, depending on whether xSendEventStructToIPTask()
 *         succeeded.
 * @param pxEndPoint The end-point that needs DHCP.
 */
    BaseType_t xSendDHCPEvent( struct xNetworkEndPoint * pxEndPoint )
    {
 800b144:	b580      	push	{r7, lr}
 800b146:	b086      	sub	sp, #24
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
        IPStackEvent_t xEventMessage;
        const TickType_t uxDontBlock = 0U;
 800b14c:	2300      	movs	r3, #0
 800b14e:	617b      	str	r3, [r7, #20]

        #if ( ( ipconfigUSE_DHCPv6 == 1 ) || ( ipconfigUSE_DHCP == 1 ) )
            eDHCPState_t uxOption = eGetDHCPState( pxEndPoint );
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f000 fba0 	bl	800b896 <eGetDHCPState>
 800b156:	4603      	mov	r3, r0
 800b158:	74fb      	strb	r3, [r7, #19]
        #endif

        xEventMessage.eEventType = eDHCPEvent;
 800b15a:	2306      	movs	r3, #6
 800b15c:	723b      	strb	r3, [r7, #8]

        /* MISRA Ref 11.6.1 [DHCP events and conversion to void] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-116 */
        /* coverity[misra_c_2012_rule_11_6_violation] */
        xEventMessage.pvData = ( void * ) pxEndPoint;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	60fb      	str	r3, [r7, #12]
        #if ( ( ipconfigUSE_DHCPv6 == 1 ) || ( ipconfigUSE_DHCP == 1 ) )
        {
            pxEndPoint->xDHCPData.eExpectedState = uxOption;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	7cfa      	ldrb	r2, [r7, #19]
 800b166:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
        }
        #endif

        return xSendEventStructToIPTask( &xEventMessage, uxDontBlock );
 800b16a:	f107 0308 	add.w	r3, r7, #8
 800b16e:	6979      	ldr	r1, [r7, #20]
 800b170:	4618      	mov	r0, r3
 800b172:	f7ff f983 	bl	800a47c <xSendEventStructToIPTask>
 800b176:	4603      	mov	r3, r0
    }
 800b178:	4618      	mov	r0, r3
 800b17a:	3718      	adds	r7, #24
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}

0800b180 <pxDuplicateNetworkBufferWithDescriptor>:
 *
 * @return If properly duplicated, then the duplicate network buffer or else, NULL.
 */
NetworkBufferDescriptor_t * pxDuplicateNetworkBufferWithDescriptor( const NetworkBufferDescriptor_t * const pxNetworkBuffer,
                                                                    size_t uxNewLength )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b086      	sub	sp, #24
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
 800b188:	6039      	str	r1, [r7, #0]
    NetworkBufferDescriptor_t * pxNewBuffer;
    size_t uxLengthToCopy = uxNewLength;
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	617b      	str	r3, [r7, #20]

    /* This function is only used when 'ipconfigZERO_COPY_TX_DRIVER' is set to 1.
     * The transmit routine wants to have ownership of the network buffer
     * descriptor, because it will pass the buffer straight to DMA. */
    pxNewBuffer = pxGetNetworkBufferWithDescriptor( uxNewLength, ( TickType_t ) 0 );
 800b18e:	2100      	movs	r1, #0
 800b190:	6838      	ldr	r0, [r7, #0]
 800b192:	f007 fa97 	bl	80126c4 <pxGetNetworkBufferWithDescriptor>
 800b196:	6138      	str	r0, [r7, #16]

    if( pxNewBuffer != NULL )
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d038      	beq.n	800b210 <pxDuplicateNetworkBufferWithDescriptor+0x90>
    {
        configASSERT( pxNewBuffer->pucEthernetBuffer != NULL );
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d10d      	bne.n	800b1c2 <pxDuplicateNetworkBufferWithDescriptor+0x42>
	__asm volatile
 800b1a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1aa:	b672      	cpsid	i
 800b1ac:	f383 8811 	msr	BASEPRI, r3
 800b1b0:	f3bf 8f6f 	isb	sy
 800b1b4:	f3bf 8f4f 	dsb	sy
 800b1b8:	b662      	cpsie	i
 800b1ba:	60fb      	str	r3, [r7, #12]
}
 800b1bc:	bf00      	nop
 800b1be:	bf00      	nop
 800b1c0:	e7fd      	b.n	800b1be <pxDuplicateNetworkBufferWithDescriptor+0x3e>

        /* Get the minimum of both values to copy the data. */
        if( uxLengthToCopy > pxNetworkBuffer->xDataLength )
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1c6:	697a      	ldr	r2, [r7, #20]
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	d902      	bls.n	800b1d2 <pxDuplicateNetworkBufferWithDescriptor+0x52>
        {
            uxLengthToCopy = pxNetworkBuffer->xDataLength;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d0:	617b      	str	r3, [r7, #20]
        }

        /* Set the actual packet size in case a bigger buffer than requested
         * was returned. */
        pxNewBuffer->xDataLength = uxNewLength;
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	683a      	ldr	r2, [r7, #0]
 800b1d6:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Copy the original packet information. */
        pxNewBuffer->xIPAddress.ulIP_IPv4 = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	695a      	ldr	r2, [r3, #20]
 800b1dc:	693b      	ldr	r3, [r7, #16]
 800b1de:	615a      	str	r2, [r3, #20]
        pxNewBuffer->usPort = pxNetworkBuffer->usPort;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	869a      	strh	r2, [r3, #52]	@ 0x34
        pxNewBuffer->usBoundPort = pxNetworkBuffer->usBoundPort;
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	86da      	strh	r2, [r3, #54]	@ 0x36
        pxNewBuffer->pxInterface = pxNetworkBuffer->pxInterface;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	62da      	str	r2, [r3, #44]	@ 0x2c
        pxNewBuffer->pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	631a      	str	r2, [r3, #48]	@ 0x30
        ( void ) memcpy( pxNewBuffer->pucEthernetBuffer, pxNetworkBuffer->pucEthernetBuffer, uxLengthToCopy );
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b208:	697a      	ldr	r2, [r7, #20]
 800b20a:	4619      	mov	r1, r3
 800b20c:	f00d fb0b 	bl	8018826 <memcpy>
                ( void ) memcpy( pxNewBuffer->xIPAddress.xIP_IPv6.ucBytes, pxNetworkBuffer->xIPAddress.xIP_IPv6.ucBytes, ipSIZE_OF_IPv6_ADDRESS );
            }
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
    }

    return pxNewBuffer;
 800b210:	693b      	ldr	r3, [r7, #16]
}
 800b212:	4618      	mov	r0, r3
 800b214:	3718      	adds	r7, #24
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <prvPacketBuffer_to_NetworkBuffer>:
 *
 * @return The network buffer descriptor if the alignment is correct. Else a NULL is returned.
 */
static NetworkBufferDescriptor_t * prvPacketBuffer_to_NetworkBuffer( const void * pvBuffer,
                                                                     size_t uxOffset )
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b084      	sub	sp, #16
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
 800b222:	6039      	str	r1, [r7, #0]
    uintptr_t uxBuffer;
    NetworkBufferDescriptor_t * pxResult;

    if( pvBuffer == NULL )
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d102      	bne.n	800b230 <prvPacketBuffer_to_NetworkBuffer+0x16>
    {
        pxResult = NULL;
 800b22a:	2300      	movs	r3, #0
 800b22c:	60fb      	str	r3, [r7, #12]
 800b22e:	e013      	b.n	800b258 <prvPacketBuffer_to_NetworkBuffer+0x3e>
        /* Obtain the network buffer from the zero copy pointer. */

        /* MISRA Ref 11.6.2 [Pointer arithmetic and hidden pointer] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-116 */
        /* coverity[misra_c_2012_rule_11_6_violation] */
        uxBuffer = void_ptr_to_uintptr( pvBuffer );
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 f816 	bl	800b262 <void_ptr_to_uintptr>
 800b236:	60b8      	str	r0, [r7, #8]

        /* The input here is a pointer to a packet buffer plus some offset.  Subtract
         * this offset, and also the size of the header in the network buffer, usually
         * 8 + 2 bytes. */
        uxBuffer -= ( uxOffset + ipBUFFER_PADDING );
 800b238:	68ba      	ldr	r2, [r7, #8]
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	1ad3      	subs	r3, r2, r3
 800b23e:	3b22      	subs	r3, #34	@ 0x22
 800b240:	60bb      	str	r3, [r7, #8]

        /* Here a pointer was placed to the network descriptor.  As a
         * pointer is dereferenced, make sure it is well aligned. */
        if( ( uxBuffer & ( ( ( uintptr_t ) sizeof( uxBuffer ) ) - 1U ) ) == ( uintptr_t ) 0U )
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	f003 0303 	and.w	r3, r3, #3
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d103      	bne.n	800b254 <prvPacketBuffer_to_NetworkBuffer+0x3a>
        {
            /* MISRA Ref 11.4.2 [Validation of pointer alignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            pxResult = *( ( NetworkBufferDescriptor_t ** ) uxBuffer );
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	60fb      	str	r3, [r7, #12]
 800b252:	e001      	b.n	800b258 <prvPacketBuffer_to_NetworkBuffer+0x3e>
        }
        else
        {
            pxResult = NULL;
 800b254:	2300      	movs	r3, #0
 800b256:	60fb      	str	r3, [r7, #12]
        }
    }

    return pxResult;
 800b258:	68fb      	ldr	r3, [r7, #12]
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3710      	adds	r7, #16
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}

0800b262 <void_ptr_to_uintptr>:
 *        using a union as defined here above.
 * @param[in] pvPointer A void pointer to be converted.
 * @return The value of the void pointer as an unsigned number.
 */
static uintptr_t void_ptr_to_uintptr( const void * pvPointer )
{
 800b262:	b480      	push	{r7}
 800b264:	b085      	sub	sp, #20
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
    /* The type 'uintptr_t' has the same size as a pointer.
     * Therefore, it is safe to use a union to convert it. */
    union uIntPtr intPtr;

    intPtr.pvPtr = pvPointer;
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	60fb      	str	r3, [r7, #12]
    return intPtr.uxPtr;
 800b26e:	68fb      	ldr	r3, [r7, #12]
}
 800b270:	4618      	mov	r0, r3
 800b272:	3714      	adds	r7, #20
 800b274:	46bd      	mov	sp, r7
 800b276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27a:	4770      	bx	lr

0800b27c <pxPacketBuffer_to_NetworkBuffer>:
 * @param[in] pvBuffer Pointer to the packet buffer.
 *
 * @return The network buffer if the alignment is correct. Else a NULL is returned.
 */
    NetworkBufferDescriptor_t * pxPacketBuffer_to_NetworkBuffer( const void * pvBuffer )
    {
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
        return prvPacketBuffer_to_NetworkBuffer( pvBuffer, 0U );
 800b284:	2100      	movs	r1, #0
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f7ff ffc7 	bl	800b21a <prvPacketBuffer_to_NetworkBuffer>
 800b28c:	4603      	mov	r3, r0
    }
 800b28e:	4618      	mov	r0, r3
 800b290:	3708      	adds	r7, #8
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}

0800b296 <pxUDPPayloadBuffer_to_NetworkBuffer>:
 * @param[in] pvBuffer Pointer to the UDP payload buffer.
 *
 * @return The network buffer if the alignment is correct. Else a NULL is returned.
 */
NetworkBufferDescriptor_t * pxUDPPayloadBuffer_to_NetworkBuffer( const void * pvBuffer )
{
 800b296:	b580      	push	{r7, lr}
 800b298:	b088      	sub	sp, #32
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxResult;

    if( pvBuffer == NULL )
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d102      	bne.n	800b2aa <pxUDPPayloadBuffer_to_NetworkBuffer+0x14>
    {
        pxResult = NULL;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	61fb      	str	r3, [r7, #28]
 800b2a8:	e034      	b.n	800b314 <pxUDPPayloadBuffer_to_NetworkBuffer+0x7e>
        const uint8_t * pucIPType;
        uint8_t ucIPType;

        /* When IPv6 is supported, find out the type of the packet.
         * It is stored 48 bytes before the payload buffer as 0x40 or 0x60. */
        uxTypeOffset = void_ptr_to_uintptr( pvBuffer );
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f7ff ffd9 	bl	800b262 <void_ptr_to_uintptr>
 800b2b0:	6178      	str	r0, [r7, #20]
        uxTypeOffset -= ipUDP_PAYLOAD_IP_TYPE_OFFSET;
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	3b30      	subs	r3, #48	@ 0x30
 800b2b6:	617b      	str	r3, [r7, #20]
        /* MISRA Ref 11.4.3 [Casting pointer to int for verification] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
        /* coverity[misra_c_2012_rule_11_4_violation] */
        pucIPType = ( const uint8_t * ) uxTypeOffset;
 800b2b8:	697b      	ldr	r3, [r7, #20]
 800b2ba:	613b      	str	r3, [r7, #16]

        /* For an IPv4 packet, pucIPType points to 6 bytes before the pucEthernetBuffer,
         * for a IPv6 packet, pucIPType will point to the first byte of the IP-header: 'ucVersionTrafficClass'. */
        ucIPType = pucIPType[ 0 ] & 0xf0U;
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	781b      	ldrb	r3, [r3, #0]
 800b2c0:	f023 030f 	bic.w	r3, r3, #15
 800b2c4:	73fb      	strb	r3, [r7, #15]

        /* To help the translation from a UDP payload pointer to a networkBuffer,
         * a byte was stored at a certain negative offset (-48 bytes).
         * It must have a value of either 0x4x or 0x6x. */
        configASSERT( ( ucIPType == ipTYPE_IPv4 ) || ( ucIPType == ipTYPE_IPv6 ) );
 800b2c6:	7bfb      	ldrb	r3, [r7, #15]
 800b2c8:	2b40      	cmp	r3, #64	@ 0x40
 800b2ca:	d002      	beq.n	800b2d2 <pxUDPPayloadBuffer_to_NetworkBuffer+0x3c>
 800b2cc:	7bfb      	ldrb	r3, [r7, #15]
 800b2ce:	2b60      	cmp	r3, #96	@ 0x60
 800b2d0:	d101      	bne.n	800b2d6 <pxUDPPayloadBuffer_to_NetworkBuffer+0x40>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e000      	b.n	800b2d8 <pxUDPPayloadBuffer_to_NetworkBuffer+0x42>
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d10d      	bne.n	800b2f8 <pxUDPPayloadBuffer_to_NetworkBuffer+0x62>
	__asm volatile
 800b2dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e0:	b672      	cpsid	i
 800b2e2:	f383 8811 	msr	BASEPRI, r3
 800b2e6:	f3bf 8f6f 	isb	sy
 800b2ea:	f3bf 8f4f 	dsb	sy
 800b2ee:	b662      	cpsie	i
 800b2f0:	60bb      	str	r3, [r7, #8]
}
 800b2f2:	bf00      	nop
 800b2f4:	bf00      	nop
 800b2f6:	e7fd      	b.n	800b2f4 <pxUDPPayloadBuffer_to_NetworkBuffer+0x5e>

        switch( ucIPType ) /* LCOV_EXCL_BR_LINE */
 800b2f8:	7bfb      	ldrb	r3, [r7, #15]
 800b2fa:	2b40      	cmp	r3, #64	@ 0x40
 800b2fc:	d102      	bne.n	800b304 <pxUDPPayloadBuffer_to_NetworkBuffer+0x6e>
                    break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            #if ( ipconfigUSE_IPv4 != 0 )
                case ipTYPE_IPv4:
                    uxOffset = sizeof( UDPPacket_t );
 800b2fe:	232a      	movs	r3, #42	@ 0x2a
 800b300:	61bb      	str	r3, [r7, #24]
                    break;
 800b302:	e002      	b.n	800b30a <pxUDPPayloadBuffer_to_NetworkBuffer+0x74>
            #endif /* ( ipconfigUSE_IPv4 != 0 ) */

            default:
                FreeRTOS_debug_printf( ( "pxUDPPayloadBuffer_to_NetworkBuffer: Undefined ucIPType \n" ) );
                uxOffset = sizeof( UDPPacket_t );
 800b304:	232a      	movs	r3, #42	@ 0x2a
 800b306:	61bb      	str	r3, [r7, #24]
                break;
 800b308:	bf00      	nop
        }

        pxResult = prvPacketBuffer_to_NetworkBuffer( pvBuffer, uxOffset );
 800b30a:	69b9      	ldr	r1, [r7, #24]
 800b30c:	6878      	ldr	r0, [r7, #4]
 800b30e:	f7ff ff84 	bl	800b21a <prvPacketBuffer_to_NetworkBuffer>
 800b312:	61f8      	str	r0, [r7, #28]
    }

    return pxResult;
 800b314:	69fb      	ldr	r3, [r7, #28]
}
 800b316:	4618      	mov	r0, r3
 800b318:	3720      	adds	r7, #32
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}

0800b31e <xIsCallingFromIPTask>:
 *
 * @note Very important: the IP-task is not allowed to call its own API's,
 *        because it would easily get into a dead-lock.
 */
BaseType_t xIsCallingFromIPTask( void )
{
 800b31e:	b580      	push	{r7, lr}
 800b320:	b084      	sub	sp, #16
 800b322:	af00      	add	r7, sp, #0
    BaseType_t xReturn;
    const struct tskTaskControlBlock * const xCurrentHandle = xTaskGetCurrentTaskHandle();
 800b324:	f00b fc48 	bl	8016bb8 <xTaskGetCurrentTaskHandle>
 800b328:	60b8      	str	r0, [r7, #8]
    const struct tskTaskControlBlock * const xCurrentIPTaskHandle = FreeRTOS_GetIPTaskHandle();
 800b32a:	f7fe ff8b 	bl	800a244 <FreeRTOS_GetIPTaskHandle>
 800b32e:	6078      	str	r0, [r7, #4]

    if( xCurrentHandle == xCurrentIPTaskHandle )
 800b330:	68ba      	ldr	r2, [r7, #8]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	429a      	cmp	r2, r3
 800b336:	d102      	bne.n	800b33e <xIsCallingFromIPTask+0x20>
    {
        xReturn = pdTRUE;
 800b338:	2301      	movs	r3, #1
 800b33a:	60fb      	str	r3, [r7, #12]
 800b33c:	e001      	b.n	800b342 <xIsCallingFromIPTask+0x24>
    }
    else
    {
        xReturn = pdFALSE;
 800b33e:	2300      	movs	r3, #0
 800b340:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800b342:	68fb      	ldr	r3, [r7, #12]
}
 800b344:	4618      	mov	r0, r3
 800b346:	3710      	adds	r7, #16
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <prvProcessNetworkDownEvent>:
/* MISRA Ref 8.9.1 [File scoped variables] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-89 */
/* coverity[misra_c_2012_rule_8_9_violation] */
/* coverity[single_use] */
void prvProcessNetworkDownEvent( struct xNetworkInterface * pxInterface )
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b086      	sub	sp, #24
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
    NetworkEndPoint_t * pxEndPoint;

    configASSERT( pxInterface != NULL );
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d10d      	bne.n	800b376 <prvProcessNetworkDownEvent+0x2a>
	__asm volatile
 800b35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b35e:	b672      	cpsid	i
 800b360:	f383 8811 	msr	BASEPRI, r3
 800b364:	f3bf 8f6f 	isb	sy
 800b368:	f3bf 8f4f 	dsb	sy
 800b36c:	b662      	cpsie	i
 800b36e:	613b      	str	r3, [r7, #16]
}
 800b370:	bf00      	nop
 800b372:	bf00      	nop
 800b374:	e7fd      	b.n	800b372 <prvProcessNetworkDownEvent+0x26>
    configASSERT( pxInterface->pfInitialise != NULL );
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	689b      	ldr	r3, [r3, #8]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d10d      	bne.n	800b39a <prvProcessNetworkDownEvent+0x4e>
	__asm volatile
 800b37e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b382:	b672      	cpsid	i
 800b384:	f383 8811 	msr	BASEPRI, r3
 800b388:	f3bf 8f6f 	isb	sy
 800b38c:	f3bf 8f4f 	dsb	sy
 800b390:	b662      	cpsie	i
 800b392:	60fb      	str	r3, [r7, #12]
}
 800b394:	bf00      	nop
 800b396:	bf00      	nop
 800b398:	e7fd      	b.n	800b396 <prvProcessNetworkDownEvent+0x4a>
    /* Stop the Address Resolution timer while there is no network. */
    #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
        vIPSetARPTimerEnableState( pdFALSE );
 800b39a:	2000      	movs	r0, #0
 800b39c:	f7ff fe56 	bl	800b04c <vIPSetARPTimerEnableState>

    /* The first network down event is generated by the IP stack itself to
     * initialise the network hardware, so do not call the network down event
     * the first time through. */

    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f000 fe7d 	bl	800c0a0 <FreeRTOS_FirstEndPoint>
 800b3a6:	6178      	str	r0, [r7, #20]
 800b3a8:	e02d      	b.n	800b406 <prvProcessNetworkDownEvent+0xba>
         pxEndPoint != NULL;
         pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
    {
        /* The bit 'bEndPointUp' stays low until vIPNetworkUpCalls() is called. */
        pxEndPoint->bits.bEndPointUp = pdFALSE_UNSIGNED;
 800b3aa:	697a      	ldr	r2, [r7, #20]
 800b3ac:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 800b3b0:	f023 0320 	bic.w	r3, r3, #32
 800b3b4:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
            #endif
        }

        #if ( ipconfigUSE_NETWORK_EVENT_HOOK == 1 )
        {
            if( pxEndPoint->bits.bCallDownHook != pdFALSE_UNSIGNED )
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b3be:	f003 0310 	and.w	r3, r3, #16
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d004      	beq.n	800b3d2 <prvProcessNetworkDownEvent+0x86>
                {
                    vApplicationIPNetworkEventHook( eNetworkDown );
                }
                #else
                {
                    vApplicationIPNetworkEventHook_Multi( eNetworkDown, pxEndPoint );
 800b3c8:	6979      	ldr	r1, [r7, #20]
 800b3ca:	2001      	movs	r0, #1
 800b3cc:	f7ff fc24 	bl	800ac18 <vApplicationIPNetworkEventHook_Multi>
 800b3d0:	e006      	b.n	800b3e0 <prvProcessNetworkDownEvent+0x94>
                #endif
            }
            else
            {
                /* The next time NetworkEventHook will be called for this end-point. */
                pxEndPoint->bits.bCallDownHook = pdTRUE_UNSIGNED;
 800b3d2:	697a      	ldr	r2, [r7, #20]
 800b3d4:	f892 3040 	ldrb.w	r3, [r2, #64]	@ 0x40
 800b3d8:	f043 0310 	orr.w	r3, r3, #16
 800b3dc:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
        #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )

            /* Per the ARP Cache Validation section of https://tools.ietf.org/html/rfc1122
             * treat network down as a "delivery problem" and flush the ARP cache for this
             * interface. */
            FreeRTOS_ClearARP( pxEndPoint );
 800b3e0:	6978      	ldr	r0, [r7, #20]
 800b3e2:	f7fc fe29 	bl	8008038 <FreeRTOS_ClearARP>
        #if ipconfigIS_ENABLED( ipconfigUSE_IPv6 )
            FreeRTOS_ClearND( pxEndPoint );
        #endif

        #if ( ipconfigUSE_DHCP == 1 )
            if( END_POINT_USES_DHCP( pxEndPoint ) )
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b3ec:	f003 0302 	and.w	r3, r3, #2
 800b3f0:	b2db      	uxtb	r3, r3
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d002      	beq.n	800b3fc <prvProcessNetworkDownEvent+0xb0>
                    }
                    else
                #endif /* (( ipconfigUSE_DHCPv6 != 0 ) && ( ipconfigUSE_IPv6 != 0 )) */
                {
                    /* Stop the DHCP process for this end-point. */
                    vDHCPStop( pxEndPoint );
 800b3f6:	6978      	ldr	r0, [r7, #20]
 800b3f8:	f7fc ff5a 	bl	80082b0 <vDHCPStop>
         pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 800b3fc:	6979      	ldr	r1, [r7, #20]
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f000 fe96 	bl	800c130 <FreeRTOS_NextEndPoint>
 800b404:	6178      	str	r0, [r7, #20]
         pxEndPoint != NULL;
 800b406:	697b      	ldr	r3, [r7, #20]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d1ce      	bne.n	800b3aa <prvProcessNetworkDownEvent+0x5e>

    /* The network has been disconnected (or is being initialised for the first
     * time).  Perform whatever hardware processing is necessary to bring it up
     * again, or wait for it to be available again.  This is hardware dependent. */

    if( pxInterface->pfInitialise( pxInterface ) == pdPASS )
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	689b      	ldr	r3, [r3, #8]
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	4798      	blx	r3
 800b414:	4603      	mov	r3, r0
 800b416:	2b01      	cmp	r3, #1
 800b418:	d133      	bne.n	800b482 <prvProcessNetworkDownEvent+0x136>
    {
        pxInterface->bits.bInterfaceUp = pdTRUE_UNSIGNED;
 800b41a:	687a      	ldr	r2, [r7, #4]
 800b41c:	7f13      	ldrb	r3, [r2, #28]
 800b41e:	f043 0301 	orr.w	r3, r3, #1
 800b422:	7713      	strb	r3, [r2, #28]
        /* Set remaining time to 0 so it will become active immediately. */

        /* The network is not up until DHCP has completed.
         * Start it now for all associated end-points. */

        for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f000 fe3b 	bl	800c0a0 <FreeRTOS_FirstEndPoint>
 800b42a:	6178      	str	r0, [r7, #20]
 800b42c:	e025      	b.n	800b47a <prvProcessNetworkDownEvent+0x12e>
             pxEndPoint != NULL;
             pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
        {
            #if ( ipconfigUSE_DHCP == 1 )
                if( END_POINT_USES_DHCP( pxEndPoint ) )
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b434:	f003 0302 	and.w	r3, r3, #2
 800b438:	b2db      	uxtb	r3, r3
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d004      	beq.n	800b448 <prvProcessNetworkDownEvent+0xfc>
                        }
                        else
                    #endif /* (( ipconfigUSE_DHCPv6 != 0 ) && ( ipconfigUSE_IPv6 != 0 )) */
                    {
                        /* Reset the DHCP process for this end-point. */
                        vDHCPProcess( pdTRUE, pxEndPoint );
 800b43e:	6979      	ldr	r1, [r7, #20]
 800b440:	2001      	movs	r0, #1
 800b442:	f7fc fe53 	bl	80080ec <vDHCPProcess>
 800b446:	e013      	b.n	800b470 <prvProcessNetworkDownEvent+0x124>
                }
                else
            #endif /* ( (ipconfigUSE_RA != 0) && ( ipconfigUSE_IPv6 != 0 )) */

            {
                switch( pxEndPoint->bits.bIPv6 ) /* LCOV_EXCL_BR_LINE */
 800b448:	697b      	ldr	r3, [r7, #20]
 800b44a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b44e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800b452:	b2db      	uxtb	r3, r3
 800b454:	2b00      	cmp	r3, #0
 800b456:	d107      	bne.n	800b468 <prvProcessNetworkDownEvent+0x11c>
                {
                    #if ( ipconfigUSE_IPv4 != 0 )
                        case pdFALSE_UNSIGNED:
                            ( void ) memcpy( &( pxEndPoint->ipv4_settings ), &( pxEndPoint->ipv4_defaults ), sizeof( pxEndPoint->ipv4_settings ) );
 800b458:	6978      	ldr	r0, [r7, #20]
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	331c      	adds	r3, #28
 800b45e:	221c      	movs	r2, #28
 800b460:	4619      	mov	r1, r3
 800b462:	f00d f9e0 	bl	8018826 <memcpy>
                            break;
 800b466:	e000      	b.n	800b46a <prvProcessNetworkDownEvent+0x11e>
                            break;
                    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                    default:
                        /* MISRA 16.4 Compliance */
                        break;
 800b468:	bf00      	nop
                }

                /* DHCP or Router Advertisement are not enabled for this end-point.
                 * Perform any necessary 'network up' processing. */
                vIPNetworkUpCalls( pxEndPoint );
 800b46a:	6978      	ldr	r0, [r7, #20]
 800b46c:	f7fe fef6 	bl	800a25c <vIPNetworkUpCalls>
             pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 800b470:	6979      	ldr	r1, [r7, #20]
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f000 fe5c 	bl	800c130 <FreeRTOS_NextEndPoint>
 800b478:	6178      	str	r0, [r7, #20]
             pxEndPoint != NULL;
 800b47a:	697b      	ldr	r3, [r7, #20]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d1d6      	bne.n	800b42e <prvProcessNetworkDownEvent+0xe2>
        vSetAllNetworksUp( pdFALSE );

        /* Nothing else to do. When the 'xNetworkTimer' expires, all interfaces
         * with bits.bInterfaceUp cleared will get a new 'eNetworkDownEvent' */
    }
}
 800b480:	e002      	b.n	800b488 <prvProcessNetworkDownEvent+0x13c>
        vSetAllNetworksUp( pdFALSE );
 800b482:	2000      	movs	r0, #0
 800b484:	f7ff fe4e 	bl	800b124 <vSetAllNetworksUp>
}
 800b488:	bf00      	nop
 800b48a:	3718      	adds	r7, #24
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}

0800b490 <vPreCheckConfigs>:
/**
 * @brief Check the values of configuration options and assert on it. Also verify that the IP-task
 *        has not already been initialized.
 */
void vPreCheckConfigs( void )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b08c      	sub	sp, #48	@ 0x30
 800b494:	af00      	add	r7, sp, #0
    /* This function should only be called once. */
    configASSERT( xIPIsNetworkTaskReady() == pdFALSE );
 800b496:	f7ff fb2b 	bl	800aaf0 <xIPIsNetworkTaskReady>
 800b49a:	4603      	mov	r3, r0
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d00d      	beq.n	800b4bc <vPreCheckConfigs+0x2c>
	__asm volatile
 800b4a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a4:	b672      	cpsid	i
 800b4a6:	f383 8811 	msr	BASEPRI, r3
 800b4aa:	f3bf 8f6f 	isb	sy
 800b4ae:	f3bf 8f4f 	dsb	sy
 800b4b2:	b662      	cpsie	i
 800b4b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b4b6:	bf00      	nop
 800b4b8:	bf00      	nop
 800b4ba:	e7fd      	b.n	800b4b8 <vPreCheckConfigs+0x28>
    configASSERT( xNetworkEventQueue == NULL );
 800b4bc:	4b58      	ldr	r3, [pc, #352]	@ (800b620 <vPreCheckConfigs+0x190>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d00d      	beq.n	800b4e0 <vPreCheckConfigs+0x50>
	__asm volatile
 800b4c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c8:	b672      	cpsid	i
 800b4ca:	f383 8811 	msr	BASEPRI, r3
 800b4ce:	f3bf 8f6f 	isb	sy
 800b4d2:	f3bf 8f4f 	dsb	sy
 800b4d6:	b662      	cpsie	i
 800b4d8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b4da:	bf00      	nop
 800b4dc:	bf00      	nop
 800b4de:	e7fd      	b.n	800b4dc <vPreCheckConfigs+0x4c>
    configASSERT( FreeRTOS_GetIPTaskHandle() == NULL );
 800b4e0:	f7fe feb0 	bl	800a244 <FreeRTOS_GetIPTaskHandle>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d00d      	beq.n	800b506 <vPreCheckConfigs+0x76>
	__asm volatile
 800b4ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ee:	b672      	cpsid	i
 800b4f0:	f383 8811 	msr	BASEPRI, r3
 800b4f4:	f3bf 8f6f 	isb	sy
 800b4f8:	f3bf 8f4f 	dsb	sy
 800b4fc:	b662      	cpsie	i
 800b4fe:	623b      	str	r3, [r7, #32]
}
 800b500:	bf00      	nop
 800b502:	bf00      	nop
 800b504:	e7fd      	b.n	800b502 <vPreCheckConfigs+0x72>
             */
            configASSERT( ( ( ( ipSIZE_OF_ETH_HEADER ) + ( ipBUFFER_PADDING ) ) % 4U ) == 0U );
        #endif /* if ( ipconfigSUPPRESS_BUFFER_PADDING_CHECK == 0 ) */

        /* LCOV_EXCL_BR_START */
        uxSize = ipconfigNETWORK_MTU;
 800b506:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800b50a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Check if MTU is big enough. */
        configASSERT( uxSize >= ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_TCP_HEADER + ipconfigTCP_MSS ) );
 800b50c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b50e:	f240 52db 	movw	r2, #1499	@ 0x5db
 800b512:	4293      	cmp	r3, r2
 800b514:	d80d      	bhi.n	800b532 <vPreCheckConfigs+0xa2>
	__asm volatile
 800b516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b51a:	b672      	cpsid	i
 800b51c:	f383 8811 	msr	BASEPRI, r3
 800b520:	f3bf 8f6f 	isb	sy
 800b524:	f3bf 8f4f 	dsb	sy
 800b528:	b662      	cpsie	i
 800b52a:	61fb      	str	r3, [r7, #28]
}
 800b52c:	bf00      	nop
 800b52e:	bf00      	nop
 800b530:	e7fd      	b.n	800b52e <vPreCheckConfigs+0x9e>

        uxSize = sizeof( EthernetHeader_t );
 800b532:	230e      	movs	r3, #14
 800b534:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Check structure packing is correct. */
        configASSERT( uxSize == ipEXPECTED_EthernetHeader_t_SIZE );
 800b536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b538:	2b0e      	cmp	r3, #14
 800b53a:	d00d      	beq.n	800b558 <vPreCheckConfigs+0xc8>
	__asm volatile
 800b53c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b540:	b672      	cpsid	i
 800b542:	f383 8811 	msr	BASEPRI, r3
 800b546:	f3bf 8f6f 	isb	sy
 800b54a:	f3bf 8f4f 	dsb	sy
 800b54e:	b662      	cpsie	i
 800b550:	61bb      	str	r3, [r7, #24]
}
 800b552:	bf00      	nop
 800b554:	bf00      	nop
 800b556:	e7fd      	b.n	800b554 <vPreCheckConfigs+0xc4>

        uxSize = sizeof( ARPHeader_t );
 800b558:	231c      	movs	r3, #28
 800b55a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_ARPHeader_t_SIZE );
 800b55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b55e:	2b1c      	cmp	r3, #28
 800b560:	d00d      	beq.n	800b57e <vPreCheckConfigs+0xee>
	__asm volatile
 800b562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b566:	b672      	cpsid	i
 800b568:	f383 8811 	msr	BASEPRI, r3
 800b56c:	f3bf 8f6f 	isb	sy
 800b570:	f3bf 8f4f 	dsb	sy
 800b574:	b662      	cpsie	i
 800b576:	617b      	str	r3, [r7, #20]
}
 800b578:	bf00      	nop
 800b57a:	bf00      	nop
 800b57c:	e7fd      	b.n	800b57a <vPreCheckConfigs+0xea>

        uxSize = sizeof( IPHeader_t );
 800b57e:	2314      	movs	r3, #20
 800b580:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_IPHeader_t_SIZE );
 800b582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b584:	2b14      	cmp	r3, #20
 800b586:	d00d      	beq.n	800b5a4 <vPreCheckConfigs+0x114>
	__asm volatile
 800b588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b58c:	b672      	cpsid	i
 800b58e:	f383 8811 	msr	BASEPRI, r3
 800b592:	f3bf 8f6f 	isb	sy
 800b596:	f3bf 8f4f 	dsb	sy
 800b59a:	b662      	cpsie	i
 800b59c:	613b      	str	r3, [r7, #16]
}
 800b59e:	bf00      	nop
 800b5a0:	bf00      	nop
 800b5a2:	e7fd      	b.n	800b5a0 <vPreCheckConfigs+0x110>

        uxSize = sizeof( ICMPHeader_t );
 800b5a4:	2308      	movs	r3, #8
 800b5a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_ICMPHeader_t_SIZE );
 800b5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5aa:	2b08      	cmp	r3, #8
 800b5ac:	d00d      	beq.n	800b5ca <vPreCheckConfigs+0x13a>
	__asm volatile
 800b5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5b2:	b672      	cpsid	i
 800b5b4:	f383 8811 	msr	BASEPRI, r3
 800b5b8:	f3bf 8f6f 	isb	sy
 800b5bc:	f3bf 8f4f 	dsb	sy
 800b5c0:	b662      	cpsie	i
 800b5c2:	60fb      	str	r3, [r7, #12]
}
 800b5c4:	bf00      	nop
 800b5c6:	bf00      	nop
 800b5c8:	e7fd      	b.n	800b5c6 <vPreCheckConfigs+0x136>

        uxSize = sizeof( UDPHeader_t );
 800b5ca:	2308      	movs	r3, #8
 800b5cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        configASSERT( uxSize == ipEXPECTED_UDPHeader_t_SIZE );
 800b5ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5d0:	2b08      	cmp	r3, #8
 800b5d2:	d00d      	beq.n	800b5f0 <vPreCheckConfigs+0x160>
	__asm volatile
 800b5d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d8:	b672      	cpsid	i
 800b5da:	f383 8811 	msr	BASEPRI, r3
 800b5de:	f3bf 8f6f 	isb	sy
 800b5e2:	f3bf 8f4f 	dsb	sy
 800b5e6:	b662      	cpsie	i
 800b5e8:	60bb      	str	r3, [r7, #8]
}
 800b5ea:	bf00      	nop
 800b5ec:	bf00      	nop
 800b5ee:	e7fd      	b.n	800b5ec <vPreCheckConfigs+0x15c>

        #if ipconfigUSE_TCP == 1
        {
            uxSize = sizeof( TCPHeader_t );
 800b5f0:	2324      	movs	r3, #36	@ 0x24
 800b5f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            configASSERT( uxSize == ( ipEXPECTED_TCPHeader_t_SIZE + ipSIZE_TCP_OPTIONS ) );
 800b5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5f6:	2b24      	cmp	r3, #36	@ 0x24
 800b5f8:	d00d      	beq.n	800b616 <vPreCheckConfigs+0x186>
	__asm volatile
 800b5fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5fe:	b672      	cpsid	i
 800b600:	f383 8811 	msr	BASEPRI, r3
 800b604:	f3bf 8f6f 	isb	sy
 800b608:	f3bf 8f4f 	dsb	sy
 800b60c:	b662      	cpsie	i
 800b60e:	607b      	str	r3, [r7, #4]
}
 800b610:	bf00      	nop
 800b612:	bf00      	nop
 800b614:	e7fd      	b.n	800b612 <vPreCheckConfigs+0x182>
         * It's value MUST be > 0. Otherwise, storing the IPv4 version byte
         * will overwrite the Ethernet header. */
        configASSERT( ipIP_TYPE_OFFSET > 0 );
    }
    #endif /* if ( configASSERT_DEFINED == 1 ) */
}
 800b616:	bf00      	nop
 800b618:	3730      	adds	r7, #48	@ 0x30
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	2000111c 	.word	0x2000111c

0800b624 <FreeRTOS_max_size_t>:
 * @param[in] b the second value.
 * @return The highest of the two values.
 */
size_t FreeRTOS_max_size_t( size_t a,
                            size_t b )
{
 800b624:	b480      	push	{r7}
 800b626:	b083      	sub	sp, #12
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
 800b62c:	6039      	str	r1, [r7, #0]
    return ( a >= b ) ? a : b;
 800b62e:	687a      	ldr	r2, [r7, #4]
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	4293      	cmp	r3, r2
 800b634:	bf38      	it	cc
 800b636:	4613      	movcc	r3, r2
}
 800b638:	4618      	mov	r0, r3
 800b63a:	370c      	adds	r7, #12
 800b63c:	46bd      	mov	sp, r7
 800b63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b642:	4770      	bx	lr

0800b644 <FreeRTOS_min_int32>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
int32_t FreeRTOS_min_int32( int32_t a,
                            int32_t b )
{
 800b644:	b480      	push	{r7}
 800b646:	b083      	sub	sp, #12
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
 800b64c:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800b64e:	687a      	ldr	r2, [r7, #4]
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	4293      	cmp	r3, r2
 800b654:	bfa8      	it	ge
 800b656:	4613      	movge	r3, r2
}
 800b658:	4618      	mov	r0, r3
 800b65a:	370c      	adds	r7, #12
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr

0800b664 <FreeRTOS_min_uint32>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
uint32_t FreeRTOS_min_uint32( uint32_t a,
                              uint32_t b )
{
 800b664:	b480      	push	{r7}
 800b666:	b083      	sub	sp, #12
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
 800b66c:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800b66e:	687a      	ldr	r2, [r7, #4]
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	4293      	cmp	r3, r2
 800b674:	bf28      	it	cs
 800b676:	4613      	movcs	r3, r2
}
 800b678:	4618      	mov	r0, r3
 800b67a:	370c      	adds	r7, #12
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr

0800b684 <FreeRTOS_min_size_t>:
 * @param[in] b the second value.
 * @return The lowest of the two values.
 */
size_t FreeRTOS_min_size_t( size_t a,
                            size_t b )
{
 800b684:	b480      	push	{r7}
 800b686:	b083      	sub	sp, #12
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
 800b68c:	6039      	str	r1, [r7, #0]
    return ( a <= b ) ? a : b;
 800b68e:	687a      	ldr	r2, [r7, #4]
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	4293      	cmp	r3, r2
 800b694:	bf28      	it	cs
 800b696:	4613      	movcs	r3, r2
}
 800b698:	4618      	mov	r0, r3
 800b69a:	370c      	adds	r7, #12
 800b69c:	46bd      	mov	sp, r7
 800b69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a2:	4770      	bx	lr

0800b6a4 <FreeRTOS_add_int32>:
 * @param[in] b the second value.
 * @return The result of a + b if no overflow/underflow occurs, or INT32_MAX/INT32_MIN if overflow/underflow would occur.
 */
int32_t FreeRTOS_add_int32( int32_t a,
                            int32_t b )
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b085      	sub	sp, #20
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
 800b6ac:	6039      	str	r1, [r7, #0]
    int32_t ret;

    if( ( a > 0 ) && ( b > ( ipINT32_MAX_VALUE - a ) ) )
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	dd0a      	ble.n	800b6ca <FreeRTOS_add_int32+0x26>
 800b6b4:	687a      	ldr	r2, [r7, #4]
 800b6b6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b6ba:	1a9b      	subs	r3, r3, r2
 800b6bc:	683a      	ldr	r2, [r7, #0]
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	dd03      	ble.n	800b6ca <FreeRTOS_add_int32+0x26>
    {
        ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800b6c2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b6c6:	60fb      	str	r3, [r7, #12]
 800b6c8:	e010      	b.n	800b6ec <FreeRTOS_add_int32+0x48>
    }
    else if( ( a < 0 ) && ( b < ( ipINT32_MIN_VALUE - a ) ) )
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	da09      	bge.n	800b6e4 <FreeRTOS_add_int32+0x40>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	f1c3 4300 	rsb	r3, r3, #2147483648	@ 0x80000000
 800b6d6:	683a      	ldr	r2, [r7, #0]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	da03      	bge.n	800b6e4 <FreeRTOS_add_int32+0x40>
    {
        ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800b6dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b6e0:	60fb      	str	r3, [r7, #12]
 800b6e2:	e003      	b.n	800b6ec <FreeRTOS_add_int32+0x48>
    }
    else
    {
        ret = a + b;
 800b6e4:	687a      	ldr	r2, [r7, #4]
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	4413      	add	r3, r2
 800b6ea:	60fb      	str	r3, [r7, #12]
    }

    return ret;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3714      	adds	r7, #20
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f8:	4770      	bx	lr

0800b6fa <FreeRTOS_multiply_int32>:
 * @param[in] b the second value.
 * @return The result of a * b if no overflow occurs, or ipINT32_MAX_VALUE if an overflow would occur.
 */
int32_t FreeRTOS_multiply_int32( int32_t a,
                                 int32_t b )
{
 800b6fa:	b480      	push	{r7}
 800b6fc:	b085      	sub	sp, #20
 800b6fe:	af00      	add	r7, sp, #0
 800b700:	6078      	str	r0, [r7, #4]
 800b702:	6039      	str	r1, [r7, #0]
    int32_t ret;

    /* Check for overflow/underflow */
    if( a > 0 )
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2b00      	cmp	r3, #0
 800b708:	dd23      	ble.n	800b752 <FreeRTOS_multiply_int32+0x58>
    {
        if( ( b > 0 ) && ( a > ( ipINT32_MAX_VALUE / b ) ) )
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	dd0b      	ble.n	800b728 <FreeRTOS_multiply_int32+0x2e>
 800b710:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800b714:	683b      	ldr	r3, [r7, #0]
 800b716:	fb92 f3f3 	sdiv	r3, r2, r3
 800b71a:	687a      	ldr	r2, [r7, #4]
 800b71c:	429a      	cmp	r2, r3
 800b71e:	dd03      	ble.n	800b728 <FreeRTOS_multiply_int32+0x2e>
        {
            ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800b720:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b724:	60fb      	str	r3, [r7, #12]
 800b726:	e037      	b.n	800b798 <FreeRTOS_multiply_int32+0x9e>
        }
        else if( ( b < 0 ) && ( b < ( ipINT32_MIN_VALUE / a ) ) )
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	da0b      	bge.n	800b746 <FreeRTOS_multiply_int32+0x4c>
 800b72e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	fb92 f3f3 	sdiv	r3, r2, r3
 800b738:	683a      	ldr	r2, [r7, #0]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	da03      	bge.n	800b746 <FreeRTOS_multiply_int32+0x4c>
        {
            ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800b73e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b742:	60fb      	str	r3, [r7, #12]
 800b744:	e028      	b.n	800b798 <FreeRTOS_multiply_int32+0x9e>
        }
        else
        {
            ret = a * b;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	683a      	ldr	r2, [r7, #0]
 800b74a:	fb02 f303 	mul.w	r3, r2, r3
 800b74e:	60fb      	str	r3, [r7, #12]
 800b750:	e022      	b.n	800b798 <FreeRTOS_multiply_int32+0x9e>
        }
    }
    else
    {
        if( ( b > 0 ) && ( a < ( ipINT32_MIN_VALUE / b ) ) )
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	2b00      	cmp	r3, #0
 800b756:	dd0b      	ble.n	800b770 <FreeRTOS_multiply_int32+0x76>
 800b758:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b75c:	683b      	ldr	r3, [r7, #0]
 800b75e:	fb92 f3f3 	sdiv	r3, r2, r3
 800b762:	687a      	ldr	r2, [r7, #4]
 800b764:	429a      	cmp	r2, r3
 800b766:	da03      	bge.n	800b770 <FreeRTOS_multiply_int32+0x76>
        {
            ret = ipINT32_MIN_VALUE; /* Negative underflow */
 800b768:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b76c:	60fb      	str	r3, [r7, #12]
 800b76e:	e013      	b.n	800b798 <FreeRTOS_multiply_int32+0x9e>
        }
        else if( ( b < 0 ) && ( a < ( ipINT32_MAX_VALUE / b ) ) )
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	2b00      	cmp	r3, #0
 800b774:	da0b      	bge.n	800b78e <FreeRTOS_multiply_int32+0x94>
 800b776:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	fb92 f3f3 	sdiv	r3, r2, r3
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	429a      	cmp	r2, r3
 800b784:	da03      	bge.n	800b78e <FreeRTOS_multiply_int32+0x94>
        {
            ret = ipINT32_MAX_VALUE; /* Positive overflow */
 800b786:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b78a:	60fb      	str	r3, [r7, #12]
 800b78c:	e004      	b.n	800b798 <FreeRTOS_multiply_int32+0x9e>
        }
        else
        {
            ret = a * b;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	683a      	ldr	r2, [r7, #0]
 800b792:	fb02 f303 	mul.w	r3, r2, r3
 800b796:	60fb      	str	r3, [r7, #12]
        }
    }

    return ret;
 800b798:	68fb      	ldr	r3, [r7, #12]
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3714      	adds	r7, #20
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a4:	4770      	bx	lr

0800b7a6 <FreeRTOS_round_up>:
 * @param[in] d the second value.
 * @return A multiple of d.
 */
uint32_t FreeRTOS_round_up( uint32_t a,
                            uint32_t d )
{
 800b7a6:	b480      	push	{r7}
 800b7a8:	b085      	sub	sp, #20
 800b7aa:	af00      	add	r7, sp, #0
 800b7ac:	6078      	str	r0, [r7, #4]
 800b7ae:	6039      	str	r1, [r7, #0]
    uint32_t ulResult = a;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	60fb      	str	r3, [r7, #12]

    configASSERT( d != 0U );
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d10d      	bne.n	800b7d6 <FreeRTOS_round_up+0x30>
	__asm volatile
 800b7ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7be:	b672      	cpsid	i
 800b7c0:	f383 8811 	msr	BASEPRI, r3
 800b7c4:	f3bf 8f6f 	isb	sy
 800b7c8:	f3bf 8f4f 	dsb	sy
 800b7cc:	b662      	cpsie	i
 800b7ce:	60bb      	str	r3, [r7, #8]
}
 800b7d0:	bf00      	nop
 800b7d2:	bf00      	nop
 800b7d4:	e7fd      	b.n	800b7d2 <FreeRTOS_round_up+0x2c>

    if( d != 0U )
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d00a      	beq.n	800b7f2 <FreeRTOS_round_up+0x4c>
    {
        ulResult = d * ( ( a + d - 1U ) / d );
 800b7dc:	687a      	ldr	r2, [r7, #4]
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	4413      	add	r3, r2
 800b7e2:	1e5a      	subs	r2, r3, #1
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	fbb2 f2f3 	udiv	r2, r2, r3
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	fb02 f303 	mul.w	r3, r2, r3
 800b7f0:	60fb      	str	r3, [r7, #12]
    }

    return ulResult;
 800b7f2:	68fb      	ldr	r3, [r7, #12]
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	3714      	adds	r7, #20
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr

0800b800 <vReleaseSinglePacketFromUDPSocket>:
/**
 * @brief Release single UDP packet from a given socket
 * @param[in] xSocket UDP Socket from which the packet should be released.
 */
void vReleaseSinglePacketFromUDPSocket( const ConstSocket_t xSocket )
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b086      	sub	sp, #24
 800b804:	af02      	add	r7, sp, #8
 800b806:	6078      	str	r0, [r7, #4]
    uint8_t * pucUDPPayload = NULL;
 800b808:	2300      	movs	r3, #0
 800b80a:	60bb      	str	r3, [r7, #8]

    /* Passing the address of a pointer (pucUDPPayload) because FREERTOS_ZERO_COPY is used. */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#directive-47. */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    lBytes = FreeRTOS_recvfrom( xSocket, &pucUDPPayload, 0U, FREERTOS_ZERO_COPY, NULL, NULL );
 800b80c:	f107 0108 	add.w	r1, r7, #8
 800b810:	2300      	movs	r3, #0
 800b812:	9301      	str	r3, [sp, #4]
 800b814:	2300      	movs	r3, #0
 800b816:	9300      	str	r3, [sp, #0]
 800b818:	2301      	movs	r3, #1
 800b81a:	2200      	movs	r2, #0
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f000 ff00 	bl	800c622 <FreeRTOS_recvfrom>
 800b822:	60f8      	str	r0, [r7, #12]

    ( void ) lBytes;

    if( pucUDPPayload != NULL )
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d003      	beq.n	800b832 <vReleaseSinglePacketFromUDPSocket+0x32>
    {
        FreeRTOS_ReleaseUDPPayloadBuffer( pucUDPPayload );
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	4618      	mov	r0, r3
 800b82e:	f7fe fdef 	bl	800a410 <FreeRTOS_ReleaseUDPPayloadBuffer>
    }
}
 800b832:	bf00      	nop
 800b834:	3710      	adds	r7, #16
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}

0800b83a <ulChar2u32>:
 * @note Going by MISRA rules, these utility functions should not be defined
 *        if they are not being used anywhere. But their use depends on the
 *        application and hence these functions are defined unconditionally.
 */
uint32_t ulChar2u32( const uint8_t * pucPtr )
{
 800b83a:	b480      	push	{r7}
 800b83c:	b083      	sub	sp, #12
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
    return ( ( ( uint32_t ) pucPtr[ 0 ] ) << 24 ) |
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	781b      	ldrb	r3, [r3, #0]
 800b846:	061a      	lsls	r2, r3, #24
           ( ( ( uint32_t ) pucPtr[ 1 ] ) << 16 ) |
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	3301      	adds	r3, #1
 800b84c:	781b      	ldrb	r3, [r3, #0]
 800b84e:	041b      	lsls	r3, r3, #16
    return ( ( ( uint32_t ) pucPtr[ 0 ] ) << 24 ) |
 800b850:	431a      	orrs	r2, r3
           ( ( ( uint32_t ) pucPtr[ 2 ] ) << 8 ) |
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	3302      	adds	r3, #2
 800b856:	781b      	ldrb	r3, [r3, #0]
 800b858:	021b      	lsls	r3, r3, #8
           ( ( ( uint32_t ) pucPtr[ 1 ] ) << 16 ) |
 800b85a:	4313      	orrs	r3, r2
           ( ( ( uint32_t ) pucPtr[ 3 ] ) );
 800b85c:	687a      	ldr	r2, [r7, #4]
 800b85e:	3203      	adds	r2, #3
 800b860:	7812      	ldrb	r2, [r2, #0]
           ( ( ( uint32_t ) pucPtr[ 2 ] ) << 8 ) |
 800b862:	4313      	orrs	r3, r2
}
 800b864:	4618      	mov	r0, r3
 800b866:	370c      	adds	r7, #12
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr

0800b870 <usChar2u16>:
 * @note Going by MISRA rules, these utility functions should not be defined
 *        if they are not being used anywhere. But their use depends on the
 *        application and hence these functions are defined unconditionally.
 */
uint16_t usChar2u16( const uint8_t * pucPtr )
{
 800b870:	b480      	push	{r7}
 800b872:	b083      	sub	sp, #12
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
    return ( uint16_t )
           ( ( ( ( uint32_t ) pucPtr[ 0 ] ) << 8 ) |
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	781b      	ldrb	r3, [r3, #0]
 800b87c:	021b      	lsls	r3, r3, #8
 800b87e:	b29b      	uxth	r3, r3
             ( ( ( uint32_t ) pucPtr[ 1 ] ) ) );
 800b880:	687a      	ldr	r2, [r7, #4]
 800b882:	3201      	adds	r2, #1
 800b884:	7812      	ldrb	r2, [r2, #0]
    return ( uint16_t )
 800b886:	4313      	orrs	r3, r2
 800b888:	b29b      	uxth	r3, r3
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	370c      	adds	r7, #12
 800b88e:	46bd      	mov	sp, r7
 800b890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b894:	4770      	bx	lr

0800b896 <eGetDHCPState>:
 * @brief Returns the current state of a DHCP process.
 *
 * @param[in] pxEndPoint the end-point which is going through the DHCP process.
 */
    eDHCPState_t eGetDHCPState( const struct xNetworkEndPoint * pxEndPoint )
    {
 800b896:	b480      	push	{r7}
 800b898:	b083      	sub	sp, #12
 800b89a:	af00      	add	r7, sp, #0
 800b89c:	6078      	str	r0, [r7, #4]
        return pxEndPoint->xDHCPData.eDHCPState;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
    }
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	370c      	adds	r7, #12
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr

0800b8b0 <xCheckIPv4SizeFields>:
 * @return pdPASS when the length fields in the packet OK, pdFAIL when the packet
 *         should be dropped.
 */
    static BaseType_t xCheckIPv4SizeFields( const void * const pvEthernetBuffer,
                                            size_t uxBufferLength )
    {
 800b8b0:	b480      	push	{r7}
 800b8b2:	b08b      	sub	sp, #44	@ 0x2c
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
 800b8b8:	6039      	str	r1, [r7, #0]
        UBaseType_t uxIPHeaderLength;
        uint8_t ucProtocol;
        uint16_t usLength;
        uint16_t ucVersionHeaderLength;
        size_t uxMinimumLength;
        BaseType_t xResult = pdFAIL;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	623b      	str	r3, [r7, #32]

        /* Map the buffer onto a IP-Packet struct to easily access the
         * fields of the IP packet. */
        const IPPacket_t * const pxIPPacket = ( ( const IPPacket_t * const ) pvEthernetBuffer );
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	61fb      	str	r3, [r7, #28]

        DEBUG_DECLARE_TRACE_VARIABLE( BaseType_t, xLocation, 0 );
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	61bb      	str	r3, [r7, #24]

        do
        {
            /* Check for minimum packet size: Ethernet header and an IP-header, 34 bytes */
            if( uxBufferLength < sizeof( IPPacket_t ) )
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	2b21      	cmp	r3, #33	@ 0x21
 800b8ca:	d802      	bhi.n	800b8d2 <xCheckIPv4SizeFields+0x22>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 1 );
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	61bb      	str	r3, [r7, #24]
                break;
 800b8d0:	e065      	b.n	800b99e <xCheckIPv4SizeFields+0xee>
            }

            ucVersionHeaderLength = pxIPPacket->xIPHeader.ucVersionHeaderLength;
 800b8d2:	69fb      	ldr	r3, [r7, #28]
 800b8d4:	7b9b      	ldrb	r3, [r3, #14]
 800b8d6:	82fb      	strh	r3, [r7, #22]

            /* Test if the length of the IP-header is between 20 and 60 bytes,
             * and if the IP-version is 4. */
            if( ( ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800b8d8:	8afb      	ldrh	r3, [r7, #22]
 800b8da:	2b44      	cmp	r3, #68	@ 0x44
 800b8dc:	d902      	bls.n	800b8e4 <xCheckIPv4SizeFields+0x34>
 800b8de:	8afb      	ldrh	r3, [r7, #22]
 800b8e0:	2b4f      	cmp	r3, #79	@ 0x4f
 800b8e2:	d902      	bls.n	800b8ea <xCheckIPv4SizeFields+0x3a>
                ( ucVersionHeaderLength > ipIPV4_VERSION_HEADER_LENGTH_MAX ) )
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 2 );
 800b8e4:	2302      	movs	r3, #2
 800b8e6:	61bb      	str	r3, [r7, #24]
                break;
 800b8e8:	e059      	b.n	800b99e <xCheckIPv4SizeFields+0xee>
            }

            ucVersionHeaderLength = ( uint16_t ) ( ( ucVersionHeaderLength & ( uint8_t ) 0x0FU ) << 2U );
 800b8ea:	8afb      	ldrh	r3, [r7, #22]
 800b8ec:	009b      	lsls	r3, r3, #2
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800b8f4:	82fb      	strh	r3, [r7, #22]
            uxIPHeaderLength = ( UBaseType_t ) ucVersionHeaderLength;
 800b8f6:	8afb      	ldrh	r3, [r7, #22]
 800b8f8:	613b      	str	r3, [r7, #16]

            /* Check if the complete IP-header is transferred. */
            if( uxBufferLength < ( ipSIZE_OF_ETH_HEADER + uxIPHeaderLength ) )
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	330e      	adds	r3, #14
 800b8fe:	683a      	ldr	r2, [r7, #0]
 800b900:	429a      	cmp	r2, r3
 800b902:	d202      	bcs.n	800b90a <xCheckIPv4SizeFields+0x5a>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 3 );
 800b904:	2303      	movs	r3, #3
 800b906:	61bb      	str	r3, [r7, #24]
                break;
 800b908:	e049      	b.n	800b99e <xCheckIPv4SizeFields+0xee>
            }

            /* Check if the complete IP-header plus protocol data have been transferred: */
            usLength = pxIPPacket->xIPHeader.usLength;
 800b90a:	69fb      	ldr	r3, [r7, #28]
 800b90c:	7c1a      	ldrb	r2, [r3, #16]
 800b90e:	7c5b      	ldrb	r3, [r3, #17]
 800b910:	021b      	lsls	r3, r3, #8
 800b912:	4313      	orrs	r3, r2
 800b914:	81fb      	strh	r3, [r7, #14]
            usLength = FreeRTOS_ntohs( usLength );

            if( uxBufferLength < ( size_t ) ( ipSIZE_OF_ETH_HEADER + ( size_t ) usLength ) )
 800b916:	89fb      	ldrh	r3, [r7, #14]
 800b918:	330e      	adds	r3, #14
 800b91a:	683a      	ldr	r2, [r7, #0]
 800b91c:	429a      	cmp	r2, r3
 800b91e:	d202      	bcs.n	800b926 <xCheckIPv4SizeFields+0x76>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 4 );
 800b920:	2304      	movs	r3, #4
 800b922:	61bb      	str	r3, [r7, #24]
                break;
 800b924:	e03b      	b.n	800b99e <xCheckIPv4SizeFields+0xee>
            }

            /* Identify the next protocol. */
            ucProtocol = pxIPPacket->xIPHeader.ucProtocol;
 800b926:	69fb      	ldr	r3, [r7, #28]
 800b928:	7ddb      	ldrb	r3, [r3, #23]
 800b92a:	737b      	strb	r3, [r7, #13]

            /* Switch on the Layer 3/4 protocol. */
            if( ucProtocol == ( uint8_t ) ipPROTOCOL_UDP )
 800b92c:	7b7b      	ldrb	r3, [r7, #13]
 800b92e:	2b11      	cmp	r3, #17
 800b930:	d103      	bne.n	800b93a <xCheckIPv4SizeFields+0x8a>
            {
                /* Expect at least a complete UDP header. */
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_UDP_HEADER;
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	3316      	adds	r3, #22
 800b936:	627b      	str	r3, [r7, #36]	@ 0x24
 800b938:	e013      	b.n	800b962 <xCheckIPv4SizeFields+0xb2>
            }
            else if( ucProtocol == ( uint8_t ) ipPROTOCOL_TCP )
 800b93a:	7b7b      	ldrb	r3, [r7, #13]
 800b93c:	2b06      	cmp	r3, #6
 800b93e:	d103      	bne.n	800b948 <xCheckIPv4SizeFields+0x98>
            {
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_TCP_HEADER;
 800b940:	693b      	ldr	r3, [r7, #16]
 800b942:	3322      	adds	r3, #34	@ 0x22
 800b944:	627b      	str	r3, [r7, #36]	@ 0x24
 800b946:	e00c      	b.n	800b962 <xCheckIPv4SizeFields+0xb2>
            }
            else if( ( ucProtocol == ( uint8_t ) ipPROTOCOL_ICMP ) ||
 800b948:	7b7b      	ldrb	r3, [r7, #13]
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	d002      	beq.n	800b954 <xCheckIPv4SizeFields+0xa4>
 800b94e:	7b7b      	ldrb	r3, [r7, #13]
 800b950:	2b02      	cmp	r3, #2
 800b952:	d103      	bne.n	800b95c <xCheckIPv4SizeFields+0xac>
                     ( ucProtocol == ( uint8_t ) ipPROTOCOL_IGMP ) )
            {
                uxMinimumLength = uxIPHeaderLength + ipSIZE_OF_ETH_HEADER + ipSIZE_OF_ICMPv4_HEADER;
 800b954:	693b      	ldr	r3, [r7, #16]
 800b956:	3316      	adds	r3, #22
 800b958:	627b      	str	r3, [r7, #36]	@ 0x24
 800b95a:	e002      	b.n	800b962 <xCheckIPv4SizeFields+0xb2>
            }
            else
            {
                /* Unhandled protocol, other than ICMP, IGMP, UDP, or TCP. */
                DEBUG_SET_TRACE_VARIABLE( xLocation, 5 );
 800b95c:	2305      	movs	r3, #5
 800b95e:	61bb      	str	r3, [r7, #24]
                break;
 800b960:	e01d      	b.n	800b99e <xCheckIPv4SizeFields+0xee>
            }

            if( uxBufferLength < uxMinimumLength )
 800b962:	683a      	ldr	r2, [r7, #0]
 800b964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b966:	429a      	cmp	r2, r3
 800b968:	d202      	bcs.n	800b970 <xCheckIPv4SizeFields+0xc0>
            {
                DEBUG_SET_TRACE_VARIABLE( xLocation, 6 );
 800b96a:	2306      	movs	r3, #6
 800b96c:	61bb      	str	r3, [r7, #24]
                break;
 800b96e:	e016      	b.n	800b99e <xCheckIPv4SizeFields+0xee>
            }

            uxLength = ( size_t ) usLength;
 800b970:	89fb      	ldrh	r3, [r7, #14]
 800b972:	60bb      	str	r3, [r7, #8]
            uxLength -= ( ( uint16_t ) uxIPHeaderLength ); /* normally, minus 20. */
 800b974:	693b      	ldr	r3, [r7, #16]
 800b976:	b29b      	uxth	r3, r3
 800b978:	461a      	mov	r2, r3
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	1a9b      	subs	r3, r3, r2
 800b97e:	60bb      	str	r3, [r7, #8]

            if( ( uxLength < ( ( size_t ) sizeof( UDPHeader_t ) ) ) ||
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	2b07      	cmp	r3, #7
 800b984:	d906      	bls.n	800b994 <xCheckIPv4SizeFields+0xe4>
                ( uxLength > ( ( size_t ) ipconfigNETWORK_MTU - ( size_t ) uxIPHeaderLength ) ) )
 800b986:	693a      	ldr	r2, [r7, #16]
 800b988:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800b98c:	1a9b      	subs	r3, r3, r2
            if( ( uxLength < ( ( size_t ) sizeof( UDPHeader_t ) ) ) ||
 800b98e:	68ba      	ldr	r2, [r7, #8]
 800b990:	429a      	cmp	r2, r3
 800b992:	d902      	bls.n	800b99a <xCheckIPv4SizeFields+0xea>
            {
                /* For incoming packets, the length is out of bound: either
                 * too short or too long. For outgoing packets, there is a
                 * serious problem with the format/length. */
                DEBUG_SET_TRACE_VARIABLE( xLocation, 7 );
 800b994:	2307      	movs	r3, #7
 800b996:	61bb      	str	r3, [r7, #24]
                break;
 800b998:	e001      	b.n	800b99e <xCheckIPv4SizeFields+0xee>
            }

            xResult = pdPASS;
 800b99a:	2301      	movs	r3, #1
 800b99c:	623b      	str	r3, [r7, #32]
        {
            /* NOP if ipconfigHAS_PRINTF != 1 */
            FreeRTOS_printf( ( "xCheckIPv4SizeFields: location %ld\n", xLocation ) );
        }

        return xResult;
 800b99e:	6a3b      	ldr	r3, [r7, #32]
    }
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	372c      	adds	r7, #44	@ 0x2c
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9aa:	4770      	bx	lr

0800b9ac <xIsIPv4Multicast>:
 * @param[in] ulIPAddress The IP address being checked.
 *
 * @return pdTRUE if the IP address is a multicast address or else, pdFALSE.
 */
BaseType_t xIsIPv4Multicast( uint32_t ulIPAddress )
{
 800b9ac:	b480      	push	{r7}
 800b9ae:	b085      	sub	sp, #20
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    uint32_t ulIP = FreeRTOS_ntohl( ulIPAddress );
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	60bb      	str	r3, [r7, #8]

    if( ( ulIP >= ipFIRST_MULTI_CAST_IPv4 ) && ( ulIP < ipLAST_MULTI_CAST_IPv4 ) )
 800b9b8:	68bb      	ldr	r3, [r7, #8]
 800b9ba:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 800b9be:	d306      	bcc.n	800b9ce <xIsIPv4Multicast+0x22>
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	f1b3 4f70 	cmp.w	r3, #4026531840	@ 0xf0000000
 800b9c6:	d202      	bcs.n	800b9ce <xIsIPv4Multicast+0x22>
    {
        xReturn = pdTRUE;
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	60fb      	str	r3, [r7, #12]
 800b9cc:	e001      	b.n	800b9d2 <xIsIPv4Multicast+0x26>
    }
    else
    {
        xReturn = pdFALSE;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3714      	adds	r7, #20
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <xIsIPv4Broadcast>:
 *
 * @return pdTRUE if the IP address is a broadcast address or else, pdFALSE.
 */
BaseType_t xIsIPv4Broadcast( uint32_t ulIPAddress,
                             struct xNetworkEndPoint ** ppxEndPoint )
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b084      	sub	sp, #16
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	6039      	str	r1, [r7, #0]
    BaseType_t xIsBroadcast;
    NetworkEndPoint_t * pxEndPoint;

    /* Assign a default answer based on the "global" broadcast.	 This way
     * we can still return the correct result even if there are no endpoints. */
    xIsBroadcast = ( ulIPAddress == FREERTOS_INADDR_BROADCAST ) ? pdTRUE : pdFALSE;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9f0:	d101      	bne.n	800b9f6 <xIsIPv4Broadcast+0x16>
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	e000      	b.n	800b9f8 <xIsIPv4Broadcast+0x18>
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	60fb      	str	r3, [r7, #12]

    for( pxEndPoint = FreeRTOS_FirstEndPoint( NULL );
 800b9fa:	2000      	movs	r0, #0
 800b9fc:	f000 fb50 	bl	800c0a0 <FreeRTOS_FirstEndPoint>
 800ba00:	60b8      	str	r0, [r7, #8]
 800ba02:	e00f      	b.n	800ba24 <xIsIPv4Broadcast+0x44>
            }
        #endif /* ( ipconfigUSE_IPv6 == ipconfigENABLE ) */

        /* If we already know if ulIPAddress is a broadcast,
         * simply return this first matching IPv4 endpoint. */
        if( xIsBroadcast == pdTRUE )
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	2b01      	cmp	r3, #1
 800ba08:	d010      	beq.n	800ba2c <xIsIPv4Broadcast+0x4c>
        {
            break;
        }
        else if( ulIPAddress == pxEndPoint->ipv4_settings.ulBroadcastAddress )
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	695b      	ldr	r3, [r3, #20]
 800ba0e:	687a      	ldr	r2, [r7, #4]
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d102      	bne.n	800ba1a <xIsIPv4Broadcast+0x3a>
        {
            xIsBroadcast = pdTRUE;
 800ba14:	2301      	movs	r3, #1
 800ba16:	60fb      	str	r3, [r7, #12]
            break;
 800ba18:	e009      	b.n	800ba2e <xIsIPv4Broadcast+0x4e>
         pxEndPoint = FreeRTOS_NextEndPoint( NULL, pxEndPoint ) )
 800ba1a:	68b9      	ldr	r1, [r7, #8]
 800ba1c:	2000      	movs	r0, #0
 800ba1e:	f000 fb87 	bl	800c130 <FreeRTOS_NextEndPoint>
 800ba22:	60b8      	str	r0, [r7, #8]
         pxEndPoint != NULL;
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d1ec      	bne.n	800ba04 <xIsIPv4Broadcast+0x24>
 800ba2a:	e000      	b.n	800ba2e <xIsIPv4Broadcast+0x4e>
            break;
 800ba2c:	bf00      	nop
    /* If the caller wants to know the corresponding endpoint, copy the result.
     * Note that this may be null if ulIPAddress is 255.255.255.255 AND there are
     * no IPv4 endpoints.
     * Also, when ulIPAddress is 255.255.255.255, we will
     * return the first IPv4 endpoint that we run across. */
    if( ( xIsBroadcast == pdTRUE ) && ( ppxEndPoint != NULL ) )
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	2b01      	cmp	r3, #1
 800ba32:	d105      	bne.n	800ba40 <xIsIPv4Broadcast+0x60>
 800ba34:	683b      	ldr	r3, [r7, #0]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d002      	beq.n	800ba40 <xIsIPv4Broadcast+0x60>
    {
        *ppxEndPoint = pxEndPoint;
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	68ba      	ldr	r2, [r7, #8]
 800ba3e:	601a      	str	r2, [r3, #0]
    }

    return xIsBroadcast;
 800ba40:	68fb      	ldr	r3, [r7, #12]
}
 800ba42:	4618      	mov	r0, r3
 800ba44:	3710      	adds	r7, #16
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}

0800ba4a <xBadIPv4Loopback>:
 *
 * @return Returns pdTRUE if the packet should be stopped, because either the source
 *         or the target address is a loopback address.
 */
BaseType_t xBadIPv4Loopback( const IPHeader_t * const pxIPHeader )
{
 800ba4a:	b580      	push	{r7, lr}
 800ba4c:	b086      	sub	sp, #24
 800ba4e:	af00      	add	r7, sp, #0
 800ba50:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800ba52:	2300      	movs	r3, #0
 800ba54:	617b      	str	r3, [r7, #20]
    BaseType_t x1 = ( xIsIPv4Loopback( pxIPHeader->ulDestinationIPAddress ) != 0 ) ? pdTRUE : pdFALSE;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	691b      	ldr	r3, [r3, #16]
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f000 f81e 	bl	800ba9c <xIsIPv4Loopback>
 800ba60:	4603      	mov	r3, r0
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d001      	beq.n	800ba6a <xBadIPv4Loopback+0x20>
 800ba66:	2301      	movs	r3, #1
 800ba68:	e000      	b.n	800ba6c <xBadIPv4Loopback+0x22>
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	613b      	str	r3, [r7, #16]
    BaseType_t x2 = ( xIsIPv4Loopback( pxIPHeader->ulSourceIPAddress ) != 0 ) ? pdTRUE : pdFALSE;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	68db      	ldr	r3, [r3, #12]
 800ba72:	4618      	mov	r0, r3
 800ba74:	f000 f812 	bl	800ba9c <xIsIPv4Loopback>
 800ba78:	4603      	mov	r3, r0
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d001      	beq.n	800ba82 <xBadIPv4Loopback+0x38>
 800ba7e:	2301      	movs	r3, #1
 800ba80:	e000      	b.n	800ba84 <xBadIPv4Loopback+0x3a>
 800ba82:	2300      	movs	r3, #0
 800ba84:	60fb      	str	r3, [r7, #12]

    if( x1 != x2 )
 800ba86:	693a      	ldr	r2, [r7, #16]
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d001      	beq.n	800ba92 <xBadIPv4Loopback+0x48>
    {
        /* Either the source or the destination address is an IPv4 loopback address. */
        xReturn = pdTRUE;
 800ba8e:	2301      	movs	r3, #1
 800ba90:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800ba92:	697b      	ldr	r3, [r7, #20]
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	3718      	adds	r7, #24
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}

0800ba9c <xIsIPv4Loopback>:
 * @param[in] ulAddress The IP address being checked.
 *
 * @return pdTRUE if the IP address is a loopback address or else, pdFALSE.
 */
BaseType_t xIsIPv4Loopback( uint32_t ulAddress )
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b085      	sub	sp, #20
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800baa4:	2300      	movs	r3, #0
 800baa6:	60fb      	str	r3, [r7, #12]
    uint32_t ulIP = FreeRTOS_ntohl( ulAddress );
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	60bb      	str	r3, [r7, #8]

    if( ( ulIP >= ipFIRST_LOOPBACK_IPv4 ) &&
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800bab2:	d304      	bcc.n	800babe <xIsIPv4Loopback+0x22>
        ( ulIP < ipLAST_LOOPBACK_IPv4 ) )
 800bab4:	68bb      	ldr	r3, [r7, #8]
    if( ( ulIP >= ipFIRST_LOOPBACK_IPv4 ) &&
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	db01      	blt.n	800babe <xIsIPv4Loopback+0x22>
    {
        xReturn = pdTRUE;
 800baba:	2301      	movs	r3, #1
 800babc:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 800babe:	68fb      	ldr	r3, [r7, #12]
}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3714      	adds	r7, #20
 800bac4:	46bd      	mov	sp, r7
 800bac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baca:	4770      	bx	lr

0800bacc <prvAllowIPPacketIPv4>:
 * @return Whether the packet should be processed or dropped.
 */
enum eFrameProcessingResult prvAllowIPPacketIPv4( const struct xIP_PACKET * const pxIPPacket,
                                                  const struct xNETWORK_BUFFER * const pxNetworkBuffer,
                                                  UBaseType_t uxHeaderLength )
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b08a      	sub	sp, #40	@ 0x28
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	60b9      	str	r1, [r7, #8]
 800bad6:	607a      	str	r2, [r7, #4]
    eFrameProcessingResult_t eReturn = eProcessBuffer;
 800bad8:	2301      	movs	r3, #1
 800bada:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    #if ( ( ipconfigETHERNET_DRIVER_FILTERS_PACKETS == 0 ) || ( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 ) )
        const IPHeader_t * pxIPHeader = &( pxIPPacket->xIPHeader );
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	330e      	adds	r3, #14
 800bae2:	623b      	str	r3, [r7, #32]
    #if ( ipconfigETHERNET_DRIVER_FILTERS_PACKETS == 0 )
    {
        /* In systems with a very small amount of RAM, it might be advantageous
         * to have incoming messages checked earlier, by the network card driver.
         * This method may decrease the usage of scarce network buffers. */
        uint32_t ulDestinationIPAddress = pxIPHeader->ulDestinationIPAddress;
 800bae4:	6a3b      	ldr	r3, [r7, #32]
 800bae6:	691b      	ldr	r3, [r3, #16]
 800bae8:	61fb      	str	r3, [r7, #28]
        uint32_t ulSourceIPAddress = pxIPHeader->ulSourceIPAddress;
 800baea:	6a3b      	ldr	r3, [r7, #32]
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	61bb      	str	r3, [r7, #24]
        /* Get a reference to the endpoint that the packet was assigned to during pxEasyFit() */
        const NetworkEndPoint_t * pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800baf0:	68bb      	ldr	r3, [r7, #8]
 800baf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baf4:	617b      	str	r3, [r7, #20]

        /* Ensure that the incoming packet is not fragmented because the stack
         * doesn't not support IP fragmentation. All but the last fragment coming in will have their
         * "more fragments" flag set and the last fragment will have a non-zero offset.
         * We need to drop the packet in either of those cases. */
        if( ( ( pxIPHeader->usFragmentOffset & ipFRAGMENT_OFFSET_BIT_MASK ) != 0U ) || ( ( pxIPHeader->usFragmentOffset & ipFRAGMENT_FLAGS_MORE_FRAGMENTS ) != 0U ) )
 800baf6:	6a3b      	ldr	r3, [r7, #32]
 800baf8:	88db      	ldrh	r3, [r3, #6]
 800bafa:	b29b      	uxth	r3, r3
 800bafc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d106      	bne.n	800bb12 <prvAllowIPPacketIPv4+0x46>
 800bb04:	6a3b      	ldr	r3, [r7, #32]
 800bb06:	88db      	ldrh	r3, [r3, #6]
 800bb08:	b29b      	uxth	r3, r3
 800bb0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d003      	beq.n	800bb1a <prvAllowIPPacketIPv4+0x4e>
        {
            /* Can not handle, fragmented packet. */
            eReturn = eReleaseBuffer;
 800bb12:	2300      	movs	r3, #0
 800bb14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb18:	e09a      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
        }

        /* Test if the length of the IP-header is between 20 and 60 bytes,
         * and if the IP-version is 4. */
        else if( ( pxIPHeader->ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800bb1a:	6a3b      	ldr	r3, [r7, #32]
 800bb1c:	781b      	ldrb	r3, [r3, #0]
 800bb1e:	2b44      	cmp	r3, #68	@ 0x44
 800bb20:	d903      	bls.n	800bb2a <prvAllowIPPacketIPv4+0x5e>
                 ( pxIPHeader->ucVersionHeaderLength > ipIPV4_VERSION_HEADER_LENGTH_MAX ) )
 800bb22:	6a3b      	ldr	r3, [r7, #32]
 800bb24:	781b      	ldrb	r3, [r3, #0]
        else if( ( pxIPHeader->ucVersionHeaderLength < ipIPV4_VERSION_HEADER_LENGTH_MIN ) ||
 800bb26:	2b4f      	cmp	r3, #79	@ 0x4f
 800bb28:	d903      	bls.n	800bb32 <prvAllowIPPacketIPv4+0x66>
        {
            /* Can not handle, unknown or invalid header version. */
            eReturn = eReleaseBuffer;
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb30:	e08e      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
        }
        else if( ( xIsIPv4Loopback( ulDestinationIPAddress ) == pdTRUE ) ||
 800bb32:	69f8      	ldr	r0, [r7, #28]
 800bb34:	f7ff ffb2 	bl	800ba9c <xIsIPv4Loopback>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d005      	beq.n	800bb4a <prvAllowIPPacketIPv4+0x7e>
                 ( xIsIPv4Loopback( ulSourceIPAddress ) == pdTRUE ) )
 800bb3e:	69b8      	ldr	r0, [r7, #24]
 800bb40:	f7ff ffac 	bl	800ba9c <xIsIPv4Loopback>
 800bb44:	4603      	mov	r3, r0
        else if( ( xIsIPv4Loopback( ulDestinationIPAddress ) == pdTRUE ) ||
 800bb46:	2b01      	cmp	r3, #1
 800bb48:	d10b      	bne.n	800bb62 <prvAllowIPPacketIPv4+0x96>
        {
            /* source OR destination is a loopback address. Make sure they BOTH are. */
            if( xBadIPv4Loopback( &( pxIPPacket->xIPHeader ) ) == pdTRUE )
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	330e      	adds	r3, #14
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7ff ff7b 	bl	800ba4a <xBadIPv4Loopback>
 800bb54:	4603      	mov	r3, r0
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	d17a      	bne.n	800bc50 <prvAllowIPPacketIPv4+0x184>
            {
                /* The local loopback addresses must never appear outside a host. See RFC 1122
                 * section 3.2.1.3. */
                eReturn = eReleaseBuffer;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( xBadIPv4Loopback( &( pxIPPacket->xIPHeader ) ) == pdTRUE )
 800bb60:	e076      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
            }
        }
        else if( memcmp( xBroadcastMACAddress.ucBytes,
                         pxIPPacket->xEthernetHeader.xSourceAddress.ucBytes,
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	3306      	adds	r3, #6
        else if( memcmp( xBroadcastMACAddress.ucBytes,
 800bb66:	2206      	movs	r2, #6
 800bb68:	4619      	mov	r1, r3
 800bb6a:	4845      	ldr	r0, [pc, #276]	@ (800bc80 <prvAllowIPPacketIPv4+0x1b4>)
 800bb6c:	f00c fd57 	bl	801861e <memcmp>
 800bb70:	4603      	mov	r3, r0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d103      	bne.n	800bb7e <prvAllowIPPacketIPv4+0xb2>
                         sizeof( MACAddress_t ) ) == 0 )
        {
            /* Ethernet source is a broadcast address. Drop the packet. */
            eReturn = eReleaseBuffer;
 800bb76:	2300      	movs	r3, #0
 800bb78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb7c:	e068      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
        }
        else if( xIsIPv4Multicast( ulSourceIPAddress ) == pdTRUE )
 800bb7e:	69b8      	ldr	r0, [r7, #24]
 800bb80:	f7ff ff14 	bl	800b9ac <xIsIPv4Multicast>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b01      	cmp	r3, #1
 800bb88:	d103      	bne.n	800bb92 <prvAllowIPPacketIPv4+0xc6>
        {
            /* Source is a multicast IP address. Drop the packet in conformity with RFC 1112 section 7.2. */
            eReturn = eReleaseBuffer;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb90:	e05e      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
        }

        /* Use ipv4_settings for filtering only after the endpoint is up,
         * so that DHCP packets that are exchanged for DHCP (example, DHCP unicast offers)
         * are not dropped/filtered. */
        else if( FreeRTOS_IsEndPointUp( pxEndPoint ) != pdFALSE )
 800bb92:	6978      	ldr	r0, [r7, #20]
 800bb94:	f7fe ffb8 	bl	800ab08 <FreeRTOS_IsEndPointUp>
 800bb98:	4603      	mov	r3, r0
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d03a      	beq.n	800bc14 <prvAllowIPPacketIPv4+0x148>
        {
            if(
                /* Not destined for the assigned endpoint IPv4 address? */
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulIPAddress ) &&
 800bb9e:	697b      	ldr	r3, [r7, #20]
 800bba0:	681b      	ldr	r3, [r3, #0]
            if(
 800bba2:	69fa      	ldr	r2, [r7, #28]
 800bba4:	429a      	cmp	r2, r3
 800bba6:	d012      	beq.n	800bbce <prvAllowIPPacketIPv4+0x102>
                /* Also not an IPv4 broadcast address ? */
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) &&
 800bba8:	697b      	ldr	r3, [r7, #20]
 800bbaa:	695b      	ldr	r3, [r3, #20]
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulIPAddress ) &&
 800bbac:	69fa      	ldr	r2, [r7, #28]
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d00d      	beq.n	800bbce <prvAllowIPPacketIPv4+0x102>
                ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) &&
 800bbb2:	69fb      	ldr	r3, [r7, #28]
 800bbb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbb8:	d009      	beq.n	800bbce <prvAllowIPPacketIPv4+0x102>
                ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) &&
                /* And not an IPv4 multicast address ? */
                ( xIsIPv4Multicast( ulDestinationIPAddress ) == pdFALSE ) )
 800bbba:	69f8      	ldr	r0, [r7, #28]
 800bbbc:	f7ff fef6 	bl	800b9ac <xIsIPv4Multicast>
 800bbc0:	4603      	mov	r3, r0
                ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) &&
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d103      	bne.n	800bbce <prvAllowIPPacketIPv4+0x102>
            {
                /* Packet is not for this node, release it */
                eReturn = eReleaseBuffer;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bbcc:	e040      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
            }
            /* Is the source address correct? */
            else if( ( ulSourceIPAddress == pxEndPoint->ipv4_settings.ulBroadcastAddress ) ||
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	695b      	ldr	r3, [r3, #20]
 800bbd2:	69ba      	ldr	r2, [r7, #24]
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	d003      	beq.n	800bbe0 <prvAllowIPPacketIPv4+0x114>
 800bbd8:	69bb      	ldr	r3, [r7, #24]
 800bbda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbde:	d103      	bne.n	800bbe8 <prvAllowIPPacketIPv4+0x11c>
                     ( ulSourceIPAddress == FREERTOS_INADDR_BROADCAST ) )
            {
                /* The source address cannot be broadcast address. Replying to this
                 * packet may cause network storms. Drop the packet. */
                eReturn = eReleaseBuffer;
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bbe6:	e033      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
            }
            else if( ( memcmp( xBroadcastMACAddress.ucBytes,
                               pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800bbe8:	68fb      	ldr	r3, [r7, #12]
            else if( ( memcmp( xBroadcastMACAddress.ucBytes,
 800bbea:	2206      	movs	r2, #6
 800bbec:	4619      	mov	r1, r3
 800bbee:	4824      	ldr	r0, [pc, #144]	@ (800bc80 <prvAllowIPPacketIPv4+0x1b4>)
 800bbf0:	f00c fd15 	bl	801861e <memcmp>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d12a      	bne.n	800bc50 <prvAllowIPPacketIPv4+0x184>
                               sizeof( MACAddress_t ) ) == 0 ) &&
                     ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) && ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) )
 800bbfa:	697b      	ldr	r3, [r7, #20]
 800bbfc:	695b      	ldr	r3, [r3, #20]
                               sizeof( MACAddress_t ) ) == 0 ) &&
 800bbfe:	69fa      	ldr	r2, [r7, #28]
 800bc00:	429a      	cmp	r2, r3
 800bc02:	d025      	beq.n	800bc50 <prvAllowIPPacketIPv4+0x184>
                     ( ulDestinationIPAddress != pxEndPoint->ipv4_settings.ulBroadcastAddress ) && ( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST ) )
 800bc04:	69fb      	ldr	r3, [r7, #28]
 800bc06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc0a:	d021      	beq.n	800bc50 <prvAllowIPPacketIPv4+0x184>
            {
                /* Ethernet address is a broadcast address, but the IP address is not a
                 * broadcast address. */
                eReturn = eReleaseBuffer;
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bc12:	e01d      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
        {
            /* Endpoint is down */

            /* Check if the destination MAC address is a broadcast MAC address. */
            if( memcmp( xBroadcastMACAddress.ucBytes,
                        pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800bc14:	68fb      	ldr	r3, [r7, #12]
            if( memcmp( xBroadcastMACAddress.ucBytes,
 800bc16:	2206      	movs	r2, #6
 800bc18:	4619      	mov	r1, r3
 800bc1a:	4819      	ldr	r0, [pc, #100]	@ (800bc80 <prvAllowIPPacketIPv4+0x1b4>)
 800bc1c:	f00c fcff 	bl	801861e <memcmp>
 800bc20:	4603      	mov	r3, r0
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d107      	bne.n	800bc36 <prvAllowIPPacketIPv4+0x16a>
                        sizeof( MACAddress_t ) ) == 0 )
            {
                if( ulDestinationIPAddress != FREERTOS_INADDR_BROADCAST )
 800bc26:	69fb      	ldr	r3, [r7, #28]
 800bc28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc2c:	d010      	beq.n	800bc50 <prvAllowIPPacketIPv4+0x184>
                {
                    /* Ethernet address is a broadcast address, but the IP address is not a
                     * broadcast address. */
                    eReturn = eReleaseBuffer;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bc34:	e00c      	b.n	800bc50 <prvAllowIPPacketIPv4+0x184>
             * forward to the IP layer any IP packets delivered to the client's
             * hardware address before the IP address is configured; DHCP servers
             * and BOOTP relay agents may not be able to deliver DHCP messages to
             * clients that cannot accept hardware unicast datagrams before the
             * TCP/IP software is configured. */
            else if( ( memcmp( pxEndPoint->xMACAddress.ucBytes,
 800bc36:	697b      	ldr	r3, [r7, #20]
 800bc38:	3338      	adds	r3, #56	@ 0x38
                               pxIPPacket->xEthernetHeader.xDestinationAddress.ucBytes,
 800bc3a:	68f9      	ldr	r1, [r7, #12]
            else if( ( memcmp( pxEndPoint->xMACAddress.ucBytes,
 800bc3c:	2206      	movs	r2, #6
 800bc3e:	4618      	mov	r0, r3
 800bc40:	f00c fced 	bl	801861e <memcmp>
 800bc44:	4603      	mov	r3, r0
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d002      	beq.n	800bc50 <prvAllowIPPacketIPv4+0x184>
                               sizeof( MACAddress_t ) ) != 0 ) )
            {
                /* The endpoint is not up, and the destination MAC address of the
                 * packet is not matching the endpoint's MAC address nor broadcast
                 * MAC address. Drop the packet. */
                eReturn = eReleaseBuffer;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }
    #else /* if ( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 ) */
    {
        if( eReturn == eProcessBuffer )
 800bc50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc54:	2b01      	cmp	r3, #1
 800bc56:	d10d      	bne.n	800bc74 <prvAllowIPPacketIPv4+0x1a8>
        {
            if( xCheckIPv4SizeFields( pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer->xDataLength ) != pdPASS )
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc60:	4619      	mov	r1, r3
 800bc62:	4610      	mov	r0, r2
 800bc64:	f7ff fe24 	bl	800b8b0 <xCheckIPv4SizeFields>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	2b01      	cmp	r3, #1
 800bc6c:	d002      	beq.n	800bc74 <prvAllowIPPacketIPv4+0x1a8>
            {
                /* Some of the length checks were not successful. */
                eReturn = eReleaseBuffer;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ( void ) pxNetworkBuffer;
        ( void ) uxHeaderLength;
    }
    #endif /* ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM == 0 */

    return eReturn;
 800bc74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3728      	adds	r7, #40	@ 0x28
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	bd80      	pop	{r7, pc}
 800bc80:	080199e4 	.word	0x080199e4

0800bc84 <prvCheckIP4HeaderOptions>:
 * @param[in] pxNetworkBuffer the network buffer that contains the packet.
 *
 * @return Either 'eProcessBuffer' or 'eReleaseBuffer'
 */
enum eFrameProcessingResult prvCheckIP4HeaderOptions( struct xNETWORK_BUFFER * const pxNetworkBuffer )
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b08a      	sub	sp, #40	@ 0x28
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
    eFrameProcessingResult_t eReturn = eProcessBuffer;
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    #if ( ipconfigIP_PASS_PACKETS_WITH_IP_OPTIONS != 0 )
    {
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        IPHeader_t * pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc96:	330e      	adds	r3, #14
 800bc98:	623b      	str	r3, [r7, #32]

        /* All structs of headers expect a IP header size of 20 bytes
         * IP header options were included, we'll ignore them and cut them out. */
        size_t uxLength = ( size_t ) pxIPHeader->ucVersionHeaderLength;
 800bc9a:	6a3b      	ldr	r3, [r7, #32]
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	61fb      	str	r3, [r7, #28]

        /* Check if the IP headers are acceptable and if it has our destination.
         * The lowest four bits of 'ucVersionHeaderLength' indicate the IP-header
         * length in multiples of 4. */
        size_t uxHeaderLength = ( size_t ) ( ( uxLength & 0x0FU ) << 2 );
 800bca0:	69fb      	ldr	r3, [r7, #28]
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800bca8:	61bb      	str	r3, [r7, #24]

        /* Number of bytes contained in IPv4 header options. */
        const size_t optlen = ( ( size_t ) uxHeaderLength ) - ipSIZE_OF_IPv4_HEADER;
 800bcaa:	69bb      	ldr	r3, [r7, #24]
 800bcac:	3b14      	subs	r3, #20
 800bcae:	617b      	str	r3, [r7, #20]
        /* From: the previous start of UDP/ICMP/TCP data. */
        const uint8_t * pucSource = ( const uint8_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ sizeof( EthernetHeader_t ) + uxHeaderLength ] );
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bcb4:	69bb      	ldr	r3, [r7, #24]
 800bcb6:	330e      	adds	r3, #14
 800bcb8:	4413      	add	r3, r2
 800bcba:	613b      	str	r3, [r7, #16]
        /* To: the usual start of UDP/ICMP/TCP data at offset 20 (decimal ) from IP header. */
        uint8_t * pucTarget = ( uint8_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ sizeof( EthernetHeader_t ) + ipSIZE_OF_IPv4_HEADER ] );
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcc0:	3322      	adds	r3, #34	@ 0x22
 800bcc2:	60fb      	str	r3, [r7, #12]
        /* How many: total length minus the options and the lower headers. */
        const size_t xMoveLen = pxNetworkBuffer->xDataLength - ( optlen + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_ETH_HEADER );
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	1ad3      	subs	r3, r2, r3
 800bccc:	3b22      	subs	r3, #34	@ 0x22
 800bcce:	60bb      	str	r3, [r7, #8]

        ( void ) memmove( pucTarget, pucSource, xMoveLen );
 800bcd0:	68ba      	ldr	r2, [r7, #8]
 800bcd2:	6939      	ldr	r1, [r7, #16]
 800bcd4:	68f8      	ldr	r0, [r7, #12]
 800bcd6:	f00c fcb2 	bl	801863e <memmove>
        pxNetworkBuffer->xDataLength -= optlen;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bcde:	697b      	ldr	r3, [r7, #20]
 800bce0:	1ad2      	subs	r2, r2, r3
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	629a      	str	r2, [r3, #40]	@ 0x28
        /* Update the total length of the IP packet after removing options. */
        pxIPHeader->usLength = FreeRTOS_htons( FreeRTOS_ntohs( pxIPHeader->usLength ) - optlen );
 800bce6:	6a3b      	ldr	r3, [r7, #32]
 800bce8:	885b      	ldrh	r3, [r3, #2]
 800bcea:	b29a      	uxth	r2, r3
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	1ad3      	subs	r3, r2, r3
 800bcf2:	b29a      	uxth	r2, r3
 800bcf4:	6a3b      	ldr	r3, [r7, #32]
 800bcf6:	805a      	strh	r2, [r3, #2]

        /* Rewrite the Version/IHL byte to indicate that this packet has no IP options. */
        pxIPHeader->ucVersionHeaderLength = ( uint8_t ) ( ( pxIPHeader->ucVersionHeaderLength & 0xF0U ) | /* High nibble is the version. */
 800bcf8:	6a3b      	ldr	r3, [r7, #32]
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	f023 030f 	bic.w	r3, r3, #15
 800bd00:	b2db      	uxtb	r3, r3
 800bd02:	f043 0305 	orr.w	r3, r3, #5
 800bd06:	b2da      	uxtb	r2, r3
 800bd08:	6a3b      	ldr	r3, [r7, #32]
 800bd0a:	701a      	strb	r2, [r3, #0]
         * IP-options will be dropped. */
        eReturn = eReleaseBuffer;
    }
    #endif /* if ( ipconfigIP_PASS_PACKETS_WITH_IP_OPTIONS != 0 ) */

    return eReturn;
 800bd0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bd10:	4618      	mov	r0, r3
 800bd12:	3728      	adds	r7, #40	@ 0x28
 800bd14:	46bd      	mov	sp, r7
 800bd16:	bd80      	pop	{r7, pc}

0800bd18 <FreeRTOS_inet_ntop4>:
 *         pcDestination, else a NULL is returned.
 */
const char * FreeRTOS_inet_ntop4( const void * pvSource,
                                  char * pcDestination,
                                  socklen_t uxSize )
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b088      	sub	sp, #32
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	60f8      	str	r0, [r7, #12]
 800bd20:	60b9      	str	r1, [r7, #8]
 800bd22:	607a      	str	r2, [r7, #4]
    uint32_t ulIPAddress;
    void * pvCopyDest;
    const char * pcReturn;

    if( uxSize < 16U )
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2b0f      	cmp	r3, #15
 800bd28:	d802      	bhi.n	800bd30 <FreeRTOS_inet_ntop4+0x18>
    {
        /* There must be space for "255.255.255.255". */
        pcReturn = NULL;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	61fb      	str	r3, [r7, #28]
 800bd2e:	e00e      	b.n	800bd4e <FreeRTOS_inet_ntop4+0x36>
    }
    else
    {
        pvCopyDest = ( void * ) &ulIPAddress;
 800bd30:	f107 0314 	add.w	r3, r7, #20
 800bd34:	61bb      	str	r3, [r7, #24]
        ( void ) memcpy( pvCopyDest, pvSource, sizeof( ulIPAddress ) );
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	461a      	mov	r2, r3
 800bd3c:	69bb      	ldr	r3, [r7, #24]
 800bd3e:	601a      	str	r2, [r3, #0]
        ( void ) FreeRTOS_inet_ntoa( ulIPAddress, pcDestination );
 800bd40:	697b      	ldr	r3, [r7, #20]
 800bd42:	68b9      	ldr	r1, [r7, #8]
 800bd44:	4618      	mov	r0, r3
 800bd46:	f001 fb77 	bl	800d438 <FreeRTOS_inet_ntoa>
        pcReturn = pcDestination;
 800bd4a:	68bb      	ldr	r3, [r7, #8]
 800bd4c:	61fb      	str	r3, [r7, #28]
    }

    return pcReturn;
 800bd4e:	69fb      	ldr	r3, [r7, #28]
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3720      	adds	r7, #32
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <xSend_UDP_Update_IPv4>:
 * @param[in] pxDestinationAddress The IPv4 socket address.
 * @return  Returns NULL, always.
 */
void * xSend_UDP_Update_IPv4( NetworkBufferDescriptor_t * pxNetworkBuffer,
                              const struct freertos_sockaddr * pxDestinationAddress )
{
 800bd58:	b480      	push	{r7}
 800bd5a:	b085      	sub	sp, #20
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
 800bd60:	6039      	str	r1, [r7, #0]
    UDPPacket_t * pxUDPPacket;

    if( ( pxNetworkBuffer != NULL ) && ( pxDestinationAddress != NULL ) )
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d010      	beq.n	800bd8a <xSend_UDP_Update_IPv4+0x32>
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d00d      	beq.n	800bd8a <xSend_UDP_Update_IPv4+0x32>
    {
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd72:	60fb      	str	r3, [r7, #12]

        pxNetworkBuffer->xIPAddress.ulIP_IPv4 = pxDestinationAddress->sin_address.ulIP_IPv4;
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	689a      	ldr	r2, [r3, #8]
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	615a      	str	r2, [r3, #20]
        /* Map the UDP packet onto the start of the frame. */
        pxUDPPacket->xEthernetHeader.usFrameType = ipIPv4_FRAME_TYPE;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	2200      	movs	r2, #0
 800bd80:	731a      	strb	r2, [r3, #12]
 800bd82:	2200      	movs	r2, #0
 800bd84:	f042 0208 	orr.w	r2, r2, #8
 800bd88:	735a      	strb	r2, [r3, #13]
    }

    return NULL;
 800bd8a:	2300      	movs	r3, #0
}
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	3714      	adds	r7, #20
 800bd90:	46bd      	mov	sp, r7
 800bd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd96:	4770      	bx	lr

0800bd98 <xRecv_Update_IPv4>:
 * @param[in] pxSourceAddress The IPv4 socket address.
 * @return  The Payload Offset.
 */
size_t xRecv_Update_IPv4( const NetworkBufferDescriptor_t * pxNetworkBuffer,
                          struct freertos_sockaddr * pxSourceAddress )
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b085      	sub	sp, #20
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
 800bda0:	6039      	str	r1, [r7, #0]
    size_t uxPayloadOffset = 0;
 800bda2:	2300      	movs	r3, #0
 800bda4:	60fb      	str	r3, [r7, #12]

    if( ( pxNetworkBuffer != NULL ) && ( pxSourceAddress != NULL ) )
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d00d      	beq.n	800bdc8 <xRecv_Update_IPv4+0x30>
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d00a      	beq.n	800bdc8 <xRecv_Update_IPv4+0x30>
    {
        pxSourceAddress->sin_family = ( uint8_t ) FREERTOS_AF_INET;
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	2202      	movs	r2, #2
 800bdb6:	705a      	strb	r2, [r3, #1]
        pxSourceAddress->sin_address.ulIP_IPv4 = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	695a      	ldr	r2, [r3, #20]
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	609a      	str	r2, [r3, #8]
        pxSourceAddress->sin_port = pxNetworkBuffer->usPort;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	805a      	strh	r2, [r3, #2]
    }

    uxPayloadOffset = ipUDP_PAYLOAD_OFFSET_IPv4;
 800bdc8:	232a      	movs	r3, #42	@ 0x2a
 800bdca:	60fb      	str	r3, [r7, #12]

    return uxPayloadOffset;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	3714      	adds	r7, #20
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr

0800bdda <vSetMultiCastIPv4MacAddress>:
 * @param[in] ulIPAddress IP address.
 * @param[out] pxMACAddress Pointer to MAC address.
 */
void vSetMultiCastIPv4MacAddress( uint32_t ulIPAddress,
                                  MACAddress_t * pxMACAddress )
{
 800bdda:	b480      	push	{r7}
 800bddc:	b085      	sub	sp, #20
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	6078      	str	r0, [r7, #4]
 800bde2:	6039      	str	r1, [r7, #0]
    uint32_t ulIP = FreeRTOS_ntohl( ulIPAddress );
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	60fb      	str	r3, [r7, #12]

    pxMACAddress->ucBytes[ 0 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_0;
 800bde8:	683b      	ldr	r3, [r7, #0]
 800bdea:	2201      	movs	r2, #1
 800bdec:	701a      	strb	r2, [r3, #0]
    pxMACAddress->ucBytes[ 1 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_1;
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	705a      	strb	r2, [r3, #1]
    pxMACAddress->ucBytes[ 2 ] = ( uint8_t ) ipMULTICAST_MAC_ADDRESS_IPv4_2;
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	225e      	movs	r2, #94	@ 0x5e
 800bdf8:	709a      	strb	r2, [r3, #2]
    pxMACAddress->ucBytes[ 3 ] = ( uint8_t ) ( ( ulIP >> 16 ) & 0x7fU ); /* Use 7 bits. */
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	0c1b      	lsrs	r3, r3, #16
 800bdfe:	b2db      	uxtb	r3, r3
 800be00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800be04:	b2da      	uxtb	r2, r3
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	70da      	strb	r2, [r3, #3]
    pxMACAddress->ucBytes[ 4 ] = ( uint8_t ) ( ( ulIP >> 8 ) & 0xffU );  /* Use 8 bits. */
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	0a1b      	lsrs	r3, r3, #8
 800be0e:	b2da      	uxtb	r2, r3
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	711a      	strb	r2, [r3, #4]
    pxMACAddress->ucBytes[ 5 ] = ( uint8_t ) ( ( ulIP ) & 0xffU );       /* Use 8 bits. */
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	b2da      	uxtb	r2, r3
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	715a      	strb	r2, [r3, #5]
}
 800be1c:	bf00      	nop
 800be1e:	3714      	adds	r7, #20
 800be20:	46bd      	mov	sp, r7
 800be22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be26:	4770      	bx	lr

0800be28 <FreeRTOS_FillEndPoint>:
                                const uint8_t ucIPAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucNetMask[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucGatewayAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucDNSServerAddress[ ipIP_ADDRESS_LENGTH_BYTES ],
                                const uint8_t ucMACAddress[ ipMAC_ADDRESS_LENGTH_BYTES ] )
    {
 800be28:	b580      	push	{r7, lr}
 800be2a:	b086      	sub	sp, #24
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	60f8      	str	r0, [r7, #12]
 800be30:	60b9      	str	r1, [r7, #8]
 800be32:	607a      	str	r2, [r7, #4]
 800be34:	603b      	str	r3, [r7, #0]
        uint32_t ulIPAddress;

        if( ( pxNetworkInterface == NULL ) || ( pxEndPoint == NULL ) )
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d076      	beq.n	800bf2a <FreeRTOS_FillEndPoint+0x102>
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d073      	beq.n	800bf2a <FreeRTOS_FillEndPoint+0x102>
             * The user must make sure that the object pointed to by 'pxEndPoint'
             * will remain to exist. */

            /* As the endpoint might be part of a linked list,
             * protect the field pxNext from being overwritten. */
            NetworkEndPoint_t * pxNext = pxEndPoint->pxNext;
 800be42:	68bb      	ldr	r3, [r7, #8]
 800be44:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800be48:	617b      	str	r3, [r7, #20]
            ( void ) memset( pxEndPoint, 0, sizeof( *pxEndPoint ) );
 800be4a:	22ac      	movs	r2, #172	@ 0xac
 800be4c:	2100      	movs	r1, #0
 800be4e:	68b8      	ldr	r0, [r7, #8]
 800be50:	f00c fc0f 	bl	8018672 <memset>
            pxEndPoint->pxNext = pxNext;
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	697a      	ldr	r2, [r7, #20]
 800be58:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

            ulIPAddress = FreeRTOS_inet_addr_quick( ucIPAddress[ 0 ], ucIPAddress[ 1 ], ucIPAddress[ 2 ], ucIPAddress[ 3 ] );
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	781b      	ldrb	r3, [r3, #0]
 800be60:	061a      	lsls	r2, r3, #24
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	3301      	adds	r3, #1
 800be66:	781b      	ldrb	r3, [r3, #0]
 800be68:	041b      	lsls	r3, r3, #16
 800be6a:	431a      	orrs	r2, r3
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	3302      	adds	r3, #2
 800be70:	781b      	ldrb	r3, [r3, #0]
 800be72:	021b      	lsls	r3, r3, #8
 800be74:	4313      	orrs	r3, r2
 800be76:	687a      	ldr	r2, [r7, #4]
 800be78:	3203      	adds	r2, #3
 800be7a:	7812      	ldrb	r2, [r2, #0]
 800be7c:	4313      	orrs	r3, r2
 800be7e:	613b      	str	r3, [r7, #16]
            pxEndPoint->ipv4_settings.ulNetMask = FreeRTOS_inet_addr_quick( ucNetMask[ 0 ], ucNetMask[ 1 ], ucNetMask[ 2 ], ucNetMask[ 3 ] );
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	781b      	ldrb	r3, [r3, #0]
 800be84:	061a      	lsls	r2, r3, #24
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	3301      	adds	r3, #1
 800be8a:	781b      	ldrb	r3, [r3, #0]
 800be8c:	041b      	lsls	r3, r3, #16
 800be8e:	431a      	orrs	r2, r3
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	3302      	adds	r3, #2
 800be94:	781b      	ldrb	r3, [r3, #0]
 800be96:	021b      	lsls	r3, r3, #8
 800be98:	4313      	orrs	r3, r2
 800be9a:	683a      	ldr	r2, [r7, #0]
 800be9c:	3203      	adds	r2, #3
 800be9e:	7812      	ldrb	r2, [r2, #0]
 800bea0:	431a      	orrs	r2, r3
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	605a      	str	r2, [r3, #4]
            pxEndPoint->ipv4_settings.ulGatewayAddress = FreeRTOS_inet_addr_quick( ucGatewayAddress[ 0 ], ucGatewayAddress[ 1 ], ucGatewayAddress[ 2 ], ucGatewayAddress[ 3 ] );
 800bea6:	6a3b      	ldr	r3, [r7, #32]
 800bea8:	781b      	ldrb	r3, [r3, #0]
 800beaa:	061a      	lsls	r2, r3, #24
 800beac:	6a3b      	ldr	r3, [r7, #32]
 800beae:	3301      	adds	r3, #1
 800beb0:	781b      	ldrb	r3, [r3, #0]
 800beb2:	041b      	lsls	r3, r3, #16
 800beb4:	431a      	orrs	r2, r3
 800beb6:	6a3b      	ldr	r3, [r7, #32]
 800beb8:	3302      	adds	r3, #2
 800beba:	781b      	ldrb	r3, [r3, #0]
 800bebc:	021b      	lsls	r3, r3, #8
 800bebe:	4313      	orrs	r3, r2
 800bec0:	6a3a      	ldr	r2, [r7, #32]
 800bec2:	3203      	adds	r2, #3
 800bec4:	7812      	ldrb	r2, [r2, #0]
 800bec6:	431a      	orrs	r2, r3
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	609a      	str	r2, [r3, #8]
            pxEndPoint->ipv4_settings.ulDNSServerAddresses[ 0 ] = FreeRTOS_inet_addr_quick( ucDNSServerAddress[ 0 ], ucDNSServerAddress[ 1 ], ucDNSServerAddress[ 2 ], ucDNSServerAddress[ 3 ] );
 800becc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bece:	781b      	ldrb	r3, [r3, #0]
 800bed0:	061a      	lsls	r2, r3, #24
 800bed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed4:	3301      	adds	r3, #1
 800bed6:	781b      	ldrb	r3, [r3, #0]
 800bed8:	041b      	lsls	r3, r3, #16
 800beda:	431a      	orrs	r2, r3
 800bedc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bede:	3302      	adds	r3, #2
 800bee0:	781b      	ldrb	r3, [r3, #0]
 800bee2:	021b      	lsls	r3, r3, #8
 800bee4:	4313      	orrs	r3, r2
 800bee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bee8:	3203      	adds	r2, #3
 800beea:	7812      	ldrb	r2, [r2, #0]
 800beec:	431a      	orrs	r2, r3
 800beee:	68bb      	ldr	r3, [r7, #8]
 800bef0:	60da      	str	r2, [r3, #12]
            pxEndPoint->ipv4_settings.ulBroadcastAddress = ulIPAddress | ~( pxEndPoint->ipv4_settings.ulNetMask );
 800bef2:	68bb      	ldr	r3, [r7, #8]
 800bef4:	685b      	ldr	r3, [r3, #4]
 800bef6:	43da      	mvns	r2, r3
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	431a      	orrs	r2, r3
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	615a      	str	r2, [r3, #20]

            /* Copy the current values to the default values. */
            ( void ) memcpy( &( pxEndPoint->ipv4_defaults ), &( pxEndPoint->ipv4_settings ), sizeof( pxEndPoint->ipv4_defaults ) );
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	331c      	adds	r3, #28
 800bf04:	68b9      	ldr	r1, [r7, #8]
 800bf06:	221c      	movs	r2, #28
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f00c fc8c 	bl	8018826 <memcpy>

            /* The default IP-address will be used in case DHCP is not used, or also if DHCP has failed, or
             * when the user chooses to use the default IP-address. */
            pxEndPoint->ipv4_defaults.ulIPAddress = ulIPAddress;
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	693a      	ldr	r2, [r7, #16]
 800bf12:	61da      	str	r2, [r3, #28]

            /* The field 'ipv4_settings.ulIPAddress' will be set later on. */

            ( void ) memcpy( pxEndPoint->xMACAddress.ucBytes, ucMACAddress, sizeof( pxEndPoint->xMACAddress ) );
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	3338      	adds	r3, #56	@ 0x38
 800bf18:	2206      	movs	r2, #6
 800bf1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	f00c fc82 	bl	8018826 <memcpy>
            ( void ) FreeRTOS_AddEndPoint( pxNetworkInterface, pxEndPoint );
 800bf22:	68b9      	ldr	r1, [r7, #8]
 800bf24:	68f8      	ldr	r0, [r7, #12]
 800bf26:	f000 f827 	bl	800bf78 <FreeRTOS_AddEndPoint>
        }
    }
 800bf2a:	bf00      	nop
 800bf2c:	3718      	adds	r7, #24
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	bd80      	pop	{r7, pc}
	...

0800bf34 <FreeRTOS_AddNetworkInterface>:
 * @param[in] pxInterface The address of the new interface.
 *
 * @return The value of the parameter 'pxInterface'.
 */
    NetworkInterface_t * FreeRTOS_AddNetworkInterface( NetworkInterface_t * pxInterface )
    {
 800bf34:	b480      	push	{r7}
 800bf36:	b085      	sub	sp, #20
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
        configASSERT( pxNetworkInterfaces == NULL );
 800bf3c:	4b0d      	ldr	r3, [pc, #52]	@ (800bf74 <FreeRTOS_AddNetworkInterface+0x40>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d00d      	beq.n	800bf60 <FreeRTOS_AddNetworkInterface+0x2c>
	__asm volatile
 800bf44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf48:	b672      	cpsid	i
 800bf4a:	f383 8811 	msr	BASEPRI, r3
 800bf4e:	f3bf 8f6f 	isb	sy
 800bf52:	f3bf 8f4f 	dsb	sy
 800bf56:	b662      	cpsie	i
 800bf58:	60fb      	str	r3, [r7, #12]
}
 800bf5a:	bf00      	nop
 800bf5c:	bf00      	nop
 800bf5e:	e7fd      	b.n	800bf5c <FreeRTOS_AddNetworkInterface+0x28>
        pxNetworkInterfaces = pxInterface;
 800bf60:	4a04      	ldr	r2, [pc, #16]	@ (800bf74 <FreeRTOS_AddNetworkInterface+0x40>)
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	6013      	str	r3, [r2, #0]
        return pxInterface;
 800bf66:	687b      	ldr	r3, [r7, #4]
    }
 800bf68:	4618      	mov	r0, r3
 800bf6a:	3714      	adds	r7, #20
 800bf6c:	46bd      	mov	sp, r7
 800bf6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf72:	4770      	bx	lr
 800bf74:	2000249c 	.word	0x2000249c

0800bf78 <FreeRTOS_AddEndPoint>:
 *
 * @return The value of the parameter 'pxEndPoint'.
 */
    static NetworkEndPoint_t * FreeRTOS_AddEndPoint( NetworkInterface_t * pxInterface,
                                                     NetworkEndPoint_t * pxEndPoint )
    {
 800bf78:	b480      	push	{r7}
 800bf7a:	b085      	sub	sp, #20
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
 800bf80:	6039      	str	r1, [r7, #0]
        /* This code is in backward-compatibility mode.
         * Only one end-point is allowed, make sure that
         * no end-point has been defined yet. */
        configASSERT( pxNetworkEndPoints == NULL );
 800bf82:	4b13      	ldr	r3, [pc, #76]	@ (800bfd0 <FreeRTOS_AddEndPoint+0x58>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d00d      	beq.n	800bfa6 <FreeRTOS_AddEndPoint+0x2e>
	__asm volatile
 800bf8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf8e:	b672      	cpsid	i
 800bf90:	f383 8811 	msr	BASEPRI, r3
 800bf94:	f3bf 8f6f 	isb	sy
 800bf98:	f3bf 8f4f 	dsb	sy
 800bf9c:	b662      	cpsie	i
 800bf9e:	60fb      	str	r3, [r7, #12]
}
 800bfa0:	bf00      	nop
 800bfa2:	bf00      	nop
 800bfa4:	e7fd      	b.n	800bfa2 <FreeRTOS_AddEndPoint+0x2a>

        /* This end point will go to the end of the list, so there is no pxNext
         * yet. */
        pxEndPoint->pxNext = NULL;
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

        /* Double link between the NetworkInterface_t that is using the addressing
         * defined by this NetworkEndPoint_t structure. */
        pxEndPoint->pxNetworkInterface = pxInterface;
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	687a      	ldr	r2, [r7, #4]
 800bfb2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

        pxInterface->pxEndPoint = pxEndPoint;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	683a      	ldr	r2, [r7, #0]
 800bfba:	621a      	str	r2, [r3, #32]

        /* No other end points are defined yet - so this is the first in the
         * list. */
        pxNetworkEndPoints = pxEndPoint;
 800bfbc:	4a04      	ldr	r2, [pc, #16]	@ (800bfd0 <FreeRTOS_AddEndPoint+0x58>)
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	6013      	str	r3, [r2, #0]

        return pxEndPoint;
 800bfc2:	683b      	ldr	r3, [r7, #0]
    }
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	3714      	adds	r7, #20
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfce:	4770      	bx	lr
 800bfd0:	20002498 	.word	0x20002498

0800bfd4 <FreeRTOS_FindEndPointOnIP_IPv4>:
 * @param[in] ulIPAddress The IP-address of interest, or 0 if any IPv4 end-point may be returned.
 *
 * @return The end-point found or NULL.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnIP_IPv4( uint32_t ulIPAddress )
    {
 800bfd4:	b480      	push	{r7}
 800bfd6:	b085      	sub	sp, #20
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
        NetworkEndPoint_t * pxResult = NULL;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	60fb      	str	r3, [r7, #12]

        ( void ) ulIPAddress;

        if( ( ulIPAddress == 0U ) || ( pxNetworkEndPoints->ipv4_settings.ulIPAddress == ulIPAddress ) )
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d005      	beq.n	800bff2 <FreeRTOS_FindEndPointOnIP_IPv4+0x1e>
 800bfe6:	4b08      	ldr	r3, [pc, #32]	@ (800c008 <FreeRTOS_FindEndPointOnIP_IPv4+0x34>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	687a      	ldr	r2, [r7, #4]
 800bfee:	429a      	cmp	r2, r3
 800bff0:	d102      	bne.n	800bff8 <FreeRTOS_FindEndPointOnIP_IPv4+0x24>
        {
            pxResult = pxNetworkEndPoints;
 800bff2:	4b05      	ldr	r3, [pc, #20]	@ (800c008 <FreeRTOS_FindEndPointOnIP_IPv4+0x34>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800bff8:	68fb      	ldr	r3, [r7, #12]
    }
 800bffa:	4618      	mov	r0, r3
 800bffc:	3714      	adds	r7, #20
 800bffe:	46bd      	mov	sp, r7
 800c000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c004:	4770      	bx	lr
 800c006:	bf00      	nop
 800c008:	20002498 	.word	0x20002498

0800c00c <FreeRTOS_FindEndPointOnMAC>:
 *
 * @return The end-point that has the given MAC-address.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnMAC( const MACAddress_t * pxMACAddress,
                                                    const NetworkInterface_t * pxInterface )
    {
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b084      	sub	sp, #16
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	6039      	str	r1, [r7, #0]
        NetworkEndPoint_t * pxResult = NULL;
 800c016:	2300      	movs	r3, #0
 800c018:	60fb      	str	r3, [r7, #12]

        ( void ) pxMACAddress;
        ( void ) pxInterface;

        if( ( pxMACAddress != NULL ) && ( memcmp( pxNetworkEndPoints->xMACAddress.ucBytes, pxMACAddress->ucBytes, ipMAC_ADDRESS_LENGTH_BYTES ) == 0 ) )
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d00d      	beq.n	800c03c <FreeRTOS_FindEndPointOnMAC+0x30>
 800c020:	4b09      	ldr	r3, [pc, #36]	@ (800c048 <FreeRTOS_FindEndPointOnMAC+0x3c>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	3338      	adds	r3, #56	@ 0x38
 800c026:	6879      	ldr	r1, [r7, #4]
 800c028:	2206      	movs	r2, #6
 800c02a:	4618      	mov	r0, r3
 800c02c:	f00c faf7 	bl	801861e <memcmp>
 800c030:	4603      	mov	r3, r0
 800c032:	2b00      	cmp	r3, #0
 800c034:	d102      	bne.n	800c03c <FreeRTOS_FindEndPointOnMAC+0x30>
        {
            pxResult = pxNetworkEndPoints;
 800c036:	4b04      	ldr	r3, [pc, #16]	@ (800c048 <FreeRTOS_FindEndPointOnMAC+0x3c>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800c03c:	68fb      	ldr	r3, [r7, #12]
    }
 800c03e:	4618      	mov	r0, r3
 800c040:	3710      	adds	r7, #16
 800c042:	46bd      	mov	sp, r7
 800c044:	bd80      	pop	{r7, pc}
 800c046:	bf00      	nop
 800c048:	20002498 	.word	0x20002498

0800c04c <FreeRTOS_FindEndPointOnNetMask>:
 * @param[in] ulIPAddress The IP-address for which an end-point is looked-up.
 *
 * @return An end-point that has the same network mask as the given IP-address.
 */
    NetworkEndPoint_t * FreeRTOS_FindEndPointOnNetMask( uint32_t ulIPAddress )
    {
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b082      	sub	sp, #8
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
        return FreeRTOS_InterfaceEndPointOnNetMask( NULL, ulIPAddress );
 800c054:	6879      	ldr	r1, [r7, #4]
 800c056:	2000      	movs	r0, #0
 800c058:	f000 f83c 	bl	800c0d4 <FreeRTOS_InterfaceEndPointOnNetMask>
 800c05c:	4603      	mov	r3, r0
    }
 800c05e:	4618      	mov	r0, r3
 800c060:	3708      	adds	r7, #8
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}
	...

0800c068 <FreeRTOS_FindGateWay>:
 * @param[in] xIPType The type of Gateway to look for ( ipTYPE_IPv4 or ipTYPE_IPv6 ).
 *
 * @return The end-point that will lead to the gateway, or NULL when no gateway was found.
 */
    NetworkEndPoint_t * FreeRTOS_FindGateWay( BaseType_t xIPType )
    {
 800c068:	b480      	push	{r7}
 800c06a:	b085      	sub	sp, #20
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
        NetworkEndPoint_t * pxReturn = NULL;
 800c070:	2300      	movs	r3, #0
 800c072:	60fb      	str	r3, [r7, #12]

        ( void ) xIPType;

        if( pxNetworkEndPoints != NULL )
 800c074:	4b09      	ldr	r3, [pc, #36]	@ (800c09c <FreeRTOS_FindGateWay+0x34>)
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d007      	beq.n	800c08c <FreeRTOS_FindGateWay+0x24>
        {
            if( pxNetworkEndPoints->ipv4_settings.ulGatewayAddress != 0U )
 800c07c:	4b07      	ldr	r3, [pc, #28]	@ (800c09c <FreeRTOS_FindGateWay+0x34>)
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	689b      	ldr	r3, [r3, #8]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d002      	beq.n	800c08c <FreeRTOS_FindGateWay+0x24>
            {
                pxReturn = pxNetworkEndPoints;
 800c086:	4b05      	ldr	r3, [pc, #20]	@ (800c09c <FreeRTOS_FindGateWay+0x34>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	60fb      	str	r3, [r7, #12]
            }
        }

        return pxReturn;
 800c08c:	68fb      	ldr	r3, [r7, #12]
    }
 800c08e:	4618      	mov	r0, r3
 800c090:	3714      	adds	r7, #20
 800c092:	46bd      	mov	sp, r7
 800c094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c098:	4770      	bx	lr
 800c09a:	bf00      	nop
 800c09c:	20002498 	.word	0x20002498

0800c0a0 <FreeRTOS_FirstEndPoint>:
 *
 * @return The first end-point that is found to the interface, or NULL when the
 *         interface doesn't have any end-point yet.
 */
    NetworkEndPoint_t * FreeRTOS_FirstEndPoint( const NetworkInterface_t * pxInterface )
    {
 800c0a0:	b480      	push	{r7}
 800c0a2:	b083      	sub	sp, #12
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
        ( void ) pxInterface;

        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined and this is the simplified version:
         * only one interface and one end-point is defined. */
        return pxNetworkEndPoints;
 800c0a8:	4b03      	ldr	r3, [pc, #12]	@ (800c0b8 <FreeRTOS_FirstEndPoint+0x18>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
    }
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	370c      	adds	r7, #12
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b6:	4770      	bx	lr
 800c0b8:	20002498 	.word	0x20002498

0800c0bc <FreeRTOS_FirstNetworkInterface>:
 * @brief Get the first Network Interface, or NULL if none has been added.
 *
 * @return The first interface, or NULL if none has been added
 */
    NetworkInterface_t * FreeRTOS_FirstNetworkInterface( void )
    {
 800c0bc:	b480      	push	{r7}
 800c0be:	af00      	add	r7, sp, #0
        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined: only one interface and
         * one end-point is defined. */
        return pxNetworkInterfaces;
 800c0c0:	4b03      	ldr	r3, [pc, #12]	@ (800c0d0 <FreeRTOS_FirstNetworkInterface+0x14>)
 800c0c2:	681b      	ldr	r3, [r3, #0]
    }
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0cc:	4770      	bx	lr
 800c0ce:	bf00      	nop
 800c0d0:	2000249c 	.word	0x2000249c

0800c0d4 <FreeRTOS_InterfaceEndPointOnNetMask>:
 *
 * @return An end-point that has the same network mask as the given IP-address.
 */
    NetworkEndPoint_t * FreeRTOS_InterfaceEndPointOnNetMask( const NetworkInterface_t * pxInterface,
                                                             uint32_t ulIPAddress )
    {
 800c0d4:	b480      	push	{r7}
 800c0d6:	b085      	sub	sp, #20
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
 800c0dc:	6039      	str	r1, [r7, #0]
        NetworkEndPoint_t * pxResult = NULL;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	60fb      	str	r3, [r7, #12]

        ( void ) pxInterface;

        if( ( ( ulIPAddress ^ pxNetworkEndPoints->ipv4_settings.ulIPAddress ) & pxNetworkEndPoints->ipv4_settings.ulNetMask ) == 0U )
 800c0e2:	4b0a      	ldr	r3, [pc, #40]	@ (800c10c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	681a      	ldr	r2, [r3, #0]
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	405a      	eors	r2, r3
 800c0ec:	4b07      	ldr	r3, [pc, #28]	@ (800c10c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	685b      	ldr	r3, [r3, #4]
 800c0f2:	4013      	ands	r3, r2
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d102      	bne.n	800c0fe <FreeRTOS_InterfaceEndPointOnNetMask+0x2a>
        {
            pxResult = pxNetworkEndPoints;
 800c0f8:	4b04      	ldr	r3, [pc, #16]	@ (800c10c <FreeRTOS_InterfaceEndPointOnNetMask+0x38>)
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	60fb      	str	r3, [r7, #12]
        }

        return pxResult;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
    }
 800c100:	4618      	mov	r0, r3
 800c102:	3714      	adds	r7, #20
 800c104:	46bd      	mov	sp, r7
 800c106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10a:	4770      	bx	lr
 800c10c:	20002498 	.word	0x20002498

0800c110 <FreeRTOS_MatchingEndpoint>:
 *
 * @return The end-point that should handle the incoming Ethernet packet.
 */
    NetworkEndPoint_t * FreeRTOS_MatchingEndpoint( const NetworkInterface_t * pxNetworkInterface,
                                                   const uint8_t * pucEthernetBuffer )
    {
 800c110:	b480      	push	{r7}
 800c112:	b083      	sub	sp, #12
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
 800c118:	6039      	str	r1, [r7, #0]
        ( void ) pxNetworkInterface;
        ( void ) pucEthernetBuffer;

        /* ipconfigCOMPATIBLE_WITH_SINGLE is defined: only one interface and
         * one end-point is defined. */
        return pxNetworkEndPoints;
 800c11a:	4b04      	ldr	r3, [pc, #16]	@ (800c12c <FreeRTOS_MatchingEndpoint+0x1c>)
 800c11c:	681b      	ldr	r3, [r3, #0]
    }
 800c11e:	4618      	mov	r0, r3
 800c120:	370c      	adds	r7, #12
 800c122:	46bd      	mov	sp, r7
 800c124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c128:	4770      	bx	lr
 800c12a:	bf00      	nop
 800c12c:	20002498 	.word	0x20002498

0800c130 <FreeRTOS_NextEndPoint>:
 *
 * @return NULL because ipconfigCOMPATIBLE_WITH_SINGLE is defined.
 */
    NetworkEndPoint_t * FreeRTOS_NextEndPoint( const NetworkInterface_t * pxInterface,
                                               NetworkEndPoint_t * pxEndPoint )
    {
 800c130:	b480      	push	{r7}
 800c132:	b083      	sub	sp, #12
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
 800c138:	6039      	str	r1, [r7, #0]
        ( void ) pxInterface;
        ( void ) pxEndPoint;

        return NULL;
 800c13a:	2300      	movs	r3, #0
    }
 800c13c:	4618      	mov	r0, r3
 800c13e:	370c      	adds	r7, #12
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <FreeRTOS_NextNetworkInterface>:
 * @brief Get the next interface.
 *
 * @return NULL because ipconfigCOMPATIBLE_WITH_SINGLE is defined.
 */
    NetworkInterface_t * FreeRTOS_NextNetworkInterface( const NetworkInterface_t * pxInterface )
    {
 800c148:	b480      	push	{r7}
 800c14a:	b083      	sub	sp, #12
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
        ( void ) pxInterface;

        return NULL;
 800c150:	2300      	movs	r3, #0
    }
 800c152:	4618      	mov	r0, r3
 800c154:	370c      	adds	r7, #12
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr

0800c15e <xCheckRequiresResolution>:
 * @param[in] pxNetworkBuffer The network buffer with the packet to be checked.
 *
 * @return pdTRUE if the packet needs resolution, pdFALSE otherwise.
 */
BaseType_t xCheckRequiresResolution( const NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800c15e:	b580      	push	{r7, lr}
 800c160:	b084      	sub	sp, #16
 800c162:	af00      	add	r7, sp, #0
 800c164:	6078      	str	r0, [r7, #4]
    BaseType_t xNeedsResolution = pdFALSE;
 800c166:	2300      	movs	r3, #0
 800c168:	60fb      	str	r3, [r7, #12]

    switch( uxIPHeaderSizePacket( pxNetworkBuffer ) )
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	f7fe fd12 	bl	800ab94 <uxIPHeaderSizePacket>
 800c170:	4603      	mov	r3, r0
 800c172:	2b14      	cmp	r3, #20
 800c174:	d104      	bne.n	800c180 <xCheckRequiresResolution+0x22>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case ipSIZE_OF_IPv4_HEADER:
                xNeedsResolution = xCheckRequiresARPResolution( pxNetworkBuffer );
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f7fb fafc 	bl	8007774 <xCheckRequiresARPResolution>
 800c17c:	60f8      	str	r0, [r7, #12]
                break;
 800c17e:	e000      	b.n	800c182 <xCheckRequiresResolution+0x24>
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* Shouldn't reach here */
            /* MISRA 16.4 Compliance */
            break;
 800c180:	bf00      	nop
    }

    return xNeedsResolution;
 800c182:	68fb      	ldr	r3, [r7, #12]
}
 800c184:	4618      	mov	r0, r3
 800c186:	3710      	adds	r7, #16
 800c188:	46bd      	mov	sp, r7
 800c18a:	bd80      	pop	{r7, pc}

0800c18c <prvValidSocket>:
 *         is returned.
 */
static BaseType_t prvValidSocket( const FreeRTOS_Socket_t * pxSocket,
                                  BaseType_t xProtocol,
                                  BaseType_t xIsBound )
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b086      	sub	sp, #24
 800c190:	af00      	add	r7, sp, #0
 800c192:	60f8      	str	r0, [r7, #12]
 800c194:	60b9      	str	r1, [r7, #8]
 800c196:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;

    if( xSocketValid( pxSocket ) == pdFALSE )
 800c198:	68f8      	ldr	r0, [r7, #12]
 800c19a:	f001 fd81 	bl	800dca0 <xSocketValid>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d102      	bne.n	800c1aa <prvValidSocket+0x1e>
    {
        xReturn = pdFALSE;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	617b      	str	r3, [r7, #20]
 800c1a8:	e015      	b.n	800c1d6 <prvValidSocket+0x4a>
    }
    else if( ( xIsBound != pdFALSE ) && !socketSOCKET_IS_BOUND( pxSocket ) )
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d006      	beq.n	800c1be <prvValidSocket+0x32>
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	69db      	ldr	r3, [r3, #28]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d102      	bne.n	800c1be <prvValidSocket+0x32>
    {
        /* The caller expects the socket to be bound, but it isn't. */
        xReturn = pdFALSE;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	617b      	str	r3, [r7, #20]
 800c1bc:	e00b      	b.n	800c1d6 <prvValidSocket+0x4a>
    }
    else if( pxSocket->ucProtocol != ( uint8_t ) xProtocol )
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	d002      	beq.n	800c1d2 <prvValidSocket+0x46>
    {
        /* Socket has a wrong type (UDP != TCP). */
        xReturn = pdFALSE;
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	617b      	str	r3, [r7, #20]
 800c1d0:	e001      	b.n	800c1d6 <prvValidSocket+0x4a>
    }
    else
    {
        xReturn = pdTRUE;
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800c1d6:	697b      	ldr	r3, [r7, #20]
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	3718      	adds	r7, #24
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	bd80      	pop	{r7, pc}

0800c1e0 <vNetworkSocketsInit>:

/**
 * @brief Initialise the bound TCP/UDP socket lists.
 */
void vNetworkSocketsInit( void )
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	af00      	add	r7, sp, #0
    vListInitialise( &xBoundUDPSocketsList );
 800c1e4:	4803      	ldr	r0, [pc, #12]	@ (800c1f4 <vNetworkSocketsInit+0x14>)
 800c1e6:	f008 fd92 	bl	8014d0e <vListInitialise>

    #if ( ipconfigUSE_TCP == 1 )
    {
        vListInitialise( &xBoundTCPSocketsList );
 800c1ea:	4803      	ldr	r0, [pc, #12]	@ (800c1f8 <vNetworkSocketsInit+0x18>)
 800c1ec:	f008 fd8f 	bl	8014d0e <vListInitialise>
    }
    #endif /* ipconfigUSE_TCP == 1 */
}
 800c1f0:	bf00      	nop
 800c1f2:	bd80      	pop	{r7, pc}
 800c1f4:	200024a0 	.word	0x200024a0
 800c1f8:	200024b4 	.word	0x200024b4

0800c1fc <prvDetermineSocketSize>:
 */
static BaseType_t prvDetermineSocketSize( BaseType_t xDomain,
                                          BaseType_t xType,
                                          BaseType_t xProtocol,
                                          size_t * pxSocketSize )
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b08c      	sub	sp, #48	@ 0x30
 800c200:	af00      	add	r7, sp, #0
 800c202:	60f8      	str	r0, [r7, #12]
 800c204:	60b9      	str	r1, [r7, #8]
 800c206:	607a      	str	r2, [r7, #4]
 800c208:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800c20a:	2301      	movs	r3, #1
 800c20c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FreeRTOS_Socket_t const * pxSocket = NULL;
 800c20e:	2300      	movs	r3, #0
 800c210:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Asserts must not appear before it has been determined that the network
     * task is ready - otherwise the asserts will fail. */
    if( xIPIsNetworkTaskReady() == pdFALSE )
 800c212:	f7fe fc6d 	bl	800aaf0 <xIPIsNetworkTaskReady>
 800c216:	4603      	mov	r3, r0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d102      	bne.n	800c222 <prvDetermineSocketSize+0x26>
    {
        xReturn = pdFAIL;
 800c21c:	2300      	movs	r3, #0
 800c21e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c220:	e089      	b.n	800c336 <prvDetermineSocketSize+0x13a>
    else
    {
        /* Only Ethernet is currently supported. */
        #if ( ( ipconfigUSE_IPv4 != 0 ) && ( ipconfigUSE_IPv6 == 0 ) )
        {
            if( xDomain != FREERTOS_AF_INET )
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	2b02      	cmp	r3, #2
 800c226:	d001      	beq.n	800c22c <prvDetermineSocketSize+0x30>
            {
                xReturn = pdFAIL;
 800c228:	2300      	movs	r3, #0
 800c22a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            configASSERT( xDomain == FREERTOS_AF_INET );
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	2b02      	cmp	r3, #2
 800c230:	d00d      	beq.n	800c24e <prvDetermineSocketSize+0x52>
	__asm volatile
 800c232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c236:	b672      	cpsid	i
 800c238:	f383 8811 	msr	BASEPRI, r3
 800c23c:	f3bf 8f6f 	isb	sy
 800c240:	f3bf 8f4f 	dsb	sy
 800c244:	b662      	cpsie	i
 800c246:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c248:	bf00      	nop
 800c24a:	bf00      	nop
 800c24c:	e7fd      	b.n	800c24a <prvDetermineSocketSize+0x4e>
            configASSERT( ( xDomain == FREERTOS_AF_INET ) || ( xDomain == FREERTOS_AF_INET6 ) );
        }
        #endif /* if ( ( ipconfigUSE_IPv4 != 0 ) && ( ipconfigUSE_IPv6 == 0 ) ) */

        /* Check if the UDP socket-list has been initialised. */
        configASSERT( listLIST_IS_INITIALISED( &xBoundUDPSocketsList ) );
 800c24e:	4b3c      	ldr	r3, [pc, #240]	@ (800c340 <prvDetermineSocketSize+0x144>)
 800c250:	689b      	ldr	r3, [r3, #8]
 800c252:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c256:	d00d      	beq.n	800c274 <prvDetermineSocketSize+0x78>
	__asm volatile
 800c258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c25c:	b672      	cpsid	i
 800c25e:	f383 8811 	msr	BASEPRI, r3
 800c262:	f3bf 8f6f 	isb	sy
 800c266:	f3bf 8f4f 	dsb	sy
 800c26a:	b662      	cpsie	i
 800c26c:	623b      	str	r3, [r7, #32]
}
 800c26e:	bf00      	nop
 800c270:	bf00      	nop
 800c272:	e7fd      	b.n	800c270 <prvDetermineSocketSize+0x74>
        #if ( ipconfigUSE_TCP == 1 )
        {
            /* Check if the TCP socket-list has been initialised. */
            configASSERT( listLIST_IS_INITIALISED( &xBoundTCPSocketsList ) );
 800c274:	4b33      	ldr	r3, [pc, #204]	@ (800c344 <prvDetermineSocketSize+0x148>)
 800c276:	689b      	ldr	r3, [r3, #8]
 800c278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c27c:	d00d      	beq.n	800c29a <prvDetermineSocketSize+0x9e>
	__asm volatile
 800c27e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c282:	b672      	cpsid	i
 800c284:	f383 8811 	msr	BASEPRI, r3
 800c288:	f3bf 8f6f 	isb	sy
 800c28c:	f3bf 8f4f 	dsb	sy
 800c290:	b662      	cpsie	i
 800c292:	61fb      	str	r3, [r7, #28]
}
 800c294:	bf00      	nop
 800c296:	bf00      	nop
 800c298:	e7fd      	b.n	800c296 <prvDetermineSocketSize+0x9a>
        }
        #endif /* ipconfigUSE_TCP == 1 */

        if( xProtocol == FREERTOS_IPPROTO_UDP )
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2b11      	cmp	r3, #17
 800c29e:	d119      	bne.n	800c2d4 <prvDetermineSocketSize+0xd8>
        {
            if( xType != FREERTOS_SOCK_DGRAM )
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	2b02      	cmp	r3, #2
 800c2a4:	d012      	beq.n	800c2cc <prvDetermineSocketSize+0xd0>
            {
                xReturn = pdFAIL;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800c2aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2ac:	2b01      	cmp	r3, #1
 800c2ae:	d00d      	beq.n	800c2cc <prvDetermineSocketSize+0xd0>
	__asm volatile
 800c2b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2b4:	b672      	cpsid	i
 800c2b6:	f383 8811 	msr	BASEPRI, r3
 800c2ba:	f3bf 8f6f 	isb	sy
 800c2be:	f3bf 8f4f 	dsb	sy
 800c2c2:	b662      	cpsie	i
 800c2c4:	61bb      	str	r3, [r7, #24]
}
 800c2c6:	bf00      	nop
 800c2c8:	bf00      	nop
 800c2ca:	e7fd      	b.n	800c2c8 <prvDetermineSocketSize+0xcc>
            }

            /* In case a UDP socket is created, do not allocate space for TCP data. */
            *pxSocketSize = ( sizeof( *pxSocket ) - sizeof( pxSocket->u ) ) + sizeof( pxSocket->u.xUDP );
 800c2cc:	683b      	ldr	r3, [r7, #0]
 800c2ce:	2278      	movs	r2, #120	@ 0x78
 800c2d0:	601a      	str	r2, [r3, #0]
 800c2d2:	e030      	b.n	800c336 <prvDetermineSocketSize+0x13a>
        }

        #if ( ipconfigUSE_TCP == 1 )
            else if( xProtocol == FREERTOS_IPPROTO_TCP )
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2b06      	cmp	r3, #6
 800c2d8:	d11a      	bne.n	800c310 <prvDetermineSocketSize+0x114>
            {
                if( xType != FREERTOS_SOCK_STREAM )
 800c2da:	68bb      	ldr	r3, [r7, #8]
 800c2dc:	2b01      	cmp	r3, #1
 800c2de:	d012      	beq.n	800c306 <prvDetermineSocketSize+0x10a>
                {
                    xReturn = pdFAIL;
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800c2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2e6:	2b01      	cmp	r3, #1
 800c2e8:	d00d      	beq.n	800c306 <prvDetermineSocketSize+0x10a>
	__asm volatile
 800c2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ee:	b672      	cpsid	i
 800c2f0:	f383 8811 	msr	BASEPRI, r3
 800c2f4:	f3bf 8f6f 	isb	sy
 800c2f8:	f3bf 8f4f 	dsb	sy
 800c2fc:	b662      	cpsie	i
 800c2fe:	617b      	str	r3, [r7, #20]
}
 800c300:	bf00      	nop
 800c302:	bf00      	nop
 800c304:	e7fd      	b.n	800c302 <prvDetermineSocketSize+0x106>
                }

                *pxSocketSize = ( sizeof( *pxSocket ) - sizeof( pxSocket->u ) ) + sizeof( pxSocket->u.xTCP );
 800c306:	683b      	ldr	r3, [r7, #0]
 800c308:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800c30c:	601a      	str	r2, [r3, #0]
 800c30e:	e012      	b.n	800c336 <prvDetermineSocketSize+0x13a>
            }
        #endif /* ipconfigUSE_TCP == 1 */
        else
        {
            xReturn = pdFAIL;
 800c310:	2300      	movs	r3, #0
 800c312:	62fb      	str	r3, [r7, #44]	@ 0x2c
            configASSERT( xReturn == pdPASS ); /* LCOV_EXCL_BR_LINE Exclude this line from branch coverage as the not-taken condition will never happen. */
 800c314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c316:	2b01      	cmp	r3, #1
 800c318:	d00d      	beq.n	800c336 <prvDetermineSocketSize+0x13a>
	__asm volatile
 800c31a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c31e:	b672      	cpsid	i
 800c320:	f383 8811 	msr	BASEPRI, r3
 800c324:	f3bf 8f6f 	isb	sy
 800c328:	f3bf 8f4f 	dsb	sy
 800c32c:	b662      	cpsie	i
 800c32e:	613b      	str	r3, [r7, #16]
}
 800c330:	bf00      	nop
 800c332:	bf00      	nop
 800c334:	e7fd      	b.n	800c332 <prvDetermineSocketSize+0x136>
    }

    /* In case configASSERT() is not used */
    ( void ) xDomain;
    ( void ) pxSocket; /* Was only used for sizeof. */
    return xReturn;
 800c336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3730      	adds	r7, #48	@ 0x30
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}
 800c340:	200024a0 	.word	0x200024a0
 800c344:	200024b4 	.word	0x200024b4

0800c348 <prvInitialiseTCPFields>:
 * @param[in] uxSocketSize The calculated size of the socket, only used to
 *                          gather memory usage statistics.
 */
    static void prvInitialiseTCPFields( FreeRTOS_Socket_t * pxSocket,
                                        size_t uxSocketSize )
    {
 800c348:	b580      	push	{r7, lr}
 800c34a:	b082      	sub	sp, #8
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	6039      	str	r1, [r7, #0]
        ( void ) uxSocketSize;
        /* Lint wants at least a comment, in case the macro is empty. */
        iptraceMEM_STATS_CREATE( tcpSOCKET_TCP, pxSocket, uxSocketSize + sizeof( StaticEventGroup_t ) );
        /* StreamSize is expressed in number of bytes */
        /* Round up buffer sizes to nearest multiple of MSS */
        pxSocket->u.xTCP.usMSS = ( uint16_t ) ipconfigTCP_MSS;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 800c358:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
                 * it's unnecessary to check if xSocket->u.xTCP.usMSS is greater than difference. */
                pxSocket->u.xTCP.usMSS = ( uint16_t ) ( pxSocket->u.xTCP.usMSS - usDifference );
            }
        #endif /* ipconfigUSE_IPv6 != 0 */

        pxSocket->u.xTCP.uxRxStreamSize = ( size_t ) ipconfigTCP_RX_BUFFER_LENGTH;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f241 121c 	movw	r2, #4380	@ 0x111c
 800c362:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        pxSocket->u.xTCP.uxTxStreamSize = ( size_t ) FreeRTOS_round_up( ipconfigTCP_TX_BUFFER_LENGTH, ipconfigTCP_MSS );
 800c366:	f240 51b4 	movw	r1, #1460	@ 0x5b4
 800c36a:	f241 101c 	movw	r0, #4380	@ 0x111c
 800c36e:	f7ff fa1a 	bl	800b7a6 <FreeRTOS_round_up>
 800c372:	4602      	mov	r2, r0
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        /* Use half of the buffer size of the TCP windows */
        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            pxSocket->u.xTCP.uxRxWinSize = FreeRTOS_max_size_t( 1U, ( pxSocket->u.xTCP.uxRxStreamSize / 2U ) / ipconfigTCP_MSS );
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c380:	08db      	lsrs	r3, r3, #3
 800c382:	4a10      	ldr	r2, [pc, #64]	@ (800c3c4 <prvInitialiseTCPFields+0x7c>)
 800c384:	fba2 2303 	umull	r2, r3, r2, r3
 800c388:	099b      	lsrs	r3, r3, #6
 800c38a:	4619      	mov	r1, r3
 800c38c:	2001      	movs	r0, #1
 800c38e:	f7ff f949 	bl	800b624 <FreeRTOS_max_size_t>
 800c392:	4602      	mov	r2, r0
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
            pxSocket->u.xTCP.uxTxWinSize = FreeRTOS_max_size_t( 1U, ( pxSocket->u.xTCP.uxTxStreamSize / 2U ) / ipconfigTCP_MSS );
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c3a0:	08db      	lsrs	r3, r3, #3
 800c3a2:	4a08      	ldr	r2, [pc, #32]	@ (800c3c4 <prvInitialiseTCPFields+0x7c>)
 800c3a4:	fba2 2303 	umull	r2, r3, r2, r3
 800c3a8:	099b      	lsrs	r3, r3, #6
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	2001      	movs	r0, #1
 800c3ae:	f7ff f939 	bl	800b624 <FreeRTOS_max_size_t>
 800c3b2:	4602      	mov	r2, r0
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
        #endif

        /* The above values are just defaults, and can be overridden by
         * calling FreeRTOS_setsockopt().  No buffers will be allocated until a
         * socket is connected and data is exchanged. */
    }
 800c3ba:	bf00      	nop
 800c3bc:	3708      	adds	r7, #8
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}
 800c3c2:	bf00      	nop
 800c3c4:	2ce33e6d 	.word	0x2ce33e6d

0800c3c8 <FreeRTOS_socket>:
 *         a parameter error, otherwise a valid socket.
 */
Socket_t FreeRTOS_socket( BaseType_t xDomain,
                          BaseType_t xType,
                          BaseType_t xProtocol )
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b08a      	sub	sp, #40	@ 0x28
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	60f8      	str	r0, [r7, #12]
 800c3d0:	60b9      	str	r1, [r7, #8]
 800c3d2:	607a      	str	r2, [r7, #4]
    FreeRTOS_Socket_t * pxSocket;

/* Note that this value will be over-written by the call to prvDetermineSocketSize. */
    size_t uxSocketSize = 1;
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	613b      	str	r3, [r7, #16]
    EventGroupHandle_t xEventGroup;
    Socket_t xReturn;
    BaseType_t xProtocolCpy = xProtocol;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	623b      	str	r3, [r7, #32]

    configASSERT( ( xDomain == FREERTOS_AF_INET6 ) || ( xDomain == FREERTOS_AF_INET ) );
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	2b0a      	cmp	r3, #10
 800c3e0:	d002      	beq.n	800c3e8 <FreeRTOS_socket+0x20>
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	2b02      	cmp	r3, #2
 800c3e6:	d101      	bne.n	800c3ec <FreeRTOS_socket+0x24>
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	e000      	b.n	800c3ee <FreeRTOS_socket+0x26>
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d10d      	bne.n	800c40e <FreeRTOS_socket+0x46>
	__asm volatile
 800c3f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3f6:	b672      	cpsid	i
 800c3f8:	f383 8811 	msr	BASEPRI, r3
 800c3fc:	f3bf 8f6f 	isb	sy
 800c400:	f3bf 8f4f 	dsb	sy
 800c404:	b662      	cpsie	i
 800c406:	617b      	str	r3, [r7, #20]
}
 800c408:	bf00      	nop
 800c40a:	bf00      	nop
 800c40c:	e7fd      	b.n	800c40a <FreeRTOS_socket+0x42>
         * to passing 0 as defined by POSIX, indicates to the socket layer that it
         * should pick a sensible default protocol based off the given socket type.
         * If we can't, prvDetermineSocketSize will catch it as an invalid
         * type/protocol combo.
         */
        if( xProtocol == FREERTOS_SOCK_DEPENDENT_PROTO )
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d10c      	bne.n	800c42e <FreeRTOS_socket+0x66>
        {
            switch( xType )
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	2b01      	cmp	r3, #1
 800c418:	d005      	beq.n	800c426 <FreeRTOS_socket+0x5e>
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	2b02      	cmp	r3, #2
 800c41e:	d105      	bne.n	800c42c <FreeRTOS_socket+0x64>
            {
                case FREERTOS_SOCK_DGRAM:
                    xProtocolCpy = FREERTOS_IPPROTO_UDP;
 800c420:	2311      	movs	r3, #17
 800c422:	623b      	str	r3, [r7, #32]
                    break;
 800c424:	e003      	b.n	800c42e <FreeRTOS_socket+0x66>

                case FREERTOS_SOCK_STREAM:
                    xProtocolCpy = FREERTOS_IPPROTO_TCP;
 800c426:	2306      	movs	r3, #6
 800c428:	623b      	str	r3, [r7, #32]
                    break;
 800c42a:	e000      	b.n	800c42e <FreeRTOS_socket+0x66>
                default:

                    /* incorrect xType. this will be caught by
                     * prvDetermineSocketSize.
                     */
                    break;
 800c42c:	bf00      	nop
            }
        }

        if( prvDetermineSocketSize( xDomain, xType, xProtocolCpy, &uxSocketSize ) == pdFAIL )
 800c42e:	f107 0310 	add.w	r3, r7, #16
 800c432:	6a3a      	ldr	r2, [r7, #32]
 800c434:	68b9      	ldr	r1, [r7, #8]
 800c436:	68f8      	ldr	r0, [r7, #12]
 800c438:	f7ff fee0 	bl	800c1fc <prvDetermineSocketSize>
 800c43c:	4603      	mov	r3, r0
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d103      	bne.n	800c44a <FreeRTOS_socket+0x82>
        {
            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800c442:	f04f 33ff 	mov.w	r3, #4294967295
 800c446:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800c448:	e05a      	b.n	800c500 <FreeRTOS_socket+0x138>
        * By default it points to the FreeRTOS function 'pvPortMalloc()'. */

        /* MISRA Ref 4.12.1 [Use of dynamic memory]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#directive-412. */
        /* coverity[misra_c_2012_directive_4_12_violation] */
        pxSocket = ( ( FreeRTOS_Socket_t * ) pvPortMallocSocket( uxSocketSize ) );
 800c44a:	693b      	ldr	r3, [r7, #16]
 800c44c:	4618      	mov	r0, r3
 800c44e:	f00b fd83 	bl	8017f58 <pvPortMalloc>
 800c452:	61f8      	str	r0, [r7, #28]

        if( pxSocket == NULL )
 800c454:	69fb      	ldr	r3, [r7, #28]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d103      	bne.n	800c462 <FreeRTOS_socket+0x9a>
        {
            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800c45a:	f04f 33ff 	mov.w	r3, #4294967295
 800c45e:	627b      	str	r3, [r7, #36]	@ 0x24
            iptraceFAILED_TO_CREATE_SOCKET();
            break;
 800c460:	e04e      	b.n	800c500 <FreeRTOS_socket+0x138>
        }

        xEventGroup = xEventGroupCreate();
 800c462:	f008 fa39 	bl	80148d8 <xEventGroupCreate>
 800c466:	61b8      	str	r0, [r7, #24]

        if( xEventGroup == NULL )
 800c468:	69bb      	ldr	r3, [r7, #24]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d106      	bne.n	800c47c <FreeRTOS_socket+0xb4>
        {
            vPortFreeSocket( pxSocket );
 800c46e:	69f8      	ldr	r0, [r7, #28]
 800c470:	f00b fe40 	bl	80180f4 <vPortFree>

            /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
            /* coverity[misra_c_2012_rule_11_4_violation] */
            xReturn = FREERTOS_INVALID_SOCKET;
 800c474:	f04f 33ff 	mov.w	r3, #4294967295
 800c478:	627b      	str	r3, [r7, #36]	@ 0x24
 800c47a:	e041      	b.n	800c500 <FreeRTOS_socket+0x138>
            iptraceFAILED_TO_CREATE_EVENT_GROUP();
        }
        else
        {
            /* Clear the entire space to avoid nulling individual entries. */
            ( void ) memset( pxSocket, 0, uxSocketSize );
 800c47c:	693b      	ldr	r3, [r7, #16]
 800c47e:	461a      	mov	r2, r3
 800c480:	2100      	movs	r1, #0
 800c482:	69f8      	ldr	r0, [r7, #28]
 800c484:	f00c f8f5 	bl	8018672 <memset>

            pxSocket->xEventGroup = xEventGroup;
 800c488:	69fb      	ldr	r3, [r7, #28]
 800c48a:	69ba      	ldr	r2, [r7, #24]
 800c48c:	605a      	str	r2, [r3, #4]

            switch( xDomain ) /* LCOV_EXCL_BR_LINE Exclude this because domain is checked at the begin of this function. */
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	2b02      	cmp	r3, #2
 800c492:	d105      	bne.n	800c4a0 <FreeRTOS_socket+0xd8>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET:
                        pxSocket->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800c494:	69fa      	ldr	r2, [r7, #28]
 800c496:	7a13      	ldrb	r3, [r2, #8]
 800c498:	f023 0301 	bic.w	r3, r3, #1
 800c49c:	7213      	strb	r3, [r2, #8]
                        break;
 800c49e:	e000      	b.n	800c4a2 <FreeRTOS_socket+0xda>

                default: /* LCOV_EXCL_LINE Exclude this because domain is checked at the begin of this function. */
                    FreeRTOS_debug_printf( ( "FreeRTOS_socket: Undefined xDomain \n" ) );

                    /* MISRA 16.4 Compliance */
                    break; /* LCOV_EXCL_LINE Exclude this because domain is checked at the begin of this function. */
 800c4a0:	bf00      	nop
            }

            /* Initialise the socket's members.  The semaphore will be created
             * if the socket is bound to an address, for now the pointer to the
             * semaphore is just set to NULL to show it has not been created. */
            if( xProtocolCpy == FREERTOS_IPPROTO_UDP )
 800c4a2:	6a3b      	ldr	r3, [r7, #32]
 800c4a4:	2b11      	cmp	r3, #17
 800c4a6:	d108      	bne.n	800c4ba <FreeRTOS_socket+0xf2>
            {
                iptraceMEM_STATS_CREATE( tcpSOCKET_UDP, pxSocket, uxSocketSize + sizeof( StaticEventGroup_t ) );

                vListInitialise( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 800c4a8:	69fb      	ldr	r3, [r7, #28]
 800c4aa:	3358      	adds	r3, #88	@ 0x58
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f008 fc2e 	bl	8014d0e <vListInitialise>

                #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                {
                    pxSocket->u.xUDP.uxMaxPackets = ( UBaseType_t ) ipconfigUDP_MAX_RX_PACKETS;
 800c4b2:	69fb      	ldr	r3, [r7, #28]
 800c4b4:	220a      	movs	r2, #10
 800c4b6:	66da      	str	r2, [r3, #108]	@ 0x6c
 800c4b8:	e007      	b.n	800c4ca <FreeRTOS_socket+0x102>
                }
                #endif /* ipconfigUDP_MAX_RX_PACKETS > 0 */
            }

            #if ( ipconfigUSE_TCP == 1 )
                else if( xProtocolCpy == FREERTOS_IPPROTO_TCP ) /* LCOV_EXCL_BR_LINE Exclude else case because protocol is checked in prvDetermineSocketSize */
 800c4ba:	6a3b      	ldr	r3, [r7, #32]
 800c4bc:	2b06      	cmp	r3, #6
 800c4be:	d104      	bne.n	800c4ca <FreeRTOS_socket+0x102>
                {
                    prvInitialiseTCPFields( pxSocket, uxSocketSize );
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	69f8      	ldr	r0, [r7, #28]
 800c4c6:	f7ff ff3f 	bl	800c348 <prvInitialiseTCPFields>
                {
                    /* MISRA wants to see an unconditional else clause. */
                }
            #endif /* ipconfigUSE_TCP == 1 */

            vListInitialiseItem( &( pxSocket->xBoundSocketListItem ) );
 800c4ca:	69fb      	ldr	r3, [r7, #28]
 800c4cc:	330c      	adds	r3, #12
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f008 fc3d 	bl	8014d4e <vListInitialiseItem>
            listSET_LIST_ITEM_OWNER( &( pxSocket->xBoundSocketListItem ), ( void * ) pxSocket );
 800c4d4:	69fb      	ldr	r3, [r7, #28]
 800c4d6:	69fa      	ldr	r2, [r7, #28]
 800c4d8:	619a      	str	r2, [r3, #24]

            pxSocket->xReceiveBlockTime = ipconfigSOCK_DEFAULT_RECEIVE_BLOCK_TIME;
 800c4da:	69fb      	ldr	r3, [r7, #28]
 800c4dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4e0:	621a      	str	r2, [r3, #32]
            pxSocket->xSendBlockTime = ipconfigSOCK_DEFAULT_SEND_BLOCK_TIME;
 800c4e2:	69fb      	ldr	r3, [r7, #28]
 800c4e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4e8:	625a      	str	r2, [r3, #36]	@ 0x24
            pxSocket->ucSocketOptions = ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT;
 800c4ea:	69fb      	ldr	r3, [r7, #28]
 800c4ec:	2202      	movs	r2, #2
 800c4ee:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            pxSocket->ucProtocol = ( uint8_t ) xProtocolCpy; /* protocol: UDP or TCP */
 800c4f2:	6a3b      	ldr	r3, [r7, #32]
 800c4f4:	b2da      	uxtb	r2, r3
 800c4f6:	69fb      	ldr	r3, [r7, #28]
 800c4f8:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

            xReturn = pxSocket;
 800c4fc:	69fb      	ldr	r3, [r7, #28]
 800c4fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    } while( ipFALSE_BOOL );

    return xReturn;
 800c500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c502:	4618      	mov	r0, r3
 800c504:	3728      	adds	r7, #40	@ 0x28
 800c506:	46bd      	mov	sp, r7
 800c508:	bd80      	pop	{r7, pc}

0800c50a <prvRecvFromWaitForPacket>:
 *                              either eSOCKET_INTR or eSOCKET_RECEIVE.
 */
static NetworkBufferDescriptor_t * prvRecvFromWaitForPacket( FreeRTOS_Socket_t const * pxSocket,
                                                             BaseType_t xFlags,
                                                             EventBits_t * pxEventBits )
{
 800c50a:	b580      	push	{r7, lr}
 800c50c:	b08e      	sub	sp, #56	@ 0x38
 800c50e:	af02      	add	r7, sp, #8
 800c510:	60f8      	str	r0, [r7, #12]
 800c512:	60b9      	str	r1, [r7, #8]
 800c514:	607a      	str	r2, [r7, #4]
    BaseType_t xTimed = pdFALSE;
 800c516:	2300      	movs	r3, #0
 800c518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TickType_t xRemainingTime = pxSocket->xReceiveBlockTime;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	6a1b      	ldr	r3, [r3, #32]
 800c51e:	61fb      	str	r3, [r7, #28]
    BaseType_t lPacketCount;
    TimeOut_t xTimeOut;
    EventBits_t xEventBits = ( EventBits_t ) 0;
 800c520:	2300      	movs	r3, #0
 800c522:	627b      	str	r3, [r7, #36]	@ 0x24
    NetworkBufferDescriptor_t * pxNetworkBuffer = NULL;
 800c524:	2300      	movs	r3, #0
 800c526:	623b      	str	r3, [r7, #32]

    lPacketCount = ( BaseType_t ) listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c52c:	62bb      	str	r3, [r7, #40]	@ 0x28

    while( lPacketCount == 0 )
 800c52e:	e02c      	b.n	800c58a <prvRecvFromWaitForPacket+0x80>
    {
        if( xTimed == pdFALSE )
 800c530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c532:	2b00      	cmp	r3, #0
 800c534:	d10e      	bne.n	800c554 <prvRecvFromWaitForPacket+0x4a>
        {
            /* Check to see if the socket is non blocking on the first
             * iteration.  */
            if( xRemainingTime == ( TickType_t ) 0 )
 800c536:	69fb      	ldr	r3, [r7, #28]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d02a      	beq.n	800c592 <prvRecvFromWaitForPacket+0x88>
                }
                #endif /* ipconfigSUPPORT_SIGNALS */
                break;
            }

            if( ( ( ( UBaseType_t ) xFlags ) & ( ( UBaseType_t ) FREERTOS_MSG_DONTWAIT ) ) != 0U )
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	f003 0310 	and.w	r3, r3, #16
 800c542:	2b00      	cmp	r3, #0
 800c544:	d127      	bne.n	800c596 <prvRecvFromWaitForPacket+0x8c>
            {
                break;
            }

            /* To ensure this part only executes once. */
            xTimed = pdTRUE;
 800c546:	2301      	movs	r3, #1
 800c548:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Fetch the current time. */
            vTaskSetTimeOutState( &xTimeOut );
 800c54a:	f107 0314 	add.w	r3, r7, #20
 800c54e:	4618      	mov	r0, r3
 800c550:	f00a f9a0 	bl	8016894 <vTaskSetTimeOutState>
        }

        /* Wait for arrival of data.  While waiting, the IP-task may set the
         * 'eSOCKET_RECEIVE' bit in 'xEventGroup', if it receives data for this
         * socket, thus unblocking this API call. */
        xEventBits = xEventGroupWaitBits( pxSocket->xEventGroup, ( ( EventBits_t ) eSOCKET_RECEIVE ) | ( ( EventBits_t ) eSOCKET_INTR ),
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	6858      	ldr	r0, [r3, #4]
 800c558:	69fb      	ldr	r3, [r7, #28]
 800c55a:	9300      	str	r3, [sp, #0]
 800c55c:	2300      	movs	r3, #0
 800c55e:	2201      	movs	r2, #1
 800c560:	2141      	movs	r1, #65	@ 0x41
 800c562:	f008 f9d3 	bl	801490c <xEventGroupWaitBits>
 800c566:	6278      	str	r0, [r7, #36]	@ 0x24
        {
            ( void ) xEventBits;
        }
        #endif /* ipconfigSUPPORT_SIGNALS */

        lPacketCount = ( BaseType_t ) listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) );
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c56c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if( lPacketCount != 0 )
 800c56e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c570:	2b00      	cmp	r3, #0
 800c572:	d112      	bne.n	800c59a <prvRecvFromWaitForPacket+0x90>
        {
            break;
        }

        /* Has the timeout been reached ? */
        if( xTaskCheckForTimeOut( &xTimeOut, &xRemainingTime ) != pdFALSE )
 800c574:	f107 021c 	add.w	r2, r7, #28
 800c578:	f107 0314 	add.w	r3, r7, #20
 800c57c:	4611      	mov	r1, r2
 800c57e:	4618      	mov	r0, r3
 800c580:	f00a f9c8 	bl	8016914 <xTaskCheckForTimeOut>
 800c584:	4603      	mov	r3, r0
 800c586:	2b00      	cmp	r3, #0
 800c588:	d109      	bne.n	800c59e <prvRecvFromWaitForPacket+0x94>
    while( lPacketCount == 0 )
 800c58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d0cf      	beq.n	800c530 <prvRecvFromWaitForPacket+0x26>
 800c590:	e006      	b.n	800c5a0 <prvRecvFromWaitForPacket+0x96>
                break;
 800c592:	bf00      	nop
 800c594:	e004      	b.n	800c5a0 <prvRecvFromWaitForPacket+0x96>
                break;
 800c596:	bf00      	nop
 800c598:	e002      	b.n	800c5a0 <prvRecvFromWaitForPacket+0x96>
            break;
 800c59a:	bf00      	nop
 800c59c:	e000      	b.n	800c5a0 <prvRecvFromWaitForPacket+0x96>
        {
            break;
 800c59e:	bf00      	nop
        }
    } /* while( lPacketCount == 0 ) */

    if( lPacketCount > 0 )
 800c5a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	dd10      	ble.n	800c5c8 <prvRecvFromWaitForPacket+0xbe>
    {
        vTaskSuspendAll();
 800c5a6:	f009 fe2d 	bl	8016204 <vTaskSuspendAll>
        {
            /* The owner of the list item is the network buffer. */
            pxNetworkBuffer = ( ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) );
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5ae:	68db      	ldr	r3, [r3, #12]
 800c5b0:	623b      	str	r3, [r7, #32]

            if( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_MSG_PEEK ) == 0U )
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	f003 0304 	and.w	r3, r3, #4
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d103      	bne.n	800c5c4 <prvRecvFromWaitForPacket+0xba>
            {
                /* Remove the network buffer from the list of buffers waiting to
                 * be processed by the socket. */
                ( void ) uxListRemove( &( pxNetworkBuffer->xBufferListItem ) );
 800c5bc:	6a3b      	ldr	r3, [r7, #32]
 800c5be:	4618      	mov	r0, r3
 800c5c0:	f008 fc2f 	bl	8014e22 <uxListRemove>
            }
        }
        ( void ) xTaskResumeAll();
 800c5c4:	f009 fe2c 	bl	8016220 <xTaskResumeAll>
    }

    *pxEventBits = xEventBits;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5cc:	601a      	str	r2, [r3, #0]

    return pxNetworkBuffer;
 800c5ce:	6a3b      	ldr	r3, [r7, #32]
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3730      	adds	r7, #48	@ 0x30
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}

0800c5d8 <prvRecvFrom_CopyPacket>:
static int32_t prvRecvFrom_CopyPacket( uint8_t * pucEthernetBuffer,
                                       void * pvBuffer,
                                       size_t uxBufferLength,
                                       BaseType_t xFlags,
                                       int32_t lDataLength )
{
 800c5d8:	b580      	push	{r7, lr}
 800c5da:	b086      	sub	sp, #24
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	60f8      	str	r0, [r7, #12]
 800c5e0:	60b9      	str	r1, [r7, #8]
 800c5e2:	607a      	str	r2, [r7, #4]
 800c5e4:	603b      	str	r3, [r7, #0]
    int32_t lReturn = lDataLength;
 800c5e6:	6a3b      	ldr	r3, [r7, #32]
 800c5e8:	617b      	str	r3, [r7, #20]
    const void * pvCopySource;

    if( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_ZERO_COPY ) == 0U )
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	f003 0301 	and.w	r3, r3, #1
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d10e      	bne.n	800c612 <prvRecvFrom_CopyPacket+0x3a>
    {
        /* The zero copy flag is not set.  Truncate the length if it won't
         * fit in the provided buffer. */
        if( lReturn > ( int32_t ) uxBufferLength )
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	697a      	ldr	r2, [r7, #20]
 800c5f8:	429a      	cmp	r2, r3
 800c5fa:	dd01      	ble.n	800c600 <prvRecvFrom_CopyPacket+0x28>
        {
            iptraceRECVFROM_DISCARDING_BYTES( ( uxBufferLength - lReturn ) );
            lReturn = ( int32_t ) uxBufferLength;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	617b      	str	r3, [r7, #20]
        }

        /* Copy the received data into the provided buffer, then release the
         * network buffer. */
        pvCopySource = ( const void * ) pucEthernetBuffer;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	613b      	str	r3, [r7, #16]
        ( void ) memcpy( pvBuffer, pvCopySource, ( size_t ) lReturn );
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	461a      	mov	r2, r3
 800c608:	6939      	ldr	r1, [r7, #16]
 800c60a:	68b8      	ldr	r0, [r7, #8]
 800c60c:	f00c f90b 	bl	8018826 <memcpy>
 800c610:	e002      	b.n	800c618 <prvRecvFrom_CopyPacket+0x40>
    {
        /* The zero copy flag was set.  pvBuffer is not a buffer into which
         * the received data can be copied, but a pointer that must be set to
         * point to the buffer in which the received data has already been
         * placed. */
        *( ( void ** ) pvBuffer ) = ( void * ) pucEthernetBuffer;
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	68fa      	ldr	r2, [r7, #12]
 800c616:	601a      	str	r2, [r3, #0]
    }

    return lReturn;
 800c618:	697b      	ldr	r3, [r7, #20]
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3718      	adds	r7, #24
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}

0800c622 <FreeRTOS_recvfrom>:
                           void * pvBuffer,
                           size_t uxBufferLength,
                           BaseType_t xFlags,
                           struct freertos_sockaddr * pxSourceAddress,
                           socklen_t * pxSourceAddressLength )
{
 800c622:	b580      	push	{r7, lr}
 800c624:	b08e      	sub	sp, #56	@ 0x38
 800c626:	af02      	add	r7, sp, #8
 800c628:	60f8      	str	r0, [r7, #12]
 800c62a:	60b9      	str	r1, [r7, #8]
 800c62c:	607a      	str	r2, [r7, #4]
 800c62e:	603b      	str	r3, [r7, #0]
    NetworkBufferDescriptor_t * pxNetworkBuffer;
    FreeRTOS_Socket_t const * pxSocket = xSocket;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t lReturn = 0;
 800c634:	2300      	movs	r3, #0
 800c636:	62fb      	str	r3, [r7, #44]	@ 0x2c
    EventBits_t xEventBits = ( EventBits_t ) 0;
 800c638:	2300      	movs	r3, #0
 800c63a:	617b      	str	r3, [r7, #20]
    size_t uxPayloadOffset = 0;
 800c63c:	2300      	movs	r3, #0
 800c63e:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t uxPayloadLength;
    socklen_t xAddressLength;

    if( prvValidSocket( pxSocket, FREERTOS_IPPROTO_UDP, pdTRUE ) == pdFALSE )
 800c640:	2201      	movs	r2, #1
 800c642:	2111      	movs	r1, #17
 800c644:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c646:	f7ff fda1 	bl	800c18c <prvValidSocket>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d103      	bne.n	800c658 <FreeRTOS_recvfrom+0x36>
    {
        lReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c650:	f06f 0315 	mvn.w	r3, #21
 800c654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c656:	e049      	b.n	800c6ec <FreeRTOS_recvfrom+0xca>
    {
        /* The function prototype is designed to maintain the expected Berkeley
         * sockets standard, but this implementation does not use all the parameters. */
        ( void ) pxSourceAddressLength;

        pxNetworkBuffer = prvRecvFromWaitForPacket( pxSocket, xFlags, &( xEventBits ) );
 800c658:	f107 0314 	add.w	r3, r7, #20
 800c65c:	461a      	mov	r2, r3
 800c65e:	6839      	ldr	r1, [r7, #0]
 800c660:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c662:	f7ff ff52 	bl	800c50a <prvRecvFromWaitForPacket>
 800c666:	6238      	str	r0, [r7, #32]

        if( pxNetworkBuffer != NULL )
 800c668:	6a3b      	ldr	r3, [r7, #32]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d03b      	beq.n	800c6e6 <FreeRTOS_recvfrom+0xc4>
        {
            do
            {
                switch( uxIPHeaderSizePacket( pxNetworkBuffer ) )
 800c66e:	6a38      	ldr	r0, [r7, #32]
 800c670:	f7fe fa90 	bl	800ab94 <uxIPHeaderSizePacket>
 800c674:	4603      	mov	r3, r0
 800c676:	2b14      	cmp	r3, #20
 800c678:	d105      	bne.n	800c686 <FreeRTOS_recvfrom+0x64>
                {
                    #if ( ipconfigUSE_IPv4 != 0 )
                        case ipSIZE_OF_IPv4_HEADER:
                            uxPayloadOffset = xRecv_Update_IPv4( pxNetworkBuffer, pxSourceAddress );
 800c67a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c67c:	6a38      	ldr	r0, [r7, #32]
 800c67e:	f7ff fb8b 	bl	800bd98 <xRecv_Update_IPv4>
 800c682:	62b8      	str	r0, [r7, #40]	@ 0x28
                            break;
 800c684:	e003      	b.n	800c68e <FreeRTOS_recvfrom+0x6c>
                            break;
                    #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                    default:
                        /* MISRA 16.4 Compliance */
                        lReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c686:	f06f 0315 	mvn.w	r3, #21
 800c68a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        break;
 800c68c:	bf00      	nop
                }

                if( lReturn < 0 )
 800c68e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c690:	2b00      	cmp	r3, #0
 800c692:	db1b      	blt.n	800c6cc <FreeRTOS_recvfrom+0xaa>
                {
                    break;
                }

                xAddressLength = sizeof( struct freertos_sockaddr );
 800c694:	2318      	movs	r3, #24
 800c696:	61fb      	str	r3, [r7, #28]

                if( pxSourceAddressLength != NULL )
 800c698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d002      	beq.n	800c6a4 <FreeRTOS_recvfrom+0x82>
                {
                    *pxSourceAddressLength = xAddressLength;
 800c69e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6a0:	69fa      	ldr	r2, [r7, #28]
 800c6a2:	601a      	str	r2, [r3, #0]

                /* The returned value is the length of the payload data, which is
                 * calculated at the total packet size minus the headers.
                 * The validity of `xDataLength` prvProcessIPPacket has been confirmed
                 * in 'prvProcessIPPacket()'. */
                uxPayloadLength = pxNetworkBuffer->xDataLength - uxPayloadOffset;
 800c6a4:	6a3b      	ldr	r3, [r7, #32]
 800c6a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6aa:	1ad3      	subs	r3, r2, r3
 800c6ac:	61bb      	str	r3, [r7, #24]
                lReturn = ( int32_t ) uxPayloadLength;
 800c6ae:	69bb      	ldr	r3, [r7, #24]
 800c6b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

                lReturn = prvRecvFrom_CopyPacket( &( pxNetworkBuffer->pucEthernetBuffer[ uxPayloadOffset ] ), pvBuffer, uxBufferLength, xFlags, lReturn );
 800c6b2:	6a3b      	ldr	r3, [r7, #32]
 800c6b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c6b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6b8:	18d0      	adds	r0, r2, r3
 800c6ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6bc:	9300      	str	r3, [sp, #0]
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	687a      	ldr	r2, [r7, #4]
 800c6c2:	68b9      	ldr	r1, [r7, #8]
 800c6c4:	f7ff ff88 	bl	800c5d8 <prvRecvFrom_CopyPacket>
 800c6c8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800c6ca:	e000      	b.n	800c6ce <FreeRTOS_recvfrom+0xac>
                    break;
 800c6cc:	bf00      	nop
            } while( ipFALSE_BOOL );

            if( ( ( ( UBaseType_t ) xFlags & ( ( ( UBaseType_t ) FREERTOS_MSG_PEEK ) | ( ( UBaseType_t ) FREERTOS_ZERO_COPY ) ) ) == 0U ) ||
 800c6ce:	683b      	ldr	r3, [r7, #0]
 800c6d0:	f003 0305 	and.w	r3, r3, #5
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d002      	beq.n	800c6de <FreeRTOS_recvfrom+0xbc>
 800c6d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	da06      	bge.n	800c6ec <FreeRTOS_recvfrom+0xca>
                ( lReturn < 0 ) )
            {
                vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800c6de:	6a38      	ldr	r0, [r7, #32]
 800c6e0:	f006 f89c 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
 800c6e4:	e002      	b.n	800c6ec <FreeRTOS_recvfrom+0xca>
                iptraceRECVFROM_INTERRUPTED();
            }
        #endif /* ipconfigSUPPORT_SIGNALS */
        else
        {
            lReturn = -pdFREERTOS_ERRNO_EWOULDBLOCK;
 800c6e6:	f06f 030a 	mvn.w	r3, #10
 800c6ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
            iptraceRECVFROM_TIMEOUT();
        }
    }

    return lReturn;
 800c6ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	3730      	adds	r7, #48	@ 0x30
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	bd80      	pop	{r7, pc}

0800c6f6 <prvMakeSureSocketIsBound>:
 * @param[in] pxSocket The socket that must be bound to a port number.
 * @return Returns pdTRUE if the socket was already bound, or if the
 *         socket has been bound successfully.
 */
static BaseType_t prvMakeSureSocketIsBound( FreeRTOS_Socket_t * pxSocket )
{
 800c6f6:	b580      	push	{r7, lr}
 800c6f8:	b084      	sub	sp, #16
 800c6fa:	af00      	add	r7, sp, #0
 800c6fc:	6078      	str	r0, [r7, #4]
    /* Check if this is a valid UDP socket, does not have to be bound yet. */
    BaseType_t xReturn = prvValidSocket( pxSocket, FREERTOS_IPPROTO_UDP, pdFALSE );
 800c6fe:	2200      	movs	r2, #0
 800c700:	2111      	movs	r1, #17
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f7ff fd42 	bl	800c18c <prvValidSocket>
 800c708:	60f8      	str	r0, [r7, #12]

    if( ( xReturn == pdTRUE ) && ( !socketSOCKET_IS_BOUND( pxSocket ) ) )
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	2b01      	cmp	r3, #1
 800c70e:	d10d      	bne.n	800c72c <prvMakeSureSocketIsBound+0x36>
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	69db      	ldr	r3, [r3, #28]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d109      	bne.n	800c72c <prvMakeSureSocketIsBound+0x36>
    {
        /* The socket is valid but it is not yet bound. */
        if( FreeRTOS_bind( pxSocket, NULL, 0U ) != 0 )
 800c718:	2200      	movs	r2, #0
 800c71a:	2100      	movs	r1, #0
 800c71c:	6878      	ldr	r0, [r7, #4]
 800c71e:	f000 f915 	bl	800c94c <FreeRTOS_bind>
 800c722:	4603      	mov	r3, r0
 800c724:	2b00      	cmp	r3, #0
 800c726:	d001      	beq.n	800c72c <prvMakeSureSocketIsBound+0x36>
        {
            /* The socket was not yet bound, and binding it has failed. */
            xReturn = pdFALSE;
 800c728:	2300      	movs	r3, #0
 800c72a:	60fb      	str	r3, [r7, #12]
        }
    }

    return xReturn;
 800c72c:	68fb      	ldr	r3, [r7, #12]
}
 800c72e:	4618      	mov	r0, r3
 800c730:	3710      	adds	r7, #16
 800c732:	46bd      	mov	sp, r7
 800c734:	bd80      	pop	{r7, pc}

0800c736 <prvSendUDPPacket>:
                                 size_t uxTotalDataLength,
                                 BaseType_t xFlags,
                                 const struct freertos_sockaddr * pxDestinationAddress,
                                 TickType_t xTicksToWait,
                                 size_t uxPayloadOffset )
{
 800c736:	b580      	push	{r7, lr}
 800c738:	b088      	sub	sp, #32
 800c73a:	af00      	add	r7, sp, #0
 800c73c:	60f8      	str	r0, [r7, #12]
 800c73e:	60b9      	str	r1, [r7, #8]
 800c740:	607a      	str	r2, [r7, #4]
 800c742:	603b      	str	r3, [r7, #0]
    int32_t lReturn = 0;
 800c744:	2300      	movs	r3, #0
 800c746:	61fb      	str	r3, [r7, #28]
    IPStackEvent_t xStackTxEvent = { eStackTxEvent, NULL };
 800c748:	2305      	movs	r3, #5
 800c74a:	753b      	strb	r3, [r7, #20]
 800c74c:	2300      	movs	r3, #0
 800c74e:	61bb      	str	r3, [r7, #24]

    switch( pxDestinationAddress->sin_family ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is checked before calling. */
 800c750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c752:	785b      	ldrb	r3, [r3, #1]
 800c754:	2b02      	cmp	r3, #2
 800c756:	d104      	bne.n	800c762 <prvSendUDPPacket+0x2c>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            case FREERTOS_AF_INET4:
                ( void ) xSend_UDP_Update_IPv4( pxNetworkBuffer, pxDestinationAddress );
 800c758:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c75a:	68b8      	ldr	r0, [r7, #8]
 800c75c:	f7ff fafc 	bl	800bd58 <xSend_UDP_Update_IPv4>
                break;
 800c760:	e000      	b.n	800c764 <prvSendUDPPacket+0x2e>
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        default:   /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
            /* MISRA 16.4 Compliance */
            break; /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
 800c762:	bf00      	nop
    }

    pxNetworkBuffer->xDataLength = uxTotalDataLength + uxPayloadOffset;
 800c764:	687a      	ldr	r2, [r7, #4]
 800c766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c768:	441a      	add	r2, r3
 800c76a:	68bb      	ldr	r3, [r7, #8]
 800c76c:	629a      	str	r2, [r3, #40]	@ 0x28
    pxNetworkBuffer->usPort = pxDestinationAddress->sin_port;
 800c76e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c770:	885a      	ldrh	r2, [r3, #2]
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	869a      	strh	r2, [r3, #52]	@ 0x34
    pxNetworkBuffer->usBoundPort = ( uint16_t ) socketGET_SOCKET_PORT( pxSocket );
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	68db      	ldr	r3, [r3, #12]
 800c77a:	b29a      	uxth	r2, r3
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	86da      	strh	r2, [r3, #54]	@ 0x36

    /* The socket options are passed to the IP layer in the
     * space that will eventually get used by the Ethernet header. */
    pxNetworkBuffer->pucEthernetBuffer[ ipSOCKET_OPTIONS_OFFSET ] = pxSocket->ucSocketOptions;
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c784:	3306      	adds	r3, #6
 800c786:	68fa      	ldr	r2, [r7, #12]
 800c788:	f892 203a 	ldrb.w	r2, [r2, #58]	@ 0x3a
 800c78c:	701a      	strb	r2, [r3, #0]

    /* Tell the networking task that the packet needs sending. */
    xStackTxEvent.pvData = pxNetworkBuffer;
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	61bb      	str	r3, [r7, #24]

    /* Ask the IP-task to send this packet */
    if( xSendEventStructToIPTask( &xStackTxEvent, xTicksToWait ) == pdPASS )
 800c792:	f107 0314 	add.w	r3, r7, #20
 800c796:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c798:	4618      	mov	r0, r3
 800c79a:	f7fd fe6f 	bl	800a47c <xSendEventStructToIPTask>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	2b01      	cmp	r3, #1
 800c7a2:	d107      	bne.n	800c7b4 <prvSendUDPPacket+0x7e>
    {
        /* The packet was successfully sent to the IP task. */
        lReturn = ( int32_t ) uxTotalDataLength;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	61fb      	str	r3, [r7, #28]
        #if ( ipconfigUSE_CALLBACKS == 1 )
        {
            if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xUDP.pxHandleSent ) )
            {
                pxSocket->u.xUDP.pxHandleSent( ( FreeRTOS_Socket_t * ) pxSocket, uxTotalDataLength );
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7ac:	6879      	ldr	r1, [r7, #4]
 800c7ae:	68f8      	ldr	r0, [r7, #12]
 800c7b0:	4798      	blx	r3
 800c7b2:	e007      	b.n	800c7c4 <prvSendUDPPacket+0x8e>
    }
    else
    {
        /* If the buffer was allocated in this function, release
         * it. */
        if( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_ZERO_COPY ) == 0U )
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	f003 0301 	and.w	r3, r3, #1
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d102      	bne.n	800c7c4 <prvSendUDPPacket+0x8e>
        {
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800c7be:	68b8      	ldr	r0, [r7, #8]
 800c7c0:	f006 f82c 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
        }

        iptraceSTACK_TX_EVENT_LOST( ipSTACK_TX_EVENT );
    }

    return lReturn;
 800c7c4:	69fb      	ldr	r3, [r7, #28]
}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	3720      	adds	r7, #32
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	bd80      	pop	{r7, pc}

0800c7ce <prvSendTo_ActualSend>:
                                     const void * pvBuffer,
                                     size_t uxTotalDataLength,
                                     BaseType_t xFlags,
                                     const struct freertos_sockaddr * pxDestinationAddress,
                                     size_t uxPayloadOffset )
{
 800c7ce:	b580      	push	{r7, lr}
 800c7d0:	b08e      	sub	sp, #56	@ 0x38
 800c7d2:	af04      	add	r7, sp, #16
 800c7d4:	60f8      	str	r0, [r7, #12]
 800c7d6:	60b9      	str	r1, [r7, #8]
 800c7d8:	607a      	str	r2, [r7, #4]
 800c7da:	603b      	str	r3, [r7, #0]
    int32_t lReturn = 0;
 800c7dc:	2300      	movs	r3, #0
 800c7de:	627b      	str	r3, [r7, #36]	@ 0x24
    TickType_t xTicksToWait = pxSocket->xSendBlockTime;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7e4:	61bb      	str	r3, [r7, #24]
    TimeOut_t xTimeOut;
    NetworkBufferDescriptor_t * pxNetworkBuffer;

    if( ( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_MSG_DONTWAIT ) != 0U ) ||
 800c7e6:	683b      	ldr	r3, [r7, #0]
 800c7e8:	f003 0310 	and.w	r3, r3, #16
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d104      	bne.n	800c7fa <prvSendTo_ActualSend+0x2c>
        ( xIsCallingFromIPTask() != pdFALSE ) )
 800c7f0:	f7fe fd95 	bl	800b31e <xIsCallingFromIPTask>
 800c7f4:	4603      	mov	r3, r0
    if( ( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_MSG_DONTWAIT ) != 0U ) ||
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d001      	beq.n	800c7fe <prvSendTo_ActualSend+0x30>
    {
        /* The caller wants a non-blocking operation. When called by the IP-task,
         * the operation should always be non-blocking. */
        xTicksToWait = ( TickType_t ) 0U;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	61bb      	str	r3, [r7, #24]
    }

    if( ( ( UBaseType_t ) xFlags & ( UBaseType_t ) FREERTOS_ZERO_COPY ) == 0U )
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	f003 0301 	and.w	r3, r3, #1
 800c804:	2b00      	cmp	r3, #0
 800c806:	d128      	bne.n	800c85a <prvSendTo_ActualSend+0x8c>
    {
        /* Zero copy is not set, so obtain a network buffer into
         * which the payload will be copied. */
        vTaskSetTimeOutState( &xTimeOut );
 800c808:	f107 0310 	add.w	r3, r7, #16
 800c80c:	4618      	mov	r0, r3
 800c80e:	f00a f841 	bl	8016894 <vTaskSetTimeOutState>

        /* Block until a buffer becomes available, or until a
         * timeout has been reached */
        pxNetworkBuffer = pxGetNetworkBufferWithDescriptor( uxPayloadOffset + uxTotalDataLength, xTicksToWait );
 800c812:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	4413      	add	r3, r2
 800c818:	69ba      	ldr	r2, [r7, #24]
 800c81a:	4611      	mov	r1, r2
 800c81c:	4618      	mov	r0, r3
 800c81e:	f005 ff51 	bl	80126c4 <pxGetNetworkBufferWithDescriptor>
 800c822:	6238      	str	r0, [r7, #32]

        if( pxNetworkBuffer != NULL )
 800c824:	6a3b      	ldr	r3, [r7, #32]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d01b      	beq.n	800c862 <prvSendTo_ActualSend+0x94>
        {
            void * pvCopyDest = ( void * ) &( pxNetworkBuffer->pucEthernetBuffer[ uxPayloadOffset ] );
 800c82a:	6a3b      	ldr	r3, [r7, #32]
 800c82c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c82e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c830:	4413      	add	r3, r2
 800c832:	61fb      	str	r3, [r7, #28]
            ( void ) memcpy( pvCopyDest, pvBuffer, uxTotalDataLength );
 800c834:	687a      	ldr	r2, [r7, #4]
 800c836:	68b9      	ldr	r1, [r7, #8]
 800c838:	69f8      	ldr	r0, [r7, #28]
 800c83a:	f00b fff4 	bl	8018826 <memcpy>

            if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdTRUE )
 800c83e:	f107 0218 	add.w	r2, r7, #24
 800c842:	f107 0310 	add.w	r3, r7, #16
 800c846:	4611      	mov	r1, r2
 800c848:	4618      	mov	r0, r3
 800c84a:	f00a f863 	bl	8016914 <xTaskCheckForTimeOut>
 800c84e:	4603      	mov	r3, r0
 800c850:	2b01      	cmp	r3, #1
 800c852:	d106      	bne.n	800c862 <prvSendTo_ActualSend+0x94>
            {
                /* The entire block time has been used up. */
                xTicksToWait = ( TickType_t ) 0;
 800c854:	2300      	movs	r3, #0
 800c856:	61bb      	str	r3, [r7, #24]
 800c858:	e003      	b.n	800c862 <prvSendTo_ActualSend+0x94>
    else
    {
        /* When zero copy is used, pvBuffer is a pointer to the
         * payload of a buffer that has already been obtained from the
         * stack.  Obtain the network buffer pointer from the buffer. */
        pxNetworkBuffer = pxUDPPayloadBuffer_to_NetworkBuffer( pvBuffer );
 800c85a:	68b8      	ldr	r0, [r7, #8]
 800c85c:	f7fe fd1b 	bl	800b296 <pxUDPPayloadBuffer_to_NetworkBuffer>
 800c860:	6238      	str	r0, [r7, #32]
    }

    if( pxNetworkBuffer != NULL )
 800c862:	6a3b      	ldr	r3, [r7, #32]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d010      	beq.n	800c88a <prvSendTo_ActualSend+0xbc>
    {
        pxNetworkBuffer->pxEndPoint = pxSocket->pxEndPoint;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c86c:	6a3b      	ldr	r3, [r7, #32]
 800c86e:	631a      	str	r2, [r3, #48]	@ 0x30
        lReturn = prvSendUDPPacket( pxSocket,
 800c870:	69bb      	ldr	r3, [r7, #24]
 800c872:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c874:	9202      	str	r2, [sp, #8]
 800c876:	9301      	str	r3, [sp, #4]
 800c878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c87a:	9300      	str	r3, [sp, #0]
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	687a      	ldr	r2, [r7, #4]
 800c880:	6a39      	ldr	r1, [r7, #32]
 800c882:	68f8      	ldr	r0, [r7, #12]
 800c884:	f7ff ff57 	bl	800c736 <prvSendUDPPacket>
 800c888:	6278      	str	r0, [r7, #36]	@ 0x24
         * number of transmitted bytes, so the calling function knows
         * how  much data was actually sent. */
        iptraceNO_BUFFER_FOR_SENDTO();
    }

    return lReturn;
 800c88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	3728      	adds	r7, #40	@ 0x28
 800c890:	46bd      	mov	sp, r7
 800c892:	bd80      	pop	{r7, pc}

0800c894 <FreeRTOS_sendto>:
                         const void * pvBuffer,
                         size_t uxTotalDataLength,
                         BaseType_t xFlags,
                         const struct freertos_sockaddr * pxDestinationAddress,
                         socklen_t xDestinationAddressLength )
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b08c      	sub	sp, #48	@ 0x30
 800c898:	af02      	add	r7, sp, #8
 800c89a:	60f8      	str	r0, [r7, #12]
 800c89c:	60b9      	str	r1, [r7, #8]
 800c89e:	607a      	str	r2, [r7, #4]
 800c8a0:	603b      	str	r3, [r7, #0]
    int32_t lReturn = 0;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	627b      	str	r3, [r7, #36]	@ 0x24
    FreeRTOS_Socket_t * pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	61bb      	str	r3, [r7, #24]
    size_t uxMaxPayloadLength = 0;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	623b      	str	r3, [r7, #32]
    size_t uxPayloadOffset = 0;
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	61fb      	str	r3, [r7, #28]

    /* The function prototype is designed to maintain the expected Berkeley
     * sockets standard, but this implementation does not use all the
     * parameters. */
    ( void ) xDestinationAddressLength;
    configASSERT( pxDestinationAddress != NULL );
 800c8b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d10d      	bne.n	800c8d4 <FreeRTOS_sendto+0x40>
	__asm volatile
 800c8b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8bc:	b672      	cpsid	i
 800c8be:	f383 8811 	msr	BASEPRI, r3
 800c8c2:	f3bf 8f6f 	isb	sy
 800c8c6:	f3bf 8f4f 	dsb	sy
 800c8ca:	b662      	cpsie	i
 800c8cc:	617b      	str	r3, [r7, #20]
}
 800c8ce:	bf00      	nop
 800c8d0:	bf00      	nop
 800c8d2:	e7fd      	b.n	800c8d0 <FreeRTOS_sendto+0x3c>
    configASSERT( pvBuffer != NULL );
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d10d      	bne.n	800c8f6 <FreeRTOS_sendto+0x62>
	__asm volatile
 800c8da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8de:	b672      	cpsid	i
 800c8e0:	f383 8811 	msr	BASEPRI, r3
 800c8e4:	f3bf 8f6f 	isb	sy
 800c8e8:	f3bf 8f4f 	dsb	sy
 800c8ec:	b662      	cpsie	i
 800c8ee:	613b      	str	r3, [r7, #16]
}
 800c8f0:	bf00      	nop
 800c8f2:	bf00      	nop
 800c8f4:	e7fd      	b.n	800c8f2 <FreeRTOS_sendto+0x5e>

    switch( pxDestinationAddress->sin_family )
 800c8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8f8:	785b      	ldrb	r3, [r3, #1]
 800c8fa:	2b02      	cmp	r3, #2
 800c8fc:	d105      	bne.n	800c90a <FreeRTOS_sendto+0x76>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            case FREERTOS_AF_INET4:
                uxMaxPayloadLength = ipconfigNETWORK_MTU - ( ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_UDP_HEADER );
 800c8fe:	f44f 63b8 	mov.w	r3, #1472	@ 0x5c0
 800c902:	623b      	str	r3, [r7, #32]
                uxPayloadOffset = ipSIZE_OF_ETH_HEADER + ipSIZE_OF_IPv4_HEADER + ipSIZE_OF_UDP_HEADER;
 800c904:	232a      	movs	r3, #42	@ 0x2a
 800c906:	61fb      	str	r3, [r7, #28]
                break;
 800c908:	e003      	b.n	800c912 <FreeRTOS_sendto+0x7e>
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */

        default:
            FreeRTOS_debug_printf( ( "FreeRTOS_sendto: Undefined sin_family \n" ) );
            lReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c90a:	f06f 0315 	mvn.w	r3, #21
 800c90e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800c910:	bf00      	nop
    }

    if( lReturn == 0 )
 800c912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c914:	2b00      	cmp	r3, #0
 800c916:	d114      	bne.n	800c942 <FreeRTOS_sendto+0xae>
    {
        if( uxTotalDataLength <= ( size_t ) uxMaxPayloadLength )
 800c918:	687a      	ldr	r2, [r7, #4]
 800c91a:	6a3b      	ldr	r3, [r7, #32]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d810      	bhi.n	800c942 <FreeRTOS_sendto+0xae>
        {
            /* If the socket is not already bound to an address, bind it now.
             * Passing NULL as the address parameter tells FreeRTOS_bind() to select
             * the address to bind to. */
            if( prvMakeSureSocketIsBound( pxSocket ) == pdTRUE )
 800c920:	69b8      	ldr	r0, [r7, #24]
 800c922:	f7ff fee8 	bl	800c6f6 <prvMakeSureSocketIsBound>
 800c926:	4603      	mov	r3, r0
 800c928:	2b01      	cmp	r3, #1
 800c92a:	d10a      	bne.n	800c942 <FreeRTOS_sendto+0xae>
            {
                lReturn = prvSendTo_ActualSend( pxSocket, pvBuffer, uxTotalDataLength, xFlags, pxDestinationAddress, uxPayloadOffset );
 800c92c:	69fb      	ldr	r3, [r7, #28]
 800c92e:	9301      	str	r3, [sp, #4]
 800c930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c932:	9300      	str	r3, [sp, #0]
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	687a      	ldr	r2, [r7, #4]
 800c938:	68b9      	ldr	r1, [r7, #8]
 800c93a:	69b8      	ldr	r0, [r7, #24]
 800c93c:	f7ff ff47 	bl	800c7ce <prvSendTo_ActualSend>
 800c940:	6278      	str	r0, [r7, #36]	@ 0x24
            /* The data is longer than the available buffer space. */
            iptraceSENDTO_DATA_TOO_LONG();
        }
    }

    return lReturn;
 800c942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
} /* Tested */
 800c944:	4618      	mov	r0, r3
 800c946:	3728      	adds	r7, #40	@ 0x28
 800c948:	46bd      	mov	sp, r7
 800c94a:	bd80      	pop	{r7, pc}

0800c94c <FreeRTOS_bind>:
 *         If some error occurred, then a negative value is returned.
 */
BaseType_t FreeRTOS_bind( Socket_t xSocket,
                          struct freertos_sockaddr const * pxAddress,
                          socklen_t xAddressLength )
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b08c      	sub	sp, #48	@ 0x30
 800c950:	af02      	add	r7, sp, #8
 800c952:	60f8      	str	r0, [r7, #12]
 800c954:	60b9      	str	r1, [r7, #8]
 800c956:	607a      	str	r2, [r7, #4]
    IPStackEvent_t xBindEvent;
    FreeRTOS_Socket_t * pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	623b      	str	r3, [r7, #32]
    BaseType_t xReturn = 0;
 800c95c:	2300      	movs	r3, #0
 800c95e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    #endif /* ( ipconfigIPv4_BACKWARD_COMPATIBLE == 1 ) */

    ( void ) xAddressLength;

    configASSERT( xIsCallingFromIPTask() == pdFALSE );
 800c960:	f7fe fcdd 	bl	800b31e <xIsCallingFromIPTask>
 800c964:	4603      	mov	r3, r0
 800c966:	2b00      	cmp	r3, #0
 800c968:	d00d      	beq.n	800c986 <FreeRTOS_bind+0x3a>
	__asm volatile
 800c96a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c96e:	b672      	cpsid	i
 800c970:	f383 8811 	msr	BASEPRI, r3
 800c974:	f3bf 8f6f 	isb	sy
 800c978:	f3bf 8f4f 	dsb	sy
 800c97c:	b662      	cpsie	i
 800c97e:	61fb      	str	r3, [r7, #28]
}
 800c980:	bf00      	nop
 800c982:	bf00      	nop
 800c984:	e7fd      	b.n	800c982 <FreeRTOS_bind+0x36>

    if( xSocketValid( pxSocket ) == pdFALSE )
 800c986:	6a38      	ldr	r0, [r7, #32]
 800c988:	f001 f98a 	bl	800dca0 <xSocketValid>
 800c98c:	4603      	mov	r3, r0
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d103      	bne.n	800c99a <FreeRTOS_bind+0x4e>
    {
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c992:	f06f 0315 	mvn.w	r3, #21
 800c996:	627b      	str	r3, [r7, #36]	@ 0x24
 800c998:	e04b      	b.n	800ca32 <FreeRTOS_bind+0xe6>
    }

    /* Once a socket is bound to a port, it can not be bound to a different
     * port number */
    else if( socketSOCKET_IS_BOUND( pxSocket ) )
 800c99a:	6a3b      	ldr	r3, [r7, #32]
 800c99c:	69db      	ldr	r3, [r3, #28]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d003      	beq.n	800c9aa <FreeRTOS_bind+0x5e>
    {
        /* The socket is already bound. */
        FreeRTOS_debug_printf( ( "vSocketBind: Socket already bound to %d\n", pxSocket->usLocalPort ) );
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800c9a2:	f06f 0315 	mvn.w	r3, #21
 800c9a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c9a8:	e043      	b.n	800ca32 <FreeRTOS_bind+0xe6>
    }
    else
    {
        /* Prepare a messages to the IP-task in order to perform the binding.
         * The desired port number will be passed in usLocalPort. */
        xBindEvent.eEventType = eSocketBindEvent;
 800c9aa:	230a      	movs	r3, #10
 800c9ac:	753b      	strb	r3, [r7, #20]
        xBindEvent.pvData = xSocket;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	61bb      	str	r3, [r7, #24]

        if( pxAddress != NULL )
 800c9b2:	68bb      	ldr	r3, [r7, #8]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d013      	beq.n	800c9e0 <FreeRTOS_bind+0x94>
        {
            switch( pxAddress->sin_family )
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	785b      	ldrb	r3, [r3, #1]
 800c9bc:	2b02      	cmp	r3, #2
 800c9be:	d109      	bne.n	800c9d4 <FreeRTOS_bind+0x88>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                #if ( ipconfigUSE_IPv4 != 0 )
                    case FREERTOS_AF_INET4:
                        pxSocket->xLocalAddress.ulIP_IPv4 = FreeRTOS_ntohl( pxAddress->sin_address.ulIP_IPv4 );
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	689a      	ldr	r2, [r3, #8]
 800c9c4:	6a3b      	ldr	r3, [r7, #32]
 800c9c6:	629a      	str	r2, [r3, #40]	@ 0x28
                        pxSocket->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800c9c8:	6a3a      	ldr	r2, [r7, #32]
 800c9ca:	7a13      	ldrb	r3, [r2, #8]
 800c9cc:	f023 0301 	bic.w	r3, r3, #1
 800c9d0:	7213      	strb	r3, [r2, #8]
                        break;
 800c9d2:	e000      	b.n	800c9d6 <FreeRTOS_bind+0x8a>
                #endif /* ( ipconfigUSE_IPv4 != 0 ) */

                default:
                    FreeRTOS_debug_printf( ( "FreeRTOS_bind: Undefined sin_family \n" ) );
                    break;
 800c9d4:	bf00      	nop
            }

            pxSocket->usLocalPort = FreeRTOS_ntohs( pxAddress->sin_port );
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	885a      	ldrh	r2, [r3, #2]
 800c9da:	6a3b      	ldr	r3, [r7, #32]
 800c9dc:	871a      	strh	r2, [r3, #56]	@ 0x38
 800c9de:	e009      	b.n	800c9f4 <FreeRTOS_bind+0xa8>
        }
        else
        {
            /* Caller wants to bind to a random port number. */
            pxSocket->usLocalPort = 0U;
 800c9e0:	6a3b      	ldr	r3, [r7, #32]
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	871a      	strh	r2, [r3, #56]	@ 0x38
            ( void ) memset( pxSocket->xLocalAddress.xIP_IPv6.ucBytes, 0, sizeof( pxSocket->xLocalAddress.xIP_IPv6.ucBytes ) );
 800c9e6:	6a3b      	ldr	r3, [r7, #32]
 800c9e8:	3328      	adds	r3, #40	@ 0x28
 800c9ea:	2210      	movs	r2, #16
 800c9ec:	2100      	movs	r1, #0
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	f00b fe3f 	bl	8018672 <memset>
        }

        /* portMAX_DELAY is used as a the time-out parameter, as binding *must*
         * succeed before the socket can be used.  _RB_ The use of an infinite
         * block time needs be changed as it could result in the task hanging. */
        if( xSendEventStructToIPTask( &xBindEvent, ( TickType_t ) portMAX_DELAY ) == pdFAIL )
 800c9f4:	f107 0314 	add.w	r3, r7, #20
 800c9f8:	f04f 31ff 	mov.w	r1, #4294967295
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7fd fd3d 	bl	800a47c <xSendEventStructToIPTask>
 800ca02:	4603      	mov	r3, r0
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d103      	bne.n	800ca10 <FreeRTOS_bind+0xc4>
        {
            /* Failed to wake-up the IP-task, no use to wait for it */
            FreeRTOS_debug_printf( ( "FreeRTOS_bind: send event failed\n" ) );
            xReturn = -pdFREERTOS_ERRNO_ECANCELED;
 800ca08:	f06f 038b 	mvn.w	r3, #139	@ 0x8b
 800ca0c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca0e:	e010      	b.n	800ca32 <FreeRTOS_bind+0xe6>
        }
        else
        {
            /* The IP-task will set the 'eSOCKET_BOUND' bit when it has done its
             * job. */
            ( void ) xEventGroupWaitBits( pxSocket->xEventGroup, ( EventBits_t ) eSOCKET_BOUND, pdTRUE /*xClearOnExit*/, pdFALSE /*xWaitAllBits*/, portMAX_DELAY );
 800ca10:	6a3b      	ldr	r3, [r7, #32]
 800ca12:	6858      	ldr	r0, [r3, #4]
 800ca14:	f04f 33ff 	mov.w	r3, #4294967295
 800ca18:	9300      	str	r3, [sp, #0]
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	2201      	movs	r2, #1
 800ca1e:	2110      	movs	r1, #16
 800ca20:	f007 ff74 	bl	801490c <xEventGroupWaitBits>

            if( !socketSOCKET_IS_BOUND( pxSocket ) )
 800ca24:	6a3b      	ldr	r3, [r7, #32]
 800ca26:	69db      	ldr	r3, [r3, #28]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d102      	bne.n	800ca32 <FreeRTOS_bind+0xe6>
            {
                xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ca2c:	f06f 0315 	mvn.w	r3, #21
 800ca30:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    return xReturn;
 800ca32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ca34:	4618      	mov	r0, r3
 800ca36:	3728      	adds	r7, #40	@ 0x28
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}

0800ca3c <prvSocketBindAdd>:
 */
static BaseType_t prvSocketBindAdd( FreeRTOS_Socket_t * pxSocket,
                                    const struct freertos_sockaddr * pxAddress,
                                    List_t * pxSocketList,
                                    BaseType_t xInternal )
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b086      	sub	sp, #24
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	60f8      	str	r0, [r7, #12]
 800ca44:	60b9      	str	r1, [r7, #8]
 800ca46:	607a      	str	r2, [r7, #4]
 800ca48:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = 0;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	617b      	str	r3, [r7, #20]

    /* Check to ensure the port is not already in use.  If the bind is
     * called internally, a port MAY be used by more than one socket. */
    if( ( ( xInternal == pdFALSE ) || ( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP ) ) &&
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d004      	beq.n	800ca5e <prvSocketBindAdd+0x22>
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800ca5a:	2b06      	cmp	r3, #6
 800ca5c:	d00c      	beq.n	800ca78 <prvSocketBindAdd+0x3c>
        ( pxListFindListItemWithValue( pxSocketList, ( TickType_t ) pxAddress->sin_port ) != NULL ) )
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	885b      	ldrh	r3, [r3, #2]
 800ca62:	4619      	mov	r1, r3
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f000 fc93 	bl	800d390 <pxListFindListItemWithValue>
 800ca6a:	4603      	mov	r3, r0
    if( ( ( xInternal == pdFALSE ) || ( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP ) ) &&
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d003      	beq.n	800ca78 <prvSocketBindAdd+0x3c>
    {
        FreeRTOS_debug_printf( ( "vSocketBind: %sP port %d in use\n",
                                 ( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP ) ? "TC" : "UD",
                                 FreeRTOS_ntohs( pxAddress->sin_port ) ) );
        xReturn = -pdFREERTOS_ERRNO_EADDRINUSE;
 800ca70:	f06f 036f 	mvn.w	r3, #111	@ 0x6f
 800ca74:	617b      	str	r3, [r7, #20]
 800ca76:	e02b      	b.n	800cad0 <prvSocketBindAdd+0x94>
    }
    else
    {
        /* Allocate the port number to the socket.
         * This macro will set 'xBoundSocketListItem->xItemValue' */
        socketSET_SOCKET_PORT( pxSocket, pxAddress->sin_port );
 800ca78:	68bb      	ldr	r3, [r7, #8]
 800ca7a:	885b      	ldrh	r3, [r3, #2]
 800ca7c:	461a      	mov	r2, r3
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	60da      	str	r2, [r3, #12]

        /* And also store it in a socket field 'usLocalPort' in host-byte-order,
         * mostly used for logging and debugging purposes */
        pxSocket->usLocalPort = FreeRTOS_ntohs( pxAddress->sin_port );
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	885a      	ldrh	r2, [r3, #2]
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	871a      	strh	r2, [r3, #56]	@ 0x38
            }
            else
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                if( pxAddress->sin_address.ulIP_IPv4 != FREERTOS_INADDR_ANY )
 800ca8a:	68bb      	ldr	r3, [r7, #8]
 800ca8c:	689b      	ldr	r3, [r3, #8]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d007      	beq.n	800caa2 <prvSocketBindAdd+0x66>
                {
                    pxSocket->pxEndPoint = FreeRTOS_FindEndPointOnIP_IPv4( pxAddress->sin_address.ulIP_IPv4 );
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	689b      	ldr	r3, [r3, #8]
 800ca96:	4618      	mov	r0, r3
 800ca98:	f7ff fa9c 	bl	800bfd4 <FreeRTOS_FindEndPointOnIP_IPv4>
 800ca9c:	4602      	mov	r2, r0
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	651a      	str	r2, [r3, #80]	@ 0x50
                /* Place holder, do nothing, MISRA compliance */
            }
        }

        #if ( ipconfigUSE_IPv4 != 0 )
            if( pxSocket->pxEndPoint != NULL )
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d005      	beq.n	800cab6 <prvSocketBindAdd+0x7a>
            {
                pxSocket->xLocalAddress.ulIP_IPv4 = FreeRTOS_ntohl( pxSocket->pxEndPoint->ipv4_settings.ulIPAddress );
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800caae:	681a      	ldr	r2, [r3, #0]
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	629a      	str	r2, [r3, #40]	@ 0x28
 800cab4:	e006      	b.n	800cac4 <prvSocketBindAdd+0x88>
                /* Socket address was set, do nothing for IPv6. */
            }
            else
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        {
            ( void ) memset( pxSocket->xLocalAddress.xIP_IPv6.ucBytes, 0, sizeof( pxSocket->xLocalAddress.xIP_IPv6.ucBytes ) );
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	3328      	adds	r3, #40	@ 0x28
 800caba:	2210      	movs	r2, #16
 800cabc:	2100      	movs	r1, #0
 800cabe:	4618      	mov	r0, r3
 800cac0:	f00b fdd7 	bl	8018672 <memset>
                vTaskSuspendAll();
            }
            #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */

            /* Add the socket to 'xBoundUDPSocketsList' or 'xBoundTCPSocketsList' */
            vListInsertEnd( pxSocketList, &( pxSocket->xBoundSocketListItem ) );
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	330c      	adds	r3, #12
 800cac8:	4619      	mov	r1, r3
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f008 f94c 	bl	8014d68 <vListInsertEnd>
            }
            #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */
        }
    }

    return xReturn;
 800cad0:	697b      	ldr	r3, [r7, #20]
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3718      	adds	r7, #24
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}
	...

0800cadc <vSocketBind>:
 */
BaseType_t vSocketBind( FreeRTOS_Socket_t * pxSocket,
                        struct freertos_sockaddr * pxBindAddress,
                        size_t uxAddressLength,
                        BaseType_t xInternal )
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b090      	sub	sp, #64	@ 0x40
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	60f8      	str	r0, [r7, #12]
 800cae4:	60b9      	str	r1, [r7, #8]
 800cae6:	607a      	str	r2, [r7, #4]
 800cae8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = 0; /* In Berkeley sockets, 0 means pass for bind(). */
 800caea:	2300      	movs	r3, #0
 800caec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    List_t * pxSocketList;
    struct freertos_sockaddr * pxAddress = pxBindAddress;
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	637b      	str	r3, [r7, #52]	@ 0x34

    #if ( ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND == 1 )
        struct freertos_sockaddr xAddress;
    #endif /* ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND */

    configASSERT( xSocketValid( pxSocket ) == pdTRUE );
 800caf2:	68f8      	ldr	r0, [r7, #12]
 800caf4:	f001 f8d4 	bl	800dca0 <xSocketValid>
 800caf8:	4603      	mov	r3, r0
 800cafa:	2b01      	cmp	r3, #1
 800cafc:	d00d      	beq.n	800cb1a <vSocketBind+0x3e>
	__asm volatile
 800cafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb02:	b672      	cpsid	i
 800cb04:	f383 8811 	msr	BASEPRI, r3
 800cb08:	f3bf 8f6f 	isb	sy
 800cb0c:	f3bf 8f4f 	dsb	sy
 800cb10:	b662      	cpsie	i
 800cb12:	633b      	str	r3, [r7, #48]	@ 0x30
}
 800cb14:	bf00      	nop
 800cb16:	bf00      	nop
 800cb18:	e7fd      	b.n	800cb16 <vSocketBind+0x3a>

    #if ( ipconfigUSE_TCP == 1 )
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cb20:	2b06      	cmp	r3, #6
 800cb22:	d102      	bne.n	800cb2a <vSocketBind+0x4e>
        {
            pxSocketList = &xBoundTCPSocketsList;
 800cb24:	4b28      	ldr	r3, [pc, #160]	@ (800cbc8 <vSocketBind+0xec>)
 800cb26:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb28:	e001      	b.n	800cb2e <vSocketBind+0x52>
        }
        else
    #endif /* ipconfigUSE_TCP == 1 */
    {
        pxSocketList = &xBoundUDPSocketsList;
 800cb2a:	4b28      	ldr	r3, [pc, #160]	@ (800cbcc <vSocketBind+0xf0>)
 800cb2c:	63bb      	str	r3, [r7, #56]	@ 0x38
        /* pxAddress will be NULL if sendto() was called on a socket without the
         * socket being bound to an address. In this case, automatically allocate
         * an address to the socket.  There is a small chance that the allocated
         * port will already be in use - if that is the case, then the check below
         * [pxListFindListItemWithValue()] will result in an error being returned. */
        if( pxAddress == NULL )
 800cb2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d115      	bne.n	800cb60 <vSocketBind+0x84>
        {
            pxAddress = &xAddress;
 800cb34:	f107 0314 	add.w	r3, r7, #20
 800cb38:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Clear the address: */
            ( void ) memset( pxAddress, 0, sizeof( struct freertos_sockaddr ) );
 800cb3a:	2218      	movs	r2, #24
 800cb3c:	2100      	movs	r1, #0
 800cb3e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cb40:	f00b fd97 	bl	8018672 <memset>

            if( pxSocket->bits.bIsIPv6 != pdFALSE_UNSIGNED )
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	7a1b      	ldrb	r3, [r3, #8]
 800cb48:	f003 0301 	and.w	r3, r3, #1
 800cb4c:	b2db      	uxtb	r3, r3
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d003      	beq.n	800cb5a <vSocketBind+0x7e>
            {
                pxAddress->sin_family = FREERTOS_AF_INET6;
 800cb52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb54:	220a      	movs	r2, #10
 800cb56:	705a      	strb	r2, [r3, #1]
 800cb58:	e002      	b.n	800cb60 <vSocketBind+0x84>
            }
            else
            {
                pxAddress->sin_family = FREERTOS_AF_INET;
 800cb5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb5c:	2202      	movs	r2, #2
 800cb5e:	705a      	strb	r2, [r3, #1]
    }
    #endif /* ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND == 1 */

    /* Sockets must be bound before calling FreeRTOS_sendto() if
    * ipconfigALLOW_SOCKET_SEND_WITHOUT_BIND is not set to 1. */
    configASSERT( pxAddress != NULL );
 800cb60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d10d      	bne.n	800cb82 <vSocketBind+0xa6>
	__asm volatile
 800cb66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb6a:	b672      	cpsid	i
 800cb6c:	f383 8811 	msr	BASEPRI, r3
 800cb70:	f3bf 8f6f 	isb	sy
 800cb74:	f3bf 8f4f 	dsb	sy
 800cb78:	b662      	cpsie	i
 800cb7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 800cb7c:	bf00      	nop
 800cb7e:	bf00      	nop
 800cb80:	e7fd      	b.n	800cb7e <vSocketBind+0xa2>
    #endif
    {
        /* Add a do-while loop to facilitate use of 'break' statements. */
        do
        {
            if( pxAddress->sin_port == 0U )
 800cb82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb84:	885b      	ldrh	r3, [r3, #2]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d111      	bne.n	800cbae <vSocketBind+0xd2>
            {
                pxAddress->sin_port = prvGetPrivatePortNumber( ( BaseType_t ) pxSocket->ucProtocol );
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cb90:	4618      	mov	r0, r3
 800cb92:	f000 fbb7 	bl	800d304 <prvGetPrivatePortNumber>
 800cb96:	4603      	mov	r3, r0
 800cb98:	461a      	mov	r2, r3
 800cb9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb9c:	805a      	strh	r2, [r3, #2]

                if( pxAddress->sin_port == ( uint16_t ) 0U )
 800cb9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cba0:	885b      	ldrh	r3, [r3, #2]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d103      	bne.n	800cbae <vSocketBind+0xd2>
                {
                    xReturn = -pdFREERTOS_ERRNO_EADDRNOTAVAIL;
 800cba6:	f06f 037c 	mvn.w	r3, #124	@ 0x7c
 800cbaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    break;
 800cbac:	e006      	b.n	800cbbc <vSocketBind+0xe0>

            /* If vSocketBind() is called from the API FreeRTOS_bind() it has been
             * confirmed that the socket was not yet bound to a port.  If it is called
             * from the IP-task, no such check is necessary. */

            xReturn = prvSocketBindAdd( pxSocket, pxAddress, pxSocketList, xInternal );
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cbb2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800cbb4:	68f8      	ldr	r0, [r7, #12]
 800cbb6:	f7ff ff41 	bl	800ca3c <prvSocketBindAdd>
 800cbba:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if( xReturn != 0 )
    {
        iptraceBIND_FAILED( xSocket, ( FreeRTOS_ntohs( pxAddress->sin_port ) ) );
    }

    return xReturn;
 800cbbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
} /* Tested */
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	3740      	adds	r7, #64	@ 0x40
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}
 800cbc6:	bf00      	nop
 800cbc8:	200024b4 	.word	0x200024b4
 800cbcc:	200024a0 	.word	0x200024a0

0800cbd0 <vSocketClose>:
 */
/* MISRA Ref 17.2.1 [Sockets and limited recursion] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
/* coverity[misra_c_2012_rule_17_2_violation] */
void * vSocketClose( FreeRTOS_Socket_t * pxSocket )
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b084      	sub	sp, #16
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxNetworkBuffer;

    #if ( ipconfigUSE_TCP == 1 )
    {
        /* For TCP: clean up a little more. */
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cbde:	2b06      	cmp	r3, #6
 800cbe0:	d129      	bne.n	800cc36 <vSocketClose+0x66>
        {
            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d005      	beq.n	800cbf8 <vSocketClose+0x28>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	f005 fe12 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
                }

                /* Free the resources which were claimed by the tcpWin member */
                vTCPWindowDestroy( &pxSocket->u.xTCP.xTCPWindow );
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f004 fc92 	bl	8011528 <vTCPWindowDestroy>
            }
            #endif /* ipconfigUSE_TCP_WIN */

            /* Free the input and output streams */
            if( pxSocket->u.xTCP.rxStream != NULL )
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d005      	beq.n	800cc1a <vSocketClose+0x4a>
            {
                iptraceMEM_STATS_DELETE( pxSocket->u.xTCP.rxStream );
                vPortFreeLarge( pxSocket->u.xTCP.rxStream );
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cc14:	4618      	mov	r0, r3
 800cc16:	f00b fa6d 	bl	80180f4 <vPortFree>
            }

            if( pxSocket->u.xTCP.txStream != NULL )
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d005      	beq.n	800cc30 <vSocketClose+0x60>
            {
                iptraceMEM_STATS_DELETE( pxSocket->u.xTCP.txStream );
                vPortFreeLarge( pxSocket->u.xTCP.txStream );
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f00b fa62 	bl	80180f4 <vPortFree>
            }

            /* In case this is a child socket, make sure the child-count of the
             * parent socket is decreased. */
            prvTCPSetSocketCount( pxSocket );
 800cc30:	6878      	ldr	r0, [r7, #4]
 800cc32:	f000 f82f 	bl	800cc94 <prvTCPSetSocketCount>
    }
    #endif /* ipconfigUSE_TCP == 1 */

    /* Socket must be unbound first, to ensure no more packets are queued on
     * it. */
    if( socketSOCKET_IS_BOUND( pxSocket ) )
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	69db      	ldr	r3, [r3, #28]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d004      	beq.n	800cc48 <vSocketClose+0x78>
        {
            vTaskSuspendAll();
        }
        #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */

        ( void ) uxListRemove( &( pxSocket->xBoundSocketListItem ) );
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	330c      	adds	r3, #12
 800cc42:	4618      	mov	r0, r3
 800cc44:	f008 f8ed 	bl	8014e22 <uxListRemove>
        #endif /* ipconfigETHERNET_DRIVER_FILTERS_PACKETS */
    }

    /* Now the socket is not bound the list of waiting packets can be
     * drained. */
    if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cc4e:	2b11      	cmp	r3, #17
 800cc50:	d10f      	bne.n	800cc72 <vSocketClose+0xa2>
    {
        while( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U )
 800cc52:	e00a      	b.n	800cc6a <vSocketClose+0x9a>
        {
            pxNetworkBuffer = ( ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) );
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc58:	68db      	ldr	r3, [r3, #12]
 800cc5a:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxNetworkBuffer->xBufferListItem ) );
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	4618      	mov	r0, r3
 800cc60:	f008 f8df 	bl	8014e22 <uxListRemove>
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800cc64:	68f8      	ldr	r0, [r7, #12]
 800cc66:	f005 fdd9 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
        while( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U )
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d1f0      	bne.n	800cc54 <vSocketClose+0x84>
        }
    }

    if( pxSocket->xEventGroup != NULL )
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	685b      	ldr	r3, [r3, #4]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d004      	beq.n	800cc84 <vSocketClose+0xb4>
    {
        vEventGroupDelete( pxSocket->xEventGroup );
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f007 ffeb 	bl	8014c5a <vEventGroupDelete>
    }
    #endif /* ( ipconfigUSE_TCP == 1 ) && ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

    /* And finally, after all resources have been freed, free the socket space */
    iptraceMEM_STATS_DELETE( pxSocket );
    vPortFreeSocket( pxSocket );
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	f00b fa35 	bl	80180f4 <vPortFree>

    return NULL;
 800cc8a:	2300      	movs	r3, #0
} /* Tested */
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3710      	adds	r7, #16
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <prvTCPSetSocketCount>:
    /* MISRA Ref 17.2.1 [Sockets and limited recursion] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
    /* coverity[misra_c_2012_rule_17_2_violation] */
    /* coverity[recursive_step] */
    static void prvTCPSetSocketCount( FreeRTOS_Socket_t const * pxSocketToDelete )
    {
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b086      	sub	sp, #24
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	6078      	str	r0, [r7, #4]
        const ListItem_t * pxIterator;

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800cc9c:	4b30      	ldr	r3, [pc, #192]	@ (800cd60 <prvTCPSetSocketCount+0xcc>)
 800cc9e:	613b      	str	r3, [r7, #16]
        FreeRTOS_Socket_t * pxOtherSocket;
        uint16_t usLocalPort = pxSocketToDelete->usLocalPort;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800cca4:	81fb      	strh	r3, [r7, #14]

        if( pxSocketToDelete->u.xTCP.eTCPState == eTCP_LISTEN )
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d12b      	bne.n	800cd08 <prvTCPSetSocketCount+0x74>
        {
            pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800ccb0:	4b2c      	ldr	r3, [pc, #176]	@ (800cd64 <prvTCPSetSocketCount+0xd0>)
 800ccb2:	68db      	ldr	r3, [r3, #12]
 800ccb4:	617b      	str	r3, [r7, #20]

            while( pxIterator != pxEnd )
 800ccb6:	e022      	b.n	800ccfe <prvTCPSetSocketCount+0x6a>
            {
                pxOtherSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	68db      	ldr	r3, [r3, #12]
 800ccbc:	60bb      	str	r3, [r7, #8]

                /* This needs to be done here, before calling vSocketClose. */
                pxIterator = listGET_NEXT( pxIterator );
 800ccbe:	697b      	ldr	r3, [r7, #20]
 800ccc0:	685b      	ldr	r3, [r3, #4]
 800ccc2:	617b      	str	r3, [r7, #20]

                if( ( pxOtherSocket->u.xTCP.eTCPState != eTCP_LISTEN ) &&
 800ccc4:	68bb      	ldr	r3, [r7, #8]
 800ccc6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ccca:	2b01      	cmp	r3, #1
 800cccc:	d017      	beq.n	800ccfe <prvTCPSetSocketCount+0x6a>
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
                if( ( pxOtherSocket->u.xTCP.eTCPState != eTCP_LISTEN ) &&
 800ccd2:	89fa      	ldrh	r2, [r7, #14]
 800ccd4:	429a      	cmp	r2, r3
 800ccd6:	d112      	bne.n	800ccfe <prvTCPSetSocketCount+0x6a>
                    ( ( pxOtherSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800ccd8:	68bb      	ldr	r3, [r7, #8]
 800ccda:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ccde:	f003 0304 	and.w	r3, r3, #4
 800cce2:	b2db      	uxtb	r3, r3
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d107      	bne.n	800ccf8 <prvTCPSetSocketCount+0x64>
                      ( pxOtherSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) ) )
 800cce8:	68bb      	ldr	r3, [r7, #8]
 800ccea:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ccee:	f003 0302 	and.w	r3, r3, #2
 800ccf2:	b2db      	uxtb	r3, r3
                    ( ( pxOtherSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d002      	beq.n	800ccfe <prvTCPSetSocketCount+0x6a>
                {
                    /* MISRA Ref 17.2.1 [Sockets and limited recursion] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
                    /* coverity[misra_c_2012_rule_17_2_violation] */
                    /* coverity[recursive_step] */
                    ( void ) vSocketClose( pxOtherSocket );
 800ccf8:	68b8      	ldr	r0, [r7, #8]
 800ccfa:	f7ff ff69 	bl	800cbd0 <vSocketClose>
            while( pxIterator != pxEnd )
 800ccfe:	697a      	ldr	r2, [r7, #20]
 800cd00:	693b      	ldr	r3, [r7, #16]
 800cd02:	429a      	cmp	r2, r3
 800cd04:	d1d8      	bne.n	800ccb8 <prvTCPSetSocketCount+0x24>
                                             ( pxOtherSocket->u.xTCP.usChildCount == 1U ) ? "" : "ren" ) );
                    break;
                }
            }
        }
    }
 800cd06:	e026      	b.n	800cd56 <prvTCPSetSocketCount+0xc2>
            for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800cd08:	4b16      	ldr	r3, [pc, #88]	@ (800cd64 <prvTCPSetSocketCount+0xd0>)
 800cd0a:	68db      	ldr	r3, [r3, #12]
 800cd0c:	617b      	str	r3, [r7, #20]
 800cd0e:	e01e      	b.n	800cd4e <prvTCPSetSocketCount+0xba>
                pxOtherSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800cd10:	697b      	ldr	r3, [r7, #20]
 800cd12:	68db      	ldr	r3, [r3, #12]
 800cd14:	60bb      	str	r3, [r7, #8]
                if( ( pxOtherSocket->u.xTCP.eTCPState == eTCP_LISTEN ) &&
 800cd16:	68bb      	ldr	r3, [r7, #8]
 800cd18:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cd1c:	2b01      	cmp	r3, #1
 800cd1e:	d113      	bne.n	800cd48 <prvTCPSetSocketCount+0xb4>
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
                if( ( pxOtherSocket->u.xTCP.eTCPState == eTCP_LISTEN ) &&
 800cd24:	89fa      	ldrh	r2, [r7, #14]
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d10e      	bne.n	800cd48 <prvTCPSetSocketCount+0xb4>
                    ( pxOtherSocket->u.xTCP.usChildCount != 0U ) )
 800cd2a:	68bb      	ldr	r3, [r7, #8]
 800cd2c:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
                    ( pxOtherSocket->usLocalPort == usLocalPort ) &&
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d009      	beq.n	800cd48 <prvTCPSetSocketCount+0xb4>
                    pxOtherSocket->u.xTCP.usChildCount--;
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800cd3a:	3b01      	subs	r3, #1
 800cd3c:	b29a      	uxth	r2, r3
 800cd3e:	68bb      	ldr	r3, [r7, #8]
 800cd40:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
                    break;
 800cd44:	bf00      	nop
    }
 800cd46:	e006      	b.n	800cd56 <prvTCPSetSocketCount+0xc2>
                 pxIterator = listGET_NEXT( pxIterator ) )
 800cd48:	697b      	ldr	r3, [r7, #20]
 800cd4a:	685b      	ldr	r3, [r3, #4]
 800cd4c:	617b      	str	r3, [r7, #20]
                 pxIterator != pxEnd;
 800cd4e:	697a      	ldr	r2, [r7, #20]
 800cd50:	693b      	ldr	r3, [r7, #16]
 800cd52:	429a      	cmp	r2, r3
 800cd54:	d1dc      	bne.n	800cd10 <prvTCPSetSocketCount+0x7c>
    }
 800cd56:	bf00      	nop
 800cd58:	3718      	adds	r7, #24
 800cd5a:	46bd      	mov	sp, r7
 800cd5c:	bd80      	pop	{r7, pc}
 800cd5e:	bf00      	nop
 800cd60:	200024bc 	.word	0x200024bc
 800cd64:	200024b4 	.word	0x200024b4

0800cd68 <prvSockopt_so_buffer>:
 *         value is returned.
 */
    static BaseType_t prvSockopt_so_buffer( FreeRTOS_Socket_t * pxSocket,
                                            int32_t lOptionName,
                                            const void * pvOptionValue )
    {
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b086      	sub	sp, #24
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	60f8      	str	r0, [r7, #12]
 800cd70:	60b9      	str	r1, [r7, #8]
 800cd72:	607a      	str	r2, [r7, #4]
        uint32_t ulNewValue;
        BaseType_t xReturn;

        if( ( FreeRTOS_issocketconnected( pxSocket ) == pdTRUE ) )
 800cd74:	68f8      	ldr	r0, [r7, #12]
 800cd76:	f000 ff4b 	bl	800dc10 <FreeRTOS_issocketconnected>
             * us data. If data was already sent, then pxSocket->u.xTCP.rxStream != NULL and this call will fail.
             * Warn the user about this inconsistent behavior. */
            FreeRTOS_printf( ( "Warning: Changing buffer/window properties on a connected socket may fail." ) );
        }

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cd80:	2b06      	cmp	r3, #6
 800cd82:	d003      	beq.n	800cd8c <prvSockopt_so_buffer+0x24>
        {
            FreeRTOS_printf( ( "Set SO_%sBUF: wrong socket type\n",
                               ( lOptionName == FREERTOS_SO_SNDBUF ) ? "SND" : "RCV" ) );
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cd84:	f06f 0315 	mvn.w	r3, #21
 800cd88:	617b      	str	r3, [r7, #20]
 800cd8a:	e02c      	b.n	800cde6 <prvSockopt_so_buffer+0x7e>
        }
        else if( ( ( lOptionName == FREERTOS_SO_SNDBUF ) && ( pxSocket->u.xTCP.txStream != NULL ) ) ||
 800cd8c:	68bb      	ldr	r3, [r7, #8]
 800cd8e:	2b04      	cmp	r3, #4
 800cd90:	d104      	bne.n	800cd9c <prvSockopt_so_buffer+0x34>
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d107      	bne.n	800cdac <prvSockopt_so_buffer+0x44>
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	2b05      	cmp	r3, #5
 800cda0:	d108      	bne.n	800cdb4 <prvSockopt_so_buffer+0x4c>
                 ( ( lOptionName == FREERTOS_SO_RCVBUF ) && ( pxSocket->u.xTCP.rxStream != NULL ) ) )
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d003      	beq.n	800cdb4 <prvSockopt_so_buffer+0x4c>
        {
            FreeRTOS_printf( ( "Set SO_%sBUF: buffer already created\n",
                               ( lOptionName == FREERTOS_SO_SNDBUF ) ? "SND" : "RCV" ) );
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cdac:	f06f 0315 	mvn.w	r3, #21
 800cdb0:	617b      	str	r3, [r7, #20]
 800cdb2:	e018      	b.n	800cde6 <prvSockopt_so_buffer+0x7e>
        }
        else
        {
            ulNewValue = *( ( const uint32_t * ) pvOptionValue );
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	613b      	str	r3, [r7, #16]

            if( lOptionName == FREERTOS_SO_SNDBUF )
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	2b04      	cmp	r3, #4
 800cdbe:	d10c      	bne.n	800cdda <prvSockopt_so_buffer+0x72>
            {
                /* Round up to nearest MSS size */
                ulNewValue = FreeRTOS_round_up( ulNewValue, ( uint32_t ) pxSocket->u.xTCP.usMSS );
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800cdc6:	4619      	mov	r1, r3
 800cdc8:	6938      	ldr	r0, [r7, #16]
 800cdca:	f7fe fcec 	bl	800b7a6 <FreeRTOS_round_up>
 800cdce:	6138      	str	r0, [r7, #16]
                pxSocket->u.xTCP.uxTxStreamSize = ulNewValue;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	693a      	ldr	r2, [r7, #16]
 800cdd4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
 800cdd8:	e003      	b.n	800cde2 <prvSockopt_so_buffer+0x7a>
            }
            else
            {
                pxSocket->u.xTCP.uxRxStreamSize = ulNewValue;
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	693a      	ldr	r2, [r7, #16]
 800cdde:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
            }

            xReturn = 0;
 800cde2:	2300      	movs	r3, #0
 800cde4:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 800cde6:	697b      	ldr	r3, [r7, #20]
    }
 800cde8:	4618      	mov	r0, r3
 800cdea:	3718      	adds	r7, #24
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}

0800cdf0 <prvSetOptionCallback>:
 *         value is returned.
 */
    BaseType_t prvSetOptionCallback( FreeRTOS_Socket_t * pxSocket,
                                     int32_t lOptionName,
                                     const void * pvOptionValue )
    {
 800cdf0:	b480      	push	{r7}
 800cdf2:	b087      	sub	sp, #28
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn = 0;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	617b      	str	r3, [r7, #20]

        #if ( ipconfigUSE_TCP == 1 )
        {
            UBaseType_t uxProtocol;

            if( ( lOptionName == FREERTOS_SO_UDP_RECV_HANDLER ) ||
 800ce00:	68bb      	ldr	r3, [r7, #8]
 800ce02:	2b09      	cmp	r3, #9
 800ce04:	d002      	beq.n	800ce0c <prvSetOptionCallback+0x1c>
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	2b0a      	cmp	r3, #10
 800ce0a:	d102      	bne.n	800ce12 <prvSetOptionCallback+0x22>
                ( lOptionName == FREERTOS_SO_UDP_SENT_HANDLER ) )
            {
                uxProtocol = ( UBaseType_t ) FREERTOS_IPPROTO_UDP;
 800ce0c:	2311      	movs	r3, #17
 800ce0e:	613b      	str	r3, [r7, #16]
 800ce10:	e001      	b.n	800ce16 <prvSetOptionCallback+0x26>
            }
            else
            {
                uxProtocol = ( UBaseType_t ) FREERTOS_IPPROTO_TCP;
 800ce12:	2306      	movs	r3, #6
 800ce14:	613b      	str	r3, [r7, #16]
            }

            if( pxSocket->ucProtocol != ( uint8_t ) uxProtocol )
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	f893 203b 	ldrb.w	r2, [r3, #59]	@ 0x3b
 800ce1c:	693b      	ldr	r3, [r7, #16]
 800ce1e:	b2db      	uxtb	r3, r3
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d002      	beq.n	800ce2a <prvSetOptionCallback+0x3a>
            {
                xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ce24:	f06f 0315 	mvn.w	r3, #21
 800ce28:	617b      	str	r3, [r7, #20]
            /* No need to check if the socket has the right
             * protocol, because only UDP sockets can be created. */
        }
        #endif /* ipconfigUSE_TCP */

        if( xReturn == 0 )
 800ce2a:	697b      	ldr	r3, [r7, #20]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d131      	bne.n	800ce94 <prvSetOptionCallback+0xa4>
        {
            switch( lOptionName ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is checked before calling. */
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	3b06      	subs	r3, #6
 800ce34:	2b04      	cmp	r3, #4
 800ce36:	d829      	bhi.n	800ce8c <prvSetOptionCallback+0x9c>
 800ce38:	a201      	add	r2, pc, #4	@ (adr r2, 800ce40 <prvSetOptionCallback+0x50>)
 800ce3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce3e:	bf00      	nop
 800ce40:	0800ce55 	.word	0x0800ce55
 800ce44:	0800ce61 	.word	0x0800ce61
 800ce48:	0800ce6d 	.word	0x0800ce6d
 800ce4c:	0800ce79 	.word	0x0800ce79
 800ce50:	0800ce83 	.word	0x0800ce83
            {
                #if ipconfigUSE_TCP == 1
                    case FREERTOS_SO_TCP_CONN_HANDLER:
                        pxSocket->u.xTCP.pxHandleConnected = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPConnected;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681a      	ldr	r2, [r3, #0]
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
                        break;
 800ce5e:	e019      	b.n	800ce94 <prvSetOptionCallback+0xa4>

                    case FREERTOS_SO_TCP_RECV_HANDLER:
                        pxSocket->u.xTCP.pxHandleReceive = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPReceive;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	685a      	ldr	r2, [r3, #4]
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
                        break;
 800ce6a:	e013      	b.n	800ce94 <prvSetOptionCallback+0xa4>

                    case FREERTOS_SO_TCP_SENT_HANDLER:
                        pxSocket->u.xTCP.pxHandleSent = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnTCPSent;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	689a      	ldr	r2, [r3, #8]
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
                        break;
 800ce76:	e00d      	b.n	800ce94 <prvSetOptionCallback+0xa4>
                #endif /* ipconfigUSE_TCP */
                case FREERTOS_SO_UDP_RECV_HANDLER:
                    pxSocket->u.xUDP.pxHandleReceive = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnUDPReceive;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	68da      	ldr	r2, [r3, #12]
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	671a      	str	r2, [r3, #112]	@ 0x70
                    break;
 800ce80:	e008      	b.n	800ce94 <prvSetOptionCallback+0xa4>

                case FREERTOS_SO_UDP_SENT_HANDLER:
                    pxSocket->u.xUDP.pxHandleSent = ( ( const F_TCP_UDP_Handler_t * ) pvOptionValue )->pxOnUDPSent;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	691a      	ldr	r2, [r3, #16]
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	675a      	str	r2, [r3, #116]	@ 0x74
                    break;
 800ce8a:	e003      	b.n	800ce94 <prvSetOptionCallback+0xa4>

                default:                                /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
                    xReturn = -pdFREERTOS_ERRNO_EINVAL; /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
 800ce8c:	f06f 0315 	mvn.w	r3, #21
 800ce90:	617b      	str	r3, [r7, #20]
                    break;                              /* LCOV_EXCL_LINE Exclude this line because default case is checked before calling. */
 800ce92:	bf00      	nop
            }
        }

        return xReturn;
 800ce94:	697b      	ldr	r3, [r7, #20]
    }
 800ce96:	4618      	mov	r0, r3
 800ce98:	371c      	adds	r7, #28
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea0:	4770      	bx	lr
 800cea2:	bf00      	nop

0800cea4 <prvSetOptionTCPWindows>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The pointer that is passed by the application.
 */
    static BaseType_t prvSetOptionTCPWindows( FreeRTOS_Socket_t * pxSocket,
                                              const void * pvOptionValue )
    {
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b086      	sub	sp, #24
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800ceae:	f06f 0315 	mvn.w	r3, #21
 800ceb2:	617b      	str	r3, [r7, #20]
        const WinProperties_t * pxProps;

        do
        {
            IPTCPSocket_t * pxTCP = &( pxSocket->u.xTCP );
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	3358      	adds	r3, #88	@ 0x58
 800ceb8:	613b      	str	r3, [r7, #16]

            if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cec0:	2b06      	cmp	r3, #6
 800cec2:	d13f      	bne.n	800cf44 <prvSetOptionTCPWindows+0xa0>
            {
                FreeRTOS_debug_printf( ( "Set SO_WIN_PROP: wrong socket type\n" ) );
                break; /* will return -pdFREERTOS_ERRNO_EINVAL */
            }

            pxProps = ( const WinProperties_t * ) pvOptionValue;
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	60fb      	str	r3, [r7, #12]

            /* Validity of txStream will be checked by the function below. */
            xReturn = prvSockopt_so_buffer( pxSocket, FREERTOS_SO_SNDBUF, &( pxProps->lTxBufSize ) );
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	461a      	mov	r2, r3
 800cecc:	2104      	movs	r1, #4
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f7ff ff4a 	bl	800cd68 <prvSockopt_so_buffer>
 800ced4:	6178      	str	r0, [r7, #20]

            if( xReturn != 0 )
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d135      	bne.n	800cf48 <prvSetOptionTCPWindows+0xa4>
            {
                break; /* will return an error. */
            }

            xReturn = prvSockopt_so_buffer( pxSocket, FREERTOS_SO_RCVBUF, &( pxProps->lRxBufSize ) );
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	3308      	adds	r3, #8
 800cee0:	461a      	mov	r2, r3
 800cee2:	2105      	movs	r1, #5
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f7ff ff3f 	bl	800cd68 <prvSockopt_so_buffer>
 800ceea:	6178      	str	r0, [r7, #20]

            if( xReturn != 0 )
 800ceec:	697b      	ldr	r3, [r7, #20]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d12c      	bne.n	800cf4c <prvSetOptionTCPWindows+0xa8>
                break; /* will return an error. */
            }

            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                pxTCP->uxRxWinSize = ( uint32_t ) pxProps->lRxWinSize; /* Fixed value: size of the TCP reception window */
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	68db      	ldr	r3, [r3, #12]
 800cef6:	461a      	mov	r2, r3
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
                pxTCP->uxTxWinSize = ( uint32_t ) pxProps->lTxWinSize; /* Fixed value: size of the TCP transmit window */
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	685b      	ldr	r3, [r3, #4]
 800cf02:	461a      	mov	r2, r3
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
            }
            #endif

            /* In case the socket has already initialised its tcpWin,
             * adapt the window size parameters */
            if( pxTCP->xTCPWindow.u.bits.bHasInit != pdFALSE_UNSIGNED )
 800cf0a:	693b      	ldr	r3, [r7, #16]
 800cf0c:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800cf10:	f003 0301 	and.w	r3, r3, #1
 800cf14:	b2db      	uxtb	r3, r3
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d019      	beq.n	800cf4e <prvSetOptionTCPWindows+0xaa>
            {
                pxTCP->xTCPWindow.xSize.ulRxWindowLength = ( uint32_t ) ( pxTCP->uxRxWinSize * pxTCP->usMSS );
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800cf20:	693a      	ldr	r2, [r7, #16]
 800cf22:	8bd2      	ldrh	r2, [r2, #30]
 800cf24:	fb03 f202 	mul.w	r2, r3, r2
 800cf28:	693b      	ldr	r3, [r7, #16]
 800cf2a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                pxTCP->xTCPWindow.xSize.ulTxWindowLength = ( uint32_t ) ( pxTCP->uxTxWinSize * pxTCP->usMSS );
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800cf34:	693a      	ldr	r2, [r7, #16]
 800cf36:	8bd2      	ldrh	r2, [r2, #30]
 800cf38:	fb03 f202 	mul.w	r2, r3, r2
 800cf3c:	693b      	ldr	r3, [r7, #16]
 800cf3e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 800cf42:	e004      	b.n	800cf4e <prvSetOptionTCPWindows+0xaa>
                break; /* will return -pdFREERTOS_ERRNO_EINVAL */
 800cf44:	bf00      	nop
 800cf46:	e002      	b.n	800cf4e <prvSetOptionTCPWindows+0xaa>
                break; /* will return an error. */
 800cf48:	bf00      	nop
 800cf4a:	e000      	b.n	800cf4e <prvSetOptionTCPWindows+0xaa>
                break; /* will return an error. */
 800cf4c:	bf00      	nop
            }
        }
        while( ipFALSE_BOOL );

        return xReturn;
 800cf4e:	697b      	ldr	r3, [r7, #20]
    }
 800cf50:	4618      	mov	r0, r3
 800cf52:	3718      	adds	r7, #24
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}

0800cf58 <prvSetOptionLowHighWater>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The pointer that is passed by the application.
 */
    static BaseType_t prvSetOptionLowHighWater( FreeRTOS_Socket_t * pxSocket,
                                                const void * pvOptionValue )
    {
 800cf58:	b480      	push	{r7}
 800cf5a:	b085      	sub	sp, #20
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
 800cf60:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cf62:	f06f 0315 	mvn.w	r3, #21
 800cf66:	60fb      	str	r3, [r7, #12]
        const LowHighWater_t * pxLowHighWater = ( const LowHighWater_t * ) pvOptionValue;
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	60bb      	str	r3, [r7, #8]

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cf72:	2b06      	cmp	r3, #6
 800cf74:	d118      	bne.n	800cfa8 <prvSetOptionLowHighWater+0x50>
        {
            /* It is not allowed to access 'pxSocket->u.xTCP'. */
            FreeRTOS_debug_printf( ( "FREERTOS_SO_SET_LOW_HIGH_WATER: wrong socket type\n" ) );
        }
        else if( ( pxLowHighWater->uxLittleSpace >= pxLowHighWater->uxEnoughSpace ) ||
 800cf76:	68bb      	ldr	r3, [r7, #8]
 800cf78:	681a      	ldr	r2, [r3, #0]
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	685b      	ldr	r3, [r3, #4]
 800cf7e:	429a      	cmp	r2, r3
 800cf80:	d212      	bcs.n	800cfa8 <prvSetOptionLowHighWater+0x50>
                 ( pxLowHighWater->uxEnoughSpace > pxSocket->u.xTCP.uxRxStreamSize ) )
 800cf82:	68bb      	ldr	r3, [r7, #8]
 800cf84:	685a      	ldr	r2, [r3, #4]
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
        else if( ( pxLowHighWater->uxLittleSpace >= pxLowHighWater->uxEnoughSpace ) ||
 800cf8c:	429a      	cmp	r2, r3
 800cf8e:	d80b      	bhi.n	800cfa8 <prvSetOptionLowHighWater+0x50>
            FreeRTOS_debug_printf( ( "FREERTOS_SO_SET_LOW_HIGH_WATER: bad values\n" ) );
        }
        else
        {
            /* Send a STOP when buffer space drops below 'uxLittleSpace' bytes. */
            pxSocket->u.xTCP.uxLittleSpace = pxLowHighWater->uxLittleSpace;
 800cf90:	68bb      	ldr	r3, [r7, #8]
 800cf92:	681a      	ldr	r2, [r3, #0]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            /* Send a GO when buffer space grows above 'uxEnoughSpace' bytes. */
            pxSocket->u.xTCP.uxEnoughSpace = pxLowHighWater->uxEnoughSpace;
 800cf9a:	68bb      	ldr	r3, [r7, #8]
 800cf9c:	685a      	ldr	r2, [r3, #4]
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            xReturn = 0;
 800cfa4:	2300      	movs	r3, #0
 800cfa6:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
    }
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3714      	adds	r7, #20
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb4:	4770      	bx	lr

0800cfb6 <prvSetOptionSetFullSize>:
 * @param[in] pxSocket The socket whose options are being set.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionSetFullSize( FreeRTOS_Socket_t * pxSocket,
                                               const void * pvOptionValue )
    {
 800cfb6:	b580      	push	{r7, lr}
 800cfb8:	b084      	sub	sp, #16
 800cfba:	af00      	add	r7, sp, #0
 800cfbc:	6078      	str	r0, [r7, #4]
 800cfbe:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800cfc0:	f06f 0315 	mvn.w	r3, #21
 800cfc4:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800cfcc:	2b06      	cmp	r3, #6
 800cfce:	d126      	bne.n	800d01e <prvSetOptionSetFullSize+0x68>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d007      	beq.n	800cfe8 <prvSetOptionSetFullSize+0x32>
            {
                pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdTRUE_UNSIGNED;
 800cfd8:	687a      	ldr	r2, [r7, #4]
 800cfda:	f892 3124 	ldrb.w	r3, [r2, #292]	@ 0x124
 800cfde:	f043 0302 	orr.w	r3, r3, #2
 800cfe2:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124
 800cfe6:	e006      	b.n	800cff6 <prvSetOptionSetFullSize+0x40>
            }
            else
            {
                pxSocket->u.xTCP.xTCPWindow.u.bits.bSendFullSize = pdFALSE_UNSIGNED;
 800cfe8:	687a      	ldr	r2, [r7, #4]
 800cfea:	f892 3124 	ldrb.w	r3, [r2, #292]	@ 0x124
 800cfee:	f023 0302 	bic.w	r3, r3, #2
 800cff2:	f882 3124 	strb.w	r3, [r2, #292]	@ 0x124
            }

            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800cffc:	2b04      	cmp	r3, #4
 800cffe:	d90c      	bls.n	800d01a <prvSetOptionSetFullSize+0x64>
                ( FreeRTOS_outstanding( pxSocket ) != 0 ) )
 800d000:	6878      	ldr	r0, [r7, #4]
 800d002:	f000 fde1 	bl	800dbc8 <FreeRTOS_tx_size>
 800d006:	4603      	mov	r3, r0
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d006      	beq.n	800d01a <prvSetOptionSetFullSize+0x64>
            {
                /* There might be some data in the TX-stream, less than full-size,
                 * which equals a MSS.  Wake-up the IP-task to check this. */
                pxSocket->u.xTCP.usTimeout = 1U;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2201      	movs	r2, #1
 800d010:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800d014:	2007      	movs	r0, #7
 800d016:	f7fd fa1b 	bl	800a450 <xSendEventToIPTask>
            }

            xReturn = 0;
 800d01a:	2300      	movs	r3, #0
 800d01c:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d01e:	68fb      	ldr	r3, [r7, #12]
    }
 800d020:	4618      	mov	r0, r3
 800d022:	3710      	adds	r7, #16
 800d024:	46bd      	mov	sp, r7
 800d026:	bd80      	pop	{r7, pc}

0800d028 <prvSetOptionStopRX>:
 * @param[in] pxSocket The TCP socket used for the connection.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionStopRX( FreeRTOS_Socket_t * pxSocket,
                                          const void * pvOptionValue )
    {
 800d028:	b580      	push	{r7, lr}
 800d02a:	b084      	sub	sp, #16
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d032:	f06f 0315 	mvn.w	r3, #21
 800d036:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d03e:	2b06      	cmp	r3, #6
 800d040:	d122      	bne.n	800d088 <prvSetOptionStopRX+0x60>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800d042:	683b      	ldr	r3, [r7, #0]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d007      	beq.n	800d05a <prvSetOptionStopRX+0x32>
            {
                pxSocket->u.xTCP.bits.bRxStopped = pdTRUE_UNSIGNED;
 800d04a:	687a      	ldr	r2, [r7, #4]
 800d04c:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800d050:	f043 0304 	orr.w	r3, r3, #4
 800d054:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
 800d058:	e006      	b.n	800d068 <prvSetOptionStopRX+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bRxStopped = pdFALSE_UNSIGNED;
 800d05a:	687a      	ldr	r2, [r7, #4]
 800d05c:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800d060:	f023 0304 	bic.w	r3, r3, #4
 800d064:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            }

            pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800d068:	687a      	ldr	r2, [r7, #4]
 800d06a:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800d06e:	f043 0301 	orr.w	r3, r3, #1
 800d072:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.usTimeout = 1U; /* to set/clear bRxStopped */
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2201      	movs	r2, #1
 800d07a:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800d07e:	2007      	movs	r0, #7
 800d080:	f7fd f9e6 	bl	800a450 <xSendEventToIPTask>
            xReturn = 0;
 800d084:	2300      	movs	r3, #0
 800d086:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d088:	68fb      	ldr	r3, [r7, #12]
    }
 800d08a:	4618      	mov	r0, r3
 800d08c:	3710      	adds	r7, #16
 800d08e:	46bd      	mov	sp, r7
 800d090:	bd80      	pop	{r7, pc}

0800d092 <prvSetOptionTimeout>:
 *            otherwise handle the option `FREERTOS_SO_RCVTIMEO`.
 */
static void prvSetOptionTimeout( FreeRTOS_Socket_t * pxSocket,
                                 const void * pvOptionValue,
                                 BaseType_t xForSend )
{
 800d092:	b480      	push	{r7}
 800d094:	b087      	sub	sp, #28
 800d096:	af00      	add	r7, sp, #0
 800d098:	60f8      	str	r0, [r7, #12]
 800d09a:	60b9      	str	r1, [r7, #8]
 800d09c:	607a      	str	r2, [r7, #4]
    TickType_t xBlockTime = *( ( const TickType_t * ) pvOptionValue );
 800d09e:	68bb      	ldr	r3, [r7, #8]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	617b      	str	r3, [r7, #20]

    if( xForSend == pdTRUE )
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2b01      	cmp	r3, #1
 800d0a8:	d10f      	bne.n	800d0ca <prvSetOptionTimeout+0x38>
    {
        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d0b0:	2b11      	cmp	r3, #17
 800d0b2:	d106      	bne.n	800d0c2 <prvSetOptionTimeout+0x30>
        {
            /* The send time out is capped for the reason stated in the
             * comments where ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS is defined
             * in FreeRTOSIPConfig.h (assuming an official configuration file
             * is being used. */
            if( xBlockTime > ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS )
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d0ba:	d902      	bls.n	800d0c2 <prvSetOptionTimeout+0x30>
            {
                xBlockTime = ipconfigUDP_MAX_SEND_BLOCK_TIME_TICKS;
 800d0bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d0c0:	617b      	str	r3, [r7, #20]
            /* For TCP socket, it isn't necessary to limit the blocking time
             * because  the FreeRTOS_send() function does not wait for a network
             * buffer to become available. */
        }

        pxSocket->xSendBlockTime = xBlockTime;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	697a      	ldr	r2, [r7, #20]
 800d0c6:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    else
    {
        pxSocket->xReceiveBlockTime = xBlockTime;
    }
}
 800d0c8:	e002      	b.n	800d0d0 <prvSetOptionTimeout+0x3e>
        pxSocket->xReceiveBlockTime = xBlockTime;
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	697a      	ldr	r2, [r7, #20]
 800d0ce:	621a      	str	r2, [r3, #32]
}
 800d0d0:	bf00      	nop
 800d0d2:	371c      	adds	r7, #28
 800d0d4:	46bd      	mov	sp, r7
 800d0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0da:	4770      	bx	lr

0800d0dc <prvSetOptionReuseListenSocket>:
 * @param[in] pxSocket The TCP socket used for the connection.
 * @param[in] pvOptionValue The option name like FREERTOS_SO_xxx_HANDLER.
 */
    static BaseType_t prvSetOptionReuseListenSocket( FreeRTOS_Socket_t * pxSocket,
                                                     const void * pvOptionValue )
    {
 800d0dc:	b480      	push	{r7}
 800d0de:	b085      	sub	sp, #20
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
 800d0e4:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d0e6:	f06f 0315 	mvn.w	r3, #21
 800d0ea:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d0f2:	2b06      	cmp	r3, #6
 800d0f4:	d114      	bne.n	800d120 <prvSetOptionReuseListenSocket+0x44>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d007      	beq.n	800d10e <prvSetOptionReuseListenSocket+0x32>
            {
                pxSocket->u.xTCP.bits.bReuseSocket = pdTRUE_UNSIGNED;
 800d0fe:	687a      	ldr	r2, [r7, #4]
 800d100:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d104:	f043 0308 	orr.w	r3, r3, #8
 800d108:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800d10c:	e006      	b.n	800d11c <prvSetOptionReuseListenSocket+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bReuseSocket = pdFALSE_UNSIGNED;
 800d10e:	687a      	ldr	r2, [r7, #4]
 800d110:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d114:	f023 0308 	bic.w	r3, r3, #8
 800d118:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            xReturn = 0;
 800d11c:	2300      	movs	r3, #0
 800d11e:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d120:	68fb      	ldr	r3, [r7, #12]
    }
 800d122:	4618      	mov	r0, r3
 800d124:	3714      	adds	r7, #20
 800d126:	46bd      	mov	sp, r7
 800d128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12c:	4770      	bx	lr

0800d12e <prvSetOptionCloseAfterSend>:
 * @param[in] pvOptionValue A pointer to a binary value of size
 *            BaseType_t.
 */
    static BaseType_t prvSetOptionCloseAfterSend( FreeRTOS_Socket_t * pxSocket,
                                                  const void * pvOptionValue )
    {
 800d12e:	b480      	push	{r7}
 800d130:	b085      	sub	sp, #20
 800d132:	af00      	add	r7, sp, #0
 800d134:	6078      	str	r0, [r7, #4]
 800d136:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d138:	f06f 0315 	mvn.w	r3, #21
 800d13c:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d144:	2b06      	cmp	r3, #6
 800d146:	d114      	bne.n	800d172 <prvSetOptionCloseAfterSend+0x44>
        {
            if( *( ( const BaseType_t * ) pvOptionValue ) != 0 )
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d007      	beq.n	800d160 <prvSetOptionCloseAfterSend+0x32>
            {
                pxSocket->u.xTCP.bits.bCloseAfterSend = pdTRUE_UNSIGNED;
 800d150:	687a      	ldr	r2, [r7, #4]
 800d152:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d156:	f043 0310 	orr.w	r3, r3, #16
 800d15a:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800d15e:	e006      	b.n	800d16e <prvSetOptionCloseAfterSend+0x40>
            }
            else
            {
                pxSocket->u.xTCP.bits.bCloseAfterSend = pdFALSE_UNSIGNED;
 800d160:	687a      	ldr	r2, [r7, #4]
 800d162:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d166:	f023 0310 	bic.w	r3, r3, #16
 800d16a:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            xReturn = 0;
 800d16e:	2300      	movs	r3, #0
 800d170:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800d172:	68fb      	ldr	r3, [r7, #12]
    }
 800d174:	4618      	mov	r0, r3
 800d176:	3714      	adds	r7, #20
 800d178:	46bd      	mov	sp, r7
 800d17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17e:	4770      	bx	lr

0800d180 <FreeRTOS_setsockopt>:
BaseType_t FreeRTOS_setsockopt( Socket_t xSocket,
                                int32_t lLevel,
                                int32_t lOptionName,
                                const void * pvOptionValue,
                                size_t uxOptionLength )
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b086      	sub	sp, #24
 800d184:	af00      	add	r7, sp, #0
 800d186:	60f8      	str	r0, [r7, #12]
 800d188:	60b9      	str	r1, [r7, #8]
 800d18a:	607a      	str	r2, [r7, #4]
 800d18c:	603b      	str	r3, [r7, #0]
/* The standard Berkeley function returns 0 for success. */
    BaseType_t xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d18e:	f06f 0315 	mvn.w	r3, #21
 800d192:	617b      	str	r3, [r7, #20]
    FreeRTOS_Socket_t * pxSocket;

    pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	613b      	str	r3, [r7, #16]
    /* The function prototype is designed to maintain the expected Berkeley
     * sockets standard, but this implementation does not use all the parameters. */
    ( void ) lLevel;
    ( void ) uxOptionLength;

    if( xSocketValid( pxSocket ) == pdTRUE )
 800d198:	6938      	ldr	r0, [r7, #16]
 800d19a:	f000 fd81 	bl	800dca0 <xSocketValid>
 800d19e:	4603      	mov	r3, r0
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	f040 80a5 	bne.w	800d2f0 <FreeRTOS_setsockopt+0x170>
    {
        switch( lOptionName )
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	2b12      	cmp	r3, #18
 800d1aa:	f200 809d 	bhi.w	800d2e8 <FreeRTOS_setsockopt+0x168>
 800d1ae:	a201      	add	r2, pc, #4	@ (adr r2, 800d1b4 <FreeRTOS_setsockopt+0x34>)
 800d1b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1b4:	0800d201 	.word	0x0800d201
 800d1b8:	0800d211 	.word	0x0800d211
 800d1bc:	0800d239 	.word	0x0800d239
 800d1c0:	0800d279 	.word	0x0800d279
 800d1c4:	0800d29f 	.word	0x0800d29f
 800d1c8:	0800d29f 	.word	0x0800d29f
 800d1cc:	0800d26b 	.word	0x0800d26b
 800d1d0:	0800d26b 	.word	0x0800d26b
 800d1d4:	0800d26b 	.word	0x0800d26b
 800d1d8:	0800d26b 	.word	0x0800d26b
 800d1dc:	0800d26b 	.word	0x0800d26b
 800d1e0:	0800d2b9 	.word	0x0800d2b9
 800d1e4:	0800d2c5 	.word	0x0800d2c5
 800d1e8:	0800d2ad 	.word	0x0800d2ad
 800d1ec:	0800d2d1 	.word	0x0800d2d1
 800d1f0:	0800d2dd 	.word	0x0800d2dd
 800d1f4:	0800d221 	.word	0x0800d221
 800d1f8:	0800d287 	.word	0x0800d287
 800d1fc:	0800d293 	.word	0x0800d293
        {
            case FREERTOS_SO_RCVTIMEO:
                /* Receive time out. */
                prvSetOptionTimeout( pxSocket, pvOptionValue, pdFALSE );
 800d200:	2200      	movs	r2, #0
 800d202:	6839      	ldr	r1, [r7, #0]
 800d204:	6938      	ldr	r0, [r7, #16]
 800d206:	f7ff ff44 	bl	800d092 <prvSetOptionTimeout>
                xReturn = 0;
 800d20a:	2300      	movs	r3, #0
 800d20c:	617b      	str	r3, [r7, #20]
                break;
 800d20e:	e074      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>

            case FREERTOS_SO_SNDTIMEO:
                prvSetOptionTimeout( pxSocket, pvOptionValue, pdTRUE );
 800d210:	2201      	movs	r2, #1
 800d212:	6839      	ldr	r1, [r7, #0]
 800d214:	6938      	ldr	r0, [r7, #16]
 800d216:	f7ff ff3c 	bl	800d092 <prvSetOptionTimeout>
                xReturn = 0;
 800d21a:	2300      	movs	r3, #0
 800d21c:	617b      	str	r3, [r7, #20]
                break;
 800d21e:	e06c      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>

                #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                    case FREERTOS_SO_UDP_MAX_RX_PACKETS:

                        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_UDP )
 800d220:	693b      	ldr	r3, [r7, #16]
 800d222:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800d226:	2b11      	cmp	r3, #17
 800d228:	d166      	bne.n	800d2f8 <FreeRTOS_setsockopt+0x178>
                        {
                            break; /* will return -pdFREERTOS_ERRNO_EINVAL */
                        }

                        pxSocket->u.xUDP.uxMaxPackets = *( ( const UBaseType_t * ) pvOptionValue );
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	681a      	ldr	r2, [r3, #0]
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	66da      	str	r2, [r3, #108]	@ 0x6c
                        xReturn = 0;
 800d232:	2300      	movs	r3, #0
 800d234:	617b      	str	r3, [r7, #20]
                        break;
 800d236:	e060      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>
            case FREERTOS_SO_UDPCKSUM_OUT:

                /* Turn calculating of the UDP checksum on/off for this socket. If pvOptionValue
                 * is anything else than NULL, the checksum generation will be turned on. */

                if( pvOptionValue == NULL )
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d109      	bne.n	800d252 <FreeRTOS_setsockopt+0xd2>
                {
                    pxSocket->ucSocketOptions &= ( ( uint8_t ) ~( ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT ) );
 800d23e:	693b      	ldr	r3, [r7, #16]
 800d240:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800d244:	f023 0302 	bic.w	r3, r3, #2
 800d248:	b2da      	uxtb	r2, r3
 800d24a:	693b      	ldr	r3, [r7, #16]
 800d24c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800d250:	e008      	b.n	800d264 <FreeRTOS_setsockopt+0xe4>
                }
                else
                {
                    pxSocket->ucSocketOptions |= ( uint8_t ) FREERTOS_SO_UDPCKSUM_OUT;
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800d258:	f043 0302 	orr.w	r3, r3, #2
 800d25c:	b2da      	uxtb	r2, r3
 800d25e:	693b      	ldr	r3, [r7, #16]
 800d260:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                }

                xReturn = 0;
 800d264:	2300      	movs	r3, #0
 800d266:	617b      	str	r3, [r7, #20]
                break;
 800d268:	e047      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>
                        case FREERTOS_SO_TCP_RECV_HANDLER: /* Install a callback for receiving TCP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                        case FREERTOS_SO_TCP_SENT_HANDLER: /* Install a callback for sending TCP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                    #endif /* ipconfigUSE_TCP */
                    case FREERTOS_SO_UDP_RECV_HANDLER:     /* Install a callback for receiving UDP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                    case FREERTOS_SO_UDP_SENT_HANDLER:     /* Install a callback for sending UDP data. Supply pointer to 'F_TCP_UDP_Handler_t' (see below) */
                        xReturn = prvSetOptionCallback( pxSocket, lOptionName, pvOptionValue );
 800d26a:	683a      	ldr	r2, [r7, #0]
 800d26c:	6879      	ldr	r1, [r7, #4]
 800d26e:	6938      	ldr	r0, [r7, #16]
 800d270:	f7ff fdbe 	bl	800cdf0 <prvSetOptionCallback>
 800d274:	6178      	str	r0, [r7, #20]
                        break;
 800d276:	e040      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>
                #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE != 0 )

                    /* Each socket has a semaphore on which the using task normally
                     * sleeps. */
                    case FREERTOS_SO_SET_SEMAPHORE:
                        pxSocket->pxUserSemaphore = *( ( SemaphoreHandle_t * ) pvOptionValue );
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	681a      	ldr	r2, [r3, #0]
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	63da      	str	r2, [r3, #60]	@ 0x3c
                        xReturn = 0;
 800d280:	2300      	movs	r3, #0
 800d282:	617b      	str	r3, [r7, #20]
                        break;
 800d284:	e039      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>
                        /* MISRA Ref 11.1.1 [ Conversion between pointer to
                         * a function and another type ] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-111 */
                        /* coverity[misra_c_2012_rule_11_8_violation] */
                        /* coverity[misra_c_2012_rule_11_1_violation] */
                        pxSocket->pxUserWakeCallback = ( SocketWakeupCallback_t ) pvOptionValue;
 800d286:	683a      	ldr	r2, [r7, #0]
 800d288:	693b      	ldr	r3, [r7, #16]
 800d28a:	641a      	str	r2, [r3, #64]	@ 0x40
                        ipconfigISO_STRICTNESS_VIOLATION_END;
                        xReturn = 0;
 800d28c:	2300      	movs	r3, #0
 800d28e:	617b      	str	r3, [r7, #20]
                        break;
 800d290:	e033      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>
                #endif /* ipconfigSOCKET_HAS_USER_WAKE_CALLBACK */

                #if ( ipconfigUSE_TCP != 0 )
                    case FREERTOS_SO_SET_LOW_HIGH_WATER:
                        xReturn = prvSetOptionLowHighWater( pxSocket, pvOptionValue );
 800d292:	6839      	ldr	r1, [r7, #0]
 800d294:	6938      	ldr	r0, [r7, #16]
 800d296:	f7ff fe5f 	bl	800cf58 <prvSetOptionLowHighWater>
 800d29a:	6178      	str	r0, [r7, #20]
                        break;
 800d29c:	e02d      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_SNDBUF: /* Set the size of the send buffer, in units of MSS (TCP only) */
                    case FREERTOS_SO_RCVBUF: /* Set the size of the receive buffer, in units of MSS (TCP only) */
                        xReturn = prvSockopt_so_buffer( pxSocket, lOptionName, pvOptionValue );
 800d29e:	683a      	ldr	r2, [r7, #0]
 800d2a0:	6879      	ldr	r1, [r7, #4]
 800d2a2:	6938      	ldr	r0, [r7, #16]
 800d2a4:	f7ff fd60 	bl	800cd68 <prvSockopt_so_buffer>
 800d2a8:	6178      	str	r0, [r7, #20]
                        break;
 800d2aa:	e026      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_WIN_PROPERTIES: /* Set all buffer and window properties in one call, parameter is pointer to WinProperties_t */
                        xReturn = prvSetOptionTCPWindows( pxSocket, pvOptionValue );
 800d2ac:	6839      	ldr	r1, [r7, #0]
 800d2ae:	6938      	ldr	r0, [r7, #16]
 800d2b0:	f7ff fdf8 	bl	800cea4 <prvSetOptionTCPWindows>
 800d2b4:	6178      	str	r0, [r7, #20]
                        break;
 800d2b6:	e020      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_REUSE_LISTEN_SOCKET: /* If true, the server-socket will turn into a connected socket */
                        xReturn = prvSetOptionReuseListenSocket( pxSocket, pvOptionValue );
 800d2b8:	6839      	ldr	r1, [r7, #0]
 800d2ba:	6938      	ldr	r0, [r7, #16]
 800d2bc:	f7ff ff0e 	bl	800d0dc <prvSetOptionReuseListenSocket>
 800d2c0:	6178      	str	r0, [r7, #20]
                        break;
 800d2c2:	e01a      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_CLOSE_AFTER_SEND: /* As soon as the last byte has been transmitted, finalise the connection */
                        xReturn = prvSetOptionCloseAfterSend( pxSocket, pvOptionValue );
 800d2c4:	6839      	ldr	r1, [r7, #0]
 800d2c6:	6938      	ldr	r0, [r7, #16]
 800d2c8:	f7ff ff31 	bl	800d12e <prvSetOptionCloseAfterSend>
 800d2cc:	6178      	str	r0, [r7, #20]
                        break;
 800d2ce:	e014      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_SET_FULL_SIZE: /* Refuse to send packets smaller than MSS  */
                        xReturn = prvSetOptionSetFullSize( pxSocket, pvOptionValue );
 800d2d0:	6839      	ldr	r1, [r7, #0]
 800d2d2:	6938      	ldr	r0, [r7, #16]
 800d2d4:	f7ff fe6f 	bl	800cfb6 <prvSetOptionSetFullSize>
 800d2d8:	6178      	str	r0, [r7, #20]
                        break;
 800d2da:	e00e      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>

                    case FREERTOS_SO_STOP_RX: /* Refuse to receive more packets. */
                        xReturn = prvSetOptionStopRX( pxSocket, pvOptionValue );
 800d2dc:	6839      	ldr	r1, [r7, #0]
 800d2de:	6938      	ldr	r0, [r7, #16]
 800d2e0:	f7ff fea2 	bl	800d028 <prvSetOptionStopRX>
 800d2e4:	6178      	str	r0, [r7, #20]
                        break;
 800d2e6:	e008      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>
                #endif /* ipconfigUSE_TCP == 1 */

            default:
                /* No other options are handled. */
                xReturn = -pdFREERTOS_ERRNO_ENOPROTOOPT;
 800d2e8:	f06f 036c 	mvn.w	r3, #108	@ 0x6c
 800d2ec:	617b      	str	r3, [r7, #20]
                break;
 800d2ee:	e004      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>
        }
    }
    else
    {
        xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800d2f0:	f06f 0315 	mvn.w	r3, #21
 800d2f4:	617b      	str	r3, [r7, #20]
 800d2f6:	e000      	b.n	800d2fa <FreeRTOS_setsockopt+0x17a>
                            break; /* will return -pdFREERTOS_ERRNO_EINVAL */
 800d2f8:	bf00      	nop
    }

    return xReturn;
 800d2fa:	697b      	ldr	r3, [r7, #20]
} /* Tested */
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	3718      	adds	r7, #24
 800d300:	46bd      	mov	sp, r7
 800d302:	bd80      	pop	{r7, pc}

0800d304 <prvGetPrivatePortNumber>:
 *
 * @return If an available protocol port is found then that port number is returned.
 *         Or else, 0 is returned.
 */
static uint16_t prvGetPrivatePortNumber( BaseType_t xProtocol )
{
 800d304:	b580      	push	{r7, lr}
 800d306:	b086      	sub	sp, #24
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
    const uint16_t usEphemeralPortCount =
 800d30c:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800d310:	81fb      	strh	r3, [r7, #14]
        socketAUTO_PORT_ALLOCATION_MAX_NUMBER - ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER - 1U );
    uint16_t usIterations = usEphemeralPortCount;
 800d312:	89fb      	ldrh	r3, [r7, #14]
 800d314:	82fb      	strh	r3, [r7, #22]
    uint32_t ulRandomSeed = 0;
 800d316:	2300      	movs	r3, #0
 800d318:	60bb      	str	r3, [r7, #8]
    uint16_t usResult = 0;
 800d31a:	2300      	movs	r3, #0
 800d31c:	82bb      	strh	r3, [r7, #20]
    const List_t * pxList;

    #if ipconfigUSE_TCP == 1
        if( xProtocol == ( BaseType_t ) FREERTOS_IPPROTO_TCP )
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	2b06      	cmp	r3, #6
 800d322:	d102      	bne.n	800d32a <prvGetPrivatePortNumber+0x26>
        {
            pxList = &xBoundTCPSocketsList;
 800d324:	4b18      	ldr	r3, [pc, #96]	@ (800d388 <prvGetPrivatePortNumber+0x84>)
 800d326:	613b      	str	r3, [r7, #16]
 800d328:	e001      	b.n	800d32e <prvGetPrivatePortNumber+0x2a>
        }
        else
    #endif
    {
        pxList = &xBoundUDPSocketsList;
 800d32a:	4b18      	ldr	r3, [pc, #96]	@ (800d38c <prvGetPrivatePortNumber+0x88>)
 800d32c:	613b      	str	r3, [r7, #16]
    /* Find the next available port using the random seed as a starting
     * point. */
    do
    {
        /* Only proceed if the random number generator succeeded. */
        if( xApplicationGetRandomNumber( &( ulRandomSeed ) ) == pdFALSE )
 800d32e:	f107 0308 	add.w	r3, r7, #8
 800d332:	4618      	mov	r0, r3
 800d334:	f7fa feae 	bl	8008094 <xApplicationGetRandomNumber>
 800d338:	4603      	mov	r3, r0
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d01c      	beq.n	800d378 <prvGetPrivatePortNumber+0x74>
            break;
        }

        /* Map the random to a candidate port. */
        usResult = ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER +
                                  ( ( ( uint16_t ) ulRandomSeed ) % usEphemeralPortCount ) );
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	b29b      	uxth	r3, r3
        usResult = ( uint16_t ) ( socketAUTO_PORT_ALLOCATION_START_NUMBER +
 800d342:	89fa      	ldrh	r2, [r7, #14]
 800d344:	fbb3 f1f2 	udiv	r1, r3, r2
 800d348:	fb01 f202 	mul.w	r2, r1, r2
 800d34c:	1a9b      	subs	r3, r3, r2
 800d34e:	b29b      	uxth	r3, r3
 800d350:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d354:	82bb      	strh	r3, [r7, #20]

        /* Check if there's already an open socket with the same protocol
         * and port. */
        if( NULL == pxListFindListItemWithValue(
 800d356:	8abb      	ldrh	r3, [r7, #20]
 800d358:	4619      	mov	r1, r3
 800d35a:	6938      	ldr	r0, [r7, #16]
 800d35c:	f000 f818 	bl	800d390 <pxListFindListItemWithValue>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d00a      	beq.n	800d37c <prvGetPrivatePortNumber+0x78>
            usResult = FreeRTOS_htons( usResult );
            break;
        }
        else
        {
            usResult = 0;
 800d366:	2300      	movs	r3, #0
 800d368:	82bb      	strh	r3, [r7, #20]
        }

        usIterations--;
 800d36a:	8afb      	ldrh	r3, [r7, #22]
 800d36c:	3b01      	subs	r3, #1
 800d36e:	82fb      	strh	r3, [r7, #22]
    }
    while( usIterations > 0U );
 800d370:	8afb      	ldrh	r3, [r7, #22]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d1db      	bne.n	800d32e <prvGetPrivatePortNumber+0x2a>
 800d376:	e002      	b.n	800d37e <prvGetPrivatePortNumber+0x7a>
            break;
 800d378:	bf00      	nop
 800d37a:	e000      	b.n	800d37e <prvGetPrivatePortNumber+0x7a>
            break;
 800d37c:	bf00      	nop

    return usResult;
 800d37e:	8abb      	ldrh	r3, [r7, #20]
}
 800d380:	4618      	mov	r0, r3
 800d382:	3718      	adds	r7, #24
 800d384:	46bd      	mov	sp, r7
 800d386:	bd80      	pop	{r7, pc}
 800d388:	200024b4 	.word	0x200024b4
 800d38c:	200024a0 	.word	0x200024a0

0800d390 <pxListFindListItemWithValue>:
 * @return The list item holding the value being searched for. If nothing is found,
 *         then a NULL is returned.
 */
static const ListItem_t * pxListFindListItemWithValue( const List_t * pxList,
                                                       TickType_t xWantedItemValue )
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b086      	sub	sp, #24
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
 800d398:	6039      	str	r1, [r7, #0]
    const ListItem_t * pxResult = NULL;
 800d39a:	2300      	movs	r3, #0
 800d39c:	617b      	str	r3, [r7, #20]

    if( ( xIPIsNetworkTaskReady() != pdFALSE ) && ( pxList != NULL ) )
 800d39e:	f7fd fba7 	bl	800aaf0 <xIPIsNetworkTaskReady>
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d018      	beq.n	800d3da <pxListFindListItemWithValue+0x4a>
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d015      	beq.n	800d3da <pxListFindListItemWithValue+0x4a>
        const ListItem_t * pxIterator;

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxList->xListEnd ) );
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	3308      	adds	r3, #8
 800d3b2:	60fb      	str	r3, [r7, #12]

        for( pxIterator = listGET_HEAD_ENTRY( pxList );
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	68db      	ldr	r3, [r3, #12]
 800d3b8:	613b      	str	r3, [r7, #16]
 800d3ba:	e00a      	b.n	800d3d2 <pxListFindListItemWithValue+0x42>
             pxIterator != pxEnd;
             pxIterator = listGET_NEXT( pxIterator ) )
        {
            if( listGET_LIST_ITEM_VALUE( pxIterator ) == xWantedItemValue )
 800d3bc:	693b      	ldr	r3, [r7, #16]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	683a      	ldr	r2, [r7, #0]
 800d3c2:	429a      	cmp	r2, r3
 800d3c4:	d102      	bne.n	800d3cc <pxListFindListItemWithValue+0x3c>
            {
                pxResult = pxIterator;
 800d3c6:	693b      	ldr	r3, [r7, #16]
 800d3c8:	617b      	str	r3, [r7, #20]
                break;
 800d3ca:	e006      	b.n	800d3da <pxListFindListItemWithValue+0x4a>
             pxIterator = listGET_NEXT( pxIterator ) )
 800d3cc:	693b      	ldr	r3, [r7, #16]
 800d3ce:	685b      	ldr	r3, [r3, #4]
 800d3d0:	613b      	str	r3, [r7, #16]
             pxIterator != pxEnd;
 800d3d2:	693a      	ldr	r2, [r7, #16]
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	429a      	cmp	r2, r3
 800d3d8:	d1f0      	bne.n	800d3bc <pxListFindListItemWithValue+0x2c>
            }
        }
    }

    return pxResult;
 800d3da:	697b      	ldr	r3, [r7, #20]
} /* Tested */
 800d3dc:	4618      	mov	r0, r3
 800d3de:	3718      	adds	r7, #24
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	bd80      	pop	{r7, pc}

0800d3e4 <pxUDPSocketLookup>:
 *                         is to be found.
 *
 * @return The socket owning the port if found or else NULL.
 */
FreeRTOS_Socket_t * pxUDPSocketLookup( UBaseType_t uxLocalPort )
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b086      	sub	sp, #24
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
    const ListItem_t * pxListItem;
    FreeRTOS_Socket_t * pxSocket = NULL;
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	617b      	str	r3, [r7, #20]

    /* Looking up a socket is quite simple, find a match with the local port.
     *
     * See if there is a list item associated with the port number on the
     * list of bound sockets. */
    pxListItem = pxListFindListItemWithValue( &xBoundUDPSocketsList, ( TickType_t ) uxLocalPort );
 800d3f0:	6879      	ldr	r1, [r7, #4]
 800d3f2:	4810      	ldr	r0, [pc, #64]	@ (800d434 <pxUDPSocketLookup+0x50>)
 800d3f4:	f7ff ffcc 	bl	800d390 <pxListFindListItemWithValue>
 800d3f8:	6138      	str	r0, [r7, #16]

    if( pxListItem != NULL )
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d013      	beq.n	800d428 <pxUDPSocketLookup+0x44>
    {
        /* The owner of the list item is the socket itself. */
        pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxListItem ) );
 800d400:	693b      	ldr	r3, [r7, #16]
 800d402:	68db      	ldr	r3, [r3, #12]
 800d404:	617b      	str	r3, [r7, #20]
        configASSERT( pxSocket != NULL );
 800d406:	697b      	ldr	r3, [r7, #20]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d10d      	bne.n	800d428 <pxUDPSocketLookup+0x44>
	__asm volatile
 800d40c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d410:	b672      	cpsid	i
 800d412:	f383 8811 	msr	BASEPRI, r3
 800d416:	f3bf 8f6f 	isb	sy
 800d41a:	f3bf 8f4f 	dsb	sy
 800d41e:	b662      	cpsie	i
 800d420:	60fb      	str	r3, [r7, #12]
}
 800d422:	bf00      	nop
 800d424:	bf00      	nop
 800d426:	e7fd      	b.n	800d424 <pxUDPSocketLookup+0x40>
    }

    return pxSocket;
 800d428:	697b      	ldr	r3, [r7, #20]
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3718      	adds	r7, #24
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	bf00      	nop
 800d434:	200024a0 	.word	0x200024a0

0800d438 <FreeRTOS_inet_ntoa>:
 * @return The pointer returned will be same as pcBuffer and will have the address
 *         stored in the location.
 */
const char * FreeRTOS_inet_ntoa( uint32_t ulIPAddress,
                                 char * pcBuffer )
{
 800d438:	b480      	push	{r7}
 800d43a:	b08b      	sub	sp, #44	@ 0x2c
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
 800d440:	6039      	str	r1, [r7, #0]
    socklen_t uxNibble;
    socklen_t uxIndex = 0;
 800d442:	2300      	movs	r3, #0
 800d444:	623b      	str	r3, [r7, #32]
    const uint8_t * pucAddress = ( const uint8_t * ) &( ulIPAddress );
 800d446:	1d3b      	adds	r3, r7, #4
 800d448:	617b      	str	r3, [r7, #20]
    const char * pcResult = pcBuffer;
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	613b      	str	r3, [r7, #16]

    for( uxNibble = 0; uxNibble < ipSIZE_OF_IPv4_ADDRESS; uxNibble++ )
 800d44e:	2300      	movs	r3, #0
 800d450:	627b      	str	r3, [r7, #36]	@ 0x24
 800d452:	e062      	b.n	800d51a <FreeRTOS_inet_ntoa+0xe2>
    {
        uint8_t pucDigits[ sockDIGIT_COUNT ];
        uint8_t ucValue = pucAddress[ uxNibble ];
 800d454:	697a      	ldr	r2, [r7, #20]
 800d456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d458:	4413      	add	r3, r2
 800d45a:	781b      	ldrb	r3, [r3, #0]
 800d45c:	77fb      	strb	r3, [r7, #31]
        socklen_t uxSource = ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U;
 800d45e:	2302      	movs	r3, #2
 800d460:	61bb      	str	r3, [r7, #24]

        for( ; ; )
        {
            pucDigits[ uxSource ] = ucValue % ( uint8_t ) 10U;
 800d462:	7ffa      	ldrb	r2, [r7, #31]
 800d464:	4b32      	ldr	r3, [pc, #200]	@ (800d530 <FreeRTOS_inet_ntoa+0xf8>)
 800d466:	fba3 1302 	umull	r1, r3, r3, r2
 800d46a:	08d9      	lsrs	r1, r3, #3
 800d46c:	460b      	mov	r3, r1
 800d46e:	009b      	lsls	r3, r3, #2
 800d470:	440b      	add	r3, r1
 800d472:	005b      	lsls	r3, r3, #1
 800d474:	1ad3      	subs	r3, r2, r3
 800d476:	b2d9      	uxtb	r1, r3
 800d478:	f107 020c 	add.w	r2, r7, #12
 800d47c:	69bb      	ldr	r3, [r7, #24]
 800d47e:	4413      	add	r3, r2
 800d480:	460a      	mov	r2, r1
 800d482:	701a      	strb	r2, [r3, #0]
            ucValue /= ( uint8_t ) 10U;
 800d484:	7ffb      	ldrb	r3, [r7, #31]
 800d486:	4a2a      	ldr	r2, [pc, #168]	@ (800d530 <FreeRTOS_inet_ntoa+0xf8>)
 800d488:	fba2 2303 	umull	r2, r3, r2, r3
 800d48c:	08db      	lsrs	r3, r3, #3
 800d48e:	77fb      	strb	r3, [r7, #31]

            if( uxSource == 1U )
 800d490:	69bb      	ldr	r3, [r7, #24]
 800d492:	2b01      	cmp	r3, #1
 800d494:	d003      	beq.n	800d49e <FreeRTOS_inet_ntoa+0x66>
            {
                break;
            }

            uxSource--;
 800d496:	69bb      	ldr	r3, [r7, #24]
 800d498:	3b01      	subs	r3, #1
 800d49a:	61bb      	str	r3, [r7, #24]
            pucDigits[ uxSource ] = ucValue % ( uint8_t ) 10U;
 800d49c:	e7e1      	b.n	800d462 <FreeRTOS_inet_ntoa+0x2a>
                break;
 800d49e:	bf00      	nop
        }

        pucDigits[ 0 ] = ucValue;
 800d4a0:	7ffb      	ldrb	r3, [r7, #31]
 800d4a2:	733b      	strb	r3, [r7, #12]

        /* Skip leading zeros. */
        for( uxSource = 0; uxSource < ( ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U ); uxSource++ )
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	61bb      	str	r3, [r7, #24]
 800d4a8:	e009      	b.n	800d4be <FreeRTOS_inet_ntoa+0x86>
        {
            if( pucDigits[ uxSource ] != 0U )
 800d4aa:	f107 020c 	add.w	r2, r7, #12
 800d4ae:	69bb      	ldr	r3, [r7, #24]
 800d4b0:	4413      	add	r3, r2
 800d4b2:	781b      	ldrb	r3, [r3, #0]
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d106      	bne.n	800d4c6 <FreeRTOS_inet_ntoa+0x8e>
        for( uxSource = 0; uxSource < ( ( socklen_t ) sockDIGIT_COUNT - ( socklen_t ) 1U ); uxSource++ )
 800d4b8:	69bb      	ldr	r3, [r7, #24]
 800d4ba:	3301      	adds	r3, #1
 800d4bc:	61bb      	str	r3, [r7, #24]
 800d4be:	69bb      	ldr	r3, [r7, #24]
 800d4c0:	2b01      	cmp	r3, #1
 800d4c2:	d9f2      	bls.n	800d4aa <FreeRTOS_inet_ntoa+0x72>
 800d4c4:	e012      	b.n	800d4ec <FreeRTOS_inet_ntoa+0xb4>
            {
                break;
 800d4c6:	bf00      	nop
            }
        }

        for( ; uxSource < ( socklen_t ) sockDIGIT_COUNT; uxSource++ )
 800d4c8:	e010      	b.n	800d4ec <FreeRTOS_inet_ntoa+0xb4>
        {
            pcBuffer[ uxIndex ] = ( char ) ( pucDigits[ uxSource ] + ( char ) '0' );
 800d4ca:	f107 020c 	add.w	r2, r7, #12
 800d4ce:	69bb      	ldr	r3, [r7, #24]
 800d4d0:	4413      	add	r3, r2
 800d4d2:	781a      	ldrb	r2, [r3, #0]
 800d4d4:	6839      	ldr	r1, [r7, #0]
 800d4d6:	6a3b      	ldr	r3, [r7, #32]
 800d4d8:	440b      	add	r3, r1
 800d4da:	3230      	adds	r2, #48	@ 0x30
 800d4dc:	b2d2      	uxtb	r2, r2
 800d4de:	701a      	strb	r2, [r3, #0]
            uxIndex++;
 800d4e0:	6a3b      	ldr	r3, [r7, #32]
 800d4e2:	3301      	adds	r3, #1
 800d4e4:	623b      	str	r3, [r7, #32]
        for( ; uxSource < ( socklen_t ) sockDIGIT_COUNT; uxSource++ )
 800d4e6:	69bb      	ldr	r3, [r7, #24]
 800d4e8:	3301      	adds	r3, #1
 800d4ea:	61bb      	str	r3, [r7, #24]
 800d4ec:	69bb      	ldr	r3, [r7, #24]
 800d4ee:	2b02      	cmp	r3, #2
 800d4f0:	d9eb      	bls.n	800d4ca <FreeRTOS_inet_ntoa+0x92>
        }

        if( uxNibble < ( ipSIZE_OF_IPv4_ADDRESS - 1U ) )
 800d4f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4f4:	2b02      	cmp	r3, #2
 800d4f6:	d805      	bhi.n	800d504 <FreeRTOS_inet_ntoa+0xcc>
        {
            pcBuffer[ uxIndex ] = '.';
 800d4f8:	683a      	ldr	r2, [r7, #0]
 800d4fa:	6a3b      	ldr	r3, [r7, #32]
 800d4fc:	4413      	add	r3, r2
 800d4fe:	222e      	movs	r2, #46	@ 0x2e
 800d500:	701a      	strb	r2, [r3, #0]
 800d502:	e004      	b.n	800d50e <FreeRTOS_inet_ntoa+0xd6>
        }
        else
        {
            pcBuffer[ uxIndex ] = '\0';
 800d504:	683a      	ldr	r2, [r7, #0]
 800d506:	6a3b      	ldr	r3, [r7, #32]
 800d508:	4413      	add	r3, r2
 800d50a:	2200      	movs	r2, #0
 800d50c:	701a      	strb	r2, [r3, #0]
        }

        uxIndex++;
 800d50e:	6a3b      	ldr	r3, [r7, #32]
 800d510:	3301      	adds	r3, #1
 800d512:	623b      	str	r3, [r7, #32]
    for( uxNibble = 0; uxNibble < ipSIZE_OF_IPv4_ADDRESS; uxNibble++ )
 800d514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d516:	3301      	adds	r3, #1
 800d518:	627b      	str	r3, [r7, #36]	@ 0x24
 800d51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d51c:	2b03      	cmp	r3, #3
 800d51e:	d999      	bls.n	800d454 <FreeRTOS_inet_ntoa+0x1c>
    }

    return pcResult;
 800d520:	693b      	ldr	r3, [r7, #16]
}
 800d522:	4618      	mov	r0, r3
 800d524:	372c      	adds	r7, #44	@ 0x2c
 800d526:	46bd      	mov	sp, r7
 800d528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52c:	4770      	bx	lr
 800d52e:	bf00      	nop
 800d530:	cccccccd 	.word	0xcccccccd

0800d534 <FreeRTOS_inet_ntop>:
 */
const char * FreeRTOS_inet_ntop( BaseType_t xAddressFamily,
                                 const void * pvSource,
                                 char * pcDestination,
                                 socklen_t uxSize )
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b086      	sub	sp, #24
 800d538:	af00      	add	r7, sp, #0
 800d53a:	60f8      	str	r0, [r7, #12]
 800d53c:	60b9      	str	r1, [r7, #8]
 800d53e:	607a      	str	r2, [r7, #4]
 800d540:	603b      	str	r3, [r7, #0]
    const char * pcResult;

    /* Printable struct sockaddr to string. */
    switch( xAddressFamily )
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	2b02      	cmp	r3, #2
 800d546:	d106      	bne.n	800d556 <FreeRTOS_inet_ntop+0x22>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case FREERTOS_AF_INET4:
                pcResult = FreeRTOS_inet_ntop4( pvSource, pcDestination, uxSize );
 800d548:	683a      	ldr	r2, [r7, #0]
 800d54a:	6879      	ldr	r1, [r7, #4]
 800d54c:	68b8      	ldr	r0, [r7, #8]
 800d54e:	f7fe fbe3 	bl	800bd18 <FreeRTOS_inet_ntop4>
 800d552:	6178      	str	r0, [r7, #20]
                break;
 800d554:	e002      	b.n	800d55c <FreeRTOS_inet_ntop+0x28>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* errno should be set to pdFREERTOS_ERRNO_EAFNOSUPPORT. */
            pcResult = NULL;
 800d556:	2300      	movs	r3, #0
 800d558:	617b      	str	r3, [r7, #20]
            break;
 800d55a:	bf00      	nop
    }

    return pcResult;
 800d55c:	697b      	ldr	r3, [r7, #20]
}
 800d55e:	4618      	mov	r0, r3
 800d560:	3718      	adds	r7, #24
 800d562:	46bd      	mov	sp, r7
 800d564:	bd80      	pop	{r7, pc}

0800d566 <FreeRTOS_GetLocalAddress>:
 *
 * @return Size of the freertos_sockaddr structure.
 */
size_t FreeRTOS_GetLocalAddress( ConstSocket_t xSocket,
                                 struct freertos_sockaddr * pxAddress )
{
 800d566:	b480      	push	{r7}
 800d568:	b085      	sub	sp, #20
 800d56a:	af00      	add	r7, sp, #0
 800d56c:	6078      	str	r0, [r7, #4]
 800d56e:	6039      	str	r1, [r7, #0]
    const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	60fb      	str	r3, [r7, #12]

    switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is not counted. */
 800d574:	68fb      	ldr	r3, [r7, #12]
 800d576:	7a1b      	ldrb	r3, [r3, #8]
 800d578:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d57c:	b2db      	uxtb	r3, r3
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d10e      	bne.n	800d5a0 <FreeRTOS_GetLocalAddress+0x3a>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case pdFALSE_UNSIGNED:
                pxAddress->sin_family = FREERTOS_AF_INET;
 800d582:	683b      	ldr	r3, [r7, #0]
 800d584:	2202      	movs	r2, #2
 800d586:	705a      	strb	r2, [r3, #1]
                pxAddress->sin_len = ( uint8_t ) sizeof( *pxAddress );
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	2218      	movs	r2, #24
 800d58c:	701a      	strb	r2, [r3, #0]
                /* IP address of local machine. */
                pxAddress->sin_address.ulIP_IPv4 = FreeRTOS_htonl( pxSocket->xLocalAddress.ulIP_IPv4 );
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	609a      	str	r2, [r3, #8]

                /* Local port on this machine. */
                pxAddress->sin_port = FreeRTOS_htons( pxSocket->usLocalPort );
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	805a      	strh	r2, [r3, #2]
                break;
 800d59e:	e000      	b.n	800d5a2 <FreeRTOS_GetLocalAddress+0x3c>
                break;
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        default:
            /* MISRA 16.4 Compliance */
            break;
 800d5a0:	bf00      	nop
    }

    return sizeof( *pxAddress );
 800d5a2:	2318      	movs	r3, #24
}
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	3714      	adds	r7, #20
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ae:	4770      	bx	lr

0800d5b0 <vSocketWakeUpUser>:
 * @brief Wake up the user of the given socket through event-groups.
 *
 * @param[in] pxSocket The socket whose user is to be woken up.
 */
void vSocketWakeUpUser( FreeRTOS_Socket_t * pxSocket )
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
/* _HT_ must work this out, now vSocketWakeUpUser will be called for any important
 * event or transition */
    #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
    {
        if( pxSocket->pxUserSemaphore != NULL )
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d006      	beq.n	800d5ce <vSocketWakeUpUser+0x1e>
        {
            ( void ) xSemaphoreGive( pxSocket->pxUserSemaphore );
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	f007 fddd 	bl	8015188 <xQueueGenericSend>
    }
    #endif /* ipconfigSOCKET_HAS_USER_SEMAPHORE */

    #if ( ipconfigSOCKET_HAS_USER_WAKE_CALLBACK == 1 )
    {
        if( pxSocket->pxUserWakeCallback != NULL )
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d003      	beq.n	800d5de <vSocketWakeUpUser+0x2e>
        {
            pxSocket->pxUserWakeCallback( pxSocket );
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	4798      	blx	r3
    }
    #endif /* ipconfigSOCKET_HAS_USER_WAKE_CALLBACK */

    #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
    {
        if( pxSocket->pxSocketSet != NULL )
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d015      	beq.n	800d612 <vSocketWakeUpUser+0x62>
        {
            EventBits_t xSelectBits = ( pxSocket->xEventBits >> SOCKET_EVENT_BIT_COUNT ) & ( ( EventBits_t ) eSELECT_ALL );
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	0a1b      	lsrs	r3, r3, #8
 800d5ec:	f003 030f 	and.w	r3, r3, #15
 800d5f0:	60fb      	str	r3, [r7, #12]

            if( xSelectBits != 0U )
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d00c      	beq.n	800d612 <vSocketWakeUpUser+0x62>
            {
                pxSocket->xSocketBits |= xSelectBits;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	431a      	orrs	r2, r3
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	64da      	str	r2, [r3, #76]	@ 0x4c
                ( void ) xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, xSelectBits );
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	68f9      	ldr	r1, [r7, #12]
 800d60c:	4618      	mov	r0, r3
 800d60e:	f007 fa94 	bl	8014b3a <xEventGroupSetBits>
            }
        }

        pxSocket->xEventBits &= ( EventBits_t ) eSOCKET_ALL;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	601a      	str	r2, [r3, #0]
    }
    #endif /* ipconfigSUPPORT_SELECT_FUNCTION */

    if( ( pxSocket->xEventGroup != NULL ) && ( pxSocket->xEventBits != 0U ) )
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	685b      	ldr	r3, [r3, #4]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d00b      	beq.n	800d63e <vSocketWakeUpUser+0x8e>
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d007      	beq.n	800d63e <vSocketWakeUpUser+0x8e>
    {
        ( void ) xEventGroupSetBits( pxSocket->xEventGroup, pxSocket->xEventBits );
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	685a      	ldr	r2, [r3, #4]
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	4619      	mov	r1, r3
 800d638:	4610      	mov	r0, r2
 800d63a:	f007 fa7e 	bl	8014b3a <xEventGroupSetBits>
    }

    pxSocket->xEventBits = 0U;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	2200      	movs	r2, #0
 800d642:	601a      	str	r2, [r3, #0]
}
 800d644:	bf00      	nop
 800d646:	3710      	adds	r7, #16
 800d648:	46bd      	mov	sp, r7
 800d64a:	bd80      	pop	{r7, pc}

0800d64c <FreeRTOS_listen>:
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-172 */
    /* coverity[misra_c_2012_rule_17_2_violation] */
    /* coverity[recursive_step] */
    BaseType_t FreeRTOS_listen( Socket_t xSocket,
                                BaseType_t xBacklog )
    {
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b084      	sub	sp, #16
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
 800d654:	6039      	str	r1, [r7, #0]
        FreeRTOS_Socket_t * pxSocket;
        BaseType_t xResult = 0;
 800d656:	2300      	movs	r3, #0
 800d658:	60fb      	str	r3, [r7, #12]

        pxSocket = ( FreeRTOS_Socket_t * ) xSocket;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	60bb      	str	r3, [r7, #8]

        /* listen() is allowed for a valid TCP socket in Closed state and already
         * bound. */
        if( prvValidSocket( pxSocket, FREERTOS_IPPROTO_TCP, pdTRUE ) == pdFALSE )
 800d65e:	2201      	movs	r2, #1
 800d660:	2106      	movs	r1, #6
 800d662:	68b8      	ldr	r0, [r7, #8]
 800d664:	f7fe fd92 	bl	800c18c <prvValidSocket>
 800d668:	4603      	mov	r3, r0
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d103      	bne.n	800d676 <FreeRTOS_listen+0x2a>
        {
            xResult = -pdFREERTOS_ERRNO_EOPNOTSUPP;
 800d66e:	f06f 035e 	mvn.w	r3, #94	@ 0x5e
 800d672:	60fb      	str	r3, [r7, #12]
 800d674:	e056      	b.n	800d724 <FreeRTOS_listen+0xd8>
        }
        else if( ( pxSocket->u.xTCP.eTCPState != eCLOSED ) && ( pxSocket->u.xTCP.eTCPState != eCLOSE_WAIT ) )
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d008      	beq.n	800d692 <FreeRTOS_listen+0x46>
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d686:	2b08      	cmp	r3, #8
 800d688:	d003      	beq.n	800d692 <FreeRTOS_listen+0x46>
        {
            /* Socket is in a wrong state. */
            xResult = -pdFREERTOS_ERRNO_EOPNOTSUPP;
 800d68a:	f06f 035e 	mvn.w	r3, #94	@ 0x5e
 800d68e:	60fb      	str	r3, [r7, #12]
 800d690:	e048      	b.n	800d724 <FreeRTOS_listen+0xd8>
        }
        else
        {
            /* Backlog is interpreted here as "the maximum number of child
             * sockets. */
            pxSocket->u.xTCP.usBacklog = ( uint16_t ) FreeRTOS_min_int32( ( int32_t ) 0xffff, ( int32_t ) xBacklog );
 800d692:	6839      	ldr	r1, [r7, #0]
 800d694:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800d698:	f7fd ffd4 	bl	800b644 <FreeRTOS_min_int32>
 800d69c:	4603      	mov	r3, r0
 800d69e:	b29a      	uxth	r2, r3
 800d6a0:	68bb      	ldr	r3, [r7, #8]
 800d6a2:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a

            /* This cleaning is necessary only if a listening socket is being
             * reused as it might have had a previous connection. */
            if( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED )
 800d6a6:	68bb      	ldr	r3, [r7, #8]
 800d6a8:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800d6ac:	f003 0308 	and.w	r3, r3, #8
 800d6b0:	b2db      	uxtb	r3, r3
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d032      	beq.n	800d71c <FreeRTOS_listen+0xd0>
            {
                if( pxSocket->u.xTCP.rxStream != NULL )
 800d6b6:	68bb      	ldr	r3, [r7, #8]
 800d6b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d005      	beq.n	800d6cc <FreeRTOS_listen+0x80>
                {
                    vStreamBufferClear( pxSocket->u.xTCP.rxStream );
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f000 fd65 	bl	800e196 <vStreamBufferClear>
                }

                if( pxSocket->u.xTCP.txStream != NULL )
 800d6cc:	68bb      	ldr	r3, [r7, #8]
 800d6ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d005      	beq.n	800d6e2 <FreeRTOS_listen+0x96>
                {
                    vStreamBufferClear( pxSocket->u.xTCP.txStream );
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d6dc:	4618      	mov	r0, r3
 800d6de:	f000 fd5a 	bl	800e196 <vStreamBufferClear>
                }

                ( void ) memset( pxSocket->u.xTCP.xPacket.u.ucLastPacket, 0, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	33ae      	adds	r3, #174	@ 0xae
 800d6e6:	225a      	movs	r2, #90	@ 0x5a
 800d6e8:	2100      	movs	r1, #0
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f00a ffc1 	bl	8018672 <memset>
                ( void ) memset( &pxSocket->u.xTCP.xTCPWindow, 0, sizeof( pxSocket->u.xTCP.xTCPWindow ) );
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800d6f6:	22c0      	movs	r2, #192	@ 0xc0
 800d6f8:	2100      	movs	r1, #0
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	f00a ffb9 	bl	8018672 <memset>
                ( void ) memset( &pxSocket->u.xTCP.bits, 0, sizeof( pxSocket->u.xTCP.bits ) );
 800d700:	68bb      	ldr	r3, [r7, #8]
 800d702:	336c      	adds	r3, #108	@ 0x6c
 800d704:	2204      	movs	r2, #4
 800d706:	2100      	movs	r1, #0
 800d708:	4618      	mov	r0, r3
 800d70a:	f00a ffb2 	bl	8018672 <memset>

                /* Now set the bReuseSocket flag again, because the bits have
                 * just been cleared. */
                pxSocket->u.xTCP.bits.bReuseSocket = pdTRUE;
 800d70e:	68ba      	ldr	r2, [r7, #8]
 800d710:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800d714:	f043 0308 	orr.w	r3, r3, #8
 800d718:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            }

            vTCPStateChange( pxSocket, eTCP_LISTEN );
 800d71c:	2101      	movs	r1, #1
 800d71e:	68b8      	ldr	r0, [r7, #8]
 800d720:	f000 ffae 	bl	800e680 <vTCPStateChange>
        }

        return xResult;
 800d724:	68fb      	ldr	r3, [r7, #12]
    }
 800d726:	4618      	mov	r0, r3
 800d728:	3710      	adds	r7, #16
 800d72a:	46bd      	mov	sp, r7
 800d72c:	bd80      	pop	{r7, pc}
	...

0800d730 <xTCPTimerCheck>:
 * @param[in] xWillSleep Whether the calling task is going to sleep.
 *
 * @return Minimum amount of time before the timer shall expire.
 */
    TickType_t xTCPTimerCheck( BaseType_t xWillSleep )
    {
 800d730:	b580      	push	{r7, lr}
 800d732:	b08a      	sub	sp, #40	@ 0x28
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
        FreeRTOS_Socket_t * pxSocket;
        TickType_t xShortest = pdMS_TO_TICKS( ( TickType_t ) ipTCP_TIMER_PERIOD_MS );
 800d738:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d73c:	627b      	str	r3, [r7, #36]	@ 0x24
        TickType_t xNow = xTaskGetTickCount();
 800d73e:	f008 fe0f 	bl	8016360 <xTaskGetTickCount>
 800d742:	61b8      	str	r0, [r7, #24]
        static TickType_t xLastTime = 0U;
        TickType_t xDelta = xNow - xLastTime;
 800d744:	4b32      	ldr	r3, [pc, #200]	@ (800d810 <xTCPTimerCheck+0xe0>)
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	69ba      	ldr	r2, [r7, #24]
 800d74a:	1ad3      	subs	r3, r2, r3
 800d74c:	623b      	str	r3, [r7, #32]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800d74e:	4b31      	ldr	r3, [pc, #196]	@ (800d814 <xTCPTimerCheck+0xe4>)
 800d750:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800d752:	4b31      	ldr	r3, [pc, #196]	@ (800d818 <xTCPTimerCheck+0xe8>)
 800d754:	68db      	ldr	r3, [r3, #12]
 800d756:	61fb      	str	r3, [r7, #28]

        xLastTime = xNow;
 800d758:	4a2d      	ldr	r2, [pc, #180]	@ (800d810 <xTCPTimerCheck+0xe0>)
 800d75a:	69bb      	ldr	r3, [r7, #24]
 800d75c:	6013      	str	r3, [r2, #0]

        if( xDelta == 0U )
 800d75e:	6a3b      	ldr	r3, [r7, #32]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d14b      	bne.n	800d7fc <xTCPTimerCheck+0xcc>
        {
            xDelta = 1U;
 800d764:	2301      	movs	r3, #1
 800d766:	623b      	str	r3, [r7, #32]
        }

        while( pxIterator != pxEnd )
 800d768:	e048      	b.n	800d7fc <xTCPTimerCheck+0xcc>
        {
            pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800d76a:	69fb      	ldr	r3, [r7, #28]
 800d76c:	68db      	ldr	r3, [r3, #12]
 800d76e:	613b      	str	r3, [r7, #16]
            pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator );
 800d770:	69fb      	ldr	r3, [r7, #28]
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	61fb      	str	r3, [r7, #28]

            /* Sockets with 'timeout == 0' do not need any regular attention. */
            if( pxSocket->u.xTCP.usTimeout == 0U )
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d03a      	beq.n	800d7f6 <xTCPTimerCheck+0xc6>
            {
                continue;
            }

            if( xDelta < ( TickType_t ) pxSocket->u.xTCP.usTimeout )
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d786:	461a      	mov	r2, r3
 800d788:	6a3b      	ldr	r3, [r7, #32]
 800d78a:	4293      	cmp	r3, r2
 800d78c:	d20a      	bcs.n	800d7a4 <xTCPTimerCheck+0x74>
            {
                pxSocket->u.xTCP.usTimeout = ( uint16_t ) ( ( ( TickType_t ) pxSocket->u.xTCP.usTimeout ) - xDelta );
 800d78e:	693b      	ldr	r3, [r7, #16]
 800d790:	f8b3 2074 	ldrh.w	r2, [r3, #116]	@ 0x74
 800d794:	6a3b      	ldr	r3, [r7, #32]
 800d796:	b29b      	uxth	r3, r3
 800d798:	1ad3      	subs	r3, r2, r3
 800d79a:	b29a      	uxth	r2, r3
 800d79c:	693b      	ldr	r3, [r7, #16]
 800d79e:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 800d7a2:	e00a      	b.n	800d7ba <xTCPTimerCheck+0x8a>
            }
            else
            {
                BaseType_t xRc;

                pxSocket->u.xTCP.usTimeout = 0U;
 800d7a4:	693b      	ldr	r3, [r7, #16]
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                xRc = xTCPSocketCheck( pxSocket );
 800d7ac:	6938      	ldr	r0, [r7, #16]
 800d7ae:	f000 fe9d 	bl	800e4ec <xTCPSocketCheck>
 800d7b2:	60f8      	str	r0, [r7, #12]

                /* Within this function, the socket might want to send a delayed
                 * ack or send out data or whatever it needs to do. */
                if( xRc < 0 )
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	db1f      	blt.n	800d7fa <xTCPTimerCheck+0xca>
            }

            /* In xEventBits the driver may indicate that the socket has
             * important events for the user.  These are only done just before the
             * IP-task goes to sleep. */
            if( pxSocket->xEventBits != 0U )
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d008      	beq.n	800d7d4 <xTCPTimerCheck+0xa4>
            {
                if( xWillSleep != pdFALSE )
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d003      	beq.n	800d7d0 <xTCPTimerCheck+0xa0>
                {
                    /* The IP-task is about to go to sleep, so messages can be
                     * sent to the socket owners. */
                    vSocketWakeUpUser( pxSocket );
 800d7c8:	6938      	ldr	r0, [r7, #16]
 800d7ca:	f7ff fef1 	bl	800d5b0 <vSocketWakeUpUser>
 800d7ce:	e001      	b.n	800d7d4 <xTCPTimerCheck+0xa4>
                }
                else
                {
                    /* Or else make sure this will be called again to wake-up
                     * the sockets' owner. */
                    xShortest = ( TickType_t ) 0;
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }

            if( ( pxSocket->u.xTCP.usTimeout != 0U ) && ( xShortest > ( TickType_t ) pxSocket->u.xTCP.usTimeout ) )
 800d7d4:	693b      	ldr	r3, [r7, #16]
 800d7d6:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d00e      	beq.n	800d7fc <xTCPTimerCheck+0xcc>
 800d7de:	693b      	ldr	r3, [r7, #16]
 800d7e0:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d7e4:	461a      	mov	r2, r3
 800d7e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7e8:	4293      	cmp	r3, r2
 800d7ea:	d907      	bls.n	800d7fc <xTCPTimerCheck+0xcc>
            {
                xShortest = ( TickType_t ) pxSocket->u.xTCP.usTimeout;
 800d7ec:	693b      	ldr	r3, [r7, #16]
 800d7ee:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800d7f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d7f4:	e002      	b.n	800d7fc <xTCPTimerCheck+0xcc>
                continue;
 800d7f6:	bf00      	nop
 800d7f8:	e000      	b.n	800d7fc <xTCPTimerCheck+0xcc>
                    continue;
 800d7fa:	bf00      	nop
        while( pxIterator != pxEnd )
 800d7fc:	69fa      	ldr	r2, [r7, #28]
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	429a      	cmp	r2, r3
 800d802:	d1b2      	bne.n	800d76a <xTCPTimerCheck+0x3a>
            }
        }

        return xShortest;
 800d804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800d806:	4618      	mov	r0, r3
 800d808:	3728      	adds	r7, #40	@ 0x28
 800d80a:	46bd      	mov	sp, r7
 800d80c:	bd80      	pop	{r7, pc}
 800d80e:	bf00      	nop
 800d810:	200024c8 	.word	0x200024c8
 800d814:	200024bc 	.word	0x200024bc
 800d818:	200024b4 	.word	0x200024b4

0800d81c <pxTCPSocketLookup>:
 */
    FreeRTOS_Socket_t * pxTCPSocketLookup( uint32_t ulLocalIP,
                                           UBaseType_t uxLocalPort,
                                           IPv46_Address_t xRemoteIP,
                                           UBaseType_t uxRemotePort )
    {
 800d81c:	b082      	sub	sp, #8
 800d81e:	b480      	push	{r7}
 800d820:	b089      	sub	sp, #36	@ 0x24
 800d822:	af00      	add	r7, sp, #0
 800d824:	6078      	str	r0, [r7, #4]
 800d826:	6039      	str	r1, [r7, #0]
 800d828:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800d82c:	e881 000c 	stmia.w	r1, {r2, r3}
        const ListItem_t * pxIterator;
        FreeRTOS_Socket_t * pxResult = NULL, * pxListenSocket = NULL;
 800d830:	2300      	movs	r3, #0
 800d832:	61bb      	str	r3, [r7, #24]
 800d834:	2300      	movs	r3, #0
 800d836:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800d838:	4b20      	ldr	r3, [pc, #128]	@ (800d8bc <pxTCPSocketLookup+0xa0>)
 800d83a:	613b      	str	r3, [r7, #16]

        ( void ) ulLocalIP;

        for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800d83c:	4b20      	ldr	r3, [pc, #128]	@ (800d8c0 <pxTCPSocketLookup+0xa4>)
 800d83e:	68db      	ldr	r3, [r3, #12]
 800d840:	61fb      	str	r3, [r7, #28]
 800d842:	e027      	b.n	800d894 <pxTCPSocketLookup+0x78>
             pxIterator != pxEnd;
             pxIterator = listGET_NEXT( pxIterator ) )
        {
            FreeRTOS_Socket_t * pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800d844:	69fb      	ldr	r3, [r7, #28]
 800d846:	68db      	ldr	r3, [r3, #12]
 800d848:	60fb      	str	r3, [r7, #12]

            if( pxSocket->usLocalPort == ( uint16_t ) uxLocalPort )
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	b29b      	uxth	r3, r3
 800d852:	429a      	cmp	r2, r3
 800d854:	d11b      	bne.n	800d88e <pxTCPSocketLookup+0x72>
            {
                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d85c:	2b01      	cmp	r3, #1
 800d85e:	d102      	bne.n	800d866 <pxTCPSocketLookup+0x4a>
                {
                    /* If this is a socket listening to uxLocalPort, remember it
                     * in case there is no perfect match. */
                    pxListenSocket = pxSocket;
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	617b      	str	r3, [r7, #20]
 800d864:	e013      	b.n	800d88e <pxTCPSocketLookup+0x72>
                }
                else if( pxSocket->u.xTCP.usRemotePort == ( uint16_t ) uxRemotePort )
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 800d86c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d86e:	b29b      	uxth	r3, r3
 800d870:	429a      	cmp	r2, r3
 800d872:	d10c      	bne.n	800d88e <pxTCPSocketLookup+0x72>
                {
                    if( xRemoteIP.xIs_IPv6 != pdFALSE )
 800d874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d876:	2b00      	cmp	r3, #0
 800d878:	d106      	bne.n	800d888 <pxTCPSocketLookup+0x6c>
                            pxResult = pxTCPSocketLookup_IPv6( pxSocket, &xRemoteIP );
                        #endif /* ( ipconfigUSE_IPv4 != 0 ) */
                    }
                    else
                    {
                        if( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 == xRemoteIP.xIPAddress.ulIP_IPv4 )
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d87e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d880:	429a      	cmp	r2, r3
 800d882:	d101      	bne.n	800d888 <pxTCPSocketLookup+0x6c>
                        {
                            /* For sockets not in listening mode, find a match with
                             * xLocalPort, ulRemoteIP AND xRemotePort. */
                            pxResult = pxSocket;
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	61bb      	str	r3, [r7, #24]
                        }
                    }

                    if( pxResult != NULL )
 800d888:	69bb      	ldr	r3, [r7, #24]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d107      	bne.n	800d89e <pxTCPSocketLookup+0x82>
             pxIterator = listGET_NEXT( pxIterator ) )
 800d88e:	69fb      	ldr	r3, [r7, #28]
 800d890:	685b      	ldr	r3, [r3, #4]
 800d892:	61fb      	str	r3, [r7, #28]
             pxIterator != pxEnd;
 800d894:	69fa      	ldr	r2, [r7, #28]
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	429a      	cmp	r2, r3
 800d89a:	d1d3      	bne.n	800d844 <pxTCPSocketLookup+0x28>
 800d89c:	e000      	b.n	800d8a0 <pxTCPSocketLookup+0x84>
                    {
                        break;
 800d89e:	bf00      	nop
                    /* This 'pxSocket' doesn't match. */
                }
            }
        }

        if( pxResult == NULL )
 800d8a0:	69bb      	ldr	r3, [r7, #24]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d101      	bne.n	800d8aa <pxTCPSocketLookup+0x8e>
        {
            /* An exact match was not found, maybe a listening socket was
             * found. */
            pxResult = pxListenSocket;
 800d8a6:	697b      	ldr	r3, [r7, #20]
 800d8a8:	61bb      	str	r3, [r7, #24]
        }

        return pxResult;
 800d8aa:	69bb      	ldr	r3, [r7, #24]
    }
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	3724      	adds	r7, #36	@ 0x24
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b6:	b002      	add	sp, #8
 800d8b8:	4770      	bx	lr
 800d8ba:	bf00      	nop
 800d8bc:	200024bc 	.word	0x200024bc
 800d8c0:	200024b4 	.word	0x200024b4

0800d8c4 <prvTCPCreateStream>:
 *
 * @return The stream buffer.
 */
    static StreamBuffer_t * prvTCPCreateStream( FreeRTOS_Socket_t * pxSocket,
                                                BaseType_t xIsInputStream )
    {
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b088      	sub	sp, #32
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
 800d8cc:	6039      	str	r1, [r7, #0]
        size_t uxLength;
        size_t uxSize;

        /* Now that a stream is created, the maximum size is fixed before
         * creation, it could still be changed with setsockopt(). */
        if( xIsInputStream != pdFALSE )
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d048      	beq.n	800d966 <prvTCPCreateStream+0xa2>
        {
            size_t uxLittlePerc = sock20_PERCENT;
 800d8d4:	2314      	movs	r3, #20
 800d8d6:	61bb      	str	r3, [r7, #24]
            size_t uxEnoughPerc = sock80_PERCENT;
 800d8d8:	2350      	movs	r3, #80	@ 0x50
 800d8da:	617b      	str	r3, [r7, #20]
            size_t uxSegmentCount = pxSocket->u.xTCP.uxRxStreamSize / pxSocket->u.xTCP.usMSS;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d8e2:	687a      	ldr	r2, [r7, #4]
 800d8e4:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
 800d8e8:	fbb3 f3f2 	udiv	r3, r3, r2
 800d8ec:	613b      	str	r3, [r7, #16]
                { 50U, 100U }, /* 2 segments. */
                { 34U, 100U }, /* 3 segments. */
                { 25U, 100U }, /* 4 segments. */
            };

            if( ( uxSegmentCount > 0U ) &&
 800d8ee:	693b      	ldr	r3, [r7, #16]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d00f      	beq.n	800d914 <prvTCPCreateStream+0x50>
 800d8f4:	693b      	ldr	r3, [r7, #16]
 800d8f6:	2b04      	cmp	r3, #4
 800d8f8:	d80c      	bhi.n	800d914 <prvTCPCreateStream+0x50>
                ( uxSegmentCount <= ARRAY_USIZE( xPercTable ) ) )
            {
                uxLittlePerc = xPercTable[ uxSegmentCount - 1U ].uxPercLittle;
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	3b01      	subs	r3, #1
 800d8fe:	4a37      	ldr	r2, [pc, #220]	@ (800d9dc <prvTCPCreateStream+0x118>)
 800d900:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d904:	61bb      	str	r3, [r7, #24]
                uxEnoughPerc = xPercTable[ uxSegmentCount - 1U ].uxPercEnough;
 800d906:	693b      	ldr	r3, [r7, #16]
 800d908:	3b01      	subs	r3, #1
 800d90a:	4a34      	ldr	r2, [pc, #208]	@ (800d9dc <prvTCPCreateStream+0x118>)
 800d90c:	00db      	lsls	r3, r3, #3
 800d90e:	4413      	add	r3, r2
 800d910:	685b      	ldr	r3, [r3, #4]
 800d912:	617b      	str	r3, [r7, #20]
            }

            uxLength = pxSocket->u.xTCP.uxRxStreamSize;
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d91a:	61fb      	str	r3, [r7, #28]

            if( pxSocket->u.xTCP.uxLittleSpace == 0U )
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d922:	2b00      	cmp	r3, #0
 800d924:	d10c      	bne.n	800d940 <prvTCPCreateStream+0x7c>
            {
                pxSocket->u.xTCP.uxLittleSpace = ( uxLittlePerc * pxSocket->u.xTCP.uxRxStreamSize ) / sock100_PERCENT;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d92c:	69ba      	ldr	r2, [r7, #24]
 800d92e:	fb02 f303 	mul.w	r3, r2, r3
 800d932:	4a2b      	ldr	r2, [pc, #172]	@ (800d9e0 <prvTCPCreateStream+0x11c>)
 800d934:	fba2 2303 	umull	r2, r3, r2, r3
 800d938:	095a      	lsrs	r2, r3, #5
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
            }

            if( pxSocket->u.xTCP.uxEnoughSpace == 0U )
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d946:	2b00      	cmp	r3, #0
 800d948:	d111      	bne.n	800d96e <prvTCPCreateStream+0xaa>
            {
                pxSocket->u.xTCP.uxEnoughSpace = ( uxEnoughPerc * pxSocket->u.xTCP.uxRxStreamSize ) / sock100_PERCENT;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d950:	697a      	ldr	r2, [r7, #20]
 800d952:	fb02 f303 	mul.w	r3, r2, r3
 800d956:	4a22      	ldr	r2, [pc, #136]	@ (800d9e0 <prvTCPCreateStream+0x11c>)
 800d958:	fba2 2303 	umull	r2, r3, r2, r3
 800d95c:	095a      	lsrs	r2, r3, #5
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800d964:	e003      	b.n	800d96e <prvTCPCreateStream+0xaa>
            }
        }
        else
        {
            uxLength = pxSocket->u.xTCP.uxTxStreamSize;
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d96c:	61fb      	str	r3, [r7, #28]
        }

        /* Add an extra 4 (or 8) bytes. */
        uxLength += sizeof( size_t );
 800d96e:	69fb      	ldr	r3, [r7, #28]
 800d970:	3304      	adds	r3, #4
 800d972:	61fb      	str	r3, [r7, #28]

        /* And make the length a multiple of sizeof( size_t ). */
        uxLength &= ~( sizeof( size_t ) - 1U );
 800d974:	69fb      	ldr	r3, [r7, #28]
 800d976:	f023 0303 	bic.w	r3, r3, #3
 800d97a:	61fb      	str	r3, [r7, #28]

        uxSize = ( sizeof( *pxBuffer ) + uxLength ) - sizeof( pxBuffer->ucArray );
 800d97c:	69fb      	ldr	r3, [r7, #28]
 800d97e:	3314      	adds	r3, #20
 800d980:	60fb      	str	r3, [r7, #12]

        /* MISRA Ref 4.12.1 [Use of dynamic memory]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#directive-412. */
        /* coverity[misra_c_2012_directive_4_12_violation] */
        pxBuffer = ( ( StreamBuffer_t * ) pvPortMallocLarge( uxSize ) );
 800d982:	68f8      	ldr	r0, [r7, #12]
 800d984:	f00a fae8 	bl	8017f58 <pvPortMalloc>
 800d988:	60b8      	str	r0, [r7, #8]

        if( pxBuffer == NULL )
 800d98a:	68bb      	ldr	r3, [r7, #8]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d10b      	bne.n	800d9a8 <prvTCPCreateStream+0xe4>
        {
            FreeRTOS_debug_printf( ( "prvTCPCreateStream: malloc failed\n" ) );
            pxSocket->u.xTCP.bits.bMallocError = pdTRUE_UNSIGNED;
 800d990:	687a      	ldr	r2, [r7, #4]
 800d992:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800d996:	f043 0308 	orr.w	r3, r3, #8
 800d99a:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800d99e:	2108      	movs	r1, #8
 800d9a0:	6878      	ldr	r0, [r7, #4]
 800d9a2:	f000 fe6d 	bl	800e680 <vTCPStateChange>
 800d9a6:	e013      	b.n	800d9d0 <prvTCPCreateStream+0x10c>
        }
        else
        {
            /* Clear the markers of the stream */
            ( void ) memset( pxBuffer, 0, sizeof( *pxBuffer ) - sizeof( pxBuffer->ucArray ) );
 800d9a8:	2214      	movs	r2, #20
 800d9aa:	2100      	movs	r1, #0
 800d9ac:	68b8      	ldr	r0, [r7, #8]
 800d9ae:	f00a fe60 	bl	8018672 <memset>
            pxBuffer->LENGTH = ( size_t ) uxLength;
 800d9b2:	68bb      	ldr	r3, [r7, #8]
 800d9b4:	69fa      	ldr	r2, [r7, #28]
 800d9b6:	611a      	str	r2, [r3, #16]
            if( xTCPWindowLoggingLevel != 0 )
            {
                FreeRTOS_debug_printf( ( "prvTCPCreateStream: %cxStream created %u bytes (total %u)\n", ( xIsInputStream != 0 ) ? 'R' : 'T', ( unsigned ) uxLength, ( unsigned ) uxSize ) );
            }

            if( xIsInputStream != 0 )
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d004      	beq.n	800d9c8 <prvTCPCreateStream+0x104>
            {
                iptraceMEM_STATS_CREATE( tcpRX_STREAM_BUFFER, pxBuffer, uxSize );
                pxSocket->u.xTCP.rxStream = pxBuffer;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	68ba      	ldr	r2, [r7, #8]
 800d9c2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800d9c6:	e003      	b.n	800d9d0 <prvTCPCreateStream+0x10c>
            }
            else
            {
                iptraceMEM_STATS_CREATE( tcpTX_STREAM_BUFFER, pxBuffer, uxSize );
                pxSocket->u.xTCP.txStream = pxBuffer;
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	68ba      	ldr	r2, [r7, #8]
 800d9cc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            }
        }

        return pxBuffer;
 800d9d0:	68bb      	ldr	r3, [r7, #8]
    }
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3720      	adds	r7, #32
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bd80      	pop	{r7, pc}
 800d9da:	bf00      	nop
 800d9dc:	080199ec 	.word	0x080199ec
 800d9e0:	51eb851f 	.word	0x51eb851f

0800d9e4 <vTCPAddRxdata_Callback>:
 * @param[in] ulByteCount The number of bytes that were received.
 */
    static void vTCPAddRxdata_Callback( FreeRTOS_Socket_t * pxSocket,
                                        const uint8_t * pcData,
                                        uint32_t ulByteCount )
    {
 800d9e4:	b580      	push	{r7, lr}
 800d9e6:	b08a      	sub	sp, #40	@ 0x28
 800d9e8:	af02      	add	r7, sp, #8
 800d9ea:	60f8      	str	r0, [r7, #12]
 800d9ec:	60b9      	str	r1, [r7, #8]
 800d9ee:	607a      	str	r2, [r7, #4]
        const uint8_t * pucBuffer = pcData;
 800d9f0:	68bb      	ldr	r3, [r7, #8]
 800d9f2:	61fb      	str	r3, [r7, #28]

        /* The socket owner has installed an OnReceive handler. Pass the
         * Rx data, without copying from the rxStream, to the user. */
        for( ; ; )
        {
            uint8_t * ucReadPtr = NULL;
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	617b      	str	r3, [r7, #20]
            uint32_t ulCount;

            if( pucBuffer != NULL )
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d006      	beq.n	800da0c <vTCPAddRxdata_Callback+0x28>
            {
                ucReadPtr = ( uint8_t * ) pucBuffer;
 800d9fe:	69fb      	ldr	r3, [r7, #28]
 800da00:	617b      	str	r3, [r7, #20]
                ulCount = ulByteCount;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	61bb      	str	r3, [r7, #24]
                pucBuffer = NULL;
 800da06:	2300      	movs	r3, #0
 800da08:	61fb      	str	r3, [r7, #28]
 800da0a:	e009      	b.n	800da20 <vTCPAddRxdata_Callback+0x3c>
            }
            else
            {
                ulCount = ( uint32_t ) uxStreamBufferGetPtr( pxSocket->u.xTCP.rxStream, &( ucReadPtr ) );
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800da12:	f107 0214 	add.w	r2, r7, #20
 800da16:	4611      	mov	r1, r2
 800da18:	4618      	mov	r0, r3
 800da1a:	f000 fc18 	bl	800e24e <uxStreamBufferGetPtr>
 800da1e:	61b8      	str	r0, [r7, #24]
            }

            if( ulCount == 0U )
 800da20:	69bb      	ldr	r3, [r7, #24]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d011      	beq.n	800da4a <vTCPAddRxdata_Callback+0x66>
                break;
            }

            /* For advanced users only: here a pointer to the RX-stream of a socket
             * is passed to an application hook. */
            ( void ) pxSocket->u.xTCP.pxHandleReceive( pxSocket, ucReadPtr, ( size_t ) ulCount );
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800da2c:	6979      	ldr	r1, [r7, #20]
 800da2e:	69ba      	ldr	r2, [r7, #24]
 800da30:	68f8      	ldr	r0, [r7, #12]
 800da32:	4798      	blx	r3
            /* Forward the tail in the RX stream. */
            ( void ) uxStreamBufferGet( pxSocket->u.xTCP.rxStream, 0U, NULL, ( size_t ) ulCount, pdFALSE );
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	f8d3 00a0 	ldr.w	r0, [r3, #160]	@ 0xa0
 800da3a:	2300      	movs	r3, #0
 800da3c:	9300      	str	r3, [sp, #0]
 800da3e:	69bb      	ldr	r3, [r7, #24]
 800da40:	2200      	movs	r2, #0
 800da42:	2100      	movs	r1, #0
 800da44:	f000 fca3 	bl	800e38e <uxStreamBufferGet>
        {
 800da48:	e7d4      	b.n	800d9f4 <vTCPAddRxdata_Callback+0x10>
        }
    }
 800da4a:	bf00      	nop
 800da4c:	3720      	adds	r7, #32
 800da4e:	46bd      	mov	sp, r7
 800da50:	bd80      	pop	{r7, pc}

0800da52 <vTCPAddRxdata_Stored>:
 *        RX-stream. When the space is dropped below a threshold, it may set the
 *        bit field 'bLowWater'. Also the socket's events bits for READ will be set.
 * @param[in] pxSocket the socket that has received new data.
 */
    static void vTCPAddRxdata_Stored( FreeRTOS_Socket_t * pxSocket )
    {
 800da52:	b580      	push	{r7, lr}
 800da54:	b084      	sub	sp, #16
 800da56:	af00      	add	r7, sp, #0
 800da58:	6078      	str	r0, [r7, #4]
        /* See if running out of space. */
        if( pxSocket->u.xTCP.bits.bLowWater == pdFALSE_UNSIGNED )
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800da60:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800da64:	b2db      	uxtb	r3, r3
 800da66:	2b00      	cmp	r3, #0
 800da68:	d121      	bne.n	800daae <vTCPAddRxdata_Stored+0x5c>
        {
            size_t uxFrontSpace = uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800da70:	4618      	mov	r0, r3
 800da72:	f000 fb5d 	bl	800e130 <uxStreamBufferFrontSpace>
 800da76:	60f8      	str	r0, [r7, #12]

            if( uxFrontSpace <= pxSocket->u.xTCP.uxLittleSpace )
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da7e:	68fa      	ldr	r2, [r7, #12]
 800da80:	429a      	cmp	r2, r3
 800da82:	d814      	bhi.n	800daae <vTCPAddRxdata_Stored+0x5c>
            {
                pxSocket->u.xTCP.bits.bLowWater = pdTRUE_UNSIGNED;
 800da84:	687a      	ldr	r2, [r7, #4]
 800da86:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800da8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da8e:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800da92:	687a      	ldr	r2, [r7, #4]
 800da94:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800da98:	f043 0301 	orr.w	r3, r3, #1
 800da9c:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                /* bLowWater was reached, send the changed window size. */
                pxSocket->u.xTCP.usTimeout = 1U;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2201      	movs	r2, #1
 800daa4:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                ( void ) xSendEventToIPTask( eTCPTimerEvent );
 800daa8:	2007      	movs	r0, #7
 800daaa:	f7fc fcd1 	bl	800a450 <xSendEventToIPTask>
            }
        }

        /* New incoming data is available, wake up the user.   User's
         * semaphores will be set just before the IP-task goes asleep. */
        pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_RECEIVE;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	f043 0201 	orr.w	r2, r3, #1
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	601a      	str	r2, [r3, #0]

        #if ipconfigSUPPORT_SELECT_FUNCTION == 1
        {
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U )
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dabe:	f003 0301 	and.w	r3, r3, #1
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d005      	beq.n	800dad2 <vTCPAddRxdata_Stored+0x80>
            {
                pxSocket->xEventBits |= ( ( ( EventBits_t ) eSELECT_READ ) << SOCKET_EVENT_BIT_COUNT );
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	601a      	str	r2, [r3, #0]
            }
        }
        #endif
    }
 800dad2:	bf00      	nop
 800dad4:	3710      	adds	r7, #16
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}

0800dada <lTCPAddRxdata>:
 */
    int32_t lTCPAddRxdata( FreeRTOS_Socket_t * pxSocket,
                           size_t uxOffset,
                           const uint8_t * pcData,
                           uint32_t ulByteCount )
    {
 800dada:	b580      	push	{r7, lr}
 800dadc:	b088      	sub	sp, #32
 800dade:	af00      	add	r7, sp, #0
 800dae0:	60f8      	str	r0, [r7, #12]
 800dae2:	60b9      	str	r1, [r7, #8]
 800dae4:	607a      	str	r2, [r7, #4]
 800dae6:	603b      	str	r3, [r7, #0]
        StreamBuffer_t * pxStream = pxSocket->u.xTCP.rxStream;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800daee:	61fb      	str	r3, [r7, #28]
        int32_t xResult = 0;
 800daf0:	2300      	movs	r3, #0
 800daf2:	61bb      	str	r3, [r7, #24]

        #if ( ipconfigUSE_CALLBACKS == 1 )
            BaseType_t bHasHandler = ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleReceive ) ? pdTRUE : pdFALSE;
 800daf4:	2301      	movs	r3, #1
 800daf6:	613b      	str	r3, [r7, #16]
            const uint8_t * pucBuffer = NULL;
 800daf8:	2300      	movs	r3, #0
 800dafa:	617b      	str	r3, [r7, #20]
        /* int32_t uxStreamBufferAdd( pxBuffer, uxOffset, pucData, aCount )
         * if( pucData != NULL ) copy data the the buffer
         * if( pucData == NULL ) no copying, just advance rxHead
         * if( uxOffset != 0 ) Just store data which has come out-of-order
         * if( uxOffset == 0 ) Also advance rxHead */
        if( pxStream == NULL )
 800dafc:	69fb      	ldr	r3, [r7, #28]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d10a      	bne.n	800db18 <lTCPAddRxdata+0x3e>
        {
            pxStream = prvTCPCreateStream( pxSocket, pdTRUE );
 800db02:	2101      	movs	r1, #1
 800db04:	68f8      	ldr	r0, [r7, #12]
 800db06:	f7ff fedd 	bl	800d8c4 <prvTCPCreateStream>
 800db0a:	61f8      	str	r0, [r7, #28]

            if( pxStream == NULL )
 800db0c:	69fb      	ldr	r3, [r7, #28]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d102      	bne.n	800db18 <lTCPAddRxdata+0x3e>
            {
                xResult = -1;
 800db12:	f04f 33ff 	mov.w	r3, #4294967295
 800db16:	61bb      	str	r3, [r7, #24]
            }
        }

        if( xResult >= 0 )
 800db18:	69bb      	ldr	r3, [r7, #24]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	db29      	blt.n	800db72 <lTCPAddRxdata+0x98>
        {
            #if ( ipconfigUSE_CALLBACKS == 1 )
            {
                if( ( bHasHandler != pdFALSE ) && ( uxStreamBufferGetSize( pxStream ) == 0U ) && ( uxOffset == 0U ) && ( pcData != NULL ) )
 800db1e:	693b      	ldr	r3, [r7, #16]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d00f      	beq.n	800db44 <lTCPAddRxdata+0x6a>
 800db24:	69f8      	ldr	r0, [r7, #28]
 800db26:	f000 fb14 	bl	800e152 <uxStreamBufferGetSize>
 800db2a:	4603      	mov	r3, r0
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d109      	bne.n	800db44 <lTCPAddRxdata+0x6a>
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d106      	bne.n	800db44 <lTCPAddRxdata+0x6a>
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d003      	beq.n	800db44 <lTCPAddRxdata+0x6a>
                {
                    /* Data can be passed directly to the user because there is
                     * no data in the RX-stream, it the new data must be stored
                     * at offset zero, and a buffer 'pcData' is provided.
                     */
                    pucBuffer = pcData;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	617b      	str	r3, [r7, #20]

                    /* Zero-copy for call-back: no need to add the bytes to the
                     * stream, only the pointer will be advanced by uxStreamBufferAdd(). */
                    pcData = NULL;
 800db40:	2300      	movs	r3, #0
 800db42:	607b      	str	r3, [r7, #4]
                }
            }
            #endif /* ipconfigUSE_CALLBACKS */

            xResult = ( int32_t ) uxStreamBufferAdd( pxStream, uxOffset, pcData, ( size_t ) ulByteCount );
 800db44:	683b      	ldr	r3, [r7, #0]
 800db46:	687a      	ldr	r2, [r7, #4]
 800db48:	68b9      	ldr	r1, [r7, #8]
 800db4a:	69f8      	ldr	r0, [r7, #28]
 800db4c:	f000 fb9f 	bl	800e28e <uxStreamBufferAdd>
 800db50:	4603      	mov	r3, r0
 800db52:	61bb      	str	r3, [r7, #24]
                                             ( unsigned int ) pxStream->uxFront ) );
                }
            }
            #endif /* ipconfigHAS_DEBUG_PRINTF */

            if( uxOffset == 0U )
 800db54:	68bb      	ldr	r3, [r7, #8]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d10b      	bne.n	800db72 <lTCPAddRxdata+0x98>
            {
                /* Data is being added to rxStream at the head (offs = 0) */
                #if ( ipconfigUSE_CALLBACKS == 1 )
                    if( bHasHandler != pdFALSE )
 800db5a:	693b      	ldr	r3, [r7, #16]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d005      	beq.n	800db6c <lTCPAddRxdata+0x92>
                    {
                        vTCPAddRxdata_Callback( pxSocket, pucBuffer, ulByteCount );
 800db60:	683a      	ldr	r2, [r7, #0]
 800db62:	6979      	ldr	r1, [r7, #20]
 800db64:	68f8      	ldr	r0, [r7, #12]
 800db66:	f7ff ff3d 	bl	800d9e4 <vTCPAddRxdata_Callback>
 800db6a:	e002      	b.n	800db72 <lTCPAddRxdata+0x98>
                    }
                    else
                #endif /* ipconfigUSE_CALLBACKS */
                {
                    vTCPAddRxdata_Stored( pxSocket );
 800db6c:	68f8      	ldr	r0, [r7, #12]
 800db6e:	f7ff ff70 	bl	800da52 <vTCPAddRxdata_Stored>
                }
            }
        }

        return xResult;
 800db72:	69bb      	ldr	r3, [r7, #24]
    }
 800db74:	4618      	mov	r0, r3
 800db76:	3720      	adds	r7, #32
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd80      	pop	{r7, pc}

0800db7c <FreeRTOS_tx_space>:
 * @param[in] xSocket the socket to be checked.
 *
 * @return The bytes that can be written. Or else an error code.
 */
    BaseType_t FreeRTOS_tx_space( ConstSocket_t xSocket )
    {
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b084      	sub	sp, #16
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800db88:	68bb      	ldr	r3, [r7, #8]
 800db8a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800db8e:	2b06      	cmp	r3, #6
 800db90:	d003      	beq.n	800db9a <FreeRTOS_tx_space+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800db92:	f06f 0315 	mvn.w	r3, #21
 800db96:	60fb      	str	r3, [r7, #12]
 800db98:	e011      	b.n	800dbbe <FreeRTOS_tx_space+0x42>
        }
        else
        {
            if( pxSocket->u.xTCP.txStream != NULL )
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d008      	beq.n	800dbb6 <FreeRTOS_tx_space+0x3a>
            {
                xReturn = ( BaseType_t ) uxStreamBufferGetSpace( pxSocket->u.xTCP.txStream );
 800dba4:	68bb      	ldr	r3, [r7, #8]
 800dba6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f000 faaf 	bl	800e10e <uxStreamBufferGetSpace>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	60fb      	str	r3, [r7, #12]
 800dbb4:	e003      	b.n	800dbbe <FreeRTOS_tx_space+0x42>
            }
            else
            {
                xReturn = ( BaseType_t ) pxSocket->u.xTCP.uxTxStreamSize;
 800dbb6:	68bb      	ldr	r3, [r7, #8]
 800dbb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dbbc:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 800dbbe:	68fb      	ldr	r3, [r7, #12]
    }
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	3710      	adds	r7, #16
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <FreeRTOS_tx_size>:
 *
 * @return The number of bytes stored in the Tx buffer of the socket.
 *         Or an error code.
 */
    BaseType_t FreeRTOS_tx_size( ConstSocket_t xSocket )
    {
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b084      	sub	sp, #16
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800dbd4:	68bb      	ldr	r3, [r7, #8]
 800dbd6:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800dbda:	2b06      	cmp	r3, #6
 800dbdc:	d003      	beq.n	800dbe6 <FreeRTOS_tx_size+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800dbde:	f06f 0315 	mvn.w	r3, #21
 800dbe2:	60fb      	str	r3, [r7, #12]
 800dbe4:	e00f      	b.n	800dc06 <FreeRTOS_tx_size+0x3e>
        }
        else
        {
            if( pxSocket->u.xTCP.txStream != NULL )
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d008      	beq.n	800dc02 <FreeRTOS_tx_size+0x3a>
            {
                xReturn = ( BaseType_t ) uxStreamBufferGetSize( pxSocket->u.xTCP.txStream );
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	f000 faab 	bl	800e152 <uxStreamBufferGetSize>
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	60fb      	str	r3, [r7, #12]
 800dc00:	e001      	b.n	800dc06 <FreeRTOS_tx_size+0x3e>
            }
            else
            {
                xReturn = 0;
 800dc02:	2300      	movs	r3, #0
 800dc04:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 800dc06:	68fb      	ldr	r3, [r7, #12]
    }
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3710      	adds	r7, #16
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}

0800dc10 <FreeRTOS_issocketconnected>:
 * @param[in] xSocket The socket being checked.
 *
 * @return pdTRUE if TCP socket is connected.
 */
    BaseType_t FreeRTOS_issocketconnected( ConstSocket_t xSocket )
    {
 800dc10:	b480      	push	{r7}
 800dc12:	b085      	sub	sp, #20
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 800dc1c:	2300      	movs	r3, #0
 800dc1e:	60fb      	str	r3, [r7, #12]

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800dc26:	2b06      	cmp	r3, #6
 800dc28:	d003      	beq.n	800dc32 <FreeRTOS_issocketconnected+0x22>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800dc2a:	f06f 0315 	mvn.w	r3, #21
 800dc2e:	60fb      	str	r3, [r7, #12]
 800dc30:	e00b      	b.n	800dc4a <FreeRTOS_issocketconnected+0x3a>
        }
        else
        {
            if( pxSocket->u.xTCP.eTCPState >= eESTABLISHED )
 800dc32:	68bb      	ldr	r3, [r7, #8]
 800dc34:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800dc38:	2b04      	cmp	r3, #4
 800dc3a:	d906      	bls.n	800dc4a <FreeRTOS_issocketconnected+0x3a>
            {
                if( pxSocket->u.xTCP.eTCPState < eCLOSE_WAIT )
 800dc3c:	68bb      	ldr	r3, [r7, #8]
 800dc3e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800dc42:	2b07      	cmp	r3, #7
 800dc44:	d801      	bhi.n	800dc4a <FreeRTOS_issocketconnected+0x3a>
                {
                    xReturn = pdTRUE;
 800dc46:	2301      	movs	r3, #1
 800dc48:	60fb      	str	r3, [r7, #12]
                }
            }
        }

        return xReturn;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
    }
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	3714      	adds	r7, #20
 800dc50:	46bd      	mov	sp, r7
 800dc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc56:	4770      	bx	lr

0800dc58 <FreeRTOS_rx_size>:
 *
 * @return Returns the number of bytes which can be read. Or an error
 *         code is returned.
 */
    BaseType_t FreeRTOS_rx_size( ConstSocket_t xSocket )
    {
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b084      	sub	sp, #16
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
        const FreeRTOS_Socket_t * pxSocket = ( const FreeRTOS_Socket_t * ) xSocket;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn;

        if( pxSocket->ucProtocol != ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800dc6a:	2b06      	cmp	r3, #6
 800dc6c:	d003      	beq.n	800dc76 <FreeRTOS_rx_size+0x1e>
        {
            xReturn = -pdFREERTOS_ERRNO_EINVAL;
 800dc6e:	f06f 0315 	mvn.w	r3, #21
 800dc72:	60fb      	str	r3, [r7, #12]
 800dc74:	e00f      	b.n	800dc96 <FreeRTOS_rx_size+0x3e>
        }
        else if( pxSocket->u.xTCP.rxStream != NULL )
 800dc76:	68bb      	ldr	r3, [r7, #8]
 800dc78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d008      	beq.n	800dc92 <FreeRTOS_rx_size+0x3a>
        {
            xReturn = ( BaseType_t ) uxStreamBufferGetSize( pxSocket->u.xTCP.rxStream );
 800dc80:	68bb      	ldr	r3, [r7, #8]
 800dc82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dc86:	4618      	mov	r0, r3
 800dc88:	f000 fa63 	bl	800e152 <uxStreamBufferGetSize>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	60fb      	str	r3, [r7, #12]
 800dc90:	e001      	b.n	800dc96 <FreeRTOS_rx_size+0x3e>
        }
        else
        {
            xReturn = 0;
 800dc92:	2300      	movs	r3, #0
 800dc94:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800dc96:	68fb      	ldr	r3, [r7, #12]
    }
 800dc98:	4618      	mov	r0, r3
 800dc9a:	3710      	adds	r7, #16
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bd80      	pop	{r7, pc}

0800dca0 <xSocketValid>:
 * @param[in] xSocket The socket to be checked.
 * @return pdTRUE if the socket is valid, else pdFALSE.
 *
 */
BaseType_t xSocketValid( const ConstSocket_t xSocket )
{
 800dca0:	b480      	push	{r7}
 800dca2:	b085      	sub	sp, #20
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturnValue = pdFALSE;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	60fb      	str	r3, [r7, #12]
     */

    /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
    /* coverity[misra_c_2012_rule_11_4_violation] */
    if( ( xSocket != FREERTOS_INVALID_SOCKET ) && ( xSocket != NULL ) )
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcb2:	d004      	beq.n	800dcbe <xSocketValid+0x1e>
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d001      	beq.n	800dcbe <xSocketValid+0x1e>
    {
        xReturnValue = pdTRUE;
 800dcba:	2301      	movs	r3, #1
 800dcbc:	60fb      	str	r3, [r7, #12]
    }

    return xReturnValue;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	3714      	adds	r7, #20
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcca:	4770      	bx	lr

0800dccc <vTCPNetStat_TCPSocket>:
 * @brief A helper function of vTCPNetStat(), see below.
 *
 * @param[in] pxSocket The socket that needs logging.
 */
    static void vTCPNetStat_TCPSocket( const FreeRTOS_Socket_t * pxSocket )
    {
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b098      	sub	sp, #96	@ 0x60
 800dcd0:	af02      	add	r7, sp, #8
 800dcd2:	6078      	str	r0, [r7, #4]
        char pcRemoteIp[ 40 ];
        int xIPWidth = 32;
 800dcd4:	2320      	movs	r3, #32
 800dcd6:	657b      	str	r3, [r7, #84]	@ 0x54

        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
            TickType_t age = xTaskGetTickCount() - pxSocket->u.xTCP.xLastAliveTime;
 800dcd8:	f008 fb42 	bl	8016360 <xTaskGetTickCount>
 800dcdc:	4602      	mov	r2, r0
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dce4:	1ad3      	subs	r3, r2, r3
 800dce6:	653b      	str	r3, [r7, #80]	@ 0x50
        #else
            TickType_t age = 0U;
        #endif

        char ucChildText[ 16 ] = "";
 800dce8:	f107 030c 	add.w	r3, r7, #12
 800dcec:	2200      	movs	r2, #0
 800dcee:	601a      	str	r2, [r3, #0]
 800dcf0:	605a      	str	r2, [r3, #4]
 800dcf2:	609a      	str	r2, [r3, #8]
 800dcf4:	60da      	str	r2, [r3, #12]

        if( pxSocket->u.xTCP.eTCPState == ( uint8_t ) eTCP_LISTEN )
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800dcfc:	2b01      	cmp	r3, #1
 800dcfe:	d131      	bne.n	800dd64 <vTCPNetStat_TCPSocket+0x98>
        {
            /* Using function "snprintf". */
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
                                                 pxSocket->u.xTCP.usChildCount,
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
 800dd06:	461a      	mov	r2, r3
                                                 pxSocket->u.xTCP.usBacklog );
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
            const int32_t copied_len = snprintf( ucChildText, sizeof( ucChildText ), " %d/%d",
 800dd0e:	f107 000c 	add.w	r0, r7, #12
 800dd12:	9300      	str	r3, [sp, #0]
 800dd14:	4613      	mov	r3, r2
 800dd16:	4a21      	ldr	r2, [pc, #132]	@ (800dd9c <vTCPNetStat_TCPSocket+0xd0>)
 800dd18:	2110      	movs	r1, #16
 800dd1a:	f00a fc07 	bl	801852c <sniprintf>
 800dd1e:	64f8      	str	r0, [r7, #76]	@ 0x4c
            ( void ) copied_len;
            /* These should never evaluate to false since the buffers are both shorter than 5-6 characters (<=65535) */
            configASSERT( copied_len >= 0 );                                /* LCOV_EXCL_BR_LINE the 'taken' branch will never execute. See the above comment. */
 800dd20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	da0d      	bge.n	800dd42 <vTCPNetStat_TCPSocket+0x76>
	__asm volatile
 800dd26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd2a:	b672      	cpsid	i
 800dd2c:	f383 8811 	msr	BASEPRI, r3
 800dd30:	f3bf 8f6f 	isb	sy
 800dd34:	f3bf 8f4f 	dsb	sy
 800dd38:	b662      	cpsie	i
 800dd3a:	64bb      	str	r3, [r7, #72]	@ 0x48
}
 800dd3c:	bf00      	nop
 800dd3e:	bf00      	nop
 800dd40:	e7fd      	b.n	800dd3e <vTCPNetStat_TCPSocket+0x72>
            configASSERT( copied_len < ( int32_t ) sizeof( ucChildText ) ); /* LCOV_EXCL_BR_LINE the 'taken' branch will never execute. See the above comment. */
 800dd42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd44:	2b0f      	cmp	r3, #15
 800dd46:	dd0d      	ble.n	800dd64 <vTCPNetStat_TCPSocket+0x98>
	__asm volatile
 800dd48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd4c:	b672      	cpsid	i
 800dd4e:	f383 8811 	msr	BASEPRI, r3
 800dd52:	f3bf 8f6f 	isb	sy
 800dd56:	f3bf 8f4f 	dsb	sy
 800dd5a:	b662      	cpsie	i
 800dd5c:	647b      	str	r3, [r7, #68]	@ 0x44
}
 800dd5e:	bf00      	nop
 800dd60:	bf00      	nop
 800dd62:	e7fd      	b.n	800dd60 <vTCPNetStat_TCPSocket+0x94>
        }

        if( age > 999999U )
 800dd64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd66:	4a0e      	ldr	r2, [pc, #56]	@ (800dda0 <vTCPNetStat_TCPSocket+0xd4>)
 800dd68:	4293      	cmp	r3, r2
 800dd6a:	d901      	bls.n	800dd70 <vTCPNetStat_TCPSocket+0xa4>
        {
            age = 999999U;
 800dd6c:	4b0c      	ldr	r3, [pc, #48]	@ (800dda0 <vTCPNetStat_TCPSocket+0xd4>)
 800dd6e:	653b      	str	r3, [r7, #80]	@ 0x50
        }

        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE Exclude this line because default case is not counted. */
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	7a1b      	ldrb	r3, [r3, #8]
 800dd74:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800dd78:	b2db      	uxtb	r3, r3
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d108      	bne.n	800dd90 <vTCPNetStat_TCPSocket+0xc4>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    ( void ) snprintf( pcRemoteIp, sizeof( pcRemoteIp ), "%xip", ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd82:	f107 001c 	add.w	r0, r7, #28
 800dd86:	4a07      	ldr	r2, [pc, #28]	@ (800dda4 <vTCPNetStat_TCPSocket+0xd8>)
 800dd88:	2128      	movs	r1, #40	@ 0x28
 800dd8a:	f00a fbcf 	bl	801852c <sniprintf>
                    break;
 800dd8e:	e000      	b.n	800dd92 <vTCPNetStat_TCPSocket+0xc6>
                    break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* MISRA 16.4 Compliance */
                break;
 800dd90:	bf00      	nop
                           ( pxSocket->u.xTCP.txStream != NULL ) ? 1 : 0,
                           FreeRTOS_GetTCPStateName( pxSocket->u.xTCP.eTCPState ),
                           ( unsigned ) ( ( age > 999999U ) ? 999999U : age ), /* Format 'age' for printing */
                           pxSocket->u.xTCP.usTimeout,
                           ucChildText ) );
    }
 800dd92:	bf00      	nop
 800dd94:	3758      	adds	r7, #88	@ 0x58
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}
 800dd9a:	bf00      	nop
 800dd9c:	080198a0 	.word	0x080198a0
 800dda0:	000f423f 	.word	0x000f423f
 800dda4:	080198a8 	.word	0x080198a8

0800dda8 <vTCPNetStat>:

/**
 * @brief Print a summary of all sockets and their connections.
 */
    void vTCPNetStat( void )
    {
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b088      	sub	sp, #32
 800ddac:	af00      	add	r7, sp, #0
        /* Show a simple listing of all created sockets and their connections */
        const ListItem_t * pxIterator;
        BaseType_t count = 0;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	61bb      	str	r3, [r7, #24]
        size_t uxMinimum = uxGetMinimumFreeNetworkBuffers();
 800ddb2:	f004 fd75 	bl	80128a0 <uxGetMinimumFreeNetworkBuffers>
 800ddb6:	6178      	str	r0, [r7, #20]
        size_t uxCurrent = uxGetNumberOfFreeNetworkBuffers();
 800ddb8:	f004 fd66 	bl	8012888 <uxGetNumberOfFreeNetworkBuffers>
 800ddbc:	6138      	str	r0, [r7, #16]

        if( !listLIST_IS_INITIALISED( &xBoundTCPSocketsList ) )
 800ddbe:	4b17      	ldr	r3, [pc, #92]	@ (800de1c <vTCPNetStat+0x74>)
 800ddc0:	689b      	ldr	r3, [r3, #8]
 800ddc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddc6:	d125      	bne.n	800de14 <vTCPNetStat+0x6c>
        }
        else
        {
            /* Casting a "MiniListItem_t" to a "ListItem_t".
             * This is safe because only its address is being accessed, not its fields. */
            const ListItem_t * pxEndTCP = listGET_END_MARKER( &xBoundTCPSocketsList );
 800ddc8:	4b15      	ldr	r3, [pc, #84]	@ (800de20 <vTCPNetStat+0x78>)
 800ddca:	60fb      	str	r3, [r7, #12]
            const ListItem_t * pxEndUDP = listGET_END_MARKER( &xBoundUDPSocketsList );
 800ddcc:	4b15      	ldr	r3, [pc, #84]	@ (800de24 <vTCPNetStat+0x7c>)
 800ddce:	60bb      	str	r3, [r7, #8]

            FreeRTOS_printf( ( "Prot Port IP-Remote       : Port  R/T Status       Alive  tmout Child\n" ) );

            for( pxIterator = listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800ddd0:	4b12      	ldr	r3, [pc, #72]	@ (800de1c <vTCPNetStat+0x74>)
 800ddd2:	68db      	ldr	r3, [r3, #12]
 800ddd4:	61fb      	str	r3, [r7, #28]
 800ddd6:	e00b      	b.n	800ddf0 <vTCPNetStat+0x48>
                 pxIterator != pxEndTCP;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                const FreeRTOS_Socket_t * pxSocket = ( ( const FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800ddd8:	69fb      	ldr	r3, [r7, #28]
 800ddda:	68db      	ldr	r3, [r3, #12]
 800dddc:	607b      	str	r3, [r7, #4]
                vTCPNetStat_TCPSocket( pxSocket );
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f7ff ff74 	bl	800dccc <vTCPNetStat_TCPSocket>
                count++;
 800dde4:	69bb      	ldr	r3, [r7, #24]
 800dde6:	3301      	adds	r3, #1
 800dde8:	61bb      	str	r3, [r7, #24]
                 pxIterator = listGET_NEXT( pxIterator ) )
 800ddea:	69fb      	ldr	r3, [r7, #28]
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	61fb      	str	r3, [r7, #28]
                 pxIterator != pxEndTCP;
 800ddf0:	69fa      	ldr	r2, [r7, #28]
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	429a      	cmp	r2, r3
 800ddf6:	d1ef      	bne.n	800ddd8 <vTCPNetStat+0x30>
            }

            for( pxIterator = listGET_HEAD_ENTRY( &xBoundUDPSocketsList );
 800ddf8:	4b0b      	ldr	r3, [pc, #44]	@ (800de28 <vTCPNetStat+0x80>)
 800ddfa:	68db      	ldr	r3, [r3, #12]
 800ddfc:	61fb      	str	r3, [r7, #28]
 800ddfe:	e005      	b.n	800de0c <vTCPNetStat+0x64>
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                /* Local port on this machine */
                FreeRTOS_printf( ( "UDP Port %5u\n",
                                   FreeRTOS_ntohs( listGET_LIST_ITEM_VALUE( pxIterator ) ) ) );
                count++;
 800de00:	69bb      	ldr	r3, [r7, #24]
 800de02:	3301      	adds	r3, #1
 800de04:	61bb      	str	r3, [r7, #24]
                 pxIterator = listGET_NEXT( pxIterator ) )
 800de06:	69fb      	ldr	r3, [r7, #28]
 800de08:	685b      	ldr	r3, [r3, #4]
 800de0a:	61fb      	str	r3, [r7, #28]
                 pxIterator != pxEndUDP;
 800de0c:	69fa      	ldr	r2, [r7, #28]
 800de0e:	68bb      	ldr	r3, [r7, #8]
 800de10:	429a      	cmp	r2, r3
 800de12:	d1f5      	bne.n	800de00 <vTCPNetStat+0x58>
                               ( int ) count,
                               ( unsigned ) uxMinimum,
                               ( unsigned ) uxCurrent,
                               ( unsigned ) ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS ) );
        }
    }
 800de14:	bf00      	nop
 800de16:	3720      	adds	r7, #32
 800de18:	46bd      	mov	sp, r7
 800de1a:	bd80      	pop	{r7, pc}
 800de1c:	200024b4 	.word	0x200024b4
 800de20:	200024bc 	.word	0x200024bc
 800de24:	200024a8 	.word	0x200024a8
 800de28:	200024a0 	.word	0x200024a0

0800de2c <vSocketSelectTCP>:
 *
 * @param[in] pxSocket The socket which needs to be checked.
 * @return An event mask of events that are active for this socket.
 */
        static EventBits_t vSocketSelectTCP( FreeRTOS_Socket_t * pxSocket )
        {
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b086      	sub	sp, #24
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]
            /* Check if the TCP socket has already been accepted by
             * the owner.  If not, it is useless to return it from a
             * select(). */
            BaseType_t bAccepted = pdFALSE;
 800de34:	2300      	movs	r3, #0
 800de36:	617b      	str	r3, [r7, #20]
            EventBits_t xSocketBits = 0U;
 800de38:	2300      	movs	r3, #0
 800de3a:	613b      	str	r3, [r7, #16]

            if( pxSocket->u.xTCP.bits.bPassQueued == pdFALSE_UNSIGNED )
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800de42:	f003 0304 	and.w	r3, r3, #4
 800de46:	b2db      	uxtb	r3, r3
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d109      	bne.n	800de60 <vSocketSelectTCP+0x34>
            {
                if( pxSocket->u.xTCP.bits.bPassAccept == pdFALSE_UNSIGNED )
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800de52:	f003 0302 	and.w	r3, r3, #2
 800de56:	b2db      	uxtb	r3, r3
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d101      	bne.n	800de60 <vSocketSelectTCP+0x34>
                {
                    bAccepted = pdTRUE;
 800de5c:	2301      	movs	r3, #1
 800de5e:	617b      	str	r3, [r7, #20]
                }
            }

            /* Is the set owner interested in READ events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != ( EventBits_t ) 0U )
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800de64:	f003 0301 	and.w	r3, r3, #1
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d03a      	beq.n	800dee2 <vSocketSelectTCP+0xb6>
            {
                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800de72:	2b01      	cmp	r3, #1
 800de74:	d113      	bne.n	800de9e <vSocketSelectTCP+0x72>
                {
                    if( ( pxSocket->u.xTCP.pxPeerSocket != NULL ) && ( pxSocket->u.xTCP.pxPeerSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d030      	beq.n	800dee2 <vSocketSelectTCP+0xb6>
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800de86:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800de8a:	f003 0302 	and.w	r3, r3, #2
 800de8e:	b2db      	uxtb	r3, r3
 800de90:	2b00      	cmp	r3, #0
 800de92:	d026      	beq.n	800dee2 <vSocketSelectTCP+0xb6>
                    {
                        xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	f043 0301 	orr.w	r3, r3, #1
 800de9a:	613b      	str	r3, [r7, #16]
 800de9c:	e021      	b.n	800dee2 <vSocketSelectTCP+0xb6>
                    }
                }
                else if( ( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED ) && ( pxSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800dea4:	f003 0308 	and.w	r3, r3, #8
 800dea8:	b2db      	uxtb	r3, r3
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d00c      	beq.n	800dec8 <vSocketSelectTCP+0x9c>
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800deb4:	f003 0302 	and.w	r3, r3, #2
 800deb8:	b2db      	uxtb	r3, r3
 800deba:	2b00      	cmp	r3, #0
 800debc:	d004      	beq.n	800dec8 <vSocketSelectTCP+0x9c>
                {
                    /* This socket has the re-use flag. After connecting it turns into
                     * a connected socket. Set the READ event, so that accept() will be called. */
                    xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800debe:	693b      	ldr	r3, [r7, #16]
 800dec0:	f043 0301 	orr.w	r3, r3, #1
 800dec4:	613b      	str	r3, [r7, #16]
 800dec6:	e00c      	b.n	800dee2 <vSocketSelectTCP+0xb6>
                }
                else if( ( bAccepted != 0 ) && ( FreeRTOS_recvcount( pxSocket ) > 0 ) )
 800dec8:	697b      	ldr	r3, [r7, #20]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d009      	beq.n	800dee2 <vSocketSelectTCP+0xb6>
 800dece:	6878      	ldr	r0, [r7, #4]
 800ded0:	f7ff fec2 	bl	800dc58 <FreeRTOS_rx_size>
 800ded4:	4603      	mov	r3, r0
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	dd03      	ble.n	800dee2 <vSocketSelectTCP+0xb6>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800deda:	693b      	ldr	r3, [r7, #16]
 800dedc:	f043 0301 	orr.w	r3, r3, #1
 800dee0:	613b      	str	r3, [r7, #16]
                    /* Nothing. */
                }
            }

            /* Is the set owner interested in EXCEPTION events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_EXCEPT ) != 0U )
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dee6:	f003 0304 	and.w	r3, r3, #4
 800deea:	2b00      	cmp	r3, #0
 800deec:	d00d      	beq.n	800df0a <vSocketSelectTCP+0xde>
            {
                if( ( pxSocket->u.xTCP.eTCPState == eCLOSE_WAIT ) || ( pxSocket->u.xTCP.eTCPState == eCLOSED ) )
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800def4:	2b08      	cmp	r3, #8
 800def6:	d004      	beq.n	800df02 <vSocketSelectTCP+0xd6>
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800defe:	2b00      	cmp	r3, #0
 800df00:	d103      	bne.n	800df0a <vSocketSelectTCP+0xde>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_EXCEPT;
 800df02:	693b      	ldr	r3, [r7, #16]
 800df04:	f043 0304 	orr.w	r3, r3, #4
 800df08:	613b      	str	r3, [r7, #16]
                }
            }

            /* Is the set owner interested in WRITE events? */
            if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_WRITE ) != 0U )
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800df0e:	f003 0302 	and.w	r3, r3, #2
 800df12:	2b00      	cmp	r3, #0
 800df14:	d034      	beq.n	800df80 <vSocketSelectTCP+0x154>
            {
                BaseType_t bMatch = pdFALSE;
 800df16:	2300      	movs	r3, #0
 800df18:	60fb      	str	r3, [r7, #12]

                if( bAccepted != 0 )
 800df1a:	697b      	ldr	r3, [r7, #20]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d007      	beq.n	800df30 <vSocketSelectTCP+0x104>
                {
                    if( FreeRTOS_tx_space( pxSocket ) > 0 )
 800df20:	6878      	ldr	r0, [r7, #4]
 800df22:	f7ff fe2b 	bl	800db7c <FreeRTOS_tx_space>
 800df26:	4603      	mov	r3, r0
 800df28:	2b00      	cmp	r3, #0
 800df2a:	dd01      	ble.n	800df30 <vSocketSelectTCP+0x104>
                    {
                        bMatch = pdTRUE;
 800df2c:	2301      	movs	r3, #1
 800df2e:	60fb      	str	r3, [r7, #12]
                    }
                }

                if( bMatch == pdFALSE )
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	2b00      	cmp	r3, #0
 800df34:	d11d      	bne.n	800df72 <vSocketSelectTCP+0x146>
                {
                    if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800df3c:	f003 0308 	and.w	r3, r3, #8
 800df40:	b2db      	uxtb	r3, r3
 800df42:	2b00      	cmp	r3, #0
 800df44:	d015      	beq.n	800df72 <vSocketSelectTCP+0x146>
                        ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                    if( ( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED ) &&
 800df4c:	2b04      	cmp	r3, #4
 800df4e:	d910      	bls.n	800df72 <vSocketSelectTCP+0x146>
                        ( pxSocket->u.xTCP.bits.bConnPassed == pdFALSE_UNSIGNED ) )
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800df56:	f003 0310 	and.w	r3, r3, #16
 800df5a:	b2db      	uxtb	r3, r3
                        ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) &&
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d108      	bne.n	800df72 <vSocketSelectTCP+0x146>
                    {
                        pxSocket->u.xTCP.bits.bConnPassed = pdTRUE_UNSIGNED;
 800df60:	687a      	ldr	r2, [r7, #4]
 800df62:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800df66:	f043 0310 	orr.w	r3, r3, #16
 800df6a:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                        bMatch = pdTRUE;
 800df6e:	2301      	movs	r3, #1
 800df70:	60fb      	str	r3, [r7, #12]
                    }
                }

                if( bMatch != pdFALSE )
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d003      	beq.n	800df80 <vSocketSelectTCP+0x154>
                {
                    xSocketBits |= ( EventBits_t ) eSELECT_WRITE;
 800df78:	693b      	ldr	r3, [r7, #16]
 800df7a:	f043 0302 	orr.w	r3, r3, #2
 800df7e:	613b      	str	r3, [r7, #16]
                }
            }

            return xSocketBits;
 800df80:	693b      	ldr	r3, [r7, #16]
        }
 800df82:	4618      	mov	r0, r3
 800df84:	3718      	adds	r7, #24
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}
	...

0800df8c <vSocketSelect>:
 *        event has occurred.
 *
 * @param[in] pxSocketSet The socket-set which is to be waited on for change.
 */
    void vSocketSelect( const SocketSelect_t * pxSocketSet )
    {
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b08c      	sub	sp, #48	@ 0x30
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
        BaseType_t xRound;
        EventBits_t xSocketBits, xBitsToClear;

        #if ipconfigUSE_TCP == 1
            BaseType_t xLastRound = 1;
 800df94:	2301      	movs	r3, #1
 800df96:	617b      	str	r3, [r7, #20]
        #else
            BaseType_t xLastRound = 0;
        #endif

        /* These flags will be switched on after checking the socket status. */
        EventBits_t xGroupBits = 0;
 800df98:	2300      	movs	r3, #0
 800df9a:	627b      	str	r3, [r7, #36]	@ 0x24

        for( xRound = 0; xRound <= xLastRound; xRound++ )
 800df9c:	2300      	movs	r3, #0
 800df9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dfa0:	e047      	b.n	800e032 <vSocketSelect+0xa6>
        {
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            const List_t * pxList;

            if( xRound == 0 )
 800dfa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d104      	bne.n	800dfb2 <vSocketSelect+0x26>
            {
                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxEnd = ( ( const ListItem_t * ) &( xBoundUDPSocketsList.xListEnd ) );
 800dfa8:	4b36      	ldr	r3, [pc, #216]	@ (800e084 <vSocketSelect+0xf8>)
 800dfaa:	61fb      	str	r3, [r7, #28]
                pxList = &xBoundUDPSocketsList;
 800dfac:	4b36      	ldr	r3, [pc, #216]	@ (800e088 <vSocketSelect+0xfc>)
 800dfae:	61bb      	str	r3, [r7, #24]
 800dfb0:	e003      	b.n	800dfba <vSocketSelect+0x2e>
                else
                {
                    /* MISRA Ref 11.3.1 [Misaligned access] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800dfb2:	4b36      	ldr	r3, [pc, #216]	@ (800e08c <vSocketSelect+0x100>)
 800dfb4:	61fb      	str	r3, [r7, #28]
                    pxList = &xBoundTCPSocketsList;
 800dfb6:	4b36      	ldr	r3, [pc, #216]	@ (800e090 <vSocketSelect+0x104>)
 800dfb8:	61bb      	str	r3, [r7, #24]
                }
            #endif /* ipconfigUSE_TCP == 1 */

            for( pxIterator = listGET_HEAD_ENTRY( pxList );
 800dfba:	69bb      	ldr	r3, [r7, #24]
 800dfbc:	68db      	ldr	r3, [r3, #12]
 800dfbe:	623b      	str	r3, [r7, #32]
 800dfc0:	e030      	b.n	800e024 <vSocketSelect+0x98>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                FreeRTOS_Socket_t * pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800dfc2:	6a3b      	ldr	r3, [r7, #32]
 800dfc4:	68db      	ldr	r3, [r3, #12]
 800dfc6:	60fb      	str	r3, [r7, #12]

                if( pxSocket->pxSocketSet != pxSocketSet )
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfcc:	687a      	ldr	r2, [r7, #4]
 800dfce:	429a      	cmp	r2, r3
 800dfd0:	d124      	bne.n	800e01c <vSocketSelect+0x90>
                {
                    /* Socket does not belong to this select group. */
                    continue;
                }

                xSocketBits = 0;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	62bb      	str	r3, [r7, #40]	@ 0x28

                #if ( ipconfigUSE_TCP == 1 )
                    if( pxSocket->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP )
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800dfdc:	2b06      	cmp	r3, #6
 800dfde:	d107      	bne.n	800dff0 <vSocketSelect+0x64>
                    {
                        xSocketBits |= vSocketSelectTCP( pxSocket );
 800dfe0:	68f8      	ldr	r0, [r7, #12]
 800dfe2:	f7ff ff23 	bl	800de2c <vSocketSelectTCP>
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfea:	4313      	orrs	r3, r2
 800dfec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dfee:	e00d      	b.n	800e00c <vSocketSelect+0x80>
                    }
                    else
                #endif /* ipconfigUSE_TCP == 1 */
                {
                    /* Select events for UDP are simpler. */
                    if( ( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U ) &&
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dff4:	f003 0301 	and.w	r3, r3, #1
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d007      	beq.n	800e00c <vSocketSelect+0x80>
                        ( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) > 0U ) )
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
                    if( ( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_READ ) != 0U ) &&
 800e000:	2b00      	cmp	r3, #0
 800e002:	d003      	beq.n	800e00c <vSocketSelect+0x80>
                    {
                        xSocketBits |= ( EventBits_t ) eSELECT_READ;
 800e004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e006:	f043 0301 	orr.w	r3, r3, #1
 800e00a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    /* The WRITE and EXCEPT bits are not used for UDP */
                } /* if( pxSocket->ucProtocol == FREERTOS_IPPROTO_TCP ) */

                /* Each socket keeps its own event flags, which are looked-up
                 * by FreeRTOS_FD_ISSSET() */
                pxSocket->xSocketBits = xSocketBits;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e010:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* The ORed value will be used to set the bits in the event
                 * group. */
                xGroupBits |= xSocketBits;
 800e012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e016:	4313      	orrs	r3, r2
 800e018:	627b      	str	r3, [r7, #36]	@ 0x24
 800e01a:	e000      	b.n	800e01e <vSocketSelect+0x92>
                    continue;
 800e01c:	bf00      	nop
                 pxIterator = listGET_NEXT( pxIterator ) )
 800e01e:	6a3b      	ldr	r3, [r7, #32]
 800e020:	685b      	ldr	r3, [r3, #4]
 800e022:	623b      	str	r3, [r7, #32]
                 pxIterator != pxEnd;
 800e024:	6a3a      	ldr	r2, [r7, #32]
 800e026:	69fb      	ldr	r3, [r7, #28]
 800e028:	429a      	cmp	r2, r3
 800e02a:	d1ca      	bne.n	800dfc2 <vSocketSelect+0x36>
        for( xRound = 0; xRound <= xLastRound; xRound++ )
 800e02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e02e:	3301      	adds	r3, #1
 800e030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e032:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e034:	697b      	ldr	r3, [r7, #20]
 800e036:	429a      	cmp	r2, r3
 800e038:	ddb3      	ble.n	800dfa2 <vSocketSelect+0x16>
            } /* for( pxIterator ... ) */
        }     /* for( xRound = 0; xRound <= xLastRound; xRound++ ) */

        xBitsToClear = xEventGroupGetBits( pxSocketSet->xSelectGroup );
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	2100      	movs	r1, #0
 800e040:	4618      	mov	r0, r3
 800e042:	f006 fd3d 	bl	8014ac0 <xEventGroupClearBits>
 800e046:	6138      	str	r0, [r7, #16]

        /* Now set the necessary bits. */
        xBitsToClear = ( xBitsToClear & ~xGroupBits ) & ( ( EventBits_t ) eSELECT_ALL );
 800e048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e04a:	43da      	mvns	r2, r3
 800e04c:	693b      	ldr	r3, [r7, #16]
 800e04e:	4013      	ands	r3, r2
 800e050:	f003 030f 	and.w	r3, r3, #15
 800e054:	613b      	str	r3, [r7, #16]
             * and cleared in FreeRTOS_select(). */
            xBitsToClear &= ~( ( EventBits_t ) eSELECT_INTR );
        }
        #endif /* ipconfigSUPPORT_SIGNALS */

        if( xBitsToClear != 0U )
 800e056:	693b      	ldr	r3, [r7, #16]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d005      	beq.n	800e068 <vSocketSelect+0xdc>
        {
            ( void ) xEventGroupClearBits( pxSocketSet->xSelectGroup, xBitsToClear );
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	6939      	ldr	r1, [r7, #16]
 800e062:	4618      	mov	r0, r3
 800e064:	f006 fd2c 	bl	8014ac0 <xEventGroupClearBits>
        }

        /* Now include eSELECT_CALL_IP to wakeup the caller. */
        ( void ) xEventGroupSetBits( pxSocketSet->xSelectGroup, xGroupBits | ( EventBits_t ) eSELECT_CALL_IP );
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681a      	ldr	r2, [r3, #0]
 800e06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e06e:	f043 0310 	orr.w	r3, r3, #16
 800e072:	4619      	mov	r1, r3
 800e074:	4610      	mov	r0, r2
 800e076:	f006 fd60 	bl	8014b3a <xEventGroupSetBits>
    }
 800e07a:	bf00      	nop
 800e07c:	3730      	adds	r7, #48	@ 0x30
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
 800e082:	bf00      	nop
 800e084:	200024a8 	.word	0x200024a8
 800e088:	200024a0 	.word	0x200024a0
 800e08c:	200024bc 	.word	0x200024bc
 800e090:	200024b4 	.word	0x200024b4

0800e094 <uxStreamBufferSpace>:
 *         minus 1.
 */
size_t uxStreamBufferSpace( const StreamBuffer_t * const pxBuffer,
                            size_t uxLower,
                            size_t uxUpper )
{
 800e094:	b480      	push	{r7}
 800e096:	b087      	sub	sp, #28
 800e098:	af00      	add	r7, sp, #0
 800e09a:	60f8      	str	r0, [r7, #12]
 800e09c:	60b9      	str	r1, [r7, #8]
 800e09e:	607a      	str	r2, [r7, #4]
    const size_t uxLength = pxBuffer->LENGTH;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	691b      	ldr	r3, [r3, #16]
 800e0a4:	613b      	str	r3, [r7, #16]
    size_t uxCount = uxLength + uxUpper - uxLower - 1U;
 800e0a6:	693a      	ldr	r2, [r7, #16]
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	441a      	add	r2, r3
 800e0ac:	68bb      	ldr	r3, [r7, #8]
 800e0ae:	1ad3      	subs	r3, r2, r3
 800e0b0:	3b01      	subs	r3, #1
 800e0b2:	617b      	str	r3, [r7, #20]

    if( uxCount >= uxLength )
 800e0b4:	697a      	ldr	r2, [r7, #20]
 800e0b6:	693b      	ldr	r3, [r7, #16]
 800e0b8:	429a      	cmp	r2, r3
 800e0ba:	d303      	bcc.n	800e0c4 <uxStreamBufferSpace+0x30>
    {
        uxCount -= uxLength;
 800e0bc:	697a      	ldr	r2, [r7, #20]
 800e0be:	693b      	ldr	r3, [r7, #16]
 800e0c0:	1ad3      	subs	r3, r2, r3
 800e0c2:	617b      	str	r3, [r7, #20]
    }

    return uxCount;
 800e0c4:	697b      	ldr	r3, [r7, #20]
}
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	371c      	adds	r7, #28
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d0:	4770      	bx	lr

0800e0d2 <uxStreamBufferDistance>:
 * @return The distance between uxLower and uxUpper.
 */
size_t uxStreamBufferDistance( const StreamBuffer_t * const pxBuffer,
                               size_t uxLower,
                               size_t uxUpper )
{
 800e0d2:	b480      	push	{r7}
 800e0d4:	b087      	sub	sp, #28
 800e0d6:	af00      	add	r7, sp, #0
 800e0d8:	60f8      	str	r0, [r7, #12]
 800e0da:	60b9      	str	r1, [r7, #8]
 800e0dc:	607a      	str	r2, [r7, #4]
    const size_t uxLength = pxBuffer->LENGTH;
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	691b      	ldr	r3, [r3, #16]
 800e0e2:	613b      	str	r3, [r7, #16]
    size_t uxCount = uxLength + uxUpper - uxLower;
 800e0e4:	693a      	ldr	r2, [r7, #16]
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	441a      	add	r2, r3
 800e0ea:	68bb      	ldr	r3, [r7, #8]
 800e0ec:	1ad3      	subs	r3, r2, r3
 800e0ee:	617b      	str	r3, [r7, #20]

    if( uxCount >= uxLength )
 800e0f0:	697a      	ldr	r2, [r7, #20]
 800e0f2:	693b      	ldr	r3, [r7, #16]
 800e0f4:	429a      	cmp	r2, r3
 800e0f6:	d303      	bcc.n	800e100 <uxStreamBufferDistance+0x2e>
    {
        uxCount -= uxLength;
 800e0f8:	697a      	ldr	r2, [r7, #20]
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	1ad3      	subs	r3, r2, r3
 800e0fe:	617b      	str	r3, [r7, #20]
    }

    return uxCount;
 800e100:	697b      	ldr	r3, [r7, #20]
}
 800e102:	4618      	mov	r0, r3
 800e104:	371c      	adds	r7, #28
 800e106:	46bd      	mov	sp, r7
 800e108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10c:	4770      	bx	lr

0800e10e <uxStreamBufferGetSpace>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return The number of items which can still be added to uxHead
 *         before hitting on uxTail
 */
size_t uxStreamBufferGetSpace( const StreamBuffer_t * const pxBuffer )
{
 800e10e:	b580      	push	{r7, lr}
 800e110:	b082      	sub	sp, #8
 800e112:	af00      	add	r7, sp, #0
 800e114:	6078      	str	r0, [r7, #4]
    return uxStreamBufferSpace( pxBuffer, pxBuffer->uxHead, pxBuffer->uxTail );
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	6899      	ldr	r1, [r3, #8]
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	461a      	mov	r2, r3
 800e120:	6878      	ldr	r0, [r7, #4]
 800e122:	f7ff ffb7 	bl	800e094 <uxStreamBufferSpace>
 800e126:	4603      	mov	r3, r0
}
 800e128:	4618      	mov	r0, r3
 800e12a:	3708      	adds	r7, #8
 800e12c:	46bd      	mov	sp, r7
 800e12e:	bd80      	pop	{r7, pc}

0800e130 <uxStreamBufferFrontSpace>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return Distance between uxFront and uxTail or the number of items
 *         which can still be added to uxFront, before hitting on uxTail.
 */
size_t uxStreamBufferFrontSpace( const StreamBuffer_t * const pxBuffer )
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b082      	sub	sp, #8
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
    return uxStreamBufferSpace( pxBuffer, pxBuffer->uxFront, pxBuffer->uxTail );
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	68d9      	ldr	r1, [r3, #12]
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	461a      	mov	r2, r3
 800e142:	6878      	ldr	r0, [r7, #4]
 800e144:	f7ff ffa6 	bl	800e094 <uxStreamBufferSpace>
 800e148:	4603      	mov	r3, r0
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	3708      	adds	r7, #8
 800e14e:	46bd      	mov	sp, r7
 800e150:	bd80      	pop	{r7, pc}

0800e152 <uxStreamBufferGetSize>:
 * @param[in] pxBuffer The circular stream buffer.
 * @return The number of items which can be read from the tail before
 *        reaching the head.
 */
size_t uxStreamBufferGetSize( const StreamBuffer_t * const pxBuffer )
{
 800e152:	b580      	push	{r7, lr}
 800e154:	b082      	sub	sp, #8
 800e156:	af00      	add	r7, sp, #0
 800e158:	6078      	str	r0, [r7, #4]
    return uxStreamBufferDistance( pxBuffer, pxBuffer->uxTail, pxBuffer->uxHead );
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	6819      	ldr	r1, [r3, #0]
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	689b      	ldr	r3, [r3, #8]
 800e162:	461a      	mov	r2, r3
 800e164:	6878      	ldr	r0, [r7, #4]
 800e166:	f7ff ffb4 	bl	800e0d2 <uxStreamBufferDistance>
 800e16a:	4603      	mov	r3, r0
}
 800e16c:	4618      	mov	r0, r3
 800e16e:	3708      	adds	r7, #8
 800e170:	46bd      	mov	sp, r7
 800e172:	bd80      	pop	{r7, pc}

0800e174 <uxStreamBufferMidSpace>:
 *        buffer.
 * @param[in] pxBuffer The circular stream buffer.
 * @return The space between the mid pointer and the head.
 */
size_t uxStreamBufferMidSpace( const StreamBuffer_t * const pxBuffer )
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b082      	sub	sp, #8
 800e178:	af00      	add	r7, sp, #0
 800e17a:	6078      	str	r0, [r7, #4]
    return uxStreamBufferDistance( pxBuffer, pxBuffer->uxMid, pxBuffer->uxHead );
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	6859      	ldr	r1, [r3, #4]
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	689b      	ldr	r3, [r3, #8]
 800e184:	461a      	mov	r2, r3
 800e186:	6878      	ldr	r0, [r7, #4]
 800e188:	f7ff ffa3 	bl	800e0d2 <uxStreamBufferDistance>
 800e18c:	4603      	mov	r3, r0
}
 800e18e:	4618      	mov	r0, r3
 800e190:	3708      	adds	r7, #8
 800e192:	46bd      	mov	sp, r7
 800e194:	bd80      	pop	{r7, pc}

0800e196 <vStreamBufferClear>:
/**
 * @brief Clear the stream buffer.
 * @param[in] pxBuffer The circular stream buffer.
 */
void vStreamBufferClear( StreamBuffer_t * const pxBuffer )
{
 800e196:	b480      	push	{r7}
 800e198:	b083      	sub	sp, #12
 800e19a:	af00      	add	r7, sp, #0
 800e19c:	6078      	str	r0, [r7, #4]
    /* Make the circular buffer empty */
    pxBuffer->uxHead = 0U;
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	2200      	movs	r2, #0
 800e1a2:	609a      	str	r2, [r3, #8]
    pxBuffer->uxTail = 0U;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	601a      	str	r2, [r3, #0]
    pxBuffer->uxFront = 0U;
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	60da      	str	r2, [r3, #12]
    pxBuffer->uxMid = 0U;
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	2200      	movs	r2, #0
 800e1b4:	605a      	str	r2, [r3, #4]
}
 800e1b6:	bf00      	nop
 800e1b8:	370c      	adds	r7, #12
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c0:	4770      	bx	lr

0800e1c2 <vStreamBufferMoveMid>:
 * @param[in] pxBuffer The circular stream buffer.
 * @param[in] uxCount The byte count by which the mid pointer is to be moved.
 */
void vStreamBufferMoveMid( StreamBuffer_t * const pxBuffer,
                           const size_t uxCount )
{
 800e1c2:	b580      	push	{r7, lr}
 800e1c4:	b086      	sub	sp, #24
 800e1c6:	af00      	add	r7, sp, #0
 800e1c8:	6078      	str	r0, [r7, #4]
 800e1ca:	6039      	str	r1, [r7, #0]
    /* Increment uxMid, but no further than uxHead */
    const size_t uxLength = pxBuffer->LENGTH;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	691b      	ldr	r3, [r3, #16]
 800e1d0:	60fb      	str	r3, [r7, #12]
    const size_t uxSize = uxStreamBufferMidSpace( pxBuffer );
 800e1d2:	6878      	ldr	r0, [r7, #4]
 800e1d4:	f7ff ffce 	bl	800e174 <uxStreamBufferMidSpace>
 800e1d8:	60b8      	str	r0, [r7, #8]
    size_t uxMid = pxBuffer->uxMid;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	685b      	ldr	r3, [r3, #4]
 800e1de:	617b      	str	r3, [r7, #20]
    size_t uxMoveCount = uxCount;
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	613b      	str	r3, [r7, #16]

    if( uxMoveCount > uxSize )
 800e1e4:	693a      	ldr	r2, [r7, #16]
 800e1e6:	68bb      	ldr	r3, [r7, #8]
 800e1e8:	429a      	cmp	r2, r3
 800e1ea:	d901      	bls.n	800e1f0 <vStreamBufferMoveMid+0x2e>
    {
        uxMoveCount = uxSize;
 800e1ec:	68bb      	ldr	r3, [r7, #8]
 800e1ee:	613b      	str	r3, [r7, #16]
    }

    uxMid += uxMoveCount;
 800e1f0:	697a      	ldr	r2, [r7, #20]
 800e1f2:	693b      	ldr	r3, [r7, #16]
 800e1f4:	4413      	add	r3, r2
 800e1f6:	617b      	str	r3, [r7, #20]

    if( uxMid >= uxLength )
 800e1f8:	697a      	ldr	r2, [r7, #20]
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	429a      	cmp	r2, r3
 800e1fe:	d303      	bcc.n	800e208 <vStreamBufferMoveMid+0x46>
    {
        uxMid -= uxLength;
 800e200:	697a      	ldr	r2, [r7, #20]
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	1ad3      	subs	r3, r2, r3
 800e206:	617b      	str	r3, [r7, #20]
    }

    pxBuffer->uxMid = uxMid;
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	697a      	ldr	r2, [r7, #20]
 800e20c:	605a      	str	r2, [r3, #4]
}
 800e20e:	bf00      	nop
 800e210:	3718      	adds	r7, #24
 800e212:	46bd      	mov	sp, r7
 800e214:	bd80      	pop	{r7, pc}

0800e216 <xStreamBufferLessThenEqual>:
 * @return pdTRUE if uxLeft <= uxRight, else pdFALSE.
 */
BaseType_t xStreamBufferLessThenEqual( const StreamBuffer_t * const pxBuffer,
                                       size_t uxLeft,
                                       size_t uxRight )
{
 800e216:	b480      	push	{r7}
 800e218:	b087      	sub	sp, #28
 800e21a:	af00      	add	r7, sp, #0
 800e21c:	60f8      	str	r0, [r7, #12]
 800e21e:	60b9      	str	r1, [r7, #8]
 800e220:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800e222:	2300      	movs	r3, #0
 800e224:	617b      	str	r3, [r7, #20]
    const size_t uxTail = pxBuffer->uxTail;
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	613b      	str	r3, [r7, #16]

    if( ( uxLeft - uxTail ) <= ( uxRight - uxTail ) )
 800e22c:	68ba      	ldr	r2, [r7, #8]
 800e22e:	693b      	ldr	r3, [r7, #16]
 800e230:	1ad2      	subs	r2, r2, r3
 800e232:	6879      	ldr	r1, [r7, #4]
 800e234:	693b      	ldr	r3, [r7, #16]
 800e236:	1acb      	subs	r3, r1, r3
 800e238:	429a      	cmp	r2, r3
 800e23a:	d801      	bhi.n	800e240 <xStreamBufferLessThenEqual+0x2a>
    {
        xReturn = pdTRUE;
 800e23c:	2301      	movs	r3, #1
 800e23e:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800e240:	697b      	ldr	r3, [r7, #20]
}
 800e242:	4618      	mov	r0, r3
 800e244:	371c      	adds	r7, #28
 800e246:	46bd      	mov	sp, r7
 800e248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e24c:	4770      	bx	lr

0800e24e <uxStreamBufferGetPtr>:
 *         actual number of available bytes since this is a circular buffer and tail
 *         can loop back to the start of the buffer).
 */
size_t uxStreamBufferGetPtr( StreamBuffer_t * const pxBuffer,
                             uint8_t ** const ppucData )
{
 800e24e:	b580      	push	{r7, lr}
 800e250:	b084      	sub	sp, #16
 800e252:	af00      	add	r7, sp, #0
 800e254:	6078      	str	r0, [r7, #4]
 800e256:	6039      	str	r1, [r7, #0]
    const size_t uxNextTail = pxBuffer->uxTail;
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	681b      	ldr	r3, [r3, #0]
 800e25c:	60fb      	str	r3, [r7, #12]
    const size_t uxSize = uxStreamBufferGetSize( pxBuffer );
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f7ff ff77 	bl	800e152 <uxStreamBufferGetSize>
 800e264:	60b8      	str	r0, [r7, #8]

    /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
    /* coverity[misra_c_2012_rule_18_4_violation] */
    *ppucData = pxBuffer->ucArray + uxNextTail;
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	f103 0214 	add.w	r2, r3, #20
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	441a      	add	r2, r3
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	601a      	str	r2, [r3, #0]

    return FreeRTOS_min_size_t( uxSize, pxBuffer->LENGTH - uxNextTail );
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	691a      	ldr	r2, [r3, #16]
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	1ad3      	subs	r3, r2, r3
 800e27c:	4619      	mov	r1, r3
 800e27e:	68b8      	ldr	r0, [r7, #8]
 800e280:	f7fd fa00 	bl	800b684 <FreeRTOS_min_size_t>
 800e284:	4603      	mov	r3, r0
}
 800e286:	4618      	mov	r0, r3
 800e288:	3710      	adds	r7, #16
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}

0800e28e <uxStreamBufferAdd>:
 */
size_t uxStreamBufferAdd( StreamBuffer_t * const pxBuffer,
                          size_t uxOffset,
                          const uint8_t * const pucData,
                          size_t uxByteCount )
{
 800e28e:	b580      	push	{r7, lr}
 800e290:	b08a      	sub	sp, #40	@ 0x28
 800e292:	af00      	add	r7, sp, #0
 800e294:	60f8      	str	r0, [r7, #12]
 800e296:	60b9      	str	r1, [r7, #8]
 800e298:	607a      	str	r2, [r7, #4]
 800e29a:	603b      	str	r3, [r7, #0]
    size_t uxCount;
    size_t uxSpace = uxStreamBufferGetSpace( pxBuffer );
 800e29c:	68f8      	ldr	r0, [r7, #12]
 800e29e:	f7ff ff36 	bl	800e10e <uxStreamBufferGetSpace>
 800e2a2:	6278      	str	r0, [r7, #36]	@ 0x24

    /* If uxOffset > 0, items can be placed in front of uxHead */
    if( uxSpace > uxOffset )
 800e2a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2a6:	68bb      	ldr	r3, [r7, #8]
 800e2a8:	429a      	cmp	r2, r3
 800e2aa:	d904      	bls.n	800e2b6 <uxStreamBufferAdd+0x28>
    {
        uxSpace -= uxOffset;
 800e2ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2ae:	68bb      	ldr	r3, [r7, #8]
 800e2b0:	1ad3      	subs	r3, r2, r3
 800e2b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e2b4:	e001      	b.n	800e2ba <uxStreamBufferAdd+0x2c>
    }
    else
    {
        uxSpace = 0U;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* The number of bytes that can be written is the minimum of the number of
     * bytes requested and the number available. */
    uxCount = FreeRTOS_min_size_t( uxSpace, uxByteCount );
 800e2ba:	6839      	ldr	r1, [r7, #0]
 800e2bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e2be:	f7fd f9e1 	bl	800b684 <FreeRTOS_min_size_t>
 800e2c2:	61f8      	str	r0, [r7, #28]

    if( uxCount != 0U )
 800e2c4:	69fb      	ldr	r3, [r7, #28]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d05c      	beq.n	800e384 <uxStreamBufferAdd+0xf6>
    {
        const size_t uxLength = pxBuffer->LENGTH;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	691b      	ldr	r3, [r3, #16]
 800e2ce:	61bb      	str	r3, [r7, #24]
        size_t uxNextHead = pxBuffer->uxHead;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	689b      	ldr	r3, [r3, #8]
 800e2d4:	623b      	str	r3, [r7, #32]

        if( uxOffset != 0U )
 800e2d6:	68bb      	ldr	r3, [r7, #8]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d00b      	beq.n	800e2f4 <uxStreamBufferAdd+0x66>
        {
            /* ( uxOffset > 0 ) means: write in front if the uxHead marker */
            uxNextHead += uxOffset;
 800e2dc:	6a3a      	ldr	r2, [r7, #32]
 800e2de:	68bb      	ldr	r3, [r7, #8]
 800e2e0:	4413      	add	r3, r2
 800e2e2:	623b      	str	r3, [r7, #32]

            if( uxNextHead >= uxLength )
 800e2e4:	6a3a      	ldr	r2, [r7, #32]
 800e2e6:	69bb      	ldr	r3, [r7, #24]
 800e2e8:	429a      	cmp	r2, r3
 800e2ea:	d303      	bcc.n	800e2f4 <uxStreamBufferAdd+0x66>
            {
                uxNextHead -= uxLength;
 800e2ec:	6a3a      	ldr	r2, [r7, #32]
 800e2ee:	69bb      	ldr	r3, [r7, #24]
 800e2f0:	1ad3      	subs	r3, r2, r3
 800e2f2:	623b      	str	r3, [r7, #32]
            }
        }

        if( pucData != NULL )
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d021      	beq.n	800e33e <uxStreamBufferAdd+0xb0>
        {
            /* Calculate the number of bytes that can be added in the first
            * write - which may be less than the total number of bytes that need
            * to be added if the buffer will wrap back to the beginning. */
            const size_t uxFirst = FreeRTOS_min_size_t( uxLength - uxNextHead, uxCount );
 800e2fa:	69ba      	ldr	r2, [r7, #24]
 800e2fc:	6a3b      	ldr	r3, [r7, #32]
 800e2fe:	1ad3      	subs	r3, r2, r3
 800e300:	69f9      	ldr	r1, [r7, #28]
 800e302:	4618      	mov	r0, r3
 800e304:	f7fd f9be 	bl	800b684 <FreeRTOS_min_size_t>
 800e308:	6178      	str	r0, [r7, #20]

            /* Write as many bytes as can be written in the first write. */
            ( void ) pvPortMemCpyStreamBuffer( &( pxBuffer->ucArray[ uxNextHead ] ), pucData, uxFirst );
 800e30a:	6a3b      	ldr	r3, [r7, #32]
 800e30c:	3310      	adds	r3, #16
 800e30e:	68fa      	ldr	r2, [r7, #12]
 800e310:	4413      	add	r3, r2
 800e312:	3304      	adds	r3, #4
 800e314:	697a      	ldr	r2, [r7, #20]
 800e316:	6879      	ldr	r1, [r7, #4]
 800e318:	4618      	mov	r0, r3
 800e31a:	f00a fa84 	bl	8018826 <memcpy>

            /* If the number of bytes written was less than the number that
             * could be written in the first write... */
            if( uxCount > uxFirst )
 800e31e:	69fa      	ldr	r2, [r7, #28]
 800e320:	697b      	ldr	r3, [r7, #20]
 800e322:	429a      	cmp	r2, r3
 800e324:	d90b      	bls.n	800e33e <uxStreamBufferAdd+0xb0>
            {
                /* ...then write the remaining bytes to the start of the
                 * buffer. */
                ( void ) pvPortMemCpyStreamBuffer( pxBuffer->ucArray, &( pucData[ uxFirst ] ), uxCount - uxFirst );
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	f103 0014 	add.w	r0, r3, #20
 800e32c:	687a      	ldr	r2, [r7, #4]
 800e32e:	697b      	ldr	r3, [r7, #20]
 800e330:	18d1      	adds	r1, r2, r3
 800e332:	69fa      	ldr	r2, [r7, #28]
 800e334:	697b      	ldr	r3, [r7, #20]
 800e336:	1ad3      	subs	r3, r2, r3
 800e338:	461a      	mov	r2, r3
 800e33a:	f00a fa74 	bl	8018826 <memcpy>
            }
        }

        /* The below update to the stream buffer members must happen
         * atomically. */
        taskENTER_CRITICAL();
 800e33e:	f009 fcdd 	bl	8017cfc <vPortEnterCritical>
        {
            if( uxOffset == 0U )
 800e342:	68bb      	ldr	r3, [r7, #8]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d10e      	bne.n	800e366 <uxStreamBufferAdd+0xd8>
            {
                /* ( uxOffset == 0 ) means: write at uxHead position */
                uxNextHead += uxCount;
 800e348:	6a3a      	ldr	r2, [r7, #32]
 800e34a:	69fb      	ldr	r3, [r7, #28]
 800e34c:	4413      	add	r3, r2
 800e34e:	623b      	str	r3, [r7, #32]

                if( uxNextHead >= uxLength )
 800e350:	6a3a      	ldr	r2, [r7, #32]
 800e352:	69bb      	ldr	r3, [r7, #24]
 800e354:	429a      	cmp	r2, r3
 800e356:	d303      	bcc.n	800e360 <uxStreamBufferAdd+0xd2>
                {
                    uxNextHead -= uxLength;
 800e358:	6a3a      	ldr	r2, [r7, #32]
 800e35a:	69bb      	ldr	r3, [r7, #24]
 800e35c:	1ad3      	subs	r3, r2, r3
 800e35e:	623b      	str	r3, [r7, #32]
                }

                pxBuffer->uxHead = uxNextHead;
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	6a3a      	ldr	r2, [r7, #32]
 800e364:	609a      	str	r2, [r3, #8]
            }

            if( xStreamBufferLessThenEqual( pxBuffer, pxBuffer->uxFront, uxNextHead ) != pdFALSE )
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	68db      	ldr	r3, [r3, #12]
 800e36a:	6a3a      	ldr	r2, [r7, #32]
 800e36c:	4619      	mov	r1, r3
 800e36e:	68f8      	ldr	r0, [r7, #12]
 800e370:	f7ff ff51 	bl	800e216 <xStreamBufferLessThenEqual>
 800e374:	4603      	mov	r3, r0
 800e376:	2b00      	cmp	r3, #0
 800e378:	d002      	beq.n	800e380 <uxStreamBufferAdd+0xf2>
            {
                /* Advance the front pointer */
                pxBuffer->uxFront = uxNextHead;
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	6a3a      	ldr	r2, [r7, #32]
 800e37e:	60da      	str	r2, [r3, #12]
            }
        }
        taskEXIT_CRITICAL();
 800e380:	f009 fcf2 	bl	8017d68 <vPortExitCritical>
    }

    return uxCount;
 800e384:	69fb      	ldr	r3, [r7, #28]
}
 800e386:	4618      	mov	r0, r3
 800e388:	3728      	adds	r7, #40	@ 0x28
 800e38a:	46bd      	mov	sp, r7
 800e38c:	bd80      	pop	{r7, pc}

0800e38e <uxStreamBufferGet>:
size_t uxStreamBufferGet( StreamBuffer_t * const pxBuffer,
                          size_t uxOffset,
                          uint8_t * const pucData,
                          size_t uxMaxCount,
                          BaseType_t xPeek )
{
 800e38e:	b580      	push	{r7, lr}
 800e390:	b08a      	sub	sp, #40	@ 0x28
 800e392:	af00      	add	r7, sp, #0
 800e394:	60f8      	str	r0, [r7, #12]
 800e396:	60b9      	str	r1, [r7, #8]
 800e398:	607a      	str	r2, [r7, #4]
 800e39a:	603b      	str	r3, [r7, #0]
    size_t uxCount;

    /* How much data is available? */
    size_t uxSize = uxStreamBufferGetSize( pxBuffer );
 800e39c:	68f8      	ldr	r0, [r7, #12]
 800e39e:	f7ff fed8 	bl	800e152 <uxStreamBufferGetSize>
 800e3a2:	6278      	str	r0, [r7, #36]	@ 0x24

    if( uxSize > uxOffset )
 800e3a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e3a6:	68bb      	ldr	r3, [r7, #8]
 800e3a8:	429a      	cmp	r2, r3
 800e3aa:	d904      	bls.n	800e3b6 <uxStreamBufferGet+0x28>
    {
        uxSize -= uxOffset;
 800e3ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	1ad3      	subs	r3, r2, r3
 800e3b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800e3b4:	e001      	b.n	800e3ba <uxStreamBufferGet+0x2c>
    }
    else
    {
        uxSize = 0U;
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Use the minimum of the wanted bytes and the available bytes. */
    uxCount = FreeRTOS_min_size_t( uxSize, uxMaxCount );
 800e3ba:	6839      	ldr	r1, [r7, #0]
 800e3bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e3be:	f7fd f961 	bl	800b684 <FreeRTOS_min_size_t>
 800e3c2:	61f8      	str	r0, [r7, #28]

    if( uxCount != 0U )
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d04e      	beq.n	800e468 <uxStreamBufferGet+0xda>
    {
        const size_t uxLength = pxBuffer->LENGTH;
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	691b      	ldr	r3, [r3, #16]
 800e3ce:	61bb      	str	r3, [r7, #24]
        size_t uxNextTail = pxBuffer->uxTail;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	623b      	str	r3, [r7, #32]

        if( uxOffset != 0U )
 800e3d6:	68bb      	ldr	r3, [r7, #8]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d00b      	beq.n	800e3f4 <uxStreamBufferGet+0x66>
        {
            uxNextTail += uxOffset;
 800e3dc:	6a3a      	ldr	r2, [r7, #32]
 800e3de:	68bb      	ldr	r3, [r7, #8]
 800e3e0:	4413      	add	r3, r2
 800e3e2:	623b      	str	r3, [r7, #32]

            if( uxNextTail >= uxLength )
 800e3e4:	6a3a      	ldr	r2, [r7, #32]
 800e3e6:	69bb      	ldr	r3, [r7, #24]
 800e3e8:	429a      	cmp	r2, r3
 800e3ea:	d303      	bcc.n	800e3f4 <uxStreamBufferGet+0x66>
            {
                uxNextTail -= uxLength;
 800e3ec:	6a3a      	ldr	r2, [r7, #32]
 800e3ee:	69bb      	ldr	r3, [r7, #24]
 800e3f0:	1ad3      	subs	r3, r2, r3
 800e3f2:	623b      	str	r3, [r7, #32]
            }
        }

        if( pucData != NULL )
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d021      	beq.n	800e43e <uxStreamBufferGet+0xb0>
        {
            /* Calculate the number of bytes that can be read - which may be
             * less than the number wanted if the data wraps around to the start of
             * the buffer. */
            const size_t uxFirst = FreeRTOS_min_size_t( uxLength - uxNextTail, uxCount );
 800e3fa:	69ba      	ldr	r2, [r7, #24]
 800e3fc:	6a3b      	ldr	r3, [r7, #32]
 800e3fe:	1ad3      	subs	r3, r2, r3
 800e400:	69f9      	ldr	r1, [r7, #28]
 800e402:	4618      	mov	r0, r3
 800e404:	f7fd f93e 	bl	800b684 <FreeRTOS_min_size_t>
 800e408:	6178      	str	r0, [r7, #20]

            /* Obtain the number of bytes it is possible to obtain in the first
             * read. */
            ( void ) pvPortMemCpyStreamBuffer( pucData, &( pxBuffer->ucArray[ uxNextTail ] ), uxFirst );
 800e40a:	6a3b      	ldr	r3, [r7, #32]
 800e40c:	3310      	adds	r3, #16
 800e40e:	68fa      	ldr	r2, [r7, #12]
 800e410:	4413      	add	r3, r2
 800e412:	3304      	adds	r3, #4
 800e414:	697a      	ldr	r2, [r7, #20]
 800e416:	4619      	mov	r1, r3
 800e418:	6878      	ldr	r0, [r7, #4]
 800e41a:	f00a fa04 	bl	8018826 <memcpy>

            /* If the total number of wanted bytes is greater than the number
             * that could be read in the first read... */
            if( uxCount > uxFirst )
 800e41e:	69fa      	ldr	r2, [r7, #28]
 800e420:	697b      	ldr	r3, [r7, #20]
 800e422:	429a      	cmp	r2, r3
 800e424:	d90b      	bls.n	800e43e <uxStreamBufferGet+0xb0>
            {
                /* ...then read the remaining bytes from the start of the buffer. */
                ( void ) pvPortMemCpyStreamBuffer( &( pucData[ uxFirst ] ), pxBuffer->ucArray, uxCount - uxFirst );
 800e426:	687a      	ldr	r2, [r7, #4]
 800e428:	697b      	ldr	r3, [r7, #20]
 800e42a:	18d0      	adds	r0, r2, r3
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	f103 0114 	add.w	r1, r3, #20
 800e432:	69fa      	ldr	r2, [r7, #28]
 800e434:	697b      	ldr	r3, [r7, #20]
 800e436:	1ad3      	subs	r3, r2, r3
 800e438:	461a      	mov	r2, r3
 800e43a:	f00a f9f4 	bl	8018826 <memcpy>
            }
        }

        if( ( xPeek == pdFALSE ) && ( uxOffset == 0U ) )
 800e43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e440:	2b00      	cmp	r3, #0
 800e442:	d111      	bne.n	800e468 <uxStreamBufferGet+0xda>
 800e444:	68bb      	ldr	r3, [r7, #8]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d10e      	bne.n	800e468 <uxStreamBufferGet+0xda>
        {
            /* Move the tail pointer to effectively remove the data read from
             * the buffer. */
            uxNextTail += uxCount;
 800e44a:	6a3a      	ldr	r2, [r7, #32]
 800e44c:	69fb      	ldr	r3, [r7, #28]
 800e44e:	4413      	add	r3, r2
 800e450:	623b      	str	r3, [r7, #32]

            if( uxNextTail >= uxLength )
 800e452:	6a3a      	ldr	r2, [r7, #32]
 800e454:	69bb      	ldr	r3, [r7, #24]
 800e456:	429a      	cmp	r2, r3
 800e458:	d303      	bcc.n	800e462 <uxStreamBufferGet+0xd4>
            {
                uxNextTail -= uxLength;
 800e45a:	6a3a      	ldr	r2, [r7, #32]
 800e45c:	69bb      	ldr	r3, [r7, #24]
 800e45e:	1ad3      	subs	r3, r2, r3
 800e460:	623b      	str	r3, [r7, #32]
            }

            pxBuffer->uxTail = uxNextTail;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	6a3a      	ldr	r2, [r7, #32]
 800e466:	601a      	str	r2, [r3, #0]
        }
    }

    return uxCount;
 800e468:	69fb      	ldr	r3, [r7, #28]
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3728      	adds	r7, #40	@ 0x28
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
	...

0800e474 <vSocketCloseNextTime>:
 *
 * @param[in] pxSocket The socket to be checked.
 */
    /* coverity[single_use] */
    void vSocketCloseNextTime( FreeRTOS_Socket_t * pxSocket )
    {
 800e474:	b580      	push	{r7, lr}
 800e476:	b082      	sub	sp, #8
 800e478:	af00      	add	r7, sp, #0
 800e47a:	6078      	str	r0, [r7, #4]
        if( ( xSocketToClose != NULL ) && ( xSocketToClose != pxSocket ) )
 800e47c:	4b0a      	ldr	r3, [pc, #40]	@ (800e4a8 <vSocketCloseNextTime+0x34>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d009      	beq.n	800e498 <vSocketCloseNextTime+0x24>
 800e484:	4b08      	ldr	r3, [pc, #32]	@ (800e4a8 <vSocketCloseNextTime+0x34>)
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	687a      	ldr	r2, [r7, #4]
 800e48a:	429a      	cmp	r2, r3
 800e48c:	d004      	beq.n	800e498 <vSocketCloseNextTime+0x24>
        {
            ( void ) vSocketClose( xSocketToClose );
 800e48e:	4b06      	ldr	r3, [pc, #24]	@ (800e4a8 <vSocketCloseNextTime+0x34>)
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	4618      	mov	r0, r3
 800e494:	f7fe fb9c 	bl	800cbd0 <vSocketClose>
        }

        xSocketToClose = pxSocket;
 800e498:	4a03      	ldr	r2, [pc, #12]	@ (800e4a8 <vSocketCloseNextTime+0x34>)
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6013      	str	r3, [r2, #0]
    }
 800e49e:	bf00      	nop
 800e4a0:	3708      	adds	r7, #8
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	bd80      	pop	{r7, pc}
 800e4a6:	bf00      	nop
 800e4a8:	200024cc 	.word	0x200024cc

0800e4ac <vSocketListenNextTime>:
 *
 * @param[in] pxSocket The socket to be checked.
 */
    /* coverity[single_use] */
    void vSocketListenNextTime( FreeRTOS_Socket_t * pxSocket )
    {
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b082      	sub	sp, #8
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
        if( ( xSocketToListen != NULL ) && ( xSocketToListen != pxSocket ) )
 800e4b4:	4b0c      	ldr	r3, [pc, #48]	@ (800e4e8 <vSocketListenNextTime+0x3c>)
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d00e      	beq.n	800e4da <vSocketListenNextTime+0x2e>
 800e4bc:	4b0a      	ldr	r3, [pc, #40]	@ (800e4e8 <vSocketListenNextTime+0x3c>)
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	687a      	ldr	r2, [r7, #4]
 800e4c2:	429a      	cmp	r2, r3
 800e4c4:	d009      	beq.n	800e4da <vSocketListenNextTime+0x2e>
        {
            ( void ) FreeRTOS_listen( ( Socket_t ) xSocketToListen, ( BaseType_t ) ( xSocketToListen->u.xTCP.usBacklog ) );
 800e4c6:	4b08      	ldr	r3, [pc, #32]	@ (800e4e8 <vSocketListenNextTime+0x3c>)
 800e4c8:	681a      	ldr	r2, [r3, #0]
 800e4ca:	4b07      	ldr	r3, [pc, #28]	@ (800e4e8 <vSocketListenNextTime+0x3c>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800e4d2:	4619      	mov	r1, r3
 800e4d4:	4610      	mov	r0, r2
 800e4d6:	f7ff f8b9 	bl	800d64c <FreeRTOS_listen>
        }

        xSocketToListen = pxSocket;
 800e4da:	4a03      	ldr	r2, [pc, #12]	@ (800e4e8 <vSocketListenNextTime+0x3c>)
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	6013      	str	r3, [r2, #0]
    }
 800e4e0:	bf00      	nop
 800e4e2:	3708      	adds	r7, #8
 800e4e4:	46bd      	mov	sp, r7
 800e4e6:	bd80      	pop	{r7, pc}
 800e4e8:	200024d0 	.word	0x200024d0

0800e4ec <xTCPSocketCheck>:
 *      prvTCPSendRepeated()            // Send at most 8 messages on a row
 *          prvTCPReturnPacket()        // Prepare for returning
 *          xNetworkInterfaceOutput()   // Sends data to the NIC ( declared in portable/NetworkInterface/xxx )
 */
    BaseType_t xTCPSocketCheck( FreeRTOS_Socket_t * pxSocket )
    {
 800e4ec:	b590      	push	{r4, r7, lr}
 800e4ee:	b085      	sub	sp, #20
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = 0;
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	60fb      	str	r3, [r7, #12]
        BaseType_t xReady = pdFALSE;
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	60bb      	str	r3, [r7, #8]

        if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) && ( pxSocket->u.xTCP.txStream != NULL ) )
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e502:	2b04      	cmp	r3, #4
 800e504:	d907      	bls.n	800e516 <xTCPSocketCheck+0x2a>
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e50c:	2b00      	cmp	r3, #0
 800e50e:	d002      	beq.n	800e516 <xTCPSocketCheck+0x2a>
        {
            /* The API FreeRTOS_send() might have added data to the TX stream.  Add
             * this data to the windowing system so it can be transmitted. */
            prvTCPAddTxData( pxSocket );
 800e510:	6878      	ldr	r0, [r7, #4]
 800e512:	f002 f97f 	bl	8010814 <prvTCPAddTxData>
        }

        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d035      	beq.n	800e58c <xTCPSocketCheck+0xa0>
            {
                /* The first task of this regular socket check is to send-out delayed
                 * ACK's. */
                if( pxSocket->u.xTCP.bits.bUserShutdown == pdFALSE_UNSIGNED )
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e526:	f003 0320 	and.w	r3, r3, #32
 800e52a:	b2db      	uxtb	r3, r3
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d11e      	bne.n	800e56e <xTCPSocketCheck+0x82>
                {
                    /* Earlier data was received but not yet acknowledged.  This
                     * function is called when the TCP timer for the socket expires, the
                     * ACK may be sent now. */
                    if( pxSocket->u.xTCP.eTCPState != eCLOSED )
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e536:	2b00      	cmp	r3, #0
 800e538:	d011      	beq.n	800e55e <xTCPSocketCheck+0x72>
                                                     ( unsigned ) ( pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber ),
                                                     ( unsigned ) ( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber - pxSocket->u.xTCP.xTCPWindow.tx.ulFirstSequenceNumber ),
                                                     ( unsigned ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER ) ) );
                        }

                        prvTCPReturnPacket( pxSocket, pxSocket->u.xTCP.pxAckMessage, ( uint32_t ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER ), ipconfigZERO_COPY_TX_DRIVER );
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f8d3 40a8 	ldr.w	r4, [r3, #168]	@ 0xa8
 800e540:	6878      	ldr	r0, [r7, #4]
 800e542:	f7fc fb41 	bl	800abc8 <uxIPHeaderSizeSocket>
 800e546:	4603      	mov	r3, r0
 800e548:	f103 0214 	add.w	r2, r3, #20
 800e54c:	2301      	movs	r3, #1
 800e54e:	4621      	mov	r1, r4
 800e550:	6878      	ldr	r0, [r7, #4]
 800e552:	f001 fd78 	bl	8010046 <prvTCPReturnPacket>

                        #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
                        {
                            /* The ownership has been passed to the SEND routine,
                             * clear the pointer to it. */
                            pxSocket->u.xTCP.pxAckMessage = NULL;
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	2200      	movs	r2, #0
 800e55a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                        }
                        #endif /* ipconfigZERO_COPY_TX_DRIVER */
                    }

                    if( prvTCPNextTimeout( pxSocket ) > 1U )
 800e55e:	6878      	ldr	r0, [r7, #4]
 800e560:	f000 fa08 	bl	800e974 <prvTCPNextTimeout>
 800e564:	4603      	mov	r3, r0
 800e566:	2b01      	cmp	r3, #1
 800e568:	d901      	bls.n	800e56e <xTCPSocketCheck+0x82>
                    {
                        /* Tell the code below that this function is ready. */
                        xReady = pdTRUE;
 800e56a:	2301      	movs	r3, #1
 800e56c:	60bb      	str	r3, [r7, #8]
                    /* The user wants to perform an active shutdown(), skip sending
                     * the delayed ACK.  The function prvTCPSendPacket() will send the
                     * FIN along with the ACK's. */
                }

                if( pxSocket->u.xTCP.pxAckMessage != NULL )
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e574:	2b00      	cmp	r3, #0
 800e576:	d009      	beq.n	800e58c <xTCPSocketCheck+0xa0>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e57e:	4618      	mov	r0, r3
 800e580:	f004 f94c 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
                    pxSocket->u.xTCP.pxAckMessage = NULL;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	2200      	movs	r2, #0
 800e588:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                }
            }
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( xReady == pdFALSE )
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d113      	bne.n	800e5ba <xTCPSocketCheck+0xce>
        {
            /* The second task of this regular socket check is sending out data. */
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) ||
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e598:	2b04      	cmp	r3, #4
 800e59a:	d804      	bhi.n	800e5a6 <xTCPSocketCheck+0xba>
                ( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN ) )
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
            if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) ||
 800e5a2:	2b02      	cmp	r3, #2
 800e5a4:	d102      	bne.n	800e5ac <xTCPSocketCheck+0xc0>
            {
                ( void ) prvTCPSendPacket( pxSocket );
 800e5a6:	6878      	ldr	r0, [r7, #4]
 800e5a8:	f001 fcba 	bl	800ff20 <prvTCPSendPacket>
            }

            /* Set the time-out for the next wakeup for this socket. */
            ( void ) prvTCPNextTimeout( pxSocket );
 800e5ac:	6878      	ldr	r0, [r7, #4]
 800e5ae:	f000 f9e1 	bl	800e974 <prvTCPNextTimeout>

            #if ( ipconfigTCP_HANG_PROTECTION == 1 )
            {
                /* In all (non-connected) states in which keep-alive messages can not be sent
                 * the anti-hang protocol will close sockets that are 'hanging'. */
                xResult = prvTCPStatusAgeCheck( pxSocket );
 800e5b2:	6878      	ldr	r0, [r7, #4]
 800e5b4:	f000 ff1a 	bl	800f3ec <prvTCPStatusAgeCheck>
 800e5b8:	60f8      	str	r0, [r7, #12]
            }
            #endif
        }

        return xResult;
 800e5ba:	68fb      	ldr	r3, [r7, #12]
    }
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3714      	adds	r7, #20
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd90      	pop	{r4, r7, pc}

0800e5c4 <prvTCPTouchSocket>:
 * @note This is used for anti-hanging protection and TCP keep-alive messages.
 *       Called in two places: after receiving a packet and after a state change.
 *       The socket's alive timer may be reset.
 */
    void prvTCPTouchSocket( struct xSOCKET * pxSocket )
    {
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b082      	sub	sp, #8
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
        #if ( ipconfigTCP_HANG_PROTECTION == 1 )
        {
            pxSocket->u.xTCP.xLastActTime = xTaskGetTickCount();
 800e5cc:	f007 fec8 	bl	8016360 <xTaskGetTickCount>
 800e5d0:	4602      	mov	r2, r0
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
        #endif

        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
        {
            pxSocket->u.xTCP.bits.bWaitKeepAlive = pdFALSE_UNSIGNED;
 800e5d8:	687a      	ldr	r2, [r7, #4]
 800e5da:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e5de:	f023 0304 	bic.w	r3, r3, #4
 800e5e2:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.bits.bSendKeepAlive = pdFALSE_UNSIGNED;
 800e5e6:	687a      	ldr	r2, [r7, #4]
 800e5e8:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800e5ec:	f023 0302 	bic.w	r3, r3, #2
 800e5f0:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            pxSocket->u.xTCP.ucKeepRepCount = 0U;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
            pxSocket->u.xTCP.xLastAliveTime = xTaskGetTickCount();
 800e5fc:	f007 feb0 	bl	8016360 <xTaskGetTickCount>
 800e600:	4602      	mov	r2, r0
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        }
        #endif

        ( void ) pxSocket;
    }
 800e608:	bf00      	nop
 800e60a:	3708      	adds	r7, #8
 800e60c:	46bd      	mov	sp, r7
 800e60e:	bd80      	pop	{r7, pc}

0800e610 <vTCPRemoveTCPChild>:
    /*-----------------------------------------------------------*/

    static BaseType_t vTCPRemoveTCPChild( const FreeRTOS_Socket_t * pxChildSocket )
    {
 800e610:	b480      	push	{r7}
 800e612:	b087      	sub	sp, #28
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 800e618:	2300      	movs	r3, #0
 800e61a:	617b      	str	r3, [r7, #20]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800e61c:	4b16      	ldr	r3, [pc, #88]	@ (800e678 <vTCPRemoveTCPChild+0x68>)
 800e61e:	60fb      	str	r3, [r7, #12]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800e620:	4b16      	ldr	r3, [pc, #88]	@ (800e67c <vTCPRemoveTCPChild+0x6c>)
 800e622:	68db      	ldr	r3, [r3, #12]
 800e624:	613b      	str	r3, [r7, #16]

        while( pxIterator != pxEnd )
 800e626:	e01c      	b.n	800e662 <vTCPRemoveTCPChild+0x52>
        {
            FreeRTOS_Socket_t * pxSocket;
            pxSocket = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800e628:	693b      	ldr	r3, [r7, #16]
 800e62a:	68db      	ldr	r3, [r3, #12]
 800e62c:	60bb      	str	r3, [r7, #8]
            pxIterator = ( ListItem_t * ) listGET_NEXT( pxIterator );
 800e62e:	693b      	ldr	r3, [r7, #16]
 800e630:	685b      	ldr	r3, [r3, #4]
 800e632:	613b      	str	r3, [r7, #16]

            if( ( pxSocket != pxChildSocket ) && ( pxSocket->usLocalPort == pxChildSocket->usLocalPort ) )
 800e634:	68ba      	ldr	r2, [r7, #8]
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	429a      	cmp	r2, r3
 800e63a:	d012      	beq.n	800e662 <vTCPRemoveTCPChild+0x52>
 800e63c:	68bb      	ldr	r3, [r7, #8]
 800e63e:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800e644:	429a      	cmp	r2, r3
 800e646:	d10c      	bne.n	800e662 <vTCPRemoveTCPChild+0x52>
            {
                if( pxSocket->u.xTCP.pxPeerSocket == pxChildSocket ) /**< for server socket: child, for child socket: parent */
 800e648:	68bb      	ldr	r3, [r7, #8]
 800e64a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e64e:	687a      	ldr	r2, [r7, #4]
 800e650:	429a      	cmp	r2, r3
 800e652:	d106      	bne.n	800e662 <vTCPRemoveTCPChild+0x52>
                {
                    pxSocket->u.xTCP.pxPeerSocket = NULL;
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	2200      	movs	r2, #0
 800e658:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    xReturn = pdTRUE;
 800e65c:	2301      	movs	r3, #1
 800e65e:	617b      	str	r3, [r7, #20]
                    break;
 800e660:	e003      	b.n	800e66a <vTCPRemoveTCPChild+0x5a>
        while( pxIterator != pxEnd )
 800e662:	693a      	ldr	r2, [r7, #16]
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	429a      	cmp	r2, r3
 800e668:	d1de      	bne.n	800e628 <vTCPRemoveTCPChild+0x18>
                }
            }
        }

        return xReturn;
 800e66a:	697b      	ldr	r3, [r7, #20]
    }
 800e66c:	4618      	mov	r0, r3
 800e66e:	371c      	adds	r7, #28
 800e670:	46bd      	mov	sp, r7
 800e672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e676:	4770      	bx	lr
 800e678:	200024bc 	.word	0x200024bc
 800e67c:	200024b4 	.word	0x200024b4

0800e680 <vTCPStateChange>:
 * @param[in] pxSocket The socket whose state we are trying to change.
 * @param[in] eTCPState The state to which we want to change to.
 */
    void vTCPStateChange( FreeRTOS_Socket_t * pxSocket,
                          enum eTCP_STATE eTCPState )
    {
 800e680:	b580      	push	{r7, lr}
 800e682:	b096      	sub	sp, #88	@ 0x58
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]
 800e688:	460b      	mov	r3, r1
 800e68a:	70fb      	strb	r3, [r7, #3]
        FreeRTOS_Socket_t * xParent = pxSocket;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	657b      	str	r3, [r7, #84]	@ 0x54
        BaseType_t bBefore = tcpNOW_CONNECTED( ( BaseType_t ) pxSocket->u.xTCP.eTCPState ); /* Was it connected ? */
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e696:	2b04      	cmp	r3, #4
 800e698:	d906      	bls.n	800e6a8 <vTCPStateChange+0x28>
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e6a0:	2b08      	cmp	r3, #8
 800e6a2:	d001      	beq.n	800e6a8 <vTCPStateChange+0x28>
 800e6a4:	2301      	movs	r3, #1
 800e6a6:	e000      	b.n	800e6aa <vTCPStateChange+0x2a>
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	653b      	str	r3, [r7, #80]	@ 0x50
        BaseType_t bAfter = tcpNOW_CONNECTED( ( BaseType_t ) eTCPState );                   /* Is it connected now ? */
 800e6ac:	78fb      	ldrb	r3, [r7, #3]
 800e6ae:	2b04      	cmp	r3, #4
 800e6b0:	d904      	bls.n	800e6bc <vTCPStateChange+0x3c>
 800e6b2:	78fb      	ldrb	r3, [r7, #3]
 800e6b4:	2b08      	cmp	r3, #8
 800e6b6:	d001      	beq.n	800e6bc <vTCPStateChange+0x3c>
 800e6b8:	2301      	movs	r3, #1
 800e6ba:	e000      	b.n	800e6be <vTCPStateChange+0x3e>
 800e6bc:	2300      	movs	r3, #0
 800e6be:	64bb      	str	r3, [r7, #72]	@ 0x48

        eIPTCPState_t xPreviousState = pxSocket->u.xTCP.eTCPState;
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e6c6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        #if ( ipconfigUSE_CALLBACKS == 1 )
            FreeRTOS_Socket_t * xConnected = NULL;
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
        #endif

        if( ( ( xPreviousState == eCONNECT_SYN ) ||
 800e6ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e6d2:	2b02      	cmp	r3, #2
 800e6d4:	d007      	beq.n	800e6e6 <vTCPStateChange+0x66>
 800e6d6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e6da:	2b03      	cmp	r3, #3
 800e6dc:	d003      	beq.n	800e6e6 <vTCPStateChange+0x66>
              ( xPreviousState == eSYN_FIRST ) ||
 800e6de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e6e2:	2b04      	cmp	r3, #4
 800e6e4:	d104      	bne.n	800e6f0 <vTCPStateChange+0x70>
              ( xPreviousState == eSYN_RECEIVED ) ) &&
 800e6e6:	78fb      	ldrb	r3, [r7, #3]
 800e6e8:	2b08      	cmp	r3, #8
 800e6ea:	d101      	bne.n	800e6f0 <vTCPStateChange+0x70>
            #endif

            /* Set the flag to show that it was connected before and that the
             * status has changed now. This will cause the control flow to go
             * in the below if condition.*/
            bBefore = pdTRUE;
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	653b      	str	r3, [r7, #80]	@ 0x50
        }

        /* Has the connected status changed? */
        if( bBefore != bAfter )
 800e6f0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e6f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e6f4:	429a      	cmp	r2, r3
 800e6f6:	f000 80a2 	beq.w	800e83e <vTCPStateChange+0x1be>
        {
            /* if bPassQueued is true, this socket is an orphan until it gets connected. */
            if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e700:	f003 0304 	and.w	r3, r3, #4
 800e704:	b2db      	uxtb	r3, r3
 800e706:	2b00      	cmp	r3, #0
 800e708:	d01c      	beq.n	800e744 <vTCPStateChange+0xc4>
            {
                /* Find it's parent if the reuse bit is not set. */
                if( pxSocket->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED )
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e710:	f003 0308 	and.w	r3, r3, #8
 800e714:	b2db      	uxtb	r3, r3
 800e716:	2b00      	cmp	r3, #0
 800e718:	d114      	bne.n	800e744 <vTCPStateChange+0xc4>
                {
                    xParent = pxSocket->u.xTCP.pxPeerSocket;
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e720:	657b      	str	r3, [r7, #84]	@ 0x54
                    configASSERT( xParent != NULL );
 800e722:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e724:	2b00      	cmp	r3, #0
 800e726:	d10d      	bne.n	800e744 <vTCPStateChange+0xc4>
	__asm volatile
 800e728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e72c:	b672      	cpsid	i
 800e72e:	f383 8811 	msr	BASEPRI, r3
 800e732:	f3bf 8f6f 	isb	sy
 800e736:	f3bf 8f4f 	dsb	sy
 800e73a:	b662      	cpsie	i
 800e73c:	63bb      	str	r3, [r7, #56]	@ 0x38
}
 800e73e:	bf00      	nop
 800e740:	bf00      	nop
 800e742:	e7fd      	b.n	800e740 <vTCPStateChange+0xc0>
                }
            }

            /* Is the socket connected now ? */
            if( bAfter != pdFALSE )
 800e744:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e746:	2b00      	cmp	r3, #0
 800e748:	d055      	beq.n	800e7f6 <vTCPStateChange+0x176>
            {
                /* if bPassQueued is true, this socket is an orphan until it gets connected. */
                if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e750:	f003 0304 	and.w	r3, r3, #4
 800e754:	b2db      	uxtb	r3, r3
 800e756:	2b00      	cmp	r3, #0
 800e758:	d03a      	beq.n	800e7d0 <vTCPStateChange+0x150>
                {
                    if( xParent != NULL )
 800e75a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d024      	beq.n	800e7aa <vTCPStateChange+0x12a>
                        /* The child socket has got connected.  See if the parent
                         * ( the listening socket ) should be signalled, or if a
                         * call-back must be made, in which case 'xConnected' will
                         * be set to the parent socket. */

                        if( xParent->u.xTCP.pxPeerSocket == NULL )
 800e760:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e766:	2b00      	cmp	r3, #0
 800e768:	d103      	bne.n	800e772 <vTCPStateChange+0xf2>
                        {
                            xParent->u.xTCP.pxPeerSocket = pxSocket;
 800e76a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e76c:	687a      	ldr	r2, [r7, #4]
 800e76e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                        }

                        xParent->xEventBits |= ( EventBits_t ) eSOCKET_ACCEPT;
 800e772:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	f043 0204 	orr.w	r2, r3, #4
 800e77a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e77c:	601a      	str	r2, [r3, #0]

                        #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                        {
                            /* Library support FreeRTOS_select().  Receiving a new
                             * connection is being translated as a READ event. */
                            if( ( xParent->xSelectBits & ( ( EventBits_t ) eSELECT_READ ) ) != 0U )
 800e77e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e780:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e782:	f003 0301 	and.w	r3, r3, #1
 800e786:	2b00      	cmp	r3, #0
 800e788:	d005      	beq.n	800e796 <vTCPStateChange+0x116>
                            {
                                xParent->xEventBits |= ( ( EventBits_t ) eSELECT_READ ) << SOCKET_EVENT_BIT_COUNT;
 800e78a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e794:	601a      	str	r2, [r3, #0]
                        #endif

                        #if ( ipconfigUSE_CALLBACKS == 1 )
                        {
                            if( ( ipconfigIS_VALID_PROG_ADDRESS( xParent->u.xTCP.pxHandleConnected ) ) &&
                                ( xParent->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED ) )
 800e796:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e798:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
                            if( ( ipconfigIS_VALID_PROG_ADDRESS( xParent->u.xTCP.pxHandleConnected ) ) &&
 800e79c:	f003 0308 	and.w	r3, r3, #8
 800e7a0:	b2db      	uxtb	r3, r3
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d101      	bne.n	800e7aa <vTCPStateChange+0x12a>
                            {
                                /* The listening socket does not become connected itself, in stead
                                 * a child socket is created.
                                 * Postpone a call the OnConnect event until the end of this function. */
                                xConnected = xParent;
 800e7a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        #endif
                    }

                    /* Don't need to access the parent socket anymore, so the
                     * reference 'pxPeerSocket' may be cleared. */
                    pxSocket->u.xTCP.pxPeerSocket = NULL;
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    pxSocket->u.xTCP.bits.bPassQueued = pdFALSE_UNSIGNED;
 800e7b2:	687a      	ldr	r2, [r7, #4]
 800e7b4:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800e7b8:	f023 0304 	bic.w	r3, r3, #4
 800e7bc:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c

                    /* When true, this socket may be returned in a call to accept(). */
                    pxSocket->u.xTCP.bits.bPassAccept = pdTRUE_UNSIGNED;
 800e7c0:	687a      	ldr	r2, [r7, #4]
 800e7c2:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800e7c6:	f043 0302 	orr.w	r3, r3, #2
 800e7ca:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
 800e7ce:	e024      	b.n	800e81a <vTCPStateChange+0x19a>
                else
                {
                    /* An active connect() has succeeded. In this case there is no
                     * ( listening ) parent socket. Signal the now connected socket. */

                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_CONNECT;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	f043 0208 	orr.w	r2, r3, #8
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	601a      	str	r2, [r3, #0]

                    #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                    {
                        if( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_WRITE ) ) != 0U )
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e7e0:	f003 0302 	and.w	r3, r3, #2
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d018      	beq.n	800e81a <vTCPStateChange+0x19a>
                        {
                            pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	601a      	str	r2, [r3, #0]
 800e7f4:	e011      	b.n	800e81a <vTCPStateChange+0x19a>
                }
            }
            else /* bAfter == pdFALSE, connection is closed. */
            {
                /* Notify/wake-up the socket-owner by setting the event bits. */
                xParent->xEventBits |= ( EventBits_t ) eSOCKET_CLOSED;
 800e7f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	f043 0220 	orr.w	r2, r3, #32
 800e7fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e800:	601a      	str	r2, [r3, #0]

                #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                {
                    if( ( xParent->xSelectBits & ( EventBits_t ) eSELECT_EXCEPT ) != 0U )
 800e802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e804:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e806:	f003 0304 	and.w	r3, r3, #4
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d005      	beq.n	800e81a <vTCPStateChange+0x19a>
                    {
                        xParent->xEventBits |= ( ( EventBits_t ) eSELECT_EXCEPT ) << SOCKET_EVENT_BIT_COUNT;
 800e80e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800e816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e818:	601a      	str	r2, [r3, #0]
                #endif
            }

            #if ( ipconfigUSE_CALLBACKS == 1 )
            {
                if( ( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleConnected ) ) && ( xConnected == NULL ) )
 800e81a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d101      	bne.n	800e824 <vTCPStateChange+0x1a4>
                {
                    /* The 'connected' state has changed, call the user handler. */
                    xConnected = pxSocket;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }
            }
            #endif /* ipconfigUSE_CALLBACKS */

            if( prvTCPSocketIsActive( pxSocket->u.xTCP.eTCPState ) == 0 )
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e82a:	4618      	mov	r0, r3
 800e82c:	f000 fdb7 	bl	800f39e <prvTCPSocketIsActive>
 800e830:	4603      	mov	r3, r0
 800e832:	2b00      	cmp	r3, #0
 800e834:	d103      	bne.n	800e83e <vTCPStateChange+0x1be>
            {
                /* Now the socket isn't in an active state anymore so it
                 * won't need further attention of the IP-task.
                 * Setting time-out to zero means that the socket won't get checked during
                 * timer events. */
                pxSocket->u.xTCP.usTimeout = 0U;
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	2200      	movs	r2, #0
 800e83a:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            }
        }

        /* Fill in the new state. */
        pxSocket->u.xTCP.eTCPState = eTCPState;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	78fa      	ldrb	r2, [r7, #3]
 800e842:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        if( ( eTCPState == eCLOSED ) ||
 800e846:	78fb      	ldrb	r3, [r7, #3]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d002      	beq.n	800e852 <vTCPStateChange+0x1d2>
 800e84c:	78fb      	ldrb	r3, [r7, #3]
 800e84e:	2b08      	cmp	r3, #8
 800e850:	d161      	bne.n	800e916 <vTCPStateChange+0x296>
            ( eTCPState == eCLOSE_WAIT ) )
        {
            BaseType_t xMustClear = pdFALSE;
 800e852:	2300      	movs	r3, #0
 800e854:	643b      	str	r3, [r7, #64]	@ 0x40
            BaseType_t xHasCleared = pdFALSE;
 800e856:	2300      	movs	r3, #0
 800e858:	63fb      	str	r3, [r7, #60]	@ 0x3c

            if( ( xParent == pxSocket ) && ( pxSocket->u.xTCP.pxPeerSocket != NULL ) )
 800e85a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	429a      	cmp	r2, r3
 800e860:	d108      	bne.n	800e874 <vTCPStateChange+0x1f4>
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d003      	beq.n	800e874 <vTCPStateChange+0x1f4>
            {
                xParent = pxSocket->u.xTCP.pxPeerSocket;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e872:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            if( ( xParent->u.xTCP.pxPeerSocket != NULL ) &&
 800e874:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e876:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d007      	beq.n	800e88e <vTCPStateChange+0x20e>
                ( xParent->u.xTCP.pxPeerSocket == pxSocket ) )
 800e87e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e880:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
            if( ( xParent->u.xTCP.pxPeerSocket != NULL ) &&
 800e884:	687a      	ldr	r2, [r7, #4]
 800e886:	429a      	cmp	r2, r3
 800e888:	d101      	bne.n	800e88e <vTCPStateChange+0x20e>
            {
                xMustClear = pdTRUE;
 800e88a:	2301      	movs	r3, #1
 800e88c:	643b      	str	r3, [r7, #64]	@ 0x40
                               ( void * ) pxSocket,
                               ( void * ) xParent,
                               xParent ? ( void * ) xParent->u.xTCP.pxPeerSocket : NULL,
                               ( int ) xMustClear ) );

            vTaskSuspendAll();
 800e88e:	f007 fcb9 	bl	8016204 <vTaskSuspendAll>
            {
                if( ( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e898:	f003 0304 	and.w	r3, r3, #4
 800e89c:	b2db      	uxtb	r3, r3
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d107      	bne.n	800e8b2 <vTCPStateChange+0x232>
                    ( pxSocket->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e8a8:	f003 0302 	and.w	r3, r3, #2
 800e8ac:	b2db      	uxtb	r3, r3
                if( ( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED ) ||
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d02f      	beq.n	800e912 <vTCPStateChange+0x292>
                {
                    if( pxSocket->u.xTCP.bits.bReuseSocket == pdFALSE_UNSIGNED )
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e8b8:	f003 0308 	and.w	r3, r3, #8
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d127      	bne.n	800e912 <vTCPStateChange+0x292>
                    {
                        xHasCleared = vTCPRemoveTCPChild( pxSocket );
 800e8c2:	6878      	ldr	r0, [r7, #4]
 800e8c4:	f7ff fea4 	bl	800e610 <vTCPRemoveTCPChild>
 800e8c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
                        ( void ) xHasCleared;

                        pxSocket->u.xTCP.bits.bPassQueued = pdFALSE_UNSIGNED;
 800e8ca:	687a      	ldr	r2, [r7, #4]
 800e8cc:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800e8d0:	f023 0304 	bic.w	r3, r3, #4
 800e8d4:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                        pxSocket->u.xTCP.bits.bPassAccept = pdFALSE_UNSIGNED;
 800e8d8:	687a      	ldr	r2, [r7, #4]
 800e8da:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800e8de:	f023 0302 	bic.w	r3, r3, #2
 800e8e2:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                        configASSERT( xIsCallingFromIPTask() != pdFALSE );
 800e8e6:	f7fc fd1a 	bl	800b31e <xIsCallingFromIPTask>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d10d      	bne.n	800e90c <vTCPStateChange+0x28c>
	__asm volatile
 800e8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8f4:	b672      	cpsid	i
 800e8f6:	f383 8811 	msr	BASEPRI, r3
 800e8fa:	f3bf 8f6f 	isb	sy
 800e8fe:	f3bf 8f4f 	dsb	sy
 800e902:	b662      	cpsie	i
 800e904:	637b      	str	r3, [r7, #52]	@ 0x34
}
 800e906:	bf00      	nop
 800e908:	bf00      	nop
 800e90a:	e7fd      	b.n	800e908 <vTCPStateChange+0x288>
                        vSocketCloseNextTime( pxSocket );
 800e90c:	6878      	ldr	r0, [r7, #4]
 800e90e:	f7ff fdb1 	bl	800e474 <vSocketCloseNextTime>
                    }
                }
            }
            ( void ) xTaskResumeAll();
 800e912:	f007 fc85 	bl	8016220 <xTaskResumeAll>
            FreeRTOS_printf( ( "vTCPStateChange: xHasCleared = %d\n",
                               ( int ) xHasCleared ) );
        }

        if( ( eTCPState == eCLOSE_WAIT ) && ( pxSocket->u.xTCP.bits.bReuseSocket == pdTRUE_UNSIGNED ) )
 800e916:	78fb      	ldrb	r3, [r7, #3]
 800e918:	2b08      	cmp	r3, #8
 800e91a:	d115      	bne.n	800e948 <vTCPStateChange+0x2c8>
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800e922:	f003 0308 	and.w	r3, r3, #8
 800e926:	b2db      	uxtb	r3, r3
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d00d      	beq.n	800e948 <vTCPStateChange+0x2c8>
        {
            switch( xPreviousState )
 800e92c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e930:	3b03      	subs	r3, #3
 800e932:	2b01      	cmp	r3, #1
 800e934:	d807      	bhi.n	800e946 <vTCPStateChange+0x2c6>
                case eSYN_RECEIVED: /* 4 (server) waiting for a confirming connection request */
                    FreeRTOS_debug_printf( ( "Restoring a reuse socket port %u\n", pxSocket->usLocalPort ) );

                    /* Go back into listening mode. Set the TCP status to 'eCLOSED',
                     * otherwise FreeRTOS_listen() will refuse the action. */
                    pxSocket->u.xTCP.eTCPState = eCLOSED;
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	2200      	movs	r2, #0
 800e93a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

                    /* vSocketListenNextTime() makes sure that FreeRTOS_listen() will be called
                     * before the IP-task handles any new message. */
                    vSocketListenNextTime( pxSocket );
 800e93e:	6878      	ldr	r0, [r7, #4]
 800e940:	f7ff fdb4 	bl	800e4ac <vSocketListenNextTime>
                    break;
 800e944:	e000      	b.n	800e948 <vTCPStateChange+0x2c8>

                default:
                    /* Nothing to do. */
                    break;
 800e946:	bf00      	nop
            }
        }

        /* Touch the alive timers because moving to another state. */
        prvTCPTouchSocket( pxSocket );
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f7ff fe3b 	bl	800e5c4 <prvTCPTouchSocket>
        }
        #endif /* ipconfigHAS_DEBUG_PRINTF */

        #if ( ipconfigUSE_CALLBACKS == 1 )
        {
            if( xConnected != NULL )
 800e94e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e950:	2b00      	cmp	r3, #0
 800e952:	d005      	beq.n	800e960 <vTCPStateChange+0x2e0>
            {
                /* The 'connected' state has changed, call the OnConnect handler of the parent. */
                xConnected->u.xTCP.pxHandleConnected( ( Socket_t ) xConnected, bAfter );
 800e954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e956:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800e95a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e95c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800e95e:	4798      	blx	r3
            }
        }
        #endif

        if( xParent != NULL )
 800e960:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e962:	2b00      	cmp	r3, #0
 800e964:	d002      	beq.n	800e96c <vTCPStateChange+0x2ec>
        {
            vSocketWakeUpUser( xParent );
 800e966:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800e968:	f7fe fe22 	bl	800d5b0 <vSocketWakeUpUser>
        }
    }
 800e96c:	bf00      	nop
 800e96e:	3758      	adds	r7, #88	@ 0x58
 800e970:	46bd      	mov	sp, r7
 800e972:	bd80      	pop	{r7, pc}

0800e974 <prvTCPNextTimeout>:
 * @param[in] pxSocket The socket to be checked.
 *
 * @return The number of clock ticks before the timer expires.
 */
    TickType_t prvTCPNextTimeout( struct xSOCKET * pxSocket )
    {
 800e974:	b580      	push	{r7, lr}
 800e976:	b084      	sub	sp, #16
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
        TickType_t ulDelayMs = ( TickType_t ) tcpMAXIMUM_TCP_WAKEUP_TIME_MS;
 800e97c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800e980:	60bb      	str	r3, [r7, #8]

        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800e988:	2b02      	cmp	r3, #2
 800e98a:	d13d      	bne.n	800ea08 <prvTCPNextTimeout+0x94>
        {
            /* The socket is actively connecting to a peer. */
            if( pxSocket->u.xTCP.bits.bConnPrepared != pdFALSE_UNSIGNED )
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800e992:	f003 0308 	and.w	r3, r3, #8
 800e996:	b2db      	uxtb	r3, r3
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d01a      	beq.n	800e9d2 <prvTCPNextTimeout+0x5e>
            {
                /* Ethernet address has been found, use progressive timeout for
                 * active connect(). */
                if( pxSocket->u.xTCP.ucRepCount < 3U )
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e9a2:	2b02      	cmp	r3, #2
 800e9a4:	d811      	bhi.n	800e9ca <prvTCPNextTimeout+0x56>
                {
                    if( pxSocket->u.xTCP.ucRepCount == 0U )
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d102      	bne.n	800e9b6 <prvTCPNextTimeout+0x42>
                    {
                        ulDelayMs = 0U;
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	60bb      	str	r3, [r7, #8]
 800e9b4:	e010      	b.n	800e9d8 <prvTCPNextTimeout+0x64>
                    }
                    else
                    {
                        ulDelayMs = ( ( uint32_t ) 3000U ) << ( pxSocket->u.xTCP.ucRepCount - 1U );
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800e9bc:	3b01      	subs	r3, #1
 800e9be:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800e9c2:	fa02 f303 	lsl.w	r3, r2, r3
 800e9c6:	60bb      	str	r3, [r7, #8]
 800e9c8:	e006      	b.n	800e9d8 <prvTCPNextTimeout+0x64>
                    }
                }
                else
                {
                    ulDelayMs = 11000U;
 800e9ca:	f642 23f8 	movw	r3, #11000	@ 0x2af8
 800e9ce:	60bb      	str	r3, [r7, #8]
 800e9d0:	e002      	b.n	800e9d8 <prvTCPNextTimeout+0x64>
                }
            }
            else
            {
                /* Still in the Resolution phase: check every half second. */
                ulDelayMs = 500U;
 800e9d2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800e9d6:	60bb      	str	r3, [r7, #8]
            }

            FreeRTOS_debug_printf( ( "Connect[%xip:%u]: next timeout %u: %u ms\n",
                                     ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, pxSocket->u.xTCP.usRemotePort,
                                     pxSocket->u.xTCP.ucRepCount, ( unsigned ) ulDelayMs ) );
            pxSocket->u.xTCP.usTimeout = ( uint16_t ) ipMS_TO_MIN_TICKS( ulDelayMs );
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e9de:	fb02 f303 	mul.w	r3, r2, r3
 800e9e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e9e6:	d30a      	bcc.n	800e9fe <prvTCPNextTimeout+0x8a>
 800e9e8:	68bb      	ldr	r3, [r7, #8]
 800e9ea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e9ee:	fb02 f303 	mul.w	r3, r2, r3
 800e9f2:	4a23      	ldr	r2, [pc, #140]	@ (800ea80 <prvTCPNextTimeout+0x10c>)
 800e9f4:	fba2 2303 	umull	r2, r3, r2, r3
 800e9f8:	099b      	lsrs	r3, r3, #6
 800e9fa:	b29a      	uxth	r2, r3
 800e9fc:	e000      	b.n	800ea00 <prvTCPNextTimeout+0x8c>
 800e9fe:	2201      	movs	r2, #1
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 800ea06:	e033      	b.n	800ea70 <prvTCPNextTimeout+0xfc>
        }
        else if( pxSocket->u.xTCP.usTimeout == 0U )
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d12e      	bne.n	800ea70 <prvTCPNextTimeout+0xfc>
        {
            /* Let the sliding window mechanism decide what time-out is appropriate. */
            BaseType_t xResult = xTCPWindowTxHasData( &pxSocket->u.xTCP.xTCPWindow, pxSocket->u.xTCP.ulWindowSize, &ulDelayMs );
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800ea1e:	f107 0208 	add.w	r2, r7, #8
 800ea22:	4619      	mov	r1, r3
 800ea24:	f003 f8b1 	bl	8011b8a <xTCPWindowTxHasData>
 800ea28:	60f8      	str	r0, [r7, #12]

            if( ulDelayMs == 0U )
 800ea2a:	68bb      	ldr	r3, [r7, #8]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d108      	bne.n	800ea42 <prvTCPNextTimeout+0xce>
            {
                if( xResult != ( BaseType_t ) 0 )
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d002      	beq.n	800ea3c <prvTCPNextTimeout+0xc8>
                {
                    ulDelayMs = 1U;
 800ea36:	2301      	movs	r3, #1
 800ea38:	60bb      	str	r3, [r7, #8]
 800ea3a:	e002      	b.n	800ea42 <prvTCPNextTimeout+0xce>
                }
                else
                {
                    ulDelayMs = tcpMAXIMUM_TCP_WAKEUP_TIME_MS;
 800ea3c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800ea40:	60bb      	str	r3, [r7, #8]
            else
            {
                /* ulDelayMs contains the time to wait before a re-transmission. */
            }

            pxSocket->u.xTCP.usTimeout = ( uint16_t ) ipMS_TO_MIN_TICKS( ulDelayMs ); /* LCOV_EXCL_BR_LINE ulDelayMs will not be smaller than 1 */
 800ea42:	68bb      	ldr	r3, [r7, #8]
 800ea44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ea48:	fb02 f303 	mul.w	r3, r2, r3
 800ea4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ea50:	d30a      	bcc.n	800ea68 <prvTCPNextTimeout+0xf4>
 800ea52:	68bb      	ldr	r3, [r7, #8]
 800ea54:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ea58:	fb02 f303 	mul.w	r3, r2, r3
 800ea5c:	4a08      	ldr	r2, [pc, #32]	@ (800ea80 <prvTCPNextTimeout+0x10c>)
 800ea5e:	fba2 2303 	umull	r2, r3, r2, r3
 800ea62:	099b      	lsrs	r3, r3, #6
 800ea64:	b29a      	uxth	r2, r3
 800ea66:	e000      	b.n	800ea6a <prvTCPNextTimeout+0xf6>
 800ea68:	2201      	movs	r2, #1
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
            /* field '.usTimeout' has already been set (by the
             * keep-alive/delayed-ACK mechanism). */
        }

        /* Return the number of clock ticks before the timer expires. */
        return ( TickType_t ) pxSocket->u.xTCP.usTimeout;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
    }
 800ea76:	4618      	mov	r0, r3
 800ea78:	3710      	adds	r7, #16
 800ea7a:	46bd      	mov	sp, r7
 800ea7c:	bd80      	pop	{r7, pc}
 800ea7e:	bf00      	nop
 800ea80:	10624dd3 	.word	0x10624dd3

0800ea84 <xGetSourceAddrFromBuffer>:
 * @param[in] pucEthernetBuffer The Ethernet buffer from which the source address will be retrieved.
 *
 * @return IPv46_Address_t struct containing the source IP address.
 */
    static IPv46_Address_t xGetSourceAddrFromBuffer( const uint8_t * const pucEthernetBuffer )
    {
 800ea84:	b4b0      	push	{r4, r5, r7}
 800ea86:	b08b      	sub	sp, #44	@ 0x2c
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	6078      	str	r0, [r7, #4]
 800ea8c:	6039      	str	r1, [r7, #0]

        /* Map the buffer onto Ethernet Header struct for easy access to fields. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const EthernetHeader_t * pxHeader = ( ( const EthernetHeader_t * ) pucEthernetBuffer );
 800ea8e:	683b      	ldr	r3, [r7, #0]
 800ea90:	627b      	str	r3, [r7, #36]	@ 0x24

        if( pxHeader->usFrameType == ( uint16_t ) ipIPv6_FRAME_TYPE )
 800ea92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea94:	899b      	ldrh	r3, [r3, #12]
 800ea96:	b29b      	uxth	r3, r3
 800ea98:	f248 62dd 	movw	r2, #34525	@ 0x86dd
 800ea9c:	4293      	cmp	r3, r2
 800ea9e:	d10e      	bne.n	800eabe <xGetSourceAddrFromBuffer+0x3a>
        {
            /* Map the ethernet buffer onto the IPHeader_t struct for easy access to the fields. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPHeader_IPv6_t * const pxIPHeader_IPv6 = ( ( const IPHeader_IPv6_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	330e      	adds	r3, #14
 800eaa4:	61fb      	str	r3, [r7, #28]
            xSourceAddr.xIs_IPv6 = pdTRUE;
 800eaa6:	2301      	movs	r3, #1
 800eaa8:	61bb      	str	r3, [r7, #24]
            ( void ) memcpy( xSourceAddr.xIPAddress.xIP_IPv6.ucBytes, pxIPHeader_IPv6->xSourceAddress.ucBytes, sizeof( IPv6_Address_t ) );
 800eaaa:	69fb      	ldr	r3, [r7, #28]
 800eaac:	3308      	adds	r3, #8
 800eaae:	f107 0408 	add.w	r4, r7, #8
 800eab2:	6818      	ldr	r0, [r3, #0]
 800eab4:	6859      	ldr	r1, [r3, #4]
 800eab6:	689a      	ldr	r2, [r3, #8]
 800eab8:	68db      	ldr	r3, [r3, #12]
 800eaba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800eabc:	e007      	b.n	800eace <xGetSourceAddrFromBuffer+0x4a>
        {
            /* Map the ethernet buffer onto the IPHeader_t struct for easy access to the fields. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const IPHeader_t * const pxIPHeader = ( ( const IPHeader_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	330e      	adds	r3, #14
 800eac2:	623b      	str	r3, [r7, #32]
            xSourceAddr.xIs_IPv6 = pdFALSE;
 800eac4:	2300      	movs	r3, #0
 800eac6:	61bb      	str	r3, [r7, #24]
            xSourceAddr.xIPAddress.ulIP_IPv4 = FreeRTOS_htonl( pxIPHeader->ulSourceIPAddress );
 800eac8:	6a3b      	ldr	r3, [r7, #32]
 800eaca:	68db      	ldr	r3, [r3, #12]
 800eacc:	60bb      	str	r3, [r7, #8]
        }

        return xSourceAddr;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	461d      	mov	r5, r3
 800ead2:	f107 0408 	add.w	r4, r7, #8
 800ead6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ead8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800eada:	6823      	ldr	r3, [r4, #0]
 800eadc:	602b      	str	r3, [r5, #0]
    }
 800eade:	6878      	ldr	r0, [r7, #4]
 800eae0:	372c      	adds	r7, #44	@ 0x2c
 800eae2:	46bd      	mov	sp, r7
 800eae4:	bcb0      	pop	{r4, r5, r7}
 800eae6:	4770      	bx	lr

0800eae8 <xProcessReceivedTCPPacket>:
 *      prvTCPSendRepeated()
 *          prvTCPReturnPacket()        // Prepare for returning
 *          xNetworkInterfaceOutput()   // Sends data to the NIC
 */
    BaseType_t xProcessReceivedTCPPacket( NetworkBufferDescriptor_t * pxDescriptor )
    {
 800eae8:	b5b0      	push	{r4, r5, r7, lr}
 800eaea:	b09a      	sub	sp, #104	@ 0x68
 800eaec:	af04      	add	r7, sp, #16
 800eaee:	6078      	str	r0, [r7, #4]
        BaseType_t xResult = pdPASS;
 800eaf0:	2301      	movs	r3, #1
 800eaf2:	657b      	str	r3, [r7, #84]	@ 0x54
        /* Function might modify the parameter. */
        NetworkBufferDescriptor_t * pxNetworkBuffer;
        size_t uxIPHeaderOffset;

        configASSERT( pxDescriptor != NULL );
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d10d      	bne.n	800eb16 <xProcessReceivedTCPPacket+0x2e>
	__asm volatile
 800eafa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eafe:	b672      	cpsid	i
 800eb00:	f383 8811 	msr	BASEPRI, r3
 800eb04:	f3bf 8f6f 	isb	sy
 800eb08:	f3bf 8f4f 	dsb	sy
 800eb0c:	b662      	cpsie	i
 800eb0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 800eb10:	bf00      	nop
 800eb12:	bf00      	nop
 800eb14:	e7fd      	b.n	800eb12 <xProcessReceivedTCPPacket+0x2a>
        configASSERT( pxDescriptor->pucEthernetBuffer != NULL );
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d10d      	bne.n	800eb3a <xProcessReceivedTCPPacket+0x52>
	__asm volatile
 800eb1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb22:	b672      	cpsid	i
 800eb24:	f383 8811 	msr	BASEPRI, r3
 800eb28:	f3bf 8f6f 	isb	sy
 800eb2c:	f3bf 8f4f 	dsb	sy
 800eb30:	b662      	cpsie	i
 800eb32:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800eb34:	bf00      	nop
 800eb36:	bf00      	nop
 800eb38:	e7fd      	b.n	800eb36 <xProcessReceivedTCPPacket+0x4e>

        pxNetworkBuffer = pxDescriptor;
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	623b      	str	r3, [r7, #32]
        uxIPHeaderOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer );
 800eb3e:	6a3b      	ldr	r3, [r7, #32]
 800eb40:	4618      	mov	r0, r3
 800eb42:	f7fc f827 	bl	800ab94 <uxIPHeaderSizePacket>
 800eb46:	4603      	mov	r3, r0
 800eb48:	330e      	adds	r3, #14
 800eb4a:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Check for a minimum packet size. */
        if( pxNetworkBuffer->xDataLength < ( uxIPHeaderOffset + ipSIZE_OF_TCP_HEADER ) )
 800eb4c:	6a3b      	ldr	r3, [r7, #32]
 800eb4e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eb50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb52:	3314      	adds	r3, #20
 800eb54:	429a      	cmp	r2, r3
 800eb56:	d202      	bcs.n	800eb5e <xProcessReceivedTCPPacket+0x76>
        {
            xResult = pdFAIL;
 800eb58:	2300      	movs	r3, #0
 800eb5a:	657b      	str	r3, [r7, #84]	@ 0x54
 800eb5c:	e14a      	b.n	800edf4 <xProcessReceivedTCPPacket+0x30c>
        {
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const TCPHeader_t * pxTCPHeader = ( ( const TCPHeader_t * )
                                                &( pxNetworkBuffer->pucEthernetBuffer[ uxIPHeaderOffset ] ) );
 800eb5e:	6a3b      	ldr	r3, [r7, #32]
 800eb60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            const TCPHeader_t * pxTCPHeader = ( ( const TCPHeader_t * )
 800eb62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb64:	4413      	add	r3, r2
 800eb66:	64bb      	str	r3, [r7, #72]	@ 0x48

            const uint16_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800eb68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eb6a:	7b5b      	ldrb	r3, [r3, #13]
 800eb6c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            const uint16_t usLocalPort = FreeRTOS_htons( pxTCPHeader->usDestinationPort );
 800eb70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eb72:	789a      	ldrb	r2, [r3, #2]
 800eb74:	78db      	ldrb	r3, [r3, #3]
 800eb76:	021b      	lsls	r3, r3, #8
 800eb78:	4313      	orrs	r3, r2
 800eb7a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            const uint16_t usRemotePort = FreeRTOS_htons( pxTCPHeader->usSourcePort );
 800eb7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eb80:	781a      	ldrb	r2, [r3, #0]
 800eb82:	785b      	ldrb	r3, [r3, #1]
 800eb84:	021b      	lsls	r3, r3, #8
 800eb86:	4313      	orrs	r3, r2
 800eb88:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            const IPv46_Address_t xRemoteIP = xGetSourceAddrFromBuffer( pxNetworkBuffer->pucEthernetBuffer );
 800eb8c:	6a3b      	ldr	r3, [r7, #32]
 800eb8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800eb90:	f107 030c 	add.w	r3, r7, #12
 800eb94:	4611      	mov	r1, r2
 800eb96:	4618      	mov	r0, r3
 800eb98:	f7ff ff74 	bl	800ea84 <xGetSourceAddrFromBuffer>

            /* Find the destination socket, and if not found: return a socket listening to
             * the destination PORT. */
            FreeRTOS_Socket_t * pxSocket = pxTCPSocketLookup( 0U, usLocalPort, xRemoteIP, usRemotePort );
 800eb9c:	f8b7 5044 	ldrh.w	r5, [r7, #68]	@ 0x44
 800eba0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800eba4:	9303      	str	r3, [sp, #12]
 800eba6:	466c      	mov	r4, sp
 800eba8:	f107 0314 	add.w	r3, r7, #20
 800ebac:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ebb0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ebb4:	f107 030c 	add.w	r3, r7, #12
 800ebb8:	cb0c      	ldmia	r3, {r2, r3}
 800ebba:	4629      	mov	r1, r5
 800ebbc:	2000      	movs	r0, #0
 800ebbe:	f7fe fe2d 	bl	800d81c <pxTCPSocketLookup>
 800ebc2:	6538      	str	r0, [r7, #80]	@ 0x50

            if( ( pxSocket == NULL ) || ( prvTCPSocketIsActive( pxSocket->u.xTCP.eTCPState ) == pdFALSE ) )
 800ebc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	d008      	beq.n	800ebdc <xProcessReceivedTCPPacket+0xf4>
 800ebca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ebcc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	f000 fbe4 	bl	800f39e <prvTCPSocketIsActive>
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	2b00      	cmp	r3, #0
 800ebda:	d112      	bne.n	800ec02 <xProcessReceivedTCPPacket+0x11a>
                 * the other party will get a ECONN error.  There are two exceptions:
                 * 1) A packet that already has the RST flag set.
                 * 2) A packet that only has the ACK flag set.
                 * A packet with only the ACK flag set might be the last ACK in
                 * a three-way hand-shake that closes a connection. */
                if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_ACK ) &&
 800ebdc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ebe0:	f003 031f 	and.w	r3, r3, #31
 800ebe4:	2b10      	cmp	r3, #16
 800ebe6:	d009      	beq.n	800ebfc <xProcessReceivedTCPPacket+0x114>
                    ( ( ucTCPFlags & tcpTCP_FLAG_RST ) == 0U ) )
 800ebe8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ebec:	f003 0304 	and.w	r3, r3, #4
                if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_ACK ) &&
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d103      	bne.n	800ebfc <xProcessReceivedTCPPacket+0x114>
                {
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800ebf4:	6a3b      	ldr	r3, [r7, #32]
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	f001 ff7a 	bl	8010af0 <prvTCPSendReset>
                }

                /* The packet can't be handled. */
                xResult = pdFAIL;
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	657b      	str	r3, [r7, #84]	@ 0x54
 800ec00:	e09c      	b.n	800ed3c <xProcessReceivedTCPPacket+0x254>
            }
            else
            {
                pxSocket->u.xTCP.ucRepCount = 0U;
 800ec02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec04:	2200      	movs	r2, #0
 800ec06:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

                if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN )
 800ec0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec0c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ec10:	2b01      	cmp	r3, #1
 800ec12:	d11e      	bne.n	800ec52 <xProcessReceivedTCPPacket+0x16a>
                {
                    /* The matching socket is in a listening state.  Test if the peer
                     * has set the SYN flag. */
                    if( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) != tcpTCP_FLAG_SYN )
 800ec14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ec18:	f003 031f 	and.w	r3, r3, #31
 800ec1c:	2b02      	cmp	r3, #2
 800ec1e:	d00c      	beq.n	800ec3a <xProcessReceivedTCPPacket+0x152>
                            FreeRTOS_debug_printf( ( "TCP: Server can't handle flags: %s from %u to port %u\n",
                                                     prvTCPFlagMeaning( ( UBaseType_t ) ucTCPFlags ), usRemotePort, usLocalPort ) );
                        }
                        #endif /* ipconfigHAS_DEBUG_PRINTF */

                        if( ( ucTCPFlags & tcpTCP_FLAG_RST ) == 0U )
 800ec20:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ec24:	f003 0304 	and.w	r3, r3, #4
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d103      	bne.n	800ec34 <xProcessReceivedTCPPacket+0x14c>
                        {
                            ( void ) prvTCPSendReset( pxNetworkBuffer );
 800ec2c:	6a3b      	ldr	r3, [r7, #32]
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f001 ff5e 	bl	8010af0 <prvTCPSendReset>
                        }

                        xResult = pdFAIL;
 800ec34:	2300      	movs	r3, #0
 800ec36:	657b      	str	r3, [r7, #84]	@ 0x54
 800ec38:	e080      	b.n	800ed3c <xProcessReceivedTCPPacket+0x254>
                    else
                    {
                        /* prvHandleListen() will either return a newly created socket
                         * (if bReuseSocket is false), otherwise it returns the current
                         * socket which will later get connected. */
                        pxSocket = prvHandleListen( pxSocket, pxNetworkBuffer );
 800ec3a:	6a3b      	ldr	r3, [r7, #32]
 800ec3c:	4619      	mov	r1, r3
 800ec3e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ec40:	f000 ffd2 	bl	800fbe8 <prvHandleListen>
 800ec44:	6538      	str	r0, [r7, #80]	@ 0x50

                        if( pxSocket == NULL )
 800ec46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d177      	bne.n	800ed3c <xProcessReceivedTCPPacket+0x254>
                        {
                            xResult = pdFAIL;
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	657b      	str	r3, [r7, #84]	@ 0x54
 800ec50:	e074      	b.n	800ed3c <xProcessReceivedTCPPacket+0x254>
                } /* if( pxSocket->u.xTCP.eTCPState == eTCP_LISTEN ). */
                else
                {
                    /* This is not a socket in listening mode. Check for the RST
                     * flag. */
                    if( ( ucTCPFlags & tcpTCP_FLAG_RST ) != 0U )
 800ec52:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ec56:	f003 0304 	and.w	r3, r3, #4
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d046      	beq.n	800ecec <xProcessReceivedTCPPacket+0x204>
                    {
                        FreeRTOS_debug_printf( ( "TCP: RST received from %u for %u\n", usRemotePort, usLocalPort ) );

                        /* Implement https://tools.ietf.org/html/rfc5961#section-3.2. */
                        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800ec5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec60:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ec64:	2b02      	cmp	r3, #2
 800ec66:	d10e      	bne.n	800ec86 <xProcessReceivedTCPPacket+0x19e>
                        {
                            const uint32_t ulAckNumber = FreeRTOS_ntohl( pxTCPHeader->ulAckNr );
 800ec68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ec6a:	689b      	ldr	r3, [r3, #8]
 800ec6c:	637b      	str	r3, [r7, #52]	@ 0x34

                            /* Per the above RFC, "In the SYN-SENT state ... the RST is
                             * acceptable if the ACK field acknowledges the SYN." */
                            if( ulAckNumber == ( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber + 1U ) )
 800ec6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec70:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800ec74:	3301      	adds	r3, #1
 800ec76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ec78:	429a      	cmp	r2, r3
 800ec7a:	d134      	bne.n	800ece6 <xProcessReceivedTCPPacket+0x1fe>
                            {
                                vTCPStateChange( pxSocket, eCLOSED );
 800ec7c:	2100      	movs	r1, #0
 800ec7e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ec80:	f7ff fcfe 	bl	800e680 <vTCPStateChange>
 800ec84:	e02f      	b.n	800ece6 <xProcessReceivedTCPPacket+0x1fe>
                            }
                        }
                        else
                        {
                            const uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800ec86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ec88:	685b      	ldr	r3, [r3, #4]
 800ec8a:	63bb      	str	r3, [r7, #56]	@ 0x38

                            /* Check whether the packet matches the next expected sequence number. */
                            if( ulSequenceNumber == pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber )
 800ec8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ec8e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800ec92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec94:	429a      	cmp	r2, r3
 800ec96:	d104      	bne.n	800eca2 <xProcessReceivedTCPPacket+0x1ba>
                            {
                                vTCPStateChange( pxSocket, eCLOSED );
 800ec98:	2100      	movs	r1, #0
 800ec9a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ec9c:	f7ff fcf0 	bl	800e680 <vTCPStateChange>
 800eca0:	e021      	b.n	800ece6 <xProcessReceivedTCPPacket+0x1fe>
                            }
                            /* Otherwise, check whether the packet is within the receive window. */
                            else if( ( xSequenceGreaterThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber ) != pdFALSE ) &&
 800eca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eca4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800eca8:	4619      	mov	r1, r3
 800ecaa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ecac:	f002 fa15 	bl	80110da <xSequenceGreaterThan>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d017      	beq.n	800ece6 <xProcessReceivedTCPPacket+0x1fe>
                                     ( xSequenceLessThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber +
 800ecb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecb8:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
                                                          pxSocket->u.xTCP.xTCPWindow.xSize.ulRxWindowLength ) != pdFALSE ) )
 800ecbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecbe:	f8d3 3128 	ldr.w	r3, [r3, #296]	@ 0x128
                                     ( xSequenceLessThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber +
 800ecc2:	4413      	add	r3, r2
 800ecc4:	4619      	mov	r1, r3
 800ecc6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ecc8:	f002 f9f1 	bl	80110ae <xSequenceLessThan>
 800eccc:	4603      	mov	r3, r0
                            else if( ( xSequenceGreaterThan( ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber ) != pdFALSE ) &&
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d009      	beq.n	800ece6 <xProcessReceivedTCPPacket+0x1fe>
                            {
                                /* Send a challenge ACK. */
                                ( void ) prvTCPSendChallengeAck( pxNetworkBuffer, pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber,
 800ecd2:	6a38      	ldr	r0, [r7, #32]
 800ecd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecd6:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 800ecda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecdc:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800ece0:	461a      	mov	r2, r3
 800ece2:	f001 fee7 	bl	8010ab4 <prvTCPSendChallengeAck>
                                /* Nothing. */
                            }
                        }

                        /* Otherwise, do nothing. In any case, the packet cannot be handled. */
                        xResult = pdFAIL;
 800ece6:	2300      	movs	r3, #0
 800ece8:	657b      	str	r3, [r7, #84]	@ 0x54
 800ecea:	e027      	b.n	800ed3c <xProcessReceivedTCPPacket+0x254>
                    }
                    /* Check whether there is a pure SYN amongst the TCP flags while the connection is established. */
                    else if( ( ( ucTCPFlags & tcpTCP_FLAG_CTRL ) == tcpTCP_FLAG_SYN ) && ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) )
 800ecec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ecf0:	f003 031f 	and.w	r3, r3, #31
 800ecf4:	2b02      	cmp	r3, #2
 800ecf6:	d107      	bne.n	800ed08 <xProcessReceivedTCPPacket+0x220>
 800ecf8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecfa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ecfe:	2b04      	cmp	r3, #4
 800ed00:	d902      	bls.n	800ed08 <xProcessReceivedTCPPacket+0x220>
                    {
                        /* SYN flag while this socket is already connected. */
                        FreeRTOS_debug_printf( ( "TCP: SYN unexpected from %u\n", usRemotePort ) );

                        /* The packet cannot be handled. */
                        xResult = pdFAIL;
 800ed02:	2300      	movs	r3, #0
 800ed04:	657b      	str	r3, [r7, #84]	@ 0x54
 800ed06:	e019      	b.n	800ed3c <xProcessReceivedTCPPacket+0x254>
                    else
                    {
                        /* Update the copy of the TCP header only (skipping eth and IP
                         * headers).  It might be used later on, whenever data must be sent
                         * to the peer. */
                        const size_t uxOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket );
 800ed08:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ed0a:	f7fb ff5d 	bl	800abc8 <uxIPHeaderSizeSocket>
 800ed0e:	4603      	mov	r3, r0
 800ed10:	330e      	adds	r3, #14
 800ed12:	63fb      	str	r3, [r7, #60]	@ 0x3c
                        ( void ) memcpy( ( void * ) ( &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset ] ) ),
 800ed14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed16:	33a8      	adds	r3, #168	@ 0xa8
 800ed18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ed1a:	4413      	add	r3, r2
 800ed1c:	1d98      	adds	r0, r3, #6
                                         ( const void * ) ( &( pxNetworkBuffer->pucEthernetBuffer[ uxOffset ] ) ),
 800ed1e:	6a3b      	ldr	r3, [r7, #32]
 800ed20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ed22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed24:	4413      	add	r3, r2
                        ( void ) memcpy( ( void * ) ( &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset ] ) ),
 800ed26:	2214      	movs	r2, #20
 800ed28:	4619      	mov	r1, r3
 800ed2a:	f009 fd7c 	bl	8018826 <memcpy>
                                         ipSIZE_OF_TCP_HEADER );
                        /* Clear flags that are set by the peer, and set the ACK flag. */
                        pxSocket->u.xTCP.xPacket.u.ucLastPacket[ uxOffset + ipTCP_FLAGS_OFFSET ] = tcpTCP_FLAG_ACK;
 800ed2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ed30:	330d      	adds	r3, #13
 800ed32:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ed34:	4413      	add	r3, r2
 800ed36:	2210      	movs	r2, #16
 800ed38:	f883 20ae 	strb.w	r2, [r3, #174]	@ 0xae
                    }
                }
            }

            if( xResult != pdFAIL )
 800ed3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d058      	beq.n	800edf4 <xProcessReceivedTCPPacket+0x30c>
            {
                uint16_t usWindow;

                /* pxSocket is not NULL when xResult != pdFAIL. */
                configASSERT( pxSocket != NULL ); /* LCOV_EXCL_LINE ,this branch will not be hit*/
 800ed42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed44:	2b00      	cmp	r3, #0
 800ed46:	d10d      	bne.n	800ed64 <xProcessReceivedTCPPacket+0x27c>
	__asm volatile
 800ed48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed4c:	b672      	cpsid	i
 800ed4e:	f383 8811 	msr	BASEPRI, r3
 800ed52:	f3bf 8f6f 	isb	sy
 800ed56:	f3bf 8f4f 	dsb	sy
 800ed5a:	b662      	cpsie	i
 800ed5c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ed5e:	bf00      	nop
 800ed60:	bf00      	nop
 800ed62:	e7fd      	b.n	800ed60 <xProcessReceivedTCPPacket+0x278>

                /* Touch the alive timers because we received a message for this
                 * socket. */
                prvTCPTouchSocket( pxSocket );
 800ed64:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ed66:	f7ff fc2d 	bl	800e5c4 <prvTCPTouchSocket>
                /* _HT_ : if we're in the SYN phase, and peer does not send a MSS option,
                 * then we MUST assume an MSS size of 536 bytes for backward compatibility. */

                /* When there are no TCP options, the TCP offset equals 20 bytes, which is stored as
                 * the number 5 (words) in the higher nibble of the TCP-offset byte. */
                if( ( pxTCPHeader->ucTCPOffset & tcpTCP_OFFSET_LENGTH_BITS ) > tcpTCP_OFFSET_STANDARD_LENGTH )
 800ed6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ed6c:	7b1b      	ldrb	r3, [r3, #12]
 800ed6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ed72:	2b50      	cmp	r3, #80	@ 0x50
 800ed74:	d905      	bls.n	800ed82 <xProcessReceivedTCPPacket+0x29a>
                {
                    xResult = prvCheckOptions( pxSocket, pxNetworkBuffer );
 800ed76:	6a3b      	ldr	r3, [r7, #32]
 800ed78:	4619      	mov	r1, r3
 800ed7a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ed7c:	f000 f87e 	bl	800ee7c <prvCheckOptions>
 800ed80:	6578      	str	r0, [r7, #84]	@ 0x54
                }

                if( xResult != pdFAIL )
 800ed82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d035      	beq.n	800edf4 <xProcessReceivedTCPPacket+0x30c>
                {
                    usWindow = FreeRTOS_ntohs( pxTCPHeader->usWindow );
 800ed88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ed8a:	7b9a      	ldrb	r2, [r3, #14]
 800ed8c:	7bdb      	ldrb	r3, [r3, #15]
 800ed8e:	021b      	lsls	r3, r3, #8
 800ed90:	4313      	orrs	r3, r2
 800ed92:	867b      	strh	r3, [r7, #50]	@ 0x32
                    pxSocket->u.xTCP.ulWindowSize = ( uint32_t ) usWindow;
 800ed94:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800ed96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed98:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
                    #if ( ipconfigUSE_TCP_WIN == 1 )
                    {
                        /* rfc1323 : The Window field in a SYN (i.e., a <SYN> or <SYN,ACK>)
                         * segment itself is never scaled. */
                        if( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_SYN ) == 0U )
 800ed9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800eda0:	f003 0302 	and.w	r3, r3, #2
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d10a      	bne.n	800edbe <xProcessReceivedTCPPacket+0x2d6>
                        {
                            pxSocket->u.xTCP.ulWindowSize =
                                ( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );
 800eda8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800edaa:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800edae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800edb0:	f892 210a 	ldrb.w	r2, [r2, #266]	@ 0x10a
 800edb4:	fa03 f202 	lsl.w	r2, r3, r2
                            pxSocket->u.xTCP.ulWindowSize =
 800edb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800edba:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
                    }
                    #endif /* ipconfigUSE_TCP_WIN */

                    /* In prvTCPHandleState() the incoming messages will be handled
                     * depending on the current state of the connection. */
                    if( prvTCPHandleState( pxSocket, &pxNetworkBuffer ) > 0 )
 800edbe:	f107 0320 	add.w	r3, r7, #32
 800edc2:	4619      	mov	r1, r3
 800edc4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800edc6:	f000 fdf7 	bl	800f9b8 <prvTCPHandleState>
 800edca:	4603      	mov	r3, r0
 800edcc:	2b00      	cmp	r3, #0
 800edce:	dd05      	ble.n	800eddc <xProcessReceivedTCPPacket+0x2f4>
                    {
                        /* prvTCPHandleState() has sent a message, see if there are more to
                         * be transmitted. */
                        #if ( ipconfigUSE_TCP_WIN == 1 )
                        {
                            ( void ) prvTCPSendRepeated( pxSocket, &pxNetworkBuffer );
 800edd0:	f107 0320 	add.w	r3, r7, #32
 800edd4:	4619      	mov	r1, r3
 800edd6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800edd8:	f001 f905 	bl	800ffe6 <prvTCPSendRepeated>
                        }
                        #endif /* ipconfigUSE_TCP_WIN */
                    }

                    if( pxNetworkBuffer != NULL )
 800eddc:	6a3b      	ldr	r3, [r7, #32]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d005      	beq.n	800edee <xProcessReceivedTCPPacket+0x306>
                    {
                        /* We must check if the buffer is unequal to NULL, because the
                         * socket might keep a reference to it in case a delayed ACK must be
                         * sent. */
                        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800ede2:	6a3b      	ldr	r3, [r7, #32]
 800ede4:	4618      	mov	r0, r3
 800ede6:	f003 fd19 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
                        #ifndef _lint
                            /* Clear pointers that are freed. */
                            pxNetworkBuffer = NULL;
 800edea:	2300      	movs	r3, #0
 800edec:	623b      	str	r3, [r7, #32]
                        #endif
                    }

                    /* And finally, calculate when this socket wants to be woken up. */
                    ( void ) prvTCPNextTimeout( pxSocket );
 800edee:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800edf0:	f7ff fdc0 	bl	800e974 <prvTCPNextTimeout>
                }
            }
        }

        /* pdPASS being returned means the buffer has been consumed. */
        return xResult;
 800edf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    }
 800edf6:	4618      	mov	r0, r3
 800edf8:	3758      	adds	r7, #88	@ 0x58
 800edfa:	46bd      	mov	sp, r7
 800edfc:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800ee00 <xTCPCheckNewClient>:
 * @param[in] pxSocket The socket for which the bound socket list will be iterated.
 *
 * @return if there is a new client, then pdTRUE is returned or else, pdFALSE.
 */
    BaseType_t xTCPCheckNewClient( FreeRTOS_Socket_t * pxSocket )
    {
 800ee00:	b480      	push	{r7}
 800ee02:	b089      	sub	sp, #36	@ 0x24
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
        TickType_t uxLocalPort = ( TickType_t ) FreeRTOS_htons( pxSocket->usLocalPort );
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800ee0c:	617b      	str	r3, [r7, #20]
        const ListItem_t * pxIterator;
        FreeRTOS_Socket_t * pxFound;
        BaseType_t xResult = pdFALSE;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	61bb      	str	r3, [r7, #24]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ListItem_t * pxEndTCP = ( ( const ListItem_t * ) &( xBoundTCPSocketsList.xListEnd ) );
 800ee12:	4b18      	ldr	r3, [pc, #96]	@ (800ee74 <xTCPCheckNewClient+0x74>)
 800ee14:	613b      	str	r3, [r7, #16]

        /* Here xBoundTCPSocketsList can be accessed safely IP-task is the only one
         * who has access. */
        for( pxIterator = ( const ListItem_t * ) listGET_HEAD_ENTRY( &xBoundTCPSocketsList );
 800ee16:	4b18      	ldr	r3, [pc, #96]	@ (800ee78 <xTCPCheckNewClient+0x78>)
 800ee18:	68db      	ldr	r3, [r3, #12]
 800ee1a:	61fb      	str	r3, [r7, #28]
 800ee1c:	e01e      	b.n	800ee5c <xTCPCheckNewClient+0x5c>
             pxIterator != pxEndTCP;
             pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
        {
            if( listGET_LIST_ITEM_VALUE( pxIterator ) == ( configLIST_VOLATILE TickType_t ) uxLocalPort )
 800ee1e:	69fb      	ldr	r3, [r7, #28]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	697a      	ldr	r2, [r7, #20]
 800ee24:	429a      	cmp	r2, r3
 800ee26:	d116      	bne.n	800ee56 <xTCPCheckNewClient+0x56>
            {
                pxFound = ( ( FreeRTOS_Socket_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 800ee28:	69fb      	ldr	r3, [r7, #28]
 800ee2a:	68db      	ldr	r3, [r3, #12]
 800ee2c:	60fb      	str	r3, [r7, #12]

                if( ( pxFound->ucProtocol == ( uint8_t ) FREERTOS_IPPROTO_TCP ) && ( pxFound->u.xTCP.bits.bPassAccept != pdFALSE_UNSIGNED ) )
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800ee34:	2b06      	cmp	r3, #6
 800ee36:	d10e      	bne.n	800ee56 <xTCPCheckNewClient+0x56>
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800ee3e:	f003 0302 	and.w	r3, r3, #2
 800ee42:	b2db      	uxtb	r3, r3
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d006      	beq.n	800ee56 <xTCPCheckNewClient+0x56>
                {
                    pxSocket->u.xTCP.pxPeerSocket = pxFound;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	68fa      	ldr	r2, [r7, #12]
 800ee4c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                    FreeRTOS_debug_printf( ( "xTCPCheckNewClient[0]: client on port %u\n", pxSocket->usLocalPort ) );
                    xResult = pdTRUE;
 800ee50:	2301      	movs	r3, #1
 800ee52:	61bb      	str	r3, [r7, #24]
                    break;
 800ee54:	e006      	b.n	800ee64 <xTCPCheckNewClient+0x64>
             pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator ) )
 800ee56:	69fb      	ldr	r3, [r7, #28]
 800ee58:	685b      	ldr	r3, [r3, #4]
 800ee5a:	61fb      	str	r3, [r7, #28]
             pxIterator != pxEndTCP;
 800ee5c:	69fa      	ldr	r2, [r7, #28]
 800ee5e:	693b      	ldr	r3, [r7, #16]
 800ee60:	429a      	cmp	r2, r3
 800ee62:	d1dc      	bne.n	800ee1e <xTCPCheckNewClient+0x1e>
                }
            }
        }

        return xResult;
 800ee64:	69bb      	ldr	r3, [r7, #24]
    }
 800ee66:	4618      	mov	r0, r3
 800ee68:	3724      	adds	r7, #36	@ 0x24
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee70:	4770      	bx	lr
 800ee72:	bf00      	nop
 800ee74:	200024bc 	.word	0x200024bc
 800ee78:	200024b4 	.word	0x200024b4

0800ee7c <prvCheckOptions>:
 *       ((pxTCPHeader->ucTCPOffset & 0xf0) > 0x50), meaning that
 *       the TP header is longer than the usual 20 (5 x 4) bytes.
 */
    BaseType_t prvCheckOptions( FreeRTOS_Socket_t * pxSocket,
                                const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	b08c      	sub	sp, #48	@ 0x30
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
 800ee84:	6039      	str	r1, [r7, #0]
        size_t uxTCPHeaderOffset = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer );
 800ee86:	6838      	ldr	r0, [r7, #0]
 800ee88:	f7fb fe84 	bl	800ab94 <uxIPHeaderSizePacket>
 800ee8c:	4603      	mov	r3, r0
 800ee8e:	330e      	adds	r3, #14
 800ee90:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ uxTCPHeaderOffset ] ) );
 800ee92:	683b      	ldr	r3, [r7, #0]
 800ee94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800ee96:	69fb      	ldr	r3, [r7, #28]
 800ee98:	4413      	add	r3, r2
 800ee9a:	61bb      	str	r3, [r7, #24]
        const TCPHeader_t * pxTCPHeader;
        const uint8_t * pucPtr;
        BaseType_t xHasSYNFlag;
        BaseType_t xReturn = pdPASS;
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	627b      	str	r3, [r7, #36]	@ 0x24
        /* Offset in the network packet where the first option byte is stored. */
        size_t uxOptionOffset = uxTCPHeaderOffset + ipSIZE_OF_TCP_HEADER;
 800eea0:	69fb      	ldr	r3, [r7, #28]
 800eea2:	3314      	adds	r3, #20
 800eea4:	617b      	str	r3, [r7, #20]
        size_t uxOptionsLength;
        int32_t lResult;
        uint8_t ucLength;

        pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800eea6:	69bb      	ldr	r3, [r7, #24]
 800eea8:	613b      	str	r3, [r7, #16]


        /* A character pointer to iterate through the option data */
        pucPtr = pxTCPHeader->ucOptdata;
 800eeaa:	693b      	ldr	r3, [r7, #16]
 800eeac:	3314      	adds	r3, #20
 800eeae:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if( pxTCPHeader->ucTCPOffset <= ( 5U << 4U ) )
 800eeb0:	693b      	ldr	r3, [r7, #16]
 800eeb2:	7b1b      	ldrb	r3, [r3, #12]
 800eeb4:	2b50      	cmp	r3, #80	@ 0x50
 800eeb6:	d93f      	bls.n	800ef38 <prvCheckOptions+0xbc>
        {
            /* Avoid integer underflow in computation of ucLength. */
        }
        else
        {
            ucLength = ( uint8_t ) ( ( ( pxTCPHeader->ucTCPOffset >> 4U ) - 5U ) << 2U );
 800eeb8:	693b      	ldr	r3, [r7, #16]
 800eeba:	7b1b      	ldrb	r3, [r3, #12]
 800eebc:	091b      	lsrs	r3, r3, #4
 800eebe:	b2db      	uxtb	r3, r3
 800eec0:	3b05      	subs	r3, #5
 800eec2:	b2db      	uxtb	r3, r3
 800eec4:	009b      	lsls	r3, r3, #2
 800eec6:	73fb      	strb	r3, [r7, #15]
            uxOptionsLength = ( size_t ) ucLength;
 800eec8:	7bfb      	ldrb	r3, [r7, #15]
 800eeca:	623b      	str	r3, [r7, #32]

            if( pxNetworkBuffer->xDataLength > uxOptionOffset )
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eed0:	697a      	ldr	r2, [r7, #20]
 800eed2:	429a      	cmp	r2, r3
 800eed4:	d230      	bcs.n	800ef38 <prvCheckOptions+0xbc>
            {
                /* Validate options size calculation. */
                if( uxOptionsLength <= ( pxNetworkBuffer->xDataLength - uxOptionOffset ) )
 800eed6:	683b      	ldr	r3, [r7, #0]
 800eed8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eeda:	697b      	ldr	r3, [r7, #20]
 800eedc:	1ad3      	subs	r3, r2, r3
 800eede:	6a3a      	ldr	r2, [r7, #32]
 800eee0:	429a      	cmp	r2, r3
 800eee2:	d829      	bhi.n	800ef38 <prvCheckOptions+0xbc>
                {
                    if( ( pxTCPHeader->ucTCPFlags & tcpTCP_FLAG_SYN ) != ( uint8_t ) 0U )
 800eee4:	693b      	ldr	r3, [r7, #16]
 800eee6:	7b5b      	ldrb	r3, [r3, #13]
 800eee8:	f003 0302 	and.w	r3, r3, #2
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d002      	beq.n	800eef6 <prvCheckOptions+0x7a>
                    {
                        xHasSYNFlag = pdTRUE;
 800eef0:	2301      	movs	r3, #1
 800eef2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eef4:	e001      	b.n	800eefa <prvCheckOptions+0x7e>
                    }
                    else
                    {
                        xHasSYNFlag = pdFALSE;
 800eef6:	2300      	movs	r3, #0
 800eef8:	62bb      	str	r3, [r7, #40]	@ 0x28

                    /* The length check is only necessary in case the option data are
                     *  corrupted, we don't like to run into invalid memory and crash. */
                    for( ; ; )
                    {
                        if( uxOptionsLength == 0U )
 800eefa:	6a3b      	ldr	r3, [r7, #32]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d018      	beq.n	800ef32 <prvCheckOptions+0xb6>
                        {
                            /* coverity[break_stmt] : Break statement terminating the loop */
                            break;
                        }

                        lResult = prvSingleStepTCPHeaderOptions( pucPtr, uxOptionsLength, pxSocket, xHasSYNFlag );
 800ef00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef02:	687a      	ldr	r2, [r7, #4]
 800ef04:	6a39      	ldr	r1, [r7, #32]
 800ef06:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ef08:	f000 f81b 	bl	800ef42 <prvSingleStepTCPHeaderOptions>
 800ef0c:	60b8      	str	r0, [r7, #8]

                        if( lResult < 0 )
 800ef0e:	68bb      	ldr	r3, [r7, #8]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	da02      	bge.n	800ef1a <prvCheckOptions+0x9e>
                        {
                            xReturn = pdFAIL;
 800ef14:	2300      	movs	r3, #0
 800ef16:	627b      	str	r3, [r7, #36]	@ 0x24
                            break;
 800ef18:	e00e      	b.n	800ef38 <prvCheckOptions+0xbc>
                        }

                        if( lResult == 0 )
 800ef1a:	68bb      	ldr	r3, [r7, #8]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d00a      	beq.n	800ef36 <prvCheckOptions+0xba>
                        {
                            break;
                        }

                        uxOptionsLength -= ( size_t ) lResult;
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	6a3a      	ldr	r2, [r7, #32]
 800ef24:	1ad3      	subs	r3, r2, r3
 800ef26:	623b      	str	r3, [r7, #32]
                        pucPtr = &( pucPtr[ lResult ] );
 800ef28:	68bb      	ldr	r3, [r7, #8]
 800ef2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef2c:	4413      	add	r3, r2
 800ef2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        if( uxOptionsLength == 0U )
 800ef30:	e7e3      	b.n	800eefa <prvCheckOptions+0x7e>
                            break;
 800ef32:	bf00      	nop
 800ef34:	e000      	b.n	800ef38 <prvCheckOptions+0xbc>
                            break;
 800ef36:	bf00      	nop
                    }
                }
            }
        }

        return xReturn;
 800ef38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	3730      	adds	r7, #48	@ 0x30
 800ef3e:	46bd      	mov	sp, r7
 800ef40:	bd80      	pop	{r7, pc}

0800ef42 <prvSingleStepTCPHeaderOptions>:
 */
    static int32_t prvSingleStepTCPHeaderOptions( const uint8_t * const pucPtr,
                                                  size_t uxTotalLength,
                                                  FreeRTOS_Socket_t * const pxSocket,
                                                  BaseType_t xHasSYNFlag )
    {
 800ef42:	b580      	push	{r7, lr}
 800ef44:	b08a      	sub	sp, #40	@ 0x28
 800ef46:	af00      	add	r7, sp, #0
 800ef48:	60f8      	str	r0, [r7, #12]
 800ef4a:	60b9      	str	r1, [r7, #8]
 800ef4c:	607a      	str	r2, [r7, #4]
 800ef4e:	603b      	str	r3, [r7, #0]
        UBaseType_t uxNewMSS;
        size_t uxRemainingOptionsBytes = uxTotalLength;
 800ef50:	68bb      	ldr	r3, [r7, #8]
 800ef52:	617b      	str	r3, [r7, #20]
        uint8_t ucLen;
        int32_t lIndex = 0;
 800ef54:	2300      	movs	r3, #0
 800ef56:	61fb      	str	r3, [r7, #28]
        TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800ef5e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800ef60:	2300      	movs	r3, #0
 800ef62:	61bb      	str	r3, [r7, #24]

        if( pucPtr[ 0U ] == tcpTCP_OPT_END )
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	781b      	ldrb	r3, [r3, #0]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d102      	bne.n	800ef72 <prvSingleStepTCPHeaderOptions+0x30>
        {
            /* End of options. */
            lIndex = 0;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	61fb      	str	r3, [r7, #28]
 800ef70:	e0cc      	b.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else if( pucPtr[ 0U ] == tcpTCP_OPT_NOOP )
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	781b      	ldrb	r3, [r3, #0]
 800ef76:	2b01      	cmp	r3, #1
 800ef78:	d102      	bne.n	800ef80 <prvSingleStepTCPHeaderOptions+0x3e>
        {
            /* NOP option, inserted to make the length a multiple of 4. */
            lIndex = 1;
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	61fb      	str	r3, [r7, #28]
 800ef7e:	e0c5      	b.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else if( uxRemainingOptionsBytes < 2U )
 800ef80:	697b      	ldr	r3, [r7, #20]
 800ef82:	2b01      	cmp	r3, #1
 800ef84:	d803      	bhi.n	800ef8e <prvSingleStepTCPHeaderOptions+0x4c>
        {
            /* Any other well-formed option must be at least two bytes: the option
             * type byte followed by a length byte. */
            lIndex = -1;
 800ef86:	f04f 33ff 	mov.w	r3, #4294967295
 800ef8a:	61fb      	str	r3, [r7, #28]
 800ef8c:	e0be      	b.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
        }

        #if ( ipconfigUSE_TCP_WIN != 0 )
            else if( pucPtr[ 0 ] == tcpTCP_OPT_WSOPT )
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	781b      	ldrb	r3, [r3, #0]
 800ef92:	2b03      	cmp	r3, #3
 800ef94:	d128      	bne.n	800efe8 <prvSingleStepTCPHeaderOptions+0xa6>
            {
                /* The TCP Window Scale Option. */
                /* Confirm that the option fits in the remaining buffer space. */
                if( ( uxRemainingOptionsBytes < tcpTCP_OPT_WSOPT_LEN ) || ( pucPtr[ 1 ] != tcpTCP_OPT_WSOPT_LEN ) )
 800ef96:	697b      	ldr	r3, [r7, #20]
 800ef98:	2b02      	cmp	r3, #2
 800ef9a:	d904      	bls.n	800efa6 <prvSingleStepTCPHeaderOptions+0x64>
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	3301      	adds	r3, #1
 800efa0:	781b      	ldrb	r3, [r3, #0]
 800efa2:	2b03      	cmp	r3, #3
 800efa4:	d003      	beq.n	800efae <prvSingleStepTCPHeaderOptions+0x6c>
                {
                    lIndex = -1;
 800efa6:	f04f 33ff 	mov.w	r3, #4294967295
 800efaa:	61fb      	str	r3, [r7, #28]
 800efac:	e0ae      	b.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
                }
                else
                {
                    /* Option is only valid in SYN phase. */
                    if( xHasSYNFlag != 0 )
 800efae:	683b      	ldr	r3, [r7, #0]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d016      	beq.n	800efe2 <prvSingleStepTCPHeaderOptions+0xa0>
                    {
                        /* From RFC7323 - section 2.3, we should limit the WSopt not larger than 14. */
                        if( pucPtr[ 2 ] > tcpTCP_OPT_WSOPT_MAXIMUM_VALUE )
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	3302      	adds	r3, #2
 800efb8:	781b      	ldrb	r3, [r3, #0]
 800efba:	2b0e      	cmp	r3, #14
 800efbc:	d904      	bls.n	800efc8 <prvSingleStepTCPHeaderOptions+0x86>
                        {
                            FreeRTOS_debug_printf( ( "The WSopt(%u) from SYN packet is larger than maximum value.", pucPtr[ 2 ] ) );
                            pxSocket->u.xTCP.ucPeerWinScaleFactor = tcpTCP_OPT_WSOPT_MAXIMUM_VALUE;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	220e      	movs	r2, #14
 800efc2:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
 800efc6:	e005      	b.n	800efd4 <prvSingleStepTCPHeaderOptions+0x92>
                        }
                        else
                        {
                            pxSocket->u.xTCP.ucPeerWinScaleFactor = pucPtr[ 2 ];
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	3302      	adds	r3, #2
 800efcc:	781a      	ldrb	r2, [r3, #0]
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
                        }

                        pxSocket->u.xTCP.bits.bWinScaling = pdTRUE_UNSIGNED;
 800efd4:	687a      	ldr	r2, [r7, #4]
 800efd6:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800efda:	f043 0310 	orr.w	r3, r3, #16
 800efde:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
                    }

                    lIndex = ( int32_t ) tcpTCP_OPT_WSOPT_LEN;
 800efe2:	2303      	movs	r3, #3
 800efe4:	61fb      	str	r3, [r7, #28]
 800efe6:	e091      	b.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
                }
            }
        #endif /* ipconfigUSE_TCP_WIN */
        else if( pucPtr[ 0 ] == tcpTCP_OPT_MSS )
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	781b      	ldrb	r3, [r3, #0]
 800efec:	2b02      	cmp	r3, #2
 800efee:	d155      	bne.n	800f09c <prvSingleStepTCPHeaderOptions+0x15a>
        {
            /* Confirm that the option fits in the remaining buffer space. */
            if( ( uxRemainingOptionsBytes < tcpTCP_OPT_MSS_LEN ) || ( pucPtr[ 1 ] != tcpTCP_OPT_MSS_LEN ) )
 800eff0:	697b      	ldr	r3, [r7, #20]
 800eff2:	2b03      	cmp	r3, #3
 800eff4:	d904      	bls.n	800f000 <prvSingleStepTCPHeaderOptions+0xbe>
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	3301      	adds	r3, #1
 800effa:	781b      	ldrb	r3, [r3, #0]
 800effc:	2b04      	cmp	r3, #4
 800effe:	d003      	beq.n	800f008 <prvSingleStepTCPHeaderOptions+0xc6>
            {
                lIndex = -1;
 800f000:	f04f 33ff 	mov.w	r3, #4294967295
 800f004:	61fb      	str	r3, [r7, #28]
 800f006:	e081      	b.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
            else
            {
                /* An MSS option with the correct option length.  FreeRTOS_htons()
                 * is not needed here because usChar2u16() already returns a host
                 * endian number. */
                uxNewMSS = usChar2u16( &( pucPtr[ 2 ] ) );
 800f008:	68fb      	ldr	r3, [r7, #12]
 800f00a:	3302      	adds	r3, #2
 800f00c:	4618      	mov	r0, r3
 800f00e:	f7fc fc2f 	bl	800b870 <usChar2u16>
 800f012:	4603      	mov	r3, r0
 800f014:	627b      	str	r3, [r7, #36]	@ 0x24

                if( pxSocket->u.xTCP.usMSS != uxNewMSS )
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f01c:	461a      	mov	r2, r3
 800f01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f020:	4293      	cmp	r3, r2
 800f022:	d007      	beq.n	800f034 <prvSingleStepTCPHeaderOptions+0xf2>
                {
                    /* Perform a basic check on the the new MSS. */
                    if( uxNewMSS == 0U )
 800f024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f026:	2b00      	cmp	r3, #0
 800f028:	d104      	bne.n	800f034 <prvSingleStepTCPHeaderOptions+0xf2>
                    {
                        lIndex = -1;
 800f02a:	f04f 33ff 	mov.w	r3, #4294967295
 800f02e:	61fb      	str	r3, [r7, #28]

                        /* Return Condition found. */
                        xReturn = pdTRUE;
 800f030:	2301      	movs	r3, #1
 800f032:	61bb      	str	r3, [r7, #24]
                        FreeRTOS_debug_printf( ( "MSS change %u -> %u\n", pxSocket->u.xTCP.usMSS, ( unsigned ) uxNewMSS ) );
                    }
                }

                /* If a 'return' condition has not been found. */
                if( xReturn == pdFALSE )
 800f034:	69bb      	ldr	r3, [r7, #24]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d168      	bne.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
                {
                    /* Restrict the minimum value of segment length to the ( Minimum IP MTU (576) - IP header(20) - TCP Header(20) ).
                     * See "RFC 791 section 3.1 Total Length" for more details. */
                    if( uxNewMSS < tcpMINIMUM_SEGMENT_LENGTH )
 800f03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f03c:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800f040:	d202      	bcs.n	800f048 <prvSingleStepTCPHeaderOptions+0x106>
                    {
                        uxNewMSS = tcpMINIMUM_SEGMENT_LENGTH;
 800f042:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800f046:	627b      	str	r3, [r7, #36]	@ 0x24
                    }

                    if( pxSocket->u.xTCP.usMSS > uxNewMSS )
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800f04e:	461a      	mov	r2, r3
 800f050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f052:	4293      	cmp	r3, r2
 800f054:	d21f      	bcs.n	800f096 <prvSingleStepTCPHeaderOptions+0x154>
                    {
                        /* our MSS was bigger than the MSS of the other party: adapt it. */
                        pxSocket->u.xTCP.bits.bMssChange = pdTRUE_UNSIGNED;
 800f056:	687a      	ldr	r2, [r7, #4]
 800f058:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800f05c:	f043 0301 	orr.w	r3, r3, #1
 800f060:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                            /* The peer advertises a smaller MSS than this socket was
                             * using.  Use that as well. */
                            FreeRTOS_debug_printf( ( "Change mss %d => %u\n", pxSocket->u.xTCP.usMSS, ( unsigned ) uxNewMSS ) );
                        }

                        pxTCPWindow->xSize.ulRxWindowLength = ( ( uint32_t ) uxNewMSS ) * ( pxTCPWindow->xSize.ulRxWindowLength / ( ( uint32_t ) uxNewMSS ) );
 800f064:	693b      	ldr	r3, [r7, #16]
 800f066:	685a      	ldr	r2, [r3, #4]
 800f068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f06a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f06e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f070:	fb03 f202 	mul.w	r2, r3, r2
 800f074:	693b      	ldr	r3, [r7, #16]
 800f076:	605a      	str	r2, [r3, #4]
                        pxTCPWindow->usMSSInit = ( uint16_t ) uxNewMSS;
 800f078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f07a:	b29a      	uxth	r2, r3
 800f07c:	693b      	ldr	r3, [r7, #16]
 800f07e:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
                        pxTCPWindow->usMSS = ( uint16_t ) uxNewMSS;
 800f082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f084:	b29a      	uxth	r2, r3
 800f086:	693b      	ldr	r3, [r7, #16]
 800f088:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
                        pxSocket->u.xTCP.usMSS = ( uint16_t ) uxNewMSS;
 800f08c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f08e:	b29a      	uxth	r2, r3
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
                    }

                    lIndex = ( int32_t ) tcpTCP_OPT_MSS_LEN;
 800f096:	2304      	movs	r3, #4
 800f098:	61fb      	str	r3, [r7, #28]
 800f09a:	e037      	b.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
        }
        else
        {
            /* All other options have a length field, so that we easily
             * can skip past them. */
            ucLen = pucPtr[ 1 ];
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	3301      	adds	r3, #1
 800f0a0:	781b      	ldrb	r3, [r3, #0]
 800f0a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            lIndex = 0;
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	61fb      	str	r3, [r7, #28]

            if( ( ucLen < ( uint8_t ) 2U ) || ( uxRemainingOptionsBytes < ( size_t ) ucLen ) )
 800f0aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f0ae:	2b01      	cmp	r3, #1
 800f0b0:	d904      	bls.n	800f0bc <prvSingleStepTCPHeaderOptions+0x17a>
 800f0b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f0b6:	697a      	ldr	r2, [r7, #20]
 800f0b8:	429a      	cmp	r2, r3
 800f0ba:	d203      	bcs.n	800f0c4 <prvSingleStepTCPHeaderOptions+0x182>
            {
                /* If the length field is too small or too big, the options are
                 * malformed, don't process them further.
                 */
                lIndex = -1;
 800f0bc:	f04f 33ff 	mov.w	r3, #4294967295
 800f0c0:	61fb      	str	r3, [r7, #28]
 800f0c2:	e023      	b.n	800f10c <prvSingleStepTCPHeaderOptions+0x1ca>
                {
                    /* Selective ACK: the peer has received a packet but it is missing
                     * earlier packets. At least this packet does not need retransmission
                     * anymore. ulTCPWindowTxSack( ) takes care of this administration.
                     */
                    if( pucPtr[ 0U ] == tcpTCP_OPT_SACK_A )
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	781b      	ldrb	r3, [r3, #0]
 800f0c8:	2b05      	cmp	r3, #5
 800f0ca:	d11a      	bne.n	800f102 <prvSingleStepTCPHeaderOptions+0x1c0>
                    {
                        ucLen = ( uint8_t ) ( ucLen - 2U );
 800f0cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f0d0:	3b02      	subs	r3, #2
 800f0d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                        lIndex += 2;
 800f0d6:	69fb      	ldr	r3, [r7, #28]
 800f0d8:	3302      	adds	r3, #2
 800f0da:	61fb      	str	r3, [r7, #28]

                        while( ucLen >= ( uint8_t ) 8U )
 800f0dc:	e00d      	b.n	800f0fa <prvSingleStepTCPHeaderOptions+0x1b8>
                        {
                            prvReadSackOption( pucPtr, ( size_t ) lIndex, pxSocket );
 800f0de:	69fb      	ldr	r3, [r7, #28]
 800f0e0:	687a      	ldr	r2, [r7, #4]
 800f0e2:	4619      	mov	r1, r3
 800f0e4:	68f8      	ldr	r0, [r7, #12]
 800f0e6:	f000 f816 	bl	800f116 <prvReadSackOption>
                            lIndex += 8;
 800f0ea:	69fb      	ldr	r3, [r7, #28]
 800f0ec:	3308      	adds	r3, #8
 800f0ee:	61fb      	str	r3, [r7, #28]
                            ucLen = ( uint8_t ) ( ucLen - 8U );
 800f0f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f0f4:	3b08      	subs	r3, #8
 800f0f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                        while( ucLen >= ( uint8_t ) 8U )
 800f0fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f0fe:	2b07      	cmp	r3, #7
 800f100:	d8ed      	bhi.n	800f0de <prvSingleStepTCPHeaderOptions+0x19c>
                        /* ucLen should be 0 by now. */
                    }
                }
                #endif /* ipconfigUSE_TCP_WIN == 1 */

                lIndex += ( int32_t ) ucLen;
 800f102:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f106:	69fa      	ldr	r2, [r7, #28]
 800f108:	4413      	add	r3, r2
 800f10a:	61fb      	str	r3, [r7, #28]
        #if ( ipconfigUSE_TCP_WIN == 0 )
            /* Avoid compiler warnings when TCP window is not used. */
            ( void ) xHasSYNFlag;
        #endif

        return lIndex;
 800f10c:	69fb      	ldr	r3, [r7, #28]
    }
 800f10e:	4618      	mov	r0, r3
 800f110:	3728      	adds	r7, #40	@ 0x28
 800f112:	46bd      	mov	sp, r7
 800f114:	bd80      	pop	{r7, pc}

0800f116 <prvReadSackOption>:
 * @param[in] pxSocket Socket handling the TCP connection.
 */
        static void prvReadSackOption( const uint8_t * const pucPtr,
                                       size_t uxIndex,
                                       FreeRTOS_Socket_t * const pxSocket )
        {
 800f116:	b580      	push	{r7, lr}
 800f118:	b08a      	sub	sp, #40	@ 0x28
 800f11a:	af02      	add	r7, sp, #8
 800f11c:	60f8      	str	r0, [r7, #12]
 800f11e:	60b9      	str	r1, [r7, #8]
 800f120:	607a      	str	r2, [r7, #4]
            uint32_t ulFirst = ulChar2u32( &( pucPtr[ uxIndex ] ) );
 800f122:	68fa      	ldr	r2, [r7, #12]
 800f124:	68bb      	ldr	r3, [r7, #8]
 800f126:	4413      	add	r3, r2
 800f128:	4618      	mov	r0, r3
 800f12a:	f7fc fb86 	bl	800b83a <ulChar2u32>
 800f12e:	61f8      	str	r0, [r7, #28]
            uint32_t ulLast = ulChar2u32( &( pucPtr[ uxIndex + 4U ] ) );
 800f130:	68bb      	ldr	r3, [r7, #8]
 800f132:	3304      	adds	r3, #4
 800f134:	68fa      	ldr	r2, [r7, #12]
 800f136:	4413      	add	r3, r2
 800f138:	4618      	mov	r0, r3
 800f13a:	f7fc fb7e 	bl	800b83a <ulChar2u32>
 800f13e:	61b8      	str	r0, [r7, #24]
            uint32_t ulCount = ulTCPWindowTxSack( &( pxSocket->u.xTCP.xTCPWindow ), ulFirst, ulLast );
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f146:	69ba      	ldr	r2, [r7, #24]
 800f148:	69f9      	ldr	r1, [r7, #28]
 800f14a:	4618      	mov	r0, r3
 800f14c:	f002 ffb6 	bl	80120bc <ulTCPWindowTxSack>
 800f150:	6178      	str	r0, [r7, #20]

            /* ulTCPWindowTxSack( ) returns the number of bytes which have been acked
             * starting from the head position.  Advance the tail pointer in txStream.
             */
            if( ( pxSocket->u.xTCP.txStream != NULL ) && ( ulCount > 0U ) )
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d024      	beq.n	800f1a6 <prvReadSackOption+0x90>
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d021      	beq.n	800f1a6 <prvReadSackOption+0x90>
            {
                /* Just advancing the tail index, 'ulCount' bytes have been confirmed. */
                ( void ) uxStreamBufferGet( pxSocket->u.xTCP.txStream, 0, NULL, ( size_t ) ulCount, pdFALSE );
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800f168:	2300      	movs	r3, #0
 800f16a:	9300      	str	r3, [sp, #0]
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	2200      	movs	r2, #0
 800f170:	2100      	movs	r1, #0
 800f172:	f7ff f90c 	bl	800e38e <uxStreamBufferGet>
                pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_SEND;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	f043 0202 	orr.w	r2, r3, #2
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	601a      	str	r2, [r3, #0]

                #if ipconfigSUPPORT_SELECT_FUNCTION == 1
                {
                    if( ( pxSocket->xSelectBits & ( EventBits_t ) eSELECT_WRITE ) != 0U )
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f186:	f003 0302 	and.w	r3, r3, #2
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d005      	beq.n	800f19a <prvReadSackOption+0x84>
                    {
                        /* The field 'xEventBits' is used to store regular socket events
                         * (at most 8), as well as 'select events', which will be left-shifted.
                         */
                        pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	601a      	str	r2, [r3, #0]
                 * call it now. */
                #if ( ipconfigUSE_CALLBACKS == 1 )
                {
                    if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleSent ) )
                    {
                        pxSocket->u.xTCP.pxHandleSent( pxSocket, ulCount );
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f1a0:	6979      	ldr	r1, [r7, #20]
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	4798      	blx	r3
                    }
                }
                #endif /* ipconfigUSE_CALLBACKS == 1  */
            }
        }
 800f1a6:	bf00      	nop
 800f1a8:	3720      	adds	r7, #32
 800f1aa:	46bd      	mov	sp, r7
 800f1ac:	bd80      	pop	{r7, pc}

0800f1ae <prvCheckRxData>:
 *
 * @return Length of the received buffer.
 */
    BaseType_t prvCheckRxData( const NetworkBufferDescriptor_t * pxNetworkBuffer,
                               uint8_t ** ppucRecvData )
    {
 800f1ae:	b590      	push	{r4, r7, lr}
 800f1b0:	b08d      	sub	sp, #52	@ 0x34
 800f1b2:	af00      	add	r7, sp, #0
 800f1b4:	6078      	str	r0, [r7, #4]
 800f1b6:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ ( size_t ) ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	f7fb fce9 	bl	800ab94 <uxIPHeaderSizePacket>
 800f1c2:	4603      	mov	r3, r0
 800f1c4:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f1c6:	4423      	add	r3, r4
 800f1c8:	627b      	str	r3, [r7, #36]	@ 0x24
        const TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800f1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1cc:	623b      	str	r3, [r7, #32]
        int32_t lLength, lTCPHeaderLength, lReceiveLength, lUrgentLength;

        /* Map the buffer onto an IPHeader_t struct for easy access to fields. */

        const size_t xIPHeaderLength = uxIPHeaderSizePacket( pxNetworkBuffer );
 800f1ce:	6878      	ldr	r0, [r7, #4]
 800f1d0:	f7fb fce0 	bl	800ab94 <uxIPHeaderSizePacket>
 800f1d4:	61f8      	str	r0, [r7, #28]
        uint16_t usLength;
        uint8_t ucIntermediateResult = 0;
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	76fb      	strb	r3, [r7, #27]
         * node.
         *
         * The size of the TCP header is given in a multiple of 4-byte words (single
         * byte, needs no ntoh() translation).  A shift-right 2: is the same as
         * (offset >> 4) * 4. */
        ucIntermediateResult = ( pxTCPHeader->ucTCPOffset & tcpVALID_BITS_IN_TCP_OFFSET_BYTE ) >> 2;
 800f1da:	6a3b      	ldr	r3, [r7, #32]
 800f1dc:	7b1b      	ldrb	r3, [r3, #12]
 800f1de:	089b      	lsrs	r3, r3, #2
 800f1e0:	b2db      	uxtb	r3, r3
 800f1e2:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800f1e6:	76fb      	strb	r3, [r7, #27]
        lTCPHeaderLength = ( int32_t ) ucIntermediateResult;
 800f1e8:	7efb      	ldrb	r3, [r7, #27]
 800f1ea:	617b      	str	r3, [r7, #20]

        /* Let pucRecvData point to the first byte received. */
        *ppucRecvData = &( pxNetworkBuffer->pucEthernetBuffer[ ( size_t ) ipSIZE_OF_ETH_HEADER + xIPHeaderLength + ( size_t ) lTCPHeaderLength ] );
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f1f0:	6979      	ldr	r1, [r7, #20]
 800f1f2:	69fb      	ldr	r3, [r7, #28]
 800f1f4:	440b      	add	r3, r1
 800f1f6:	330e      	adds	r3, #14
 800f1f8:	441a      	add	r2, r3
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	601a      	str	r2, [r3, #0]

        /* Calculate lReceiveLength - the length of the TCP data received.  This is
         * equal to the total packet length minus:
         * ( LinkLayer length (14) + IP header length (20) + size of TCP header(20 +) ).*/
        lReceiveLength = ( int32_t ) pxNetworkBuffer->xDataLength;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f202:	62bb      	str	r3, [r7, #40]	@ 0x28
        lReceiveLength -= ( int32_t ) ipSIZE_OF_ETH_HEADER;
 800f204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f206:	3b0e      	subs	r3, #14
 800f208:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        switch( ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer )->usFrameType )
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f20e:	899b      	ldrh	r3, [r3, #12]
 800f210:	b29b      	uxth	r3, r3
 800f212:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f216:	d10c      	bne.n	800f232 <prvCheckRxData+0x84>
                case ipIPv4_FRAME_TYPE:
                   {
                       /* MISRA Ref 11.3.1 [Misaligned access] */
                       /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                       /* coverity[misra_c_2012_rule_11_3_violation] */
                       const IPHeader_t * pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f21c:	330e      	adds	r3, #14
 800f21e:	613b      	str	r3, [r7, #16]

                       usLength = FreeRTOS_htons( pxIPHeader->usLength );
 800f220:	693b      	ldr	r3, [r7, #16]
 800f222:	789a      	ldrb	r2, [r3, #2]
 800f224:	78db      	ldrb	r3, [r3, #3]
 800f226:	021b      	lsls	r3, r3, #8
 800f228:	4313      	orrs	r3, r2
 800f22a:	81fb      	strh	r3, [r7, #14]
                       lLength = ( int32_t ) usLength;
 800f22c:	89fb      	ldrh	r3, [r7, #14]
 800f22e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                   }
                   break;
 800f230:	e002      	b.n	800f238 <prvCheckRxData+0x8a>
                   break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* Shouldn't reach here */
                lLength = 0;
 800f232:	2300      	movs	r3, #0
 800f234:	62fb      	str	r3, [r7, #44]	@ 0x2c
                break;
 800f236:	bf00      	nop
        }

        if( lReceiveLength > lLength )
 800f238:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f23a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f23c:	429a      	cmp	r2, r3
 800f23e:	dd01      	ble.n	800f244 <prvCheckRxData+0x96>
        {
            /* More bytes were received than the reported length, often because of
             * padding bytes at the end. */
            lReceiveLength = lLength;
 800f240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f242:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        /* Subtract the size of the TCP and IP headers and the actual data size is
         * known. */
        if( lReceiveLength > ( lTCPHeaderLength + ( int32_t ) xIPHeaderLength ) )
 800f244:	69fa      	ldr	r2, [r7, #28]
 800f246:	697b      	ldr	r3, [r7, #20]
 800f248:	4413      	add	r3, r2
 800f24a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f24c:	429a      	cmp	r2, r3
 800f24e:	dd06      	ble.n	800f25e <prvCheckRxData+0xb0>
        {
            lReceiveLength -= ( lTCPHeaderLength + ( int32_t ) xIPHeaderLength );
 800f250:	69fa      	ldr	r2, [r7, #28]
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	4413      	add	r3, r2
 800f256:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f258:	1ad3      	subs	r3, r2, r3
 800f25a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f25c:	e001      	b.n	800f262 <prvCheckRxData+0xb4>
        }
        else
        {
            lReceiveLength = 0;
 800f25e:	2300      	movs	r3, #0
 800f260:	62bb      	str	r3, [r7, #40]	@ 0x28
         * This field communicates the current value of the urgent pointer as a
         * positive offset from the sequence number in this segment.  The urgent
         * pointer points to the sequence number of the octet following the urgent
         * data.  This field is only be interpreted in segments with the URG control
         * bit set. */
        if( ( pxTCPHeader->ucTCPFlags & tcpTCP_FLAG_URG ) != 0U )
 800f262:	6a3b      	ldr	r3, [r7, #32]
 800f264:	7b5b      	ldrb	r3, [r3, #13]
 800f266:	f003 0320 	and.w	r3, r3, #32
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d011      	beq.n	800f292 <prvCheckRxData+0xe4>
        {
            /* Although we ignore the urgent data, we have to skip it. */
            lUrgentLength = ( int32_t ) FreeRTOS_htons( pxTCPHeader->usUrgent );
 800f26e:	6a3b      	ldr	r3, [r7, #32]
 800f270:	8a5b      	ldrh	r3, [r3, #18]
 800f272:	b29b      	uxth	r3, r3
 800f274:	60bb      	str	r3, [r7, #8]

            /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
            /* coverity[misra_c_2012_rule_18_4_violation] */
            *ppucRecvData += lUrgentLength;
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	681a      	ldr	r2, [r3, #0]
 800f27a:	68bb      	ldr	r3, [r7, #8]
 800f27c:	441a      	add	r2, r3
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	601a      	str	r2, [r3, #0]
            lReceiveLength -= FreeRTOS_min_int32( lReceiveLength, lUrgentLength );
 800f282:	68b9      	ldr	r1, [r7, #8]
 800f284:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f286:	f7fc f9dd 	bl	800b644 <FreeRTOS_min_int32>
 800f28a:	4602      	mov	r2, r0
 800f28c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f28e:	1a9b      	subs	r3, r3, r2
 800f290:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        return ( BaseType_t ) lReceiveLength;
 800f292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
 800f294:	4618      	mov	r0, r3
 800f296:	3734      	adds	r7, #52	@ 0x34
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd90      	pop	{r4, r7, pc}

0800f29c <prvStoreRxData>:
 */
    BaseType_t prvStoreRxData( FreeRTOS_Socket_t * pxSocket,
                               const uint8_t * pucRecvData,
                               NetworkBufferDescriptor_t * pxNetworkBuffer,
                               uint32_t ulReceiveLength )
    {
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b092      	sub	sp, #72	@ 0x48
 800f2a0:	af02      	add	r7, sp, #8
 800f2a2:	60f8      	str	r0, [r7, #12]
 800f2a4:	60b9      	str	r1, [r7, #8]
 800f2a6:	607a      	str	r2, [r7, #4]
 800f2a8:	603b      	str	r3, [r7, #0]
        /* Map the ethernet buffer onto the ProtocolHeader_t struct for easy access to the fields. */
        size_t uxIPOffset = uxIPHeaderSizePacket( pxNetworkBuffer );
 800f2aa:	6878      	ldr	r0, [r7, #4]
 800f2ac:	f7fb fc72 	bl	800ab94 <uxIPHeaderSizePacket>
 800f2b0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
                                                        &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPOffset ] ) );
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f2b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2b8:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
 800f2ba:	4413      	add	r3, r2
 800f2bc:	62bb      	str	r3, [r7, #40]	@ 0x28
        const TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800f2be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2c0:	627b      	str	r3, [r7, #36]	@ 0x24
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f2c8:	623b      	str	r3, [r7, #32]
        uint32_t ulSequenceNumber, ulSpace;
        int32_t lOffset, lStored;
        BaseType_t xResult = 0;
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint32_t ulRxLength = ulReceiveLength;
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	637b      	str	r3, [r7, #52]	@ 0x34
        const uint8_t * pucRxBuffer = &( pucRecvData[ 0 ] );
 800f2d2:	68bb      	ldr	r3, [r7, #8]
 800f2d4:	633b      	str	r3, [r7, #48]	@ 0x30

        ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800f2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2d8:	685b      	ldr	r3, [r3, #4]
 800f2da:	61fb      	str	r3, [r7, #28]

        if( ( ulRxLength > 0U ) && ( pxSocket->u.xTCP.eTCPState >= eSYN_RECEIVED ) )
 800f2dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d052      	beq.n	800f388 <prvStoreRxData+0xec>
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f2e8:	2b03      	cmp	r3, #3
 800f2ea:	d94d      	bls.n	800f388 <prvStoreRxData+0xec>
        {
            uint32_t ulSkipCount = 0;
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	613b      	str	r3, [r7, #16]
             *
             * If it can't be "accept"ed it may have to be stored and send a selective
             * ack (SACK) option to confirm it.  In that case, lTCPAddRxdata() will be
             * called later to store an out-of-order packet (in case lOffset is
             * negative). */
            if( pxSocket->u.xTCP.rxStream != NULL )
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d007      	beq.n	800f30a <prvStoreRxData+0x6e>
            {
                ulSpace = ( uint32_t ) uxStreamBufferGetSpace( pxSocket->u.xTCP.rxStream );
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f300:	4618      	mov	r0, r3
 800f302:	f7fe ff04 	bl	800e10e <uxStreamBufferGetSpace>
 800f306:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800f308:	e003      	b.n	800f312 <prvStoreRxData+0x76>
            }
            else
            {
                ulSpace = ( uint32_t ) pxSocket->u.xTCP.uxRxStreamSize;
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f310:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }

            lOffset = lTCPWindowRxCheck( pxTCPWindow, ulSequenceNumber, ulRxLength, ulSpace, &( ulSkipCount ) );
 800f312:	f107 0310 	add.w	r3, r7, #16
 800f316:	9300      	str	r3, [sp, #0]
 800f318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f31a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f31c:	69f9      	ldr	r1, [r7, #28]
 800f31e:	6a38      	ldr	r0, [r7, #32]
 800f320:	f002 faac 	bl	801187c <lTCPWindowRxCheck>
 800f324:	61b8      	str	r0, [r7, #24]

            if( lOffset >= 0 )
 800f326:	69bb      	ldr	r3, [r7, #24]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	db1b      	blt.n	800f364 <prvStoreRxData+0xc8>
            {
                /* New data has arrived and may be made available to the user.  See
                 * if the head marker in rxStream may be advanced, only if lOffset == 0.
                 * In case the low-water mark is reached, bLowWater will be set
                 * "low-water" here stands for "little space". */
                if( ulSkipCount != 0U )
 800f32c:	693b      	ldr	r3, [r7, #16]
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d007      	beq.n	800f342 <prvStoreRxData+0xa6>
                {
                    /* A packet was received that starts before 'ulCurrentSequenceNumber',
                     * and that ends after it.  The first 'ulSkipCount' bytes shall be
                     * skipped. */
                    ulRxLength -= ulSkipCount;
 800f332:	693b      	ldr	r3, [r7, #16]
 800f334:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f336:	1ad3      	subs	r3, r2, r3
 800f338:	637b      	str	r3, [r7, #52]	@ 0x34
                    pucRxBuffer = &( pucRecvData[ ulSkipCount ] );
 800f33a:	693b      	ldr	r3, [r7, #16]
 800f33c:	68ba      	ldr	r2, [r7, #8]
 800f33e:	4413      	add	r3, r2
 800f340:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                lStored = lTCPAddRxdata( pxSocket, ( uint32_t ) lOffset, pucRxBuffer, ulRxLength );
 800f342:	69b9      	ldr	r1, [r7, #24]
 800f344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f346:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f348:	68f8      	ldr	r0, [r7, #12]
 800f34a:	f7fe fbc6 	bl	800dada <lTCPAddRxdata>
 800f34e:	6178      	str	r0, [r7, #20]

                if( lStored != ( int32_t ) ulRxLength )
 800f350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f352:	697a      	ldr	r2, [r7, #20]
 800f354:	429a      	cmp	r2, r3
 800f356:	d005      	beq.n	800f364 <prvStoreRxData+0xc8>
                    FreeRTOS_debug_printf( ( "lTCPAddRxdata: stored %d / %u bytes? ?\n", ( int ) lStored, ( unsigned ) ulRxLength ) );

                    /* Received data could not be stored.  The socket's flag
                     * bMallocError has been set.  The socket now has the status
                     * eCLOSE_WAIT and a RST packet will be sent back. */
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800f358:	6878      	ldr	r0, [r7, #4]
 800f35a:	f001 fbc9 	bl	8010af0 <prvTCPSendReset>
                    xResult = -1;
 800f35e:	f04f 33ff 	mov.w	r3, #4294967295
 800f362:	63bb      	str	r3, [r7, #56]	@ 0x38
            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                /* Now lTCPAddRxdata() will move the rxHead pointer forward
                 * so data becomes available to the user immediately
                 * In case the low-water mark is reached, bLowWater will be set. */
                if( ( xResult == 0 ) && ( pxTCPWindow->ulUserDataLength > 0U ) )
 800f364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f366:	2b00      	cmp	r3, #0
 800f368:	d113      	bne.n	800f392 <prvStoreRxData+0xf6>
 800f36a:	6a3b      	ldr	r3, [r7, #32]
 800f36c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d00f      	beq.n	800f392 <prvStoreRxData+0xf6>
                {
                    ( void ) lTCPAddRxdata( pxSocket, 0U, NULL, pxTCPWindow->ulUserDataLength );
 800f372:	6a3b      	ldr	r3, [r7, #32]
 800f374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f376:	2200      	movs	r2, #0
 800f378:	2100      	movs	r1, #0
 800f37a:	68f8      	ldr	r0, [r7, #12]
 800f37c:	f7fe fbad 	bl	800dada <lTCPAddRxdata>
                    pxTCPWindow->ulUserDataLength = 0;
 800f380:	6a3b      	ldr	r3, [r7, #32]
 800f382:	2200      	movs	r2, #0
 800f384:	631a      	str	r2, [r3, #48]	@ 0x30
        {
 800f386:	e004      	b.n	800f392 <prvStoreRxData+0xf6>
            }
            #endif /* ipconfigUSE_TCP_WIN */
        }
        else
        {
            pxTCPWindow->ucOptionLength = 0U;
 800f388:	6a3b      	ldr	r3, [r7, #32]
 800f38a:	2200      	movs	r2, #0
 800f38c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800f390:	e000      	b.n	800f394 <prvStoreRxData+0xf8>
        {
 800f392:	bf00      	nop
        }

        return xResult;
 800f394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    }
 800f396:	4618      	mov	r0, r3
 800f398:	3740      	adds	r7, #64	@ 0x40
 800f39a:	46bd      	mov	sp, r7
 800f39c:	bd80      	pop	{r7, pc}

0800f39e <prvTCPSocketIsActive>:
 *
 * @return pdTRUE if the socket must be checked. Non-active sockets
 *         are waiting for user action, either connect() or close().
 */
    BaseType_t prvTCPSocketIsActive( eIPTCPState_t eStatus )
    {
 800f39e:	b480      	push	{r7}
 800f3a0:	b085      	sub	sp, #20
 800f3a2:	af00      	add	r7, sp, #0
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	71fb      	strb	r3, [r7, #7]
        BaseType_t xResult;

        switch( eStatus )
 800f3a8:	79fb      	ldrb	r3, [r7, #7]
 800f3aa:	2b0b      	cmp	r3, #11
 800f3ac:	bf8c      	ite	hi
 800f3ae:	2201      	movhi	r2, #1
 800f3b0:	2200      	movls	r2, #0
 800f3b2:	b2d2      	uxtb	r2, r2
 800f3b4:	2a00      	cmp	r2, #0
 800f3b6:	d10f      	bne.n	800f3d8 <prvTCPSocketIsActive+0x3a>
 800f3b8:	f640 3281 	movw	r2, #2945	@ 0xb81
 800f3bc:	fa22 f303 	lsr.w	r3, r2, r3
 800f3c0:	f003 0301 	and.w	r3, r3, #1
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	bf14      	ite	ne
 800f3c8:	2301      	movne	r3, #1
 800f3ca:	2300      	moveq	r3, #0
 800f3cc:	b2db      	uxtb	r3, r3
 800f3ce:	2b00      	cmp	r3, #0
 800f3d0:	d002      	beq.n	800f3d8 <prvTCPSocketIsActive+0x3a>
            case eCLOSED:
            case eCLOSE_WAIT:
            case eFIN_WAIT_2:
            case eCLOSING:
            case eTIME_WAIT:
                xResult = pdFALSE;
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	60fb      	str	r3, [r7, #12]
                break;
 800f3d6:	e002      	b.n	800f3de <prvTCPSocketIsActive+0x40>
            case eSYN_RECEIVED:
            case eESTABLISHED:
            case eFIN_WAIT_1:
            case eLAST_ACK:
            default:
                xResult = pdTRUE;
 800f3d8:	2301      	movs	r3, #1
 800f3da:	60fb      	str	r3, [r7, #12]
                break;
 800f3dc:	bf00      	nop
        }

        return xResult;
 800f3de:	68fb      	ldr	r3, [r7, #12]
    }
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	3714      	adds	r7, #20
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ea:	4770      	bx	lr

0800f3ec <prvTCPStatusAgeCheck>:
 * @return pdFALSE if no checks are needed, pdTRUE if checks were done, or negative
 *         in case the socket has reached a critical time-out. The socket will go to
 *         the eCLOSE_WAIT state.
 */
        BaseType_t prvTCPStatusAgeCheck( FreeRTOS_Socket_t * pxSocket )
        {
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b086      	sub	sp, #24
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
            BaseType_t xResult;

            eIPTCPState_t eState = pxSocket->u.xTCP.eTCPState;
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f3fa:	74fb      	strb	r3, [r7, #19]

            switch( eState )
 800f3fc:	7cfb      	ldrb	r3, [r7, #19]
 800f3fe:	2b08      	cmp	r3, #8
 800f400:	d00b      	beq.n	800f41a <prvTCPStatusAgeCheck+0x2e>
 800f402:	2b08      	cmp	r3, #8
 800f404:	dc0c      	bgt.n	800f420 <prvTCPStatusAgeCheck+0x34>
 800f406:	2b01      	cmp	r3, #1
 800f408:	dc02      	bgt.n	800f410 <prvTCPStatusAgeCheck+0x24>
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	da05      	bge.n	800f41a <prvTCPStatusAgeCheck+0x2e>
 800f40e:	e007      	b.n	800f420 <prvTCPStatusAgeCheck+0x34>
 800f410:	2b05      	cmp	r3, #5
 800f412:	d105      	bne.n	800f420 <prvTCPStatusAgeCheck+0x34>
            {
                case eESTABLISHED:

                    /* If the 'ipconfigTCP_KEEP_ALIVE' option is enabled, sockets in
                     *  state ESTABLISHED can be protected using keep-alive messages. */
                    xResult = pdFALSE;
 800f414:	2300      	movs	r3, #0
 800f416:	617b      	str	r3, [r7, #20]
                    break;
 800f418:	e005      	b.n	800f426 <prvTCPStatusAgeCheck+0x3a>

                case eCLOSED:
                case eTCP_LISTEN:
                case eCLOSE_WAIT:
                    /* These 3 states may last for ever, up to the owner. */
                    xResult = pdFALSE;
 800f41a:	2300      	movs	r3, #0
 800f41c:	617b      	str	r3, [r7, #20]
                    break;
 800f41e:	e002      	b.n	800f426 <prvTCPStatusAgeCheck+0x3a>
                case eTIME_WAIT:
                default:

                    /* All other (non-connected) states will get anti-hanging
                     * protection. */
                    xResult = pdTRUE;
 800f420:	2301      	movs	r3, #1
 800f422:	617b      	str	r3, [r7, #20]
                    break;
 800f424:	bf00      	nop
            }

            if( xResult != pdFALSE )
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d01b      	beq.n	800f464 <prvTCPStatusAgeCheck+0x78>
            {
                /* How much time has past since the last active moment which is
                 * defined as A) a state change or B) a packet has arrived. */
                TickType_t xAge = xTaskGetTickCount() - pxSocket->u.xTCP.xLastActTime;
 800f42c:	f006 ff98 	bl	8016360 <xTaskGetTickCount>
 800f430:	4602      	mov	r2, r0
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f438:	1ad3      	subs	r3, r2, r3
 800f43a:	60fb      	str	r3, [r7, #12]

                /* ipconfigTCP_HANG_PROTECTION_TIME is in units of seconds. */
                if( xAge > ( ( TickType_t ) ipconfigTCP_HANG_PROTECTION_TIME * ( TickType_t ) configTICK_RATE_HZ ) )
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800f442:	4293      	cmp	r3, r2
 800f444:	d90e      	bls.n	800f464 <prvTCPStatusAgeCheck+0x78>
                                                 FreeRTOS_GetTCPStateName( ( UBaseType_t ) pxSocket->u.xTCP.eTCPState ) ) );
                    }
                    #endif /* ipconfigHAS_DEBUG_PRINTF */

                    /* Move to eCLOSE_WAIT, user may close the socket. */
                    vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800f446:	2108      	movs	r1, #8
 800f448:	6878      	ldr	r0, [r7, #4]
 800f44a:	f7ff f919 	bl	800e680 <vTCPStateChange>

                    /* When 'bPassQueued' true, this socket is an orphan until it
                     * gets connected. */
                    if( pxSocket->u.xTCP.bits.bPassQueued != pdFALSE_UNSIGNED )
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800f454:	f003 0304 	and.w	r3, r3, #4
 800f458:	b2db      	uxtb	r3, r3
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d002      	beq.n	800f464 <prvTCPStatusAgeCheck+0x78>
                    {
                        /* vTCPStateChange() has called vSocketCloseNextTime()
                         * in case the socket is not yet owned by the application.
                         * Return a negative value to inform the caller that
                         * the socket will be closed in the next cycle. */
                        xResult = -1;
 800f45e:	f04f 33ff 	mov.w	r3, #4294967295
 800f462:	617b      	str	r3, [r7, #20]
                    }
                }
            }

            return xResult;
 800f464:	697b      	ldr	r3, [r7, #20]
        }
 800f466:	4618      	mov	r0, r3
 800f468:	3718      	adds	r7, #24
 800f46a:	46bd      	mov	sp, r7
 800f46c:	bd80      	pop	{r7, pc}

0800f46e <prvTCPHandleFin>:
 *
 * @return Length of the packet to be sent.
 */
    static BaseType_t prvTCPHandleFin( FreeRTOS_Socket_t * pxSocket,
                                       const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800f46e:	b590      	push	{r4, r7, lr}
 800f470:	b089      	sub	sp, #36	@ 0x24
 800f472:	af00      	add	r7, sp, #0
 800f474:	6078      	str	r0, [r7, #4]
 800f476:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800f478:	683b      	ldr	r3, [r7, #0]
 800f47a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f47c:	6838      	ldr	r0, [r7, #0]
 800f47e:	f7fb fb89 	bl	800ab94 <uxIPHeaderSizePacket>
 800f482:	4603      	mov	r3, r0
 800f484:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f486:	4423      	add	r3, r4
 800f488:	61bb      	str	r3, [r7, #24]
        TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800f48a:	69bb      	ldr	r3, [r7, #24]
 800f48c:	617b      	str	r3, [r7, #20]
        uint8_t ucIntermediateResult = 0, ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800f48e:	2300      	movs	r3, #0
 800f490:	74fb      	strb	r3, [r7, #19]
 800f492:	697b      	ldr	r3, [r7, #20]
 800f494:	7b5b      	ldrb	r3, [r3, #13]
 800f496:	74bb      	strb	r3, [r7, #18]
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f49e:	60fb      	str	r3, [r7, #12]
        BaseType_t xSendLength = 0;
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	61fb      	str	r3, [r7, #28]
        uint32_t ulAckNr = FreeRTOS_ntohl( pxTCPHeader->ulAckNr );
 800f4a4:	697b      	ldr	r3, [r7, #20]
 800f4a6:	689b      	ldr	r3, [r3, #8]
 800f4a8:	60bb      	str	r3, [r7, #8]

        if( ( ucTCPFlags & tcpTCP_FLAG_FIN ) != 0U )
 800f4aa:	7cbb      	ldrb	r3, [r7, #18]
 800f4ac:	f003 0301 	and.w	r3, r3, #1
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d004      	beq.n	800f4be <prvTCPHandleFin+0x50>
        {
            pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulFINSequenceNumber + 1U;
 800f4b4:	68fb      	ldr	r3, [r7, #12]
 800f4b6:	695b      	ldr	r3, [r3, #20]
 800f4b8:	1c5a      	adds	r2, r3, #1
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	611a      	str	r2, [r3, #16]
        }

        if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f4c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f4c8:	b2db      	uxtb	r3, r3
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d10b      	bne.n	800f4e6 <prvTCPHandleFin+0x78>
        {
            /* We haven't yet replied with a FIN, do so now. */
            pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	6a1a      	ldr	r2, [r3, #32]
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	625a      	str	r2, [r3, #36]	@ 0x24
            pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 800f4d6:	687a      	ldr	r2, [r7, #4]
 800f4d8:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f4dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4e0:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
 800f4e4:	e00c      	b.n	800f500 <prvTCPHandleFin+0x92>
        }
        else
        {
            /* We did send a FIN already, see if it's ACK'd. */
            if( ulAckNr == ( pxTCPWindow->tx.ulFINSequenceNumber + 1U ) )
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4ea:	3301      	adds	r3, #1
 800f4ec:	68ba      	ldr	r2, [r7, #8]
 800f4ee:	429a      	cmp	r2, r3
 800f4f0:	d106      	bne.n	800f500 <prvTCPHandleFin+0x92>
            {
                pxSocket->u.xTCP.bits.bFinAcked = pdTRUE_UNSIGNED;
 800f4f2:	687a      	ldr	r2, [r7, #4]
 800f4f4:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800f4f8:	f043 0301 	orr.w	r3, r3, #1
 800f4fc:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
            }
        }

        if( pxSocket->u.xTCP.bits.bFinAcked == pdFALSE_UNSIGNED )
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800f506:	f003 0301 	and.w	r3, r3, #1
 800f50a:	b2db      	uxtb	r3, r3
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d10b      	bne.n	800f528 <prvTCPHandleFin+0xba>
        {
            pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber;
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	621a      	str	r2, [r3, #32]
            pxTCPHeader->ucTCPFlags = ( uint8_t ) tcpTCP_FLAG_ACK | ( uint8_t ) tcpTCP_FLAG_FIN;
 800f518:	697b      	ldr	r3, [r7, #20]
 800f51a:	2211      	movs	r2, #17
 800f51c:	735a      	strb	r2, [r3, #13]

            /* And wait for the final ACK. */
            vTCPStateChange( pxSocket, eLAST_ACK );
 800f51e:	210a      	movs	r1, #10
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f7ff f8ad 	bl	800e680 <vTCPStateChange>
 800f526:	e023      	b.n	800f570 <prvTCPHandleFin+0x102>
        }
        else
        {
            /* Our FIN has been ACK'd, the outgoing sequence number is now fixed. */
            pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber + 1U;
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f52c:	1c5a      	adds	r2, r3, #1
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	621a      	str	r2, [r3, #32]

            if( pxSocket->u.xTCP.bits.bFinRecv == pdFALSE_UNSIGNED )
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f538:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f53c:	b2db      	uxtb	r3, r3
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d103      	bne.n	800f54a <prvTCPHandleFin+0xdc>
            {
                /* We have sent out a FIN but the peer hasn't replied with a FIN
                 * yet. Do nothing for the moment. */
                pxTCPHeader->ucTCPFlags = 0U;
 800f542:	697b      	ldr	r3, [r7, #20]
 800f544:	2200      	movs	r2, #0
 800f546:	735a      	strb	r2, [r3, #13]
 800f548:	e012      	b.n	800f570 <prvTCPHandleFin+0x102>
            }
            else
            {
                if( pxSocket->u.xTCP.bits.bFinLast == pdFALSE_UNSIGNED )
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800f550:	f003 0302 	and.w	r3, r3, #2
 800f554:	b2db      	uxtb	r3, r3
 800f556:	2b00      	cmp	r3, #0
 800f558:	d103      	bne.n	800f562 <prvTCPHandleFin+0xf4>
                {
                    /* This is the third of the three-way hand shake: the last
                     * ACK. */
                    pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800f55a:	697b      	ldr	r3, [r7, #20]
 800f55c:	2210      	movs	r2, #16
 800f55e:	735a      	strb	r2, [r3, #13]
 800f560:	e002      	b.n	800f568 <prvTCPHandleFin+0xfa>
                }
                else
                {
                    /* The other party started the closure, so we just wait for the
                     * last ACK. */
                    pxTCPHeader->ucTCPFlags = 0U;
 800f562:	697b      	ldr	r3, [r7, #20]
 800f564:	2200      	movs	r2, #0
 800f566:	735a      	strb	r2, [r3, #13]
                }

                /* And wait for the user to close this socket. */
                vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800f568:	2108      	movs	r1, #8
 800f56a:	6878      	ldr	r0, [r7, #4]
 800f56c:	f7ff f888 	bl	800e680 <vTCPStateChange>
            }
        }

        pxTCPWindow->ulOurSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	6a1a      	ldr	r2, [r3, #32]
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	62da      	str	r2, [r3, #44]	@ 0x2c

        if( pxTCPHeader->ucTCPFlags != 0U )
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	7b5b      	ldrb	r3, [r3, #13]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d00d      	beq.n	800f59c <prvTCPHandleFin+0x12e>
        {
            ucIntermediateResult = ( uint8_t ) ( uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + pxTCPWindow->ucOptionLength );
 800f580:	6878      	ldr	r0, [r7, #4]
 800f582:	f7fb fb21 	bl	800abc8 <uxIPHeaderSizeSocket>
 800f586:	4603      	mov	r3, r0
 800f588:	b2da      	uxtb	r2, r3
 800f58a:	68fb      	ldr	r3, [r7, #12]
 800f58c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f590:	4413      	add	r3, r2
 800f592:	b2db      	uxtb	r3, r3
 800f594:	3314      	adds	r3, #20
 800f596:	74fb      	strb	r3, [r7, #19]
            xSendLength = ( BaseType_t ) ucIntermediateResult;
 800f598:	7cfb      	ldrb	r3, [r7, #19]
 800f59a:	61fb      	str	r3, [r7, #28]
        }

        pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + pxTCPWindow->ucOptionLength ) << 2 );
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f5a2:	3314      	adds	r3, #20
 800f5a4:	b2db      	uxtb	r3, r3
 800f5a6:	009b      	lsls	r3, r3, #2
 800f5a8:	b2da      	uxtb	r2, r3
 800f5aa:	697b      	ldr	r3, [r7, #20]
 800f5ac:	731a      	strb	r2, [r3, #12]
                                     ( unsigned ) ( pxTCPWindow->ulNextTxSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber ),
                                     ( unsigned ) ( pxTCPWindow->ulOurSequenceNumber - pxTCPWindow->tx.ulFirstSequenceNumber ),
                                     ( unsigned ) ( pxTCPWindow->rx.ulCurrentSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ) ) );
        }

        return xSendLength;
 800f5ae:	69fb      	ldr	r3, [r7, #28]
    }
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	3724      	adds	r7, #36	@ 0x24
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	bd90      	pop	{r4, r7, pc}

0800f5b8 <prvHandleSynReceived>:
 */
    static BaseType_t prvHandleSynReceived( FreeRTOS_Socket_t * pxSocket,
                                            const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                            uint32_t ulReceiveLength,
                                            UBaseType_t uxOptionsLength )
    {
 800f5b8:	b590      	push	{r4, r7, lr}
 800f5ba:	b099      	sub	sp, #100	@ 0x64
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	60f8      	str	r0, [r7, #12]
 800f5c0:	60b9      	str	r1, [r7, #8]
 800f5c2:	607a      	str	r2, [r7, #4]
 800f5c4:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800f5c6:	68bb      	ldr	r3, [r7, #8]
 800f5c8:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f5ca:	68f8      	ldr	r0, [r7, #12]
 800f5cc:	f7fb fafc 	bl	800abc8 <uxIPHeaderSizeSocket>
 800f5d0:	4603      	mov	r3, r0
 800f5d2:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f5d4:	4423      	add	r3, r4
 800f5d6:	657b      	str	r3, [r7, #84]	@ 0x54
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800f5d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f5da:	653b      	str	r3, [r7, #80]	@ 0x50
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f5e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800f5e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f5e6:	7b5b      	ldrb	r3, [r3, #13]
 800f5e8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800f5ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f5ee:	685b      	ldr	r3, [r3, #4]
 800f5f0:	647b      	str	r3, [r7, #68]	@ 0x44
        BaseType_t xSendLength = 0;
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
        UBaseType_t uxIntermediateResult = 0U;
 800f5f6:	2300      	movs	r3, #0
 800f5f8:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Either expect a ACK or a SYN+ACK. */
        uint8_t ucExpect = tcpTCP_FLAG_ACK;
 800f5fa:	2310      	movs	r3, #16
 800f5fc:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        const uint8_t ucFlagsMask = tcpTCP_FLAG_ACK | tcpTCP_FLAG_RST | tcpTCP_FLAG_SYN | tcpTCP_FLAG_FIN;
 800f600:	2317      	movs	r3, #23
 800f602:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

        if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f60c:	2b02      	cmp	r3, #2
 800f60e:	d105      	bne.n	800f61c <prvHandleSynReceived+0x64>
        {
            ucExpect |= tcpTCP_FLAG_SYN;
 800f610:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800f614:	f043 0302 	orr.w	r3, r3, #2
 800f618:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        }

        if( ( ucTCPFlags & ucFlagsMask ) != ucExpect )
 800f61c:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800f620:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800f624:	4013      	ands	r3, r2
 800f626:	b2db      	uxtb	r3, r3
 800f628:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 800f62c:	429a      	cmp	r2, r3
 800f62e:	d024      	beq.n	800f67a <prvHandleSynReceived+0xc2>
                                     ( pxSocket->u.xTCP.eTCPState == ( uint8_t ) eSYN_RECEIVED ) ? "eSYN_RECEIVED" : "eCONNECT_SYN",
                                     ucExpect, ucTCPFlags ) );

            /* In case pxSocket is not yet owned by the application, a closure
             * of the socket will be scheduled for the next cycle. */
            vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800f630:	2108      	movs	r1, #8
 800f632:	68f8      	ldr	r0, [r7, #12]
 800f634:	f7ff f824 	bl	800e680 <vTCPStateChange>

            /* Send RST with the expected sequence and ACK numbers,
             * otherwise the packet will be ignored. */
            pxTCPWindow->ulOurSequenceNumber = FreeRTOS_htonl( pxTCPHeader->ulAckNr );
 800f638:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f63a:	689a      	ldr	r2, [r3, #8]
 800f63c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f63e:	62da      	str	r2, [r3, #44]	@ 0x2c
            pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber;
 800f640:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f642:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f644:	611a      	str	r2, [r3, #16]

            pxTCPHeader->ucTCPFlags |= tcpTCP_FLAG_RST;
 800f646:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f648:	7b5b      	ldrb	r3, [r3, #13]
 800f64a:	f043 0304 	orr.w	r3, r3, #4
 800f64e:	b2da      	uxtb	r2, r3
 800f650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f652:	735a      	strb	r2, [r3, #13]

            uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800f654:	68f8      	ldr	r0, [r7, #12]
 800f656:	f7fb fab7 	bl	800abc8 <uxIPHeaderSizeSocket>
 800f65a:	4602      	mov	r2, r0
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	4413      	add	r3, r2
 800f660:	3314      	adds	r3, #20
 800f662:	643b      	str	r3, [r7, #64]	@ 0x40
            xSendLength = ( BaseType_t ) uxIntermediateResult;
 800f664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f666:	65fb      	str	r3, [r7, #92]	@ 0x5c

            pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800f668:	683b      	ldr	r3, [r7, #0]
 800f66a:	b2db      	uxtb	r3, r3
 800f66c:	3314      	adds	r3, #20
 800f66e:	b2db      	uxtb	r3, r3
 800f670:	009b      	lsls	r3, r3, #2
 800f672:	b2da      	uxtb	r2, r3
 800f674:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f676:	731a      	strb	r2, [r3, #12]
 800f678:	e08c      	b.n	800f794 <prvHandleSynReceived+0x1dc>
        }
        else
        {
            pxTCPWindow->usPeerPortNumber = pxSocket->u.xTCP.usRemotePort;
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 800f680:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f682:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
            pxTCPWindow->usOurPortNumber = pxSocket->usLocalPort;
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800f68a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f68c:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8

            if( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN )
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f696:	2b02      	cmp	r3, #2
 800f698:	d12e      	bne.n	800f6f8 <prvHandleSynReceived+0x140>

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                ProtocolHeaders_t * pxLastHeaders = ( ( ProtocolHeaders_t * )
                                                      &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800f69a:	68f8      	ldr	r0, [r7, #12]
 800f69c:	f7fb fa94 	bl	800abc8 <uxIPHeaderSizeSocket>
 800f6a0:	4603      	mov	r3, r0
 800f6a2:	330e      	adds	r3, #14
                ProtocolHeaders_t * pxLastHeaders = ( ( ProtocolHeaders_t * )
 800f6a4:	33a8      	adds	r3, #168	@ 0xa8
 800f6a6:	68fa      	ldr	r2, [r7, #12]
 800f6a8:	4413      	add	r3, r2
 800f6aa:	3306      	adds	r3, #6
 800f6ac:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Clear the SYN flag in lastPacket. */
                pxLastHeaders->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_ACK;
 800f6ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6b0:	2210      	movs	r2, #16
 800f6b2:	735a      	strb	r2, [r3, #13]
                pxProtocolHeaders->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_ACK;
 800f6b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f6b6:	2210      	movs	r2, #16
 800f6b8:	735a      	strb	r2, [r3, #13]

                /* This socket was the one connecting actively so now perform the
                 * synchronisation. */
                vTCPWindowInit( &pxSocket->u.xTCP.xTCPWindow,
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
                                ulSequenceNumber, pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber, ( uint32_t ) pxSocket->u.xTCP.usMSS );
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
                vTCPWindowInit( &pxSocket->u.xTCP.xTCPWindow,
 800f6cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800f6ce:	f001 ff95 	bl	80115fc <vTCPWindowInit>
                pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + 1U;
 800f6d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6d4:	1c5a      	adds	r2, r3, #1
 800f6d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6d8:	619a      	str	r2, [r3, #24]
                pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber + 1U;
 800f6da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f6dc:	1c5a      	adds	r2, r3, #1
 800f6de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6e0:	611a      	str	r2, [r3, #16]
                pxTCPWindow->tx.ulCurrentSequenceNumber++; /* because we send a TCP_SYN [ | TCP_ACK ]; */
 800f6e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6e4:	6a1b      	ldr	r3, [r3, #32]
 800f6e6:	1c5a      	adds	r2, r3, #1
 800f6e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6ea:	621a      	str	r2, [r3, #32]
                pxTCPWindow->ulNextTxSequenceNumber++;
 800f6ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f6f0:	1c5a      	adds	r2, r3, #1
 800f6f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6f4:	635a      	str	r2, [r3, #52]	@ 0x34
 800f6f6:	e005      	b.n	800f704 <prvHandleSynReceived+0x14c>
            }
            else if( ulReceiveLength == 0U )
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d102      	bne.n	800f704 <prvHandleSynReceived+0x14c>
            {
                pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber;
 800f6fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f700:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f702:	611a      	str	r2, [r3, #16]
                /* Nothing. */
            }

            /* The SYN+ACK has been confirmed, increase the next sequence number by
             * 1. */
            pxTCPWindow->ulOurSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U;
 800f704:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f706:	69db      	ldr	r3, [r3, #28]
 800f708:	1c5a      	adds	r2, r3, #1
 800f70a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f70c:	62da      	str	r2, [r3, #44]	@ 0x2c

            #if ( ipconfigUSE_TCP_WIN == 1 )
            {
                char pcBuffer[ 40 ]; /* Space to print an IP-address. */
                ( void ) FreeRTOS_inet_ntop( ( pxSocket->bits.bIsIPv6 != 0U ) ? FREERTOS_AF_INET6 : FREERTOS_AF_INET,
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	7a1b      	ldrb	r3, [r3, #8]
 800f712:	f003 0301 	and.w	r3, r3, #1
 800f716:	b2db      	uxtb	r3, r3
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d001      	beq.n	800f720 <prvHandleSynReceived+0x168>
 800f71c:	200a      	movs	r0, #10
 800f71e:	e000      	b.n	800f722 <prvHandleSynReceived+0x16a>
 800f720:	2002      	movs	r0, #2
                                             ( void * ) pxSocket->u.xTCP.xRemoteIP.xIP_IPv6.ucBytes,
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	f103 0158 	add.w	r1, r3, #88	@ 0x58
                ( void ) FreeRTOS_inet_ntop( ( pxSocket->bits.bIsIPv6 != 0U ) ? FREERTOS_AF_INET6 : FREERTOS_AF_INET,
 800f728:	f107 0210 	add.w	r2, r7, #16
 800f72c:	2328      	movs	r3, #40	@ 0x28
 800f72e:	f7fd ff01 	bl	800d534 <FreeRTOS_inet_ntop>
                                         pxSocket->u.xTCP.usRemotePort,
                                         ( unsigned ) pxSocket->u.xTCP.bits.bWinScaling ) );
            }
            #endif /* ipconfigUSE_TCP_WIN */

            if( ( pxSocket->u.xTCP.eTCPState == eCONNECT_SYN ) || ( ulReceiveLength != 0U ) )
 800f732:	68fb      	ldr	r3, [r7, #12]
 800f734:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f738:	2b02      	cmp	r3, #2
 800f73a:	d002      	beq.n	800f742 <prvHandleSynReceived+0x18a>
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d014      	beq.n	800f76c <prvHandleSynReceived+0x1b4>
            {
                pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800f742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f744:	2210      	movs	r2, #16
 800f746:	735a      	strb	r2, [r3, #13]

                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ( size_t ) ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800f748:	68f8      	ldr	r0, [r7, #12]
 800f74a:	f7fb fa3d 	bl	800abc8 <uxIPHeaderSizeSocket>
 800f74e:	4602      	mov	r2, r0
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	4413      	add	r3, r2
 800f754:	3314      	adds	r3, #20
 800f756:	643b      	str	r3, [r7, #64]	@ 0x40
                xSendLength = ( BaseType_t ) uxIntermediateResult;
 800f758:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f75a:	65fb      	str	r3, [r7, #92]	@ 0x5c
                pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800f75c:	683b      	ldr	r3, [r7, #0]
 800f75e:	b2db      	uxtb	r3, r3
 800f760:	3314      	adds	r3, #20
 800f762:	b2db      	uxtb	r3, r3
 800f764:	009b      	lsls	r3, r3, #2
 800f766:	b2da      	uxtb	r2, r3
 800f768:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f76a:	731a      	strb	r2, [r3, #12]
            }

            #if ( ipconfigUSE_TCP_WIN != 0 )
            {
                if( pxSocket->u.xTCP.bits.bWinScaling == pdFALSE_UNSIGNED )
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 800f772:	f003 0310 	and.w	r3, r3, #16
 800f776:	b2db      	uxtb	r3, r3
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d107      	bne.n	800f78c <prvHandleSynReceived+0x1d4>
                {
                    /* The other party did not send a scaling factor.
                     * A shifting factor in this side must be canceled. */
                    pxSocket->u.xTCP.ucMyWinScaleFactor = 0;
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	2200      	movs	r2, #0
 800f780:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                    pxSocket->u.xTCP.ucPeerWinScaleFactor = 0;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	2200      	movs	r2, #0
 800f788:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
            }
            #endif /* ipconfigUSE_TCP_WIN */

            /* This was the third step of connecting: SYN, SYN+ACK, ACK so now the
             * connection is established. */
            vTCPStateChange( pxSocket, eESTABLISHED );
 800f78c:	2105      	movs	r1, #5
 800f78e:	68f8      	ldr	r0, [r7, #12]
 800f790:	f7fe ff76 	bl	800e680 <vTCPStateChange>
        }

        return xSendLength;
 800f794:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    }
 800f796:	4618      	mov	r0, r3
 800f798:	3764      	adds	r7, #100	@ 0x64
 800f79a:	46bd      	mov	sp, r7
 800f79c:	bd90      	pop	{r4, r7, pc}

0800f79e <prvHandleEstablished>:
 */
    static BaseType_t prvHandleEstablished( FreeRTOS_Socket_t * pxSocket,
                                            NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                                            uint32_t ulReceiveLength,
                                            UBaseType_t uxOptionsLength )
    {
 800f79e:	b590      	push	{r4, r7, lr}
 800f7a0:	b097      	sub	sp, #92	@ 0x5c
 800f7a2:	af02      	add	r7, sp, #8
 800f7a4:	60f8      	str	r0, [r7, #12]
 800f7a6:	60b9      	str	r1, [r7, #8]
 800f7a8:	607a      	str	r2, [r7, #4]
 800f7aa:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800f7ac:	68bb      	ldr	r3, [r7, #8]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f7b2:	68f8      	ldr	r0, [r7, #12]
 800f7b4:	f7fb fa08 	bl	800abc8 <uxIPHeaderSizeSocket>
 800f7b8:	4603      	mov	r3, r0
 800f7ba:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f7bc:	4423      	add	r3, r4
 800f7be:	647b      	str	r3, [r7, #68]	@ 0x44
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 800f7c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f7c2:	643b      	str	r3, [r7, #64]	@ 0x40
        TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f7ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800f7cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f7ce:	7b5b      	ldrb	r3, [r3, #13]
 800f7d0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber ), ulCount, ulIntermediateResult = 0;
 800f7d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f7d6:	685b      	ldr	r3, [r3, #4]
 800f7d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f7da:	2300      	movs	r3, #0
 800f7dc:	633b      	str	r3, [r7, #48]	@ 0x30
        BaseType_t xSendLength = 0, xMayClose = pdFALSE, bRxComplete, bTxDone;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	64bb      	str	r3, [r7, #72]	@ 0x48
        int32_t lDistance, lSendResult;
        uint16_t usWindow;
        UBaseType_t uxIntermediateResult = 0;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Remember the window size the peer is advertising. */
        usWindow = FreeRTOS_ntohs( pxTCPHeader->usWindow );
 800f7ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f7ec:	7b9a      	ldrb	r2, [r3, #14]
 800f7ee:	7bdb      	ldrb	r3, [r3, #15]
 800f7f0:	021b      	lsls	r3, r3, #8
 800f7f2:	4313      	orrs	r3, r2
 800f7f4:	857b      	strh	r3, [r7, #42]	@ 0x2a
        pxSocket->u.xTCP.ulWindowSize = ( uint32_t ) usWindow;
 800f7f6:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxSocket->u.xTCP.ulWindowSize =
                ( pxSocket->u.xTCP.ulWindowSize << pxSocket->u.xTCP.ucPeerWinScaleFactor );
 800f7fe:	68fb      	ldr	r3, [r7, #12]
 800f800:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800f804:	68fa      	ldr	r2, [r7, #12]
 800f806:	f892 210a 	ldrb.w	r2, [r2, #266]	@ 0x10a
 800f80a:	fa03 f202 	lsl.w	r2, r3, r2
            pxSocket->u.xTCP.ulWindowSize =
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_ACK ) == 0U )
 800f814:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f818:	f003 0310 	and.w	r3, r3, #16
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	f000 80c6 	beq.w	800f9ae <prvHandleEstablished+0x210>
             * be dropped
             */
        }
        else
        {
            ulCount = ulTCPWindowTxAck( pxTCPWindow, FreeRTOS_ntohl( pxTCPHeader->ulAckNr ) );
 800f822:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f824:	689b      	ldr	r3, [r3, #8]
 800f826:	4619      	mov	r1, r3
 800f828:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f82a:	f002 fc2a 	bl	8012082 <ulTCPWindowTxAck>
 800f82e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* ulTCPWindowTxAck() returns the number of bytes which have been acked,
             * starting at 'tx.ulCurrentSequenceNumber'.  Advance the tail pointer in
             * txStream. */
            if( ( pxSocket->u.xTCP.txStream != NULL ) && ( ulCount > 0U ) )
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f836:	2b00      	cmp	r3, #0
 800f838:	d027      	beq.n	800f88a <prvHandleEstablished+0xec>
 800f83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d024      	beq.n	800f88a <prvHandleEstablished+0xec>
            {
                /* Just advancing the tail index, 'ulCount' bytes have been
                 * confirmed, and because there is new space in the txStream, the
                 * user/owner should be woken up. */
                /* _HT_ : only in case the socket's waiting? */
                if( uxStreamBufferGet( pxSocket->u.xTCP.txStream, 0U, NULL, ( size_t ) ulCount, pdFALSE ) != 0U )
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 800f846:	2300      	movs	r3, #0
 800f848:	9300      	str	r3, [sp, #0]
 800f84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f84c:	2200      	movs	r2, #0
 800f84e:	2100      	movs	r1, #0
 800f850:	f7fe fd9d 	bl	800e38e <uxStreamBufferGet>
 800f854:	4603      	mov	r3, r0
 800f856:	2b00      	cmp	r3, #0
 800f858:	d017      	beq.n	800f88a <prvHandleEstablished+0xec>
                {
                    pxSocket->xEventBits |= ( EventBits_t ) eSOCKET_SEND;
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	f043 0202 	orr.w	r2, r3, #2
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	601a      	str	r2, [r3, #0]

                    #if ipconfigSUPPORT_SELECT_FUNCTION == 1
                    {
                        if( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_WRITE ) ) != 0U )
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f86a:	f003 0302 	and.w	r3, r3, #2
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d005      	beq.n	800f87e <prvHandleEstablished+0xe0>
                        {
                            pxSocket->xEventBits |= ( ( EventBits_t ) eSELECT_WRITE ) << SOCKET_EVENT_BIT_COUNT;
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	601a      	str	r2, [r3, #0]
                     * call it now. */
                    #if ( ipconfigUSE_CALLBACKS == 1 )
                    {
                        if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xTCP.pxHandleSent ) )
                        {
                            pxSocket->u.xTCP.pxHandleSent( ( Socket_t ) pxSocket, ulCount );
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800f884:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f886:	68f8      	ldr	r0, [r7, #12]
 800f888:	4798      	blx	r3
                }
            }

            /* If this socket has a stream for transmission, add the data to the
             * outgoing segment(s). */
            if( pxSocket->u.xTCP.txStream != NULL )
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f890:	2b00      	cmp	r3, #0
 800f892:	d002      	beq.n	800f89a <prvHandleEstablished+0xfc>
            {
                prvTCPAddTxData( pxSocket );
 800f894:	68f8      	ldr	r0, [r7, #12]
 800f896:	f000 ffbd 	bl	8010814 <prvTCPAddTxData>
            }

            pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 800f89a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f89c:	6a1a      	ldr	r2, [r3, #32]
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

            if( ( pxSocket->u.xTCP.bits.bFinAccepted != pdFALSE_UNSIGNED ) || ( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_FIN ) != 0U ) )
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f8aa:	f003 0320 	and.w	r3, r3, #32
 800f8ae:	b2db      	uxtb	r3, r3
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d105      	bne.n	800f8c0 <prvHandleEstablished+0x122>
 800f8b4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800f8b8:	f003 0301 	and.w	r3, r3, #1
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d041      	beq.n	800f944 <prvHandleEstablished+0x1a6>
            {
                /* Peer is requesting to stop, see if we're really finished. */
                xMayClose = pdTRUE;
 800f8c0:	2301      	movs	r3, #1
 800f8c2:	64bb      	str	r3, [r7, #72]	@ 0x48
                ulIntermediateResult = ulSequenceNumber + ulReceiveLength - pxTCPWindow->rx.ulCurrentSequenceNumber;
 800f8c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	441a      	add	r2, r3
 800f8ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8cc:	691b      	ldr	r3, [r3, #16]
 800f8ce:	1ad3      	subs	r3, r2, r3
 800f8d0:	633b      	str	r3, [r7, #48]	@ 0x30
                lDistance = ( int32_t ) ulIntermediateResult;
 800f8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8d4:	623b      	str	r3, [r7, #32]

                /* Checks are only necessary if we haven't sent a FIN yet. */
                if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f8dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8e0:	b2db      	uxtb	r3, r3
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d11d      	bne.n	800f922 <prvHandleEstablished+0x184>
                {
                    /* xTCPWindowTxDone returns true when all Tx queues are empty. */
                    bRxComplete = xTCPWindowRxEmpty( pxTCPWindow );
 800f8e6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f8e8:	f001 fd9e 	bl	8011428 <xTCPWindowRxEmpty>
 800f8ec:	61f8      	str	r0, [r7, #28]
                    bTxDone = xTCPWindowTxDone( pxTCPWindow );
 800f8ee:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800f8f0:	f002 f8f3 	bl	8011ada <xTCPWindowTxDone>
 800f8f4:	61b8      	str	r0, [r7, #24]

                    if( ( bRxComplete == 0 ) || ( bTxDone == 0 ) )
 800f8f6:	69fb      	ldr	r3, [r7, #28]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d002      	beq.n	800f902 <prvHandleEstablished+0x164>
 800f8fc:	69bb      	ldr	r3, [r7, #24]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d10a      	bne.n	800f918 <prvHandleEstablished+0x17a>
                        FreeRTOS_debug_printf( ( "Refusing FIN[%u,%u]: RxCompl %d tx done %d\n",
                                                 pxSocket->usLocalPort,
                                                 pxSocket->u.xTCP.usRemotePort,
                                                 ( int ) bRxComplete,
                                                 ( int ) bTxDone ) );
                        xMayClose = pdFALSE;
 800f902:	2300      	movs	r3, #0
 800f904:	64bb      	str	r3, [r7, #72]	@ 0x48

                        /* This action is necessary to ensure proper handling of any subsequent packets that
                         * may arrive after the refused FIN packet. Note that we only update it when the sequence
                         * of FIN packet is correct. Otherwise, we wait for re-transmission. */
                        if( lDistance <= 1 )
 800f906:	6a3b      	ldr	r3, [r7, #32]
 800f908:	2b01      	cmp	r3, #1
 800f90a:	dc0a      	bgt.n	800f922 <prvHandleEstablished+0x184>
                        {
                            pxTCPWindow->rx.ulCurrentSequenceNumber = pxTCPWindow->rx.ulFINSequenceNumber + 1U;
 800f90c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f90e:	695b      	ldr	r3, [r3, #20]
 800f910:	1c5a      	adds	r2, r3, #1
 800f912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f914:	611a      	str	r2, [r3, #16]
                        if( lDistance <= 1 )
 800f916:	e004      	b.n	800f922 <prvHandleEstablished+0x184>
                        }
                    }
                    else if( lDistance > 1 )
 800f918:	6a3b      	ldr	r3, [r7, #32]
 800f91a:	2b01      	cmp	r3, #1
 800f91c:	dd01      	ble.n	800f922 <prvHandleEstablished+0x184>
                        FreeRTOS_debug_printf( ( "Refusing FIN: Rx not complete %d (cur %u high %u)\n",
                                                 ( int ) lDistance,
                                                 ( unsigned ) ( pxTCPWindow->rx.ulCurrentSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ),
                                                 ( unsigned ) ( pxTCPWindow->rx.ulHighestSequenceNumber - pxTCPWindow->rx.ulFirstSequenceNumber ) ) );

                        xMayClose = pdFALSE;
 800f91e:	2300      	movs	r3, #0
 800f920:	64bb      	str	r3, [r7, #72]	@ 0x48
                                             ( unsigned ) ( ulSequenceNumber - pxSocket->u.xTCP.xTCPWindow.rx.ulFirstSequenceNumber ),
                                             ( unsigned ) ulReceiveLength,
                                             ( unsigned ) ( pxTCPWindow->tx.ulCurrentSequenceNumber - pxSocket->u.xTCP.xTCPWindow.tx.ulFirstSequenceNumber ) ) );
                }

                if( xMayClose != pdFALSE )
 800f922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f924:	2b00      	cmp	r3, #0
 800f926:	d00d      	beq.n	800f944 <prvHandleEstablished+0x1a6>
                {
                    pxSocket->u.xTCP.bits.bFinAccepted = pdTRUE_UNSIGNED;
 800f928:	68fa      	ldr	r2, [r7, #12]
 800f92a:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800f92e:	f043 0320 	orr.w	r3, r3, #32
 800f932:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                    xSendLength = prvTCPHandleFin( pxSocket, *ppxNetworkBuffer );
 800f936:	68bb      	ldr	r3, [r7, #8]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	4619      	mov	r1, r3
 800f93c:	68f8      	ldr	r0, [r7, #12]
 800f93e:	f7ff fd96 	bl	800f46e <prvTCPHandleFin>
 800f942:	64f8      	str	r0, [r7, #76]	@ 0x4c
                }
            }

            if( xMayClose == pdFALSE )
 800f944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f946:	2b00      	cmp	r3, #0
 800f948:	d131      	bne.n	800f9ae <prvHandleEstablished+0x210>
            {
                pxTCPHeader->ucTCPFlags = tcpTCP_FLAG_ACK;
 800f94a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f94c:	2210      	movs	r2, #16
 800f94e:	735a      	strb	r2, [r3, #13]

                if( ulReceiveLength != 0U )
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d01d      	beq.n	800f992 <prvHandleEstablished+0x1f4>
                {
                    uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800f956:	68f8      	ldr	r0, [r7, #12]
 800f958:	f7fb f936 	bl	800abc8 <uxIPHeaderSizeSocket>
 800f95c:	4602      	mov	r2, r0
 800f95e:	683b      	ldr	r3, [r7, #0]
 800f960:	4413      	add	r3, r2
 800f962:	3314      	adds	r3, #20
 800f964:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    xSendLength = ( BaseType_t ) uxIntermediateResult;
 800f966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f968:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    /* TCP-offset equals '( ( length / 4 ) << 4 )', resulting in a shift-left 2 */
                    pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	b2db      	uxtb	r3, r3
 800f96e:	3314      	adds	r3, #20
 800f970:	b2db      	uxtb	r3, r3
 800f972:	009b      	lsls	r3, r3, #2
 800f974:	b2da      	uxtb	r2, r3
 800f976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f978:	731a      	strb	r2, [r3, #12]

                    if( pxSocket->u.xTCP.bits.bFinSent != pdFALSE_UNSIGNED )
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800f980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f984:	b2db      	uxtb	r3, r3
 800f986:	2b00      	cmp	r3, #0
 800f988:	d003      	beq.n	800f992 <prvHandleEstablished+0x1f4>
                    {
                        pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFINSequenceNumber;
 800f98a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f98c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f98e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f990:	621a      	str	r2, [r3, #32]

                /* _HT_ patch: since the MTU has be fixed at 1500 in stead of 1526, TCP
                 * can not send-out both TCP options and also a full packet. Sending
                 * options (SACK) is always more urgent than sending data, which can be
                 * sent later. */
                if( uxOptionsLength == 0U )
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	2b00      	cmp	r3, #0
 800f996:	d10a      	bne.n	800f9ae <prvHandleEstablished+0x210>
                {
                    /* prvTCPPrepareSend might allocate a bigger network buffer, if
                     * necessary. */
                    lSendResult = prvTCPPrepareSend( pxSocket, ppxNetworkBuffer, uxOptionsLength );
 800f998:	683a      	ldr	r2, [r7, #0]
 800f99a:	68b9      	ldr	r1, [r7, #8]
 800f99c:	68f8      	ldr	r0, [r7, #12]
 800f99e:	f000 fdb2 	bl	8010506 <prvTCPPrepareSend>
 800f9a2:	6178      	str	r0, [r7, #20]

                    if( lSendResult > 0 )
 800f9a4:	697b      	ldr	r3, [r7, #20]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	dd01      	ble.n	800f9ae <prvHandleEstablished+0x210>
                    {
                        xSendLength = ( BaseType_t ) lSendResult;
 800f9aa:	697b      	ldr	r3, [r7, #20]
 800f9ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    }
                }
            }
        }

        return xSendLength;
 800f9ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    }
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	3754      	adds	r7, #84	@ 0x54
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	bd90      	pop	{r4, r7, pc}

0800f9b8 <prvTCPHandleState>:
 * As these functions are declared static, and they're called from one location
 * only, most compilers will inline them, thus avoiding a call and return.
 */
    BaseType_t prvTCPHandleState( FreeRTOS_Socket_t * pxSocket,
                                  NetworkBufferDescriptor_t ** ppxNetworkBuffer )
    {
 800f9b8:	b590      	push	{r4, r7, lr}
 800f9ba:	b08f      	sub	sp, #60	@ 0x3c
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	6078      	str	r0, [r7, #4]
 800f9c0:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( *ppxNetworkBuffer ) ] ) );
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800f9c8:	683b      	ldr	r3, [r7, #0]
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	4618      	mov	r0, r3
 800f9ce:	f7fb f8e1 	bl	800ab94 <uxIPHeaderSizePacket>
 800f9d2:	4603      	mov	r3, r0
 800f9d4:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 800f9d6:	4423      	add	r3, r4
 800f9d8:	633b      	str	r3, [r7, #48]	@ 0x30
        TCPHeader_t * pxTCPHeader = &( pxProtocolHeaders->xTCPHeader );
 800f9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        BaseType_t xSendLength = 0;
 800f9de:	2300      	movs	r3, #0
 800f9e0:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t ulReceiveLength; /* Number of bytes contained in the TCP message. */
        uint8_t * pucRecvData;
        uint32_t ulSequenceNumber = FreeRTOS_ntohl( pxTCPHeader->ulSequenceNumber );
 800f9e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9e4:	685b      	ldr	r3, [r3, #4]
 800f9e6:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* uxOptionsLength: the size of the options to be sent (always a multiple of
         * 4 bytes)
         * 1. in the SYN phase, we shall communicate the MSS
         * 2. in case of a SACK, Selective ACK, ack a segment which comes in
         * out-of-order. */
        UBaseType_t uxOptionsLength = 0U;
 800f9e8:	2300      	movs	r3, #0
 800f9ea:	627b      	str	r3, [r7, #36]	@ 0x24
        uint8_t ucTCPFlags = pxTCPHeader->ucTCPFlags;
 800f9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9ee:	7b5b      	ldrb	r3, [r3, #13]
 800f9f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f9fa:	61fb      	str	r3, [r7, #28]
        UBaseType_t uxIntermediateResult = 0;
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	61bb      	str	r3, [r7, #24]
        uint32_t ulSum;

        /* First get the length and the position of the received data, if any.
         * pucRecvData will point to the first byte of the TCP payload. */
        ulReceiveLength = ( uint32_t ) prvCheckRxData( *ppxNetworkBuffer, &pucRecvData );
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	f107 0208 	add.w	r2, r7, #8
 800fa08:	4611      	mov	r1, r2
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	f7ff fbcf 	bl	800f1ae <prvCheckRxData>
 800fa10:	4603      	mov	r3, r0
 800fa12:	617b      	str	r3, [r7, #20]

        if( pxSocket->u.xTCP.eTCPState >= eESTABLISHED )
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800fa1a:	2b04      	cmp	r3, #4
 800fa1c:	d90c      	bls.n	800fa38 <prvTCPHandleState+0x80>
        {
            if( pxTCPWindow->rx.ulCurrentSequenceNumber == ( ulSequenceNumber + 1U ) )
 800fa1e:	69fb      	ldr	r3, [r7, #28]
 800fa20:	691a      	ldr	r2, [r3, #16]
 800fa22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa24:	3301      	adds	r3, #1
 800fa26:	429a      	cmp	r2, r3
 800fa28:	d106      	bne.n	800fa38 <prvTCPHandleState+0x80>
            {
                /* This is most probably a keep-alive message from peer.  Setting
                 * 'bWinChange' doesn't cause a window-size-change, the flag is used
                 * here to force sending an immediate ACK. */
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 800fa2a:	687a      	ldr	r2, [r7, #4]
 800fa2c:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800fa30:	f043 0301 	orr.w	r3, r3, #1
 800fa34:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
            }
        }

        /* Keep track of the highest sequence number that might be expected within
         * this connection. */
        ulSum = ulSequenceNumber + ulReceiveLength - pxTCPWindow->rx.ulHighestSequenceNumber;
 800fa38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa3a:	697b      	ldr	r3, [r7, #20]
 800fa3c:	441a      	add	r2, r3
 800fa3e:	69fb      	ldr	r3, [r7, #28]
 800fa40:	699b      	ldr	r3, [r3, #24]
 800fa42:	1ad3      	subs	r3, r2, r3
 800fa44:	613b      	str	r3, [r7, #16]

        if( ( ( int32_t ) ulSum ) > 0 )
 800fa46:	693b      	ldr	r3, [r7, #16]
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	dd04      	ble.n	800fa56 <prvTCPHandleState+0x9e>
        {
            pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + ulReceiveLength;
 800fa4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa4e:	697b      	ldr	r3, [r7, #20]
 800fa50:	441a      	add	r2, r3
 800fa52:	69fb      	ldr	r3, [r7, #28]
 800fa54:	619a      	str	r2, [r3, #24]
        }

        /* Storing data may result in a fatal error if malloc() fails. */
        if( prvStoreRxData( pxSocket, pucRecvData, *ppxNetworkBuffer, ulReceiveLength ) < 0 )
 800fa56:	68b9      	ldr	r1, [r7, #8]
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	681a      	ldr	r2, [r3, #0]
 800fa5c:	697b      	ldr	r3, [r7, #20]
 800fa5e:	6878      	ldr	r0, [r7, #4]
 800fa60:	f7ff fc1c 	bl	800f29c <prvStoreRxData>
 800fa64:	4603      	mov	r3, r0
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	da03      	bge.n	800fa72 <prvTCPHandleState+0xba>
        {
            xSendLength = -1;
 800fa6a:	f04f 33ff 	mov.w	r3, #4294967295
 800fa6e:	637b      	str	r3, [r7, #52]	@ 0x34
 800fa70:	e0ab      	b.n	800fbca <prvTCPHandleState+0x212>
        }
        else
        {
            eIPTCPState_t eState;

            uxOptionsLength = prvSetOptions( pxSocket, *ppxNetworkBuffer );
 800fa72:	683b      	ldr	r3, [r7, #0]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	4619      	mov	r1, r3
 800fa78:	6878      	ldr	r0, [r7, #4]
 800fa7a:	f000 fef9 	bl	8010870 <prvSetOptions>
 800fa7e:	6278      	str	r0, [r7, #36]	@ 0x24

            if( ( pxSocket->u.xTCP.eTCPState == eSYN_RECEIVED ) && ( ( ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_CTRL ) == ( uint8_t ) tcpTCP_FLAG_SYN ) )
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800fa86:	2b04      	cmp	r3, #4
 800fa88:	d109      	bne.n	800fa9e <prvTCPHandleState+0xe6>
 800fa8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fa8e:	f003 031f 	and.w	r3, r3, #31
 800fa92:	2b02      	cmp	r3, #2
 800fa94:	d103      	bne.n	800fa9e <prvTCPHandleState+0xe6>

                /* In eSYN_RECEIVED a simple ACK is expected, but apparently the
                 * 'SYN+ACK' didn't arrive.  Step back to the previous state in which
                 * a first incoming SYN is handled.  The SYN was counted already so
                 * decrease it first. */
                vTCPStateChange( pxSocket, eSYN_FIRST );
 800fa96:	2103      	movs	r1, #3
 800fa98:	6878      	ldr	r0, [r7, #4]
 800fa9a:	f7fe fdf1 	bl	800e680 <vTCPStateChange>
            }

            if( ( ( ucTCPFlags & tcpTCP_FLAG_FIN ) != 0U ) && ( pxSocket->u.xTCP.bits.bFinRecv == pdFALSE_UNSIGNED ) )
 800fa9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800faa2:	f003 0301 	and.w	r3, r3, #1
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d022      	beq.n	800faf0 <prvTCPHandleState+0x138>
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800fab0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800fab4:	b2db      	uxtb	r3, r3
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d11a      	bne.n	800faf0 <prvTCPHandleState+0x138>
            {
                /* It's the first time a FIN has been received, remember its
                 * sequence number. */
                pxTCPWindow->rx.ulFINSequenceNumber = ulSequenceNumber + ulReceiveLength;
 800faba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fabc:	697b      	ldr	r3, [r7, #20]
 800fabe:	441a      	add	r2, r3
 800fac0:	69fb      	ldr	r3, [r7, #28]
 800fac2:	615a      	str	r2, [r3, #20]
                pxSocket->u.xTCP.bits.bFinRecv = pdTRUE_UNSIGNED;
 800fac4:	687a      	ldr	r2, [r7, #4]
 800fac6:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 800faca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800face:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                /* Was peer the first one to send a FIN? */
                if( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED )
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800fad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fadc:	b2db      	uxtb	r3, r3
 800fade:	2b00      	cmp	r3, #0
 800fae0:	d106      	bne.n	800faf0 <prvTCPHandleState+0x138>
                {
                    /* If so, don't send the-last-ACK. */
                    pxSocket->u.xTCP.bits.bFinLast = pdTRUE_UNSIGNED;
 800fae2:	687a      	ldr	r2, [r7, #4]
 800fae4:	f892 306e 	ldrb.w	r3, [r2, #110]	@ 0x6e
 800fae8:	f043 0302 	orr.w	r3, r3, #2
 800faec:	f882 306e 	strb.w	r3, [r2, #110]	@ 0x6e
                }
            }

            eState = ( eIPTCPState_t ) pxSocket->u.xTCP.eTCPState;
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800faf6:	73fb      	strb	r3, [r7, #15]

            switch( eState )
 800faf8:	7bfb      	ldrb	r3, [r7, #15]
 800fafa:	2b0b      	cmp	r3, #11
 800fafc:	d864      	bhi.n	800fbc8 <prvTCPHandleState+0x210>
 800fafe:	a201      	add	r2, pc, #4	@ (adr r2, 800fb04 <prvTCPHandleState+0x14c>)
 800fb00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb04:	0800fbc9 	.word	0x0800fbc9
 800fb08:	0800fbc9 	.word	0x0800fbc9
 800fb0c:	0800fb97 	.word	0x0800fb97
 800fb10:	0800fb35 	.word	0x0800fb35
 800fb14:	0800fb97 	.word	0x0800fb97
 800fb18:	0800fba9 	.word	0x0800fba9
 800fb1c:	0800fbb9 	.word	0x0800fbb9
 800fb20:	0800fbb9 	.word	0x0800fbb9
 800fb24:	0800fbc9 	.word	0x0800fbc9
 800fb28:	0800fbc9 	.word	0x0800fbc9
 800fb2c:	0800fbb9 	.word	0x0800fbb9
 800fb30:	0800fbc9 	.word	0x0800fbc9
                                  * socket. */

                    /* A new socket has been created, reply with a SYN+ACK.
                     * Acknowledge with seq+1 because the SYN is seen as pseudo data
                     * with len = 1. */
                    uxOptionsLength = prvSetSynAckOptions( pxSocket, pxTCPHeader );
 800fb34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb36:	6878      	ldr	r0, [r7, #4]
 800fb38:	f000 fbe4 	bl	8010304 <prvSetSynAckOptions>
 800fb3c:	6278      	str	r0, [r7, #36]	@ 0x24
                    pxTCPHeader->ucTCPFlags = ( uint8_t ) tcpTCP_FLAG_SYN | ( uint8_t ) tcpTCP_FLAG_ACK;
 800fb3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb40:	2212      	movs	r2, #18
 800fb42:	735a      	strb	r2, [r3, #13]

                    uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800fb44:	6878      	ldr	r0, [r7, #4]
 800fb46:	f7fb f83f 	bl	800abc8 <uxIPHeaderSizeSocket>
 800fb4a:	4602      	mov	r2, r0
 800fb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb4e:	4413      	add	r3, r2
 800fb50:	3314      	adds	r3, #20
 800fb52:	61bb      	str	r3, [r7, #24]
                    xSendLength = ( BaseType_t ) uxIntermediateResult;
 800fb54:	69bb      	ldr	r3, [r7, #24]
 800fb56:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Set the TCP offset field:  ipSIZE_OF_TCP_HEADER equals 20 and
                     * uxOptionsLength is a multiple of 4.  The complete expression is:
                     * ucTCPOffset = ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) / 4 ) << 4 */
                    pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800fb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb5a:	b2db      	uxtb	r3, r3
 800fb5c:	3314      	adds	r3, #20
 800fb5e:	b2db      	uxtb	r3, r3
 800fb60:	009b      	lsls	r3, r3, #2
 800fb62:	b2da      	uxtb	r2, r3
 800fb64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb66:	731a      	strb	r2, [r3, #12]
                    vTCPStateChange( pxSocket, eSYN_RECEIVED );
 800fb68:	2104      	movs	r1, #4
 800fb6a:	6878      	ldr	r0, [r7, #4]
 800fb6c:	f7fe fd88 	bl	800e680 <vTCPStateChange>

                    pxTCPWindow->rx.ulHighestSequenceNumber = ulSequenceNumber + 1U;
 800fb70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb72:	1c5a      	adds	r2, r3, #1
 800fb74:	69fb      	ldr	r3, [r7, #28]
 800fb76:	619a      	str	r2, [r3, #24]
                    pxTCPWindow->rx.ulCurrentSequenceNumber = ulSequenceNumber + 1U;
 800fb78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb7a:	1c5a      	adds	r2, r3, #1
 800fb7c:	69fb      	ldr	r3, [r7, #28]
 800fb7e:	611a      	str	r2, [r3, #16]
                    pxTCPWindow->ulNextTxSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U;
 800fb80:	69fb      	ldr	r3, [r7, #28]
 800fb82:	69db      	ldr	r3, [r3, #28]
 800fb84:	1c5a      	adds	r2, r3, #1
 800fb86:	69fb      	ldr	r3, [r7, #28]
 800fb88:	635a      	str	r2, [r3, #52]	@ 0x34
                    pxTCPWindow->tx.ulCurrentSequenceNumber = pxTCPWindow->tx.ulFirstSequenceNumber + 1U; /* because we send a TCP_SYN. */
 800fb8a:	69fb      	ldr	r3, [r7, #28]
 800fb8c:	69db      	ldr	r3, [r3, #28]
 800fb8e:	1c5a      	adds	r2, r3, #1
 800fb90:	69fb      	ldr	r3, [r7, #28]
 800fb92:	621a      	str	r2, [r3, #32]
                    break;
 800fb94:	e019      	b.n	800fbca <prvTCPHandleState+0x212>
                case eCONNECT_SYN:  /* (client) also called SYN_SENT: we've just send a
                                     * SYN, expect a SYN+ACK and send a ACK now. */
                /* Fall through */
                case eSYN_RECEIVED: /* (server) we've had a SYN, replied with SYN+SCK
                                     * expect a ACK and do nothing. */
                    xSendLength = prvHandleSynReceived( pxSocket, *( ppxNetworkBuffer ), ulReceiveLength, uxOptionsLength );
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	6819      	ldr	r1, [r3, #0]
 800fb9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb9c:	697a      	ldr	r2, [r7, #20]
 800fb9e:	6878      	ldr	r0, [r7, #4]
 800fba0:	f7ff fd0a 	bl	800f5b8 <prvHandleSynReceived>
 800fba4:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800fba6:	e010      	b.n	800fbca <prvTCPHandleState+0x212>
                case eESTABLISHED: /* (server + client) an open connection, data
                                    * received can be delivered to the user. The normal
                                    * state for the data transfer phase of the connection
                                    * The closing states are also handled here with the
                                    * use of some flags. */
                    xSendLength = prvHandleEstablished( pxSocket, ppxNetworkBuffer, ulReceiveLength, uxOptionsLength );
 800fba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fbaa:	697a      	ldr	r2, [r7, #20]
 800fbac:	6839      	ldr	r1, [r7, #0]
 800fbae:	6878      	ldr	r0, [r7, #4]
 800fbb0:	f7ff fdf5 	bl	800f79e <prvHandleEstablished>
 800fbb4:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800fbb6:	e008      	b.n	800fbca <prvTCPHandleState+0x212>
                /* Fall through */
                case eFIN_WAIT_1: /* (server + client) waiting for a connection termination request from the remote TCP,
                                   * or an acknowledgement of the connection termination request previously sent. */
                /* Fall through */
                case eFIN_WAIT_2: /* (server + client) waiting for a connection termination request from the remote TCP. */
                    xSendLength = prvTCPHandleFin( pxSocket, *ppxNetworkBuffer );
 800fbb8:	683b      	ldr	r3, [r7, #0]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	4619      	mov	r1, r3
 800fbbe:	6878      	ldr	r0, [r7, #4]
 800fbc0:	f7ff fc55 	bl	800f46e <prvTCPHandleFin>
 800fbc4:	6378      	str	r0, [r7, #52]	@ 0x34
                    break;
 800fbc6:	e000      	b.n	800fbca <prvTCPHandleState+0x212>
                                  * 'bFinSent', 'bFinRecv', and 'bFinAcked'. */
                    break;

                default:
                    /* No more known states. */
                    break;
 800fbc8:	bf00      	nop
            }
        }

        if( xSendLength > 0 )
 800fbca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	dd06      	ble.n	800fbde <prvTCPHandleState+0x226>
        {
            xSendLength = prvSendData( pxSocket, ppxNetworkBuffer, ulReceiveLength, xSendLength );
 800fbd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbd2:	697a      	ldr	r2, [r7, #20]
 800fbd4:	6839      	ldr	r1, [r7, #0]
 800fbd6:	6878      	ldr	r0, [r7, #4]
 800fbd8:	f000 feb0 	bl	801093c <prvSendData>
 800fbdc:	6378      	str	r0, [r7, #52]	@ 0x34
        }

        return xSendLength;
 800fbde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 800fbe0:	4618      	mov	r0, r3
 800fbe2:	373c      	adds	r7, #60	@ 0x3c
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	bd90      	pop	{r4, r7, pc}

0800fbe8 <prvHandleListen>:
 * @return If a new socket/duplicate socket is created, then the pointer to
 *         that socket is returned or else, a NULL pointer is returned.
 */
    FreeRTOS_Socket_t * prvHandleListen( FreeRTOS_Socket_t * pxSocket,
                                         NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 800fbe8:	b580      	push	{r7, lr}
 800fbea:	b084      	sub	sp, #16
 800fbec:	af00      	add	r7, sp, #0
 800fbee:	6078      	str	r0, [r7, #4]
 800fbf0:	6039      	str	r1, [r7, #0]
        FreeRTOS_Socket_t * pxNewSocket = NULL;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	60fb      	str	r3, [r7, #12]

        switch( uxIPHeaderSizePacket( pxNetworkBuffer ) )
 800fbf6:	6838      	ldr	r0, [r7, #0]
 800fbf8:	f7fa ffcc 	bl	800ab94 <uxIPHeaderSizePacket>
 800fbfc:	4603      	mov	r3, r0
 800fbfe:	2b14      	cmp	r3, #20
 800fc00:	d105      	bne.n	800fc0e <prvHandleListen+0x26>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipSIZE_OF_IPv4_HEADER:
                    pxNewSocket = prvHandleListen_IPV4( pxSocket, pxNetworkBuffer );
 800fc02:	6839      	ldr	r1, [r7, #0]
 800fc04:	6878      	ldr	r0, [r7, #4]
 800fc06:	f000 f89c 	bl	800fd42 <prvHandleListen_IPV4>
 800fc0a:	60f8      	str	r0, [r7, #12]
                    break;
 800fc0c:	e000      	b.n	800fc10 <prvHandleListen+0x28>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:
                /* Shouldn't reach here */
                /* MISRA 16.4 Compliance */
                break;
 800fc0e:	bf00      	nop
        }

        return pxNewSocket;
 800fc10:	68fb      	ldr	r3, [r7, #12]
    }
 800fc12:	4618      	mov	r0, r3
 800fc14:	3710      	adds	r7, #16
 800fc16:	46bd      	mov	sp, r7
 800fc18:	bd80      	pop	{r7, pc}

0800fc1a <prvTCPSocketCopy>:
 *
 * @return If all steps all successful, then pdTRUE is returned. Else, pdFALSE.
 */
    BaseType_t prvTCPSocketCopy( FreeRTOS_Socket_t * pxNewSocket,
                                 FreeRTOS_Socket_t * pxSocket )
    {
 800fc1a:	b580      	push	{r7, lr}
 800fc1c:	b08a      	sub	sp, #40	@ 0x28
 800fc1e:	af00      	add	r7, sp, #0
 800fc20:	6078      	str	r0, [r7, #4]
 800fc22:	6039      	str	r1, [r7, #0]
        struct freertos_sockaddr xAddress;
        BaseType_t xResult;

        pxNewSocket->xReceiveBlockTime = pxSocket->xReceiveBlockTime;
 800fc24:	683b      	ldr	r3, [r7, #0]
 800fc26:	6a1a      	ldr	r2, [r3, #32]
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	621a      	str	r2, [r3, #32]
        pxNewSocket->xSendBlockTime = pxSocket->xSendBlockTime;
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	625a      	str	r2, [r3, #36]	@ 0x24
        pxNewSocket->ucSocketOptions = pxSocket->ucSocketOptions;
 800fc34:	683b      	ldr	r3, [r7, #0]
 800fc36:	f893 203a 	ldrb.w	r2, [r3, #58]	@ 0x3a
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        pxNewSocket->u.xTCP.uxRxStreamSize = pxSocket->u.xTCP.uxRxStreamSize;
 800fc40:	683b      	ldr	r3, [r7, #0]
 800fc42:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        pxNewSocket->u.xTCP.uxTxStreamSize = pxSocket->u.xTCP.uxTxStreamSize;
 800fc4c:	683b      	ldr	r3, [r7, #0]
 800fc4e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        pxNewSocket->u.xTCP.uxLittleSpace = pxSocket->u.xTCP.uxLittleSpace;
 800fc58:	683b      	ldr	r3, [r7, #0]
 800fc5a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        pxNewSocket->u.xTCP.uxEnoughSpace = pxSocket->u.xTCP.uxEnoughSpace;
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        pxNewSocket->u.xTCP.uxRxWinSize = pxSocket->u.xTCP.uxRxWinSize;
 800fc70:	683b      	ldr	r3, [r7, #0]
 800fc72:	f8d3 211c 	ldr.w	r2, [r3, #284]	@ 0x11c
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
        pxNewSocket->u.xTCP.uxTxWinSize = pxSocket->u.xTCP.uxTxWinSize;
 800fc7c:	683b      	ldr	r3, [r7, #0]
 800fc7e:	f8d3 2120 	ldr.w	r2, [r3, #288]	@ 0x120
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120

        #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
        {
            pxNewSocket->pxUserSemaphore = pxSocket->pxUserSemaphore;
 800fc88:	683b      	ldr	r3, [r7, #0]
 800fc8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	63da      	str	r2, [r3, #60]	@ 0x3c
        #endif /* ipconfigSOCKET_HAS_USER_SEMAPHORE */

        #if ( ipconfigUSE_CALLBACKS == 1 )
        {
            /* In case call-backs are used, copy them from parent to child. */
            pxNewSocket->u.xTCP.pxHandleConnected = pxSocket->u.xTCP.pxHandleConnected;
 800fc90:	683b      	ldr	r3, [r7, #0]
 800fc92:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
            pxNewSocket->u.xTCP.pxHandleReceive = pxSocket->u.xTCP.pxHandleReceive;
 800fc9c:	683b      	ldr	r3, [r7, #0]
 800fc9e:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
            pxNewSocket->u.xTCP.pxHandleSent = pxSocket->u.xTCP.pxHandleSent;
 800fca8:	683b      	ldr	r3, [r7, #0]
 800fcaa:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110

        #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
        {
            /* Child socket of listening sockets will inherit the Socket Set
             * Otherwise the owner has no chance of including it into the set. */
            if( pxSocket->pxSocketSet != NULL )
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d009      	beq.n	800fcd0 <prvTCPSocketCopy+0xb6>
            {
                pxNewSocket->pxSocketSet = pxSocket->pxSocketSet;
 800fcbc:	683b      	ldr	r3, [r7, #0]
 800fcbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	645a      	str	r2, [r3, #68]	@ 0x44
                pxNewSocket->xSelectBits = pxSocket->xSelectBits | ( ( EventBits_t ) eSELECT_READ ) | ( ( EventBits_t ) eSELECT_EXCEPT );
 800fcc4:	683b      	ldr	r3, [r7, #0]
 800fcc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fcc8:	f043 0205 	orr.w	r2, r3, #5
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	649a      	str	r2, [r3, #72]	@ 0x48
            }
        }
        #endif /* ipconfigSUPPORT_SELECT_FUNCTION */

        /* And bind it to the same local port as its parent. */
        ( void ) FreeRTOS_GetLocalAddress( pxSocket, &xAddress );
 800fcd0:	f107 030c 	add.w	r3, r7, #12
 800fcd4:	4619      	mov	r1, r3
 800fcd6:	6838      	ldr	r0, [r7, #0]
 800fcd8:	f7fd fc45 	bl	800d566 <FreeRTOS_GetLocalAddress>
             * orphan temporarily.  Once this socket is really connected, the owner of
             * the server socket will be notified. */

            /* When bPassQueued is true, the socket is an orphan until it gets
             * connected. */
            pxNewSocket->u.xTCP.bits.bPassQueued = pdTRUE_UNSIGNED;
 800fcdc:	687a      	ldr	r2, [r7, #4]
 800fcde:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800fce2:	f043 0304 	orr.w	r3, r3, #4
 800fce6:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            pxNewSocket->u.xTCP.pxPeerSocket = pxSocket;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	683a      	ldr	r2, [r7, #0]
 800fcee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                pxSocket->u.xTCP.pxPeerSocket = pxNewSocket;
            }
        }
        #endif /* if ( ipconfigTCP_HANG_PROTECTION == 1 ) */

        pxSocket->u.xTCP.usChildCount++;
 800fcf2:	683b      	ldr	r3, [r7, #0]
 800fcf4:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800fcf8:	3301      	adds	r3, #1
 800fcfa:	b29a      	uxth	r2, r3
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78

        if( pxSocket->u.xTCP.pxPeerSocket == NULL )
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d103      	bne.n	800fd14 <prvTCPSocketCopy+0xfa>
        {
            pxSocket->u.xTCP.pxPeerSocket = pxNewSocket;
 800fd0c:	683b      	ldr	r3, [r7, #0]
 800fd0e:	687a      	ldr	r2, [r7, #4]
 800fd10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                                 ( void * ) pxNewSocket,
                                 ( void * ) pxSocket,
                                 pxSocket ? ( void * ) pxSocket->u.xTCP.pxPeerSocket : NULL ) );

        /* Now bind the child socket to the same port as the listening socket. */
        if( vSocketBind( pxNewSocket, &xAddress, sizeof( xAddress ), pdTRUE ) != 0 )
 800fd14:	f107 010c 	add.w	r1, r7, #12
 800fd18:	2301      	movs	r3, #1
 800fd1a:	2218      	movs	r2, #24
 800fd1c:	6878      	ldr	r0, [r7, #4]
 800fd1e:	f7fc fedd 	bl	800cadc <vSocketBind>
 800fd22:	4603      	mov	r3, r0
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d005      	beq.n	800fd34 <prvTCPSocketCopy+0x11a>
        {
            FreeRTOS_debug_printf( ( "TCP: Listen: new socket bind error\n" ) );
            ( void ) vSocketClose( pxNewSocket );
 800fd28:	6878      	ldr	r0, [r7, #4]
 800fd2a:	f7fc ff51 	bl	800cbd0 <vSocketClose>
            xResult = pdFALSE;
 800fd2e:	2300      	movs	r3, #0
 800fd30:	627b      	str	r3, [r7, #36]	@ 0x24
 800fd32:	e001      	b.n	800fd38 <prvTCPSocketCopy+0x11e>
        }
        else
        {
            xResult = pdTRUE;
 800fd34:	2301      	movs	r3, #1
 800fd36:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return xResult;
 800fd38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	3728      	adds	r7, #40	@ 0x28
 800fd3e:	46bd      	mov	sp, r7
 800fd40:	bd80      	pop	{r7, pc}

0800fd42 <prvHandleListen_IPV4>:
 * @return If a new socket/duplicate socket is created, then the pointer to
 *         that socket is returned or else, a NULL pointer is returned.
 */
FreeRTOS_Socket_t * prvHandleListen_IPV4( FreeRTOS_Socket_t * pxSocket,
                                          NetworkBufferDescriptor_t * pxNetworkBuffer )
{
 800fd42:	b590      	push	{r4, r7, lr}
 800fd44:	b08d      	sub	sp, #52	@ 0x34
 800fd46:	af00      	add	r7, sp, #0
 800fd48:	6078      	str	r0, [r7, #4]
 800fd4a:	6039      	str	r1, [r7, #0]
    /* Map the ethernet buffer onto a TCPPacket_t struct for easy access to the fields. */

    const TCPPacket_t * pxTCPPacket = NULL;
 800fd4c:	2300      	movs	r3, #0
 800fd4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FreeRTOS_Socket_t * pxReturn = NULL;
 800fd50:	2300      	movs	r3, #0
 800fd52:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t ulInitialSequenceNumber = 0U;
 800fd54:	2300      	movs	r3, #0
 800fd56:	627b      	str	r3, [r7, #36]	@ 0x24
    const NetworkEndPoint_t * pxEndpoint = NULL;
 800fd58:	2300      	movs	r3, #0
 800fd5a:	623b      	str	r3, [r7, #32]
    BaseType_t xIsNewSocket = pdFALSE;
 800fd5c:	2300      	movs	r3, #0
 800fd5e:	61fb      	str	r3, [r7, #28]

    if( ( pxSocket != NULL ) && ( pxNetworkBuffer != NULL ) )
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d008      	beq.n	800fd78 <prvHandleListen_IPV4+0x36>
 800fd66:	683b      	ldr	r3, [r7, #0]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d005      	beq.n	800fd78 <prvHandleListen_IPV4+0x36>
    {
        /* Initialize pointers if inputs are valid. */
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxTCPPacket = ( ( const TCPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 800fd6c:	683b      	ldr	r3, [r7, #0]
 800fd6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd70:	62fb      	str	r3, [r7, #44]	@ 0x2c
        pxEndpoint = pxNetworkBuffer->pxEndPoint;
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd76:	623b      	str	r3, [r7, #32]
    }

    /* Silently discard a SYN packet which was not specifically sent for this node. */
    if( ( pxEndpoint != NULL ) && ( pxTCPPacket->xIPHeader.ulDestinationIPAddress == pxEndpoint->ipv4_settings.ulIPAddress ) )
 800fd78:	6a3b      	ldr	r3, [r7, #32]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d015      	beq.n	800fdaa <prvHandleListen_IPV4+0x68>
 800fd7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd80:	f8d3 201e 	ldr.w	r2, [r3, #30]
 800fd84:	6a3b      	ldr	r3, [r7, #32]
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	429a      	cmp	r2, r3
 800fd8a:	d10e      	bne.n	800fdaa <prvHandleListen_IPV4+0x68>
    {
        /* Assume that a new Initial Sequence Number will be required. Request
         * it now in order to fail out if necessary. */
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxTCPPacket->xIPHeader.ulDestinationIPAddress,
 800fd8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd8e:	f8d3 001e 	ldr.w	r0, [r3, #30]
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	8f19      	ldrh	r1, [r3, #56]	@ 0x38
                                                                      pxSocket->usLocalPort,
                                                                      pxTCPPacket->xIPHeader.ulSourceIPAddress,
 800fd96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd98:	f8d3 201a 	ldr.w	r2, [r3, #26]
                                                                      pxTCPPacket->xTCPHeader.usSourcePort );
 800fd9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd9e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800fda0:	b29b      	uxth	r3, r3
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxTCPPacket->xIPHeader.ulDestinationIPAddress,
 800fda2:	f7fa ff5b 	bl	800ac5c <ulApplicationGetNextSequenceNumber>
 800fda6:	6278      	str	r0, [r7, #36]	@ 0x24
 800fda8:	e001      	b.n	800fdae <prvHandleListen_IPV4+0x6c>
    }
    else
    {
        /* Set the sequence number to 0 to avoid further processing. */
        ulInitialSequenceNumber = 0U;
 800fdaa:	2300      	movs	r3, #0
 800fdac:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* A pure SYN (without ACK) has come in, create a new socket to answer
     * it. */
    if( ulInitialSequenceNumber != 0U )
 800fdae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d03f      	beq.n	800fe34 <prvHandleListen_IPV4+0xf2>
    {
        if( pxSocket->u.xTCP.bits.bReuseSocket != pdFALSE_UNSIGNED )
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800fdba:	f003 0308 	and.w	r3, r3, #8
 800fdbe:	b2db      	uxtb	r3, r3
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d00d      	beq.n	800fde0 <prvHandleListen_IPV4+0x9e>
        {
            /* The flag bReuseSocket indicates that the same instance of the
             * listening socket should be used for the connection. */
            pxReturn = pxSocket;
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	62bb      	str	r3, [r7, #40]	@ 0x28
            pxSocket->u.xTCP.bits.bPassQueued = pdTRUE_UNSIGNED;
 800fdc8:	687a      	ldr	r2, [r7, #4]
 800fdca:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 800fdce:	f043 0304 	orr.w	r3, r3, #4
 800fdd2:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            pxSocket->u.xTCP.pxPeerSocket = pxSocket;
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	687a      	ldr	r2, [r7, #4]
 800fdda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800fdde:	e029      	b.n	800fe34 <prvHandleListen_IPV4+0xf2>
        }
        else
        {
            /* The socket does not have the bReuseSocket flag set meaning create a
             * new socket when a connection comes in. */
            pxReturn = NULL;
 800fde0:	2300      	movs	r3, #0
 800fde2:	62bb      	str	r3, [r7, #40]	@ 0x28

            if( pxSocket->u.xTCP.usChildCount >= pxSocket->u.xTCP.usBacklog )
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	f8b3 2078 	ldrh.w	r2, [r3, #120]	@ 0x78
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 800fdf0:	429a      	cmp	r2, r3
 800fdf2:	d303      	bcc.n	800fdfc <prvHandleListen_IPV4+0xba>
                FreeRTOS_printf( ( "Check: Socket %u already has %u / %u child%s\n",
                                   pxSocket->usLocalPort,
                                   pxSocket->u.xTCP.usChildCount,
                                   pxSocket->u.xTCP.usBacklog,
                                   ( pxSocket->u.xTCP.usChildCount == 1U ) ? "" : "ren" ) );
                ( void ) prvTCPSendReset( pxNetworkBuffer );
 800fdf4:	6838      	ldr	r0, [r7, #0]
 800fdf6:	f000 fe7b 	bl	8010af0 <prvTCPSendReset>
 800fdfa:	e01b      	b.n	800fe34 <prvHandleListen_IPV4+0xf2>
            }
            else
            {
                FreeRTOS_Socket_t * pxNewSocket = ( FreeRTOS_Socket_t * )
                                                  FreeRTOS_socket( FREERTOS_AF_INET, FREERTOS_SOCK_STREAM, FREERTOS_IPPROTO_TCP );
 800fdfc:	2206      	movs	r2, #6
 800fdfe:	2101      	movs	r1, #1
 800fe00:	2002      	movs	r0, #2
 800fe02:	f7fc fae1 	bl	800c3c8 <FreeRTOS_socket>
 800fe06:	6178      	str	r0, [r7, #20]

                /* MISRA Ref 11.4.1 [Socket error and integer to pointer conversion] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-114 */
                /* coverity[misra_c_2012_rule_11_4_violation] */
                if( ( pxNewSocket == NULL ) || ( pxNewSocket == FREERTOS_INVALID_SOCKET ) )
 800fe08:	697b      	ldr	r3, [r7, #20]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d003      	beq.n	800fe16 <prvHandleListen_IPV4+0xd4>
 800fe0e:	697b      	ldr	r3, [r7, #20]
 800fe10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe14:	d103      	bne.n	800fe1e <prvHandleListen_IPV4+0xdc>
                {
                    FreeRTOS_debug_printf( ( "TCP: Listen: new socket failed\n" ) );
                    ( void ) prvTCPSendReset( pxNetworkBuffer );
 800fe16:	6838      	ldr	r0, [r7, #0]
 800fe18:	f000 fe6a 	bl	8010af0 <prvTCPSendReset>
 800fe1c:	e00a      	b.n	800fe34 <prvHandleListen_IPV4+0xf2>
                }
                else if( prvTCPSocketCopy( pxNewSocket, pxSocket ) != pdFALSE )
 800fe1e:	6879      	ldr	r1, [r7, #4]
 800fe20:	6978      	ldr	r0, [r7, #20]
 800fe22:	f7ff fefa 	bl	800fc1a <prvTCPSocketCopy>
 800fe26:	4603      	mov	r3, r0
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d003      	beq.n	800fe34 <prvHandleListen_IPV4+0xf2>
                {
                    /* The socket will be connected immediately, no time for the
                     * owner to setsockopt's, therefore copy properties of the server
                     * socket to the new socket.  Only the binding might fail (due to
                     * lack of resources). */
                    pxReturn = pxNewSocket;
 800fe2c:	697b      	ldr	r3, [r7, #20]
 800fe2e:	62bb      	str	r3, [r7, #40]	@ 0x28
                    xIsNewSocket = pdTRUE;
 800fe30:	2301      	movs	r3, #1
 800fe32:	61fb      	str	r3, [r7, #28]
                }
            }
        }
    }

    if( ( ulInitialSequenceNumber != 0U ) && ( pxReturn != NULL ) )
 800fe34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d052      	beq.n	800fee0 <prvHandleListen_IPV4+0x19e>
 800fe3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d04f      	beq.n	800fee0 <prvHandleListen_IPV4+0x19e>

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
                                                            &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 800fe40:	683b      	ldr	r3, [r7, #0]
 800fe42:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800fe44:	6838      	ldr	r0, [r7, #0]
 800fe46:	f7fa fea5 	bl	800ab94 <uxIPHeaderSizePacket>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	330e      	adds	r3, #14
            const ProtocolHeaders_t * pxProtocolHeaders = ( ( const ProtocolHeaders_t * )
 800fe4e:	4423      	add	r3, r4
 800fe50:	613b      	str	r3, [r7, #16]

            /* The endpoint in network buffer must be valid in this condition. */
            pxReturn->pxEndPoint = pxNetworkBuffer->pxEndPoint;
 800fe52:	683b      	ldr	r3, [r7, #0]
 800fe54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fe56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe58:	651a      	str	r2, [r3, #80]	@ 0x50
            pxReturn->bits.bIsIPv6 = pdFALSE_UNSIGNED;
 800fe5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe5c:	7a13      	ldrb	r3, [r2, #8]
 800fe5e:	f023 0301 	bic.w	r3, r3, #1
 800fe62:	7213      	strb	r3, [r2, #8]
            pxReturn->u.xTCP.usRemotePort = FreeRTOS_htons( pxTCPPacket->xTCPHeader.usSourcePort );
 800fe64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe66:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800fe68:	b29a      	uxth	r2, r3
 800fe6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
            pxReturn->u.xTCP.xRemoteIP.ulIP_IPv4 = FreeRTOS_htonl( pxTCPPacket->xIPHeader.ulSourceIPAddress );
 800fe70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe72:	f8d3 201a 	ldr.w	r2, [r3, #26]
 800fe76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe78:	659a      	str	r2, [r3, #88]	@ 0x58
            pxReturn->u.xTCP.xTCPWindow.ulOurSequenceNumber = ulInitialSequenceNumber;
 800fe7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe7e:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

            /* Here is the SYN action. */
            pxReturn->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber = FreeRTOS_ntohl( pxProtocolHeaders->xTCPHeader.ulSequenceNumber );
 800fe82:	693b      	ldr	r3, [r7, #16]
 800fe84:	685a      	ldr	r2, [r3, #4]
 800fe86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe88:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
            prvSocketSetMSS( pxReturn );
 800fe8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe8e:	f001 f8bc 	bl	801100a <prvSocketSetMSS>

            xReturnCreateWindow = prvTCPCreateWindow( pxReturn );
 800fe92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fe94:	f000 f9cf 	bl	8010236 <prvTCPCreateWindow>
 800fe98:	60f8      	str	r0, [r7, #12]

            /* Did allocating TCP sectors fail? */
            if( xReturnCreateWindow != pdPASS )
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	2b01      	cmp	r3, #1
 800fe9e:	d008      	beq.n	800feb2 <prvHandleListen_IPV4+0x170>
            {
                /* Close the socket if it was newly created. */
                if( xIsNewSocket == pdTRUE )
 800fea0:	69fb      	ldr	r3, [r7, #28]
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	d102      	bne.n	800feac <prvHandleListen_IPV4+0x16a>
                {
                    ( void ) vSocketClose( pxReturn );
 800fea6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fea8:	f7fc fe92 	bl	800cbd0 <vSocketClose>
                }

                pxReturn = NULL;
 800feac:	2300      	movs	r3, #0
 800feae:	62bb      	str	r3, [r7, #40]	@ 0x28
                break;
 800feb0:	e016      	b.n	800fee0 <prvHandleListen_IPV4+0x19e>
            }

            vTCPStateChange( pxReturn, eSYN_FIRST );
 800feb2:	2103      	movs	r1, #3
 800feb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800feb6:	f7fe fbe3 	bl	800e680 <vTCPStateChange>

            /* Make a copy of the header up to the TCP header.  It is needed later
             * on, whenever data must be sent to the peer. */
            if( pxNetworkBuffer->xDataLength > sizeof( pxReturn->u.xTCP.xPacket.u.ucLastPacket ) )
 800feba:	683b      	ldr	r3, [r7, #0]
 800febc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800febe:	2b5a      	cmp	r3, #90	@ 0x5a
 800fec0:	d902      	bls.n	800fec8 <prvHandleListen_IPV4+0x186>
            {
                xCopyLength = sizeof( pxReturn->u.xTCP.xPacket.u.ucLastPacket );
 800fec2:	235a      	movs	r3, #90	@ 0x5a
 800fec4:	61bb      	str	r3, [r7, #24]
 800fec6:	e002      	b.n	800fece <prvHandleListen_IPV4+0x18c>
            }
            else
            {
                xCopyLength = pxNetworkBuffer->xDataLength;
 800fec8:	683b      	ldr	r3, [r7, #0]
 800feca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fecc:	61bb      	str	r3, [r7, #24]
            }

            ( void ) memcpy( ( void * ) pxReturn->u.xTCP.xPacket.u.ucLastPacket,
 800fece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fed0:	f103 00ae 	add.w	r0, r3, #174	@ 0xae
                             ( const void * ) pxNetworkBuffer->pucEthernetBuffer,
 800fed4:	683b      	ldr	r3, [r7, #0]
 800fed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            ( void ) memcpy( ( void * ) pxReturn->u.xTCP.xPacket.u.ucLastPacket,
 800fed8:	69ba      	ldr	r2, [r7, #24]
 800feda:	4619      	mov	r1, r3
 800fedc:	f008 fca3 	bl	8018826 <memcpy>
                             xCopyLength );
        } while( ipFALSE_BOOL );
    }

    return pxReturn;
 800fee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800fee2:	4618      	mov	r0, r3
 800fee4:	3734      	adds	r7, #52	@ 0x34
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd90      	pop	{r4, r7, pc}

0800feea <prvTCPMakeSurePrepared>:
 *         call prvTCPPrepareConnect() to continue the preparation.
 * @param[in] pxSocket The socket that wants to connect.
 * @return Returns pdTRUE if the connection is prepared, i.e. the MAC-
 *         address of the peer is already known. */
    static BaseType_t prvTCPMakeSurePrepared( FreeRTOS_Socket_t * pxSocket )
    {
 800feea:	b580      	push	{r7, lr}
 800feec:	b084      	sub	sp, #16
 800feee:	af00      	add	r7, sp, #0
 800fef0:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdTRUE;
 800fef2:	2301      	movs	r3, #1
 800fef4:	60fb      	str	r3, [r7, #12]

        if( pxSocket->u.xTCP.bits.bConnPrepared == pdFALSE_UNSIGNED )
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800fefc:	f003 0308 	and.w	r3, r3, #8
 800ff00:	b2db      	uxtb	r3, r3
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d107      	bne.n	800ff16 <prvTCPMakeSurePrepared+0x2c>
        {
            if( prvTCPPrepareConnect( pxSocket ) != pdTRUE )
 800ff06:	6878      	ldr	r0, [r7, #4]
 800ff08:	f000 f9c3 	bl	8010292 <prvTCPPrepareConnect>
 800ff0c:	4603      	mov	r3, r0
 800ff0e:	2b01      	cmp	r3, #1
 800ff10:	d001      	beq.n	800ff16 <prvTCPMakeSurePrepared+0x2c>
            {
                /* The preparation of a connection ( resolution ) is not yet ready. */
                xReturn = pdFALSE;
 800ff12:	2300      	movs	r3, #0
 800ff14:	60fb      	str	r3, [r7, #12]
            }
        }

        return xReturn;
 800ff16:	68fb      	ldr	r3, [r7, #12]
    }
 800ff18:	4618      	mov	r0, r3
 800ff1a:	3710      	adds	r7, #16
 800ff1c:	46bd      	mov	sp, r7
 800ff1e:	bd80      	pop	{r7, pc}

0800ff20 <prvTCPSendPacket>:
 * @return Number of bytes to be sent.
 *
 * @note It is only called by xTCPSocketCheck().
 */
    int32_t prvTCPSendPacket( FreeRTOS_Socket_t * pxSocket )
    {
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b088      	sub	sp, #32
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
        int32_t lResult = 0;
 800ff28:	2300      	movs	r3, #0
 800ff2a:	61fb      	str	r3, [r7, #28]
        UBaseType_t uxOptionsLength, uxIntermediateResult = 0;
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	61bb      	str	r3, [r7, #24]
        NetworkBufferDescriptor_t * pxNetworkBuffer;

        if( pxSocket->u.xTCP.eTCPState != eCONNECT_SYN )
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ff36:	2b02      	cmp	r3, #2
 800ff38:	d010      	beq.n	800ff5c <prvTCPSendPacket+0x3c>
        {
            /* The connection is in a state other than SYN. */
            pxNetworkBuffer = NULL;
 800ff3a:	2300      	movs	r3, #0
 800ff3c:	60fb      	str	r3, [r7, #12]

            /* prvTCPSendRepeated() will only create a network buffer if necessary,
             * i.e. when data must be sent to the peer. */
            lResult = prvTCPSendRepeated( pxSocket, &pxNetworkBuffer );
 800ff3e:	f107 030c 	add.w	r3, r7, #12
 800ff42:	4619      	mov	r1, r3
 800ff44:	6878      	ldr	r0, [r7, #4]
 800ff46:	f000 f84e 	bl	800ffe6 <prvTCPSendRepeated>
 800ff4a:	61f8      	str	r0, [r7, #28]

            if( pxNetworkBuffer != NULL )
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d044      	beq.n	800ffdc <prvTCPSendPacket+0xbc>
            {
                vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	4618      	mov	r0, r3
 800ff56:	f002 fc61 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
 800ff5a:	e03f      	b.n	800ffdc <prvTCPSendPacket+0xbc>
            }
        }
        else
        {
            if( pxSocket->u.xTCP.ucRepCount >= 3U )
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800ff62:	2b02      	cmp	r3, #2
 800ff64:	d904      	bls.n	800ff70 <prvTCPSendPacket+0x50>
                 * to most 3 times.  When there is no response, the socket get the
                 * status 'eCLOSE_WAIT'. */
                FreeRTOS_debug_printf( ( "Connect: giving up %xip:%u\n",
                                         ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, /* IP address of remote machine. */
                                         pxSocket->u.xTCP.usRemotePort ) );                 /* Port on remote machine. */
                vTCPStateChange( pxSocket, eCLOSE_WAIT );
 800ff66:	2108      	movs	r1, #8
 800ff68:	6878      	ldr	r0, [r7, #4]
 800ff6a:	f7fe fb89 	bl	800e680 <vTCPStateChange>
 800ff6e:	e035      	b.n	800ffdc <prvTCPSendPacket+0xbc>
            }
            else if( prvTCPMakeSurePrepared( pxSocket ) == pdTRUE )
 800ff70:	6878      	ldr	r0, [r7, #4]
 800ff72:	f7ff ffba 	bl	800feea <prvTCPMakeSurePrepared>
 800ff76:	4603      	mov	r3, r0
 800ff78:	2b01      	cmp	r3, #1
 800ff7a:	d12f      	bne.n	800ffdc <prvTCPSendPacket+0xbc>
                 * the Ethernet address of the peer or the gateway is found. */

                /* MISRA Ref 11.3.1 [Misaligned access] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                /* coverity[misra_c_2012_rule_11_3_violation] */
                pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pxSocket->u.xTCP.xPacket.u.ucLastPacket[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 800ff7c:	6878      	ldr	r0, [r7, #4]
 800ff7e:	f7fa fe23 	bl	800abc8 <uxIPHeaderSizeSocket>
 800ff82:	4603      	mov	r3, r0
 800ff84:	330e      	adds	r3, #14
 800ff86:	33a8      	adds	r3, #168	@ 0xa8
 800ff88:	687a      	ldr	r2, [r7, #4]
 800ff8a:	4413      	add	r3, r2
 800ff8c:	3306      	adds	r3, #6
 800ff8e:	617b      	str	r3, [r7, #20]

                /* About to send a SYN packet.  Call prvSetSynAckOptions() to set
                 * the proper options: The size of MSS and whether SACK's are
                 * allowed. */
                uxOptionsLength = prvSetSynAckOptions( pxSocket, &( pxProtocolHeaders->xTCPHeader ) );
 800ff90:	697b      	ldr	r3, [r7, #20]
 800ff92:	4619      	mov	r1, r3
 800ff94:	6878      	ldr	r0, [r7, #4]
 800ff96:	f000 f9b5 	bl	8010304 <prvSetSynAckOptions>
 800ff9a:	6138      	str	r0, [r7, #16]

                /* Return the number of bytes to be sent. */
                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 800ff9c:	6878      	ldr	r0, [r7, #4]
 800ff9e:	f7fa fe13 	bl	800abc8 <uxIPHeaderSizeSocket>
 800ffa2:	4602      	mov	r2, r0
 800ffa4:	693b      	ldr	r3, [r7, #16]
 800ffa6:	4413      	add	r3, r2
 800ffa8:	3314      	adds	r3, #20
 800ffaa:	61bb      	str	r3, [r7, #24]
                lResult = ( int32_t ) uxIntermediateResult;
 800ffac:	69bb      	ldr	r3, [r7, #24]
 800ffae:	61fb      	str	r3, [r7, #28]

                /* Set the TCP offset field:  ipSIZE_OF_TCP_HEADER equals 20 and
                 * uxOptionsLength is always a multiple of 4.  The complete expression
                 * would be:
                 * ucTCPOffset = ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) / 4 ) << 4 */
                pxProtocolHeaders->xTCPHeader.ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 800ffb0:	693b      	ldr	r3, [r7, #16]
 800ffb2:	b2db      	uxtb	r3, r3
 800ffb4:	3314      	adds	r3, #20
 800ffb6:	b2db      	uxtb	r3, r3
 800ffb8:	009b      	lsls	r3, r3, #2
 800ffba:	b2da      	uxtb	r2, r3
 800ffbc:	697b      	ldr	r3, [r7, #20]
 800ffbe:	731a      	strb	r2, [r3, #12]

                /* Repeat Count is used for a connecting socket, to limit the number
                 * of tries. */
                pxSocket->u.xTCP.ucRepCount++;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800ffc6:	3301      	adds	r3, #1
 800ffc8:	b2da      	uxtb	r2, r3
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

                /* Send the SYN message to make a connection.  The messages is
                 * stored in the socket field 'xPacket'.  It will be wrapped in a
                 * pseudo network buffer descriptor before it will be sent. */
                prvTCPReturnPacket( pxSocket, NULL, ( uint32_t ) lResult, pdFALSE );
 800ffd0:	69fa      	ldr	r2, [r7, #28]
 800ffd2:	2300      	movs	r3, #0
 800ffd4:	2100      	movs	r1, #0
 800ffd6:	6878      	ldr	r0, [r7, #4]
 800ffd8:	f000 f835 	bl	8010046 <prvTCPReturnPacket>
                /* Nothing to do. */
            }
        }

        /* Return the total number of bytes sent. */
        return lResult;
 800ffdc:	69fb      	ldr	r3, [r7, #28]
    }
 800ffde:	4618      	mov	r0, r3
 800ffe0:	3720      	adds	r7, #32
 800ffe2:	46bd      	mov	sp, r7
 800ffe4:	bd80      	pop	{r7, pc}

0800ffe6 <prvTCPSendRepeated>:
 *
 * @return Total number of bytes sent.
 */
    int32_t prvTCPSendRepeated( FreeRTOS_Socket_t * pxSocket,
                                NetworkBufferDescriptor_t ** ppxNetworkBuffer )
    {
 800ffe6:	b580      	push	{r7, lr}
 800ffe8:	b086      	sub	sp, #24
 800ffea:	af00      	add	r7, sp, #0
 800ffec:	6078      	str	r0, [r7, #4]
 800ffee:	6039      	str	r1, [r7, #0]
        UBaseType_t uxIndex;
        int32_t lResult = 0;
 800fff0:	2300      	movs	r3, #0
 800fff2:	613b      	str	r3, [r7, #16]
        UBaseType_t uxOptionsLength = 0U;
 800fff4:	2300      	movs	r3, #0
 800fff6:	60fb      	str	r3, [r7, #12]
        int32_t xSendLength;

        for( uxIndex = 0U; uxIndex < ( UBaseType_t ) SEND_REPEATED_COUNT; uxIndex++ )
 800fff8:	2300      	movs	r3, #0
 800fffa:	617b      	str	r3, [r7, #20]
 800fffc:	e019      	b.n	8010032 <prvTCPSendRepeated+0x4c>
        {
            /* prvTCPPrepareSend() might allocate a network buffer if there is data
             * to be sent. */
            xSendLength = prvTCPPrepareSend( pxSocket, ppxNetworkBuffer, uxOptionsLength );
 800fffe:	68fa      	ldr	r2, [r7, #12]
 8010000:	6839      	ldr	r1, [r7, #0]
 8010002:	6878      	ldr	r0, [r7, #4]
 8010004:	f000 fa7f 	bl	8010506 <prvTCPPrepareSend>
 8010008:	60b8      	str	r0, [r7, #8]

            if( xSendLength <= 0 )
 801000a:	68bb      	ldr	r3, [r7, #8]
 801000c:	2b00      	cmp	r3, #0
 801000e:	dd14      	ble.n	801003a <prvTCPSendRepeated+0x54>
            {
                break;
            }

            /* And return the packet to the peer. */
            prvTCPReturnPacket( pxSocket, *ppxNetworkBuffer, ( uint32_t ) xSendLength, ipconfigZERO_COPY_TX_DRIVER );
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	6819      	ldr	r1, [r3, #0]
 8010014:	68ba      	ldr	r2, [r7, #8]
 8010016:	2301      	movs	r3, #1
 8010018:	6878      	ldr	r0, [r7, #4]
 801001a:	f000 f814 	bl	8010046 <prvTCPReturnPacket>

            #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
            {
                *ppxNetworkBuffer = NULL;
 801001e:	683b      	ldr	r3, [r7, #0]
 8010020:	2200      	movs	r2, #0
 8010022:	601a      	str	r2, [r3, #0]
            }
            #endif /* ipconfigZERO_COPY_TX_DRIVER */

            lResult += xSendLength;
 8010024:	693a      	ldr	r2, [r7, #16]
 8010026:	68bb      	ldr	r3, [r7, #8]
 8010028:	4413      	add	r3, r2
 801002a:	613b      	str	r3, [r7, #16]
        for( uxIndex = 0U; uxIndex < ( UBaseType_t ) SEND_REPEATED_COUNT; uxIndex++ )
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	3301      	adds	r3, #1
 8010030:	617b      	str	r3, [r7, #20]
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	2b07      	cmp	r3, #7
 8010036:	d9e2      	bls.n	800fffe <prvTCPSendRepeated+0x18>
 8010038:	e000      	b.n	801003c <prvTCPSendRepeated+0x56>
                break;
 801003a:	bf00      	nop
        }

        /* Return the total number of bytes sent. */
        return lResult;
 801003c:	693b      	ldr	r3, [r7, #16]
    }
 801003e:	4618      	mov	r0, r3
 8010040:	3718      	adds	r7, #24
 8010042:	46bd      	mov	sp, r7
 8010044:	bd80      	pop	{r7, pc}

08010046 <prvTCPReturnPacket>:
 */
    void prvTCPReturnPacket( FreeRTOS_Socket_t * pxSocket,
                             NetworkBufferDescriptor_t * pxDescriptor,
                             uint32_t ulLen,
                             BaseType_t xReleaseAfterSend )
    {
 8010046:	b580      	push	{r7, lr}
 8010048:	b088      	sub	sp, #32
 801004a:	af00      	add	r7, sp, #0
 801004c:	60f8      	str	r0, [r7, #12]
 801004e:	60b9      	str	r1, [r7, #8]
 8010050:	607a      	str	r2, [r7, #4]
 8010052:	603b      	str	r3, [r7, #0]
        const NetworkBufferDescriptor_t * pxNetworkBuffer = pxDescriptor;
 8010054:	68bb      	ldr	r3, [r7, #8]
 8010056:	61fb      	str	r3, [r7, #28]
        BaseType_t xIsIPv6 = pdFALSE;
 8010058:	2300      	movs	r3, #0
 801005a:	61bb      	str	r3, [r7, #24]

        if( pxNetworkBuffer != NULL )
 801005c:	69fb      	ldr	r3, [r7, #28]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d110      	bne.n	8010084 <prvTCPReturnPacket+0x3e>
                {
                    xIsIPv6 = pdTRUE;
                }
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        }
        else if( pxSocket != NULL )
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d10d      	bne.n	8010084 <prvTCPReturnPacket+0x3e>
	__asm volatile
 8010068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801006c:	b672      	cpsid	i
 801006e:	f383 8811 	msr	BASEPRI, r3
 8010072:	f3bf 8f6f 	isb	sy
 8010076:	f3bf 8f4f 	dsb	sy
 801007a:	b662      	cpsie	i
 801007c:	617b      	str	r3, [r7, #20]
}
 801007e:	bf00      	nop
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */
        }
        else
        {
            /* prvTCPReturnPacket_IPVx() needs either a network buffer, or a socket. */
            configASSERT( pdFALSE );
 8010080:	bf00      	nop
 8010082:	e7fd      	b.n	8010080 <prvTCPReturnPacket+0x3a>
                prvTCPReturnPacket_IPV6( pxSocket, pxDescriptor, ulLen, xReleaseAfterSend );
            }
        #endif /* ( ipconfigUSE_IPv6 != 0 ) */

        #if ( ipconfigUSE_IPv4 != 0 )
            if( xIsIPv6 == pdFALSE )
 8010084:	69bb      	ldr	r3, [r7, #24]
 8010086:	2b00      	cmp	r3, #0
 8010088:	d105      	bne.n	8010096 <prvTCPReturnPacket+0x50>
            {
                prvTCPReturnPacket_IPV4( pxSocket, pxDescriptor, ulLen, xReleaseAfterSend );
 801008a:	683b      	ldr	r3, [r7, #0]
 801008c:	687a      	ldr	r2, [r7, #4]
 801008e:	68b9      	ldr	r1, [r7, #8]
 8010090:	68f8      	ldr	r0, [r7, #12]
 8010092:	f000 fd3b 	bl	8010b0c <prvTCPReturnPacket_IPV4>
            }
        #endif /* ( ipconfigUSE_IPv4 != 0 ) */
    }
 8010096:	bf00      	nop
 8010098:	3720      	adds	r7, #32
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}

0801009e <prvTCPReturn_CheckTCPWindow>:
 * @param[in] uxIPHeaderSize The size of the IP-header, which depends on the IP-type.
 */
    void prvTCPReturn_CheckTCPWindow( FreeRTOS_Socket_t * pxSocket,
                                      const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                      size_t uxIPHeaderSize )
    {
 801009e:	b580      	push	{r7, lr}
 80100a0:	b08a      	sub	sp, #40	@ 0x28
 80100a2:	af00      	add	r7, sp, #0
 80100a4:	60f8      	str	r0, [r7, #12]
 80100a6:	60b9      	str	r1, [r7, #8]
 80100a8:	607a      	str	r2, [r7, #4]
        /* Calculate the space in the RX buffer in order to advertise the
         * size of this socket's reception window. */
        const TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80100b0:	61bb      	str	r3, [r7, #24]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                              &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] ) );
 80100b2:	68bb      	ldr	r3, [r7, #8]
 80100b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	330e      	adds	r3, #14
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 80100ba:	4413      	add	r3, r2
 80100bc:	617b      	str	r3, [r7, #20]

        if( pxSocket->u.xTCP.rxStream != NULL )
 80100be:	68fb      	ldr	r3, [r7, #12]
 80100c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d007      	beq.n	80100d8 <prvTCPReturn_CheckTCPWindow+0x3a>
        {
            /* An RX stream was created already, see how much space is
             * available. */
            ulFrontSpace = ( uint32_t ) uxStreamBufferFrontSpace( pxSocket->u.xTCP.rxStream );
 80100c8:	68fb      	ldr	r3, [r7, #12]
 80100ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80100ce:	4618      	mov	r0, r3
 80100d0:	f7fe f82e 	bl	800e130 <uxStreamBufferFrontSpace>
 80100d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80100d6:	e003      	b.n	80100e0 <prvTCPReturn_CheckTCPWindow+0x42>
        }
        else
        {
            /* No RX stream has been created, the full stream size is
             * available. */
            ulFrontSpace = ( uint32_t ) pxSocket->u.xTCP.uxRxStreamSize;
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80100de:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        /* Take the minimum of the RX buffer space and the RX window size. */
        ulSpace = FreeRTOS_min_uint32( pxTCPWindow->xSize.ulRxWindowLength, ulFrontSpace );
 80100e0:	69bb      	ldr	r3, [r7, #24]
 80100e2:	685b      	ldr	r3, [r3, #4]
 80100e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80100e6:	4618      	mov	r0, r3
 80100e8:	f7fb fabc 	bl	800b664 <FreeRTOS_min_uint32>
 80100ec:	6238      	str	r0, [r7, #32]

        if( ( pxSocket->u.xTCP.bits.bLowWater != pdFALSE_UNSIGNED ) || ( pxSocket->u.xTCP.bits.bRxStopped != pdFALSE_UNSIGNED ) )
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80100f4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80100f8:	b2db      	uxtb	r3, r3
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d107      	bne.n	801010e <prvTCPReturn_CheckTCPWindow+0x70>
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 8010104:	f003 0304 	and.w	r3, r3, #4
 8010108:	b2db      	uxtb	r3, r3
 801010a:	2b00      	cmp	r3, #0
 801010c:	d001      	beq.n	8010112 <prvTCPReturn_CheckTCPWindow+0x74>
        {
            /* The low-water mark was reached, meaning there was little
             * space left.  The socket will wait until the application has read
             * or flushed the incoming data, and 'zero-window' will be
             * advertised. */
            ulSpace = 0U;
 801010e:	2300      	movs	r3, #0
 8010110:	623b      	str	r3, [r7, #32]
        }

        /* If possible, advertise an RX window size of at least 1 MSS, otherwise
         * the peer might start 'zero window probing', i.e. sending small packets
         * (1, 2, 4, 8... bytes). */
        if( ( ulSpace < pxSocket->u.xTCP.usMSS ) && ( ulFrontSpace >= pxSocket->u.xTCP.usMSS ) )
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010118:	461a      	mov	r2, r3
 801011a:	6a3b      	ldr	r3, [r7, #32]
 801011c:	4293      	cmp	r3, r2
 801011e:	d20a      	bcs.n	8010136 <prvTCPReturn_CheckTCPWindow+0x98>
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010126:	461a      	mov	r2, r3
 8010128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801012a:	4293      	cmp	r3, r2
 801012c:	d303      	bcc.n	8010136 <prvTCPReturn_CheckTCPWindow+0x98>
        {
            ulSpace = pxSocket->u.xTCP.usMSS;
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010134:	623b      	str	r3, [r7, #32]
        }

        /* Avoid overflow of the 16-bit win field. */
        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            ulWinSize = ( ulSpace >> pxSocket->u.xTCP.ucMyWinScaleFactor );
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 801013c:	461a      	mov	r2, r3
 801013e:	6a3b      	ldr	r3, [r7, #32]
 8010140:	40d3      	lsrs	r3, r2
 8010142:	61fb      	str	r3, [r7, #28]
        {
            ulWinSize = ulSpace;
        }
        #endif

        if( ulWinSize > 0xfffcU )
 8010144:	69fb      	ldr	r3, [r7, #28]
 8010146:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 801014a:	4293      	cmp	r3, r2
 801014c:	d902      	bls.n	8010154 <prvTCPReturn_CheckTCPWindow+0xb6>
        {
            ulWinSize = 0xfffcU;
 801014e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8010152:	61fb      	str	r3, [r7, #28]
        }

        pxProtocolHeaders->xTCPHeader.usWindow = FreeRTOS_htons( ( uint16_t ) ulWinSize );
 8010154:	69fb      	ldr	r3, [r7, #28]
 8010156:	b29a      	uxth	r2, r3
 8010158:	697b      	ldr	r3, [r7, #20]
 801015a:	81da      	strh	r2, [r3, #14]

        /* The new window size has been advertised, switch off the flag. */
        pxSocket->u.xTCP.bits.bWinChange = pdFALSE_UNSIGNED;
 801015c:	68fa      	ldr	r2, [r7, #12]
 801015e:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 8010162:	f023 0301 	bic.w	r3, r3, #1
 8010166:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

        /* Later on, when deciding to delay an ACK, a precise estimate is needed
         * of the free RX space.  At this moment, 'ulHighestRxAllowed' would be the
         * highest sequence number minus 1 that the socket will accept. */
        pxSocket->u.xTCP.ulHighestRxAllowed = pxTCPWindow->rx.ulCurrentSequenceNumber + ulSpace;
 801016a:	69bb      	ldr	r3, [r7, #24]
 801016c:	691a      	ldr	r2, [r3, #16]
 801016e:	6a3b      	ldr	r3, [r7, #32]
 8010170:	441a      	add	r2, r3
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	671a      	str	r2, [r3, #112]	@ 0x70
    }
 8010176:	bf00      	nop
 8010178:	3728      	adds	r7, #40	@ 0x28
 801017a:	46bd      	mov	sp, r7
 801017c:	bd80      	pop	{r7, pc}

0801017e <prvTCPReturn_SetSequenceNumber>:
 */
    void prvTCPReturn_SetSequenceNumber( FreeRTOS_Socket_t * pxSocket,
                                         const NetworkBufferDescriptor_t * pxNetworkBuffer,
                                         size_t uxIPHeaderSize,
                                         uint32_t ulLen )
    {
 801017e:	b580      	push	{r7, lr}
 8010180:	b088      	sub	sp, #32
 8010182:	af00      	add	r7, sp, #0
 8010184:	60f8      	str	r0, [r7, #12]
 8010186:	60b9      	str	r1, [r7, #8]
 8010188:	607a      	str	r2, [r7, #4]
 801018a:	603b      	str	r3, [r7, #0]
        ProtocolHeaders_t * pxProtocolHeaders;
        const TCPWindow_t * pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010192:	61fb      	str	r3, [r7, #28]

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                              &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] ) );
 8010194:	68bb      	ldr	r3, [r7, #8]
 8010196:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	330e      	adds	r3, #14
        pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 801019c:	4413      	add	r3, r2
 801019e:	61bb      	str	r3, [r7, #24]
        #if ( ipconfigTCP_KEEP_ALIVE == 1 )
            if( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED )
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 80101a6:	f003 0302 	and.w	r3, r3, #2
 80101aa:	b2db      	uxtb	r3, r3
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d018      	beq.n	80101e2 <prvTCPReturn_SetSequenceNumber+0x64>
            {
                /* Sending a keep-alive packet, send the current sequence number
                 * minus 1, which will be recognised as a keep-alive packet and
                 * responded to by acknowledging the last byte. */
                pxSocket->u.xTCP.bits.bSendKeepAlive = pdFALSE_UNSIGNED;
 80101b0:	68fa      	ldr	r2, [r7, #12]
 80101b2:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 80101b6:	f023 0302 	bic.w	r3, r3, #2
 80101ba:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxSocket->u.xTCP.bits.bWaitKeepAlive = pdTRUE_UNSIGNED;
 80101be:	68fa      	ldr	r2, [r7, #12]
 80101c0:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 80101c4:	f043 0304 	orr.w	r3, r3, #4
 80101c8:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

                pxProtocolHeaders->xTCPHeader.ulSequenceNumber = pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber - 1U;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80101d2:	1e5a      	subs	r2, r3, #1
 80101d4:	69bb      	ldr	r3, [r7, #24]
 80101d6:	605a      	str	r2, [r3, #4]
                pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( pxProtocolHeaders->xTCPHeader.ulSequenceNumber );
 80101d8:	69bb      	ldr	r3, [r7, #24]
 80101da:	685a      	ldr	r2, [r3, #4]
 80101dc:	69bb      	ldr	r3, [r7, #24]
 80101de:	605a      	str	r2, [r3, #4]
 80101e0:	e021      	b.n	8010226 <prvTCPReturn_SetSequenceNumber+0xa8>
            }
            else
        #endif /* if ( ipconfigTCP_KEEP_ALIVE == 1 ) */
        {
            pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber );
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80101e8:	69bb      	ldr	r3, [r7, #24]
 80101ea:	605a      	str	r2, [r3, #4]

            if( ( pxProtocolHeaders->xTCPHeader.ucTCPFlags & ( uint8_t ) tcpTCP_FLAG_FIN ) != 0U )
 80101ec:	69bb      	ldr	r3, [r7, #24]
 80101ee:	7b5b      	ldrb	r3, [r3, #13]
 80101f0:	f003 0301 	and.w	r3, r3, #1
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d016      	beq.n	8010226 <prvTCPReturn_SetSequenceNumber+0xa8>
            {
                /* Suppress FIN in case this packet carries earlier data to be
                 * retransmitted. */
                uint32_t ulDataLen = ( uint32_t ) ( ulLen - ( ipSIZE_OF_TCP_HEADER + uxIPHeaderSizeSocket( pxSocket ) ) );
 80101f8:	68f8      	ldr	r0, [r7, #12]
 80101fa:	f7fa fce5 	bl	800abc8 <uxIPHeaderSizeSocket>
 80101fe:	4602      	mov	r2, r0
 8010200:	683b      	ldr	r3, [r7, #0]
 8010202:	1a9b      	subs	r3, r3, r2
 8010204:	3b14      	subs	r3, #20
 8010206:	617b      	str	r3, [r7, #20]

                if( ( pxTCPWindow->ulOurSequenceNumber + ulDataLen ) != pxTCPWindow->tx.ulFINSequenceNumber )
 8010208:	69fb      	ldr	r3, [r7, #28]
 801020a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801020c:	697b      	ldr	r3, [r7, #20]
 801020e:	441a      	add	r2, r3
 8010210:	69fb      	ldr	r3, [r7, #28]
 8010212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010214:	429a      	cmp	r2, r3
 8010216:	d006      	beq.n	8010226 <prvTCPReturn_SetSequenceNumber+0xa8>
                {
                    pxProtocolHeaders->xTCPHeader.ucTCPFlags &= ( ( uint8_t ) ~tcpTCP_FLAG_FIN );
 8010218:	69bb      	ldr	r3, [r7, #24]
 801021a:	7b5b      	ldrb	r3, [r3, #13]
 801021c:	f023 0301 	bic.w	r3, r3, #1
 8010220:	b2da      	uxtb	r2, r3
 8010222:	69bb      	ldr	r3, [r7, #24]
 8010224:	735a      	strb	r2, [r3, #13]
                }
            }
        }

        /* Tell which sequence number is expected next time */
        pxProtocolHeaders->xTCPHeader.ulAckNr = FreeRTOS_htonl( pxTCPWindow->rx.ulCurrentSequenceNumber );
 8010226:	69fb      	ldr	r3, [r7, #28]
 8010228:	691a      	ldr	r2, [r3, #16]
 801022a:	69bb      	ldr	r3, [r7, #24]
 801022c:	609a      	str	r2, [r3, #8]
    }
 801022e:	bf00      	nop
 8010230:	3720      	adds	r7, #32
 8010232:	46bd      	mov	sp, r7
 8010234:	bd80      	pop	{r7, pc}

08010236 <prvTCPCreateWindow>:
 *       random starting value, are being synchronized. The sliding window manager
 *       (in FreeRTOS_TCP_WIN.c) needs to know them, along with the Maximum Segment
 *       Size (MSS).
 */
    BaseType_t prvTCPCreateWindow( FreeRTOS_Socket_t * pxSocket )
    {
 8010236:	b5b0      	push	{r4, r5, r7, lr}
 8010238:	b088      	sub	sp, #32
 801023a:	af02      	add	r7, sp, #8
 801023c:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        uint32_t ulRxWindowSize = ( uint32_t ) pxSocket->u.xTCP.uxRxWinSize;
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8010244:	617b      	str	r3, [r7, #20]
        uint32_t ulTxWindowSize = ( uint32_t ) pxSocket->u.xTCP.uxTxWinSize;
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 801024c:	613b      	str	r3, [r7, #16]
                                     ( unsigned ) pxSocket->u.xTCP.uxLittleSpace,
                                     ( unsigned ) pxSocket->u.xTCP.uxEnoughSpace,
                                     ( unsigned ) pxSocket->u.xTCP.uxRxStreamSize ) );
        }

        xReturn = xTCPWindowCreate(
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 8010254:	697b      	ldr	r3, [r7, #20]
 8010256:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 801025a:	fb02 f103 	mul.w	r1, r2, r3
 801025e:	693b      	ldr	r3, [r7, #16]
 8010260:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8010264:	fb02 f403 	mul.w	r4, r2, r3
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	f8d3 5134 	ldr.w	r5, [r3, #308]	@ 0x134
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
            &pxSocket->u.xTCP.xTCPWindow,
            ulRxWindowSize * ipconfigTCP_MSS,
            ulTxWindowSize * ipconfigTCP_MSS,
            pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber,
            pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber,
            ( uint32_t ) pxSocket->u.xTCP.usMSS );
 8010274:	687a      	ldr	r2, [r7, #4]
 8010276:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
        xReturn = xTCPWindowCreate(
 801027a:	9201      	str	r2, [sp, #4]
 801027c:	9300      	str	r3, [sp, #0]
 801027e:	462b      	mov	r3, r5
 8010280:	4622      	mov	r2, r4
 8010282:	f001 f97f 	bl	8011584 <xTCPWindowCreate>
 8010286:	60f8      	str	r0, [r7, #12]

        return xReturn;
 8010288:	68fb      	ldr	r3, [r7, #12]
    }
 801028a:	4618      	mov	r0, r3
 801028c:	3718      	adds	r7, #24
 801028e:	46bd      	mov	sp, r7
 8010290:	bdb0      	pop	{r4, r5, r7, pc}

08010292 <prvTCPPrepareConnect>:
 *       the Ethernet address of the target will be found through address resolution.
 *       In case the target IP address is not within the netmask, the hardware address
 *       of the gateway will be used.
 */
    static BaseType_t prvTCPPrepareConnect( FreeRTOS_Socket_t * pxSocket )
    {
 8010292:	b580      	push	{r7, lr}
 8010294:	b084      	sub	sp, #16
 8010296:	af00      	add	r7, sp, #0
 8010298:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdTRUE;
 801029a:	2301      	movs	r3, #1
 801029c:	60fb      	str	r3, [r7, #12]

        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	7a1b      	ldrb	r3, [r3, #8]
 80102a2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80102a6:	b2db      	uxtb	r3, r3
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d104      	bne.n	80102b6 <prvTCPPrepareConnect+0x24>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    xReturn = prvTCPPrepareConnect_IPV4( pxSocket );
 80102ac:	6878      	ldr	r0, [r7, #4]
 80102ae:	f000 fdff 	bl	8010eb0 <prvTCPPrepareConnect_IPV4>
 80102b2:	60f8      	str	r0, [r7, #12]
                    break;
 80102b4:	e000      	b.n	80102b8 <prvTCPPrepareConnect+0x26>
                    break;
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default:   /* LCOV_EXCL_LINE */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 80102b6:	bf00      	nop
        }

        return xReturn;
 80102b8:	68fb      	ldr	r3, [r7, #12]
    }
 80102ba:	4618      	mov	r0, r3
 80102bc:	3710      	adds	r7, #16
 80102be:	46bd      	mov	sp, r7
 80102c0:	bd80      	pop	{r7, pc}

080102c2 <prvWinScaleFactor>:
 * @param[in] pxSocket The socket owning the TCP connection.
 *
 * @return The scaling factor.
 */
        static uint8_t prvWinScaleFactor( const FreeRTOS_Socket_t * pxSocket )
        {
 80102c2:	b480      	push	{r7}
 80102c4:	b085      	sub	sp, #20
 80102c6:	af00      	add	r7, sp, #0
 80102c8:	6078      	str	r0, [r7, #4]
            size_t uxWinSize;
            uint8_t ucFactor;


            /* 'xTCP.uxRxWinSize' is the size of the reception window in units of MSS. */
            uxWinSize = pxSocket->u.xTCP.uxRxWinSize * ( size_t ) pxSocket->u.xTCP.usMSS;
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80102d0:	687a      	ldr	r2, [r7, #4]
 80102d2:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
 80102d6:	fb02 f303 	mul.w	r3, r2, r3
 80102da:	60fb      	str	r3, [r7, #12]
            ucFactor = 0U;
 80102dc:	2300      	movs	r3, #0
 80102de:	72fb      	strb	r3, [r7, #11]

            while( uxWinSize > 0xffffU )
 80102e0:	e005      	b.n	80102ee <prvWinScaleFactor+0x2c>
            {
                /* Divide by two and increase the binary factor by 1. */
                uxWinSize >>= 1;
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	085b      	lsrs	r3, r3, #1
 80102e6:	60fb      	str	r3, [r7, #12]
                ucFactor++;
 80102e8:	7afb      	ldrb	r3, [r7, #11]
 80102ea:	3301      	adds	r3, #1
 80102ec:	72fb      	strb	r3, [r7, #11]
            while( uxWinSize > 0xffffU )
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80102f4:	d2f5      	bcs.n	80102e2 <prvWinScaleFactor+0x20>
            FreeRTOS_debug_printf( ( "prvWinScaleFactor: uxRxWinSize %u MSS %u Factor %u\n",
                                     ( unsigned ) pxSocket->u.xTCP.uxRxWinSize,
                                     pxSocket->u.xTCP.usMSS,
                                     ucFactor ) );

            return ucFactor;
 80102f6:	7afb      	ldrb	r3, [r7, #11]
        }
 80102f8:	4618      	mov	r0, r3
 80102fa:	3714      	adds	r7, #20
 80102fc:	46bd      	mov	sp, r7
 80102fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010302:	4770      	bx	lr

08010304 <prvSetSynAckOptions>:
 *
 * @note MSS is the net size of the payload, an is always smaller than MTU.
 */
    UBaseType_t prvSetSynAckOptions( FreeRTOS_Socket_t * pxSocket,
                                     TCPHeader_t * pxTCPHeader )
    {
 8010304:	b580      	push	{r7, lr}
 8010306:	b084      	sub	sp, #16
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	6039      	str	r1, [r7, #0]
        uint16_t usMSS = pxSocket->u.xTCP.usMSS;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010314:	81fb      	strh	r3, [r7, #14]
        UBaseType_t uxOptionsLength;

        /* We send out the TCP Maximum Segment Size option with our SYN[+ACK]. */

        pxTCPHeader->ucOptdata[ 0 ] = ( uint8_t ) tcpTCP_OPT_MSS;
 8010316:	683b      	ldr	r3, [r7, #0]
 8010318:	2202      	movs	r2, #2
 801031a:	751a      	strb	r2, [r3, #20]
        pxTCPHeader->ucOptdata[ 1 ] = ( uint8_t ) tcpTCP_OPT_MSS_LEN;
 801031c:	683b      	ldr	r3, [r7, #0]
 801031e:	2204      	movs	r2, #4
 8010320:	755a      	strb	r2, [r3, #21]
        pxTCPHeader->ucOptdata[ 2 ] = ( uint8_t ) ( usMSS >> 8 );
 8010322:	89fb      	ldrh	r3, [r7, #14]
 8010324:	0a1b      	lsrs	r3, r3, #8
 8010326:	b29b      	uxth	r3, r3
 8010328:	b2da      	uxtb	r2, r3
 801032a:	683b      	ldr	r3, [r7, #0]
 801032c:	759a      	strb	r2, [r3, #22]
        pxTCPHeader->ucOptdata[ 3 ] = ( uint8_t ) ( usMSS & 0xffU );
 801032e:	89fb      	ldrh	r3, [r7, #14]
 8010330:	b2da      	uxtb	r2, r3
 8010332:	683b      	ldr	r3, [r7, #0]
 8010334:	75da      	strb	r2, [r3, #23]

        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxSocket->u.xTCP.ucMyWinScaleFactor = prvWinScaleFactor( pxSocket );
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	f7ff ffc3 	bl	80102c2 <prvWinScaleFactor>
 801033c:	4603      	mov	r3, r0
 801033e:	461a      	mov	r2, r3
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109

            pxTCPHeader->ucOptdata[ 4 ] = tcpTCP_OPT_NOOP;
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	2201      	movs	r2, #1
 801034a:	761a      	strb	r2, [r3, #24]
            pxTCPHeader->ucOptdata[ 5 ] = ( uint8_t ) ( tcpTCP_OPT_WSOPT );
 801034c:	683b      	ldr	r3, [r7, #0]
 801034e:	2203      	movs	r2, #3
 8010350:	765a      	strb	r2, [r3, #25]
            pxTCPHeader->ucOptdata[ 6 ] = ( uint8_t ) ( tcpTCP_OPT_WSOPT_LEN );
 8010352:	683b      	ldr	r3, [r7, #0]
 8010354:	2203      	movs	r2, #3
 8010356:	769a      	strb	r2, [r3, #26]
            pxTCPHeader->ucOptdata[ 7 ] = ( uint8_t ) pxSocket->u.xTCP.ucMyWinScaleFactor;
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	f893 2109 	ldrb.w	r2, [r3, #265]	@ 0x109
 801035e:	683b      	ldr	r3, [r7, #0]
 8010360:	76da      	strb	r2, [r3, #27]
            uxOptionsLength = 8U;
 8010362:	2308      	movs	r3, #8
 8010364:	60bb      	str	r3, [r7, #8]
        }
        #endif /* if ( ipconfigUSE_TCP_WIN != 0 ) */

        #if ( ipconfigUSE_TCP_WIN != 0 )
        {
            pxTCPHeader->ucOptdata[ uxOptionsLength ] = tcpTCP_OPT_NOOP;
 8010366:	683a      	ldr	r2, [r7, #0]
 8010368:	68bb      	ldr	r3, [r7, #8]
 801036a:	4413      	add	r3, r2
 801036c:	3314      	adds	r3, #20
 801036e:	2201      	movs	r2, #1
 8010370:	701a      	strb	r2, [r3, #0]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 1U ] = tcpTCP_OPT_NOOP;
 8010372:	68bb      	ldr	r3, [r7, #8]
 8010374:	3301      	adds	r3, #1
 8010376:	683a      	ldr	r2, [r7, #0]
 8010378:	4413      	add	r3, r2
 801037a:	2201      	movs	r2, #1
 801037c:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 2U ] = tcpTCP_OPT_SACK_P; /* 4: Sack-Permitted Option. */
 801037e:	68bb      	ldr	r3, [r7, #8]
 8010380:	3302      	adds	r3, #2
 8010382:	683a      	ldr	r2, [r7, #0]
 8010384:	4413      	add	r3, r2
 8010386:	2204      	movs	r2, #4
 8010388:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ uxOptionsLength + 3U ] = 2U;                /* 2: length of this option. */
 801038a:	68bb      	ldr	r3, [r7, #8]
 801038c:	3303      	adds	r3, #3
 801038e:	683a      	ldr	r2, [r7, #0]
 8010390:	4413      	add	r3, r2
 8010392:	2202      	movs	r2, #2
 8010394:	751a      	strb	r2, [r3, #20]
            uxOptionsLength += 4U;
 8010396:	68bb      	ldr	r3, [r7, #8]
 8010398:	3304      	adds	r3, #4
 801039a:	60bb      	str	r3, [r7, #8]
        }
        #endif /* ipconfigUSE_TCP_WIN == 0 */
        return uxOptionsLength; /* bytes, not words. */
 801039c:	68bb      	ldr	r3, [r7, #8]
    }
 801039e:	4618      	mov	r0, r3
 80103a0:	3710      	adds	r7, #16
 80103a2:	46bd      	mov	sp, r7
 80103a4:	bd80      	pop	{r7, pc}
	...

080103a8 <prvTCPBufferResize>:
 */
    NetworkBufferDescriptor_t * prvTCPBufferResize( const FreeRTOS_Socket_t * pxSocket,
                                                    NetworkBufferDescriptor_t * pxNetworkBuffer,
                                                    int32_t lDataLen,
                                                    UBaseType_t uxOptionsLength )
    {
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b088      	sub	sp, #32
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	60f8      	str	r0, [r7, #12]
 80103b0:	60b9      	str	r1, [r7, #8]
 80103b2:	607a      	str	r2, [r7, #4]
 80103b4:	603b      	str	r3, [r7, #0]
        NetworkBufferDescriptor_t * pxReturn;
        size_t uxNeeded;
        BaseType_t xResize;

        if( xBufferAllocFixedSize != pdFALSE )
 80103b6:	4b3c      	ldr	r3, [pc, #240]	@ (80104a8 <prvTCPBufferResize+0x100>)
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d00b      	beq.n	80103d6 <prvTCPBufferResize+0x2e>
        {
            /* Network buffers are created with a fixed size and can hold the largest
             * MTU. */
            uxNeeded = ( size_t ) ipTOTAL_ETHERNET_FRAME_SIZE;
 80103be:	f240 53f2 	movw	r3, #1522	@ 0x5f2
 80103c2:	61bb      	str	r3, [r7, #24]

            /* and therefore, the buffer won't be too small.
             * Only ask for a new network buffer in case none was supplied. */
            if( pxNetworkBuffer == NULL )
 80103c4:	68bb      	ldr	r3, [r7, #8]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d102      	bne.n	80103d0 <prvTCPBufferResize+0x28>
            {
                xResize = pdTRUE;
 80103ca:	2301      	movs	r3, #1
 80103cc:	617b      	str	r3, [r7, #20]
 80103ce:	e020      	b.n	8010412 <prvTCPBufferResize+0x6a>
            }
            else
            {
                xResize = pdFALSE;
 80103d0:	2300      	movs	r3, #0
 80103d2:	617b      	str	r3, [r7, #20]
 80103d4:	e01d      	b.n	8010412 <prvTCPBufferResize+0x6a>
        }
        else
        {
            /* Network buffers are created with a variable size. See if it must
             * grow. */
            uxNeeded = ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 80103d6:	68f8      	ldr	r0, [r7, #12]
 80103d8:	f7fa fbf6 	bl	800abc8 <uxIPHeaderSizeSocket>
 80103dc:	4602      	mov	r2, r0
 80103de:	683b      	ldr	r3, [r7, #0]
 80103e0:	4413      	add	r3, r2
 80103e2:	3322      	adds	r3, #34	@ 0x22
 80103e4:	61bb      	str	r3, [r7, #24]
            uxNeeded += ( size_t ) lDataLen;
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	69ba      	ldr	r2, [r7, #24]
 80103ea:	4413      	add	r3, r2
 80103ec:	61bb      	str	r3, [r7, #24]

            if( uxNeeded < sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) )
 80103ee:	69bb      	ldr	r3, [r7, #24]
 80103f0:	2b59      	cmp	r3, #89	@ 0x59
 80103f2:	d801      	bhi.n	80103f8 <prvTCPBufferResize+0x50>
            {
                uxNeeded = sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 80103f4:	235a      	movs	r3, #90	@ 0x5a
 80103f6:	61bb      	str	r3, [r7, #24]
            }

            /* In case we were called from a TCP timer event, a buffer must be
             *  created.  Otherwise, test 'xDataLength' of the provided buffer. */
            if( ( pxNetworkBuffer == NULL ) || ( pxNetworkBuffer->xDataLength < uxNeeded ) )
 80103f8:	68bb      	ldr	r3, [r7, #8]
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d004      	beq.n	8010408 <prvTCPBufferResize+0x60>
 80103fe:	68bb      	ldr	r3, [r7, #8]
 8010400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010402:	69ba      	ldr	r2, [r7, #24]
 8010404:	429a      	cmp	r2, r3
 8010406:	d902      	bls.n	801040e <prvTCPBufferResize+0x66>
            {
                xResize = pdTRUE;
 8010408:	2301      	movs	r3, #1
 801040a:	617b      	str	r3, [r7, #20]
 801040c:	e001      	b.n	8010412 <prvTCPBufferResize+0x6a>
            }
            else
            {
                xResize = pdFALSE;
 801040e:	2300      	movs	r3, #0
 8010410:	617b      	str	r3, [r7, #20]
            }
        }

        if( xResize != pdFALSE )
 8010412:	697b      	ldr	r3, [r7, #20]
 8010414:	2b00      	cmp	r3, #0
 8010416:	d023      	beq.n	8010460 <prvTCPBufferResize+0xb8>
        {
            /* The caller didn't provide a network buffer or the provided buffer is
             * too small.  As we must send-out a data packet, a buffer will be created
             * here. */
            pxReturn = pxGetNetworkBufferWithDescriptor( uxNeeded, 0U );
 8010418:	2100      	movs	r1, #0
 801041a:	69b8      	ldr	r0, [r7, #24]
 801041c:	f002 f952 	bl	80126c4 <pxGetNetworkBufferWithDescriptor>
 8010420:	61f8      	str	r0, [r7, #28]

            if( pxReturn != NULL )
 8010422:	69fb      	ldr	r3, [r7, #28]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d03a      	beq.n	801049e <prvTCPBufferResize+0xf6>
            {
                /* Set the actual packet size, in case the returned buffer is larger. */
                pxReturn->xDataLength = uxNeeded;
 8010428:	69fb      	ldr	r3, [r7, #28]
 801042a:	69ba      	ldr	r2, [r7, #24]
 801042c:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Copy the existing data to the new created buffer. */
                if( pxNetworkBuffer != NULL )
 801042e:	68bb      	ldr	r3, [r7, #8]
 8010430:	2b00      	cmp	r3, #0
 8010432:	d00c      	beq.n	801044e <prvTCPBufferResize+0xa6>
                {
                    /* Either from the previous buffer... */
                    ( void ) memcpy( pxReturn->pucEthernetBuffer, pxNetworkBuffer->pucEthernetBuffer, pxNetworkBuffer->xDataLength );
 8010434:	69fb      	ldr	r3, [r7, #28]
 8010436:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8010438:	68bb      	ldr	r3, [r7, #8]
 801043a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801043c:	68bb      	ldr	r3, [r7, #8]
 801043e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010440:	461a      	mov	r2, r3
 8010442:	f008 f9f0 	bl	8018826 <memcpy>

                    /* ...and release it. */
                    vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8010446:	68b8      	ldr	r0, [r7, #8]
 8010448:	f002 f9e8 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
 801044c:	e027      	b.n	801049e <prvTCPBufferResize+0xf6>
                }
                else
                {
                    /* Or from the socket field 'xTCP.xPacket'. */
                    ( void ) memcpy( pxReturn->pucEthernetBuffer, pxSocket->u.xTCP.xPacket.u.ucLastPacket, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 801044e:	69fb      	ldr	r3, [r7, #28]
 8010450:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	33ae      	adds	r3, #174	@ 0xae
 8010456:	225a      	movs	r2, #90	@ 0x5a
 8010458:	4619      	mov	r1, r3
 801045a:	f008 f9e4 	bl	8018826 <memcpy>
 801045e:	e01e      	b.n	801049e <prvTCPBufferResize+0xf6>
            }
        }
        else
        {
            /* xResize is false, the network buffer provided was big enough. */
            configASSERT( pxNetworkBuffer != NULL ); /* LCOV_EXCL_BR_LINE this branch will not be covered, since it would never be NULL. to tell lint: when xResize is false, pxNetworkBuffer is not NULL. */
 8010460:	68bb      	ldr	r3, [r7, #8]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d10d      	bne.n	8010482 <prvTCPBufferResize+0xda>
	__asm volatile
 8010466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801046a:	b672      	cpsid	i
 801046c:	f383 8811 	msr	BASEPRI, r3
 8010470:	f3bf 8f6f 	isb	sy
 8010474:	f3bf 8f4f 	dsb	sy
 8010478:	b662      	cpsie	i
 801047a:	613b      	str	r3, [r7, #16]
}
 801047c:	bf00      	nop
 801047e:	bf00      	nop
 8010480:	e7fd      	b.n	801047e <prvTCPBufferResize+0xd6>
            pxReturn = pxNetworkBuffer;
 8010482:	68bb      	ldr	r3, [r7, #8]
 8010484:	61fb      	str	r3, [r7, #28]

            pxNetworkBuffer->xDataLength = ( size_t ) ( ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength ) + ( size_t ) lDataLen;
 8010486:	68f8      	ldr	r0, [r7, #12]
 8010488:	f7fa fb9e 	bl	800abc8 <uxIPHeaderSizeSocket>
 801048c:	4602      	mov	r2, r0
 801048e:	683b      	ldr	r3, [r7, #0]
 8010490:	441a      	add	r2, r3
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	4413      	add	r3, r2
 8010496:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 801049a:	68bb      	ldr	r3, [r7, #8]
 801049c:	629a      	str	r2, [r3, #40]	@ 0x28
        }

        return pxReturn;
 801049e:	69fb      	ldr	r3, [r7, #28]
    }
 80104a0:	4618      	mov	r0, r3
 80104a2:	3720      	adds	r7, #32
 80104a4:	46bd      	mov	sp, r7
 80104a6:	bd80      	pop	{r7, pc}
 80104a8:	08019a24 	.word	0x08019a24

080104ac <prvTCPReturn_SetEndPoint>:
 * @param[in] uxIPHeaderSize The size of the IP-header, which depends on the IP-type.
 */
    void prvTCPReturn_SetEndPoint( const FreeRTOS_Socket_t * pxSocket,
                                   NetworkBufferDescriptor_t * pxNetworkBuffer,
                                   size_t uxIPHeaderSize )
    {
 80104ac:	b580      	push	{r7, lr}
 80104ae:	b086      	sub	sp, #24
 80104b0:	af00      	add	r7, sp, #0
 80104b2:	60f8      	str	r0, [r7, #12]
 80104b4:	60b9      	str	r1, [r7, #8]
 80104b6:	607a      	str	r2, [r7, #4]
        #if ( ipconfigUSE_IPv4 != 0 )
            const IPHeader_t * pxIPHeader = NULL;
 80104b8:	2300      	movs	r3, #0
 80104ba:	617b      	str	r3, [r7, #20]
        #endif
        #if ( ipconfigUSE_IPv6 != 0 )
            const IPHeader_IPv6_t * pxIPHeader_IPv6 = NULL;
        #endif

        if( ( pxSocket != NULL ) && ( pxSocket->pxEndPoint != NULL ) )
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d008      	beq.n	80104d4 <prvTCPReturn_SetEndPoint+0x28>
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d004      	beq.n	80104d4 <prvTCPReturn_SetEndPoint+0x28>
        {
            pxNetworkBuffer->pxEndPoint = pxSocket->pxEndPoint;
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80104ce:	68bb      	ldr	r3, [r7, #8]
 80104d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80104d2:	e014      	b.n	80104fe <prvTCPReturn_SetEndPoint+0x52>
        }
        else
        {
            FreeRTOS_printf( ( "prvTCPReturnPacket: No pxEndPoint yet?\n" ) );

            switch( uxIPHeaderSize )
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	2b14      	cmp	r3, #20
 80104d8:	d10c      	bne.n	80104f4 <prvTCPReturn_SetEndPoint+0x48>
                        /*_RB_ Was FreeRTOS_FindEndPointOnIP_IPv4() but changed to FreeRTOS_FindEndPointOnNetMask()
                         * as it is using the destination address.  I'm confused here as sometimes the addresses are swapped. */
                        /* MISRA Ref 11.3.1 [Misaligned access] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                        /* coverity[misra_c_2012_rule_11_3_violation] */
                        pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 80104da:	68bb      	ldr	r3, [r7, #8]
 80104dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104de:	330e      	adds	r3, #14
 80104e0:	617b      	str	r3, [r7, #20]
                        pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( pxIPHeader->ulDestinationIPAddress );
 80104e2:	697b      	ldr	r3, [r7, #20]
 80104e4:	691b      	ldr	r3, [r3, #16]
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7fb fdb0 	bl	800c04c <FreeRTOS_FindEndPointOnNetMask>
 80104ec:	4602      	mov	r2, r0
 80104ee:	68bb      	ldr	r3, [r7, #8]
 80104f0:	631a      	str	r2, [r3, #48]	@ 0x30
                        {
                            FreeRTOS_printf( ( "prvTCPReturnPacket: no such end-point %xip => %xip\n",
                                               ( unsigned int ) FreeRTOS_ntohl( pxIPHeader->ulSourceIPAddress ),
                                               ( unsigned int ) FreeRTOS_ntohl( pxIPHeader->ulDestinationIPAddress ) ) );
                        }
                        break;
 80104f2:	e003      	b.n	80104fc <prvTCPReturn_SetEndPoint+0x50>
                        break;
                #endif /* ( ipconfigUSE_IPv6 != 0 ) */

                default:
                    /* Shouldn't reach here */
                    pxNetworkBuffer->pxEndPoint = NULL;
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	2200      	movs	r2, #0
 80104f8:	631a      	str	r2, [r3, #48]	@ 0x30
                    break;
 80104fa:	bf00      	nop
                FreeRTOS_printf( ( "prvTCPReturnPacket: packet's end-point %02x-%02x\n",
                                   pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes[ 4 ],
                                   pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes[ 5 ] ) );
            }
        }
    }
 80104fc:	bf00      	nop
 80104fe:	bf00      	nop
 8010500:	3718      	adds	r7, #24
 8010502:	46bd      	mov	sp, r7
 8010504:	bd80      	pop	{r7, pc}

08010506 <prvTCPPrepareSend>:
 *         is returned in case of any error.
 */
    int32_t prvTCPPrepareSend( FreeRTOS_Socket_t * pxSocket,
                               NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                               UBaseType_t uxOptionsLength )
    {
 8010506:	b580      	push	{r7, lr}
 8010508:	b096      	sub	sp, #88	@ 0x58
 801050a:	af02      	add	r7, sp, #8
 801050c:	60f8      	str	r0, [r7, #12]
 801050e:	60b9      	str	r1, [r7, #8]
 8010510:	607a      	str	r2, [r7, #4]
        size_t uxOffset;
        uint32_t ulDataGot, ulDistance;
        TCPWindow_t * pxTCPWindow;
        NetworkBufferDescriptor_t * pxNewBuffer;
        int32_t lStreamPos;
        UBaseType_t uxIntermediateResult = 0;
 8010512:	2300      	movs	r3, #0
 8010514:	63fb      	str	r3, [r7, #60]	@ 0x3c

        if( ( *ppxNetworkBuffer ) != NULL )
 8010516:	68bb      	ldr	r3, [r7, #8]
 8010518:	681b      	ldr	r3, [r3, #0]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d004      	beq.n	8010528 <prvTCPPrepareSend+0x22>
        {
            /* A network buffer descriptor was already supplied */
            pucEthernetBuffer = ( *ppxNetworkBuffer )->pucEthernetBuffer;
 801051e:	68bb      	ldr	r3, [r7, #8]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010524:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010526:	e002      	b.n	801052e <prvTCPPrepareSend+0x28>
        }
        else
        {
            /* For now let it point to the last packet header */
            pucEthernetBuffer = pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	33ae      	adds	r3, #174	@ 0xae
 801052c:	64bb      	str	r3, [r7, #72]	@ 0x48
        /* Map the ethernet buffer onto the ProtocolHeader_t struct for easy access to the fields. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 801052e:	68f8      	ldr	r0, [r7, #12]
 8010530:	f7fa fb4a 	bl	800abc8 <uxIPHeaderSizeSocket>
 8010534:	4603      	mov	r3, r0
 8010536:	330e      	adds	r3, #14
 8010538:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801053a:	4413      	add	r3, r2
 801053c:	647b      	str	r3, [r7, #68]	@ 0x44
        pxTCPWindow = &( pxSocket->u.xTCP.xTCPWindow );
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010544:	63bb      	str	r3, [r7, #56]	@ 0x38
        lDataLen = 0;
 8010546:	2300      	movs	r3, #0
 8010548:	64fb      	str	r3, [r7, #76]	@ 0x4c
        lStreamPos = 0;
 801054a:	2300      	movs	r3, #0
 801054c:	613b      	str	r3, [r7, #16]
        pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_ACK;
 801054e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010550:	7b5b      	ldrb	r3, [r3, #13]
 8010552:	f043 0310 	orr.w	r3, r3, #16
 8010556:	b2da      	uxtb	r2, r3
 8010558:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801055a:	735a      	strb	r2, [r3, #13]

        if( pxSocket->u.xTCP.txStream != NULL )
 801055c:	68fb      	ldr	r3, [r7, #12]
 801055e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010562:	2b00      	cmp	r3, #0
 8010564:	f000 808d 	beq.w	8010682 <prvTCPPrepareSend+0x17c>
        {
            /* ulTCPWindowTxGet will return the amount of data which may be sent
             * along with the position in the txStream.
             * Why check for MSS > 1 ?
             * Because some TCP-stacks (like uIP) use it for flow-control. */
            if( pxSocket->u.xTCP.usMSS > 1U )
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 801056e:	2b01      	cmp	r3, #1
 8010570:	d90a      	bls.n	8010588 <prvTCPPrepareSend+0x82>
            {
                lDataLen = ( int32_t ) ulTCPWindowTxGet( pxTCPWindow, pxSocket->u.xTCP.ulWindowSize, &lStreamPos );
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 8010578:	f107 0210 	add.w	r2, r7, #16
 801057c:	4619      	mov	r1, r3
 801057e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010580:	f001 fbdf 	bl	8011d42 <ulTCPWindowTxGet>
 8010584:	4603      	mov	r3, r0
 8010586:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            if( lDataLen > 0 )
 8010588:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801058a:	2b00      	cmp	r3, #0
 801058c:	dd79      	ble.n	8010682 <prvTCPPrepareSend+0x17c>
            {
                /* Check if the current network buffer is big enough, if not,
                 * resize it. */
                pxNewBuffer = prvTCPBufferResize( pxSocket, *ppxNetworkBuffer, lDataLen, uxOptionsLength );
 801058e:	68bb      	ldr	r3, [r7, #8]
 8010590:	6819      	ldr	r1, [r3, #0]
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010596:	68f8      	ldr	r0, [r7, #12]
 8010598:	f7ff ff06 	bl	80103a8 <prvTCPBufferResize>
 801059c:	6378      	str	r0, [r7, #52]	@ 0x34

                if( pxNewBuffer != NULL )
 801059e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d06b      	beq.n	801067c <prvTCPPrepareSend+0x176>
                {
                    *ppxNetworkBuffer = pxNewBuffer;
 80105a4:	68bb      	ldr	r3, [r7, #8]
 80105a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80105a8:	601a      	str	r2, [r3, #0]
                    pucEthernetBuffer = pxNewBuffer->pucEthernetBuffer;
 80105aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105ae:	64bb      	str	r3, [r7, #72]	@ 0x48
                     * access to the fields. */

                    /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    pxProtocolHeaders = ( ( ProtocolHeaders_t * ) &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) ] ) );
 80105b0:	68f8      	ldr	r0, [r7, #12]
 80105b2:	f7fa fb09 	bl	800abc8 <uxIPHeaderSizeSocket>
 80105b6:	4603      	mov	r3, r0
 80105b8:	330e      	adds	r3, #14
 80105ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80105bc:	4413      	add	r3, r2
 80105be:	647b      	str	r3, [r7, #68]	@ 0x44

                    pucSendData = &( pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength ] );
 80105c0:	68f8      	ldr	r0, [r7, #12]
 80105c2:	f7fa fb01 	bl	800abc8 <uxIPHeaderSizeSocket>
 80105c6:	4602      	mov	r2, r0
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	4413      	add	r3, r2
 80105cc:	3322      	adds	r3, #34	@ 0x22
 80105ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80105d0:	4413      	add	r3, r2
 80105d2:	633b      	str	r3, [r7, #48]	@ 0x30

                    /* Translate the position in txStream to an offset from the tail
                     * marker. */
                    uxOffset = uxStreamBufferDistance( pxSocket->u.xTCP.txStream, pxSocket->u.xTCP.txStream->uxTail, ( size_t ) lStreamPos );
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	693a      	ldr	r2, [r7, #16]
 80105e4:	4619      	mov	r1, r3
 80105e6:	f7fd fd74 	bl	800e0d2 <uxStreamBufferDistance>
 80105ea:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* Here data is copied from the txStream in 'peek' mode.  Only
                     * when the packets are acked, the tail marker will be updated. */
                    ulDataGot = ( uint32_t ) uxStreamBufferGet( pxSocket->u.xTCP.txStream, uxOffset, pucSendData, ( size_t ) lDataLen, pdTRUE );
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 80105f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80105f4:	2201      	movs	r2, #1
 80105f6:	9200      	str	r2, [sp, #0]
 80105f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80105fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80105fc:	f7fd fec7 	bl	800e38e <uxStreamBufferGet>
 8010600:	62b8      	str	r0, [r7, #40]	@ 0x28
                    }
                    #endif

                    /* If the owner of the socket requests a closure, add the FIN
                     * flag to the last packet. */
                    if( pxSocket->u.xTCP.bits.bCloseRequested != pdFALSE_UNSIGNED )
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8010608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801060c:	b2db      	uxtb	r3, r3
 801060e:	2b00      	cmp	r3, #0
 8010610:	d037      	beq.n	8010682 <prvTCPPrepareSend+0x17c>
                    {
                        ulDistance = ( uint32_t ) uxStreamBufferDistance( pxSocket->u.xTCP.txStream, ( size_t ) lStreamPos, pxSocket->u.xTCP.txStream->uxHead );
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 8010618:	693b      	ldr	r3, [r7, #16]
 801061a:	4619      	mov	r1, r3
 801061c:	68fb      	ldr	r3, [r7, #12]
 801061e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010622:	689b      	ldr	r3, [r3, #8]
 8010624:	461a      	mov	r2, r3
 8010626:	f7fd fd54 	bl	800e0d2 <uxStreamBufferDistance>
 801062a:	6278      	str	r0, [r7, #36]	@ 0x24

                        if( ulDistance == ulDataGot )
 801062c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801062e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010630:	429a      	cmp	r2, r3
 8010632:	d126      	bne.n	8010682 <prvTCPPrepareSend+0x17c>
                        {
                            #if ( ipconfigHAS_DEBUG_PRINTF == 1 )
                            {
                                /* the order of volatile accesses is undefined
                                 *  so such workaround */
                                size_t uxHead = pxSocket->u.xTCP.txStream->uxHead;
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801063a:	689b      	ldr	r3, [r3, #8]
 801063c:	623b      	str	r3, [r7, #32]
                                size_t uxMid = pxSocket->u.xTCP.txStream->uxMid;
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010644:	685b      	ldr	r3, [r3, #4]
 8010646:	61fb      	str	r3, [r7, #28]
                                size_t uxTail = pxSocket->u.xTCP.txStream->uxTail;
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	61bb      	str	r3, [r7, #24]
                            #endif /* if ( ipconfigHAS_DEBUG_PRINTF == 1 ) */

                            /* Although the socket sends a FIN, it will stay in
                             * ESTABLISHED until all current data has been received or
                             * delivered. */
                            pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_FIN;
 8010652:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010654:	7b5b      	ldrb	r3, [r3, #13]
 8010656:	f043 0301 	orr.w	r3, r3, #1
 801065a:	b2da      	uxtb	r2, r3
 801065c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801065e:	735a      	strb	r2, [r3, #13]
                            pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->ulOurSequenceNumber + ( uint32_t ) lDataLen;
 8010660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010664:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010666:	441a      	add	r2, r3
 8010668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801066a:	625a      	str	r2, [r3, #36]	@ 0x24
                            pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 801066c:	68fa      	ldr	r2, [r7, #12]
 801066e:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 8010672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010676:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
 801067a:	e002      	b.n	8010682 <prvTCPPrepareSend+0x17c>
                        }
                    }
                }
                else
                {
                    lDataLen = -1;
 801067c:	f04f 33ff 	mov.w	r3, #4294967295
 8010680:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }
            }
        }

        if( ( lDataLen >= 0 ) && ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) )
 8010682:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010684:	2b00      	cmp	r3, #0
 8010686:	db7e      	blt.n	8010786 <prvTCPPrepareSend+0x280>
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 801068e:	2b05      	cmp	r3, #5
 8010690:	d179      	bne.n	8010786 <prvTCPPrepareSend+0x280>
        {
            /* See if the socket owner wants to shutdown this connection. */
            if( ( pxSocket->u.xTCP.bits.bUserShutdown != pdFALSE_UNSIGNED ) &&
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 8010698:	f003 0320 	and.w	r3, r3, #32
 801069c:	b2db      	uxtb	r3, r3
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d029      	beq.n	80106f6 <prvTCPPrepareSend+0x1f0>
                ( xTCPWindowTxDone( pxTCPWindow ) != pdFALSE ) )
 80106a2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80106a4:	f001 fa19 	bl	8011ada <xTCPWindowTxDone>
 80106a8:	4603      	mov	r3, r0
            if( ( pxSocket->u.xTCP.bits.bUserShutdown != pdFALSE_UNSIGNED ) &&
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d023      	beq.n	80106f6 <prvTCPPrepareSend+0x1f0>
            {
                pxSocket->u.xTCP.bits.bUserShutdown = pdFALSE_UNSIGNED;
 80106ae:	68fa      	ldr	r2, [r7, #12]
 80106b0:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 80106b4:	f023 0320 	bic.w	r3, r3, #32
 80106b8:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
                pxProtocolHeaders->xTCPHeader.ucTCPFlags |= tcpTCP_FLAG_FIN;
 80106bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106be:	7b5b      	ldrb	r3, [r3, #13]
 80106c0:	f043 0301 	orr.w	r3, r3, #1
 80106c4:	b2da      	uxtb	r2, r3
 80106c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80106c8:	735a      	strb	r2, [r3, #13]
                pxSocket->u.xTCP.bits.bFinSent = pdTRUE_UNSIGNED;
 80106ca:	68fa      	ldr	r2, [r7, #12]
 80106cc:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 80106d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80106d4:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxSocket->u.xTCP.bits.bWinChange = pdTRUE_UNSIGNED;
 80106d8:	68fa      	ldr	r2, [r7, #12]
 80106da:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 80106de:	f043 0301 	orr.w	r3, r3, #1
 80106e2:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                pxTCPWindow->tx.ulFINSequenceNumber = pxTCPWindow->tx.ulCurrentSequenceNumber;
 80106e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106e8:	6a1a      	ldr	r2, [r3, #32]
 80106ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106ec:	625a      	str	r2, [r3, #36]	@ 0x24
                vTCPStateChange( pxSocket, eFIN_WAIT_1 );
 80106ee:	2106      	movs	r1, #6
 80106f0:	68f8      	ldr	r0, [r7, #12]
 80106f2:	f7fd ffc5 	bl	800e680 <vTCPStateChange>
            }

            #if ( ipconfigTCP_KEEP_ALIVE != 0 )
            {
                if( pxSocket->u.xTCP.ucKeepRepCount > 3U ) /*_RB_ Magic number. */
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80106fc:	2b03      	cmp	r3, #3
 80106fe:	d906      	bls.n	801070e <prvTCPPrepareSend+0x208>
                {
                    FreeRTOS_debug_printf( ( "keep-alive: giving up %xip:%u\n",
                                             ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, /* IP address of remote machine. */
                                             pxSocket->u.xTCP.usRemotePort ) );                 /* Port on remote machine. */
                    vTCPStateChange( pxSocket, eCLOSE_WAIT );
 8010700:	2108      	movs	r1, #8
 8010702:	68f8      	ldr	r0, [r7, #12]
 8010704:	f7fd ffbc 	bl	800e680 <vTCPStateChange>
                    lDataLen = -1;
 8010708:	f04f 33ff 	mov.w	r3, #4294967295
 801070c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }

                if( ( lDataLen == 0 ) && ( pxSocket->u.xTCP.bits.bWinChange == pdFALSE_UNSIGNED ) )
 801070e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010710:	2b00      	cmp	r3, #0
 8010712:	d138      	bne.n	8010786 <prvTCPPrepareSend+0x280>
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 801071a:	f003 0301 	and.w	r3, r3, #1
 801071e:	b2db      	uxtb	r3, r3
 8010720:	2b00      	cmp	r3, #0
 8010722:	d130      	bne.n	8010786 <prvTCPPrepareSend+0x280>
                {
                    /* If there is no data to be sent, and no window-update message,
                     * we might want to send a keep-alive message. */
                    TickType_t xAge = xTaskGetTickCount() - pxSocket->u.xTCP.xLastAliveTime;
 8010724:	f005 fe1c 	bl	8016360 <xTaskGetTickCount>
 8010728:	4602      	mov	r2, r0
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010730:	1ad3      	subs	r3, r2, r3
 8010732:	617b      	str	r3, [r7, #20]
                    TickType_t xMax;
                    xMax = ( ( TickType_t ) ipconfigTCP_KEEP_ALIVE_INTERVAL * ( TickType_t ) configTICK_RATE_HZ );
 8010734:	f247 5330 	movw	r3, #30000	@ 0x7530
 8010738:	643b      	str	r3, [r7, #64]	@ 0x40

                    if( pxSocket->u.xTCP.ucKeepRepCount != 0U )
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010740:	2b00      	cmp	r3, #0
 8010742:	d002      	beq.n	801074a <prvTCPPrepareSend+0x244>
                    {
                        xMax = 3U * configTICK_RATE_HZ;
 8010744:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8010748:	643b      	str	r3, [r7, #64]	@ 0x40
                    }

                    if( xAge > xMax )
 801074a:	697a      	ldr	r2, [r7, #20]
 801074c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801074e:	429a      	cmp	r2, r3
 8010750:	d919      	bls.n	8010786 <prvTCPPrepareSend+0x280>
                    {
                        pxSocket->u.xTCP.xLastAliveTime = xTaskGetTickCount();
 8010752:	f005 fe05 	bl	8016360 <xTaskGetTickCount>
 8010756:	4602      	mov	r2, r0
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
                                                     ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4,
                                                     pxSocket->u.xTCP.usRemotePort,
                                                     pxSocket->u.xTCP.ucKeepRepCount ) );
                        }

                        pxSocket->u.xTCP.bits.bSendKeepAlive = pdTRUE_UNSIGNED;
 801075e:	68fa      	ldr	r2, [r7, #12]
 8010760:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 8010764:	f043 0302 	orr.w	r3, r3, #2
 8010768:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d
                        pxSocket->u.xTCP.usTimeout = ( ( uint16_t ) pdMS_TO_TICKS( 2500U ) );
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8010772:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                        pxSocket->u.xTCP.ucKeepRepCount++;
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801077c:	3301      	adds	r3, #1
 801077e:	b2da      	uxtb	r2, r3
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
                }
            }
            #endif /* ipconfigTCP_KEEP_ALIVE */
        }

        if( lDataLen >= 0 )
 8010786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010788:	2b00      	cmp	r3, #0
 801078a:	db3e      	blt.n	801080a <prvTCPPrepareSend+0x304>
        {
            /* Anything to send, a change of the advertised window size, or maybe send a
             * keep-alive message? */
            if( ( lDataLen > 0 ) ||
 801078c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801078e:	2b00      	cmp	r3, #0
 8010790:	dc0f      	bgt.n	80107b2 <prvTCPPrepareSend+0x2ac>
                ( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8010798:	f003 0301 	and.w	r3, r3, #1
 801079c:	b2db      	uxtb	r3, r3
            if( ( lDataLen > 0 ) ||
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d107      	bne.n	80107b2 <prvTCPPrepareSend+0x2ac>
                ( pxSocket->u.xTCP.bits.bSendKeepAlive != pdFALSE_UNSIGNED ) )
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 80107a8:	f003 0302 	and.w	r3, r3, #2
 80107ac:	b2db      	uxtb	r3, r3
                ( pxSocket->u.xTCP.bits.bWinChange != pdFALSE_UNSIGNED ) ||
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d02b      	beq.n	801080a <prvTCPPrepareSend+0x304>
            {
                pxProtocolHeaders->xTCPHeader.ucTCPFlags &= ( ( uint8_t ) ~tcpTCP_FLAG_PSH );
 80107b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107b4:	7b5b      	ldrb	r3, [r3, #13]
 80107b6:	f023 0308 	bic.w	r3, r3, #8
 80107ba:	b2da      	uxtb	r2, r3
 80107bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107be:	735a      	strb	r2, [r3, #13]
                pxProtocolHeaders->xTCPHeader.ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 ); /*_RB_ "2" needs comment. */
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	b2db      	uxtb	r3, r3
 80107c4:	3314      	adds	r3, #20
 80107c6:	b2db      	uxtb	r3, r3
 80107c8:	009b      	lsls	r3, r3, #2
 80107ca:	b2da      	uxtb	r2, r3
 80107cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107ce:	731a      	strb	r2, [r3, #12]

                pxProtocolHeaders->xTCPHeader.ucTCPFlags |= ( uint8_t ) tcpTCP_FLAG_ACK;
 80107d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107d2:	7b5b      	ldrb	r3, [r3, #13]
 80107d4:	f043 0310 	orr.w	r3, r3, #16
 80107d8:	b2da      	uxtb	r2, r3
 80107da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107dc:	735a      	strb	r2, [r3, #13]

                if( lDataLen != 0L )
 80107de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d006      	beq.n	80107f2 <prvTCPPrepareSend+0x2ec>
                {
                    pxProtocolHeaders->xTCPHeader.ucTCPFlags |= ( uint8_t ) tcpTCP_FLAG_PSH;
 80107e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107e6:	7b5b      	ldrb	r3, [r3, #13]
 80107e8:	f043 0308 	orr.w	r3, r3, #8
 80107ec:	b2da      	uxtb	r2, r3
 80107ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107f0:	735a      	strb	r2, [r3, #13]
                }

                uxIntermediateResult = uxIPHeaderSizeSocket( pxSocket ) + ipSIZE_OF_TCP_HEADER + uxOptionsLength;
 80107f2:	68f8      	ldr	r0, [r7, #12]
 80107f4:	f7fa f9e8 	bl	800abc8 <uxIPHeaderSizeSocket>
 80107f8:	4602      	mov	r2, r0
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	4413      	add	r3, r2
 80107fe:	3314      	adds	r3, #20
 8010800:	63fb      	str	r3, [r7, #60]	@ 0x3c
                lDataLen += ( int32_t ) uxIntermediateResult;
 8010802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010804:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010806:	4413      	add	r3, r2
 8010808:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

        return lDataLen;
 801080a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    }
 801080c:	4618      	mov	r0, r3
 801080e:	3750      	adds	r7, #80	@ 0x50
 8010810:	46bd      	mov	sp, r7
 8010812:	bd80      	pop	{r7, pc}

08010814 <prvTCPAddTxData>:
 *        this data to the windowing system to it can be transmitted.
 *
 * @param[in] pxSocket The socket owning the connection.
 */
    void prvTCPAddTxData( FreeRTOS_Socket_t * pxSocket )
    {
 8010814:	b580      	push	{r7, lr}
 8010816:	b084      	sub	sp, #16
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
         * the sliding window.
         *
         * uxStreamBufferMidSpace() returns the distance between rxHead and rxMid.  It
         * contains new Tx data which has not been passed to the sliding window yet.
         * The oldest data not-yet-confirmed can be found at rxTail. */
        lLength = ( int32_t ) uxStreamBufferMidSpace( pxSocket->u.xTCP.txStream );
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010822:	4618      	mov	r0, r3
 8010824:	f7fd fca6 	bl	800e174 <uxStreamBufferMidSpace>
 8010828:	4603      	mov	r3, r0
 801082a:	60fb      	str	r3, [r7, #12]

        if( lLength > 0 )
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	2b00      	cmp	r3, #0
 8010830:	dd1a      	ble.n	8010868 <prvTCPAddTxData+0x54>
             * window manager, so it can start transmitting them.
             *
             * Hand over the new data to the sliding window handler.  It will be
             * split-up in chunks of 1460 bytes each (or less, depending on
             * ipconfigTCP_MSS). */
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	f503 7092 	add.w	r0, r3, #292	@ 0x124
 8010838:	68f9      	ldr	r1, [r7, #12]
                                      ( uint32_t ) lLength,
                                      ( int32_t ) pxSocket->u.xTCP.txStream->uxMid,
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010840:	685b      	ldr	r3, [r3, #4]
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 8010842:	461a      	mov	r2, r3
                                      ( int32_t ) pxSocket->u.xTCP.txStream->LENGTH );
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801084a:	691b      	ldr	r3, [r3, #16]
            lCount = lTCPWindowTxAdd( &pxSocket->u.xTCP.xTCPWindow,
 801084c:	f001 f8bd 	bl	80119ca <lTCPWindowTxAdd>
 8010850:	60b8      	str	r0, [r7, #8]

            /* Move the rxMid pointer forward up to rxHead. */
            if( lCount > 0 )
 8010852:	68bb      	ldr	r3, [r7, #8]
 8010854:	2b00      	cmp	r3, #0
 8010856:	dd07      	ble.n	8010868 <prvTCPAddTxData+0x54>
            {
                vStreamBufferMoveMid( pxSocket->u.xTCP.txStream, ( size_t ) lCount );
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801085e:	68ba      	ldr	r2, [r7, #8]
 8010860:	4611      	mov	r1, r2
 8010862:	4618      	mov	r0, r3
 8010864:	f7fd fcad 	bl	800e1c2 <vStreamBufferMoveMid>
            }
        }
    }
 8010868:	bf00      	nop
 801086a:	3710      	adds	r7, #16
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}

08010870 <prvSetOptions>:
 *
 * @return Length of the TCP options after they are set.
 */
    UBaseType_t prvSetOptions( FreeRTOS_Socket_t * pxSocket,
                               const NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 8010870:	b590      	push	{r4, r7, lr}
 8010872:	b089      	sub	sp, #36	@ 0x24
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
 8010878:	6039      	str	r1, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801087e:	6838      	ldr	r0, [r7, #0]
 8010880:	f7fa f988 	bl	800ab94 <uxIPHeaderSizePacket>
 8010884:	4603      	mov	r3, r0
 8010886:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 8010888:	4423      	add	r3, r4
 801088a:	61bb      	str	r3, [r7, #24]
        TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 801088c:	69bb      	ldr	r3, [r7, #24]
 801088e:	617b      	str	r3, [r7, #20]
        const TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010896:	613b      	str	r3, [r7, #16]
        UBaseType_t uxOptionsLength = pxTCPWindow->ucOptionLength;
 8010898:	693b      	ldr	r3, [r7, #16]
 801089a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801089e:	61fb      	str	r3, [r7, #28]
        #if ( ipconfigUSE_TCP_WIN == 1 )
            /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
            const void * pvCopySource;
            void * pvCopyDest;

            if( uxOptionsLength != 0U )
 80108a0:	69fb      	ldr	r3, [r7, #28]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d013      	beq.n	80108ce <prvSetOptions+0x5e>
                /*
                 * Use helper variables for memcpy() source & dest to remain
                 * compliant with MISRA Rule 21.15.  These should be
                 * optimized away.
                 */
                pvCopySource = pxTCPWindow->ulOptionsData;
 80108a6:	693b      	ldr	r3, [r7, #16]
 80108a8:	3380      	adds	r3, #128	@ 0x80
 80108aa:	60fb      	str	r3, [r7, #12]
                pvCopyDest = pxTCPHeader->ucOptdata;
 80108ac:	697b      	ldr	r3, [r7, #20]
 80108ae:	3314      	adds	r3, #20
 80108b0:	60bb      	str	r3, [r7, #8]
                ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) uxOptionsLength );
 80108b2:	69fa      	ldr	r2, [r7, #28]
 80108b4:	68f9      	ldr	r1, [r7, #12]
 80108b6:	68b8      	ldr	r0, [r7, #8]
 80108b8:	f007 ffb5 	bl	8018826 <memcpy>

                /* The header length divided by 4, goes into the higher nibble,
                 * effectively a shift-left 2. */
                pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 80108bc:	69fb      	ldr	r3, [r7, #28]
 80108be:	b2db      	uxtb	r3, r3
 80108c0:	3314      	adds	r3, #20
 80108c2:	b2db      	uxtb	r3, r3
 80108c4:	009b      	lsls	r3, r3, #2
 80108c6:	b2da      	uxtb	r2, r3
 80108c8:	697b      	ldr	r3, [r7, #20]
 80108ca:	731a      	strb	r2, [r3, #12]
 80108cc:	e031      	b.n	8010932 <prvSetOptions+0xc2>
            }
            else
        #endif /* ipconfigUSE_TCP_WIN */

        if( ( pxSocket->u.xTCP.eTCPState >= eESTABLISHED ) && ( pxSocket->u.xTCP.bits.bMssChange != pdFALSE_UNSIGNED ) )
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80108d4:	2b04      	cmp	r3, #4
 80108d6:	d92c      	bls.n	8010932 <prvSetOptions+0xc2>
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80108de:	f003 0301 	and.w	r3, r3, #1
 80108e2:	b2db      	uxtb	r3, r3
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d024      	beq.n	8010932 <prvSetOptions+0xc2>
        {
            /* TCP options must be sent because the MSS has changed. */
            pxSocket->u.xTCP.bits.bMssChange = pdFALSE_UNSIGNED;
 80108e8:	687a      	ldr	r2, [r7, #4]
 80108ea:	f892 306c 	ldrb.w	r3, [r2, #108]	@ 0x6c
 80108ee:	f023 0301 	bic.w	r3, r3, #1
 80108f2:	f882 306c 	strb.w	r3, [r2, #108]	@ 0x6c
            if( xTCPWindowLoggingLevel >= 0 )
            {
                FreeRTOS_debug_printf( ( "MSS: sending %u\n", pxSocket->u.xTCP.usMSS ) );
            }

            pxTCPHeader->ucOptdata[ 0 ] = tcpTCP_OPT_MSS;
 80108f6:	697b      	ldr	r3, [r7, #20]
 80108f8:	2202      	movs	r2, #2
 80108fa:	751a      	strb	r2, [r3, #20]
            pxTCPHeader->ucOptdata[ 1 ] = tcpTCP_OPT_MSS_LEN;
 80108fc:	697b      	ldr	r3, [r7, #20]
 80108fe:	2204      	movs	r2, #4
 8010900:	755a      	strb	r2, [r3, #21]
            pxTCPHeader->ucOptdata[ 2 ] = ( uint8_t ) ( ( pxSocket->u.xTCP.usMSS ) >> 8 );
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010908:	0a1b      	lsrs	r3, r3, #8
 801090a:	b29b      	uxth	r3, r3
 801090c:	b2da      	uxtb	r2, r3
 801090e:	697b      	ldr	r3, [r7, #20]
 8010910:	759a      	strb	r2, [r3, #22]
            pxTCPHeader->ucOptdata[ 3 ] = ( uint8_t ) ( ( pxSocket->u.xTCP.usMSS ) & 0xffU );
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 8010918:	b2da      	uxtb	r2, r3
 801091a:	697b      	ldr	r3, [r7, #20]
 801091c:	75da      	strb	r2, [r3, #23]
            uxOptionsLength = 4U;
 801091e:	2304      	movs	r3, #4
 8010920:	61fb      	str	r3, [r7, #28]
            pxTCPHeader->ucTCPOffset = ( uint8_t ) ( ( ipSIZE_OF_TCP_HEADER + uxOptionsLength ) << 2 );
 8010922:	69fb      	ldr	r3, [r7, #28]
 8010924:	b2db      	uxtb	r3, r3
 8010926:	3314      	adds	r3, #20
 8010928:	b2db      	uxtb	r3, r3
 801092a:	009b      	lsls	r3, r3, #2
 801092c:	b2da      	uxtb	r2, r3
 801092e:	697b      	ldr	r3, [r7, #20]
 8010930:	731a      	strb	r2, [r3, #12]
        else
        {
            /* Nothing. */
        }

        return uxOptionsLength;
 8010932:	69fb      	ldr	r3, [r7, #28]
    }
 8010934:	4618      	mov	r0, r3
 8010936:	3724      	adds	r7, #36	@ 0x24
 8010938:	46bd      	mov	sp, r7
 801093a:	bd90      	pop	{r4, r7, pc}

0801093c <prvSendData>:
 */
    BaseType_t prvSendData( FreeRTOS_Socket_t * pxSocket,
                            NetworkBufferDescriptor_t ** ppxNetworkBuffer,
                            uint32_t ulReceiveLength,
                            BaseType_t xByteCount )
    {
 801093c:	b590      	push	{r4, r7, lr}
 801093e:	b08f      	sub	sp, #60	@ 0x3c
 8010940:	af00      	add	r7, sp, #0
 8010942:	60f8      	str	r0, [r7, #12]
 8010944:	60b9      	str	r1, [r7, #8]
 8010946:	607a      	str	r2, [r7, #4]
 8010948:	603b      	str	r3, [r7, #0]

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                        &( ( *ppxNetworkBuffer )->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( *ppxNetworkBuffer ) ] ) );
 801094a:	68bb      	ldr	r3, [r7, #8]
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010950:	68bb      	ldr	r3, [r7, #8]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	4618      	mov	r0, r3
 8010956:	f7fa f91d 	bl	800ab94 <uxIPHeaderSizePacket>
 801095a:	4603      	mov	r3, r0
 801095c:	330e      	adds	r3, #14
        const ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 801095e:	4423      	add	r3, r4
 8010960:	633b      	str	r3, [r7, #48]	@ 0x30
        const TCPHeader_t * pxTCPHeader = &pxProtocolHeaders->xTCPHeader;
 8010962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010964:	62fb      	str	r3, [r7, #44]	@ 0x2c
        const TCPWindow_t * pxTCPWindow = &pxSocket->u.xTCP.xTCPWindow;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 801096c:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* Find out what window size we may advertised. */
        int32_t lRxSpace;
        BaseType_t xSendLength = xByteCount;
 801096e:	683b      	ldr	r3, [r7, #0]
 8010970:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t ulRxBufferSpace;

        #if ( ipconfigUSE_TCP_WIN == 1 )
            /* Two steps to please MISRA. */
            size_t uxSize = uxIPHeaderSizePacket( *ppxNetworkBuffer ) + ipSIZE_OF_TCP_HEADER;
 8010972:	68bb      	ldr	r3, [r7, #8]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	4618      	mov	r0, r3
 8010978:	f7fa f90c 	bl	800ab94 <uxIPHeaderSizePacket>
 801097c:	4603      	mov	r3, r0
 801097e:	3314      	adds	r3, #20
 8010980:	627b      	str	r3, [r7, #36]	@ 0x24
            BaseType_t xSizeWithoutData = ( BaseType_t ) uxSize;
 8010982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010984:	623b      	str	r3, [r7, #32]
            int32_t lMinLength;
        #endif

        /* Set the time-out field, so that we'll be called by the IP-task in case no
         * next message will be received. */
        ulRxBufferSpace = pxSocket->u.xTCP.ulHighestRxAllowed - pxTCPWindow->rx.ulCurrentSequenceNumber;
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801098a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801098c:	691b      	ldr	r3, [r3, #16]
 801098e:	1ad3      	subs	r3, r2, r3
 8010990:	61fb      	str	r3, [r7, #28]
        lRxSpace = ( int32_t ) ulRxBufferSpace;
 8010992:	69fb      	ldr	r3, [r7, #28]
 8010994:	61bb      	str	r3, [r7, #24]

        #if ipconfigUSE_TCP_WIN == 1
        {
            /* An ACK may be delayed if the peer has space for at least 2 x MSS. */
            lMinLength = ( ( int32_t ) 2 ) * ( ( int32_t ) pxSocket->u.xTCP.usMSS );
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 801099c:	005b      	lsls	r3, r3, #1
 801099e:	617b      	str	r3, [r7, #20]

            /* In case we're receiving data continuously, we might postpone sending
             * an ACK to gain performance. */
            /* lint e9007 is OK because 'uxIPHeaderSizeSocket()' has no side-effects. */
            if( ( ulReceiveLength > 0U ) &&                               /* Data was sent to this socket. */
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d04f      	beq.n	8010a46 <prvSendData+0x10a>
 80109a6:	69ba      	ldr	r2, [r7, #24]
 80109a8:	697b      	ldr	r3, [r7, #20]
 80109aa:	429a      	cmp	r2, r3
 80109ac:	db4b      	blt.n	8010a46 <prvSendData+0x10a>
                ( lRxSpace >= lMinLength ) &&                             /* There is Rx space for more data. */
                ( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) && /* Not in a closure phase. */
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 80109b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80109b8:	b2db      	uxtb	r3, r3
                ( lRxSpace >= lMinLength ) &&                             /* There is Rx space for more data. */
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d143      	bne.n	8010a46 <prvSendData+0x10a>
                ( pxSocket->u.xTCP.bits.bFinSent == pdFALSE_UNSIGNED ) && /* Not in a closure phase. */
 80109be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80109c0:	6a3b      	ldr	r3, [r7, #32]
 80109c2:	429a      	cmp	r2, r3
 80109c4:	d13f      	bne.n	8010a46 <prvSendData+0x10a>
                ( xSendLength == xSizeWithoutData ) &&                    /* No Tx data or options to be sent. */
                ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) &&         /* Connection established. */
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
                ( xSendLength == xSizeWithoutData ) &&                    /* No Tx data or options to be sent. */
 80109cc:	2b05      	cmp	r3, #5
 80109ce:	d13a      	bne.n	8010a46 <prvSendData+0x10a>
                ( pxTCPHeader->ucTCPFlags == tcpTCP_FLAG_ACK ) )          /* There are no other flags than an ACK. */
 80109d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109d2:	7b5b      	ldrb	r3, [r3, #13]
                ( pxSocket->u.xTCP.eTCPState == eESTABLISHED ) &&         /* Connection established. */
 80109d4:	2b10      	cmp	r3, #16
 80109d6:	d136      	bne.n	8010a46 <prvSendData+0x10a>
            {
                uint32_t ulCurMSS = ( uint32_t ) pxSocket->u.xTCP.usMSS;
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80109de:	613b      	str	r3, [r7, #16]

                if( pxSocket->u.xTCP.pxAckMessage != *ppxNetworkBuffer )
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 80109e6:	68bb      	ldr	r3, [r7, #8]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	429a      	cmp	r2, r3
 80109ec:	d00f      	beq.n	8010a0e <prvSendData+0xd2>
                {
                    /* There was still a delayed in queue, delete it. */
                    if( pxSocket->u.xTCP.pxAckMessage != NULL )
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d005      	beq.n	8010a04 <prvSendData+0xc8>
                    {
                        vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80109fe:	4618      	mov	r0, r3
 8010a00:	f001 ff0c 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
                    }

                    pxSocket->u.xTCP.pxAckMessage = *ppxNetworkBuffer;
 8010a04:	68bb      	ldr	r3, [r7, #8]
 8010a06:	681a      	ldr	r2, [r3, #0]
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                }

                if( ulReceiveLength < ulCurMSS ) /* Received a small message. */
 8010a0e:	687a      	ldr	r2, [r7, #4]
 8010a10:	693b      	ldr	r3, [r7, #16]
 8010a12:	429a      	cmp	r2, r3
 8010a14:	d204      	bcs.n	8010a20 <prvSendData+0xe4>
                {
                    pxSocket->u.xTCP.usTimeout = ( uint16_t ) tcpDELAYED_ACK_SHORT_DELAY_MS;
 8010a16:	68fb      	ldr	r3, [r7, #12]
 8010a18:	2202      	movs	r2, #2
 8010a1a:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 8010a1e:	e00c      	b.n	8010a3a <prvSendData+0xfe>
                else
                {
                    /* Normally a delayed ACK should wait 200 ms for a next incoming
                     * packet.  Only wait 20 ms here to gain performance.  A slow ACK
                     * for full-size message. */
                    pxSocket->u.xTCP.usTimeout = ( uint16_t ) pdMS_TO_TICKS( tcpDELAYED_ACK_LONGER_DELAY_MS );
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	2214      	movs	r2, #20
 8010a24:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74

                    if( pxSocket->u.xTCP.usTimeout < 1U ) /* LCOV_EXCL_BR_LINE, the second branch will never be hit */
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d103      	bne.n	8010a3a <prvSendData+0xfe>
                    {
                        pxSocket->u.xTCP.usTimeout = 1U;  /* LCOV_EXCL_LINE, this line will not be reached */
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	2201      	movs	r2, #1
 8010a36:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
                                             ( unsigned ) xSendLength,
                                             pxSocket->u.xTCP.usTimeout,
                                             ( int ) lRxSpace ) );
                }

                *ppxNetworkBuffer = NULL;
 8010a3a:	68bb      	ldr	r3, [r7, #8]
 8010a3c:	2200      	movs	r2, #0
 8010a3e:	601a      	str	r2, [r3, #0]
                xSendLength = 0;
 8010a40:	2300      	movs	r3, #0
 8010a42:	637b      	str	r3, [r7, #52]	@ 0x34
            {
 8010a44:	e015      	b.n	8010a72 <prvSendData+0x136>
            }
            else if( pxSocket->u.xTCP.pxAckMessage != NULL )
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d010      	beq.n	8010a72 <prvSendData+0x136>
            {
                /* As an ACK is not being delayed, remove any earlier delayed ACK
                 * message. */
                if( pxSocket->u.xTCP.pxAckMessage != *ppxNetworkBuffer )
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 8010a56:	68bb      	ldr	r3, [r7, #8]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d005      	beq.n	8010a6a <prvSendData+0x12e>
                {
                    vReleaseNetworkBufferAndDescriptor( pxSocket->u.xTCP.pxAckMessage );
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8010a64:	4618      	mov	r0, r3
 8010a66:	f001 fed9 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
                }

                pxSocket->u.xTCP.pxAckMessage = NULL;
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
            ( void ) pxTCPHeader;
            ( void ) lRxSpace;
        }
        #endif /* ipconfigUSE_TCP_WIN */

        if( xSendLength != 0 )
 8010a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d009      	beq.n	8010a8c <prvSendData+0x150>
                                         ( unsigned ) xSendLength ) );
            }

            /* Set the parameter 'xReleaseAfterSend' to the value of
             * ipconfigZERO_COPY_TX_DRIVER. */
            prvTCPReturnPacket( pxSocket, *ppxNetworkBuffer, ( uint32_t ) xSendLength, ipconfigZERO_COPY_TX_DRIVER );
 8010a78:	68bb      	ldr	r3, [r7, #8]
 8010a7a:	6819      	ldr	r1, [r3, #0]
 8010a7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010a7e:	2301      	movs	r3, #1
 8010a80:	68f8      	ldr	r0, [r7, #12]
 8010a82:	f7ff fae0 	bl	8010046 <prvTCPReturnPacket>
            #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
            {
                /* The driver has taken ownership of the Network Buffer. */
                *ppxNetworkBuffer = NULL;
 8010a86:	68bb      	ldr	r3, [r7, #8]
 8010a88:	2200      	movs	r2, #0
 8010a8a:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        return xSendLength;
 8010a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8010a8e:	4618      	mov	r0, r3
 8010a90:	373c      	adds	r7, #60	@ 0x3c
 8010a92:	46bd      	mov	sp, r7
 8010a94:	bd90      	pop	{r4, r7, pc}

08010a96 <prvTCPSendSpecialPacketHelper>:
 *
 * @return pdFAIL always indicating that the packet was not consumed.
 */
    BaseType_t prvTCPSendSpecialPacketHelper( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                              uint8_t ucTCPFlags )
    {
 8010a96:	b480      	push	{r7}
 8010a98:	b085      	sub	sp, #20
 8010a9a:	af00      	add	r7, sp, #0
 8010a9c:	6078      	str	r0, [r7, #4]
 8010a9e:	460b      	mov	r3, r1
 8010aa0:	70fb      	strb	r3, [r7, #3]
        BaseType_t xReturn = pdTRUE;
 8010aa2:	2301      	movs	r3, #1
 8010aa4:	60fb      	str	r3, [r7, #12]
            }
        }
        #endif /* !ipconfigIGNORE_UNKNOWN_PACKETS */

        /* The packet was not consumed. */
        return xReturn;
 8010aa6:	68fb      	ldr	r3, [r7, #12]
    }
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	3714      	adds	r7, #20
 8010aac:	46bd      	mov	sp, r7
 8010aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ab2:	4770      	bx	lr

08010ab4 <prvTCPSendChallengeAck>:
 * @return Returns the value back from #prvTCPSendSpecialPacketHelper.
 */
    BaseType_t prvTCPSendChallengeAck( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                       uint32_t ulCurrentSequenceNumber,
                                       uint32_t ulOurSequenceNumber )
    {
 8010ab4:	b590      	push	{r4, r7, lr}
 8010ab6:	b087      	sub	sp, #28
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	60f8      	str	r0, [r7, #12]
 8010abc:	60b9      	str	r1, [r7, #8]
 8010abe:	607a      	str	r2, [r7, #4]
        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
                                                  &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSizePacket( pxNetworkBuffer ) ] ) );
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8010ac4:	68f8      	ldr	r0, [r7, #12]
 8010ac6:	f7fa f865 	bl	800ab94 <uxIPHeaderSizePacket>
 8010aca:	4603      	mov	r3, r0
 8010acc:	330e      	adds	r3, #14
        ProtocolHeaders_t * pxProtocolHeaders = ( ( ProtocolHeaders_t * )
 8010ace:	4423      	add	r3, r4
 8010ad0:	617b      	str	r3, [r7, #20]
         *  <ACK=RCV.NXT>
         *
         * The prvTCPSendSpecialPacketHelper function uses the sequence number of the packet as the
         * ACK number and the ACK number as the sequence number, therefore the values are set swapped
         * here to match the RFC. */
        pxProtocolHeaders->xTCPHeader.ulSequenceNumber = FreeRTOS_htonl( ulCurrentSequenceNumber );
 8010ad2:	697b      	ldr	r3, [r7, #20]
 8010ad4:	68ba      	ldr	r2, [r7, #8]
 8010ad6:	605a      	str	r2, [r3, #4]
        pxProtocolHeaders->xTCPHeader.ulAckNr = FreeRTOS_htonl( ulOurSequenceNumber );
 8010ad8:	697b      	ldr	r3, [r7, #20]
 8010ada:	687a      	ldr	r2, [r7, #4]
 8010adc:	609a      	str	r2, [r3, #8]

        return prvTCPSendSpecialPacketHelper( pxNetworkBuffer, tcpTCP_FLAG_ACK );
 8010ade:	2110      	movs	r1, #16
 8010ae0:	68f8      	ldr	r0, [r7, #12]
 8010ae2:	f7ff ffd8 	bl	8010a96 <prvTCPSendSpecialPacketHelper>
 8010ae6:	4603      	mov	r3, r0
    }
 8010ae8:	4618      	mov	r0, r3
 8010aea:	371c      	adds	r7, #28
 8010aec:	46bd      	mov	sp, r7
 8010aee:	bd90      	pop	{r4, r7, pc}

08010af0 <prvTCPSendReset>:
 * @param[in] pxNetworkBuffer The network buffer descriptor with the packet.
 *
 * @return Returns the value back from #prvTCPSendSpecialPacketHelper.
 */
    BaseType_t prvTCPSendReset( NetworkBufferDescriptor_t * pxNetworkBuffer )
    {
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b082      	sub	sp, #8
 8010af4:	af00      	add	r7, sp, #0
 8010af6:	6078      	str	r0, [r7, #4]
        return prvTCPSendSpecialPacketHelper( pxNetworkBuffer,
 8010af8:	2114      	movs	r1, #20
 8010afa:	6878      	ldr	r0, [r7, #4]
 8010afc:	f7ff ffcb 	bl	8010a96 <prvTCPSendSpecialPacketHelper>
 8010b00:	4603      	mov	r3, r0
                                              ( uint8_t ) tcpTCP_FLAG_ACK | ( uint8_t ) tcpTCP_FLAG_RST );
    }
 8010b02:	4618      	mov	r0, r3
 8010b04:	3708      	adds	r7, #8
 8010b06:	46bd      	mov	sp, r7
 8010b08:	bd80      	pop	{r7, pc}
	...

08010b0c <prvTCPReturnPacket_IPV4>:
 */
void prvTCPReturnPacket_IPV4( FreeRTOS_Socket_t * pxSocket,
                              NetworkBufferDescriptor_t * pxDescriptor,
                              uint32_t ulLen,
                              BaseType_t xReleaseAfterSend )
{
 8010b0c:	b580      	push	{r7, lr}
 8010b0e:	b0a8      	sub	sp, #160	@ 0xa0
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	60f8      	str	r0, [r7, #12]
 8010b14:	60b9      	str	r1, [r7, #8]
 8010b16:	607a      	str	r2, [r7, #4]
 8010b18:	603b      	str	r3, [r7, #0]
    TCPPacket_t * pxTCPPacket = NULL;
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    ProtocolHeaders_t * pxProtocolHeaders = NULL;
 8010b20:	2300      	movs	r3, #0
 8010b22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    IPHeader_t * pxIPHeader = NULL;
 8010b26:	2300      	movs	r3, #0
 8010b28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    BaseType_t xDoRelease = xReleaseAfterSend;
 8010b2c:	683b      	ldr	r3, [r7, #0]
 8010b2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    EthernetHeader_t * pxEthernetHeader = NULL;
 8010b32:	2300      	movs	r3, #0
 8010b34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    NetworkBufferDescriptor_t * pxNetworkBuffer = pxDescriptor;
 8010b38:	68bb      	ldr	r3, [r7, #8]
 8010b3a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    NetworkBufferDescriptor_t xTempBuffer;
    /* memcpy() helper variables for MISRA Rule 21.15 compliance*/
    MACAddress_t xMACAddress;
    const void * pvCopySource = NULL;
 8010b3e:	2300      	movs	r3, #0
 8010b40:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    void * pvCopyDest = NULL;
 8010b44:	2300      	movs	r3, #0
 8010b46:	67fb      	str	r3, [r7, #124]	@ 0x7c
    const size_t uxIPHeaderSize = ipSIZE_OF_IPv4_HEADER;
 8010b48:	2314      	movs	r3, #20
 8010b4a:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint32_t ulDestinationIPAddress;
    eResolutionLookupResult_t eResult;
    NetworkEndPoint_t * pxEndPoint = NULL;
 8010b4c:	2300      	movs	r3, #0
 8010b4e:	617b      	str	r3, [r7, #20]

    do
    {
        /* For sending, a pseudo network buffer will be used, as explained above. */

        if( pxNetworkBuffer == NULL )
 8010b50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d117      	bne.n	8010b88 <prvTCPReturnPacket_IPV4+0x7c>
        {
            pxNetworkBuffer = &xTempBuffer;
 8010b58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

            ( void ) memset( &xTempBuffer, 0, sizeof( xTempBuffer ) );
 8010b60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b64:	2238      	movs	r2, #56	@ 0x38
 8010b66:	2100      	movs	r1, #0
 8010b68:	4618      	mov	r0, r3
 8010b6a:	f007 fd82 	bl	8018672 <memset>
            #if ( ipconfigUSE_LINKED_RX_MESSAGES != 0 )
            {
                pxNetworkBuffer->pxNextBuffer = NULL;
            }
            #endif
            pxNetworkBuffer->pucEthernetBuffer = pxSocket->u.xTCP.xPacket.u.ucLastPacket;
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	f103 02ae 	add.w	r2, r3, #174	@ 0xae
 8010b74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010b78:	625a      	str	r2, [r3, #36]	@ 0x24
            pxNetworkBuffer->xDataLength = sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 8010b7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010b7e:	225a      	movs	r2, #90	@ 0x5a
 8010b80:	629a      	str	r2, [r3, #40]	@ 0x28
            xDoRelease = pdFALSE;
 8010b82:	2300      	movs	r3, #0
 8010b84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        #if ( ipconfigZERO_COPY_TX_DRIVER != 0 )
        {
            if( xDoRelease == pdFALSE )
 8010b88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	d110      	bne.n	8010bb2 <prvTCPReturnPacket_IPV4+0xa6>
            {
                /* A zero-copy network driver wants to pass the packet buffer
                 * to DMA, so a new buffer must be created. */
                pxNetworkBuffer = pxDuplicateNetworkBufferWithDescriptor( pxNetworkBuffer, ( size_t ) pxNetworkBuffer->xDataLength );
 8010b90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b96:	4619      	mov	r1, r3
 8010b98:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8010b9c:	f7fa faf0 	bl	800b180 <pxDuplicateNetworkBufferWithDescriptor>
 8010ba0:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

                if( pxNetworkBuffer != NULL )
 8010ba4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010ba8:	2b00      	cmp	r3, #0
 8010baa:	d002      	beq.n	8010bb2 <prvTCPReturnPacket_IPV4+0xa6>
                {
                    xDoRelease = pdTRUE;
 8010bac:	2301      	movs	r3, #1
 8010bae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
            }
        }
        #endif /* ipconfigZERO_COPY_TX_DRIVER */

        #ifndef __COVERITY__
            if( pxNetworkBuffer != NULL ) /* LCOV_EXCL_BR_LINE the 2nd branch will never be reached */
 8010bb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	f000 816b 	beq.w	8010e92 <prvTCPReturnPacket_IPV4+0x386>
            NetworkInterface_t * pxInterface;

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxIPHeader = ( ( IPHeader_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER ] ) );
 8010bbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bc2:	330e      	adds	r3, #14
 8010bc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            /* Map the Ethernet buffer onto a TCPPacket_t struct for easy access to the fields. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxTCPPacket = ( TCPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer;
 8010bc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
            pxEthernetHeader = ( EthernetHeader_t * ) &( pxTCPPacket->xEthernetHeader );
 8010bd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010bd6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxProtocolHeaders = ( ProtocolHeaders_t * ) &( pxNetworkBuffer->pucEthernetBuffer[ ipSIZE_OF_ETH_HEADER + uxIPHeaderSize ] );
 8010bda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010bde:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010be0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010be2:	330e      	adds	r3, #14
 8010be4:	4413      	add	r3, r2
 8010be6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

            if( pxNetworkBuffer->pxEndPoint == NULL )
 8010bea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010bf0:	2b00      	cmp	r3, #0
 8010bf2:	d10b      	bne.n	8010c0c <prvTCPReturnPacket_IPV4+0x100>
            {
                prvTCPReturn_SetEndPoint( pxSocket, pxNetworkBuffer, uxIPHeaderSize );
 8010bf4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010bf6:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8010bfa:	68f8      	ldr	r0, [r7, #12]
 8010bfc:	f7ff fc56 	bl	80104ac <prvTCPReturn_SetEndPoint>

                if( pxNetworkBuffer->pxEndPoint == NULL )
 8010c00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	f000 8140 	beq.w	8010e8c <prvTCPReturnPacket_IPV4+0x380>
                    break;
                }
            }

            /* Fill the packet, using hton translations. */
            if( pxSocket != NULL )
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	2b00      	cmp	r3, #0
 8010c10:	d019      	beq.n	8010c46 <prvTCPReturnPacket_IPV4+0x13a>
            {
                prvTCPReturn_CheckTCPWindow( pxSocket, pxNetworkBuffer, uxIPHeaderSize );
 8010c12:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010c14:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8010c18:	68f8      	ldr	r0, [r7, #12]
 8010c1a:	f7ff fa40 	bl	801009e <prvTCPReturn_CheckTCPWindow>
                prvTCPReturn_SetSequenceNumber( pxSocket, pxNetworkBuffer, uxIPHeaderSize, ulLen );
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010c22:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8010c26:	68f8      	ldr	r0, [r7, #12]
 8010c28:	f7ff faa9 	bl	801017e <prvTCPReturn_SetSequenceNumber>
                pxIPHeader->ulDestinationIPAddress = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010c30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c34:	611a      	str	r2, [r3, #16]
                pxIPHeader->ulSourceIPAddress = pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress;
 8010c36:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010c3c:	681a      	ldr	r2, [r3, #0]
 8010c3e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c42:	60da      	str	r2, [r3, #12]
 8010c44:	e01b      	b.n	8010c7e <prvTCPReturnPacket_IPV4+0x172>
            }
            else
            {
                /* Sending data without a socket, probably replying with a RST flag
                 * Just swap the two sequence numbers. */
                vFlip_32( pxProtocolHeaders->xTCPHeader.ulSequenceNumber, pxProtocolHeaders->xTCPHeader.ulAckNr );
 8010c46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010c4a:	685b      	ldr	r3, [r3, #4]
 8010c4c:	677b      	str	r3, [r7, #116]	@ 0x74
 8010c4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010c52:	689a      	ldr	r2, [r3, #8]
 8010c54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010c58:	605a      	str	r2, [r3, #4]
 8010c5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010c5e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010c60:	609a      	str	r2, [r3, #8]
                vFlip_32( pxIPHeader->ulDestinationIPAddress, pxIPHeader->ulSourceIPAddress );
 8010c62:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c66:	691b      	ldr	r3, [r3, #16]
 8010c68:	673b      	str	r3, [r7, #112]	@ 0x70
 8010c6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c6e:	68da      	ldr	r2, [r3, #12]
 8010c70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c74:	611a      	str	r2, [r3, #16]
 8010c76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c7a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8010c7c:	60da      	str	r2, [r3, #12]
            }

            pxIPHeader->ucTimeToLive = ( uint8_t ) ipconfigTCP_TIME_TO_LIVE;
 8010c7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c82:	2240      	movs	r2, #64	@ 0x40
 8010c84:	721a      	strb	r2, [r3, #8]
            pxIPHeader->usLength = FreeRTOS_htons( ulLen );
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	b29a      	uxth	r2, r3
 8010c8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c8e:	805a      	strh	r2, [r3, #2]

            /* Just an increasing number. */
            pxIPHeader->usIdentification = FreeRTOS_htons( usPacketIdentifier );
 8010c90:	4b86      	ldr	r3, [pc, #536]	@ (8010eac <prvTCPReturnPacket_IPV4+0x3a0>)
 8010c92:	881a      	ldrh	r2, [r3, #0]
 8010c94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010c98:	809a      	strh	r2, [r3, #4]
            usPacketIdentifier++;
 8010c9a:	4b84      	ldr	r3, [pc, #528]	@ (8010eac <prvTCPReturnPacket_IPV4+0x3a0>)
 8010c9c:	881b      	ldrh	r3, [r3, #0]
 8010c9e:	3301      	adds	r3, #1
 8010ca0:	b29a      	uxth	r2, r3
 8010ca2:	4b82      	ldr	r3, [pc, #520]	@ (8010eac <prvTCPReturnPacket_IPV4+0x3a0>)
 8010ca4:	801a      	strh	r2, [r3, #0]
             * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
             */
            #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
                pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
            #else
                pxIPHeader->usFragmentOffset = 0U;
 8010ca6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010caa:	2200      	movs	r2, #0
 8010cac:	719a      	strb	r2, [r3, #6]
 8010cae:	2200      	movs	r2, #0
 8010cb0:	71da      	strb	r2, [r3, #7]
                /* calculate the TCP checksum for an outgoing packet. */
                ( void ) usGenerateProtocolChecksum( ( uint8_t * ) pxTCPPacket, pxNetworkBuffer->xDataLength, pdTRUE );
            }
            #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */

            vFlip_16( pxProtocolHeaders->xTCPHeader.usSourcePort, pxProtocolHeaders->xTCPHeader.usDestinationPort );
 8010cb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010cb6:	781a      	ldrb	r2, [r3, #0]
 8010cb8:	785b      	ldrb	r3, [r3, #1]
 8010cba:	021b      	lsls	r3, r3, #8
 8010cbc:	4313      	orrs	r3, r2
 8010cbe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8010cc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010cc6:	885b      	ldrh	r3, [r3, #2]
 8010cc8:	b29a      	uxth	r2, r3
 8010cca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010cce:	801a      	strh	r2, [r3, #0]
 8010cd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010cd4:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8010cd8:	805a      	strh	r2, [r3, #2]

            /* Important: tell NIC driver how many bytes must be sent. */
            pxNetworkBuffer->xDataLength = ( size_t ) ulLen;
 8010cda:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010cde:	687a      	ldr	r2, [r7, #4]
 8010ce0:	629a      	str	r2, [r3, #40]	@ 0x28
            pxNetworkBuffer->xDataLength += ipSIZE_OF_ETH_HEADER;
 8010ce2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ce8:	f103 020e 	add.w	r2, r3, #14
 8010cec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010cf0:	629a      	str	r2, [r3, #40]	@ 0x28
            {
                pxNetworkBuffer->pxNextBuffer = NULL;
            }
            #endif

            pvCopySource = &pxEthernetHeader->xSourceAddress;
 8010cf2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010cf6:	3306      	adds	r3, #6
 8010cf8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            ulDestinationIPAddress = pxIPHeader->ulDestinationIPAddress;
 8010cfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010d00:	691b      	ldr	r3, [r3, #16]
 8010d02:	61bb      	str	r3, [r7, #24]

            eResult = eARPGetCacheEntry( &ulDestinationIPAddress, &xMACAddress, &pxEndPoint );
 8010d04:	f107 0214 	add.w	r2, r7, #20
 8010d08:	f107 011c 	add.w	r1, r7, #28
 8010d0c:	f107 0318 	add.w	r3, r7, #24
 8010d10:	4618      	mov	r0, r3
 8010d12:	f7f6 fec7 	bl	8007aa4 <eARPGetCacheEntry>
 8010d16:	4603      	mov	r3, r0
 8010d18:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d

            if( eResult == eResolutionCacheHit )
 8010d1c:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8010d20:	2b01      	cmp	r3, #1
 8010d22:	d108      	bne.n	8010d36 <prvTCPReturnPacket_IPV4+0x22a>
            {
                pvCopySource = &xMACAddress;
 8010d24:	f107 031c 	add.w	r3, r7, #28
 8010d28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                pxNetworkBuffer->pxEndPoint = pxEndPoint;
 8010d2c:	697a      	ldr	r2, [r7, #20]
 8010d2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d32:	631a      	str	r2, [r3, #48]	@ 0x30
 8010d34:	e004      	b.n	8010d40 <prvTCPReturnPacket_IPV4+0x234>
            }
            else
            {
                pvCopySource = &pxEthernetHeader->xSourceAddress;
 8010d36:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010d3a:	3306      	adds	r3, #6
 8010d3c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            }

            if( pxNetworkBuffer->pxEndPoint == NULL )
 8010d40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	f000 80a2 	beq.w	8010e90 <prvTCPReturnPacket_IPV4+0x384>
            {
                break;
            }

            /* Fill in the destination MAC addresses. */
            pvCopyDest = &pxEthernetHeader->xDestinationAddress;
 8010d4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010d50:	67fb      	str	r3, [r7, #124]	@ 0x7c
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( pxEthernetHeader->xDestinationAddress ) );
 8010d52:	2206      	movs	r2, #6
 8010d54:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8010d58:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8010d5a:	f007 fd64 	bl	8018826 <memcpy>
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes;
 8010d5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d64:	3338      	adds	r3, #56	@ 0x38
 8010d66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            pvCopyDest = &pxEthernetHeader->xSourceAddress;
 8010d6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010d6e:	3306      	adds	r3, #6
 8010d70:	67fb      	str	r3, [r7, #124]	@ 0x7c
            ( void ) memcpy( pvCopyDest, pvCopySource, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8010d72:	2206      	movs	r2, #6
 8010d74:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8010d78:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8010d7a:	f007 fd54 	bl	8018826 <memcpy>

            #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
            {
                if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 8010d7e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d84:	2b3b      	cmp	r3, #59	@ 0x3b
 8010d86:	d81a      	bhi.n	8010dbe <prvTCPReturnPacket_IPV4+0x2b2>
                {
                    BaseType_t xIndex;

                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8010d88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010d92:	e00c      	b.n	8010dae <prvTCPReturnPacket_IPV4+0x2a2>
                    {
                        pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 8010d94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010d98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010d9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010d9e:	4413      	add	r3, r2
 8010da0:	2200      	movs	r2, #0
 8010da2:	701a      	strb	r2, [r3, #0]
                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8010da4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010da8:	3301      	adds	r3, #1
 8010daa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010dae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010db2:	2b3b      	cmp	r3, #59	@ 0x3b
 8010db4:	ddee      	ble.n	8010d94 <prvTCPReturnPacket_IPV4+0x288>
                    }

                    pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 8010db6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010dba:	223c      	movs	r2, #60	@ 0x3c
 8010dbc:	629a      	str	r2, [r3, #40]	@ 0x28
            #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */

            /* Send! */
            iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

            configASSERT( pxNetworkBuffer->pxEndPoint->pxNetworkInterface != NULL );
 8010dbe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010dc4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d10d      	bne.n	8010de8 <prvTCPReturnPacket_IPV4+0x2dc>
	__asm volatile
 8010dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dd0:	b672      	cpsid	i
 8010dd2:	f383 8811 	msr	BASEPRI, r3
 8010dd6:	f3bf 8f6f 	isb	sy
 8010dda:	f3bf 8f4f 	dsb	sy
 8010dde:	b662      	cpsie	i
 8010de0:	663b      	str	r3, [r7, #96]	@ 0x60
}
 8010de2:	bf00      	nop
 8010de4:	bf00      	nop
 8010de6:	e7fd      	b.n	8010de4 <prvTCPReturnPacket_IPV4+0x2d8>
            configASSERT( pxNetworkBuffer->pxEndPoint->pxNetworkInterface->pfOutput != NULL );
 8010de8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010dee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010df2:	68db      	ldr	r3, [r3, #12]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d10d      	bne.n	8010e14 <prvTCPReturnPacket_IPV4+0x308>
	__asm volatile
 8010df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dfc:	b672      	cpsid	i
 8010dfe:	f383 8811 	msr	BASEPRI, r3
 8010e02:	f3bf 8f6f 	isb	sy
 8010e06:	f3bf 8f4f 	dsb	sy
 8010e0a:	b662      	cpsie	i
 8010e0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
}
 8010e0e:	bf00      	nop
 8010e10:	bf00      	nop
 8010e12:	e7fd      	b.n	8010e10 <prvTCPReturnPacket_IPV4+0x304>

            pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface;
 8010e14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010e1e:	66bb      	str	r3, [r7, #104]	@ 0x68
            ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, xDoRelease );
 8010e20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010e22:	68db      	ldr	r3, [r3, #12]
 8010e24:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8010e28:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8010e2c:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8010e2e:	4798      	blx	r3

            if( xDoRelease == pdFALSE )
 8010e30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d125      	bne.n	8010e84 <prvTCPReturnPacket_IPV4+0x378>
            {
                /* Swap-back some fields, as pxBuffer probably points to a socket field
                 * containing the packet header. */
                vFlip_16( pxTCPPacket->xTCPHeader.usSourcePort, pxTCPPacket->xTCPHeader.usDestinationPort );
 8010e38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010e3c:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8010e40:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8010e44:	021b      	lsls	r3, r3, #8
 8010e46:	4313      	orrs	r3, r2
 8010e48:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8010e4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010e50:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8010e52:	b29a      	uxth	r2, r3
 8010e54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010e58:	845a      	strh	r2, [r3, #34]	@ 0x22
 8010e5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010e5e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 8010e62:	849a      	strh	r2, [r3, #36]	@ 0x24

                pxIPHeader->ulSourceIPAddress = pxIPHeader->ulDestinationIPAddress;
 8010e64:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e68:	691a      	ldr	r2, [r3, #16]
 8010e6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010e6e:	60da      	str	r2, [r3, #12]

                ( void ) memcpy( pxEthernetHeader->xSourceAddress.ucBytes, pxEthernetHeader->xDestinationAddress.ucBytes, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8010e70:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010e74:	3306      	adds	r3, #6
 8010e76:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8010e7a:	2206      	movs	r2, #6
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f007 fcd2 	bl	8018826 <memcpy>
 8010e82:	e006      	b.n	8010e92 <prvTCPReturnPacket_IPV4+0x386>
            }
            else
            {
                xDoRelease = pdFALSE;
 8010e84:	2300      	movs	r3, #0
 8010e86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010e8a:	e002      	b.n	8010e92 <prvTCPReturnPacket_IPV4+0x386>
                    break;
 8010e8c:	bf00      	nop
 8010e8e:	e000      	b.n	8010e92 <prvTCPReturnPacket_IPV4+0x386>
                break;
 8010e90:	bf00      	nop
                /* The buffer has been passed to DMA and will be released after use */
            }
        } /* if( pxNetworkBuffer != NULL ) */
    } while( ipFALSE_BOOL );

    if( xDoRelease == pdTRUE )
 8010e92:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010e96:	2b01      	cmp	r3, #1
 8010e98:	d103      	bne.n	8010ea2 <prvTCPReturnPacket_IPV4+0x396>
    {
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8010e9a:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8010e9e:	f001 fcbd 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
    }
}
 8010ea2:	bf00      	nop
 8010ea4:	37a0      	adds	r7, #160	@ 0xa0
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	bd80      	pop	{r7, pc}
 8010eaa:	bf00      	nop
 8010eac:	20001120 	.word	0x20001120

08010eb0 <prvTCPPrepareConnect_IPV4>:
 *       the Ethernet address of the target will be found using ARP. In case the
 *       target IP address is not within the netmask, the hardware address of the
 *       gateway will be used.
 */
BaseType_t prvTCPPrepareConnect_IPV4( FreeRTOS_Socket_t * pxSocket )
{
 8010eb0:	b580      	push	{r7, lr}
 8010eb2:	b08c      	sub	sp, #48	@ 0x30
 8010eb4:	af00      	add	r7, sp, #0
 8010eb6:	6078      	str	r0, [r7, #4]
    TCPPacket_t * pxTCPPacket;
    IPHeader_t * pxIPHeader;
    eResolutionLookupResult_t eReturned;
    uint32_t ulRemoteIP;
    MACAddress_t xEthAddress;
    BaseType_t xReturn = pdTRUE;
 8010eb8:	2301      	movs	r3, #1
 8010eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t ulInitialSequenceNumber = 0;
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	62bb      	str	r3, [r7, #40]	@ 0x28

    #if ( ipconfigHAS_PRINTF != 0 )
    {
        /* Only necessary for nicer logging. */
        ( void ) memset( xEthAddress.ucBytes, 0, sizeof( xEthAddress.ucBytes ) );
 8010ec0:	f107 030c 	add.w	r3, r7, #12
 8010ec4:	2206      	movs	r2, #6
 8010ec6:	2100      	movs	r1, #0
 8010ec8:	4618      	mov	r0, r3
 8010eca:	f007 fbd2 	bl	8018672 <memset>
    }
    #endif /* ipconfigHAS_PRINTF != 0 */

    ulRemoteIP = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010ed2:	617b      	str	r3, [r7, #20]
    /* Determine the ARP cache status for the requested IP address. */
    eReturned = eARPGetCacheEntry( &( ulRemoteIP ), &( xEthAddress ), &( pxSocket->pxEndPoint ) );
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	f103 0250 	add.w	r2, r3, #80	@ 0x50
 8010eda:	f107 010c 	add.w	r1, r7, #12
 8010ede:	f107 0314 	add.w	r3, r7, #20
 8010ee2:	4618      	mov	r0, r3
 8010ee4:	f7f6 fdde 	bl	8007aa4 <eARPGetCacheEntry>
 8010ee8:	4603      	mov	r3, r0
 8010eea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    switch( eReturned )
 8010eee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ef2:	2b01      	cmp	r3, #1
 8010ef4:	d00e      	beq.n	8010f14 <prvTCPPrepareConnect_IPV4+0x64>

        case eResolutionCacheMiss: /* An ARP table lookup did not find a valid entry. */
        case eResolutionFailed:    /* There is no IP address, or an ARP is still in progress. */
        default:
            /* Count the number of times it could not find the ARP address. */
            pxSocket->u.xTCP.ucRepCount++;
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010efc:	3301      	adds	r3, #1
 8010efe:	b2da      	uxtb	r2, r3
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                                     xEthAddress.ucBytes[ 3 ],
                                     xEthAddress.ucBytes[ 4 ],
                                     xEthAddress.ucBytes[ 5 ] ) );

            /* And issue a (new) ARP request */
            FreeRTOS_OutputARPRequest( ulRemoteIP );
 8010f06:	697b      	ldr	r3, [r7, #20]
 8010f08:	4618      	mov	r0, r3
 8010f0a:	f7f7 f80b 	bl	8007f24 <FreeRTOS_OutputARPRequest>
            xReturn = pdFALSE;
 8010f0e:	2300      	movs	r3, #0
 8010f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8010f12:	e000      	b.n	8010f16 <prvTCPPrepareConnect_IPV4+0x66>
            break;                 /* We can now prepare the SYN packet. */
 8010f14:	bf00      	nop
    }

    if( xReturn != pdFALSE )
 8010f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d010      	beq.n	8010f3e <prvTCPPrepareConnect_IPV4+0x8e>
    {
        /* Get a difficult-to-predict initial sequence number for this 4-tuple. */
        ulInitialSequenceNumber = ulApplicationGetNextSequenceNumber( pxSocket->xLocalAddress.ulIP_IPv4,
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	8f19      	ldrh	r1, [r3, #56]	@ 0x38
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010f2e:	f7f9 fe95 	bl	800ac5c <ulApplicationGetNextSequenceNumber>
 8010f32:	62b8      	str	r0, [r7, #40]	@ 0x28
                                                                      pxSocket->usLocalPort,
                                                                      pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4,
                                                                      pxSocket->u.xTCP.usRemotePort );

        /* Check for a random number generation error. */
        if( ulInitialSequenceNumber == 0U )
 8010f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d101      	bne.n	8010f3e <prvTCPPrepareConnect_IPV4+0x8e>
        {
            xReturn = pdFALSE;
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
    }

    if( xReturn != pdFALSE )
 8010f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d05d      	beq.n	8011000 <prvTCPPrepareConnect_IPV4+0x150>
         * the buffer onto the TCPPacket_t struct to easily access it's field. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxTCPPacket = ( ( TCPPacket_t * ) pxSocket->u.xTCP.xPacket.u.ucLastPacket );
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	33ae      	adds	r3, #174	@ 0xae
 8010f48:	623b      	str	r3, [r7, #32]
        pxIPHeader = &pxTCPPacket->xIPHeader;
 8010f4a:	6a3b      	ldr	r3, [r7, #32]
 8010f4c:	330e      	adds	r3, #14
 8010f4e:	61fb      	str	r3, [r7, #28]

        /* reset the retry counter to zero. */
        pxSocket->u.xTCP.ucRepCount = 0U;
 8010f50:	687b      	ldr	r3, [r7, #4]
 8010f52:	2200      	movs	r2, #0
 8010f54:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        /* And remember that the connect/SYN data are prepared. */
        pxSocket->u.xTCP.bits.bConnPrepared = pdTRUE_UNSIGNED;
 8010f58:	687a      	ldr	r2, [r7, #4]
 8010f5a:	f892 306d 	ldrb.w	r3, [r2, #109]	@ 0x6d
 8010f5e:	f043 0308 	orr.w	r3, r3, #8
 8010f62:	f882 306d 	strb.w	r3, [r2, #109]	@ 0x6d

        /* Now that the Ethernet address is known, the initial packet can be
         * prepared. */
        ( void ) memset( pxSocket->u.xTCP.xPacket.u.ucLastPacket, 0, sizeof( pxSocket->u.xTCP.xPacket.u.ucLastPacket ) );
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	33ae      	adds	r3, #174	@ 0xae
 8010f6a:	225a      	movs	r2, #90	@ 0x5a
 8010f6c:	2100      	movs	r1, #0
 8010f6e:	4618      	mov	r0, r3
 8010f70:	f007 fb7f 	bl	8018672 <memset>

        /* Write the Ethernet address in Source, because it will be swapped by
         * prvTCPReturnPacket(). */
        ( void ) memcpy( ( void * ) ( &pxTCPPacket->xEthernetHeader.xSourceAddress ), ( const void * ) ( &xEthAddress ), sizeof( xEthAddress ) );
 8010f74:	6a3b      	ldr	r3, [r7, #32]
 8010f76:	3306      	adds	r3, #6
 8010f78:	461a      	mov	r2, r3
 8010f7a:	f107 030c 	add.w	r3, r7, #12
 8010f7e:	6818      	ldr	r0, [r3, #0]
 8010f80:	6010      	str	r0, [r2, #0]
 8010f82:	889b      	ldrh	r3, [r3, #4]
 8010f84:	8093      	strh	r3, [r2, #4]

        /* 'ipIPv4_FRAME_TYPE' is already in network-byte-order. */
        pxTCPPacket->xEthernetHeader.usFrameType = ipIPv4_FRAME_TYPE;
 8010f86:	6a3b      	ldr	r3, [r7, #32]
 8010f88:	2200      	movs	r2, #0
 8010f8a:	731a      	strb	r2, [r3, #12]
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	f042 0208 	orr.w	r2, r2, #8
 8010f92:	735a      	strb	r2, [r3, #13]

        pxIPHeader->ucVersionHeaderLength = 0x45U;
 8010f94:	69fb      	ldr	r3, [r7, #28]
 8010f96:	2245      	movs	r2, #69	@ 0x45
 8010f98:	701a      	strb	r2, [r3, #0]
        usLength = ( uint16_t ) ( sizeof( TCPPacket_t ) - sizeof( pxTCPPacket->xEthernetHeader ) );
 8010f9a:	2338      	movs	r3, #56	@ 0x38
 8010f9c:	837b      	strh	r3, [r7, #26]
        pxIPHeader->usLength = FreeRTOS_htons( usLength );
 8010f9e:	69fb      	ldr	r3, [r7, #28]
 8010fa0:	8b7a      	ldrh	r2, [r7, #26]
 8010fa2:	805a      	strh	r2, [r3, #2]
        pxIPHeader->ucTimeToLive = ( uint8_t ) ipconfigTCP_TIME_TO_LIVE;
 8010fa4:	69fb      	ldr	r3, [r7, #28]
 8010fa6:	2240      	movs	r2, #64	@ 0x40
 8010fa8:	721a      	strb	r2, [r3, #8]

        pxIPHeader->ucProtocol = ( uint8_t ) ipPROTOCOL_TCP;
 8010faa:	69fb      	ldr	r3, [r7, #28]
 8010fac:	2206      	movs	r2, #6
 8010fae:	725a      	strb	r2, [r3, #9]

        /* Addresses and ports will be stored swapped because prvTCPReturnPacket
         * will swap them back while replying. */
        pxIPHeader->ulSourceIPAddress = FreeRTOS_htonl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 );
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010fb4:	69fb      	ldr	r3, [r7, #28]
 8010fb6:	60da      	str	r2, [r3, #12]

        pxTCPPacket->xTCPHeader.usSourcePort = FreeRTOS_htons( pxSocket->u.xTCP.usRemotePort );
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	f8b3 2068 	ldrh.w	r2, [r3, #104]	@ 0x68
 8010fbe:	6a3b      	ldr	r3, [r7, #32]
 8010fc0:	845a      	strh	r2, [r3, #34]	@ 0x22
        pxTCPPacket->xTCPHeader.usDestinationPort = FreeRTOS_htons( pxSocket->usLocalPort );
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8010fc6:	6a3b      	ldr	r3, [r7, #32]
 8010fc8:	849a      	strh	r2, [r3, #36]	@ 0x24

        /* We are actively connecting, so the peer's Initial Sequence Number (ISN)
         * isn't known yet. */
        pxSocket->u.xTCP.xTCPWindow.rx.ulCurrentSequenceNumber = 0U;
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	2200      	movs	r2, #0
 8010fce:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134

        /* Start with ISN (Initial Sequence Number). */
        pxSocket->u.xTCP.xTCPWindow.ulOurSequenceNumber = ulInitialSequenceNumber;
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010fd6:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150

        /* The TCP header size is 20 bytes, divided by 4 equals 5, which is put in
         * the high nibble of the TCP offset field. */
        pxTCPPacket->xTCPHeader.ucTCPOffset = 0x50U;
 8010fda:	6a3b      	ldr	r3, [r7, #32]
 8010fdc:	2250      	movs	r2, #80	@ 0x50
 8010fde:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

        /* Only set the SYN flag. */
        pxTCPPacket->xTCPHeader.ucTCPFlags = tcpTCP_FLAG_SYN;
 8010fe2:	6a3b      	ldr	r3, [r7, #32]
 8010fe4:	2202      	movs	r2, #2
 8010fe6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

        /* Set the value of usMSS for this socket. */
        prvSocketSetMSS( pxSocket );
 8010fea:	6878      	ldr	r0, [r7, #4]
 8010fec:	f000 f80d 	bl	801100a <prvSocketSetMSS>

        /* The initial sequence numbers at our side are known.  Later
         * vTCPWindowInit() will be called to fill in the peer's sequence numbers, but
         * first wait for a SYN+ACK reply. */
        if( prvTCPCreateWindow( pxSocket ) != pdTRUE )
 8010ff0:	6878      	ldr	r0, [r7, #4]
 8010ff2:	f7ff f920 	bl	8010236 <prvTCPCreateWindow>
 8010ff6:	4603      	mov	r3, r0
 8010ff8:	2b01      	cmp	r3, #1
 8010ffa:	d001      	beq.n	8011000 <prvTCPPrepareConnect_IPV4+0x150>
        {
            xReturn = pdFALSE;
 8010ffc:	2300      	movs	r3, #0
 8010ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
    }

    return xReturn;
 8011000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8011002:	4618      	mov	r0, r3
 8011004:	3730      	adds	r7, #48	@ 0x30
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}

0801100a <prvSocketSetMSS>:
 * @brief Set the MSS (Maximum segment size) associated with the given socket.
 *
 * @param[in] pxSocket The socket whose MSS is to be set.
 */
    void prvSocketSetMSS( FreeRTOS_Socket_t * pxSocket )
    {
 801100a:	b580      	push	{r7, lr}
 801100c:	b082      	sub	sp, #8
 801100e:	af00      	add	r7, sp, #0
 8011010:	6078      	str	r0, [r7, #4]
        switch( pxSocket->bits.bIsIPv6 ) /* LCOV_EXCL_BR_LINE */
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	7a1b      	ldrb	r3, [r3, #8]
 8011016:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801101a:	b2db      	uxtb	r3, r3
 801101c:	2b00      	cmp	r3, #0
 801101e:	d103      	bne.n	8011028 <prvSocketSetMSS+0x1e>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case pdFALSE_UNSIGNED:
                    prvSocketSetMSS_IPV4( pxSocket );
 8011020:	6878      	ldr	r0, [r7, #4]
 8011022:	f000 f806 	bl	8011032 <prvSocketSetMSS_IPV4>
                    break;
 8011026:	e000      	b.n	801102a <prvSocketSetMSS+0x20>
            #endif /* ( ipconfigUSE_IPv6 != 0 ) */

            default: /* LCOV_EXCL_LINE */
                /* Shouldn't reach here */
                /* MISRA 16.4 Compliance */
                break; /* LCOV_EXCL_LINE */
 8011028:	bf00      	nop
        }
    }
 801102a:	bf00      	nop
 801102c:	3708      	adds	r7, #8
 801102e:	46bd      	mov	sp, r7
 8011030:	bd80      	pop	{r7, pc}

08011032 <prvSocketSetMSS_IPV4>:
 * @brief Set the MSS (Maximum segment size) associated with the given socket.
 *
 * @param[in] pxSocket The socket whose MSS is to be set.
 */
void prvSocketSetMSS_IPV4( FreeRTOS_Socket_t * pxSocket )
{
 8011032:	b580      	push	{r7, lr}
 8011034:	b084      	sub	sp, #16
 8011036:	af00      	add	r7, sp, #0
 8011038:	6078      	str	r0, [r7, #4]
    uint32_t ulMSS = ipconfigTCP_MSS;
 801103a:	f240 53b4 	movw	r3, #1460	@ 0x5b4
 801103e:	60fb      	str	r3, [r7, #12]
    const NetworkEndPoint_t * pxEndPoint = pxSocket->pxEndPoint;
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011044:	60bb      	str	r3, [r7, #8]

    if( pxEndPoint != NULL )
 8011046:	68bb      	ldr	r3, [r7, #8]
 8011048:	2b00      	cmp	r3, #0
 801104a:	d012      	beq.n	8011072 <prvSocketSetMSS_IPV4+0x40>
    {
        /* Do not allow MSS smaller than tcpMINIMUM_SEGMENT_LENGTH. */
        #if ( ipconfigTCP_MSS >= tcpMINIMUM_SEGMENT_LENGTH )
        {
            ulMSS = ipconfigTCP_MSS;
 801104c:	f240 53b4 	movw	r3, #1460	@ 0x5b4
 8011050:	60fb      	str	r3, [r7, #12]
            ulMSS = tcpMINIMUM_SEGMENT_LENGTH;
        }
        #endif

        /* Check if the remote IP-address belongs to the same netmask. */
        if( ( ( FreeRTOS_ntohl( pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4 ) ^ pxEndPoint->ipv4_settings.ulIPAddress ) & pxEndPoint->ipv4_settings.ulNetMask ) != 0U )
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8011056:	68bb      	ldr	r3, [r7, #8]
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	405a      	eors	r2, r3
 801105c:	68bb      	ldr	r3, [r7, #8]
 801105e:	685b      	ldr	r3, [r3, #4]
 8011060:	4013      	ands	r3, r2
 8011062:	2b00      	cmp	r3, #0
 8011064:	d005      	beq.n	8011072 <prvSocketSetMSS_IPV4+0x40>
        {
            /* Data for this peer will pass through a router, and maybe through
             * the internet.  Limit the MSS to 1400 bytes or less. */
            ulMSS = FreeRTOS_min_uint32( ( uint32_t ) tcpREDUCED_MSS_THROUGH_INTERNET, ulMSS );
 8011066:	68f9      	ldr	r1, [r7, #12]
 8011068:	f44f 60af 	mov.w	r0, #1400	@ 0x578
 801106c:	f7fa fafa 	bl	800b664 <FreeRTOS_min_uint32>
 8011070:	60f8      	str	r0, [r7, #12]
        }
    }

    FreeRTOS_debug_printf( ( "prvSocketSetMSS: %u bytes for %xip port %u\n", ( unsigned ) ulMSS, ( unsigned ) pxSocket->u.xTCP.xRemoteIP.ulIP_IPv4, pxSocket->u.xTCP.usRemotePort ) );

    pxSocket->u.xTCP.usMSS = ( uint16_t ) ulMSS;
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	b29a      	uxth	r2, r3
 8011076:	687b      	ldr	r3, [r7, #4]
 8011078:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
}
 801107c:	bf00      	nop
 801107e:	3710      	adds	r7, #16
 8011080:	46bd      	mov	sp, r7
 8011082:	bd80      	pop	{r7, pc}

08011084 <xSequenceLessThanOrEqual>:
 *
 * @return pdTRUE when "( b - a ) < 0x80000000". Else, pdFALSE.
 */
        static portINLINE BaseType_t xSequenceLessThanOrEqual( uint32_t a,
                                                               uint32_t b )
        {
 8011084:	b480      	push	{r7}
 8011086:	b085      	sub	sp, #20
 8011088:	af00      	add	r7, sp, #0
 801108a:	6078      	str	r0, [r7, #4]
 801108c:	6039      	str	r1, [r7, #0]
            BaseType_t xResult = pdFALSE;
 801108e:	2300      	movs	r3, #0
 8011090:	60fb      	str	r3, [r7, #12]

            /* Test if a <= b
             * Return true if the unsigned subtraction of (b-a) doesn't generate an
             * arithmetic overflow. */
            if( ( ( b - a ) & 0x80000000U ) == 0U )
 8011092:	683a      	ldr	r2, [r7, #0]
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	1ad3      	subs	r3, r2, r3
 8011098:	2b00      	cmp	r3, #0
 801109a:	db01      	blt.n	80110a0 <xSequenceLessThanOrEqual+0x1c>
            {
                xResult = pdTRUE;
 801109c:	2301      	movs	r3, #1
 801109e:	60fb      	str	r3, [r7, #12]
            }

            return xResult;
 80110a0:	68fb      	ldr	r3, [r7, #12]
        }
 80110a2:	4618      	mov	r0, r3
 80110a4:	3714      	adds	r7, #20
 80110a6:	46bd      	mov	sp, r7
 80110a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ac:	4770      	bx	lr

080110ae <xSequenceLessThan>:
 *
 * @return pdTRUE when "( b - ( a + 1 ) ) < 0x80000000", else pdFALSE.
 */
    BaseType_t xSequenceLessThan( uint32_t a,
                                  uint32_t b )
    {
 80110ae:	b480      	push	{r7}
 80110b0:	b085      	sub	sp, #20
 80110b2:	af00      	add	r7, sp, #0
 80110b4:	6078      	str	r0, [r7, #4]
 80110b6:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 80110b8:	2300      	movs	r3, #0
 80110ba:	60fb      	str	r3, [r7, #12]

        /* Test if a < b */
        if( ( ( b - ( a + 1U ) ) & 0x80000000U ) == 0U )
 80110bc:	683a      	ldr	r2, [r7, #0]
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	1ad3      	subs	r3, r2, r3
 80110c2:	3b01      	subs	r3, #1
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	db01      	blt.n	80110cc <xSequenceLessThan+0x1e>
        {
            xResult = pdTRUE;
 80110c8:	2301      	movs	r3, #1
 80110ca:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 80110cc:	68fb      	ldr	r3, [r7, #12]
    }
 80110ce:	4618      	mov	r0, r3
 80110d0:	3714      	adds	r7, #20
 80110d2:	46bd      	mov	sp, r7
 80110d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110d8:	4770      	bx	lr

080110da <xSequenceGreaterThan>:
 *
 * @return pdTRUE when "( a - b ) < 0x80000000", else pdFALSE.
 */
    BaseType_t xSequenceGreaterThan( uint32_t a,
                                     uint32_t b )
    {
 80110da:	b480      	push	{r7}
 80110dc:	b085      	sub	sp, #20
 80110de:	af00      	add	r7, sp, #0
 80110e0:	6078      	str	r0, [r7, #4]
 80110e2:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 80110e4:	2300      	movs	r3, #0
 80110e6:	60fb      	str	r3, [r7, #12]

        /* Test if a > b */
        if( ( ( a - ( b + 1U ) ) & 0x80000000U ) == 0U )
 80110e8:	687a      	ldr	r2, [r7, #4]
 80110ea:	683b      	ldr	r3, [r7, #0]
 80110ec:	1ad3      	subs	r3, r2, r3
 80110ee:	3b01      	subs	r3, #1
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	db01      	blt.n	80110f8 <xSequenceGreaterThan+0x1e>
        {
            xResult = pdTRUE;
 80110f4:	2301      	movs	r3, #1
 80110f6:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 80110f8:	68fb      	ldr	r3, [r7, #12]
    }
 80110fa:	4618      	mov	r0, r3
 80110fc:	3714      	adds	r7, #20
 80110fe:	46bd      	mov	sp, r7
 8011100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011104:	4770      	bx	lr

08011106 <xSequenceGreaterThanOrEqual>:
 *
 * @return pdTRUE if a>=b, else pdFALSE.
 */
    static portINLINE BaseType_t xSequenceGreaterThanOrEqual( uint32_t a,
                                                              uint32_t b )
    {
 8011106:	b480      	push	{r7}
 8011108:	b085      	sub	sp, #20
 801110a:	af00      	add	r7, sp, #0
 801110c:	6078      	str	r0, [r7, #4]
 801110e:	6039      	str	r1, [r7, #0]
        BaseType_t xResult = pdFALSE;
 8011110:	2300      	movs	r3, #0
 8011112:	60fb      	str	r3, [r7, #12]

        /* Test if a >= b */
        if( ( ( a - b ) & 0x80000000U ) == 0U )
 8011114:	687a      	ldr	r2, [r7, #4]
 8011116:	683b      	ldr	r3, [r7, #0]
 8011118:	1ad3      	subs	r3, r2, r3
 801111a:	2b00      	cmp	r3, #0
 801111c:	db01      	blt.n	8011122 <xSequenceGreaterThanOrEqual+0x1c>
        {
            xResult = pdTRUE;
 801111e:	2301      	movs	r3, #1
 8011120:	60fb      	str	r3, [r7, #12]
        }

        return xResult;
 8011122:	68fb      	ldr	r3, [r7, #12]
    }
 8011124:	4618      	mov	r0, r3
 8011126:	3714      	adds	r7, #20
 8011128:	46bd      	mov	sp, r7
 801112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112e:	4770      	bx	lr

08011130 <vListInsertFifo>:
 * @param[in] pxList The list in which the item is to inserted.
 * @param[in] pxNewListItem The item to be inserted.
 */
        static portINLINE void vListInsertFifo( List_t * const pxList,
                                                ListItem_t * const pxNewListItem )
        {
 8011130:	b580      	push	{r7, lr}
 8011132:	b082      	sub	sp, #8
 8011134:	af00      	add	r7, sp, #0
 8011136:	6078      	str	r0, [r7, #4]
 8011138:	6039      	str	r1, [r7, #0]
            vListInsertGeneric( pxList, pxNewListItem, &pxList->xListEnd );
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	3308      	adds	r3, #8
 801113e:	461a      	mov	r2, r3
 8011140:	6839      	ldr	r1, [r7, #0]
 8011142:	6878      	ldr	r0, [r7, #4]
 8011144:	f000 f85c 	bl	8011200 <vListInsertGeneric>
        }
 8011148:	bf00      	nop
 801114a:	3708      	adds	r7, #8
 801114c:	46bd      	mov	sp, r7
 801114e:	bd80      	pop	{r7, pc}

08011150 <vTCPTimerSet>:
 * @brief Set the timer's "born" time.
 *
 * @param[in] pxTimer The TCP timer.
 */
    static portINLINE void vTCPTimerSet( TCPTimer_t * pxTimer )
    {
 8011150:	b580      	push	{r7, lr}
 8011152:	b082      	sub	sp, #8
 8011154:	af00      	add	r7, sp, #0
 8011156:	6078      	str	r0, [r7, #4]
        pxTimer->uxBorn = xTaskGetTickCount();
 8011158:	f005 f902 	bl	8016360 <xTaskGetTickCount>
 801115c:	4602      	mov	r2, r0
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	601a      	str	r2, [r3, #0]
    }
 8011162:	bf00      	nop
 8011164:	3708      	adds	r7, #8
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}

0801116a <ulTimerGetAge>:
 * @param[in] pxTimer The timer whose age is to be fetched.
 *
 * @return The time in milliseconds since the timer was born.
 */
    static portINLINE uint32_t ulTimerGetAge( const TCPTimer_t * pxTimer )
    {
 801116a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801116e:	b084      	sub	sp, #16
 8011170:	af00      	add	r7, sp, #0
 8011172:	6078      	str	r0, [r7, #4]
        TickType_t uxNow = xTaskGetTickCount();
 8011174:	f005 f8f4 	bl	8016360 <xTaskGetTickCount>
 8011178:	60f8      	str	r0, [r7, #12]
        TickType_t uxDiff = uxNow - pxTimer->uxBorn;
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	68fa      	ldr	r2, [r7, #12]
 8011180:	1ad3      	subs	r3, r2, r3
 8011182:	60bb      	str	r3, [r7, #8]

        return ( uint32_t ) pdTICKS_TO_MS( uxDiff );
 8011184:	68bb      	ldr	r3, [r7, #8]
 8011186:	2200      	movs	r2, #0
 8011188:	4698      	mov	r8, r3
 801118a:	4691      	mov	r9, r2
 801118c:	4642      	mov	r2, r8
 801118e:	464b      	mov	r3, r9
 8011190:	f04f 0000 	mov.w	r0, #0
 8011194:	f04f 0100 	mov.w	r1, #0
 8011198:	0159      	lsls	r1, r3, #5
 801119a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801119e:	0150      	lsls	r0, r2, #5
 80111a0:	4602      	mov	r2, r0
 80111a2:	460b      	mov	r3, r1
 80111a4:	ebb2 0408 	subs.w	r4, r2, r8
 80111a8:	eb63 0509 	sbc.w	r5, r3, r9
 80111ac:	f04f 0200 	mov.w	r2, #0
 80111b0:	f04f 0300 	mov.w	r3, #0
 80111b4:	00ab      	lsls	r3, r5, #2
 80111b6:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80111ba:	00a2      	lsls	r2, r4, #2
 80111bc:	4614      	mov	r4, r2
 80111be:	461d      	mov	r5, r3
 80111c0:	eb14 0a08 	adds.w	sl, r4, r8
 80111c4:	eb45 0b09 	adc.w	fp, r5, r9
 80111c8:	f04f 0200 	mov.w	r2, #0
 80111cc:	f04f 0300 	mov.w	r3, #0
 80111d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80111d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80111d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80111dc:	4692      	mov	sl, r2
 80111de:	469b      	mov	fp, r3
 80111e0:	4650      	mov	r0, sl
 80111e2:	4659      	mov	r1, fp
 80111e4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80111e8:	f04f 0300 	mov.w	r3, #0
 80111ec:	f7ef f890 	bl	8000310 <__aeabi_uldivmod>
 80111f0:	4602      	mov	r2, r0
 80111f2:	460b      	mov	r3, r1
 80111f4:	4613      	mov	r3, r2
    }
 80111f6:	4618      	mov	r0, r3
 80111f8:	3710      	adds	r7, #16
 80111fa:	46bd      	mov	sp, r7
 80111fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011200 <vListInsertGeneric>:
 */
    #if ( ipconfigUSE_TCP_WIN == 1 )
        static void vListInsertGeneric( List_t * const pxList,
                                        ListItem_t * const pxNewListItem,
                                        MiniListItem_t * pxWhere )
        {
 8011200:	b480      	push	{r7}
 8011202:	b085      	sub	sp, #20
 8011204:	af00      	add	r7, sp, #0
 8011206:	60f8      	str	r0, [r7, #12]
 8011208:	60b9      	str	r1, [r7, #8]
 801120a:	607a      	str	r2, [r7, #4]
             * returned by listGET_HEAD_ENTRY() */

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewListItem->pxNext = ( ( ListItem_t * ) pxWhere );
 801120c:	68bb      	ldr	r3, [r7, #8]
 801120e:	687a      	ldr	r2, [r7, #4]
 8011210:	605a      	str	r2, [r3, #4]

            pxNewListItem->pxPrevious = pxWhere->pxPrevious;
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	689a      	ldr	r2, [r3, #8]
 8011216:	68bb      	ldr	r3, [r7, #8]
 8011218:	609a      	str	r2, [r3, #8]
            pxWhere->pxPrevious->pxNext = pxNewListItem;
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	689b      	ldr	r3, [r3, #8]
 801121e:	68ba      	ldr	r2, [r7, #8]
 8011220:	605a      	str	r2, [r3, #4]
            pxWhere->pxPrevious = pxNewListItem;
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	68ba      	ldr	r2, [r7, #8]
 8011226:	609a      	str	r2, [r3, #8]

            /* Remember which list the item is in. */
            listLIST_ITEM_CONTAINER( pxNewListItem ) = ( struct xLIST * configLIST_VOLATILE ) pxList;
 8011228:	68bb      	ldr	r3, [r7, #8]
 801122a:	68fa      	ldr	r2, [r7, #12]
 801122c:	611a      	str	r2, [r3, #16]

            ( pxList->uxNumberOfItems )++;
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	1c5a      	adds	r2, r3, #1
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	601a      	str	r2, [r3, #0]
        }
 8011238:	bf00      	nop
 801123a:	3714      	adds	r7, #20
 801123c:	46bd      	mov	sp, r7
 801123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011242:	4770      	bx	lr

08011244 <prvCreateSectors>:
 * @brief Creates a pool of 'ipconfigTCP_WIN_SEG_COUNT' sector buffers. Should be called once only.
 *
 * @return When the allocation was successful: pdPASS, otherwise pdFAIL.
 */
        static BaseType_t prvCreateSectors( void )
        {
 8011244:	b580      	push	{r7, lr}
 8011246:	b082      	sub	sp, #8
 8011248:	af00      	add	r7, sp, #0
            BaseType_t xIndex;
            BaseType_t xReturn;

            /* Allocate space for 'xTCPSegments' and store them in 'xSegmentList'. */

            vListInitialise( &xSegmentList );
 801124a:	4824      	ldr	r0, [pc, #144]	@ (80112dc <prvCreateSectors+0x98>)
 801124c:	f003 fd5f 	bl	8014d0e <vListInitialise>
            xTCPSegments = ( ( TCPSegment_t * ) pvPortMallocLarge( ( size_t ) ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) ) );
 8011250:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8011254:	f006 fe80 	bl	8017f58 <pvPortMalloc>
 8011258:	4603      	mov	r3, r0
 801125a:	4a21      	ldr	r2, [pc, #132]	@ (80112e0 <prvCreateSectors+0x9c>)
 801125c:	6013      	str	r3, [r2, #0]

            if( xTCPSegments == NULL )
 801125e:	4b20      	ldr	r3, [pc, #128]	@ (80112e0 <prvCreateSectors+0x9c>)
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d102      	bne.n	801126c <prvCreateSectors+0x28>
            {
                FreeRTOS_debug_printf( ( "prvCreateSectors: malloc %u failed\n",
                                         ( unsigned ) ( ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) ) ) );

                xReturn = pdFAIL;
 8011266:	2300      	movs	r3, #0
 8011268:	603b      	str	r3, [r7, #0]
 801126a:	e032      	b.n	80112d2 <prvCreateSectors+0x8e>
            }
            else
            {
                /* Clear the allocated space. */
                ( void ) memset( xTCPSegments, 0, ( size_t ) ipconfigTCP_WIN_SEG_COUNT * sizeof( xTCPSegments[ 0 ] ) );
 801126c:	4b1c      	ldr	r3, [pc, #112]	@ (80112e0 <prvCreateSectors+0x9c>)
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8011274:	2100      	movs	r1, #0
 8011276:	4618      	mov	r0, r3
 8011278:	f007 f9fb 	bl	8018672 <memset>

                for( xIndex = 0; xIndex < ipconfigTCP_WIN_SEG_COUNT; xIndex++ )
 801127c:	2300      	movs	r3, #0
 801127e:	607b      	str	r3, [r7, #4]
 8011280:	e022      	b.n	80112c8 <prvCreateSectors+0x84>
                        vListInitialiseItem( &( xTCPSegments[ xIndex ].xSegmentItem ) );
                        vListInitialiseItem( &( xTCPSegments[ xIndex ].xQueueItem ) );
                    }
                    #endif

                    listSET_LIST_ITEM_OWNER( &( xTCPSegments[ xIndex ].xSegmentItem ), ( void * ) &( xTCPSegments[ xIndex ] ) );
 8011282:	4b17      	ldr	r3, [pc, #92]	@ (80112e0 <prvCreateSectors+0x9c>)
 8011284:	6819      	ldr	r1, [r3, #0]
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	019a      	lsls	r2, r3, #6
 801128a:	4b15      	ldr	r3, [pc, #84]	@ (80112e0 <prvCreateSectors+0x9c>)
 801128c:	6818      	ldr	r0, [r3, #0]
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	019b      	lsls	r3, r3, #6
 8011292:	4403      	add	r3, r0
 8011294:	440a      	add	r2, r1
 8011296:	639a      	str	r2, [r3, #56]	@ 0x38
                    listSET_LIST_ITEM_OWNER( &( xTCPSegments[ xIndex ].xQueueItem ), ( void * ) &( xTCPSegments[ xIndex ] ) );
 8011298:	4b11      	ldr	r3, [pc, #68]	@ (80112e0 <prvCreateSectors+0x9c>)
 801129a:	6819      	ldr	r1, [r3, #0]
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	019a      	lsls	r2, r3, #6
 80112a0:	4b0f      	ldr	r3, [pc, #60]	@ (80112e0 <prvCreateSectors+0x9c>)
 80112a2:	6818      	ldr	r0, [r3, #0]
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	019b      	lsls	r3, r3, #6
 80112a8:	4403      	add	r3, r0
 80112aa:	440a      	add	r2, r1
 80112ac:	625a      	str	r2, [r3, #36]	@ 0x24

                    /* And add it to the pool of available segments */
                    vListInsertFifo( &xSegmentList, &( xTCPSegments[ xIndex ].xSegmentItem ) );
 80112ae:	4b0c      	ldr	r3, [pc, #48]	@ (80112e0 <prvCreateSectors+0x9c>)
 80112b0:	681a      	ldr	r2, [r3, #0]
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	019b      	lsls	r3, r3, #6
 80112b6:	4413      	add	r3, r2
 80112b8:	332c      	adds	r3, #44	@ 0x2c
 80112ba:	4619      	mov	r1, r3
 80112bc:	4807      	ldr	r0, [pc, #28]	@ (80112dc <prvCreateSectors+0x98>)
 80112be:	f7ff ff37 	bl	8011130 <vListInsertFifo>
                for( xIndex = 0; xIndex < ipconfigTCP_WIN_SEG_COUNT; xIndex++ )
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	3301      	adds	r3, #1
 80112c6:	607b      	str	r3, [r7, #4]
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80112cc:	ddd9      	ble.n	8011282 <prvCreateSectors+0x3e>
                }

                xReturn = pdPASS;
 80112ce:	2301      	movs	r3, #1
 80112d0:	603b      	str	r3, [r7, #0]
            }

            return xReturn;
 80112d2:	683b      	ldr	r3, [r7, #0]
        }
 80112d4:	4618      	mov	r0, r3
 80112d6:	3708      	adds	r7, #8
 80112d8:	46bd      	mov	sp, r7
 80112da:	bd80      	pop	{r7, pc}
 80112dc:	200024d8 	.word	0x200024d8
 80112e0:	200024d4 	.word	0x200024d4

080112e4 <xTCPWindowRxFind>:
 *
 * @return The address of the segment descriptor found, or NULL when not found.
 */
        static TCPSegment_t * xTCPWindowRxFind( const TCPWindow_t * pxWindow,
                                                uint32_t ulSequenceNumber )
        {
 80112e4:	b480      	push	{r7}
 80112e6:	b087      	sub	sp, #28
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	6078      	str	r0, [r7, #4]
 80112ec:	6039      	str	r1, [r7, #0]
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            TCPSegment_t * pxSegment, * pxReturn = NULL;
 80112ee:	2300      	movs	r3, #0
 80112f0:	613b      	str	r3, [r7, #16]
             * segments. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxEnd = ( ( const ListItem_t * ) &( pxWindow->xRxSegments.xListEnd ) );
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	33ac      	adds	r3, #172	@ 0xac
 80112f6:	60fb      	str	r3, [r7, #12]

            for( pxIterator = listGET_NEXT( pxEnd );
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	685b      	ldr	r3, [r3, #4]
 80112fc:	617b      	str	r3, [r7, #20]
 80112fe:	e00d      	b.n	801131c <xTCPWindowRxFind+0x38>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8011300:	697b      	ldr	r3, [r7, #20]
 8011302:	68db      	ldr	r3, [r3, #12]
 8011304:	60bb      	str	r3, [r7, #8]

                if( pxSegment->ulSequenceNumber == ulSequenceNumber )
 8011306:	68bb      	ldr	r3, [r7, #8]
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	683a      	ldr	r2, [r7, #0]
 801130c:	429a      	cmp	r2, r3
 801130e:	d102      	bne.n	8011316 <xTCPWindowRxFind+0x32>
                {
                    pxReturn = pxSegment;
 8011310:	68bb      	ldr	r3, [r7, #8]
 8011312:	613b      	str	r3, [r7, #16]
                    break;
 8011314:	e006      	b.n	8011324 <xTCPWindowRxFind+0x40>
                 pxIterator = listGET_NEXT( pxIterator ) )
 8011316:	697b      	ldr	r3, [r7, #20]
 8011318:	685b      	ldr	r3, [r3, #4]
 801131a:	617b      	str	r3, [r7, #20]
                 pxIterator != pxEnd;
 801131c:	697a      	ldr	r2, [r7, #20]
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	429a      	cmp	r2, r3
 8011322:	d1ed      	bne.n	8011300 <xTCPWindowRxFind+0x1c>
                }
            }

            return pxReturn;
 8011324:	693b      	ldr	r3, [r7, #16]
        }
 8011326:	4618      	mov	r0, r3
 8011328:	371c      	adds	r7, #28
 801132a:	46bd      	mov	sp, r7
 801132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011330:	4770      	bx	lr
	...

08011334 <xTCPWindowNew>:
 */
        static TCPSegment_t * xTCPWindowNew( TCPWindow_t * pxWindow,
                                             uint32_t ulSequenceNumber,
                                             int32_t lCount,
                                             BaseType_t xIsForRx )
        {
 8011334:	b580      	push	{r7, lr}
 8011336:	b08a      	sub	sp, #40	@ 0x28
 8011338:	af00      	add	r7, sp, #0
 801133a:	60f8      	str	r0, [r7, #12]
 801133c:	60b9      	str	r1, [r7, #8]
 801133e:	607a      	str	r2, [r7, #4]
 8011340:	603b      	str	r3, [r7, #0]
            TCPSegment_t * pxSegment;
            ListItem_t * pxItem;

            /* Allocate a new segment.  The socket will borrow all segments from a
             * common pool: 'xSegmentList', which is a list of 'TCPSegment_t' */
            if( listLIST_IS_EMPTY( &xSegmentList ) != pdFALSE )
 8011342:	4b37      	ldr	r3, [pc, #220]	@ (8011420 <xTCPWindowNew+0xec>)
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	2b00      	cmp	r3, #0
 8011348:	d102      	bne.n	8011350 <xTCPWindowNew+0x1c>
            {
                /* If the TCP-stack runs out of segments, you might consider
                 * increasing 'ipconfigTCP_WIN_SEG_COUNT'. */
                FreeRTOS_debug_printf( ( "xTCPWindow%cxNew: Error: all segments occupied\n", ( xIsForRx != 0 ) ? 'R' : 'T' ) );
                pxSegment = NULL;
 801134a:	2300      	movs	r3, #0
 801134c:	627b      	str	r3, [r7, #36]	@ 0x24
 801134e:	e061      	b.n	8011414 <xTCPWindowNew+0xe0>
            }
            else
            {
                /* Pop the item at the head of the list.  Semaphore protection is
                * not required as only the IP task will call these functions.  */
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( &xSegmentList );
 8011350:	4b33      	ldr	r3, [pc, #204]	@ (8011420 <xTCPWindowNew+0xec>)
 8011352:	68db      	ldr	r3, [r3, #12]
 8011354:	623b      	str	r3, [r7, #32]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 8011356:	6a3b      	ldr	r3, [r7, #32]
 8011358:	68db      	ldr	r3, [r3, #12]
 801135a:	627b      	str	r3, [r7, #36]	@ 0x24

                configASSERT( pxItem != NULL );
 801135c:	6a3b      	ldr	r3, [r7, #32]
 801135e:	2b00      	cmp	r3, #0
 8011360:	d10d      	bne.n	801137e <xTCPWindowNew+0x4a>
	__asm volatile
 8011362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011366:	b672      	cpsid	i
 8011368:	f383 8811 	msr	BASEPRI, r3
 801136c:	f3bf 8f6f 	isb	sy
 8011370:	f3bf 8f4f 	dsb	sy
 8011374:	b662      	cpsie	i
 8011376:	61bb      	str	r3, [r7, #24]
}
 8011378:	bf00      	nop
 801137a:	bf00      	nop
 801137c:	e7fd      	b.n	801137a <xTCPWindowNew+0x46>
                configASSERT( pxSegment != NULL );
 801137e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011380:	2b00      	cmp	r3, #0
 8011382:	d10d      	bne.n	80113a0 <xTCPWindowNew+0x6c>
	__asm volatile
 8011384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011388:	b672      	cpsid	i
 801138a:	f383 8811 	msr	BASEPRI, r3
 801138e:	f3bf 8f6f 	isb	sy
 8011392:	f3bf 8f4f 	dsb	sy
 8011396:	b662      	cpsie	i
 8011398:	617b      	str	r3, [r7, #20]
}
 801139a:	bf00      	nop
 801139c:	bf00      	nop
 801139e:	e7fd      	b.n	801139c <xTCPWindowNew+0x68>

                /* Remove the item from xSegmentList. */
                ( void ) uxListRemove( pxItem );
 80113a0:	6a38      	ldr	r0, [r7, #32]
 80113a2:	f003 fd3e 	bl	8014e22 <uxListRemove>

                /* Add it to either the connections' Rx or Tx queue. */
                if( xIsForRx != 0 )
 80113a6:	683b      	ldr	r3, [r7, #0]
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d006      	beq.n	80113ba <xTCPWindowNew+0x86>
                {
                    vListInsertFifo( &pxWindow->xRxSegments, pxItem );
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	33a4      	adds	r3, #164	@ 0xa4
 80113b0:	6a39      	ldr	r1, [r7, #32]
 80113b2:	4618      	mov	r0, r3
 80113b4:	f7ff febc 	bl	8011130 <vListInsertFifo>
 80113b8:	e005      	b.n	80113c6 <xTCPWindowNew+0x92>
                }
                else
                {
                    vListInsertFifo( &pxWindow->xTxSegments, pxItem );
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	3390      	adds	r3, #144	@ 0x90
 80113be:	6a39      	ldr	r1, [r7, #32]
 80113c0:	4618      	mov	r0, r3
 80113c2:	f7ff feb5 	bl	8011130 <vListInsertFifo>
                }

                /* And set the segment's timer to zero */
                vTCPTimerSet( &pxSegment->xTransmitTimer );
 80113c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113c8:	3310      	adds	r3, #16
 80113ca:	4618      	mov	r0, r3
 80113cc:	f7ff fec0 	bl	8011150 <vTCPTimerSet>

                pxSegment->u.ulFlags = 0;
 80113d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113d2:	2200      	movs	r2, #0
 80113d4:	615a      	str	r2, [r3, #20]
                pxSegment->u.bits.bIsForRx = ( xIsForRx != 0 ) ? 1U : 0U;
 80113d6:	683b      	ldr	r3, [r7, #0]
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d001      	beq.n	80113e0 <xTCPWindowNew+0xac>
 80113dc:	2101      	movs	r1, #1
 80113de:	e000      	b.n	80113e2 <xTCPWindowNew+0xae>
 80113e0:	2100      	movs	r1, #0
 80113e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80113e4:	7d93      	ldrb	r3, [r2, #22]
 80113e6:	f361 0382 	bfi	r3, r1, #2, #1
 80113ea:	7593      	strb	r3, [r2, #22]
                pxSegment->lMaxLength = lCount;
 80113ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ee:	687a      	ldr	r2, [r7, #4]
 80113f0:	605a      	str	r2, [r3, #4]
                pxSegment->lDataLength = lCount;
 80113f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113f4:	687a      	ldr	r2, [r7, #4]
 80113f6:	609a      	str	r2, [r3, #8]
                pxSegment->ulSequenceNumber = ulSequenceNumber;
 80113f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113fa:	68ba      	ldr	r2, [r7, #8]
 80113fc:	601a      	str	r2, [r3, #0]
                #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                {
                    static UBaseType_t xLowestLength = ipconfigTCP_WIN_SEG_COUNT;
                    UBaseType_t xLength = listCURRENT_LIST_LENGTH( &xSegmentList );
 80113fe:	4b08      	ldr	r3, [pc, #32]	@ (8011420 <xTCPWindowNew+0xec>)
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	61fb      	str	r3, [r7, #28]

                    if( xLowestLength > xLength )
 8011404:	4b07      	ldr	r3, [pc, #28]	@ (8011424 <xTCPWindowNew+0xf0>)
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	69fa      	ldr	r2, [r7, #28]
 801140a:	429a      	cmp	r2, r3
 801140c:	d202      	bcs.n	8011414 <xTCPWindowNew+0xe0>
                    {
                        xLowestLength = xLength;
 801140e:	4a05      	ldr	r2, [pc, #20]	@ (8011424 <xTCPWindowNew+0xf0>)
 8011410:	69fb      	ldr	r3, [r7, #28]
 8011412:	6013      	str	r3, [r2, #0]
                    }
                }
                #endif /* ipconfigHAS_DEBUG_PRINTF */
            }

            return pxSegment;
 8011414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8011416:	4618      	mov	r0, r3
 8011418:	3728      	adds	r7, #40	@ 0x28
 801141a:	46bd      	mov	sp, r7
 801141c:	bd80      	pop	{r7, pc}
 801141e:	bf00      	nop
 8011420:	200024d8 	.word	0x200024d8
 8011424:	20000018 	.word	0x20000018

08011428 <xTCPWindowRxEmpty>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 *
 * @return pdTRUE if the connection can be closed. Else, pdFALSE.
 */
        BaseType_t xTCPWindowRxEmpty( const TCPWindow_t * pxWindow )
        {
 8011428:	b580      	push	{r7, lr}
 801142a:	b084      	sub	sp, #16
 801142c:	af00      	add	r7, sp, #0
 801142e:	6078      	str	r0, [r7, #4]
            /* When the peer has a close request (FIN flag), the driver will check
             * if there are missing packets in the Rx-queue.  It will accept the
             * closure of the connection if both conditions are true:
             * - the Rx-queue is empty
             * - the highest Rx sequence number has been ACK'ed */
            if( listLIST_IS_EMPTY( ( &pxWindow->xRxSegments ) ) == pdFALSE )
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8011436:	2b00      	cmp	r3, #0
 8011438:	d002      	beq.n	8011440 <xTCPWindowRxEmpty+0x18>
            {
                /* Rx data has been stored while earlier packets were missing. */
                xReturn = pdFALSE;
 801143a:	2300      	movs	r3, #0
 801143c:	60fb      	str	r3, [r7, #12]
 801143e:	e010      	b.n	8011462 <xTCPWindowRxEmpty+0x3a>
            }
            else if( xSequenceGreaterThanOrEqual( pxWindow->rx.ulCurrentSequenceNumber + 1U, pxWindow->rx.ulHighestSequenceNumber ) != pdFALSE )
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	691b      	ldr	r3, [r3, #16]
 8011444:	1c5a      	adds	r2, r3, #1
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	699b      	ldr	r3, [r3, #24]
 801144a:	4619      	mov	r1, r3
 801144c:	4610      	mov	r0, r2
 801144e:	f7ff fe5a 	bl	8011106 <xSequenceGreaterThanOrEqual>
 8011452:	4603      	mov	r3, r0
 8011454:	2b00      	cmp	r3, #0
 8011456:	d002      	beq.n	801145e <xTCPWindowRxEmpty+0x36>
            {
                /* No Rx packets are being stored and the highest sequence number
                 * that has been received has been ACKed. */
                xReturn = pdTRUE;
 8011458:	2301      	movs	r3, #1
 801145a:	60fb      	str	r3, [r7, #12]
 801145c:	e001      	b.n	8011462 <xTCPWindowRxEmpty+0x3a>
            else
            {
                FreeRTOS_debug_printf( ( "xTCPWindowRxEmpty: cur %u highest %u (empty)\n",
                                         ( unsigned ) ( pxWindow->rx.ulCurrentSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( pxWindow->rx.ulHighestSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ) ) );
                xReturn = pdFALSE;
 801145e:	2300      	movs	r3, #0
 8011460:	60fb      	str	r3, [r7, #12]
            }

            return xReturn;
 8011462:	68fb      	ldr	r3, [r7, #12]
        }
 8011464:	4618      	mov	r0, r3
 8011466:	3710      	adds	r7, #16
 8011468:	46bd      	mov	sp, r7
 801146a:	bd80      	pop	{r7, pc}

0801146c <xTCPWindowGetHead>:
 * @param[in] pxList The list of segment descriptors.
 *
 * @return The address of the segment descriptor, or NULL when not found.
 */
        static TCPSegment_t * xTCPWindowGetHead( const List_t * pxList )
        {
 801146c:	b580      	push	{r7, lr}
 801146e:	b084      	sub	sp, #16
 8011470:	af00      	add	r7, sp, #0
 8011472:	6078      	str	r0, [r7, #4]
            TCPSegment_t * pxSegment;
            ListItem_t * pxItem;

            /* Detaches and returns the head of a queue. */
            if( listLIST_IS_EMPTY( pxList ) != pdFALSE )
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	2b00      	cmp	r3, #0
 801147a:	d102      	bne.n	8011482 <xTCPWindowGetHead+0x16>
            {
                pxSegment = NULL;
 801147c:	2300      	movs	r3, #0
 801147e:	60fb      	str	r3, [r7, #12]
 8011480:	e008      	b.n	8011494 <xTCPWindowGetHead+0x28>
            }
            else
            {
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( pxList );
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	68db      	ldr	r3, [r3, #12]
 8011486:	60bb      	str	r3, [r7, #8]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 8011488:	68bb      	ldr	r3, [r7, #8]
 801148a:	68db      	ldr	r3, [r3, #12]
 801148c:	60fb      	str	r3, [r7, #12]

                ( void ) uxListRemove( pxItem );
 801148e:	68b8      	ldr	r0, [r7, #8]
 8011490:	f003 fcc7 	bl	8014e22 <uxListRemove>
            }

            return pxSegment;
 8011494:	68fb      	ldr	r3, [r7, #12]
        }
 8011496:	4618      	mov	r0, r3
 8011498:	3710      	adds	r7, #16
 801149a:	46bd      	mov	sp, r7
 801149c:	bd80      	pop	{r7, pc}

0801149e <xTCPWindowPeekHead>:
 * @param[in] pxList The list of segment descriptors.
 *
 * @return The address of the segment descriptor, or NULL when the list is empty.
 */
        static TCPSegment_t * xTCPWindowPeekHead( const List_t * pxList )
        {
 801149e:	b480      	push	{r7}
 80114a0:	b085      	sub	sp, #20
 80114a2:	af00      	add	r7, sp, #0
 80114a4:	6078      	str	r0, [r7, #4]
            const ListItem_t * pxItem;
            TCPSegment_t * pxReturn;

            /* Returns the head of a queue but it won't be detached. */
            if( listLIST_IS_EMPTY( pxList ) != pdFALSE )
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d102      	bne.n	80114b4 <xTCPWindowPeekHead+0x16>
            {
                pxReturn = NULL;
 80114ae:	2300      	movs	r3, #0
 80114b0:	60fb      	str	r3, [r7, #12]
 80114b2:	e005      	b.n	80114c0 <xTCPWindowPeekHead+0x22>
            }
            else
            {
                pxItem = ( ListItem_t * ) listGET_HEAD_ENTRY( pxList );
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	68db      	ldr	r3, [r3, #12]
 80114b8:	60bb      	str	r3, [r7, #8]
                pxReturn = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxItem ) );
 80114ba:	68bb      	ldr	r3, [r7, #8]
 80114bc:	68db      	ldr	r3, [r3, #12]
 80114be:	60fb      	str	r3, [r7, #12]
            }

            return pxReturn;
 80114c0:	68fb      	ldr	r3, [r7, #12]
        }
 80114c2:	4618      	mov	r0, r3
 80114c4:	3714      	adds	r7, #20
 80114c6:	46bd      	mov	sp, r7
 80114c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114cc:	4770      	bx	lr
	...

080114d0 <vTCPWindowFree>:
 * @brief Release a segment object, return it to the list of available segment holders.
 *
 * @param[in] pxSegment The segment descriptor that must be freed.
 */
        static void vTCPWindowFree( TCPSegment_t * pxSegment )
        {
 80114d0:	b580      	push	{r7, lr}
 80114d2:	b082      	sub	sp, #8
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]
            /*  Free entry pxSegment because it's not used any more.  The ownership
             * will be passed back to the segment pool.
             *
             * Unlink it from one of the queues, if any. */
            if( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) != NULL )
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114dc:	2b00      	cmp	r3, #0
 80114de:	d004      	beq.n	80114ea <vTCPWindowFree+0x1a>
            {
                ( void ) uxListRemove( &( pxSegment->xQueueItem ) );
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	3318      	adds	r3, #24
 80114e4:	4618      	mov	r0, r3
 80114e6:	f003 fc9c 	bl	8014e22 <uxListRemove>
            }

            pxSegment->ulSequenceNumber = 0U;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	2200      	movs	r2, #0
 80114ee:	601a      	str	r2, [r3, #0]
            pxSegment->lDataLength = 0;
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	2200      	movs	r2, #0
 80114f4:	609a      	str	r2, [r3, #8]
            pxSegment->u.ulFlags = 0U;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	2200      	movs	r2, #0
 80114fa:	615a      	str	r2, [r3, #20]

            /* Take it out of xRxSegments/xTxSegments */
            if( listLIST_ITEM_CONTAINER( &( pxSegment->xSegmentItem ) ) != NULL )
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011500:	2b00      	cmp	r3, #0
 8011502:	d004      	beq.n	801150e <vTCPWindowFree+0x3e>
            {
                ( void ) uxListRemove( &( pxSegment->xSegmentItem ) );
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	332c      	adds	r3, #44	@ 0x2c
 8011508:	4618      	mov	r0, r3
 801150a:	f003 fc8a 	bl	8014e22 <uxListRemove>
            }

            /* Return it to xSegmentList */
            vListInsertFifo( &xSegmentList, &( pxSegment->xSegmentItem ) );
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	332c      	adds	r3, #44	@ 0x2c
 8011512:	4619      	mov	r1, r3
 8011514:	4803      	ldr	r0, [pc, #12]	@ (8011524 <vTCPWindowFree+0x54>)
 8011516:	f7ff fe0b 	bl	8011130 <vListInsertFifo>
        }
 801151a:	bf00      	nop
 801151c:	3708      	adds	r7, #8
 801151e:	46bd      	mov	sp, r7
 8011520:	bd80      	pop	{r7, pc}
 8011522:	bf00      	nop
 8011524:	200024d8 	.word	0x200024d8

08011528 <vTCPWindowDestroy>:
 * @brief Return all segment descriptor to the poll of descriptors, before deleting a socket.
 *
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 */
        void vTCPWindowDestroy( TCPWindow_t const * pxWindow )
        {
 8011528:	b580      	push	{r7, lr}
 801152a:	b086      	sub	sp, #24
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]

            /*  Destroy a window.  A TCP window doesn't serve any more.  Return all
             * owned segments to the pool.  In order to save code, it will make 2 rounds,
             * one to remove the segments from xRxSegments, and a second round to clear
             * xTxSegments*/
            for( xRound = 0; xRound < 2; xRound++ )
 8011530:	2300      	movs	r3, #0
 8011532:	613b      	str	r3, [r7, #16]
 8011534:	e01d      	b.n	8011572 <vTCPWindowDestroy+0x4a>
            {
                if( xRound != 0 )
 8011536:	693b      	ldr	r3, [r7, #16]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d003      	beq.n	8011544 <vTCPWindowDestroy+0x1c>
                {
                    pxSegments = &( pxWindow->xRxSegments );
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	33a4      	adds	r3, #164	@ 0xa4
 8011540:	617b      	str	r3, [r7, #20]
 8011542:	e002      	b.n	801154a <vTCPWindowDestroy+0x22>
                }
                else
                {
                    pxSegments = &( pxWindow->xTxSegments );
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	3390      	adds	r3, #144	@ 0x90
 8011548:	617b      	str	r3, [r7, #20]
                }

                if( listLIST_IS_INITIALISED( pxSegments ) )
 801154a:	697b      	ldr	r3, [r7, #20]
 801154c:	689b      	ldr	r3, [r3, #8]
 801154e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011552:	d10b      	bne.n	801156c <vTCPWindowDestroy+0x44>
                {
                    while( listCURRENT_LIST_LENGTH( pxSegments ) > 0U )
 8011554:	e006      	b.n	8011564 <vTCPWindowDestroy+0x3c>
                    {
                        pxSegment = ( ( TCPSegment_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxSegments ) );
 8011556:	697b      	ldr	r3, [r7, #20]
 8011558:	68db      	ldr	r3, [r3, #12]
 801155a:	68db      	ldr	r3, [r3, #12]
 801155c:	60fb      	str	r3, [r7, #12]
                        vTCPWindowFree( pxSegment );
 801155e:	68f8      	ldr	r0, [r7, #12]
 8011560:	f7ff ffb6 	bl	80114d0 <vTCPWindowFree>
                    while( listCURRENT_LIST_LENGTH( pxSegments ) > 0U )
 8011564:	697b      	ldr	r3, [r7, #20]
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d1f4      	bne.n	8011556 <vTCPWindowDestroy+0x2e>
            for( xRound = 0; xRound < 2; xRound++ )
 801156c:	693b      	ldr	r3, [r7, #16]
 801156e:	3301      	adds	r3, #1
 8011570:	613b      	str	r3, [r7, #16]
 8011572:	693b      	ldr	r3, [r7, #16]
 8011574:	2b01      	cmp	r3, #1
 8011576:	ddde      	ble.n	8011536 <vTCPWindowDestroy+0xe>
                    }
                }
            }
        }
 8011578:	bf00      	nop
 801157a:	bf00      	nop
 801157c:	3718      	adds	r7, #24
 801157e:	46bd      	mov	sp, r7
 8011580:	bd80      	pop	{r7, pc}
	...

08011584 <xTCPWindowCreate>:
                                 uint32_t ulRxWindowLength,
                                 uint32_t ulTxWindowLength,
                                 uint32_t ulAckNumber,
                                 uint32_t ulSequenceNumber,
                                 uint32_t ulMSS )
    {
 8011584:	b580      	push	{r7, lr}
 8011586:	b086      	sub	sp, #24
 8011588:	af00      	add	r7, sp, #0
 801158a:	60f8      	str	r0, [r7, #12]
 801158c:	60b9      	str	r1, [r7, #8]
 801158e:	607a      	str	r2, [r7, #4]
 8011590:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdPASS;
 8011592:	2301      	movs	r3, #1
 8011594:	617b      	str	r3, [r7, #20]

        /* Create and initialize a window. */

        #if ( ipconfigUSE_TCP_WIN == 1 )
        {
            if( xTCPSegments == NULL )
 8011596:	4b18      	ldr	r3, [pc, #96]	@ (80115f8 <xTCPWindowCreate+0x74>)
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	2b00      	cmp	r3, #0
 801159c:	d102      	bne.n	80115a4 <xTCPWindowCreate+0x20>
            {
                xReturn = prvCreateSectors();
 801159e:	f7ff fe51 	bl	8011244 <prvCreateSectors>
 80115a2:	6178      	str	r0, [r7, #20]
            }

            vListInitialise( &( pxWindow->xTxSegments ) );
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	3390      	adds	r3, #144	@ 0x90
 80115a8:	4618      	mov	r0, r3
 80115aa:	f003 fbb0 	bl	8014d0e <vListInitialise>
            vListInitialise( &( pxWindow->xRxSegments ) );
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	33a4      	adds	r3, #164	@ 0xa4
 80115b2:	4618      	mov	r0, r3
 80115b4:	f003 fbab 	bl	8014d0e <vListInitialise>

            vListInitialise( &( pxWindow->xPriorityQueue ) ); /* Priority queue: segments which must be sent immediately */
 80115b8:	68fb      	ldr	r3, [r7, #12]
 80115ba:	3340      	adds	r3, #64	@ 0x40
 80115bc:	4618      	mov	r0, r3
 80115be:	f003 fba6 	bl	8014d0e <vListInitialise>
            vListInitialise( &( pxWindow->xTxQueue ) );       /* Transmit queue: segments queued for transmission */
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	3354      	adds	r3, #84	@ 0x54
 80115c6:	4618      	mov	r0, r3
 80115c8:	f003 fba1 	bl	8014d0e <vListInitialise>
            vListInitialise( &( pxWindow->xWaitQueue ) );     /* Waiting queue:  outstanding segments */
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	3368      	adds	r3, #104	@ 0x68
 80115d0:	4618      	mov	r0, r3
 80115d2:	f003 fb9c 	bl	8014d0e <vListInitialise>
        {
            FreeRTOS_debug_printf( ( "xTCPWindowCreate: for WinLen = Rx/Tx: %u/%u\n",
                                     ( unsigned ) ulRxWindowLength, ( unsigned ) ulTxWindowLength ) );
        }

        pxWindow->xSize.ulRxWindowLength = ulRxWindowLength;
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	68ba      	ldr	r2, [r7, #8]
 80115da:	605a      	str	r2, [r3, #4]
        pxWindow->xSize.ulTxWindowLength = ulTxWindowLength;
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	687a      	ldr	r2, [r7, #4]
 80115e0:	609a      	str	r2, [r3, #8]

        vTCPWindowInit( pxWindow, ulAckNumber, ulSequenceNumber, ulMSS );
 80115e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115e4:	6a3a      	ldr	r2, [r7, #32]
 80115e6:	6839      	ldr	r1, [r7, #0]
 80115e8:	68f8      	ldr	r0, [r7, #12]
 80115ea:	f000 f807 	bl	80115fc <vTCPWindowInit>

        return xReturn;
 80115ee:	697b      	ldr	r3, [r7, #20]
    }
 80115f0:	4618      	mov	r0, r3
 80115f2:	3718      	adds	r7, #24
 80115f4:	46bd      	mov	sp, r7
 80115f6:	bd80      	pop	{r7, pc}
 80115f8:	200024d4 	.word	0x200024d4

080115fc <vTCPWindowInit>:
 */
    void vTCPWindowInit( TCPWindow_t * pxWindow,
                         uint32_t ulAckNumber,
                         uint32_t ulSequenceNumber,
                         uint32_t ulMSS )
    {
 80115fc:	b480      	push	{r7}
 80115fe:	b087      	sub	sp, #28
 8011600:	af00      	add	r7, sp, #0
 8011602:	60f8      	str	r0, [r7, #12]
 8011604:	60b9      	str	r1, [r7, #8]
 8011606:	607a      	str	r2, [r7, #4]
 8011608:	603b      	str	r3, [r7, #0]
        const int32_t l500ms = 500;
 801160a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 801160e:	617b      	str	r3, [r7, #20]

        pxWindow->u.ulFlags = 0U;
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	2200      	movs	r2, #0
 8011614:	601a      	str	r2, [r3, #0]
        pxWindow->u.bits.bHasInit = pdTRUE_UNSIGNED;
 8011616:	68fa      	ldr	r2, [r7, #12]
 8011618:	7813      	ldrb	r3, [r2, #0]
 801161a:	f043 0301 	orr.w	r3, r3, #1
 801161e:	7013      	strb	r3, [r2, #0]

        if( ulMSS != 0U )
 8011620:	683b      	ldr	r3, [r7, #0]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d024      	beq.n	8011670 <vTCPWindowInit+0x74>
        {
            if( pxWindow->usMSSInit != 0U )
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 801162c:	2b00      	cmp	r3, #0
 801162e:	d004      	beq.n	801163a <vTCPWindowInit+0x3e>
            {
                pxWindow->usMSSInit = ( uint16_t ) ulMSS;
 8011630:	683b      	ldr	r3, [r7, #0]
 8011632:	b29a      	uxth	r2, r3
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
            }

            if( ( ulMSS < ( uint32_t ) pxWindow->usMSS ) || ( pxWindow->usMSS == 0U ) )
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8011640:	461a      	mov	r2, r3
 8011642:	683b      	ldr	r3, [r7, #0]
 8011644:	4293      	cmp	r3, r2
 8011646:	d304      	bcc.n	8011652 <vTCPWindowInit+0x56>
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 801164e:	2b00      	cmp	r3, #0
 8011650:	d10e      	bne.n	8011670 <vTCPWindowInit+0x74>
            {
                pxWindow->xSize.ulRxWindowLength = ( pxWindow->xSize.ulRxWindowLength / ulMSS ) * ulMSS;
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	685a      	ldr	r2, [r3, #4]
 8011656:	683b      	ldr	r3, [r7, #0]
 8011658:	fbb2 f3f3 	udiv	r3, r2, r3
 801165c:	683a      	ldr	r2, [r7, #0]
 801165e:	fb03 f202 	mul.w	r2, r3, r2
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	605a      	str	r2, [r3, #4]
                pxWindow->usMSS = ( uint16_t ) ulMSS;
 8011666:	683b      	ldr	r3, [r7, #0]
 8011668:	b29a      	uxth	r2, r3
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
            pxWindow->xTxSegment.lMaxLength = ( int32_t ) pxWindow->usMSS;
        }
        #endif /* ipconfigUSE_TCP_WIN == 1 */

        /*Start with a timeout of 2 * 500 ms (1 sec). */
        pxWindow->lSRTT = l500ms;
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	697a      	ldr	r2, [r7, #20]
 8011674:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Just for logging, to print relative sequence numbers. */
        pxWindow->rx.ulFirstSequenceNumber = ulAckNumber;
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	68ba      	ldr	r2, [r7, #8]
 801167a:	60da      	str	r2, [r3, #12]

        /* The segment asked for in the next transmission. */
        pxWindow->rx.ulCurrentSequenceNumber = ulAckNumber;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	68ba      	ldr	r2, [r7, #8]
 8011680:	611a      	str	r2, [r3, #16]

        /* The right-hand side of the receive window. */
        pxWindow->rx.ulHighestSequenceNumber = ulAckNumber;
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	68ba      	ldr	r2, [r7, #8]
 8011686:	619a      	str	r2, [r3, #24]

        pxWindow->tx.ulFirstSequenceNumber = ulSequenceNumber;
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	687a      	ldr	r2, [r7, #4]
 801168c:	61da      	str	r2, [r3, #28]

        /* The segment asked for in next transmission. */
        pxWindow->tx.ulCurrentSequenceNumber = ulSequenceNumber;
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	687a      	ldr	r2, [r7, #4]
 8011692:	621a      	str	r2, [r3, #32]

        /* The sequence number given to the next outgoing byte to be added is
         * maintained by lTCPWindowTxAdd(). */
        pxWindow->ulNextTxSequenceNumber = ulSequenceNumber;
 8011694:	68fb      	ldr	r3, [r7, #12]
 8011696:	687a      	ldr	r2, [r7, #4]
 8011698:	635a      	str	r2, [r3, #52]	@ 0x34

        /* The right-hand side of the transmit window. */
        pxWindow->tx.ulHighestSequenceNumber = ulSequenceNumber;
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	687a      	ldr	r2, [r7, #4]
 801169e:	629a      	str	r2, [r3, #40]	@ 0x28
        pxWindow->ulOurSequenceNumber = ulSequenceNumber;
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	687a      	ldr	r2, [r7, #4]
 80116a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
 80116a6:	bf00      	nop
 80116a8:	371c      	adds	r7, #28
 80116aa:	46bd      	mov	sp, r7
 80116ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116b0:	4770      	bx	lr

080116b2 <xTCPWindowRxConfirm>:
 * @return The first segment descriptor involved, or NULL when no matching descriptor was found.
 */
        static TCPSegment_t * xTCPWindowRxConfirm( const TCPWindow_t * pxWindow,
                                                   uint32_t ulSequenceNumber,
                                                   uint32_t ulLength )
        {
 80116b2:	b580      	push	{r7, lr}
 80116b4:	b08a      	sub	sp, #40	@ 0x28
 80116b6:	af00      	add	r7, sp, #0
 80116b8:	60f8      	str	r0, [r7, #12]
 80116ba:	60b9      	str	r1, [r7, #8]
 80116bc:	607a      	str	r2, [r7, #4]
            TCPSegment_t * pxBest = NULL;
 80116be:	2300      	movs	r3, #0
 80116c0:	627b      	str	r3, [r7, #36]	@ 0x24
            const ListItem_t * pxIterator;
            uint32_t ulNextSequenceNumber = ulSequenceNumber + ulLength;
 80116c2:	68ba      	ldr	r2, [r7, #8]
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	4413      	add	r3, r2
 80116c8:	61fb      	str	r3, [r7, #28]

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxWindow->xRxSegments.xListEnd ) );
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	33ac      	adds	r3, #172	@ 0xac
 80116ce:	61bb      	str	r3, [r7, #24]
             * and (ulSequenceNumber+ulLength).  Normally none will be found, because
             * the next RX segment should have a sequence number equal to
             * '(ulSequenceNumber+ulLength)'. */

            /* Iterate through all RX segments that are stored: */
            for( pxIterator = listGET_NEXT( pxEnd );
 80116d0:	69bb      	ldr	r3, [r7, #24]
 80116d2:	685b      	ldr	r3, [r3, #4]
 80116d4:	623b      	str	r3, [r7, #32]
 80116d6:	e027      	b.n	8011728 <xTCPWindowRxConfirm+0x76>
                 pxIterator != pxEnd;
                 pxIterator = listGET_NEXT( pxIterator ) )
            {
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 80116d8:	6a3b      	ldr	r3, [r7, #32]
 80116da:	68db      	ldr	r3, [r3, #12]
 80116dc:	617b      	str	r3, [r7, #20]

                /* And see if there is a segment for which:
                 * 'ulSequenceNumber' <= 'pxSegment->ulSequenceNumber' < 'ulNextSequenceNumber'
                 * If there are more matching segments, the one with the lowest sequence number
                 * shall be taken */
                if( ( xSequenceGreaterThanOrEqual( pxSegment->ulSequenceNumber, ulSequenceNumber ) != 0 ) &&
 80116de:	697b      	ldr	r3, [r7, #20]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	68b9      	ldr	r1, [r7, #8]
 80116e4:	4618      	mov	r0, r3
 80116e6:	f7ff fd0e 	bl	8011106 <xSequenceGreaterThanOrEqual>
 80116ea:	4603      	mov	r3, r0
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d018      	beq.n	8011722 <xTCPWindowRxConfirm+0x70>
                    ( xSequenceLessThan( pxSegment->ulSequenceNumber, ulNextSequenceNumber ) != 0 ) )
 80116f0:	697b      	ldr	r3, [r7, #20]
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	69f9      	ldr	r1, [r7, #28]
 80116f6:	4618      	mov	r0, r3
 80116f8:	f7ff fcd9 	bl	80110ae <xSequenceLessThan>
 80116fc:	4603      	mov	r3, r0
                if( ( xSequenceGreaterThanOrEqual( pxSegment->ulSequenceNumber, ulSequenceNumber ) != 0 ) &&
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d00f      	beq.n	8011722 <xTCPWindowRxConfirm+0x70>
                {
                    if( ( pxBest == NULL ) || ( xSequenceLessThan( pxSegment->ulSequenceNumber, pxBest->ulSequenceNumber ) != 0 ) )
 8011702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011704:	2b00      	cmp	r3, #0
 8011706:	d00a      	beq.n	801171e <xTCPWindowRxConfirm+0x6c>
 8011708:	697b      	ldr	r3, [r7, #20]
 801170a:	681a      	ldr	r2, [r3, #0]
 801170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	4619      	mov	r1, r3
 8011712:	4610      	mov	r0, r2
 8011714:	f7ff fccb 	bl	80110ae <xSequenceLessThan>
 8011718:	4603      	mov	r3, r0
 801171a:	2b00      	cmp	r3, #0
 801171c:	d001      	beq.n	8011722 <xTCPWindowRxConfirm+0x70>
                    {
                        pxBest = pxSegment;
 801171e:	697b      	ldr	r3, [r7, #20]
 8011720:	627b      	str	r3, [r7, #36]	@ 0x24
                 pxIterator = listGET_NEXT( pxIterator ) )
 8011722:	6a3b      	ldr	r3, [r7, #32]
 8011724:	685b      	ldr	r3, [r3, #4]
 8011726:	623b      	str	r3, [r7, #32]
                 pxIterator != pxEnd;
 8011728:	6a3a      	ldr	r2, [r7, #32]
 801172a:	69bb      	ldr	r3, [r7, #24]
 801172c:	429a      	cmp	r2, r3
 801172e:	d1d3      	bne.n	80116d8 <xTCPWindowRxConfirm+0x26>
                    }
                }
            }

            if( ( pxBest != NULL ) &&
 8011730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011732:	2b00      	cmp	r3, #0
 8011734:	d003      	beq.n	801173e <xTCPWindowRxConfirm+0x8c>
                ( ( pxBest->ulSequenceNumber != ulSequenceNumber ) || ( pxBest->lDataLength != ( int32_t ) ulLength ) ) )
 8011736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011738:	681b      	ldr	r3, [r3, #0]
            if( ( pxBest != NULL ) &&
 801173a:	68ba      	ldr	r2, [r7, #8]
 801173c:	429a      	cmp	r2, r3
                                         ( unsigned ) ( pxBest->ulSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( int ) pxBest->lDataLength,
                                         ( unsigned ) ( pxBest->ulSequenceNumber + ( ( uint32_t ) pxBest->lDataLength ) - pxWindow->rx.ulFirstSequenceNumber ) ) );
            }

            return pxBest;
 801173e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8011740:	4618      	mov	r0, r3
 8011742:	3728      	adds	r7, #40	@ 0x28
 8011744:	46bd      	mov	sp, r7
 8011746:	bd80      	pop	{r7, pc}

08011748 <prvTCPWindowRx_ExpectedRX>:
 * @param[in] pxWindow The TCP sliding window data of the socket.
 * @param[in] ulLength The number of bytes that can be added.
 */
        static void prvTCPWindowRx_ExpectedRX( TCPWindow_t * pxWindow,
                                               uint32_t ulLength )
        {
 8011748:	b580      	push	{r7, lr}
 801174a:	b086      	sub	sp, #24
 801174c:	af00      	add	r7, sp, #0
 801174e:	6078      	str	r0, [r7, #4]
 8011750:	6039      	str	r1, [r7, #0]
            uint32_t ulSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	691b      	ldr	r3, [r3, #16]
 8011756:	613b      	str	r3, [r7, #16]
            uint32_t ulCurrentSequenceNumber = ulSequenceNumber + ulLength;
 8011758:	693a      	ldr	r2, [r7, #16]
 801175a:	683b      	ldr	r3, [r7, #0]
 801175c:	4413      	add	r3, r2
 801175e:	617b      	str	r3, [r7, #20]

            if( listCURRENT_LIST_LENGTH( &( pxWindow->xRxSegments ) ) != 0U )
 8011760:	687b      	ldr	r3, [r7, #4]
 8011762:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8011766:	2b00      	cmp	r3, #0
 8011768:	d02c      	beq.n	80117c4 <prvTCPWindowRx_ExpectedRX+0x7c>
            {
                uint32_t ulSavedSequenceNumber = ulCurrentSequenceNumber;
 801176a:	697b      	ldr	r3, [r7, #20]
 801176c:	60fb      	str	r3, [r7, #12]
                 * If the server is forced to retransmit packets several time in a row it might send a batch of concatenated packet for speed.
                 * So we cannot rely on the packets between ulSequenceNumber and ulSequenceNumber + ulLength to be sequential and it is better to just
                 * clean them out. */
                do
                {
                    pxFound = xTCPWindowRxConfirm( pxWindow, ulSequenceNumber, ulLength );
 801176e:	683a      	ldr	r2, [r7, #0]
 8011770:	6939      	ldr	r1, [r7, #16]
 8011772:	6878      	ldr	r0, [r7, #4]
 8011774:	f7ff ff9d 	bl	80116b2 <xTCPWindowRxConfirm>
 8011778:	60b8      	str	r0, [r7, #8]

                    if( pxFound != NULL )
 801177a:	68bb      	ldr	r3, [r7, #8]
 801177c:	2b00      	cmp	r3, #0
 801177e:	d002      	beq.n	8011786 <prvTCPWindowRx_ExpectedRX+0x3e>
                    {
                        /* Remove it because it will be passed to user directly. */
                        vTCPWindowFree( pxFound );
 8011780:	68b8      	ldr	r0, [r7, #8]
 8011782:	f7ff fea5 	bl	80114d0 <vTCPWindowFree>
                    }
                } while( pxFound != NULL );
 8011786:	68bb      	ldr	r3, [r7, #8]
 8011788:	2b00      	cmp	r3, #0
 801178a:	d1f0      	bne.n	801176e <prvTCPWindowRx_ExpectedRX+0x26>

                /*  Check for following segments that are already in the
                 * queue and increment ulCurrentSequenceNumber. */
                for( ; ; )
                {
                    pxFound = xTCPWindowRxFind( pxWindow, ulCurrentSequenceNumber );
 801178c:	6979      	ldr	r1, [r7, #20]
 801178e:	6878      	ldr	r0, [r7, #4]
 8011790:	f7ff fda8 	bl	80112e4 <xTCPWindowRxFind>
 8011794:	60b8      	str	r0, [r7, #8]

                    if( pxFound == NULL )
 8011796:	68bb      	ldr	r3, [r7, #8]
 8011798:	2b00      	cmp	r3, #0
 801179a:	d009      	beq.n	80117b0 <prvTCPWindowRx_ExpectedRX+0x68>
                    {
                        break;
                    }

                    ulCurrentSequenceNumber += ( uint32_t ) pxFound->lDataLength;
 801179c:	68bb      	ldr	r3, [r7, #8]
 801179e:	689b      	ldr	r3, [r3, #8]
 80117a0:	461a      	mov	r2, r3
 80117a2:	697b      	ldr	r3, [r7, #20]
 80117a4:	4413      	add	r3, r2
 80117a6:	617b      	str	r3, [r7, #20]

                    /* As all packet below this one have been passed to the
                     * user it can be discarded. */
                    vTCPWindowFree( pxFound );
 80117a8:	68b8      	ldr	r0, [r7, #8]
 80117aa:	f7ff fe91 	bl	80114d0 <vTCPWindowFree>
                    pxFound = xTCPWindowRxFind( pxWindow, ulCurrentSequenceNumber );
 80117ae:	e7ed      	b.n	801178c <prvTCPWindowRx_ExpectedRX+0x44>
                        break;
 80117b0:	bf00      	nop
                }

                if( ulSavedSequenceNumber != ulCurrentSequenceNumber )
 80117b2:	68fa      	ldr	r2, [r7, #12]
 80117b4:	697b      	ldr	r3, [r7, #20]
 80117b6:	429a      	cmp	r2, r3
 80117b8:	d004      	beq.n	80117c4 <prvTCPWindowRx_ExpectedRX+0x7c>
                {
                    /*  After the current data-package, there is more data
                     * to be popped. */
                    pxWindow->ulUserDataLength = ulCurrentSequenceNumber - ulSavedSequenceNumber;
 80117ba:	697a      	ldr	r2, [r7, #20]
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	1ad2      	subs	r2, r2, r3
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	631a      	str	r2, [r3, #48]	@ 0x30
                                                 ( int ) listCURRENT_LIST_LENGTH( &pxWindow->xRxSegments ) ) );
                    }
                }
            }

            pxWindow->rx.ulCurrentSequenceNumber = ulCurrentSequenceNumber;
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	697a      	ldr	r2, [r7, #20]
 80117c8:	611a      	str	r2, [r3, #16]
        }
 80117ca:	bf00      	nop
 80117cc:	3718      	adds	r7, #24
 80117ce:	46bd      	mov	sp, r7
 80117d0:	bd80      	pop	{r7, pc}
	...

080117d4 <prvTCPWindowRx_UnexpectedRX>:
 *         offset ( from the head ) at which the data can be placed.
 */
        static int32_t prvTCPWindowRx_UnexpectedRX( TCPWindow_t * pxWindow,
                                                    uint32_t ulSequenceNumber,
                                                    uint32_t ulLength )
        {
 80117d4:	b580      	push	{r7, lr}
 80117d6:	b08a      	sub	sp, #40	@ 0x28
 80117d8:	af00      	add	r7, sp, #0
 80117da:	60f8      	str	r0, [r7, #12]
 80117dc:	60b9      	str	r1, [r7, #8]
 80117de:	607a      	str	r2, [r7, #4]
            int32_t lReturn = -1;
 80117e0:	f04f 33ff 	mov.w	r3, #4294967295
 80117e4:	627b      	str	r3, [r7, #36]	@ 0x24
            uint32_t ulLast = ulSequenceNumber + ulLength;
 80117e6:	68ba      	ldr	r2, [r7, #8]
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	4413      	add	r3, r2
 80117ec:	623b      	str	r3, [r7, #32]
            uint32_t ulCurrentSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	691b      	ldr	r3, [r3, #16]
 80117f2:	61fb      	str	r3, [r7, #28]
             * This is useful because subsequent packets will be SACK'd with
             * single one message
             */
            for( ; ; )
            {
                pxFound = xTCPWindowRxFind( pxWindow, ulLast );
 80117f4:	6a39      	ldr	r1, [r7, #32]
 80117f6:	68f8      	ldr	r0, [r7, #12]
 80117f8:	f7ff fd74 	bl	80112e4 <xTCPWindowRxFind>
 80117fc:	61b8      	str	r0, [r7, #24]

                if( pxFound == NULL )
 80117fe:	69bb      	ldr	r3, [r7, #24]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d006      	beq.n	8011812 <prvTCPWindowRx_UnexpectedRX+0x3e>
                {
                    break;
                }

                ulLast += ( uint32_t ) pxFound->lDataLength;
 8011804:	69bb      	ldr	r3, [r7, #24]
 8011806:	689b      	ldr	r3, [r3, #8]
 8011808:	461a      	mov	r2, r3
 801180a:	6a3b      	ldr	r3, [r7, #32]
 801180c:	4413      	add	r3, r2
 801180e:	623b      	str	r3, [r7, #32]
                pxFound = xTCPWindowRxFind( pxWindow, ulLast );
 8011810:	e7f0      	b.n	80117f4 <prvTCPWindowRx_UnexpectedRX+0x20>
                    break;
 8011812:	bf00      	nop
                                         ( unsigned ) ( ulLast - pxWindow->rx.ulFirstSequenceNumber ) ) );
            }

            /* Now prepare the SACK message.
             * Code OPTION_CODE_SINGLE_SACK already in network byte order. */
            pxWindow->ulOptionsData[ 0 ] = OPTION_CODE_SINGLE_SACK;
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	4a18      	ldr	r2, [pc, #96]	@ (8011878 <prvTCPWindowRx_UnexpectedRX+0xa4>)
 8011818:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* First sequence number that we received. */
            pxWindow->ulOptionsData[ 1 ] = FreeRTOS_htonl( ulSequenceNumber );
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	68ba      	ldr	r2, [r7, #8]
 8011820:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Last + 1 */
            pxWindow->ulOptionsData[ 2 ] = FreeRTOS_htonl( ulLast );
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	6a3a      	ldr	r2, [r7, #32]
 8011828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

            /* Which make 12 (3*4) option bytes. */
            pxWindow->ucOptionLength = ( uint8_t ) ( 3U * sizeof( pxWindow->ulOptionsData[ 0 ] ) );
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	220c      	movs	r2, #12
 8011830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            pxFound = xTCPWindowRxFind( pxWindow, ulSequenceNumber );
 8011834:	68b9      	ldr	r1, [r7, #8]
 8011836:	68f8      	ldr	r0, [r7, #12]
 8011838:	f7ff fd54 	bl	80112e4 <xTCPWindowRxFind>
 801183c:	61b8      	str	r0, [r7, #24]

            if( pxFound != NULL )
 801183e:	69bb      	ldr	r3, [r7, #24]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d114      	bne.n	801186e <prvTCPWindowRx_UnexpectedRX+0x9a>
                 * again. */
                /* A negative value will be returned to indicate than error. */
            }
            else
            {
                pxFound = xTCPWindowRxNew( pxWindow, ulSequenceNumber, ( int32_t ) ulLength );
 8011844:	687a      	ldr	r2, [r7, #4]
 8011846:	2301      	movs	r3, #1
 8011848:	68b9      	ldr	r1, [r7, #8]
 801184a:	68f8      	ldr	r0, [r7, #12]
 801184c:	f7ff fd72 	bl	8011334 <xTCPWindowNew>
 8011850:	61b8      	str	r0, [r7, #24]

                if( pxFound == NULL )
 8011852:	69bb      	ldr	r3, [r7, #24]
 8011854:	2b00      	cmp	r3, #0
 8011856:	d104      	bne.n	8011862 <prvTCPWindowRx_UnexpectedRX+0x8e>
                {
                    /* Can not send a SACK, because the segment cannot be
                     * stored. */
                    pxWindow->ucOptionLength = 0U;
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	2200      	movs	r2, #0
 801185c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8011860:	e005      	b.n	801186e <prvTCPWindowRx_UnexpectedRX+0x9a>
                                                 ( unsigned ) listCURRENT_LIST_LENGTH( &pxWindow->xRxSegments ) ) );
                    }

                    /* Return a positive value.  The packet may be accepted
                    * and stored but an earlier packet is still missing. */
                    ulIntermediateResult = ulSequenceNumber - ulCurrentSequenceNumber;
 8011862:	68ba      	ldr	r2, [r7, #8]
 8011864:	69fb      	ldr	r3, [r7, #28]
 8011866:	1ad3      	subs	r3, r2, r3
 8011868:	617b      	str	r3, [r7, #20]
                    lReturn = ( int32_t ) ulIntermediateResult;
 801186a:	697b      	ldr	r3, [r7, #20]
 801186c:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }

            return lReturn;
 801186e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8011870:	4618      	mov	r0, r3
 8011872:	3728      	adds	r7, #40	@ 0x28
 8011874:	46bd      	mov	sp, r7
 8011876:	bd80      	pop	{r7, pc}
 8011878:	0101050a 	.word	0x0101050a

0801187c <lTCPWindowRxCheck>:
        int32_t lTCPWindowRxCheck( TCPWindow_t * pxWindow,
                                   uint32_t ulSequenceNumber,
                                   uint32_t ulLength,
                                   uint32_t ulSpace,
                                   uint32_t * pulSkipCount )
        {
 801187c:	b580      	push	{r7, lr}
 801187e:	b08c      	sub	sp, #48	@ 0x30
 8011880:	af00      	add	r7, sp, #0
 8011882:	60f8      	str	r0, [r7, #12]
 8011884:	60b9      	str	r1, [r7, #8]
 8011886:	607a      	str	r2, [r7, #4]
 8011888:	603b      	str	r3, [r7, #0]
            uint32_t ulCurrentSequenceNumber;
            uint32_t ulIntermediateResult;
            int32_t lReturn = -1;
 801188a:	f04f 33ff 	mov.w	r3, #4294967295
 801188e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            int32_t lStartDistance;
            int32_t lLastDistance;
            uint32_t ulLast;
            uint32_t ulRxSequenceNumber = ulSequenceNumber;
 8011890:	68bb      	ldr	r3, [r7, #8]
 8011892:	62bb      	str	r3, [r7, #40]	@ 0x28
            uint32_t ulRxLength = ulLength;
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Only in an exceptional case, where a packet starts before
             * ulCurrentSequenceNumber, and ends after it, the skip-count
             * will be set. See below. */

            *( pulSkipCount ) = 0U;
 8011898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801189a:	2200      	movs	r2, #0
 801189c:	601a      	str	r2, [r3, #0]

            ulCurrentSequenceNumber = pxWindow->rx.ulCurrentSequenceNumber;
 801189e:	68fb      	ldr	r3, [r7, #12]
 80118a0:	691b      	ldr	r3, [r3, #16]
 80118a2:	623b      	str	r3, [r7, #32]

            ulLast = ulRxSequenceNumber + ulRxLength;
 80118a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80118a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118a8:	4413      	add	r3, r2
 80118aa:	61fb      	str	r3, [r7, #28]
            ulIntermediateResult = ulLast - ulCurrentSequenceNumber;
 80118ac:	69fa      	ldr	r2, [r7, #28]
 80118ae:	6a3b      	ldr	r3, [r7, #32]
 80118b0:	1ad3      	subs	r3, r2, r3
 80118b2:	61bb      	str	r3, [r7, #24]
            /* The cast from unsigned long to signed long is on purpose. */
            lLastDistance = ( int32_t ) ulIntermediateResult;
 80118b4:	69bb      	ldr	r3, [r7, #24]
 80118b6:	617b      	str	r3, [r7, #20]

            ulIntermediateResult = ulRxSequenceNumber - ulCurrentSequenceNumber;
 80118b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80118ba:	6a3b      	ldr	r3, [r7, #32]
 80118bc:	1ad3      	subs	r3, r2, r3
 80118be:	61bb      	str	r3, [r7, #24]
            lStartDistance = ( int32_t ) ulIntermediateResult;
 80118c0:	69bb      	ldr	r3, [r7, #24]
 80118c2:	613b      	str	r3, [r7, #16]

            if( ( lStartDistance < 0 ) && ( lLastDistance > 0 ) )
 80118c4:	693b      	ldr	r3, [r7, #16]
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	da0f      	bge.n	80118ea <lTCPWindowRxCheck+0x6e>
 80118ca:	697b      	ldr	r3, [r7, #20]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	dd0c      	ble.n	80118ea <lTCPWindowRxCheck+0x6e>
                FreeRTOS_debug_printf( ( "lTCPWindowRxCheck: Received +%u bytes for %u, only using %d\n",
                                         ( unsigned ) ulRxLength,
                                         ( unsigned ) ( ulRxSequenceNumber - pxWindow->rx.ulFirstSequenceNumber ),
                                         ( int ) lLastDistance ) );
                /* Increase the sequence number, decrease the length. */
                ulRxSequenceNumber += ( uint32_t ) ( -lStartDistance );
 80118d0:	693b      	ldr	r3, [r7, #16]
 80118d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80118d4:	1ad3      	subs	r3, r2, r3
 80118d6:	62bb      	str	r3, [r7, #40]	@ 0x28
                ulRxLength += ( uint32_t ) lStartDistance;
 80118d8:	693b      	ldr	r3, [r7, #16]
 80118da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80118dc:	4413      	add	r3, r2
 80118de:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Tell the caller that the first 'pulSkipCount' bytes don't
                 * need to be stored. */
                *( pulSkipCount ) = ( uint32_t ) ( -lStartDistance );
 80118e0:	693b      	ldr	r3, [r7, #16]
 80118e2:	425b      	negs	r3, r3
 80118e4:	461a      	mov	r2, r3
 80118e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118e8:	601a      	str	r2, [r3, #0]
            }

            /* For Selective Ack (SACK), used when out-of-sequence data come in. */
            pxWindow->ucOptionLength = 0U;
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	2200      	movs	r2, #0
 80118ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            /* Non-zero if TCP-windows contains data which must be popped. */
            pxWindow->ulUserDataLength = 0U;
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	2200      	movs	r2, #0
 80118f6:	631a      	str	r2, [r3, #48]	@ 0x30

            if( ulCurrentSequenceNumber == ulRxSequenceNumber )
 80118f8:	6a3a      	ldr	r2, [r7, #32]
 80118fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118fc:	429a      	cmp	r2, r3
 80118fe:	d10a      	bne.n	8011916 <lTCPWindowRxCheck+0x9a>
            {
                /* This is the packet with the lowest sequence number we're waiting
                 * for.  It can be passed directly to the rx stream. */
                if( ulRxLength > ulSpace )
 8011900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011902:	683b      	ldr	r3, [r7, #0]
 8011904:	429a      	cmp	r2, r3
 8011906:	d818      	bhi.n	801193a <lTCPWindowRxCheck+0xbe>
                }
                else
                {
                    /* Packet was expected, may be passed directly to the socket
                     * buffer or application.  Store the packet at offset 0. */
                    prvTCPWindowRx_ExpectedRX( pxWindow, ulRxLength );
 8011908:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801190a:	68f8      	ldr	r0, [r7, #12]
 801190c:	f7ff ff1c 	bl	8011748 <prvTCPWindowRx_ExpectedRX>
                    lReturn = 0;
 8011910:	2300      	movs	r3, #0
 8011912:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011914:	e011      	b.n	801193a <lTCPWindowRxCheck+0xbe>
                }
            }
            else if( ulCurrentSequenceNumber == ( ulRxSequenceNumber + 1U ) )
 8011916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011918:	3301      	adds	r3, #1
 801191a:	6a3a      	ldr	r2, [r7, #32]
 801191c:	429a      	cmp	r2, r3
 801191e:	d00c      	beq.n	801193a <lTCPWindowRxCheck+0xbe>
                 * window so it can be stored. */

                /*  An "out-of-sequence" segment was received, must have missed one.
                 * Prepare a SACK (Selective ACK). */

                if( lLastDistance <= 0 )
 8011920:	697b      	ldr	r3, [r7, #20]
 8011922:	2b00      	cmp	r3, #0
 8011924:	dd09      	ble.n	801193a <lTCPWindowRxCheck+0xbe>
                {
                    /* An earlier packet has been received, must be a retransmission of a
                     * packet that has been accepted already.  No need to send out a
                     * Selective ACK (SACK). */
                }
                else if( lLastDistance > ( int32_t ) ulSpace )
 8011926:	683b      	ldr	r3, [r7, #0]
 8011928:	697a      	ldr	r2, [r7, #20]
 801192a:	429a      	cmp	r2, r3
 801192c:	dc05      	bgt.n	801193a <lTCPWindowRxCheck+0xbe>
                                             ( unsigned ) ulRxLength,
                                             ( unsigned ) ulSpace ) );
                }
                else
                {
                    lReturn = prvTCPWindowRx_UnexpectedRX( pxWindow, ulRxSequenceNumber, ulRxLength );
 801192e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011930:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011932:	68f8      	ldr	r0, [r7, #12]
 8011934:	f7ff ff4e 	bl	80117d4 <prvTCPWindowRx_UnexpectedRX>
 8011938:	62f8      	str	r0, [r7, #44]	@ 0x2c
                }
            }

            return lReturn;
 801193a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        }
 801193c:	4618      	mov	r0, r3
 801193e:	3730      	adds	r7, #48	@ 0x30
 8011940:	46bd      	mov	sp, r7
 8011942:	bd80      	pop	{r7, pc}

08011944 <lTCPIncrementTxPosition>:
 * @return The new incremented position, or "( lPosition + lCount ) % lMax".
 */
        static int32_t lTCPIncrementTxPosition( int32_t lPosition,
                                                int32_t lMax,
                                                int32_t lCount )
        {
 8011944:	b480      	push	{r7}
 8011946:	b087      	sub	sp, #28
 8011948:	af00      	add	r7, sp, #0
 801194a:	60f8      	str	r0, [r7, #12]
 801194c:	60b9      	str	r1, [r7, #8]
 801194e:	607a      	str	r2, [r7, #4]
            int32_t lReturn;


            /* +TCP stores data in circular buffers.  Calculate the next position to
             * store. */
            lReturn = lPosition + lCount;
 8011950:	68fa      	ldr	r2, [r7, #12]
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	4413      	add	r3, r2
 8011956:	617b      	str	r3, [r7, #20]

            if( lReturn >= lMax )
 8011958:	697a      	ldr	r2, [r7, #20]
 801195a:	68bb      	ldr	r3, [r7, #8]
 801195c:	429a      	cmp	r2, r3
 801195e:	db03      	blt.n	8011968 <lTCPIncrementTxPosition+0x24>
            {
                lReturn -= lMax;
 8011960:	697a      	ldr	r2, [r7, #20]
 8011962:	68bb      	ldr	r3, [r7, #8]
 8011964:	1ad3      	subs	r3, r2, r3
 8011966:	617b      	str	r3, [r7, #20]
            }

            return lReturn;
 8011968:	697b      	ldr	r3, [r7, #20]
        }
 801196a:	4618      	mov	r0, r3
 801196c:	371c      	adds	r7, #28
 801196e:	46bd      	mov	sp, r7
 8011970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011974:	4770      	bx	lr

08011976 <prvTCPWindowTxAdd_FrontSegment>:
 * @return lToWrite: the number of bytes added to the segment.
 */
        static int32_t prvTCPWindowTxAdd_FrontSegment( TCPWindow_t * pxWindow,
                                                       TCPSegment_t * pxSegment,
                                                       int32_t lBytesLeft )
        {
 8011976:	b580      	push	{r7, lr}
 8011978:	b086      	sub	sp, #24
 801197a:	af00      	add	r7, sp, #0
 801197c:	60f8      	str	r0, [r7, #12]
 801197e:	60b9      	str	r1, [r7, #8]
 8011980:	607a      	str	r2, [r7, #4]
            int32_t lToWrite = FreeRTOS_min_int32( lBytesLeft, pxSegment->lMaxLength - pxSegment->lDataLength );
 8011982:	68bb      	ldr	r3, [r7, #8]
 8011984:	685a      	ldr	r2, [r3, #4]
 8011986:	68bb      	ldr	r3, [r7, #8]
 8011988:	689b      	ldr	r3, [r3, #8]
 801198a:	1ad3      	subs	r3, r2, r3
 801198c:	4619      	mov	r1, r3
 801198e:	6878      	ldr	r0, [r7, #4]
 8011990:	f7f9 fe58 	bl	800b644 <FreeRTOS_min_int32>
 8011994:	6178      	str	r0, [r7, #20]

            pxSegment->lDataLength += lToWrite;
 8011996:	68bb      	ldr	r3, [r7, #8]
 8011998:	689a      	ldr	r2, [r3, #8]
 801199a:	697b      	ldr	r3, [r7, #20]
 801199c:	441a      	add	r2, r3
 801199e:	68bb      	ldr	r3, [r7, #8]
 80119a0:	609a      	str	r2, [r3, #8]

            if( pxSegment->lDataLength >= pxSegment->lMaxLength )
 80119a2:	68bb      	ldr	r3, [r7, #8]
 80119a4:	689a      	ldr	r2, [r3, #8]
 80119a6:	68bb      	ldr	r3, [r7, #8]
 80119a8:	685b      	ldr	r3, [r3, #4]
 80119aa:	429a      	cmp	r2, r3
 80119ac:	db02      	blt.n	80119b4 <prvTCPWindowTxAdd_FrontSegment+0x3e>
            {
                /* This segment is full, don't add more bytes. */
                pxWindow->pxHeadSegment = NULL;
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	2200      	movs	r2, #0
 80119b2:	67da      	str	r2, [r3, #124]	@ 0x7c
            }

            /* ulNextTxSequenceNumber is the sequence number of the next byte to
             * be stored for transmission. */
            pxWindow->ulNextTxSequenceNumber += ( uint32_t ) lToWrite;
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80119b8:	697b      	ldr	r3, [r7, #20]
 80119ba:	441a      	add	r2, r3
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	635a      	str	r2, [r3, #52]	@ 0x34
                                         ( int ) pxSegment->lDataLength,
                                         ( unsigned ) ( pxWindow->ulNextTxSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( int ) pxSegment->lStreamPos ) );
            }

            return lToWrite;
 80119c0:	697b      	ldr	r3, [r7, #20]
        }
 80119c2:	4618      	mov	r0, r3
 80119c4:	3718      	adds	r7, #24
 80119c6:	46bd      	mov	sp, r7
 80119c8:	bd80      	pop	{r7, pc}

080119ca <lTCPWindowTxAdd>:
 */
        int32_t lTCPWindowTxAdd( TCPWindow_t * pxWindow,
                                 uint32_t ulLength,
                                 int32_t lPosition,
                                 int32_t lMax )
        {
 80119ca:	b580      	push	{r7, lr}
 80119cc:	b08a      	sub	sp, #40	@ 0x28
 80119ce:	af00      	add	r7, sp, #0
 80119d0:	60f8      	str	r0, [r7, #12]
 80119d2:	60b9      	str	r1, [r7, #8]
 80119d4:	607a      	str	r2, [r7, #4]
 80119d6:	603b      	str	r3, [r7, #0]
            int32_t lBytesLeft = ( int32_t ) ulLength;
 80119d8:	68bb      	ldr	r3, [r7, #8]
 80119da:	627b      	str	r3, [r7, #36]	@ 0x24
            int32_t lToWrite;
            int32_t lDone = 0;
 80119dc:	2300      	movs	r3, #0
 80119de:	623b      	str	r3, [r7, #32]
            int32_t lBufferIndex = lPosition;
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	61fb      	str	r3, [r7, #28]
            TCPSegment_t * pxSegment = pxWindow->pxHeadSegment;
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80119e8:	61bb      	str	r3, [r7, #24]

            /* Puts a message in the Tx-window (after buffer size has been
             * verified). */
            if( ( pxSegment != NULL ) &&
 80119ea:	69bb      	ldr	r3, [r7, #24]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d06a      	beq.n	8011ac6 <lTCPWindowTxAdd+0xfc>
                ( pxSegment->lDataLength < pxSegment->lMaxLength ) &&
 80119f0:	69bb      	ldr	r3, [r7, #24]
 80119f2:	689a      	ldr	r2, [r3, #8]
 80119f4:	69bb      	ldr	r3, [r7, #24]
 80119f6:	685b      	ldr	r3, [r3, #4]
            if( ( pxSegment != NULL ) &&
 80119f8:	429a      	cmp	r2, r3
 80119fa:	da64      	bge.n	8011ac6 <lTCPWindowTxAdd+0xfc>
                ( pxSegment->u.bits.bOutstanding == pdFALSE_UNSIGNED ) &&
 80119fc:	69bb      	ldr	r3, [r7, #24]
 80119fe:	7d9b      	ldrb	r3, [r3, #22]
 8011a00:	f003 0301 	and.w	r3, r3, #1
 8011a04:	b2db      	uxtb	r3, r3
                ( pxSegment->lDataLength < pxSegment->lMaxLength ) &&
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d15d      	bne.n	8011ac6 <lTCPWindowTxAdd+0xfc>
                ( pxSegment->lDataLength != 0 ) )
 8011a0a:	69bb      	ldr	r3, [r7, #24]
 8011a0c:	689b      	ldr	r3, [r3, #8]
                ( pxSegment->u.bits.bOutstanding == pdFALSE_UNSIGNED ) &&
 8011a0e:	2b00      	cmp	r3, #0
 8011a10:	d059      	beq.n	8011ac6 <lTCPWindowTxAdd+0xfc>
            {
                lToWrite = prvTCPWindowTxAdd_FrontSegment( pxWindow, pxSegment, lBytesLeft );
 8011a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a14:	69b9      	ldr	r1, [r7, #24]
 8011a16:	68f8      	ldr	r0, [r7, #12]
 8011a18:	f7ff ffad 	bl	8011976 <prvTCPWindowTxAdd_FrontSegment>
 8011a1c:	6178      	str	r0, [r7, #20]
                lBytesLeft -= lToWrite;
 8011a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a20:	697b      	ldr	r3, [r7, #20]
 8011a22:	1ad3      	subs	r3, r2, r3
 8011a24:	627b      	str	r3, [r7, #36]	@ 0x24
                /* Increased the return value. */
                lDone += lToWrite;
 8011a26:	6a3a      	ldr	r2, [r7, #32]
 8011a28:	697b      	ldr	r3, [r7, #20]
 8011a2a:	4413      	add	r3, r2
 8011a2c:	623b      	str	r3, [r7, #32]

                /* Calculate the next position in the circular data buffer, knowing
                 * its maximum length 'lMax'. */
                lBufferIndex = lTCPIncrementTxPosition( lBufferIndex, lMax, lToWrite );
 8011a2e:	697a      	ldr	r2, [r7, #20]
 8011a30:	6839      	ldr	r1, [r7, #0]
 8011a32:	69f8      	ldr	r0, [r7, #28]
 8011a34:	f7ff ff86 	bl	8011944 <lTCPIncrementTxPosition>
 8011a38:	61f8      	str	r0, [r7, #28]
            }

            while( lBytesLeft > 0 )
 8011a3a:	e044      	b.n	8011ac6 <lTCPWindowTxAdd+0xfc>
            {
                /* The current transmission segment is full, create new segments as
                 * needed. */
                pxSegment = xTCPWindowTxNew( pxWindow, pxWindow->ulNextTxSequenceNumber, ( int32_t ) pxWindow->usMSS );
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8011a46:	461a      	mov	r2, r3
 8011a48:	2300      	movs	r3, #0
 8011a4a:	68f8      	ldr	r0, [r7, #12]
 8011a4c:	f7ff fc72 	bl	8011334 <xTCPWindowNew>
 8011a50:	61b8      	str	r0, [r7, #24]

                if( pxSegment != NULL )
 8011a52:	69bb      	ldr	r3, [r7, #24]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d03a      	beq.n	8011ace <lTCPWindowTxAdd+0x104>
                {
                    /* Store as many as needed, but no more than the maximum
                     * (MSS). */
                    lToWrite = FreeRTOS_min_int32( lBytesLeft, pxSegment->lMaxLength );
 8011a58:	69bb      	ldr	r3, [r7, #24]
 8011a5a:	685b      	ldr	r3, [r3, #4]
 8011a5c:	4619      	mov	r1, r3
 8011a5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011a60:	f7f9 fdf0 	bl	800b644 <FreeRTOS_min_int32>
 8011a64:	6178      	str	r0, [r7, #20]

                    pxSegment->lDataLength = lToWrite;
 8011a66:	69bb      	ldr	r3, [r7, #24]
 8011a68:	697a      	ldr	r2, [r7, #20]
 8011a6a:	609a      	str	r2, [r3, #8]
                    pxSegment->lStreamPos = lBufferIndex;
 8011a6c:	69bb      	ldr	r3, [r7, #24]
 8011a6e:	69fa      	ldr	r2, [r7, #28]
 8011a70:	60da      	str	r2, [r3, #12]
                    lBytesLeft -= lToWrite;
 8011a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a74:	697b      	ldr	r3, [r7, #20]
 8011a76:	1ad3      	subs	r3, r2, r3
 8011a78:	627b      	str	r3, [r7, #36]	@ 0x24
                    lBufferIndex = lTCPIncrementTxPosition( lBufferIndex, lMax, lToWrite );
 8011a7a:	697a      	ldr	r2, [r7, #20]
 8011a7c:	6839      	ldr	r1, [r7, #0]
 8011a7e:	69f8      	ldr	r0, [r7, #28]
 8011a80:	f7ff ff60 	bl	8011944 <lTCPIncrementTxPosition>
 8011a84:	61f8      	str	r0, [r7, #28]
                    pxWindow->ulNextTxSequenceNumber += ( uint32_t ) lToWrite;
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011a8a:	697b      	ldr	r3, [r7, #20]
 8011a8c:	441a      	add	r2, r3
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	635a      	str	r2, [r3, #52]	@ 0x34
                    lDone += lToWrite;
 8011a92:	6a3a      	ldr	r2, [r7, #32]
 8011a94:	697b      	ldr	r3, [r7, #20]
 8011a96:	4413      	add	r3, r2
 8011a98:	623b      	str	r3, [r7, #32]

                    /* Link this segment in the Tx-Queue. */
                    vListInsertFifo( &( pxWindow->xTxQueue ), &( pxSegment->xQueueItem ) );
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	f103 0254 	add.w	r2, r3, #84	@ 0x54
 8011aa0:	69bb      	ldr	r3, [r7, #24]
 8011aa2:	3318      	adds	r3, #24
 8011aa4:	4619      	mov	r1, r3
 8011aa6:	4610      	mov	r0, r2
 8011aa8:	f7ff fb42 	bl	8011130 <vListInsertFifo>

                    /* Let 'pxHeadSegment' point to this segment if there is still
                     * space. */
                    if( pxSegment->lDataLength < pxSegment->lMaxLength )
 8011aac:	69bb      	ldr	r3, [r7, #24]
 8011aae:	689a      	ldr	r2, [r3, #8]
 8011ab0:	69bb      	ldr	r3, [r7, #24]
 8011ab2:	685b      	ldr	r3, [r3, #4]
 8011ab4:	429a      	cmp	r2, r3
 8011ab6:	da03      	bge.n	8011ac0 <lTCPWindowTxAdd+0xf6>
                    {
                        pxWindow->pxHeadSegment = pxSegment;
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	69ba      	ldr	r2, [r7, #24]
 8011abc:	67da      	str	r2, [r3, #124]	@ 0x7c
 8011abe:	e002      	b.n	8011ac6 <lTCPWindowTxAdd+0xfc>
                    }
                    else
                    {
                        pxWindow->pxHeadSegment = NULL;
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	67da      	str	r2, [r3, #124]	@ 0x7c
            while( lBytesLeft > 0 )
 8011ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	dcb7      	bgt.n	8011a3c <lTCPWindowTxAdd+0x72>
 8011acc:	e000      	b.n	8011ad0 <lTCPWindowTxAdd+0x106>
                    if( lDone != 0 )
                    {
                        FreeRTOS_debug_printf( ( "lTCPWindowTxAdd: Sorry all buffers full (cancel %d bytes)\n", ( int ) lBytesLeft ) );
                    }

                    break;
 8011ace:	bf00      	nop
                }
            }

            return lDone;
 8011ad0:	6a3b      	ldr	r3, [r7, #32]
        }
 8011ad2:	4618      	mov	r0, r3
 8011ad4:	3728      	adds	r7, #40	@ 0x28
 8011ad6:	46bd      	mov	sp, r7
 8011ad8:	bd80      	pop	{r7, pc}

08011ada <xTCPWindowTxDone>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 *
 * @return pdTRUE if there are no more outstanding Tx segments, else pdFALSE.
 */
        BaseType_t xTCPWindowTxDone( const TCPWindow_t * pxWindow )
        {
 8011ada:	b480      	push	{r7}
 8011adc:	b083      	sub	sp, #12
 8011ade:	af00      	add	r7, sp, #0
 8011ae0:	6078      	str	r0, [r7, #4]
            return listLIST_IS_EMPTY( ( &pxWindow->xTxSegments ) );
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d101      	bne.n	8011af0 <xTCPWindowTxDone+0x16>
 8011aec:	2301      	movs	r3, #1
 8011aee:	e000      	b.n	8011af2 <xTCPWindowTxDone+0x18>
 8011af0:	2300      	movs	r3, #0
        }
 8011af2:	4618      	mov	r0, r3
 8011af4:	370c      	adds	r7, #12
 8011af6:	46bd      	mov	sp, r7
 8011af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afc:	4770      	bx	lr

08011afe <prvTCPWindowTxHasSpace>:
 *
 * @return True if the peer has space in it window to receive more data.
 */
        static BaseType_t prvTCPWindowTxHasSpace( TCPWindow_t const * pxWindow,
                                                  uint32_t ulWindowSize )
        {
 8011afe:	b580      	push	{r7, lr}
 8011b00:	b086      	sub	sp, #24
 8011b02:	af00      	add	r7, sp, #0
 8011b04:	6078      	str	r0, [r7, #4]
 8011b06:	6039      	str	r1, [r7, #0]
            uint32_t ulNettSize;

            /* This function will look if there is new transmission data.  It will
             * return true if there is data to be sent. */

            pxSegment = xTCPWindowPeekHead( &( pxWindow->xTxQueue ) );
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	3354      	adds	r3, #84	@ 0x54
 8011b0c:	4618      	mov	r0, r3
 8011b0e:	f7ff fcc6 	bl	801149e <xTCPWindowPeekHead>
 8011b12:	60f8      	str	r0, [r7, #12]

            if( pxSegment == NULL )
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d102      	bne.n	8011b20 <prvTCPWindowTxHasSpace+0x22>
            {
                xHasSpace = pdFALSE;
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	613b      	str	r3, [r7, #16]
 8011b1e:	e02f      	b.n	8011b80 <prvTCPWindowTxHasSpace+0x82>
            }
            else
            {
                /* How much data is outstanding, i.e. how much data has been sent
                 * but not yet acknowledged ? */
                if( pxWindow->tx.ulHighestSequenceNumber >= pxWindow->tx.ulCurrentSequenceNumber )
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	6a1b      	ldr	r3, [r3, #32]
 8011b28:	429a      	cmp	r2, r3
 8011b2a:	d306      	bcc.n	8011b3a <prvTCPWindowTxHasSpace+0x3c>
                {
                    ulTxOutstanding = pxWindow->tx.ulHighestSequenceNumber - pxWindow->tx.ulCurrentSequenceNumber;
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	6a1b      	ldr	r3, [r3, #32]
 8011b34:	1ad3      	subs	r3, r2, r3
 8011b36:	617b      	str	r3, [r7, #20]
 8011b38:	e001      	b.n	8011b3e <prvTCPWindowTxHasSpace+0x40>
                }
                else
                {
                    ulTxOutstanding = 0U;
 8011b3a:	2300      	movs	r3, #0
 8011b3c:	617b      	str	r3, [r7, #20]
                }

                /* Subtract this from the peer's space. */
                ulNettSize = ulWindowSize - FreeRTOS_min_uint32( ulWindowSize, ulTxOutstanding );
 8011b3e:	6979      	ldr	r1, [r7, #20]
 8011b40:	6838      	ldr	r0, [r7, #0]
 8011b42:	f7f9 fd8f 	bl	800b664 <FreeRTOS_min_uint32>
 8011b46:	4602      	mov	r2, r0
 8011b48:	683b      	ldr	r3, [r7, #0]
 8011b4a:	1a9b      	subs	r3, r3, r2
 8011b4c:	60bb      	str	r3, [r7, #8]

                /* See if the next segment may be sent. */
                if( ulNettSize >= ( uint32_t ) pxSegment->lDataLength )
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	689b      	ldr	r3, [r3, #8]
 8011b52:	461a      	mov	r2, r3
 8011b54:	68bb      	ldr	r3, [r7, #8]
 8011b56:	4293      	cmp	r3, r2
 8011b58:	d302      	bcc.n	8011b60 <prvTCPWindowTxHasSpace+0x62>
                {
                    xHasSpace = pdTRUE;
 8011b5a:	2301      	movs	r3, #1
 8011b5c:	613b      	str	r3, [r7, #16]
 8011b5e:	e001      	b.n	8011b64 <prvTCPWindowTxHasSpace+0x66>
                }
                else
                {
                    xHasSpace = pdFALSE;
 8011b60:	2300      	movs	r3, #0
 8011b62:	613b      	str	r3, [r7, #16]

                /* If 'xHasSpace', it looks like the peer has at least space for 1
                 * more new segment of size MSS.  xSize.ulTxWindowLength is the self-imposed
                 * limitation of the transmission window (in case of many resends it
                 * may be decreased). */
                if( ( ulTxOutstanding != 0U ) &&
 8011b64:	697b      	ldr	r3, [r7, #20]
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d00a      	beq.n	8011b80 <prvTCPWindowTxHasSpace+0x82>
                    ( pxWindow->xSize.ulTxWindowLength <
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	689a      	ldr	r2, [r3, #8]
                      ( ulTxOutstanding + ( ( uint32_t ) pxSegment->lDataLength ) ) ) )
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	689b      	ldr	r3, [r3, #8]
 8011b72:	4619      	mov	r1, r3
 8011b74:	697b      	ldr	r3, [r7, #20]
 8011b76:	440b      	add	r3, r1
                if( ( ulTxOutstanding != 0U ) &&
 8011b78:	429a      	cmp	r2, r3
 8011b7a:	d201      	bcs.n	8011b80 <prvTCPWindowTxHasSpace+0x82>
                {
                    xHasSpace = pdFALSE;
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	613b      	str	r3, [r7, #16]
                }
            }

            return xHasSpace;
 8011b80:	693b      	ldr	r3, [r7, #16]
        }
 8011b82:	4618      	mov	r0, r3
 8011b84:	3718      	adds	r7, #24
 8011b86:	46bd      	mov	sp, r7
 8011b88:	bd80      	pop	{r7, pc}

08011b8a <xTCPWindowTxHasData>:
 * @return pdTRUE if there is Tx data that can be sent, else pdFALSE.
 */
        BaseType_t xTCPWindowTxHasData( TCPWindow_t const * pxWindow,
                                        uint32_t ulWindowSize,
                                        TickType_t * pulDelay )
        {
 8011b8a:	b580      	push	{r7, lr}
 8011b8c:	b08a      	sub	sp, #40	@ 0x28
 8011b8e:	af00      	add	r7, sp, #0
 8011b90:	60f8      	str	r0, [r7, #12]
 8011b92:	60b9      	str	r1, [r7, #8]
 8011b94:	607a      	str	r2, [r7, #4]
            TCPSegment_t const * pxSegment;
            BaseType_t xReturn;
            TickType_t ulAge, ulMaxAge;

            *pulDelay = 0U;
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	2200      	movs	r2, #0
 8011b9a:	601a      	str	r2, [r3, #0]

            if( listLIST_IS_EMPTY( &pxWindow->xPriorityQueue ) == pdFALSE )
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d002      	beq.n	8011baa <xTCPWindowTxHasData+0x20>
            {
                /* No need to look at retransmissions or new transmission as long as
                 * there are priority segments.  *pulDelay equals zero, meaning it must
                 * be sent out immediately. */
                xReturn = pdTRUE;
 8011ba4:	2301      	movs	r3, #1
 8011ba6:	627b      	str	r3, [r7, #36]	@ 0x24
 8011ba8:	e050      	b.n	8011c4c <xTCPWindowTxHasData+0xc2>
            }
            else
            {
                pxSegment = xTCPWindowPeekHead( &( pxWindow->xWaitQueue ) );
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	3368      	adds	r3, #104	@ 0x68
 8011bae:	4618      	mov	r0, r3
 8011bb0:	f7ff fc75 	bl	801149e <xTCPWindowPeekHead>
 8011bb4:	6238      	str	r0, [r7, #32]

                if( pxSegment != NULL )
 8011bb6:	6a3b      	ldr	r3, [r7, #32]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d01f      	beq.n	8011bfc <xTCPWindowTxHasData+0x72>
                {
                    uint32_t ulSRTT = ( uint32_t ) pxWindow->lSRTT;
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011bc0:	61fb      	str	r3, [r7, #28]

                    /* There is an outstanding segment, see if it is time to resend
                     * it. */
                    ulAge = ulTimerGetAge( &pxSegment->xTransmitTimer );
 8011bc2:	6a3b      	ldr	r3, [r7, #32]
 8011bc4:	3310      	adds	r3, #16
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	f7ff facf 	bl	801116a <ulTimerGetAge>
 8011bcc:	61b8      	str	r0, [r7, #24]

                    /* After a packet has been sent for the first time, it will wait
                     * '1 * ulSRTT' ms for an ACK. A second time it will wait '2 * ulSRTT' ms,
                     * each time doubling the time-out */
                    ulMaxAge = ( ( uint32_t ) 1U << pxSegment->u.bits.ucTransmitCount );
 8011bce:	6a3b      	ldr	r3, [r7, #32]
 8011bd0:	7d1b      	ldrb	r3, [r3, #20]
 8011bd2:	461a      	mov	r2, r3
 8011bd4:	2301      	movs	r3, #1
 8011bd6:	4093      	lsls	r3, r2
 8011bd8:	617b      	str	r3, [r7, #20]
                    ulMaxAge *= ulSRTT;
 8011bda:	697b      	ldr	r3, [r7, #20]
 8011bdc:	69fa      	ldr	r2, [r7, #28]
 8011bde:	fb02 f303 	mul.w	r3, r2, r3
 8011be2:	617b      	str	r3, [r7, #20]

                    if( ulMaxAge > ulAge )
 8011be4:	697a      	ldr	r2, [r7, #20]
 8011be6:	69bb      	ldr	r3, [r7, #24]
 8011be8:	429a      	cmp	r2, r3
 8011bea:	d904      	bls.n	8011bf6 <xTCPWindowTxHasData+0x6c>
                    {
                        /* A segment must be sent after this amount of msecs */
                        *pulDelay = ulMaxAge - ulAge;
 8011bec:	697a      	ldr	r2, [r7, #20]
 8011bee:	69bb      	ldr	r3, [r7, #24]
 8011bf0:	1ad2      	subs	r2, r2, r3
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	601a      	str	r2, [r3, #0]
                    }

                    xReturn = pdTRUE;
 8011bf6:	2301      	movs	r3, #1
 8011bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8011bfa:	e027      	b.n	8011c4c <xTCPWindowTxHasData+0xc2>
                }
                else
                {
                    /* No priority segment, no outstanding data, see if there is new
                     * transmission data. */
                    pxSegment = xTCPWindowPeekHead( &pxWindow->xTxQueue );
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	3354      	adds	r3, #84	@ 0x54
 8011c00:	4618      	mov	r0, r3
 8011c02:	f7ff fc4c 	bl	801149e <xTCPWindowPeekHead>
 8011c06:	6238      	str	r0, [r7, #32]

                    /* See if it fits in the peer's reception window. */
                    if( pxSegment == NULL )
 8011c08:	6a3b      	ldr	r3, [r7, #32]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d102      	bne.n	8011c14 <xTCPWindowTxHasData+0x8a>
                    {
                        xReturn = pdFALSE;
 8011c0e:	2300      	movs	r3, #0
 8011c10:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c12:	e01b      	b.n	8011c4c <xTCPWindowTxHasData+0xc2>
                    }
                    else if( prvTCPWindowTxHasSpace( pxWindow, ulWindowSize ) == pdFALSE )
 8011c14:	68b9      	ldr	r1, [r7, #8]
 8011c16:	68f8      	ldr	r0, [r7, #12]
 8011c18:	f7ff ff71 	bl	8011afe <prvTCPWindowTxHasSpace>
 8011c1c:	4603      	mov	r3, r0
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d102      	bne.n	8011c28 <xTCPWindowTxHasData+0x9e>
                    {
                        /* Too many outstanding messages. */
                        xReturn = pdFALSE;
 8011c22:	2300      	movs	r3, #0
 8011c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c26:	e011      	b.n	8011c4c <xTCPWindowTxHasData+0xc2>
                    }
                    else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	781b      	ldrb	r3, [r3, #0]
 8011c2c:	f003 0302 	and.w	r3, r3, #2
 8011c30:	b2db      	uxtb	r3, r3
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d008      	beq.n	8011c48 <xTCPWindowTxHasData+0xbe>
                             ( pxSegment->lDataLength < pxSegment->lMaxLength ) )
 8011c36:	6a3b      	ldr	r3, [r7, #32]
 8011c38:	689a      	ldr	r2, [r3, #8]
 8011c3a:	6a3b      	ldr	r3, [r7, #32]
 8011c3c:	685b      	ldr	r3, [r3, #4]
                    else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8011c3e:	429a      	cmp	r2, r3
 8011c40:	da02      	bge.n	8011c48 <xTCPWindowTxHasData+0xbe>
                    {
                        /* 'bSendFullSize' is a special optimisation.  If true, the
                         * driver will only sent completely filled packets (of MSS
                         * bytes). */
                        xReturn = pdFALSE;
 8011c42:	2300      	movs	r3, #0
 8011c44:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c46:	e001      	b.n	8011c4c <xTCPWindowTxHasData+0xc2>
                    }
                    else
                    {
                        xReturn = pdTRUE;
 8011c48:	2301      	movs	r3, #1
 8011c4a:	627b      	str	r3, [r7, #36]	@ 0x24
                    }
                }
            }

            return xReturn;
 8011c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        }
 8011c4e:	4618      	mov	r0, r3
 8011c50:	3728      	adds	r7, #40	@ 0x28
 8011c52:	46bd      	mov	sp, r7
 8011c54:	bd80      	pop	{r7, pc}

08011c56 <pxTCPWindowTx_GetWaitQueue>:
 *        the normal TX queue of unsent data.  Message in the waiting queue will
 *        be sent when their timer has expired.
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 */
        static TCPSegment_t * pxTCPWindowTx_GetWaitQueue( const TCPWindow_t * pxWindow )
        {
 8011c56:	b580      	push	{r7, lr}
 8011c58:	b084      	sub	sp, #16
 8011c5a:	af00      	add	r7, sp, #0
 8011c5c:	6078      	str	r0, [r7, #4]
            TCPSegment_t * pxSegment = xTCPWindowPeekHead( &( pxWindow->xWaitQueue ) );
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	3368      	adds	r3, #104	@ 0x68
 8011c62:	4618      	mov	r0, r3
 8011c64:	f7ff fc1b 	bl	801149e <xTCPWindowPeekHead>
 8011c68:	60f8      	str	r0, [r7, #12]

            if( pxSegment != NULL )
 8011c6a:	68fb      	ldr	r3, [r7, #12]
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d021      	beq.n	8011cb4 <pxTCPWindowTx_GetWaitQueue+0x5e>
            {
                /* Do check the timing. */
                uint32_t ulMaxTime;

                ulMaxTime = ( ( uint32_t ) 1U ) << pxSegment->u.bits.ucTransmitCount;
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	7d1b      	ldrb	r3, [r3, #20]
 8011c74:	461a      	mov	r2, r3
 8011c76:	2301      	movs	r3, #1
 8011c78:	4093      	lsls	r3, r2
 8011c7a:	60bb      	str	r3, [r7, #8]
                ulMaxTime *= ( uint32_t ) pxWindow->lSRTT;
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011c80:	461a      	mov	r2, r3
 8011c82:	68bb      	ldr	r3, [r7, #8]
 8011c84:	fb02 f303 	mul.w	r3, r2, r3
 8011c88:	60bb      	str	r3, [r7, #8]

                if( ulTimerGetAge( &pxSegment->xTransmitTimer ) > ulMaxTime )
 8011c8a:	68fb      	ldr	r3, [r7, #12]
 8011c8c:	3310      	adds	r3, #16
 8011c8e:	4618      	mov	r0, r3
 8011c90:	f7ff fa6b 	bl	801116a <ulTimerGetAge>
 8011c94:	4602      	mov	r2, r0
 8011c96:	68bb      	ldr	r3, [r7, #8]
 8011c98:	4293      	cmp	r3, r2
 8011c9a:	d209      	bcs.n	8011cb0 <pxTCPWindowTx_GetWaitQueue+0x5a>
                {
                    /* A normal (non-fast) retransmission.  Move it from the
                     * head of the waiting queue. */
                    pxSegment = xTCPWindowGetHead( &( pxWindow->xWaitQueue ) );
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	3368      	adds	r3, #104	@ 0x68
 8011ca0:	4618      	mov	r0, r3
 8011ca2:	f7ff fbe3 	bl	801146c <xTCPWindowGetHead>
 8011ca6:	60f8      	str	r0, [r7, #12]
                    pxSegment->u.bits.ucDupAckCount = ( uint8_t ) pdFALSE_UNSIGNED;
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	2200      	movs	r2, #0
 8011cac:	755a      	strb	r2, [r3, #21]
 8011cae:	e001      	b.n	8011cb4 <pxTCPWindowTx_GetWaitQueue+0x5e>
                                                 ( unsigned ) pxSegment->ulSequenceNumber ) );
                    }
                }
                else
                {
                    pxSegment = NULL;
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	60fb      	str	r3, [r7, #12]
                }
            }

            return pxSegment;
 8011cb4:	68fb      	ldr	r3, [r7, #12]
        }
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	3710      	adds	r7, #16
 8011cba:	46bd      	mov	sp, r7
 8011cbc:	bd80      	pop	{r7, pc}

08011cbe <pxTCPWindowTx_GetTXQueue>:
 *                          reception window.
 * @return Either a segment that has to be sent, or NULL.
 */
        static TCPSegment_t * pxTCPWindowTx_GetTXQueue( TCPWindow_t * pxWindow,
                                                        uint32_t ulWindowSize )
        {
 8011cbe:	b580      	push	{r7, lr}
 8011cc0:	b084      	sub	sp, #16
 8011cc2:	af00      	add	r7, sp, #0
 8011cc4:	6078      	str	r0, [r7, #4]
 8011cc6:	6039      	str	r1, [r7, #0]
            TCPSegment_t * pxSegment = xTCPWindowPeekHead( &( pxWindow->xTxQueue ) );
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	3354      	adds	r3, #84	@ 0x54
 8011ccc:	4618      	mov	r0, r3
 8011cce:	f7ff fbe6 	bl	801149e <xTCPWindowPeekHead>
 8011cd2:	60f8      	str	r0, [r7, #12]

            if( pxSegment == NULL )
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d02e      	beq.n	8011d38 <pxTCPWindowTx_GetTXQueue+0x7a>
            {
                /* No segments queued. */
            }
            else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	781b      	ldrb	r3, [r3, #0]
 8011cde:	f003 0302 	and.w	r3, r3, #2
 8011ce2:	b2db      	uxtb	r3, r3
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d008      	beq.n	8011cfa <pxTCPWindowTx_GetTXQueue+0x3c>
                     ( pxSegment->lDataLength < pxSegment->lMaxLength ) )
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	689a      	ldr	r2, [r3, #8]
 8011cec:	68fb      	ldr	r3, [r7, #12]
 8011cee:	685b      	ldr	r3, [r3, #4]
            else if( ( pxWindow->u.bits.bSendFullSize != pdFALSE_UNSIGNED ) &&
 8011cf0:	429a      	cmp	r2, r3
 8011cf2:	da02      	bge.n	8011cfa <pxTCPWindowTx_GetTXQueue+0x3c>
            {
                /* A segment has been queued but the driver waits until it
                 * has a full size of MSS. */
                pxSegment = NULL;
 8011cf4:	2300      	movs	r3, #0
 8011cf6:	60fb      	str	r3, [r7, #12]
 8011cf8:	e01e      	b.n	8011d38 <pxTCPWindowTx_GetTXQueue+0x7a>
            }
            else if( prvTCPWindowTxHasSpace( pxWindow, ulWindowSize ) == pdFALSE )
 8011cfa:	6839      	ldr	r1, [r7, #0]
 8011cfc:	6878      	ldr	r0, [r7, #4]
 8011cfe:	f7ff fefe 	bl	8011afe <prvTCPWindowTxHasSpace>
 8011d02:	4603      	mov	r3, r0
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d102      	bne.n	8011d0e <pxTCPWindowTx_GetTXQueue+0x50>
            {
                /* Peer has no more space at this moment. */
                pxSegment = NULL;
 8011d08:	2300      	movs	r3, #0
 8011d0a:	60fb      	str	r3, [r7, #12]
 8011d0c:	e014      	b.n	8011d38 <pxTCPWindowTx_GetTXQueue+0x7a>
            }
            else
            {
                /* pxSegment was just obtained with a peek function,
                 * now remove it from of the Tx queue. */
                pxSegment = xTCPWindowGetHead( &( pxWindow->xTxQueue ) );
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	3354      	adds	r3, #84	@ 0x54
 8011d12:	4618      	mov	r0, r3
 8011d14:	f7ff fbaa 	bl	801146c <xTCPWindowGetHead>
 8011d18:	60f8      	str	r0, [r7, #12]

                /* Don't let pxHeadSegment point to this segment any more,
                 * so no more data will be added. */
                if( pxWindow->pxHeadSegment == pxSegment )
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011d1e:	68fa      	ldr	r2, [r7, #12]
 8011d20:	429a      	cmp	r2, r3
 8011d22:	d102      	bne.n	8011d2a <pxTCPWindowTx_GetTXQueue+0x6c>
                {
                    pxWindow->pxHeadSegment = NULL;
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	2200      	movs	r2, #0
 8011d28:	67da      	str	r2, [r3, #124]	@ 0x7c
                }

                /* pxWindow->tx.highest registers the highest sequence
                 * number in our transmission window. */
                pxWindow->tx.ulHighestSequenceNumber = pxSegment->ulSequenceNumber + ( ( uint32_t ) pxSegment->lDataLength );
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	68fa      	ldr	r2, [r7, #12]
 8011d30:	6892      	ldr	r2, [r2, #8]
 8011d32:	441a      	add	r2, r3
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	629a      	str	r2, [r3, #40]	@ 0x28
                                             ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                             ( unsigned ) ulWindowSize ) );
                }
            }

            return pxSegment;
 8011d38:	68fb      	ldr	r3, [r7, #12]
        }
 8011d3a:	4618      	mov	r0, r3
 8011d3c:	3710      	adds	r7, #16
 8011d3e:	46bd      	mov	sp, r7
 8011d40:	bd80      	pop	{r7, pc}

08011d42 <ulTCPWindowTxGet>:
 * @return The amount of data in bytes that can be transmitted right now.
 */
        uint32_t ulTCPWindowTxGet( TCPWindow_t * pxWindow,
                                   uint32_t ulWindowSize,
                                   int32_t * plPosition )
        {
 8011d42:	b580      	push	{r7, lr}
 8011d44:	b088      	sub	sp, #32
 8011d46:	af00      	add	r7, sp, #0
 8011d48:	60f8      	str	r0, [r7, #12]
 8011d4a:	60b9      	str	r1, [r7, #8]
 8011d4c:	607a      	str	r2, [r7, #4]
            TCPSegment_t * pxSegment;
            uint32_t ulReturn = 0U;
 8011d4e:	2300      	movs	r3, #0
 8011d50:	61bb      	str	r3, [r7, #24]

            /* Fetches data to be sent-out now.
             *
             * Priority messages: segments with a resend need no check current sliding
             * window size. */
            pxSegment = xTCPWindowGetHead( &( pxWindow->xPriorityQueue ) );
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	3340      	adds	r3, #64	@ 0x40
 8011d56:	4618      	mov	r0, r3
 8011d58:	f7ff fb88 	bl	801146c <xTCPWindowGetHead>
 8011d5c:	61f8      	str	r0, [r7, #28]
            pxWindow->ulOurSequenceNumber = pxWindow->tx.ulHighestSequenceNumber;
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	62da      	str	r2, [r3, #44]	@ 0x2c

            if( pxSegment != NULL )
 8011d66:	69fb      	ldr	r3, [r7, #28]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d10b      	bne.n	8011d84 <ulTCPWindowTxGet+0x42>
            else
            {
                /* Waiting messages: outstanding messages with a running timer
                 * neither check peer's reception window size because these packets
                 * have been sent earlier. */
                pxSegment = pxTCPWindowTx_GetWaitQueue( pxWindow );
 8011d6c:	68f8      	ldr	r0, [r7, #12]
 8011d6e:	f7ff ff72 	bl	8011c56 <pxTCPWindowTx_GetWaitQueue>
 8011d72:	61f8      	str	r0, [r7, #28]

                if( pxSegment == NULL )
 8011d74:	69fb      	ldr	r3, [r7, #28]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d104      	bne.n	8011d84 <ulTCPWindowTxGet+0x42>
                {
                    /* New messages: sent-out for the first time.  Check current
                     * sliding window size of peer. */
                    pxSegment = pxTCPWindowTx_GetTXQueue( pxWindow, ulWindowSize );
 8011d7a:	68b9      	ldr	r1, [r7, #8]
 8011d7c:	68f8      	ldr	r0, [r7, #12]
 8011d7e:	f7ff ff9e 	bl	8011cbe <pxTCPWindowTx_GetTXQueue>
 8011d82:	61f8      	str	r0, [r7, #28]
                }
            }

            /* See if it has already been determined to return 0. */
            if( pxSegment != NULL )
 8011d84:	69fb      	ldr	r3, [r7, #28]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d049      	beq.n	8011e1e <ulTCPWindowTxGet+0xdc>
            {
                configASSERT( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) == NULL );
 8011d8a:	69fb      	ldr	r3, [r7, #28]
 8011d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d00d      	beq.n	8011dae <ulTCPWindowTxGet+0x6c>
	__asm volatile
 8011d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d96:	b672      	cpsid	i
 8011d98:	f383 8811 	msr	BASEPRI, r3
 8011d9c:	f3bf 8f6f 	isb	sy
 8011da0:	f3bf 8f4f 	dsb	sy
 8011da4:	b662      	cpsie	i
 8011da6:	613b      	str	r3, [r7, #16]
}
 8011da8:	bf00      	nop
 8011daa:	bf00      	nop
 8011dac:	e7fd      	b.n	8011daa <ulTCPWindowTxGet+0x68>

                /* Now that the segment will be transmitted, add it to the tail of
                 * the waiting queue. */
                vListInsertFifo( &pxWindow->xWaitQueue, &pxSegment->xQueueItem );
 8011dae:	68fb      	ldr	r3, [r7, #12]
 8011db0:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011db4:	69fb      	ldr	r3, [r7, #28]
 8011db6:	3318      	adds	r3, #24
 8011db8:	4619      	mov	r1, r3
 8011dba:	4610      	mov	r0, r2
 8011dbc:	f7ff f9b8 	bl	8011130 <vListInsertFifo>

                /* And mark it as outstanding. */
                pxSegment->u.bits.bOutstanding = pdTRUE_UNSIGNED;
 8011dc0:	69fa      	ldr	r2, [r7, #28]
 8011dc2:	7d93      	ldrb	r3, [r2, #22]
 8011dc4:	f043 0301 	orr.w	r3, r3, #1
 8011dc8:	7593      	strb	r3, [r2, #22]

                /* Administer the transmit count, needed for fast
                 * retransmissions. */
                ( pxSegment->u.bits.ucTransmitCount )++;
 8011dca:	69fb      	ldr	r3, [r7, #28]
 8011dcc:	7d1b      	ldrb	r3, [r3, #20]
 8011dce:	3301      	adds	r3, #1
 8011dd0:	b2da      	uxtb	r2, r3
 8011dd2:	69fb      	ldr	r3, [r7, #28]
 8011dd4:	751a      	strb	r2, [r3, #20]

                /* If there have been several retransmissions (4), decrease the
                 * size of the transmission window to at most 2 times MSS. */
                if( ( pxSegment->u.bits.ucTransmitCount == MAX_TRANSMIT_COUNT_USING_LARGE_WINDOW ) &&
 8011dd6:	69fb      	ldr	r3, [r7, #28]
 8011dd8:	7d1b      	ldrb	r3, [r3, #20]
 8011dda:	2b04      	cmp	r3, #4
 8011ddc:	d10f      	bne.n	8011dfe <ulTCPWindowTxGet+0xbc>
                    ( pxWindow->xSize.ulTxWindowLength > ( 2U * ( ( uint32_t ) pxWindow->usMSS ) ) ) )
 8011dde:	68fb      	ldr	r3, [r7, #12]
 8011de0:	689a      	ldr	r2, [r3, #8]
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8011de8:	005b      	lsls	r3, r3, #1
                if( ( pxSegment->u.bits.ucTransmitCount == MAX_TRANSMIT_COUNT_USING_LARGE_WINDOW ) &&
 8011dea:	429a      	cmp	r2, r3
 8011dec:	d907      	bls.n	8011dfe <ulTCPWindowTxGet+0xbc>
                {
                    uint16_t usMSS2 = ( uint16_t ) ( pxWindow->usMSS * 2U );
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8011df4:	005b      	lsls	r3, r3, #1
 8011df6:	82fb      	strh	r3, [r7, #22]
                    FreeRTOS_debug_printf( ( "ulTCPWindowTxGet[%u - %u]: Change Tx window: %u -> %u\n",
                                             pxWindow->usPeerPortNumber,
                                             pxWindow->usOurPortNumber,
                                             ( unsigned ) pxWindow->xSize.ulTxWindowLength,
                                             usMSS2 ) );
                    pxWindow->xSize.ulTxWindowLength = usMSS2;
 8011df8:	8afa      	ldrh	r2, [r7, #22]
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	609a      	str	r2, [r3, #8]
                }

                /* Clear the transmit timer. */
                vTCPTimerSet( &( pxSegment->xTransmitTimer ) );
 8011dfe:	69fb      	ldr	r3, [r7, #28]
 8011e00:	3310      	adds	r3, #16
 8011e02:	4618      	mov	r0, r3
 8011e04:	f7ff f9a4 	bl	8011150 <vTCPTimerSet>

                pxWindow->ulOurSequenceNumber = pxSegment->ulSequenceNumber;
 8011e08:	69fb      	ldr	r3, [r7, #28]
 8011e0a:	681a      	ldr	r2, [r3, #0]
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Inform the caller where to find the data within the queue. */
                *plPosition = pxSegment->lStreamPos;
 8011e10:	69fb      	ldr	r3, [r7, #28]
 8011e12:	68da      	ldr	r2, [r3, #12]
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	601a      	str	r2, [r3, #0]

                /* And return the length of the data segment */
                ulReturn = ( uint32_t ) pxSegment->lDataLength;
 8011e18:	69fb      	ldr	r3, [r7, #28]
 8011e1a:	689b      	ldr	r3, [r3, #8]
 8011e1c:	61bb      	str	r3, [r7, #24]
            }

            return ulReturn;
 8011e1e:	69bb      	ldr	r3, [r7, #24]
        }
 8011e20:	4618      	mov	r0, r3
 8011e22:	3720      	adds	r7, #32
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}

08011e28 <prvTCPWindowTxCheckAck_CalcSRTT>:
 * @param[in] pxWindow The descriptor of the TCP sliding windows.
 * @param[in] pxSegment The segment that was just acknowledged.
 */
        static void prvTCPWindowTxCheckAck_CalcSRTT( TCPWindow_t * pxWindow,
                                                     const TCPSegment_t * pxSegment )
        {
 8011e28:	b580      	push	{r7, lr}
 8011e2a:	b086      	sub	sp, #24
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	6078      	str	r0, [r7, #4]
 8011e30:	6039      	str	r1, [r7, #0]
            int32_t mS = ( int32_t ) ulTimerGetAge( &( pxSegment->xTransmitTimer ) );
 8011e32:	683b      	ldr	r3, [r7, #0]
 8011e34:	3310      	adds	r3, #16
 8011e36:	4618      	mov	r0, r3
 8011e38:	f7ff f997 	bl	801116a <ulTimerGetAge>
 8011e3c:	4603      	mov	r3, r0
 8011e3e:	617b      	str	r3, [r7, #20]
            int32_t lSum = 0;
 8011e40:	2300      	movs	r3, #0
 8011e42:	60bb      	str	r3, [r7, #8]
            int32_t lWeight = 0;
 8011e44:	2300      	movs	r3, #0
 8011e46:	613b      	str	r3, [r7, #16]
            int32_t lDivisor = 0;
 8011e48:	2300      	movs	r3, #0
 8011e4a:	60fb      	str	r3, [r7, #12]

            mS = ( mS < 0 ) ? ipINT32_MAX_VALUE : mS;
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	db01      	blt.n	8011e56 <prvTCPWindowTxCheckAck_CalcSRTT+0x2e>
 8011e52:	697b      	ldr	r3, [r7, #20]
 8011e54:	e001      	b.n	8011e5a <prvTCPWindowTxCheckAck_CalcSRTT+0x32>
 8011e56:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011e5a:	617b      	str	r3, [r7, #20]

            if( pxWindow->lSRTT >= mS )
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e60:	697a      	ldr	r2, [r7, #20]
 8011e62:	429a      	cmp	r2, r3
 8011e64:	dc09      	bgt.n	8011e7a <prvTCPWindowTxCheckAck_CalcSRTT+0x52>
            {
                /* RTT becomes smaller: adapt slowly. */
                lWeight = winSRTT_DECREMENT_CURRENT;
 8011e66:	2307      	movs	r3, #7
 8011e68:	613b      	str	r3, [r7, #16]
                lDivisor = winSRTT_DECREMENT_NEW + winSRTT_DECREMENT_CURRENT;
 8011e6a:	2308      	movs	r3, #8
 8011e6c:	60fb      	str	r3, [r7, #12]
                mS = FreeRTOS_multiply_int32( mS,
 8011e6e:	2101      	movs	r1, #1
 8011e70:	6978      	ldr	r0, [r7, #20]
 8011e72:	f7f9 fc42 	bl	800b6fa <FreeRTOS_multiply_int32>
 8011e76:	6178      	str	r0, [r7, #20]
 8011e78:	e008      	b.n	8011e8c <prvTCPWindowTxCheckAck_CalcSRTT+0x64>
                                              winSRTT_DECREMENT_NEW );
            }
            else
            {
                /* RTT becomes larger: adapt quicker */
                lWeight = winSRTT_INCREMENT_CURRENT;
 8011e7a:	2306      	movs	r3, #6
 8011e7c:	613b      	str	r3, [r7, #16]
                lDivisor = winSRTT_INCREMENT_NEW + winSRTT_INCREMENT_CURRENT;
 8011e7e:	2308      	movs	r3, #8
 8011e80:	60fb      	str	r3, [r7, #12]
                mS = FreeRTOS_multiply_int32( mS,
 8011e82:	2102      	movs	r1, #2
 8011e84:	6978      	ldr	r0, [r7, #20]
 8011e86:	f7f9 fc38 	bl	800b6fa <FreeRTOS_multiply_int32>
 8011e8a:	6178      	str	r0, [r7, #20]
                                              winSRTT_INCREMENT_NEW );
            }

            lSum = FreeRTOS_multiply_int32( pxWindow->lSRTT, lWeight );
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011e90:	6939      	ldr	r1, [r7, #16]
 8011e92:	4618      	mov	r0, r3
 8011e94:	f7f9 fc31 	bl	800b6fa <FreeRTOS_multiply_int32>
 8011e98:	60b8      	str	r0, [r7, #8]
            lSum = FreeRTOS_add_int32( lSum, mS );
 8011e9a:	6979      	ldr	r1, [r7, #20]
 8011e9c:	68b8      	ldr	r0, [r7, #8]
 8011e9e:	f7f9 fc01 	bl	800b6a4 <FreeRTOS_add_int32>
 8011ea2:	60b8      	str	r0, [r7, #8]
            pxWindow->lSRTT = lSum / lDivisor;
 8011ea4:	68ba      	ldr	r2, [r7, #8]
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	fb92 f2f3 	sdiv	r2, r2, r3
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Cap to the minimum of 50ms. */
            if( pxWindow->lSRTT < winSRTT_CAP_mS )
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011eb4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8011eb8:	da03      	bge.n	8011ec2 <prvTCPWindowTxCheckAck_CalcSRTT+0x9a>
            {
                pxWindow->lSRTT = winSRTT_CAP_mS;
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011ec0:	639a      	str	r2, [r3, #56]	@ 0x38
            }
        }
 8011ec2:	bf00      	nop
 8011ec4:	3718      	adds	r7, #24
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	bd80      	pop	{r7, pc}

08011eca <prvTCPWindowTxCheckAck>:
 * @return number of bytes that the tail of txStream may be advanced.
 */
        static uint32_t prvTCPWindowTxCheckAck( TCPWindow_t * pxWindow,
                                                uint32_t ulFirst,
                                                uint32_t ulLast )
        {
 8011eca:	b580      	push	{r7, lr}
 8011ecc:	b08c      	sub	sp, #48	@ 0x30
 8011ece:	af00      	add	r7, sp, #0
 8011ed0:	60f8      	str	r0, [r7, #12]
 8011ed2:	60b9      	str	r1, [r7, #8]
 8011ed4:	607a      	str	r2, [r7, #4]
            uint32_t ulBytesConfirmed = 0U;
 8011ed6:	2300      	movs	r3, #0
 8011ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint32_t ulSequenceNumber = ulFirst;
 8011eda:	68bb      	ldr	r3, [r7, #8]
 8011edc:	62bb      	str	r3, [r7, #40]	@ 0x28
            const ListItem_t * pxIterator;

            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            const ListItem_t * pxEnd = ( ( const ListItem_t * ) &( pxWindow->xTxSegments.xListEnd ) );
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	3398      	adds	r3, #152	@ 0x98
 8011ee2:	61fb      	str	r3, [r7, #28]
             * RTO is Retransmit timeout
             *
             * A Smoothed RTT will increase quickly, but it is conservative when
             * becoming smaller. */

            pxIterator = listGET_NEXT( pxEnd );
 8011ee4:	69fb      	ldr	r3, [r7, #28]
 8011ee6:	685b      	ldr	r3, [r3, #4]
 8011ee8:	627b      	str	r3, [r7, #36]	@ 0x24

            while( ( pxIterator != pxEnd ) && ( xSequenceLessThan( ulSequenceNumber, ulLast ) != 0 ) )
 8011eea:	e06d      	b.n	8011fc8 <prvTCPWindowTxCheckAck+0xfe>
            {
                xDoUnlink = pdFALSE;
 8011eec:	2300      	movs	r3, #0
 8011eee:	623b      	str	r3, [r7, #32]
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8011ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ef2:	68db      	ldr	r3, [r3, #12]
 8011ef4:	61bb      	str	r3, [r7, #24]

                /* Move to the next item because the current item might get
                 * removed. */
                pxIterator = ( const ListItem_t * ) listGET_NEXT( pxIterator );
 8011ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ef8:	685b      	ldr	r3, [r3, #4]
 8011efa:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Continue if this segment does not fall within the ACK'd range. */
                if( xSequenceGreaterThan( ulSequenceNumber, pxSegment->ulSequenceNumber ) != pdFALSE )
 8011efc:	69bb      	ldr	r3, [r7, #24]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	4619      	mov	r1, r3
 8011f02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011f04:	f7ff f8e9 	bl	80110da <xSequenceGreaterThan>
 8011f08:	4603      	mov	r3, r0
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d15b      	bne.n	8011fc6 <prvTCPWindowTxCheckAck+0xfc>
                {
                    continue;
                }

                /* Is it ready? */
                if( ulSequenceNumber != pxSegment->ulSequenceNumber )
 8011f0e:	69bb      	ldr	r3, [r7, #24]
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011f14:	429a      	cmp	r2, r3
 8011f16:	d163      	bne.n	8011fe0 <prvTCPWindowTxCheckAck+0x116>
                {
                    /* coverity[break_stmt] : Break statement terminating the loop */
                    break;
                }

                ulDataLength = ( uint32_t ) pxSegment->lDataLength;
 8011f18:	69bb      	ldr	r3, [r7, #24]
 8011f1a:	689b      	ldr	r3, [r3, #8]
 8011f1c:	617b      	str	r3, [r7, #20]

                if( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED )
 8011f1e:	69bb      	ldr	r3, [r7, #24]
 8011f20:	7d9b      	ldrb	r3, [r3, #22]
 8011f22:	f003 0302 	and.w	r3, r3, #2
 8011f26:	b2db      	uxtb	r3, r3
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d127      	bne.n	8011f7c <prvTCPWindowTxCheckAck+0xb2>
                {
                    if( xSequenceGreaterThan( pxSegment->ulSequenceNumber + ( uint32_t ) ulDataLength, ulLast ) != pdFALSE )
 8011f2c:	69bb      	ldr	r3, [r7, #24]
 8011f2e:	681a      	ldr	r2, [r3, #0]
 8011f30:	697b      	ldr	r3, [r7, #20]
 8011f32:	4413      	add	r3, r2
 8011f34:	6879      	ldr	r1, [r7, #4]
 8011f36:	4618      	mov	r0, r3
 8011f38:	f7ff f8cf 	bl	80110da <xSequenceGreaterThan>
 8011f3c:	4603      	mov	r3, r0
 8011f3e:	2b00      	cmp	r3, #0
 8011f40:	d006      	beq.n	8011f50 <prvTCPWindowTxCheckAck+0x86>
                         *
                         * AAAAAAA BBBBBBB << acked
                         * aaaaaaa aaaa    << sent */
                        #if ( ipconfigHAS_DEBUG_PRINTF != 0 )
                        {
                            uint32_t ulFirstSeq = pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber;
 8011f42:	69bb      	ldr	r3, [r7, #24]
 8011f44:	681a      	ldr	r2, [r3, #0]
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	69db      	ldr	r3, [r3, #28]
 8011f4a:	1ad3      	subs	r3, r2, r3
 8011f4c:	613b      	str	r3, [r7, #16]
                                                     ( unsigned ) ulFirstSeq,
                                                     ( unsigned ) ( ulFirstSeq + ulDataLength ) ) );
                        }
                        #endif /* ( ipconfigHAS_DEBUG_PRINTF != 0 ) */

                        break;
 8011f4e:	e048      	b.n	8011fe2 <prvTCPWindowTxCheckAck+0x118>
                    }

                    /* This segment is fully ACK'd, set the flag. */
                    pxSegment->u.bits.bAcked = pdTRUE;
 8011f50:	69ba      	ldr	r2, [r7, #24]
 8011f52:	7d93      	ldrb	r3, [r2, #22]
 8011f54:	f043 0302 	orr.w	r3, r3, #2
 8011f58:	7593      	strb	r3, [r2, #22]

                    /* Calculate the RTT only if the segment was sent-out for the
                     * first time and if this is the last ACK'd segment in a range. */
                    if( ( pxSegment->u.bits.ucTransmitCount == 1U ) &&
 8011f5a:	69bb      	ldr	r3, [r7, #24]
 8011f5c:	7d1b      	ldrb	r3, [r3, #20]
 8011f5e:	2b01      	cmp	r3, #1
 8011f60:	d10a      	bne.n	8011f78 <prvTCPWindowTxCheckAck+0xae>
                        ( ( pxSegment->ulSequenceNumber + ulDataLength ) == ulLast ) )
 8011f62:	69bb      	ldr	r3, [r7, #24]
 8011f64:	681a      	ldr	r2, [r3, #0]
 8011f66:	697b      	ldr	r3, [r7, #20]
 8011f68:	4413      	add	r3, r2
                    if( ( pxSegment->u.bits.ucTransmitCount == 1U ) &&
 8011f6a:	687a      	ldr	r2, [r7, #4]
 8011f6c:	429a      	cmp	r2, r3
 8011f6e:	d103      	bne.n	8011f78 <prvTCPWindowTxCheckAck+0xae>
                    {
                        prvTCPWindowTxCheckAck_CalcSRTT( pxWindow, pxSegment );
 8011f70:	69b9      	ldr	r1, [r7, #24]
 8011f72:	68f8      	ldr	r0, [r7, #12]
 8011f74:	f7ff ff58 	bl	8011e28 <prvTCPWindowTxCheckAck_CalcSRTT>
                    }

                    /* Unlink it from the 3 queues, but do not destroy it (yet). */
                    xDoUnlink = pdTRUE;
 8011f78:	2301      	movs	r3, #1
 8011f7a:	623b      	str	r3, [r7, #32]
                }

                /* pxSegment->u.bits.bAcked is now true.  Is it located at the left
                 * side of the transmission queue?  If so, it may be freed. */
                if( ulSequenceNumber == pxWindow->tx.ulCurrentSequenceNumber )
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	6a1b      	ldr	r3, [r3, #32]
 8011f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011f82:	429a      	cmp	r2, r3
 8011f84:	d10e      	bne.n	8011fa4 <prvTCPWindowTxCheckAck+0xda>
                                                 ( unsigned ) ( ulLast - pxWindow->tx.ulFirstSequenceNumber ),
                                                 ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ) ) );
                    }

                    /* Increase the left-hand value of the transmission window. */
                    pxWindow->tx.ulCurrentSequenceNumber += ulDataLength;
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	6a1a      	ldr	r2, [r3, #32]
 8011f8a:	697b      	ldr	r3, [r7, #20]
 8011f8c:	441a      	add	r2, r3
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	621a      	str	r2, [r3, #32]

                    /* This function will return the number of bytes that the tail
                     * of txStream may be advanced. */
                    ulBytesConfirmed += ulDataLength;
 8011f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011f94:	697b      	ldr	r3, [r7, #20]
 8011f96:	4413      	add	r3, r2
 8011f98:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* All segments below tx.ulCurrentSequenceNumber may be freed. */
                    vTCPWindowFree( pxSegment );
 8011f9a:	69b8      	ldr	r0, [r7, #24]
 8011f9c:	f7ff fa98 	bl	80114d0 <vTCPWindowFree>

                    /* No need to unlink it any more. */
                    xDoUnlink = pdFALSE;
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	623b      	str	r3, [r7, #32]
                }

                if( ( xDoUnlink != pdFALSE ) && ( listLIST_ITEM_CONTAINER( &( pxSegment->xQueueItem ) ) != NULL ) )
 8011fa4:	6a3b      	ldr	r3, [r7, #32]
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d008      	beq.n	8011fbc <prvTCPWindowTxCheckAck+0xf2>
 8011faa:	69bb      	ldr	r3, [r7, #24]
 8011fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d004      	beq.n	8011fbc <prvTCPWindowTxCheckAck+0xf2>
                {
                    /* Remove item from its queues. */
                    ( void ) uxListRemove( &pxSegment->xQueueItem );
 8011fb2:	69bb      	ldr	r3, [r7, #24]
 8011fb4:	3318      	adds	r3, #24
 8011fb6:	4618      	mov	r0, r3
 8011fb8:	f002 ff33 	bl	8014e22 <uxListRemove>
                }

                ulSequenceNumber += ulDataLength;
 8011fbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011fbe:	697b      	ldr	r3, [r7, #20]
 8011fc0:	4413      	add	r3, r2
 8011fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011fc4:	e000      	b.n	8011fc8 <prvTCPWindowTxCheckAck+0xfe>
                    continue;
 8011fc6:	bf00      	nop
            while( ( pxIterator != pxEnd ) && ( xSequenceLessThan( ulSequenceNumber, ulLast ) != 0 ) )
 8011fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011fca:	69fb      	ldr	r3, [r7, #28]
 8011fcc:	429a      	cmp	r2, r3
 8011fce:	d008      	beq.n	8011fe2 <prvTCPWindowTxCheckAck+0x118>
 8011fd0:	6879      	ldr	r1, [r7, #4]
 8011fd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011fd4:	f7ff f86b 	bl	80110ae <xSequenceLessThan>
 8011fd8:	4603      	mov	r3, r0
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d186      	bne.n	8011eec <prvTCPWindowTxCheckAck+0x22>
 8011fde:	e000      	b.n	8011fe2 <prvTCPWindowTxCheckAck+0x118>
                    break;
 8011fe0:	bf00      	nop
            }

            return ulBytesConfirmed;
 8011fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
        }
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	3730      	adds	r7, #48	@ 0x30
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	bd80      	pop	{r7, pc}

08011fec <prvTCPWindowFastRetransmit>:
 *
 * @return The number of segments that need a fast retransmission.
 */
        static uint32_t prvTCPWindowFastRetransmit( TCPWindow_t * pxWindow,
                                                    uint32_t ulFirst )
        {
 8011fec:	b580      	push	{r7, lr}
 8011fee:	b086      	sub	sp, #24
 8011ff0:	af00      	add	r7, sp, #0
 8011ff2:	6078      	str	r0, [r7, #4]
 8011ff4:	6039      	str	r1, [r7, #0]
            const ListItem_t * pxIterator;
            const ListItem_t * pxEnd;
            TCPSegment_t * pxSegment;
            uint32_t ulCount = 0U;
 8011ff6:	2300      	movs	r3, #0
 8011ff8:	613b      	str	r3, [r7, #16]
             * xWaitQueue to find a possible condition for a FAST retransmission. */

            /* MISRA Ref 11.3.1 [Misaligned access] */
/* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxEnd = ( ( const ListItem_t * ) &( pxWindow->xWaitQueue.xListEnd ) );
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	3370      	adds	r3, #112	@ 0x70
 8011ffe:	60fb      	str	r3, [r7, #12]

            pxIterator = listGET_NEXT( pxEnd );
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	685b      	ldr	r3, [r3, #4]
 8012004:	617b      	str	r3, [r7, #20]

            while( pxIterator != pxEnd )
 8012006:	e033      	b.n	8012070 <prvTCPWindowFastRetransmit+0x84>
            {
                /* Get the owner, which is a TCP segment. */
                pxSegment = ( ( TCPSegment_t * ) listGET_LIST_ITEM_OWNER( pxIterator ) );
 8012008:	697b      	ldr	r3, [r7, #20]
 801200a:	68db      	ldr	r3, [r3, #12]
 801200c:	60bb      	str	r3, [r7, #8]

                /* Hop to the next item before the current gets unlinked. */
                pxIterator = listGET_NEXT( pxIterator );
 801200e:	697b      	ldr	r3, [r7, #20]
 8012010:	685b      	ldr	r3, [r3, #4]
 8012012:	617b      	str	r3, [r7, #20]

                /* Fast retransmission:
                 * When 3 packets with a higher sequence number have been acknowledged
                 * by the peer, it is very unlikely a current packet will ever arrive.
                 * It will be retransmitted far before the RTO. */
                if( pxSegment->u.bits.bAcked == pdFALSE_UNSIGNED )
 8012014:	68bb      	ldr	r3, [r7, #8]
 8012016:	7d9b      	ldrb	r3, [r3, #22]
 8012018:	f003 0302 	and.w	r3, r3, #2
 801201c:	b2db      	uxtb	r3, r3
 801201e:	2b00      	cmp	r3, #0
 8012020:	d126      	bne.n	8012070 <prvTCPWindowFastRetransmit+0x84>
                {
                    if( xSequenceLessThan( pxSegment->ulSequenceNumber, ulFirst ) != pdFALSE )
 8012022:	68bb      	ldr	r3, [r7, #8]
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	6839      	ldr	r1, [r7, #0]
 8012028:	4618      	mov	r0, r3
 801202a:	f7ff f840 	bl	80110ae <xSequenceLessThan>
 801202e:	4603      	mov	r3, r0
 8012030:	2b00      	cmp	r3, #0
 8012032:	d01d      	beq.n	8012070 <prvTCPWindowFastRetransmit+0x84>
                    {
                        pxSegment->u.bits.ucDupAckCount++;
 8012034:	68bb      	ldr	r3, [r7, #8]
 8012036:	7d5b      	ldrb	r3, [r3, #21]
 8012038:	3301      	adds	r3, #1
 801203a:	b2da      	uxtb	r2, r3
 801203c:	68bb      	ldr	r3, [r7, #8]
 801203e:	755a      	strb	r2, [r3, #21]

                        if( pxSegment->u.bits.ucDupAckCount == DUPLICATE_ACKS_BEFORE_FAST_RETRANSMIT )
 8012040:	68bb      	ldr	r3, [r7, #8]
 8012042:	7d5b      	ldrb	r3, [r3, #21]
 8012044:	2b03      	cmp	r3, #3
 8012046:	d113      	bne.n	8012070 <prvTCPWindowFastRetransmit+0x84>
                        {
                            pxSegment->u.bits.ucTransmitCount = ( uint8_t ) pdFALSE;
 8012048:	68bb      	ldr	r3, [r7, #8]
 801204a:	2200      	movs	r2, #0
 801204c:	751a      	strb	r2, [r3, #20]
                                                         ( unsigned ) ( pxSegment->ulSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ),
                                                         ( unsigned ) ( ulFirst - pxWindow->tx.ulFirstSequenceNumber ) ) );
                            }

                            /* Remove it from xWaitQueue. */
                            ( void ) uxListRemove( &pxSegment->xQueueItem );
 801204e:	68bb      	ldr	r3, [r7, #8]
 8012050:	3318      	adds	r3, #24
 8012052:	4618      	mov	r0, r3
 8012054:	f002 fee5 	bl	8014e22 <uxListRemove>

                            /* Add this segment to the priority queue so it gets
                             * retransmitted immediately. */
                            vListInsertFifo( &( pxWindow->xPriorityQueue ), &( pxSegment->xQueueItem ) );
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 801205e:	68bb      	ldr	r3, [r7, #8]
 8012060:	3318      	adds	r3, #24
 8012062:	4619      	mov	r1, r3
 8012064:	4610      	mov	r0, r2
 8012066:	f7ff f863 	bl	8011130 <vListInsertFifo>
                            ulCount++;
 801206a:	693b      	ldr	r3, [r7, #16]
 801206c:	3301      	adds	r3, #1
 801206e:	613b      	str	r3, [r7, #16]
            while( pxIterator != pxEnd )
 8012070:	697a      	ldr	r2, [r7, #20]
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	429a      	cmp	r2, r3
 8012076:	d1c7      	bne.n	8012008 <prvTCPWindowFastRetransmit+0x1c>
                        }
                    }
                }
            }

            return ulCount;
 8012078:	693b      	ldr	r3, [r7, #16]
        }
 801207a:	4618      	mov	r0, r3
 801207c:	3718      	adds	r7, #24
 801207e:	46bd      	mov	sp, r7
 8012080:	bd80      	pop	{r7, pc}

08012082 <ulTCPWindowTxAck>:
 *
 * @return The location where the packet should be added.
 */
        uint32_t ulTCPWindowTxAck( TCPWindow_t * pxWindow,
                                   uint32_t ulSequenceNumber )
        {
 8012082:	b580      	push	{r7, lr}
 8012084:	b084      	sub	sp, #16
 8012086:	af00      	add	r7, sp, #0
 8012088:	6078      	str	r0, [r7, #4]
 801208a:	6039      	str	r1, [r7, #0]
            uint32_t ulFirstSequence;
            uint32_t ulReturn;

            /* Receive a normal ACK. */

            ulFirstSequence = pxWindow->tx.ulCurrentSequenceNumber;
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	6a1b      	ldr	r3, [r3, #32]
 8012090:	60bb      	str	r3, [r7, #8]

            if( xSequenceLessThanOrEqual( ulSequenceNumber, ulFirstSequence ) != pdFALSE )
 8012092:	68b9      	ldr	r1, [r7, #8]
 8012094:	6838      	ldr	r0, [r7, #0]
 8012096:	f7fe fff5 	bl	8011084 <xSequenceLessThanOrEqual>
 801209a:	4603      	mov	r3, r0
 801209c:	2b00      	cmp	r3, #0
 801209e:	d002      	beq.n	80120a6 <ulTCPWindowTxAck+0x24>
            {
                ulReturn = 0U;
 80120a0:	2300      	movs	r3, #0
 80120a2:	60fb      	str	r3, [r7, #12]
 80120a4:	e005      	b.n	80120b2 <ulTCPWindowTxAck+0x30>
            }
            else
            {
                ulReturn = prvTCPWindowTxCheckAck( pxWindow, ulFirstSequence, ulSequenceNumber );
 80120a6:	683a      	ldr	r2, [r7, #0]
 80120a8:	68b9      	ldr	r1, [r7, #8]
 80120aa:	6878      	ldr	r0, [r7, #4]
 80120ac:	f7ff ff0d 	bl	8011eca <prvTCPWindowTxCheckAck>
 80120b0:	60f8      	str	r0, [r7, #12]
            }

            return ulReturn;
 80120b2:	68fb      	ldr	r3, [r7, #12]
        }
 80120b4:	4618      	mov	r0, r3
 80120b6:	3710      	adds	r7, #16
 80120b8:	46bd      	mov	sp, r7
 80120ba:	bd80      	pop	{r7, pc}

080120bc <ulTCPWindowTxSack>:
 *         the head position.
 */
        uint32_t ulTCPWindowTxSack( TCPWindow_t * pxWindow,
                                    uint32_t ulFirst,
                                    uint32_t ulLast )
        {
 80120bc:	b580      	push	{r7, lr}
 80120be:	b086      	sub	sp, #24
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	60f8      	str	r0, [r7, #12]
 80120c4:	60b9      	str	r1, [r7, #8]
 80120c6:	607a      	str	r2, [r7, #4]
            uint32_t ulAckCount;
            uint32_t ulCurrentSequenceNumber = pxWindow->tx.ulCurrentSequenceNumber;
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	6a1b      	ldr	r3, [r3, #32]
 80120cc:	617b      	str	r3, [r7, #20]

            /* Receive a SACK option. */
            ulAckCount = prvTCPWindowTxCheckAck( pxWindow, ulFirst, ulLast );
 80120ce:	687a      	ldr	r2, [r7, #4]
 80120d0:	68b9      	ldr	r1, [r7, #8]
 80120d2:	68f8      	ldr	r0, [r7, #12]
 80120d4:	f7ff fef9 	bl	8011eca <prvTCPWindowTxCheckAck>
 80120d8:	6138      	str	r0, [r7, #16]
            ( void ) prvTCPWindowFastRetransmit( pxWindow, ulFirst );
 80120da:	68b9      	ldr	r1, [r7, #8]
 80120dc:	68f8      	ldr	r0, [r7, #12]
 80120de:	f7ff ff85 	bl	8011fec <prvTCPWindowFastRetransmit>

            if( ( xTCPWindowLoggingLevel >= 1 ) && ( xSequenceGreaterThan( ulFirst, ulCurrentSequenceNumber ) != pdFALSE ) )
 80120e2:	4b06      	ldr	r3, [pc, #24]	@ (80120fc <ulTCPWindowTxSack+0x40>)
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	dd03      	ble.n	80120f2 <ulTCPWindowTxSack+0x36>
 80120ea:	6979      	ldr	r1, [r7, #20]
 80120ec:	68b8      	ldr	r0, [r7, #8]
 80120ee:	f7fe fff4 	bl	80110da <xSequenceGreaterThan>
                                         ( unsigned ) ( ulFirst - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( ulLast - pxWindow->tx.ulFirstSequenceNumber ),
                                         ( unsigned ) ( pxWindow->tx.ulCurrentSequenceNumber - pxWindow->tx.ulFirstSequenceNumber ) ) );
            }

            return ulAckCount;
 80120f2:	693b      	ldr	r3, [r7, #16]
        }
 80120f4:	4618      	mov	r0, r3
 80120f6:	3718      	adds	r7, #24
 80120f8:	46bd      	mov	sp, r7
 80120fa:	bd80      	pop	{r7, pc}
 80120fc:	200024ec 	.word	0x200024ec

08012100 <vProcessGeneratedUDPPacket>:
 *        packet such as cache check and address resolution.
 *
 * @param[in] pxNetworkBuffer The network buffer carrying the packet.
 */
void vProcessGeneratedUDPPacket( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 8012100:	b580      	push	{r7, lr}
 8012102:	b084      	sub	sp, #16
 8012104:	af00      	add	r7, sp, #0
 8012106:	6078      	str	r0, [r7, #4]
    const UDPPacket_t * pxUDPPacket;

    if( pxNetworkBuffer != NULL )
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	2b00      	cmp	r3, #0
 801210c:	d00d      	beq.n	801212a <vProcessGeneratedUDPPacket+0x2a>
        /* Map the UDP packet onto the start of the frame. */

        /* MISRA Ref 11.3.1 [Misaligned access] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
        /* coverity[misra_c_2012_rule_11_3_violation] */
        pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012112:	60fb      	str	r3, [r7, #12]

        switch( pxUDPPacket->xEthernetHeader.usFrameType )
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	899b      	ldrh	r3, [r3, #12]
 8012118:	b29b      	uxth	r3, r3
 801211a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801211e:	d103      	bne.n	8012128 <vProcessGeneratedUDPPacket+0x28>
        {
            #if ( ipconfigUSE_IPv4 != 0 )
                case ipIPv4_FRAME_TYPE:
                    vProcessGeneratedUDPPacket_IPv4( pxNetworkBuffer );
 8012120:	6878      	ldr	r0, [r7, #4]
 8012122:	f000 f849 	bl	80121b8 <vProcessGeneratedUDPPacket_IPv4>
                    break;
 8012126:	e000      	b.n	801212a <vProcessGeneratedUDPPacket+0x2a>
                    vProcessGeneratedUDPPacket_IPv6( pxNetworkBuffer );
                    break;
            #endif
            default:
                /* do nothing, coverity happy */
                break;
 8012128:	bf00      	nop
        }
    }
}
 801212a:	bf00      	nop
 801212c:	3710      	adds	r7, #16
 801212e:	46bd      	mov	sp, r7
 8012130:	bd80      	pop	{r7, pc}

08012132 <xProcessReceivedUDPPacket>:
 * @return pdPASS in case the UDP packet could be processed. Else pdFAIL is returned.
 */
BaseType_t xProcessReceivedUDPPacket( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                      uint16_t usPort,
                                      BaseType_t * pxIsWaitingForResolution )
{
 8012132:	b580      	push	{r7, lr}
 8012134:	b088      	sub	sp, #32
 8012136:	af00      	add	r7, sp, #0
 8012138:	60f8      	str	r0, [r7, #12]
 801213a:	460b      	mov	r3, r1
 801213c:	607a      	str	r2, [r7, #4]
 801213e:	817b      	strh	r3, [r7, #10]
    /* Returning pdPASS means that the packet was consumed, released. */
    BaseType_t xReturn = pdFAIL;
 8012140:	2300      	movs	r3, #0
 8012142:	61fb      	str	r3, [r7, #28]
    const UDPPacket_t * pxUDPPacket;

    configASSERT( pxNetworkBuffer != NULL );
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d10d      	bne.n	8012166 <xProcessReceivedUDPPacket+0x34>
	__asm volatile
 801214a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801214e:	b672      	cpsid	i
 8012150:	f383 8811 	msr	BASEPRI, r3
 8012154:	f3bf 8f6f 	isb	sy
 8012158:	f3bf 8f4f 	dsb	sy
 801215c:	b662      	cpsie	i
 801215e:	617b      	str	r3, [r7, #20]
}
 8012160:	bf00      	nop
 8012162:	bf00      	nop
 8012164:	e7fd      	b.n	8012162 <xProcessReceivedUDPPacket+0x30>
    configASSERT( pxNetworkBuffer->pucEthernetBuffer != NULL );
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801216a:	2b00      	cmp	r3, #0
 801216c:	d10d      	bne.n	801218a <xProcessReceivedUDPPacket+0x58>
	__asm volatile
 801216e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012172:	b672      	cpsid	i
 8012174:	f383 8811 	msr	BASEPRI, r3
 8012178:	f3bf 8f6f 	isb	sy
 801217c:	f3bf 8f4f 	dsb	sy
 8012180:	b662      	cpsie	i
 8012182:	613b      	str	r3, [r7, #16]
}
 8012184:	bf00      	nop
 8012186:	bf00      	nop
 8012188:	e7fd      	b.n	8012186 <xProcessReceivedUDPPacket+0x54>
    /* Map the ethernet buffer to the UDPPacket_t struct for easy access to the fields. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( const UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801218e:	61bb      	str	r3, [r7, #24]

    switch( pxUDPPacket->xEthernetHeader.usFrameType )
 8012190:	69bb      	ldr	r3, [r7, #24]
 8012192:	899b      	ldrh	r3, [r3, #12]
 8012194:	b29b      	uxth	r3, r3
 8012196:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801219a:	d107      	bne.n	80121ac <xProcessReceivedUDPPacket+0x7a>
    {
        #if ( ipconfigUSE_IPv4 != 0 )
            case ipIPv4_FRAME_TYPE:
                xReturn = xProcessReceivedUDPPacket_IPv4( pxNetworkBuffer,
 801219c:	897b      	ldrh	r3, [r7, #10]
 801219e:	687a      	ldr	r2, [r7, #4]
 80121a0:	4619      	mov	r1, r3
 80121a2:	68f8      	ldr	r0, [r7, #12]
 80121a4:	f000 f904 	bl	80123b0 <xProcessReceivedUDPPacket_IPv4>
 80121a8:	61f8      	str	r0, [r7, #28]
                                                          usPort, pxIsWaitingForResolution );
                break;
 80121aa:	e000      	b.n	80121ae <xProcessReceivedUDPPacket+0x7c>
                                                          usPort, pxIsWaitingForResolution );
                break;
        #endif
        default:
            /* do nothing, coverity happy */
            break;
 80121ac:	bf00      	nop
    }

    return xReturn;
 80121ae:	69fb      	ldr	r3, [r7, #28]
}
 80121b0:	4618      	mov	r0, r3
 80121b2:	3720      	adds	r7, #32
 80121b4:	46bd      	mov	sp, r7
 80121b6:	bd80      	pop	{r7, pc}

080121b8 <vProcessGeneratedUDPPacket_IPv4>:
 *        packet such as ARP cache check and address resolution.
 *
 * @param[in] pxNetworkBuffer The network buffer carrying the packet.
 */
void vProcessGeneratedUDPPacket_IPv4( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 80121b8:	b580      	push	{r7, lr}
 80121ba:	b08e      	sub	sp, #56	@ 0x38
 80121bc:	af00      	add	r7, sp, #0
 80121be:	6078      	str	r0, [r7, #4]
    UDPPacket_t * pxUDPPacket;
    IPHeader_t * pxIPHeader;
    eResolutionLookupResult_t eReturned;
    uint32_t ulIPAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	695b      	ldr	r3, [r3, #20]
 80121c4:	60fb      	str	r3, [r7, #12]
    NetworkEndPoint_t * pxEndPoint = pxNetworkBuffer->pxEndPoint;
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80121ca:	60bb      	str	r3, [r7, #8]
    /* Map the UDP packet onto the start of the frame. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80121d0:	62bb      	str	r3, [r7, #40]	@ 0x28

    #if ipconfigSUPPORT_OUTGOING_PINGS == 1
        if( pxNetworkBuffer->usPort == ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d104      	bne.n	80121e4 <vProcessGeneratedUDPPacket_IPv4+0x2c>
        {
            uxPayloadSize = pxNetworkBuffer->xDataLength - sizeof( ICMPPacket_t );
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80121de:	3b2a      	subs	r3, #42	@ 0x2a
 80121e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80121e2:	e003      	b.n	80121ec <vProcessGeneratedUDPPacket_IPv4+0x34>
        }
        else
    #endif
    {
        uxPayloadSize = pxNetworkBuffer->xDataLength - sizeof( UDPPacket_t );
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80121e8:	3b2a      	subs	r3, #42	@ 0x2a
 80121ea:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Determine the ARP cache status for the requested IP address. */
    eReturned = eARPGetCacheEntry( &( ulIPAddress ), &( pxUDPPacket->xEthernetHeader.xDestinationAddress ), &( pxEndPoint ) );
 80121ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80121ee:	f107 0208 	add.w	r2, r7, #8
 80121f2:	f107 030c 	add.w	r3, r7, #12
 80121f6:	4618      	mov	r0, r3
 80121f8:	f7f5 fc54 	bl	8007aa4 <eARPGetCacheEntry>
 80121fc:	4603      	mov	r3, r0
 80121fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( pxNetworkBuffer->pxEndPoint == NULL )
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012206:	2b00      	cmp	r3, #0
 8012208:	d102      	bne.n	8012210 <vProcessGeneratedUDPPacket_IPv4+0x58>
    {
        pxNetworkBuffer->pxEndPoint = pxEndPoint;
 801220a:	68ba      	ldr	r2, [r7, #8]
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    if( eReturned != eResolutionFailed )
 8012210:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012214:	2b02      	cmp	r3, #2
 8012216:	d07f      	beq.n	8012318 <vProcessGeneratedUDPPacket_IPv4+0x160>
    {
        if( eReturned == eResolutionCacheHit )
 8012218:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801221c:	2b01      	cmp	r3, #1
 801221e:	d158      	bne.n	80122d2 <vProcessGeneratedUDPPacket_IPv4+0x11a>
                uint8_t ucSocketOptions;
            #endif
            iptraceSENDING_UDP_PACKET( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );

            /* Create short cuts to the data within the packet. */
            pxIPHeader = &( pxUDPPacket->xIPHeader );
 8012220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012222:	330e      	adds	r3, #14
 8012224:	627b      	str	r3, [r7, #36]	@ 0x24

            #if ( ipconfigSUPPORT_OUTGOING_PINGS == 1 )

                /* Is it possible that the packet is not actually a UDP packet
                 * after all, but an ICMP packet. */
                if( pxNetworkBuffer->usPort != ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 801222a:	2b00      	cmp	r3, #0
 801222c:	d01a      	beq.n	8012264 <vProcessGeneratedUDPPacket_IPv4+0xac>
            #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
            {
                UDPHeader_t * pxUDPHeader;

                pxUDPHeader = &( pxUDPPacket->xUDPHeader );
 801222e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012230:	3322      	adds	r3, #34	@ 0x22
 8012232:	623b      	str	r3, [r7, #32]

                pxUDPHeader->usDestinationPort = pxNetworkBuffer->usPort;
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8012238:	6a3b      	ldr	r3, [r7, #32]
 801223a:	805a      	strh	r2, [r3, #2]
                pxUDPHeader->usSourcePort = pxNetworkBuffer->usBoundPort;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 8012240:	6a3b      	ldr	r3, [r7, #32]
 8012242:	801a      	strh	r2, [r3, #0]
                pxUDPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( UDPHeader_t ) );
 8012244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012246:	b29b      	uxth	r3, r3
 8012248:	3308      	adds	r3, #8
 801224a:	b29a      	uxth	r2, r3
 801224c:	6a3b      	ldr	r3, [r7, #32]
 801224e:	809a      	strh	r2, [r3, #4]
                pxUDPHeader->usLength = FreeRTOS_htons( pxUDPHeader->usLength );
 8012250:	6a3b      	ldr	r3, [r7, #32]
 8012252:	889b      	ldrh	r3, [r3, #4]
 8012254:	b29a      	uxth	r2, r3
 8012256:	6a3b      	ldr	r3, [r7, #32]
 8012258:	809a      	strh	r2, [r3, #4]
                pxUDPHeader->usChecksum = 0U;
 801225a:	6a3b      	ldr	r3, [r7, #32]
 801225c:	2200      	movs	r2, #0
 801225e:	719a      	strb	r2, [r3, #6]
 8012260:	2200      	movs	r2, #0
 8012262:	71da      	strb	r2, [r3, #7]
            /*
             * Use helper variables for memcpy() to remain
             * compliant with MISRA Rule 21.15.  These should be
             * optimized away.
             */
            pvCopySource = ucDefaultPartUDPPacketHeader;
 8012264:	4b51      	ldr	r3, [pc, #324]	@ (80123ac <vProcessGeneratedUDPPacket_IPv4+0x1f4>)
 8012266:	61fb      	str	r3, [r7, #28]
            /* The Ethernet source address is at offset 6. */
            pvCopyDest = &pxNetworkBuffer->pucEthernetBuffer[ sizeof( MACAddress_t ) ];
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801226c:	3306      	adds	r3, #6
 801226e:	61bb      	str	r3, [r7, #24]
            ( void ) memcpy( pvCopyDest, pvCopySource, sizeof( ucDefaultPartUDPPacketHeader ) );
 8012270:	2218      	movs	r2, #24
 8012272:	69f9      	ldr	r1, [r7, #28]
 8012274:	69b8      	ldr	r0, [r7, #24]
 8012276:	f006 fad6 	bl	8018826 <memcpy>

            #if ipconfigSUPPORT_OUTGOING_PINGS == 1
                if( pxNetworkBuffer->usPort == ( uint16_t ) ipPACKET_CONTAINS_ICMP_DATA )
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 801227e:	2b00      	cmp	r3, #0
 8012280:	d109      	bne.n	8012296 <vProcessGeneratedUDPPacket_IPv4+0xde>
                {
                    pxIPHeader->ucProtocol = ipPROTOCOL_ICMP;
 8012282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012284:	2201      	movs	r2, #1
 8012286:	725a      	strb	r2, [r3, #9]
                    pxIPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( IPHeader_t ) + sizeof( ICMPHeader_t ) );
 8012288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801228a:	b29b      	uxth	r3, r3
 801228c:	331c      	adds	r3, #28
 801228e:	b29a      	uxth	r2, r3
 8012290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012292:	805a      	strh	r2, [r3, #2]
 8012294:	e005      	b.n	80122a2 <vProcessGeneratedUDPPacket_IPv4+0xea>
                }
                else
            #endif /* ipconfigSUPPORT_OUTGOING_PINGS */
            {
                pxIPHeader->usLength = ( uint16_t ) ( uxPayloadSize + sizeof( IPHeader_t ) + sizeof( UDPHeader_t ) );
 8012296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012298:	b29b      	uxth	r3, r3
 801229a:	331c      	adds	r3, #28
 801229c:	b29a      	uxth	r2, r3
 801229e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122a0:	805a      	strh	r2, [r3, #2]
            }

            pxIPHeader->usLength = FreeRTOS_htons( pxIPHeader->usLength );
 80122a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122a4:	885b      	ldrh	r3, [r3, #2]
 80122a6:	b29a      	uxth	r2, r3
 80122a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122aa:	805a      	strh	r2, [r3, #2]
            pxIPHeader->ulDestinationIPAddress = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	695a      	ldr	r2, [r3, #20]
 80122b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122b2:	611a      	str	r2, [r3, #16]

            if( pxNetworkBuffer->pxEndPoint != NULL )
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d004      	beq.n	80122c6 <vProcessGeneratedUDPPacket_IPv4+0x10e>
            {
                pxIPHeader->ulSourceIPAddress = pxNetworkBuffer->pxEndPoint->ipv4_settings.ulIPAddress;
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80122c0:	681a      	ldr	r2, [r3, #0]
 80122c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122c4:	60da      	str	r2, [r3, #12]
             * The header was never memset to zero, so set both the fragment offset and fragmentation flags in one go.
             */
            #if ( ipconfigFORCE_IP_DONT_FRAGMENT != 0 )
                pxIPHeader->usFragmentOffset = ipFRAGMENT_FLAGS_DONT_FRAGMENT;
            #else
                pxIPHeader->usFragmentOffset = 0U;
 80122c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122c8:	2200      	movs	r2, #0
 80122ca:	719a      	strb	r2, [r3, #6]
 80122cc:	2200      	movs	r2, #0
 80122ce:	71da      	strb	r2, [r3, #7]
 80122d0:	e022      	b.n	8012318 <vProcessGeneratedUDPPacket_IPv4+0x160>
                    pxUDPPacket->xUDPHeader.usChecksum = 0U;
                }
            }
            #endif /* if ( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM == 0 ) */
        }
        else if( eReturned == eResolutionCacheMiss )
 80122d2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d11b      	bne.n	8012312 <vProcessGeneratedUDPPacket_IPv4+0x15a>
        {
            /* Add an entry to the ARP table with a null hardware address.
             * This allows the ARP timer to know that an ARP reply is
             * outstanding, and perform retransmissions if necessary. */
            vARPRefreshCacheEntry( NULL, ulIPAddress, NULL );
 80122da:	68fb      	ldr	r3, [r7, #12]
 80122dc:	2200      	movs	r2, #0
 80122de:	4619      	mov	r1, r3
 80122e0:	2000      	movs	r0, #0
 80122e2:	f7f5 facd 	bl	8007880 <vARPRefreshCacheEntry>
            /* Generate an ARP for the required IP address. */
            iptracePACKET_DROPPED_TO_GENERATE_ARP( pxNetworkBuffer->xIPAddress.ulIP_IPv4 );

            /* 'ulIPAddress' might have become the address of the Gateway.
             * Find the route again. */
            pxNetworkBuffer->pxEndPoint = FreeRTOS_FindEndPointOnNetMask( ulIPAddress );
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	4618      	mov	r0, r3
 80122ea:	f7f9 feaf 	bl	800c04c <FreeRTOS_FindEndPointOnNetMask>
 80122ee:	4602      	mov	r2, r0
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	631a      	str	r2, [r3, #48]	@ 0x30

            if( pxNetworkBuffer->pxEndPoint == NULL )
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d103      	bne.n	8012304 <vProcessGeneratedUDPPacket_IPv4+0x14c>
            {
                eReturned = eResolutionFailed;
 80122fc:	2302      	movs	r3, #2
 80122fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012302:	e009      	b.n	8012318 <vProcessGeneratedUDPPacket_IPv4+0x160>
            }
            else
            {
                pxNetworkBuffer->xIPAddress.ulIP_IPv4 = ulIPAddress;
 8012304:	68fa      	ldr	r2, [r7, #12]
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	615a      	str	r2, [r3, #20]
                vARPGenerateRequestPacket( pxNetworkBuffer );
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f7f5 fe1e 	bl	8007f4c <vARPGenerateRequestPacket>
 8012310:	e002      	b.n	8012318 <vProcessGeneratedUDPPacket_IPv4+0x160>
        }
        else
        {
            /* The lookup indicated that an ARP request has already been
             * sent out for the queried IP address. */
            eReturned = eResolutionFailed;
 8012312:	2302      	movs	r3, #2
 8012314:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( eReturned != eResolutionFailed )
 8012318:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801231c:	2b02      	cmp	r3, #2
 801231e:	d03d      	beq.n	801239c <vProcessGeneratedUDPPacket_IPv4+0x1e4>
    {
        /* The network driver is responsible for freeing the network buffer
         * after the packet has been sent. */

        if( pxNetworkBuffer->pxEndPoint != NULL )
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012324:	2b00      	cmp	r3, #0
 8012326:	d035      	beq.n	8012394 <vProcessGeneratedUDPPacket_IPv4+0x1dc>
        {
            NetworkInterface_t * pxInterface = pxNetworkBuffer->pxEndPoint->pxNetworkInterface;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801232c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8012330:	617b      	str	r3, [r7, #20]
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            EthernetHeader_t * pxEthernetHeader = ( ( EthernetHeader_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012336:	613b      	str	r3, [r7, #16]
            ( void ) memcpy( pxEthernetHeader->xSourceAddress.ucBytes, pxNetworkBuffer->pxEndPoint->xMACAddress.ucBytes, ( size_t ) ipMAC_ADDRESS_LENGTH_BYTES );
 8012338:	693b      	ldr	r3, [r7, #16]
 801233a:	1d98      	adds	r0, r3, #6
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012340:	3338      	adds	r3, #56	@ 0x38
 8012342:	2206      	movs	r2, #6
 8012344:	4619      	mov	r1, r3
 8012346:	f006 fa6e 	bl	8018826 <memcpy>

            #if ( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 )
            {
                if( pxNetworkBuffer->xDataLength < ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES )
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801234e:	2b3b      	cmp	r3, #59	@ 0x3b
 8012350:	d812      	bhi.n	8012378 <vProcessGeneratedUDPPacket_IPv4+0x1c0>
                {
                    BaseType_t xIndex;

                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012356:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012358:	e008      	b.n	801236c <vProcessGeneratedUDPPacket_IPv4+0x1b4>
                    {
                        pxNetworkBuffer->pucEthernetBuffer[ xIndex ] = 0U;
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801235e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012360:	4413      	add	r3, r2
 8012362:	2200      	movs	r2, #0
 8012364:	701a      	strb	r2, [r3, #0]
                    for( xIndex = ( BaseType_t ) pxNetworkBuffer->xDataLength; xIndex < ( BaseType_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES; xIndex++ )
 8012366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012368:	3301      	adds	r3, #1
 801236a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801236c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801236e:	2b3b      	cmp	r3, #59	@ 0x3b
 8012370:	ddf3      	ble.n	801235a <vProcessGeneratedUDPPacket_IPv4+0x1a2>
                    }

                    pxNetworkBuffer->xDataLength = ( size_t ) ipconfigETHERNET_MINIMUM_PACKET_BYTES;
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	223c      	movs	r2, #60	@ 0x3c
 8012376:	629a      	str	r2, [r3, #40]	@ 0x28
                }
            }
            #endif /* if( ipconfigETHERNET_MINIMUM_PACKET_BYTES > 0 ) */
            iptraceNETWORK_INTERFACE_OUTPUT( pxNetworkBuffer->xDataLength, pxNetworkBuffer->pucEthernetBuffer );

            if( ( pxInterface != NULL ) && ( pxInterface->pfOutput != NULL ) )
 8012378:	697b      	ldr	r3, [r7, #20]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d011      	beq.n	80123a2 <vProcessGeneratedUDPPacket_IPv4+0x1ea>
 801237e:	697b      	ldr	r3, [r7, #20]
 8012380:	68db      	ldr	r3, [r3, #12]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d00d      	beq.n	80123a2 <vProcessGeneratedUDPPacket_IPv4+0x1ea>
            {
                ( void ) pxInterface->pfOutput( pxInterface, pxNetworkBuffer, pdTRUE );
 8012386:	697b      	ldr	r3, [r7, #20]
 8012388:	68db      	ldr	r3, [r3, #12]
 801238a:	2201      	movs	r2, #1
 801238c:	6879      	ldr	r1, [r7, #4]
 801238e:	6978      	ldr	r0, [r7, #20]
 8012390:	4798      	blx	r3
    {
        /* The packet can't be sent (DHCP not completed?).  Just drop the
         * packet. */
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
    }
}
 8012392:	e006      	b.n	80123a2 <vProcessGeneratedUDPPacket_IPv4+0x1ea>
            vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f000 fa41 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
}
 801239a:	e002      	b.n	80123a2 <vProcessGeneratedUDPPacket_IPv4+0x1ea>
        vReleaseNetworkBufferAndDescriptor( pxNetworkBuffer );
 801239c:	6878      	ldr	r0, [r7, #4]
 801239e:	f000 fa3d 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
}
 80123a2:	bf00      	nop
 80123a4:	3738      	adds	r7, #56	@ 0x38
 80123a6:	46bd      	mov	sp, r7
 80123a8:	bd80      	pop	{r7, pc}
 80123aa:	bf00      	nop
 80123ac:	08019a0c 	.word	0x08019a0c

080123b0 <xProcessReceivedUDPPacket_IPv4>:
 * @return pdPASS in case the UDP packet could be processed. Else pdFAIL is returned.
 */
BaseType_t xProcessReceivedUDPPacket_IPv4( NetworkBufferDescriptor_t * pxNetworkBuffer,
                                           uint16_t usPort,
                                           BaseType_t * pxIsWaitingForARPResolution )
{
 80123b0:	b590      	push	{r4, r7, lr}
 80123b2:	b09b      	sub	sp, #108	@ 0x6c
 80123b4:	af02      	add	r7, sp, #8
 80123b6:	60f8      	str	r0, [r7, #12]
 80123b8:	460b      	mov	r3, r1
 80123ba:	607a      	str	r2, [r7, #4]
 80123bc:	817b      	strh	r3, [r7, #10]
    BaseType_t xReturn = pdPASS;
 80123be:	2301      	movs	r3, #1
 80123c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    FreeRTOS_Socket_t * pxSocket;
    const UDPPacket_t * pxUDPPacket;
    const NetworkEndPoint_t * pxEndpoint;

    configASSERT( pxNetworkBuffer != NULL );
 80123c2:	68fb      	ldr	r3, [r7, #12]
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	d10d      	bne.n	80123e4 <xProcessReceivedUDPPacket_IPv4+0x34>
	__asm volatile
 80123c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123cc:	b672      	cpsid	i
 80123ce:	f383 8811 	msr	BASEPRI, r3
 80123d2:	f3bf 8f6f 	isb	sy
 80123d6:	f3bf 8f4f 	dsb	sy
 80123da:	b662      	cpsie	i
 80123dc:	647b      	str	r3, [r7, #68]	@ 0x44
}
 80123de:	bf00      	nop
 80123e0:	bf00      	nop
 80123e2:	e7fd      	b.n	80123e0 <xProcessReceivedUDPPacket_IPv4+0x30>
    configASSERT( pxNetworkBuffer->pucEthernetBuffer != NULL );
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d10d      	bne.n	8012408 <xProcessReceivedUDPPacket_IPv4+0x58>
	__asm volatile
 80123ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123f0:	b672      	cpsid	i
 80123f2:	f383 8811 	msr	BASEPRI, r3
 80123f6:	f3bf 8f6f 	isb	sy
 80123fa:	f3bf 8f4f 	dsb	sy
 80123fe:	b662      	cpsie	i
 8012400:	643b      	str	r3, [r7, #64]	@ 0x40
}
 8012402:	bf00      	nop
 8012404:	bf00      	nop
 8012406:	e7fd      	b.n	8012404 <xProcessReceivedUDPPacket_IPv4+0x54>
    /* Map the ethernet buffer to the UDPPacket_t struct for easy access to the fields. */

    /* MISRA Ref 11.3.1 [Misaligned access] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
    /* coverity[misra_c_2012_rule_11_3_violation] */
    pxUDPPacket = ( ( UDPPacket_t * ) pxNetworkBuffer->pucEthernetBuffer );
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801240c:	65bb      	str	r3, [r7, #88]	@ 0x58
    pxEndpoint = pxNetworkBuffer->pxEndPoint;
 801240e:	68fb      	ldr	r3, [r7, #12]
 8012410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012412:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Caller must check for minimum packet size. */
    pxSocket = pxUDPSocketLookup( usPort );
 8012414:	897b      	ldrh	r3, [r7, #10]
 8012416:	4618      	mov	r0, r3
 8012418:	f7fa ffe4 	bl	800d3e4 <pxUDPSocketLookup>
 801241c:	6538      	str	r0, [r7, #80]	@ 0x50

    *pxIsWaitingForARPResolution = pdFALSE;
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	2200      	movs	r2, #0
 8012422:	601a      	str	r2, [r3, #0]

    do
    {
        if( pxSocket != NULL )
 8012424:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012426:	2b00      	cmp	r3, #0
 8012428:	f000 8097 	beq.w	801255a <xProcessReceivedUDPPacket_IPv4+0x1aa>
        {
            if( ( pxEndpoint != NULL ) && ( pxEndpoint->ipv4_settings.ulIPAddress != 0U ) )
 801242c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801242e:	2b00      	cmp	r3, #0
 8012430:	d018      	beq.n	8012464 <xProcessReceivedUDPPacket_IPv4+0xb4>
 8012432:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	2b00      	cmp	r3, #0
 8012438:	d014      	beq.n	8012464 <xProcessReceivedUDPPacket_IPv4+0xb4>
            {
                if( xCheckRequiresARPResolution( pxNetworkBuffer ) == pdTRUE )
 801243a:	68f8      	ldr	r0, [r7, #12]
 801243c:	f7f5 f99a 	bl	8007774 <xCheckRequiresARPResolution>
 8012440:	4603      	mov	r3, r0
 8012442:	2b01      	cmp	r3, #1
 8012444:	d105      	bne.n	8012452 <xProcessReceivedUDPPacket_IPv4+0xa2>
                {
                    /* Mark this packet as waiting for ARP resolution. */
                    *pxIsWaitingForARPResolution = pdTRUE;
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2201      	movs	r2, #1
 801244a:	601a      	str	r2, [r3, #0]

                    /* Return a fail to show that the frame will not be processed right now. */
                    xReturn = pdFAIL;
 801244c:	2300      	movs	r3, #0
 801244e:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    break;
 8012450:	e09a      	b.n	8012588 <xProcessReceivedUDPPacket_IPv4+0x1d8>
                }
                else
                {
                    /* Update the age of this cache entry since a packet was received. */
                    vARPRefreshCacheEntryAge( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress );
 8012452:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012454:	1d9a      	adds	r2, r3, #6
 8012456:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012458:	f8d3 301a 	ldr.w	r3, [r3, #26]
 801245c:	4619      	mov	r1, r3
 801245e:	4610      	mov	r0, r2
 8012460:	f7f5 f9d8 	bl	8007814 <vARPRefreshCacheEntryAge>
            {
                /* Did the owner of this socket register a reception handler ? */
                if( ipconfigIS_VALID_PROG_ADDRESS( pxSocket->u.xUDP.pxHandleReceive ) )
                {
                    struct freertos_sockaddr xSourceAddress, destinationAddress;
                    void * pcData = &( pxNetworkBuffer->pucEthernetBuffer[ ipUDP_PAYLOAD_OFFSET_IPv4 ] );
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012468:	332a      	adds	r3, #42	@ 0x2a
 801246a:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    FOnUDPReceive_t xHandler = ( FOnUDPReceive_t ) pxSocket->u.xUDP.pxHandleReceive;
 801246c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801246e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012470:	64bb      	str	r3, [r7, #72]	@ 0x48

                    xSourceAddress.sin_port = pxNetworkBuffer->usPort;
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8012476:	857b      	strh	r3, [r7, #42]	@ 0x2a
                    xSourceAddress.sin_address.ulIP_IPv4 = pxNetworkBuffer->xIPAddress.ulIP_IPv4;
 8012478:	68fb      	ldr	r3, [r7, #12]
 801247a:	695b      	ldr	r3, [r3, #20]
 801247c:	633b      	str	r3, [r7, #48]	@ 0x30
                    xSourceAddress.sin_family = ( uint8_t ) FREERTOS_AF_INET4;
 801247e:	2302      	movs	r3, #2
 8012480:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                    xSourceAddress.sin_len = ( uint8_t ) sizeof( xSourceAddress );
 8012484:	2318      	movs	r3, #24
 8012486:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
                    destinationAddress.sin_port = usPort;
 801248a:	897b      	ldrh	r3, [r7, #10]
 801248c:	827b      	strh	r3, [r7, #18]
                    destinationAddress.sin_address.ulIP_IPv4 = pxUDPPacket->xIPHeader.ulDestinationIPAddress;
 801248e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012490:	f8d3 301e 	ldr.w	r3, [r3, #30]
 8012494:	61bb      	str	r3, [r7, #24]
                    destinationAddress.sin_family = ( uint8_t ) FREERTOS_AF_INET4;
 8012496:	2302      	movs	r3, #2
 8012498:	747b      	strb	r3, [r7, #17]
                    destinationAddress.sin_len = ( uint8_t ) sizeof( destinationAddress );
 801249a:	2318      	movs	r3, #24
 801249c:	743b      	strb	r3, [r7, #16]

                    /* The value of 'xDataLength' was proven to be at least the size of a UDP packet in prvProcessIPPacket(). */
                    if( xHandler( ( Socket_t ) pxSocket,
                                  ( void * ) pcData,
                                  ( size_t ) ( pxNetworkBuffer->xDataLength - ipUDP_PAYLOAD_OFFSET_IPv4 ),
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80124a2:	f1a3 022a 	sub.w	r2, r3, #42	@ 0x2a
                    if( xHandler( ( Socket_t ) pxSocket,
 80124a6:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80124aa:	f107 0310 	add.w	r3, r7, #16
 80124ae:	9300      	str	r3, [sp, #0]
 80124b0:	6cbc      	ldr	r4, [r7, #72]	@ 0x48
 80124b2:	460b      	mov	r3, r1
 80124b4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80124b6:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80124b8:	47a0      	blx	r4
 80124ba:	4603      	mov	r3, r0
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d001      	beq.n	80124c4 <xProcessReceivedUDPPacket_IPv4+0x114>
                                  &( xSourceAddress ),
                                  &( destinationAddress ) ) != 0 )
                    {
                        xReturn = pdFAIL; /* xHandler has consumed the data, do not add it to .xWaitingPacketsList'. */
 80124c0:	2300      	movs	r3, #0
 80124c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
            }
            #endif /* ipconfigUSE_CALLBACKS */

            #if ( ipconfigUDP_MAX_RX_PACKETS > 0U )
            {
                if( xReturn == pdPASS )
 80124c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80124c6:	2b01      	cmp	r3, #1
 80124c8:	d107      	bne.n	80124da <xProcessReceivedUDPPacket_IPv4+0x12a>
                {
                    if( listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ) >= pxSocket->u.xUDP.uxMaxPackets )
 80124ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80124ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80124d2:	429a      	cmp	r2, r3
 80124d4:	d301      	bcc.n	80124da <xProcessReceivedUDPPacket_IPv4+0x12a>
                    {
                        FreeRTOS_debug_printf( ( "xProcessReceivedUDPPacket: buffer full %ld >= %ld port %u\n",
                                                 listCURRENT_LIST_LENGTH( &( pxSocket->u.xUDP.xWaitingPacketsList ) ),
                                                 pxSocket->u.xUDP.uxMaxPackets, pxSocket->usLocalPort ) );
                        xReturn = pdFAIL; /* we did not consume or release the buffer */
 80124d6:	2300      	movs	r3, #0
 80124d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                }
            }
            #endif /* if ( ipconfigUDP_MAX_RX_PACKETS > 0U ) */

            #if ( ipconfigUSE_CALLBACKS == 1 ) || ( ipconfigUDP_MAX_RX_PACKETS > 0U )
                if( xReturn == pdPASS ) /*lint !e774: Boolean within 'if' always evaluates to True, depending on configuration. [MISRA 2012 Rule 14.3, required. */
 80124da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80124dc:	2b01      	cmp	r3, #1
 80124de:	d153      	bne.n	8012588 <xProcessReceivedUDPPacket_IPv4+0x1d8>
            #else
                /* xReturn is still pdPASS. */
            #endif
            {
                vTaskSuspendAll();
 80124e0:	f003 fe90 	bl	8016204 <vTaskSuspendAll>
                {
                    /* Add the network packet to the list of packets to be
                     * processed by the socket. */
                    vListInsertEnd( &( pxSocket->u.xUDP.xWaitingPacketsList ), &( pxNetworkBuffer->xBufferListItem ) );
 80124e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124e6:	3358      	adds	r3, #88	@ 0x58
 80124e8:	68fa      	ldr	r2, [r7, #12]
 80124ea:	4611      	mov	r1, r2
 80124ec:	4618      	mov	r0, r3
 80124ee:	f002 fc3b 	bl	8014d68 <vListInsertEnd>
                }
                ( void ) xTaskResumeAll();
 80124f2:	f003 fe95 	bl	8016220 <xTaskResumeAll>

                /* Set the socket's receive event */
                if( pxSocket->xEventGroup != NULL )
 80124f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124f8:	685b      	ldr	r3, [r3, #4]
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d005      	beq.n	801250a <xProcessReceivedUDPPacket_IPv4+0x15a>
                {
                    ( void ) xEventGroupSetBits( pxSocket->xEventGroup, ( EventBits_t ) eSOCKET_RECEIVE );
 80124fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012500:	685b      	ldr	r3, [r3, #4]
 8012502:	2101      	movs	r1, #1
 8012504:	4618      	mov	r0, r3
 8012506:	f002 fb18 	bl	8014b3a <xEventGroupSetBits>
                }

                #if ( ipconfigSUPPORT_SELECT_FUNCTION == 1 )
                {
                    if( ( pxSocket->pxSocketSet != NULL ) && ( ( pxSocket->xSelectBits & ( ( EventBits_t ) eSELECT_READ ) ) != 0U ) )
 801250a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801250c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801250e:	2b00      	cmp	r3, #0
 8012510:	d00c      	beq.n	801252c <xProcessReceivedUDPPacket_IPv4+0x17c>
 8012512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012516:	f003 0301 	and.w	r3, r3, #1
 801251a:	2b00      	cmp	r3, #0
 801251c:	d006      	beq.n	801252c <xProcessReceivedUDPPacket_IPv4+0x17c>
                    {
                        ( void ) xEventGroupSetBits( pxSocket->pxSocketSet->xSelectGroup, ( EventBits_t ) eSELECT_READ );
 801251e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	2101      	movs	r1, #1
 8012526:	4618      	mov	r0, r3
 8012528:	f002 fb07 	bl	8014b3a <xEventGroupSetBits>
                }
                #endif

                #if ( ipconfigSOCKET_HAS_USER_SEMAPHORE == 1 )
                {
                    if( pxSocket->pxUserSemaphore != NULL )
 801252c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801252e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012530:	2b00      	cmp	r3, #0
 8012532:	d006      	beq.n	8012542 <xProcessReceivedUDPPacket_IPv4+0x192>
                    {
                        ( void ) xSemaphoreGive( pxSocket->pxUserSemaphore );
 8012534:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012536:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8012538:	2300      	movs	r3, #0
 801253a:	2200      	movs	r2, #0
 801253c:	2100      	movs	r1, #0
 801253e:	f002 fe23 	bl	8015188 <xQueueGenericSend>
                }
                #endif

                #if ( ipconfigUSE_DHCP == 1 )
                {
                    if( xIsDHCPSocket( pxSocket ) != 0 )
 8012542:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8012544:	f7f5 fdba 	bl	80080bc <xIsDHCPSocket>
 8012548:	4603      	mov	r3, r0
 801254a:	2b00      	cmp	r3, #0
 801254c:	d01c      	beq.n	8012588 <xProcessReceivedUDPPacket_IPv4+0x1d8>
                    {
                        ( void ) xSendDHCPEvent( pxNetworkBuffer->pxEndPoint );
 801254e:	68fb      	ldr	r3, [r7, #12]
 8012550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012552:	4618      	mov	r0, r3
 8012554:	f7f8 fdf6 	bl	800b144 <xSendDHCPEvent>
 8012558:	e016      	b.n	8012588 <xProcessReceivedUDPPacket_IPv4+0x1d8>

                /* A DNS reply, check for the source port.  Although the DNS client
                 * does open a UDP socket to send a messages, this socket will be
                 * closed after a short timeout.  Messages that come late (after the
                 * socket is closed) will be treated here. */
                if( FreeRTOS_ntohs( pxUDPPacket->xUDPHeader.usSourcePort ) == ( uint16_t ) ipDNS_PORT )
 801255a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801255c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 801255e:	b29b      	uxth	r3, r3
 8012560:	2b35      	cmp	r3, #53	@ 0x35
 8012562:	d10f      	bne.n	8012584 <xProcessReceivedUDPPacket_IPv4+0x1d4>
                {
                    vARPRefreshCacheEntry( &( pxUDPPacket->xEthernetHeader.xSourceAddress ), pxUDPPacket->xIPHeader.ulSourceIPAddress,
 8012564:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012566:	1d98      	adds	r0, r3, #6
 8012568:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801256a:	f8d3 101a 	ldr.w	r1, [r3, #26]
 801256e:	68fb      	ldr	r3, [r7, #12]
 8012570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012572:	461a      	mov	r2, r3
 8012574:	f7f5 f984 	bl	8007880 <vARPRefreshCacheEntry>
                                           pxNetworkBuffer->pxEndPoint );
                    xReturn = ( BaseType_t ) ulDNSHandlePacket( pxNetworkBuffer );
 8012578:	68f8      	ldr	r0, [r7, #12]
 801257a:	f7f6 fe0a 	bl	8009192 <ulDNSHandlePacket>
 801257e:	4603      	mov	r3, r0
 8012580:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012582:	e001      	b.n	8012588 <xProcessReceivedUDPPacket_IPv4+0x1d8>
                    xReturn = ( BaseType_t ) ulNBNSHandlePacket( pxNetworkBuffer );
                }
                else
            #endif /* ipconfigUSE_NBNS */
            {
                xReturn = pdFAIL;
 8012584:	2300      	movs	r3, #0
 8012586:	65fb      	str	r3, [r7, #92]	@ 0x5c
            }
        }
    } while( ipFALSE_BOOL );

    return xReturn;
 8012588:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801258a:	4618      	mov	r0, r3
 801258c:	3764      	adds	r7, #100	@ 0x64
 801258e:	46bd      	mov	sp, r7
 8012590:	bd90      	pop	{r4, r7, pc}
	...

08012594 <xNetworkBuffersInitialise>:
static SemaphoreHandle_t xNetworkBufferSemaphore = NULL;

/*-----------------------------------------------------------*/

BaseType_t xNetworkBuffersInitialise( void )
{
 8012594:	b580      	push	{r7, lr}
 8012596:	b084      	sub	sp, #16
 8012598:	af00      	add	r7, sp, #0
    BaseType_t xReturn;
    uint32_t x;

    /* Only initialise the buffers and their associated kernel objects if they
     * have not been initialised before. */
    if( xNetworkBufferSemaphore == NULL )
 801259a:	4b3a      	ldr	r3, [pc, #232]	@ (8012684 <xNetworkBuffersInitialise+0xf0>)
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d161      	bne.n	8012666 <xNetworkBuffersInitialise+0xd2>
    {
        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            static StaticSemaphore_t xNetworkBufferSemaphoreBuffer;
            xNetworkBufferSemaphore = xSemaphoreCreateCountingStatic(
 80125a2:	4a39      	ldr	r2, [pc, #228]	@ (8012688 <xNetworkBuffersInitialise+0xf4>)
 80125a4:	213c      	movs	r1, #60	@ 0x3c
 80125a6:	203c      	movs	r0, #60	@ 0x3c
 80125a8:	f002 fdb1 	bl	801510e <xQueueCreateCountingSemaphoreStatic>
 80125ac:	4603      	mov	r3, r0
 80125ae:	4a35      	ldr	r2, [pc, #212]	@ (8012684 <xNetworkBuffersInitialise+0xf0>)
 80125b0:	6013      	str	r3, [r2, #0]
        {
            xNetworkBufferSemaphore = xSemaphoreCreateCounting( ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS, ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        configASSERT( xNetworkBufferSemaphore != NULL );
 80125b2:	4b34      	ldr	r3, [pc, #208]	@ (8012684 <xNetworkBuffersInitialise+0xf0>)
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d10d      	bne.n	80125d6 <xNetworkBuffersInitialise+0x42>
	__asm volatile
 80125ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125be:	b672      	cpsid	i
 80125c0:	f383 8811 	msr	BASEPRI, r3
 80125c4:	f3bf 8f6f 	isb	sy
 80125c8:	f3bf 8f4f 	dsb	sy
 80125cc:	b662      	cpsie	i
 80125ce:	607b      	str	r3, [r7, #4]
}
 80125d0:	bf00      	nop
 80125d2:	bf00      	nop
 80125d4:	e7fd      	b.n	80125d2 <xNetworkBuffersInitialise+0x3e>

        if( xNetworkBufferSemaphore != NULL )
 80125d6:	4b2b      	ldr	r3, [pc, #172]	@ (8012684 <xNetworkBuffersInitialise+0xf0>)
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d043      	beq.n	8012666 <xNetworkBuffersInitialise+0xd2>
        {
            #if ( configQUEUE_REGISTRY_SIZE > 0 )
            {
                vQueueAddToRegistry( xNetworkBufferSemaphore, "NetBufSem" );
 80125de:	4b29      	ldr	r3, [pc, #164]	@ (8012684 <xNetworkBuffersInitialise+0xf0>)
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	492a      	ldr	r1, [pc, #168]	@ (801268c <xNetworkBuffersInitialise+0xf8>)
 80125e4:	4618      	mov	r0, r3
 80125e6:	f003 fb13 	bl	8015c10 <vQueueAddToRegistry>
                vTraceSetQueueName( xNetworkEventQueue, "IPStackEvent" );
                vTraceSetQueueName( xNetworkBufferSemaphore, "NetworkBufferCount" );
            }
            #endif /*  ipconfigINCLUDE_EXAMPLE_FREERTOS_PLUS_TRACE_CALLS == 1 */

            vListInitialise( &xFreeBuffersList );
 80125ea:	4829      	ldr	r0, [pc, #164]	@ (8012690 <xNetworkBuffersInitialise+0xfc>)
 80125ec:	f002 fb8f 	bl	8014d0e <vListInitialise>

            /* Initialise all the network buffers.  No storage is allocated to
             * the buffers yet. */
            for( x = 0U; x < ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS; x++ )
 80125f0:	2300      	movs	r3, #0
 80125f2:	60bb      	str	r3, [r7, #8]
 80125f4:	e031      	b.n	801265a <xNetworkBuffersInitialise+0xc6>
            {
                /* Initialise and set the owner of the buffer list items. */
                xNetworkBufferDescriptors[ x ].pucEthernetBuffer = NULL;
 80125f6:	4927      	ldr	r1, [pc, #156]	@ (8012694 <xNetworkBuffersInitialise+0x100>)
 80125f8:	68ba      	ldr	r2, [r7, #8]
 80125fa:	4613      	mov	r3, r2
 80125fc:	00db      	lsls	r3, r3, #3
 80125fe:	1a9b      	subs	r3, r3, r2
 8012600:	00db      	lsls	r3, r3, #3
 8012602:	440b      	add	r3, r1
 8012604:	3324      	adds	r3, #36	@ 0x24
 8012606:	2200      	movs	r2, #0
 8012608:	601a      	str	r2, [r3, #0]
                vListInitialiseItem( &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
 801260a:	68ba      	ldr	r2, [r7, #8]
 801260c:	4613      	mov	r3, r2
 801260e:	00db      	lsls	r3, r3, #3
 8012610:	1a9b      	subs	r3, r3, r2
 8012612:	00db      	lsls	r3, r3, #3
 8012614:	4a1f      	ldr	r2, [pc, #124]	@ (8012694 <xNetworkBuffersInitialise+0x100>)
 8012616:	4413      	add	r3, r2
 8012618:	4618      	mov	r0, r3
 801261a:	f002 fb98 	bl	8014d4e <vListInitialiseItem>
                listSET_LIST_ITEM_OWNER( &( xNetworkBufferDescriptors[ x ].xBufferListItem ), &xNetworkBufferDescriptors[ x ] );
 801261e:	68ba      	ldr	r2, [r7, #8]
 8012620:	4613      	mov	r3, r2
 8012622:	00db      	lsls	r3, r3, #3
 8012624:	1a9b      	subs	r3, r3, r2
 8012626:	00db      	lsls	r3, r3, #3
 8012628:	4a1a      	ldr	r2, [pc, #104]	@ (8012694 <xNetworkBuffersInitialise+0x100>)
 801262a:	1899      	adds	r1, r3, r2
 801262c:	4819      	ldr	r0, [pc, #100]	@ (8012694 <xNetworkBuffersInitialise+0x100>)
 801262e:	68ba      	ldr	r2, [r7, #8]
 8012630:	4613      	mov	r3, r2
 8012632:	00db      	lsls	r3, r3, #3
 8012634:	1a9b      	subs	r3, r3, r2
 8012636:	00db      	lsls	r3, r3, #3
 8012638:	4403      	add	r3, r0
 801263a:	330c      	adds	r3, #12
 801263c:	6019      	str	r1, [r3, #0]

                /* Currently, all buffers are available for use. */
                vListInsert( &xFreeBuffersList, &( xNetworkBufferDescriptors[ x ].xBufferListItem ) );
 801263e:	68ba      	ldr	r2, [r7, #8]
 8012640:	4613      	mov	r3, r2
 8012642:	00db      	lsls	r3, r3, #3
 8012644:	1a9b      	subs	r3, r3, r2
 8012646:	00db      	lsls	r3, r3, #3
 8012648:	4a12      	ldr	r2, [pc, #72]	@ (8012694 <xNetworkBuffersInitialise+0x100>)
 801264a:	4413      	add	r3, r2
 801264c:	4619      	mov	r1, r3
 801264e:	4810      	ldr	r0, [pc, #64]	@ (8012690 <xNetworkBuffersInitialise+0xfc>)
 8012650:	f002 fbae 	bl	8014db0 <vListInsert>
            for( x = 0U; x < ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS; x++ )
 8012654:	68bb      	ldr	r3, [r7, #8]
 8012656:	3301      	adds	r3, #1
 8012658:	60bb      	str	r3, [r7, #8]
 801265a:	68bb      	ldr	r3, [r7, #8]
 801265c:	2b3b      	cmp	r3, #59	@ 0x3b
 801265e:	d9ca      	bls.n	80125f6 <xNetworkBuffersInitialise+0x62>
            }

            uxMinimumFreeNetworkBuffers = ipconfigNUM_NETWORK_BUFFER_DESCRIPTORS;
 8012660:	4b0d      	ldr	r3, [pc, #52]	@ (8012698 <xNetworkBuffersInitialise+0x104>)
 8012662:	223c      	movs	r2, #60	@ 0x3c
 8012664:	601a      	str	r2, [r3, #0]
        }
    }

    if( xNetworkBufferSemaphore == NULL )
 8012666:	4b07      	ldr	r3, [pc, #28]	@ (8012684 <xNetworkBuffersInitialise+0xf0>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	2b00      	cmp	r3, #0
 801266c:	d102      	bne.n	8012674 <xNetworkBuffersInitialise+0xe0>
    {
        xReturn = pdFAIL;
 801266e:	2300      	movs	r3, #0
 8012670:	60fb      	str	r3, [r7, #12]
 8012672:	e001      	b.n	8012678 <xNetworkBuffersInitialise+0xe4>
    }
    else
    {
        xReturn = pdPASS;
 8012674:	2301      	movs	r3, #1
 8012676:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 8012678:	68fb      	ldr	r3, [r7, #12]
}
 801267a:	4618      	mov	r0, r3
 801267c:	3710      	adds	r7, #16
 801267e:	46bd      	mov	sp, r7
 8012680:	bd80      	pop	{r7, pc}
 8012682:	bf00      	nop
 8012684:	20002508 	.word	0x20002508
 8012688:	2000250c 	.word	0x2000250c
 801268c:	080198b0 	.word	0x080198b0
 8012690:	200024f0 	.word	0x200024f0
 8012694:	2000255c 	.word	0x2000255c
 8012698:	20002504 	.word	0x20002504

0801269c <vReleaseNetworkBuffer>:
    return pucEthernetBuffer;
}
/*-----------------------------------------------------------*/

void vReleaseNetworkBuffer( uint8_t * pucEthernetBuffer )
{
 801269c:	b580      	push	{r7, lr}
 801269e:	b084      	sub	sp, #16
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	6078      	str	r0, [r7, #4]
    uint8_t * pucEthernetBufferCopy = pucEthernetBuffer;
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	60fb      	str	r3, [r7, #12]

    /* There is space before the Ethernet buffer in which a pointer to the
     * network buffer that references this Ethernet buffer is stored.  Remove the
     * space before freeing the buffer. */
    if( pucEthernetBufferCopy != NULL )
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d005      	beq.n	80126ba <vReleaseNetworkBuffer+0x1e>
    {
        /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
        /* coverity[misra_c_2012_rule_18_4_violation] */
        pucEthernetBufferCopy -= ipBUFFER_PADDING;
 80126ae:	68fb      	ldr	r3, [r7, #12]
 80126b0:	3b22      	subs	r3, #34	@ 0x22
 80126b2:	60fb      	str	r3, [r7, #12]
        vPortFree( ( void * ) pucEthernetBufferCopy );
 80126b4:	68f8      	ldr	r0, [r7, #12]
 80126b6:	f005 fd1d 	bl	80180f4 <vPortFree>
    }
}
 80126ba:	bf00      	nop
 80126bc:	3710      	adds	r7, #16
 80126be:	46bd      	mov	sp, r7
 80126c0:	bd80      	pop	{r7, pc}
	...

080126c4 <pxGetNetworkBufferWithDescriptor>:
/*-----------------------------------------------------------*/

NetworkBufferDescriptor_t * pxGetNetworkBufferWithDescriptor( size_t xRequestedSizeBytes,
                                                              TickType_t xBlockTimeTicks )
{
 80126c4:	b580      	push	{r7, lr}
 80126c6:	b08a      	sub	sp, #40	@ 0x28
 80126c8:	af00      	add	r7, sp, #0
 80126ca:	6078      	str	r0, [r7, #4]
 80126cc:	6039      	str	r1, [r7, #0]
    NetworkBufferDescriptor_t * pxReturn = NULL;
 80126ce:	2300      	movs	r3, #0
 80126d0:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t uxCount;
    size_t uxMaxAllowedBytes = ( SIZE_MAX >> 1 );
 80126d2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80126d6:	617b      	str	r3, [r7, #20]
    size_t xRequestedSizeBytesCopy = xRequestedSizeBytes;
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	623b      	str	r3, [r7, #32]
    size_t xBytesRequiredForAlignment, xAllocatedBytes;
    BaseType_t xIntegerOverflowed = pdFALSE;
 80126dc:	2300      	movs	r3, #0
 80126de:	61bb      	str	r3, [r7, #24]

    if( ( xRequestedSizeBytesCopy < ( size_t ) baMINIMAL_BUFFER_SIZE ) )
 80126e0:	6a3b      	ldr	r3, [r7, #32]
 80126e2:	2b45      	cmp	r3, #69	@ 0x45
 80126e4:	d801      	bhi.n	80126ea <pxGetNetworkBufferWithDescriptor+0x26>
    {
        /* ARP packets can replace application packets, so the storage must be
         * at least large enough to hold an ARP. */
        xRequestedSizeBytesCopy = baMINIMAL_BUFFER_SIZE;
 80126e6:	2346      	movs	r3, #70	@ 0x46
 80126e8:	623b      	str	r3, [r7, #32]
    }

    /* Add 2 bytes to xRequestedSizeBytesCopy and round up xRequestedSizeBytesCopy
     * to the nearest multiple of N bytes, where N equals 'sizeof( size_t )'. */
    if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, 2U ) == pdFAIL )
 80126ea:	6a3b      	ldr	r3, [r7, #32]
 80126ec:	f113 0f03 	cmn.w	r3, #3
 80126f0:	d803      	bhi.n	80126fa <pxGetNetworkBufferWithDescriptor+0x36>
    {
        xRequestedSizeBytesCopy += 2U;
 80126f2:	6a3b      	ldr	r3, [r7, #32]
 80126f4:	3302      	adds	r3, #2
 80126f6:	623b      	str	r3, [r7, #32]
 80126f8:	e001      	b.n	80126fe <pxGetNetworkBufferWithDescriptor+0x3a>
    }
    else
    {
        xIntegerOverflowed = pdTRUE;
 80126fa:	2301      	movs	r3, #1
 80126fc:	61bb      	str	r3, [r7, #24]
    }

    if( ( xRequestedSizeBytesCopy & baALIGNMENT_MASK ) != 0U )
 80126fe:	6a3b      	ldr	r3, [r7, #32]
 8012700:	f003 0303 	and.w	r3, r3, #3
 8012704:	2b00      	cmp	r3, #0
 8012706:	d011      	beq.n	801272c <pxGetNetworkBufferWithDescriptor+0x68>
    {
        xBytesRequiredForAlignment = baALIGNMENT_BYTES - ( xRequestedSizeBytesCopy & baALIGNMENT_MASK );
 8012708:	6a3b      	ldr	r3, [r7, #32]
 801270a:	f003 0303 	and.w	r3, r3, #3
 801270e:	f1c3 0304 	rsb	r3, r3, #4
 8012712:	613b      	str	r3, [r7, #16]

        if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, xBytesRequiredForAlignment ) == pdFAIL )
 8012714:	693b      	ldr	r3, [r7, #16]
 8012716:	43db      	mvns	r3, r3
 8012718:	6a3a      	ldr	r2, [r7, #32]
 801271a:	429a      	cmp	r2, r3
 801271c:	d804      	bhi.n	8012728 <pxGetNetworkBufferWithDescriptor+0x64>
        {
            xRequestedSizeBytesCopy += xBytesRequiredForAlignment;
 801271e:	6a3a      	ldr	r2, [r7, #32]
 8012720:	693b      	ldr	r3, [r7, #16]
 8012722:	4413      	add	r3, r2
 8012724:	623b      	str	r3, [r7, #32]
 8012726:	e001      	b.n	801272c <pxGetNetworkBufferWithDescriptor+0x68>
        }
        else
        {
            xIntegerOverflowed = pdTRUE;
 8012728:	2301      	movs	r3, #1
 801272a:	61bb      	str	r3, [r7, #24]
        }
    }

    if( baADD_WILL_OVERFLOW( xRequestedSizeBytesCopy, ipBUFFER_PADDING ) == pdFAIL )
 801272c:	6a3b      	ldr	r3, [r7, #32]
 801272e:	f113 0f23 	cmn.w	r3, #35	@ 0x23
 8012732:	d803      	bhi.n	801273c <pxGetNetworkBufferWithDescriptor+0x78>
    {
        xAllocatedBytes = xRequestedSizeBytesCopy + ipBUFFER_PADDING;
 8012734:	6a3b      	ldr	r3, [r7, #32]
 8012736:	3322      	adds	r3, #34	@ 0x22
 8012738:	61fb      	str	r3, [r7, #28]
 801273a:	e001      	b.n	8012740 <pxGetNetworkBufferWithDescriptor+0x7c>
    }
    else
    {
        xIntegerOverflowed = pdTRUE;
 801273c:	2301      	movs	r3, #1
 801273e:	61bb      	str	r3, [r7, #24]
    }

    if( ( xIntegerOverflowed == pdFALSE ) && ( xAllocatedBytes <= uxMaxAllowedBytes ) && ( xNetworkBufferSemaphore != NULL ) )
 8012740:	69bb      	ldr	r3, [r7, #24]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d15f      	bne.n	8012806 <pxGetNetworkBufferWithDescriptor+0x142>
 8012746:	69fa      	ldr	r2, [r7, #28]
 8012748:	697b      	ldr	r3, [r7, #20]
 801274a:	429a      	cmp	r2, r3
 801274c:	d85b      	bhi.n	8012806 <pxGetNetworkBufferWithDescriptor+0x142>
 801274e:	4b30      	ldr	r3, [pc, #192]	@ (8012810 <pxGetNetworkBufferWithDescriptor+0x14c>)
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d057      	beq.n	8012806 <pxGetNetworkBufferWithDescriptor+0x142>
    {
        /* If there is a semaphore available, there is a network buffer available. */
        if( xSemaphoreTake( xNetworkBufferSemaphore, xBlockTimeTicks ) == pdPASS )
 8012756:	4b2e      	ldr	r3, [pc, #184]	@ (8012810 <pxGetNetworkBufferWithDescriptor+0x14c>)
 8012758:	681b      	ldr	r3, [r3, #0]
 801275a:	6839      	ldr	r1, [r7, #0]
 801275c:	4618      	mov	r0, r3
 801275e:	f002 ffa9 	bl	80156b4 <xQueueSemaphoreTake>
 8012762:	4603      	mov	r3, r0
 8012764:	2b01      	cmp	r3, #1
 8012766:	d14e      	bne.n	8012806 <pxGetNetworkBufferWithDescriptor+0x142>
        {
            /* Protect the structure as it is accessed from tasks and interrupts. */
            taskENTER_CRITICAL();
 8012768:	f005 fac8 	bl	8017cfc <vPortEnterCritical>
            {
                pxReturn = ( NetworkBufferDescriptor_t * ) listGET_OWNER_OF_HEAD_ENTRY( &xFreeBuffersList );
 801276c:	4b29      	ldr	r3, [pc, #164]	@ (8012814 <pxGetNetworkBufferWithDescriptor+0x150>)
 801276e:	68db      	ldr	r3, [r3, #12]
 8012770:	68db      	ldr	r3, [r3, #12]
 8012772:	627b      	str	r3, [r7, #36]	@ 0x24
                ( void ) uxListRemove( &( pxReturn->xBufferListItem ) );
 8012774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012776:	4618      	mov	r0, r3
 8012778:	f002 fb53 	bl	8014e22 <uxListRemove>
            }
            taskEXIT_CRITICAL();
 801277c:	f005 faf4 	bl	8017d68 <vPortExitCritical>

            /* Reading UBaseType_t, no critical section needed. */
            uxCount = listCURRENT_LIST_LENGTH( &xFreeBuffersList );
 8012780:	4b24      	ldr	r3, [pc, #144]	@ (8012814 <pxGetNetworkBufferWithDescriptor+0x150>)
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	60fb      	str	r3, [r7, #12]

            if( uxMinimumFreeNetworkBuffers > uxCount )
 8012786:	4b24      	ldr	r3, [pc, #144]	@ (8012818 <pxGetNetworkBufferWithDescriptor+0x154>)
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	68fa      	ldr	r2, [r7, #12]
 801278c:	429a      	cmp	r2, r3
 801278e:	d202      	bcs.n	8012796 <pxGetNetworkBufferWithDescriptor+0xd2>
            {
                uxMinimumFreeNetworkBuffers = uxCount;
 8012790:	4a21      	ldr	r2, [pc, #132]	@ (8012818 <pxGetNetworkBufferWithDescriptor+0x154>)
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	6013      	str	r3, [r2, #0]
            }

            /* Allocate storage of exactly the requested size to the buffer. */
            configASSERT( pxReturn->pucEthernetBuffer == NULL );
 8012796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801279a:	2b00      	cmp	r3, #0
 801279c:	d00d      	beq.n	80127ba <pxGetNetworkBufferWithDescriptor+0xf6>
	__asm volatile
 801279e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127a2:	b672      	cpsid	i
 80127a4:	f383 8811 	msr	BASEPRI, r3
 80127a8:	f3bf 8f6f 	isb	sy
 80127ac:	f3bf 8f4f 	dsb	sy
 80127b0:	b662      	cpsie	i
 80127b2:	60bb      	str	r3, [r7, #8]
}
 80127b4:	bf00      	nop
 80127b6:	bf00      	nop
 80127b8:	e7fd      	b.n	80127b6 <pxGetNetworkBufferWithDescriptor+0xf2>

            if( xRequestedSizeBytesCopy > 0U )
 80127ba:	6a3b      	ldr	r3, [r7, #32]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d022      	beq.n	8012806 <pxGetNetworkBufferWithDescriptor+0x142>
            {
                /* Extra space is obtained so a pointer to the network buffer can
                 * be stored at the beginning of the buffer. */
                pxReturn->pucEthernetBuffer = ( uint8_t * ) pvPortMalloc( xAllocatedBytes );
 80127c0:	69f8      	ldr	r0, [r7, #28]
 80127c2:	f005 fbc9 	bl	8017f58 <pvPortMalloc>
 80127c6:	4602      	mov	r2, r0
 80127c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ca:	625a      	str	r2, [r3, #36]	@ 0x24

                if( pxReturn->pucEthernetBuffer == NULL )
 80127cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d105      	bne.n	80127e0 <pxGetNetworkBufferWithDescriptor+0x11c>
                {
                    /* The attempt to allocate storage for the buffer payload failed,
                     * so the network buffer structure cannot be used and must be
                     * released. */
                    vReleaseNetworkBufferAndDescriptor( pxReturn );
 80127d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80127d6:	f000 f821 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
                    pxReturn = NULL;
 80127da:	2300      	movs	r3, #0
 80127dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80127de:	e012      	b.n	8012806 <pxGetNetworkBufferWithDescriptor+0x142>
                     * stored pointer so the pointer value is not overwritten by the
                     * application when the buffer is used. */
                    /* MISRA Ref 11.3.1 [Misaligned access] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-113 */
                    /* coverity[misra_c_2012_rule_11_3_violation] */
                    *( ( NetworkBufferDescriptor_t ** ) ( pxReturn->pucEthernetBuffer ) ) = pxReturn;
 80127e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127e6:	601a      	str	r2, [r3, #0]

                    /* MISRA Ref 18.4.1 [Usage of +, -, += and -= operators on expression of pointer type]. */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Plus-TCP/blob/main/MISRA.md#rule-184. */
                    /* coverity[misra_c_2012_rule_18_4_violation] */
                    pxReturn->pucEthernetBuffer += ipBUFFER_PADDING;
 80127e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127ec:	f103 0222 	add.w	r2, r3, #34	@ 0x22
 80127f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127f2:	625a      	str	r2, [r3, #36]	@ 0x24

                    /* Store the actual size of the allocated buffer, which may be
                     * greater than the original requested size. */
                    pxReturn->xDataLength = xRequestedSizeBytesCopy;
 80127f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127f6:	6a3a      	ldr	r2, [r7, #32]
 80127f8:	629a      	str	r2, [r3, #40]	@ 0x28
                    pxReturn->pxInterface = NULL;
 80127fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127fc:	2200      	movs	r2, #0
 80127fe:	62da      	str	r2, [r3, #44]	@ 0x2c
                    pxReturn->pxEndPoint = NULL;
 8012800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012802:	2200      	movs	r2, #0
 8012804:	631a      	str	r2, [r3, #48]	@ 0x30
    {
        /* No action. */
        iptraceNETWORK_BUFFER_OBTAINED( pxReturn );
    }

    return pxReturn;
 8012806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8012808:	4618      	mov	r0, r3
 801280a:	3728      	adds	r7, #40	@ 0x28
 801280c:	46bd      	mov	sp, r7
 801280e:	bd80      	pop	{r7, pc}
 8012810:	20002508 	.word	0x20002508
 8012814:	200024f0 	.word	0x200024f0
 8012818:	20002504 	.word	0x20002504

0801281c <vReleaseNetworkBufferAndDescriptor>:
/*-----------------------------------------------------------*/

void vReleaseNetworkBufferAndDescriptor( NetworkBufferDescriptor_t * const pxNetworkBuffer )
{
 801281c:	b580      	push	{r7, lr}
 801281e:	b084      	sub	sp, #16
 8012820:	af00      	add	r7, sp, #0
 8012822:	6078      	str	r0, [r7, #4]
    /* Ensure the buffer is returned to the list of free buffers before the
    * counting semaphore is 'given' to say a buffer is available.  Release the
    * storage allocated to the buffer payload.  THIS FILE SHOULD NOT BE USED
    * IF THE PROJECT INCLUDES A MEMORY ALLOCATOR THAT WILL FRAGMENT THE HEAP
    * MEMORY.  For example, heap_2 must not be used, heap_4 can be used. */
    vReleaseNetworkBuffer( pxNetworkBuffer->pucEthernetBuffer );
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012828:	4618      	mov	r0, r3
 801282a:	f7ff ff37 	bl	801269c <vReleaseNetworkBuffer>
    pxNetworkBuffer->pucEthernetBuffer = NULL;
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	2200      	movs	r2, #0
 8012832:	625a      	str	r2, [r3, #36]	@ 0x24
    pxNetworkBuffer->xDataLength = 0U;
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	2200      	movs	r2, #0
 8012838:	629a      	str	r2, [r3, #40]	@ 0x28

    taskENTER_CRITICAL();
 801283a:	f005 fa5f 	bl	8017cfc <vPortEnterCritical>
    {
        xListItemAlreadyInFreeList = listIS_CONTAINED_WITHIN( &xFreeBuffersList, &( pxNetworkBuffer->xBufferListItem ) );
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	691b      	ldr	r3, [r3, #16]
 8012842:	4a0f      	ldr	r2, [pc, #60]	@ (8012880 <vReleaseNetworkBufferAndDescriptor+0x64>)
 8012844:	4293      	cmp	r3, r2
 8012846:	d101      	bne.n	801284c <vReleaseNetworkBufferAndDescriptor+0x30>
 8012848:	2301      	movs	r3, #1
 801284a:	e000      	b.n	801284e <vReleaseNetworkBufferAndDescriptor+0x32>
 801284c:	2300      	movs	r3, #0
 801284e:	60fb      	str	r3, [r7, #12]

        if( xListItemAlreadyInFreeList == pdFALSE )
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d104      	bne.n	8012860 <vReleaseNetworkBufferAndDescriptor+0x44>
        {
            vListInsertEnd( &xFreeBuffersList, &( pxNetworkBuffer->xBufferListItem ) );
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	4619      	mov	r1, r3
 801285a:	4809      	ldr	r0, [pc, #36]	@ (8012880 <vReleaseNetworkBufferAndDescriptor+0x64>)
 801285c:	f002 fa84 	bl	8014d68 <vListInsertEnd>
        }
    }
    taskEXIT_CRITICAL();
 8012860:	f005 fa82 	bl	8017d68 <vPortExitCritical>

    /*
     * Update the network state machine, unless the program fails to release its 'xNetworkBufferSemaphore'.
     * The program should only try to release its semaphore if 'xListItemAlreadyInFreeList' is false.
     */
    if( xListItemAlreadyInFreeList == pdFALSE )
 8012864:	68fb      	ldr	r3, [r7, #12]
 8012866:	2b00      	cmp	r3, #0
 8012868:	d106      	bne.n	8012878 <vReleaseNetworkBufferAndDescriptor+0x5c>
    {
        if( xSemaphoreGive( xNetworkBufferSemaphore ) == pdTRUE )
 801286a:	4b06      	ldr	r3, [pc, #24]	@ (8012884 <vReleaseNetworkBufferAndDescriptor+0x68>)
 801286c:	6818      	ldr	r0, [r3, #0]
 801286e:	2300      	movs	r3, #0
 8012870:	2200      	movs	r2, #0
 8012872:	2100      	movs	r1, #0
 8012874:	f002 fc88 	bl	8015188 <xQueueGenericSend>
    else
    {
        /* No action. */
        iptraceNETWORK_BUFFER_RELEASED( pxNetworkBuffer );
    }
}
 8012878:	bf00      	nop
 801287a:	3710      	adds	r7, #16
 801287c:	46bd      	mov	sp, r7
 801287e:	bd80      	pop	{r7, pc}
 8012880:	200024f0 	.word	0x200024f0
 8012884:	20002508 	.word	0x20002508

08012888 <uxGetNumberOfFreeNetworkBuffers>:

/*
 * Returns the number of free network buffers
 */
UBaseType_t uxGetNumberOfFreeNetworkBuffers( void )
{
 8012888:	b480      	push	{r7}
 801288a:	af00      	add	r7, sp, #0
    return listCURRENT_LIST_LENGTH( &xFreeBuffersList );
 801288c:	4b03      	ldr	r3, [pc, #12]	@ (801289c <uxGetNumberOfFreeNetworkBuffers+0x14>)
 801288e:	681b      	ldr	r3, [r3, #0]
}
 8012890:	4618      	mov	r0, r3
 8012892:	46bd      	mov	sp, r7
 8012894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012898:	4770      	bx	lr
 801289a:	bf00      	nop
 801289c:	200024f0 	.word	0x200024f0

080128a0 <uxGetMinimumFreeNetworkBuffers>:
/*-----------------------------------------------------------*/

UBaseType_t uxGetMinimumFreeNetworkBuffers( void )
{
 80128a0:	b480      	push	{r7}
 80128a2:	af00      	add	r7, sp, #0
    return uxMinimumFreeNetworkBuffers;
 80128a4:	4b03      	ldr	r3, [pc, #12]	@ (80128b4 <uxGetMinimumFreeNetworkBuffers+0x14>)
 80128a6:	681b      	ldr	r3, [r3, #0]
}
 80128a8:	4618      	mov	r0, r3
 80128aa:	46bd      	mov	sp, r7
 80128ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128b0:	4770      	bx	lr
 80128b2:	bf00      	nop
 80128b4:	20002504 	.word	0x20002504

080128b8 <xHas_1F_PHYSPCS>:
/* Send a reset command to a set of PHY-ports. */
static uint32_t xPhyReset( EthernetPhy_t * pxPhyObject,
                           uint32_t ulPhyMask );

static BaseType_t xHas_1F_PHYSPCS( uint32_t ulPhyID )
{
 80128b8:	b480      	push	{r7}
 80128ba:	b085      	sub	sp, #20
 80128bc:	af00      	add	r7, sp, #0
 80128be:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 80128c0:	2300      	movs	r3, #0
 80128c2:	60fb      	str	r3, [r7, #12]

    switch( ulPhyID )
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	4a11      	ldr	r2, [pc, #68]	@ (801290c <xHas_1F_PHYSPCS+0x54>)
 80128c8:	4293      	cmp	r3, r2
 80128ca:	d016      	beq.n	80128fa <xHas_1F_PHYSPCS+0x42>
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	4a0f      	ldr	r2, [pc, #60]	@ (801290c <xHas_1F_PHYSPCS+0x54>)
 80128d0:	4293      	cmp	r3, r2
 80128d2:	d80f      	bhi.n	80128f4 <xHas_1F_PHYSPCS+0x3c>
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	4a0e      	ldr	r2, [pc, #56]	@ (8012910 <xHas_1F_PHYSPCS+0x58>)
 80128d8:	4293      	cmp	r3, r2
 80128da:	d00e      	beq.n	80128fa <xHas_1F_PHYSPCS+0x42>
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	4a0c      	ldr	r2, [pc, #48]	@ (8012910 <xHas_1F_PHYSPCS+0x58>)
 80128e0:	4293      	cmp	r3, r2
 80128e2:	d807      	bhi.n	80128f4 <xHas_1F_PHYSPCS+0x3c>
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	4a0b      	ldr	r2, [pc, #44]	@ (8012914 <xHas_1F_PHYSPCS+0x5c>)
 80128e8:	4293      	cmp	r3, r2
 80128ea:	d006      	beq.n	80128fa <xHas_1F_PHYSPCS+0x42>
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	4a0a      	ldr	r2, [pc, #40]	@ (8012918 <xHas_1F_PHYSPCS+0x60>)
 80128f0:	4293      	cmp	r3, r2
 80128f2:	d002      	beq.n	80128fa <xHas_1F_PHYSPCS+0x42>
        case PHY_ID_KSZ8081MNXIA:

        case PHY_ID_KSZ8863:
        default:
            /* Most PHY's have a 1F_PHYSPCS */
            xResult = pdTRUE;
 80128f4:	2301      	movs	r3, #1
 80128f6:	60fb      	str	r3, [r7, #12]
            break;
 80128f8:	e000      	b.n	80128fc <xHas_1F_PHYSPCS+0x44>
        case PHY_ID_DP83848I:
        case PHY_ID_DP83TC811S:
        case PHY_ID_TM4C129X:
        case PHY_ID_MV88E6071:
            /* Has no 0x1F register "PHY Special Control Status". */
            break;
 80128fa:	bf00      	nop
    }

    return xResult;
 80128fc:	68fb      	ldr	r3, [r7, #12]
}
 80128fe:	4618      	mov	r0, r3
 8012900:	3714      	adds	r7, #20
 8012902:	46bd      	mov	sp, r7
 8012904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012908:	4770      	bx	lr
 801290a:	bf00      	nop
 801290c:	ff000710 	.word	0xff000710
 8012910:	2000a250 	.word	0x2000a250
 8012914:	20005c90 	.word	0x20005c90
 8012918:	2000a221 	.word	0x2000a221

0801291c <xHas_19_PHYCR>:
/*-----------------------------------------------------------*/

static BaseType_t xHas_19_PHYCR( uint32_t ulPhyID )
{
 801291c:	b480      	push	{r7}
 801291e:	b085      	sub	sp, #20
 8012920:	af00      	add	r7, sp, #0
 8012922:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 8012924:	2300      	movs	r3, #0
 8012926:	60fb      	str	r3, [r7, #12]

    switch( ulPhyID )
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	4a0d      	ldr	r2, [pc, #52]	@ (8012960 <xHas_19_PHYCR+0x44>)
 801292c:	4293      	cmp	r3, r2
 801292e:	d00b      	beq.n	8012948 <xHas_19_PHYCR+0x2c>
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	4a0b      	ldr	r2, [pc, #44]	@ (8012960 <xHas_19_PHYCR+0x44>)
 8012934:	4293      	cmp	r3, r2
 8012936:	d80a      	bhi.n	801294e <xHas_19_PHYCR+0x32>
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	4a0a      	ldr	r2, [pc, #40]	@ (8012964 <xHas_19_PHYCR+0x48>)
 801293c:	4293      	cmp	r3, r2
 801293e:	d003      	beq.n	8012948 <xHas_19_PHYCR+0x2c>
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	4a09      	ldr	r2, [pc, #36]	@ (8012968 <xHas_19_PHYCR+0x4c>)
 8012944:	4293      	cmp	r3, r2
 8012946:	d102      	bne.n	801294e <xHas_19_PHYCR+0x32>
    {
        case PHY_ID_LAN8742A:
        case PHY_ID_DP83848I:
        case PHY_ID_TM4C129X:
            xResult = pdTRUE;
 8012948:	2301      	movs	r3, #1
 801294a:	60fb      	str	r3, [r7, #12]
            break;
 801294c:	e000      	b.n	8012950 <xHas_19_PHYCR+0x34>

        case PHY_ID_MV88E6071: /* Marvell 88E6071 */
        default:
            /* Most PHY's do not have a 19_PHYCR */
            break;
 801294e:	bf00      	nop
    }

    return xResult;
 8012950:	68fb      	ldr	r3, [r7, #12]
}
 8012952:	4618      	mov	r0, r3
 8012954:	3714      	adds	r7, #20
 8012956:	46bd      	mov	sp, r7
 8012958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801295c:	4770      	bx	lr
 801295e:	bf00      	nop
 8012960:	2000a221 	.word	0x2000a221
 8012964:	0007c130 	.word	0x0007c130
 8012968:	20005c90 	.word	0x20005c90

0801296c <vPhyInitialise>:

/* Initialise the struct and assign a PHY-read and -write function. */
void vPhyInitialise( EthernetPhy_t * pxPhyObject,
                     xApplicationPhyReadHook_t fnPhyRead,
                     xApplicationPhyWriteHook_t fnPhyWrite )
{
 801296c:	b580      	push	{r7, lr}
 801296e:	b084      	sub	sp, #16
 8012970:	af00      	add	r7, sp, #0
 8012972:	60f8      	str	r0, [r7, #12]
 8012974:	60b9      	str	r1, [r7, #8]
 8012976:	607a      	str	r2, [r7, #4]
    memset( ( void * ) pxPhyObject, 0, sizeof( *pxPhyObject ) );
 8012978:	2240      	movs	r2, #64	@ 0x40
 801297a:	2100      	movs	r1, #0
 801297c:	68f8      	ldr	r0, [r7, #12]
 801297e:	f005 fe78 	bl	8018672 <memset>

    pxPhyObject->fnPhyRead = fnPhyRead;
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	68ba      	ldr	r2, [r7, #8]
 8012986:	601a      	str	r2, [r3, #0]
    pxPhyObject->fnPhyWrite = fnPhyWrite;
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	687a      	ldr	r2, [r7, #4]
 801298c:	605a      	str	r2, [r3, #4]
}
 801298e:	bf00      	nop
 8012990:	3710      	adds	r7, #16
 8012992:	46bd      	mov	sp, r7
 8012994:	bd80      	pop	{r7, pc}

08012996 <xPhyDiscover>:
/*-----------------------------------------------------------*/

/* Discover all PHY's connected by polling 32 indexes ( zero-based ) */
BaseType_t xPhyDiscover( EthernetPhy_t * pxPhyObject )
{
 8012996:	b580      	push	{r7, lr}
 8012998:	b086      	sub	sp, #24
 801299a:	af00      	add	r7, sp, #0
 801299c:	6078      	str	r0, [r7, #4]
    BaseType_t xPhyAddress;

    pxPhyObject->xPortCount = 0;
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	2200      	movs	r2, #0
 80129a2:	629a      	str	r2, [r3, #40]	@ 0x28

    for( xPhyAddress = phyMIN_PHY_ADDRESS; xPhyAddress <= phyMAX_PHY_ADDRESS; xPhyAddress++ )
 80129a4:	2300      	movs	r3, #0
 80129a6:	617b      	str	r3, [r7, #20]
 80129a8:	e03a      	b.n	8012a20 <xPhyDiscover+0x8a>
    {
        uint32_t ulLowerID = 0U;
 80129aa:	2300      	movs	r3, #0
 80129ac:	60fb      	str	r3, [r7, #12]

        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_03_PHYSID2, &ulLowerID );
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	f107 020c 	add.w	r2, r7, #12
 80129b6:	2103      	movs	r1, #3
 80129b8:	6978      	ldr	r0, [r7, #20]
 80129ba:	4798      	blx	r3

        /* A valid PHY id can not be all zeros or all ones. */
        if( ( ulLowerID != ( uint16_t ) ~0U ) && ( ulLowerID != ( uint16_t ) 0U ) )
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80129c2:	4293      	cmp	r3, r2
 80129c4:	d029      	beq.n	8012a1a <xPhyDiscover+0x84>
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d026      	beq.n	8012a1a <xPhyDiscover+0x84>
        {
            uint32_t ulUpperID;
            uint32_t ulPhyID;

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_02_PHYSID1, &ulUpperID );
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	f107 0208 	add.w	r2, r7, #8
 80129d4:	2102      	movs	r1, #2
 80129d6:	6978      	ldr	r0, [r7, #20]
 80129d8:	4798      	blx	r3
            ulPhyID = ( ( ( uint32_t ) ulUpperID ) << 16 ) | ( ulLowerID & 0xFFF0U );
 80129da:	68bb      	ldr	r3, [r7, #8]
 80129dc:	041a      	lsls	r2, r3, #16
 80129de:	68f9      	ldr	r1, [r7, #12]
 80129e0:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80129e4:	400b      	ands	r3, r1
 80129e6:	4313      	orrs	r3, r2
 80129e8:	613b      	str	r3, [r7, #16]

            pxPhyObject->ucPhyIndexes[ pxPhyObject->xPortCount ] = ( uint8_t ) xPhyAddress;
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129ee:	697a      	ldr	r2, [r7, #20]
 80129f0:	b2d1      	uxtb	r1, r2
 80129f2:	687a      	ldr	r2, [r7, #4]
 80129f4:	4413      	add	r3, r2
 80129f6:	460a      	mov	r2, r1
 80129f8:	761a      	strb	r2, [r3, #24]
            pxPhyObject->ulPhyIDs[ pxPhyObject->xPortCount ] = ulPhyID;
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	3202      	adds	r2, #2
 8012a02:	6939      	ldr	r1, [r7, #16]
 8012a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            pxPhyObject->xPortCount++;
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a0c:	1c5a      	adds	r2, r3, #1
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	629a      	str	r2, [r3, #40]	@ 0x28

            /* See if there is more storage space. */
            if( pxPhyObject->xPortCount == ipconfigPHY_MAX_PORTS )
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a16:	2b04      	cmp	r3, #4
 8012a18:	d005      	beq.n	8012a26 <xPhyDiscover+0x90>
    for( xPhyAddress = phyMIN_PHY_ADDRESS; xPhyAddress <= phyMAX_PHY_ADDRESS; xPhyAddress++ )
 8012a1a:	697b      	ldr	r3, [r7, #20]
 8012a1c:	3301      	adds	r3, #1
 8012a1e:	617b      	str	r3, [r7, #20]
 8012a20:	697b      	ldr	r3, [r7, #20]
 8012a22:	2b1f      	cmp	r3, #31
 8012a24:	ddc1      	ble.n	80129aa <xPhyDiscover+0x14>
    if( pxPhyObject->xPortCount > 0 )
    {
        FreeRTOS_printf( ( "PHY ID %X\n", ( unsigned int ) pxPhyObject->ulPhyIDs[ 0 ] ) );
    }

    return pxPhyObject->xPortCount;
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8012a2a:	4618      	mov	r0, r3
 8012a2c:	3718      	adds	r7, #24
 8012a2e:	46bd      	mov	sp, r7
 8012a30:	bd80      	pop	{r7, pc}

08012a32 <xPhyReset>:
/*-----------------------------------------------------------*/

/* Send a reset command to a set of PHY-ports. */
static uint32_t xPhyReset( EthernetPhy_t * pxPhyObject,
                           uint32_t ulPhyMask )
{
 8012a32:	b580      	push	{r7, lr}
 8012a34:	b08c      	sub	sp, #48	@ 0x30
 8012a36:	af00      	add	r7, sp, #0
 8012a38:	6078      	str	r0, [r7, #4]
 8012a3a:	6039      	str	r1, [r7, #0]
    TickType_t xRemainingTime;
    TimeOut_t xTimer;
    BaseType_t xPhyIndex;

    /* A bit-mask of PHY ports that are ready. */
    ulDoneMask = 0U;
 8012a3c:	2300      	movs	r3, #0
 8012a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set the RESET bits high. */
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012a40:	2300      	movs	r3, #0
 8012a42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012a44:	e017      	b.n	8012a76 <xPhyReset+0x44>
    {
        BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012a46:	687a      	ldr	r2, [r7, #4]
 8012a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a4a:	4413      	add	r3, r2
 8012a4c:	3318      	adds	r3, #24
 8012a4e:	781b      	ldrb	r3, [r3, #0]
 8012a50:	61fb      	str	r3, [r7, #28]

        /* Read Control register. */
        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	681b      	ldr	r3, [r3, #0]
 8012a56:	f107 0218 	add.w	r2, r7, #24
 8012a5a:	2100      	movs	r1, #0
 8012a5c:	69f8      	ldr	r0, [r7, #28]
 8012a5e:	4798      	blx	r3
        pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, ulConfig | phyBMCR_RESET );
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	685b      	ldr	r3, [r3, #4]
 8012a64:	69ba      	ldr	r2, [r7, #24]
 8012a66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012a6a:	2100      	movs	r1, #0
 8012a6c:	69f8      	ldr	r0, [r7, #28]
 8012a6e:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a72:	3301      	adds	r3, #1
 8012a74:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012a7c:	429a      	cmp	r2, r3
 8012a7e:	dbe2      	blt.n	8012a46 <xPhyReset+0x14>
    }

    xRemainingTime = ( TickType_t ) pdMS_TO_TICKS( phyPHY_MAX_RESET_TIME_MS );
 8012a80:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012a84:	617b      	str	r3, [r7, #20]
    vTaskSetTimeOutState( &xTimer );
 8012a86:	f107 030c 	add.w	r3, r7, #12
 8012a8a:	4618      	mov	r0, r3
 8012a8c:	f003 ff02 	bl	8016894 <vTaskSetTimeOutState>

    /* The reset should last less than a second. */
    for( ; ; )
    {
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012a90:	2300      	movs	r3, #0
 8012a92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012a94:	e01b      	b.n	8012ace <xPhyReset+0x9c>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012a96:	687a      	ldr	r2, [r7, #4]
 8012a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a9a:	4413      	add	r3, r2
 8012a9c:	3318      	adds	r3, #24
 8012a9e:	781b      	ldrb	r3, [r3, #0]
 8012aa0:	623b      	str	r3, [r7, #32]

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	f107 0218 	add.w	r2, r7, #24
 8012aaa:	2100      	movs	r1, #0
 8012aac:	6a38      	ldr	r0, [r7, #32]
 8012aae:	4798      	blx	r3

            if( ( ulConfig & phyBMCR_RESET ) == 0 )
 8012ab0:	69bb      	ldr	r3, [r7, #24]
 8012ab2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d106      	bne.n	8012ac8 <xPhyReset+0x96>
            {
                FreeRTOS_printf( ( "xPhyReset: phyBMCR_RESET %d ready\n", ( int ) xPhyIndex ) );
                ulDoneMask |= ( 1U << xPhyIndex );
 8012aba:	2201      	movs	r2, #1
 8012abc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012abe:	fa02 f303 	lsl.w	r3, r2, r3
 8012ac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012ac4:	4313      	orrs	r3, r2
 8012ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aca:	3301      	adds	r3, #1
 8012acc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ad2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012ad4:	429a      	cmp	r2, r3
 8012ad6:	dbde      	blt.n	8012a96 <xPhyReset+0x64>
            }
        }

        if( ulDoneMask == ulPhyMask )
 8012ad8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012ada:	683b      	ldr	r3, [r7, #0]
 8012adc:	429a      	cmp	r2, r3
 8012ade:	d00e      	beq.n	8012afe <xPhyReset+0xcc>
        {
            break;
        }

        if( xTaskCheckForTimeOut( &xTimer, &xRemainingTime ) != pdFALSE )
 8012ae0:	f107 0214 	add.w	r2, r7, #20
 8012ae4:	f107 030c 	add.w	r3, r7, #12
 8012ae8:	4611      	mov	r1, r2
 8012aea:	4618      	mov	r0, r3
 8012aec:	f003 ff12 	bl	8016914 <xTaskCheckForTimeOut>
 8012af0:	4603      	mov	r3, r0
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d105      	bne.n	8012b02 <xPhyReset+0xd0>
            FreeRTOS_printf( ( "xPhyReset: phyBMCR_RESET timed out ( done 0x%02X )\n", ( unsigned int ) ulDoneMask ) );
            break;
        }

        /* Block for a while */
        vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 8012af6:	2032      	movs	r0, #50	@ 0x32
 8012af8:	f003 fad8 	bl	80160ac <vTaskDelay>
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012afc:	e7c8      	b.n	8012a90 <xPhyReset+0x5e>
            break;
 8012afe:	bf00      	nop
 8012b00:	e000      	b.n	8012b04 <xPhyReset+0xd2>
            break;
 8012b02:	bf00      	nop
    }

    /* Clear the reset bits. */
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012b04:	2300      	movs	r3, #0
 8012b06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012b08:	e01e      	b.n	8012b48 <xPhyReset+0x116>
    {
        if( ( ulDoneMask & ( 1U << xPhyIndex ) ) == 0U )
 8012b0a:	2201      	movs	r2, #1
 8012b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b0e:	409a      	lsls	r2, r3
 8012b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b12:	4013      	ands	r3, r2
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d114      	bne.n	8012b42 <xPhyReset+0x110>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012b18:	687a      	ldr	r2, [r7, #4]
 8012b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b1c:	4413      	add	r3, r2
 8012b1e:	3318      	adds	r3, #24
 8012b20:	781b      	ldrb	r3, [r3, #0]
 8012b22:	627b      	str	r3, [r7, #36]	@ 0x24

            /* The reset operation timed out, clear the bit manually. */
            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	f107 0218 	add.w	r2, r7, #24
 8012b2c:	2100      	movs	r1, #0
 8012b2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012b30:	4798      	blx	r3
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, ulConfig & ~phyBMCR_RESET );
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	685b      	ldr	r3, [r3, #4]
 8012b36:	69ba      	ldr	r2, [r7, #24]
 8012b38:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8012b3c:	2100      	movs	r1, #0
 8012b3e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012b40:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b44:	3301      	adds	r3, #1
 8012b46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b4e:	429a      	cmp	r2, r3
 8012b50:	dbdb      	blt.n	8012b0a <xPhyReset+0xd8>
        }
    }

    vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 8012b52:	2032      	movs	r0, #50	@ 0x32
 8012b54:	f003 faaa 	bl	80160ac <vTaskDelay>

    return ulDoneMask;
 8012b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8012b5a:	4618      	mov	r0, r3
 8012b5c:	3730      	adds	r7, #48	@ 0x30
 8012b5e:	46bd      	mov	sp, r7
 8012b60:	bd80      	pop	{r7, pc}

08012b62 <xPhyConfigure>:
/*-----------------------------------------------------------*/

BaseType_t xPhyConfigure( EthernetPhy_t * pxPhyObject,
                          const PhyProperties_t * pxPhyProperties )
{
 8012b62:	b580      	push	{r7, lr}
 8012b64:	b088      	sub	sp, #32
 8012b66:	af00      	add	r7, sp, #0
 8012b68:	6078      	str	r0, [r7, #4]
 8012b6a:	6039      	str	r1, [r7, #0]
    uint32_t ulConfig, ulAdvertise;
    BaseType_t xPhyIndex;

    if( pxPhyObject->xPortCount < 1 )
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	dc02      	bgt.n	8012b7a <xPhyConfigure+0x18>
    {
        FreeRTOS_printf( ( "xPhyConfigure: No PHY's detected.\n" ) );
        return -1;
 8012b74:	f04f 33ff 	mov.w	r3, #4294967295
 8012b78:	e0e7      	b.n	8012d4a <xPhyConfigure+0x1e8>
    /* The expected ID for the 'LAN8742A'  is 0x0007c130. */
    /* The expected ID for the 'LAN8720'   is 0x0007c0f0. */
    /* The expected ID for the 'DP83848I'  is 0x20005C90. */

    /* Set advertise register. */
    if( ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO ) && ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO ) )
 8012b7a:	683b      	ldr	r3, [r7, #0]
 8012b7c:	781b      	ldrb	r3, [r3, #0]
 8012b7e:	2b03      	cmp	r3, #3
 8012b80:	d107      	bne.n	8012b92 <xPhyConfigure+0x30>
 8012b82:	683b      	ldr	r3, [r7, #0]
 8012b84:	789b      	ldrb	r3, [r3, #2]
 8012b86:	2b03      	cmp	r3, #3
 8012b88:	d103      	bne.n	8012b92 <xPhyConfigure+0x30>
    {
        ulAdvertise = phyADVERTISE_ALL;
 8012b8a:	f240 13e1 	movw	r3, #481	@ 0x1e1
 8012b8e:	61fb      	str	r3, [r7, #28]
 8012b90:	e044      	b.n	8012c1c <xPhyConfigure+0xba>
        /* Reset auto-negotiation capability. */
    }
    else
    {
        /* Always select protocol 802.3u. */
        ulAdvertise = phyADVERTISE_CSMA;
 8012b92:	2301      	movs	r3, #1
 8012b94:	61fb      	str	r3, [r7, #28]

        if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO )
 8012b96:	683b      	ldr	r3, [r7, #0]
 8012b98:	781b      	ldrb	r3, [r3, #0]
 8012b9a:	2b03      	cmp	r3, #3
 8012b9c:	d10d      	bne.n	8012bba <xPhyConfigure+0x58>
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8012b9e:	683b      	ldr	r3, [r7, #0]
 8012ba0:	789b      	ldrb	r3, [r3, #2]
 8012ba2:	2b02      	cmp	r3, #2
 8012ba4:	d104      	bne.n	8012bb0 <xPhyConfigure+0x4e>
            {
                ulAdvertise |= phyADVERTISE_10FULL | phyADVERTISE_100FULL;
 8012ba6:	69fb      	ldr	r3, [r7, #28]
 8012ba8:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8012bac:	61fb      	str	r3, [r7, #28]
 8012bae:	e035      	b.n	8012c1c <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_10HALF | phyADVERTISE_100HALF;
 8012bb0:	69fb      	ldr	r3, [r7, #28]
 8012bb2:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8012bb6:	61fb      	str	r3, [r7, #28]
 8012bb8:	e030      	b.n	8012c1c <xPhyConfigure+0xba>
            }
        }
        else if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO )
 8012bba:	683b      	ldr	r3, [r7, #0]
 8012bbc:	789b      	ldrb	r3, [r3, #2]
 8012bbe:	2b03      	cmp	r3, #3
 8012bc0:	d10d      	bne.n	8012bde <xPhyConfigure+0x7c>
        {
            if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_10 )
 8012bc2:	683b      	ldr	r3, [r7, #0]
 8012bc4:	781b      	ldrb	r3, [r3, #0]
 8012bc6:	2b01      	cmp	r3, #1
 8012bc8:	d104      	bne.n	8012bd4 <xPhyConfigure+0x72>
            {
                ulAdvertise |= phyADVERTISE_10FULL | phyADVERTISE_10HALF;
 8012bca:	69fb      	ldr	r3, [r7, #28]
 8012bcc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8012bd0:	61fb      	str	r3, [r7, #28]
 8012bd2:	e023      	b.n	8012c1c <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_100FULL | phyADVERTISE_100HALF;
 8012bd4:	69fb      	ldr	r3, [r7, #28]
 8012bd6:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8012bda:	61fb      	str	r3, [r7, #28]
 8012bdc:	e01e      	b.n	8012c1c <xPhyConfigure+0xba>
            }
        }
        else if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_100 )
 8012bde:	683b      	ldr	r3, [r7, #0]
 8012be0:	781b      	ldrb	r3, [r3, #0]
 8012be2:	2b02      	cmp	r3, #2
 8012be4:	d10d      	bne.n	8012c02 <xPhyConfigure+0xa0>
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8012be6:	683b      	ldr	r3, [r7, #0]
 8012be8:	789b      	ldrb	r3, [r3, #2]
 8012bea:	2b02      	cmp	r3, #2
 8012bec:	d104      	bne.n	8012bf8 <xPhyConfigure+0x96>
            {
                ulAdvertise |= phyADVERTISE_100FULL;
 8012bee:	69fb      	ldr	r3, [r7, #28]
 8012bf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012bf4:	61fb      	str	r3, [r7, #28]
 8012bf6:	e011      	b.n	8012c1c <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_100HALF;
 8012bf8:	69fb      	ldr	r3, [r7, #28]
 8012bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012bfe:	61fb      	str	r3, [r7, #28]
 8012c00:	e00c      	b.n	8012c1c <xPhyConfigure+0xba>
            }
        }
        else
        {
            if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL )
 8012c02:	683b      	ldr	r3, [r7, #0]
 8012c04:	789b      	ldrb	r3, [r3, #2]
 8012c06:	2b02      	cmp	r3, #2
 8012c08:	d104      	bne.n	8012c14 <xPhyConfigure+0xb2>
            {
                ulAdvertise |= phyADVERTISE_10FULL;
 8012c0a:	69fb      	ldr	r3, [r7, #28]
 8012c0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c10:	61fb      	str	r3, [r7, #28]
 8012c12:	e003      	b.n	8012c1c <xPhyConfigure+0xba>
            }
            else
            {
                ulAdvertise |= phyADVERTISE_10HALF;
 8012c14:	69fb      	ldr	r3, [r7, #28]
 8012c16:	f043 0320 	orr.w	r3, r3, #32
 8012c1a:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Send a reset command to a set of PHY-ports. */
    xPhyReset( pxPhyObject, xPhyGetMask( pxPhyObject ) );
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c20:	2201      	movs	r2, #1
 8012c22:	fa02 f303 	lsl.w	r3, r2, r3
 8012c26:	3b01      	subs	r3, #1
 8012c28:	4619      	mov	r1, r3
 8012c2a:	6878      	ldr	r0, [r7, #4]
 8012c2c:	f7ff ff01 	bl	8012a32 <xPhyReset>

    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012c30:	2300      	movs	r3, #0
 8012c32:	61bb      	str	r3, [r7, #24]
 8012c34:	e07a      	b.n	8012d2c <xPhyConfigure+0x1ca>
    {
        BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012c36:	687a      	ldr	r2, [r7, #4]
 8012c38:	69bb      	ldr	r3, [r7, #24]
 8012c3a:	4413      	add	r3, r2
 8012c3c:	3318      	adds	r3, #24
 8012c3e:	781b      	ldrb	r3, [r3, #0]
 8012c40:	617b      	str	r3, [r7, #20]
        uint32_t ulPhyID = pxPhyObject->ulPhyIDs[ xPhyIndex ];
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	69ba      	ldr	r2, [r7, #24]
 8012c46:	3202      	adds	r2, #2
 8012c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c4c:	613b      	str	r3, [r7, #16]

        /* Write advertise register. */
        pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_04_ADVERTISE, ulAdvertise );
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	685b      	ldr	r3, [r3, #4]
 8012c52:	69fa      	ldr	r2, [r7, #28]
 8012c54:	2104      	movs	r1, #4
 8012c56:	6978      	ldr	r0, [r7, #20]
 8012c58:	4798      	blx	r3
         *        1           1           1        10BASE-T, Half/Full-Duplex
         *                                         100BASE-TX, Half/Full-Duplex
         */

        /* Read Control register. */
        pxPhyObject->fnPhyRead( xPhyAddress, phyREG_00_BMCR, &ulConfig );
 8012c5a:	687b      	ldr	r3, [r7, #4]
 8012c5c:	681b      	ldr	r3, [r3, #0]
 8012c5e:	f107 020c 	add.w	r2, r7, #12
 8012c62:	2100      	movs	r1, #0
 8012c64:	6978      	ldr	r0, [r7, #20]
 8012c66:	4798      	blx	r3

        ulConfig &= ~( phyBMCR_SPEED_100 | phyBMCR_FULL_DUPLEX );
 8012c68:	68fb      	ldr	r3, [r7, #12]
 8012c6a:	f423 5304 	bic.w	r3, r3, #8448	@ 0x2100
 8012c6e:	60fb      	str	r3, [r7, #12]

        ulConfig |= phyBMCR_AN_ENABLE;
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8012c76:	60fb      	str	r3, [r7, #12]

        if( ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_100 ) || ( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_AUTO ) )
 8012c78:	683b      	ldr	r3, [r7, #0]
 8012c7a:	781b      	ldrb	r3, [r3, #0]
 8012c7c:	2b02      	cmp	r3, #2
 8012c7e:	d003      	beq.n	8012c88 <xPhyConfigure+0x126>
 8012c80:	683b      	ldr	r3, [r7, #0]
 8012c82:	781b      	ldrb	r3, [r3, #0]
 8012c84:	2b03      	cmp	r3, #3
 8012c86:	d104      	bne.n	8012c92 <xPhyConfigure+0x130>
        {
            ulConfig |= phyBMCR_SPEED_100;
 8012c88:	68fb      	ldr	r3, [r7, #12]
 8012c8a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012c8e:	60fb      	str	r3, [r7, #12]
 8012c90:	e007      	b.n	8012ca2 <xPhyConfigure+0x140>
        }
        else if( pxPhyProperties->ucSpeed == ( uint8_t ) PHY_SPEED_10 )
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	781b      	ldrb	r3, [r3, #0]
 8012c96:	2b01      	cmp	r3, #1
 8012c98:	d103      	bne.n	8012ca2 <xPhyConfigure+0x140>
        {
            ulConfig &= ~phyBMCR_SPEED_100;
 8012c9a:	68fb      	ldr	r3, [r7, #12]
 8012c9c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012ca0:	60fb      	str	r3, [r7, #12]
        }

        if( ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_FULL ) || ( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_AUTO ) )
 8012ca2:	683b      	ldr	r3, [r7, #0]
 8012ca4:	789b      	ldrb	r3, [r3, #2]
 8012ca6:	2b02      	cmp	r3, #2
 8012ca8:	d003      	beq.n	8012cb2 <xPhyConfigure+0x150>
 8012caa:	683b      	ldr	r3, [r7, #0]
 8012cac:	789b      	ldrb	r3, [r3, #2]
 8012cae:	2b03      	cmp	r3, #3
 8012cb0:	d104      	bne.n	8012cbc <xPhyConfigure+0x15a>
        {
            ulConfig |= phyBMCR_FULL_DUPLEX;
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012cb8:	60fb      	str	r3, [r7, #12]
 8012cba:	e007      	b.n	8012ccc <xPhyConfigure+0x16a>
        }
        else if( pxPhyProperties->ucDuplex == ( uint8_t ) PHY_DUPLEX_HALF )
 8012cbc:	683b      	ldr	r3, [r7, #0]
 8012cbe:	789b      	ldrb	r3, [r3, #2]
 8012cc0:	2b01      	cmp	r3, #1
 8012cc2:	d103      	bne.n	8012ccc <xPhyConfigure+0x16a>
        {
            ulConfig &= ~phyBMCR_FULL_DUPLEX;
 8012cc4:	68fb      	ldr	r3, [r7, #12]
 8012cc6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012cca:	60fb      	str	r3, [r7, #12]
        }

        if( xHas_19_PHYCR( ulPhyID ) )
 8012ccc:	6938      	ldr	r0, [r7, #16]
 8012cce:	f7ff fe25 	bl	801291c <xHas_19_PHYCR>
 8012cd2:	4603      	mov	r3, r0
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d026      	beq.n	8012d26 <xPhyConfigure+0x1c4>
        {
            uint32_t ulPhyControl;
            /* Read PHY Control register. */
            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_19_PHYCR, &ulPhyControl );
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	681b      	ldr	r3, [r3, #0]
 8012cdc:	f107 0208 	add.w	r2, r7, #8
 8012ce0:	2119      	movs	r1, #25
 8012ce2:	6978      	ldr	r0, [r7, #20]
 8012ce4:	4798      	blx	r3

            /* Clear bits which might get set: */
            ulPhyControl &= ~( PHYCR_MDIX_EN | PHYCR_MDIX_FORCE );
 8012ce6:	68bb      	ldr	r3, [r7, #8]
 8012ce8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8012cec:	60bb      	str	r3, [r7, #8]

            if( pxPhyProperties->ucMDI_X == PHY_MDIX_AUTO )
 8012cee:	683b      	ldr	r3, [r7, #0]
 8012cf0:	785b      	ldrb	r3, [r3, #1]
 8012cf2:	2b03      	cmp	r3, #3
 8012cf4:	d104      	bne.n	8012d00 <xPhyConfigure+0x19e>
            {
                ulPhyControl |= PHYCR_MDIX_EN;
 8012cf6:	68bb      	ldr	r3, [r7, #8]
 8012cf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012cfc:	60bb      	str	r3, [r7, #8]
 8012cfe:	e00c      	b.n	8012d1a <xPhyConfigure+0x1b8>
            }
            else if( pxPhyProperties->ucMDI_X == PHY_MDIX_CROSSED )
 8012d00:	683b      	ldr	r3, [r7, #0]
 8012d02:	785b      	ldrb	r3, [r3, #1]
 8012d04:	2b02      	cmp	r3, #2
 8012d06:	d104      	bne.n	8012d12 <xPhyConfigure+0x1b0>
            {
                /* Force direct link = Use crossed RJ45 cable. */
                ulPhyControl &= ~PHYCR_MDIX_FORCE;
 8012d08:	68bb      	ldr	r3, [r7, #8]
 8012d0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012d0e:	60bb      	str	r3, [r7, #8]
 8012d10:	e003      	b.n	8012d1a <xPhyConfigure+0x1b8>
            }
            else
            {
                /* Force crossed link = Use direct RJ45 cable. */
                ulPhyControl |= PHYCR_MDIX_FORCE;
 8012d12:	68bb      	ldr	r3, [r7, #8]
 8012d14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012d18:	60bb      	str	r3, [r7, #8]
            }

            /* update PHY Control Register. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_19_PHYCR, ulPhyControl );
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	685b      	ldr	r3, [r3, #4]
 8012d1e:	68ba      	ldr	r2, [r7, #8]
 8012d20:	2119      	movs	r1, #25
 8012d22:	6978      	ldr	r0, [r7, #20]
 8012d24:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++ )
 8012d26:	69bb      	ldr	r3, [r7, #24]
 8012d28:	3301      	adds	r3, #1
 8012d2a:	61bb      	str	r3, [r7, #24]
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d30:	69ba      	ldr	r2, [r7, #24]
 8012d32:	429a      	cmp	r2, r3
 8012d34:	f6ff af7f 	blt.w	8012c36 <xPhyConfigure+0xd4>

        FreeRTOS_printf( ( "+TCP: advertise: %04X config %04X\n", ( unsigned int ) ulAdvertise, ( unsigned int ) ulConfig ) );
    }

    /* Keep these values for later use. */
    pxPhyObject->ulBCRValue = ulConfig & ~phyBMCR_ISOLATE;
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8012d3e:	687b      	ldr	r3, [r7, #4]
 8012d40:	62da      	str	r2, [r3, #44]	@ 0x2c
    pxPhyObject->ulACRValue = ulAdvertise;
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	69fa      	ldr	r2, [r7, #28]
 8012d46:	631a      	str	r2, [r3, #48]	@ 0x30

    return 0;
 8012d48:	2300      	movs	r3, #0
}
 8012d4a:	4618      	mov	r0, r3
 8012d4c:	3720      	adds	r7, #32
 8012d4e:	46bd      	mov	sp, r7
 8012d50:	bd80      	pop	{r7, pc}
	...

08012d54 <xPhyStartAutoNegotiation>:
/* xPhyStartAutoNegotiation() is the alternative xPhyFixedValue():
 * It sets the BMCR_AN_RESTART bit and waits for the auto-negotiation completion
 * ( phyBMSR_AN_COMPLETE ). */
BaseType_t xPhyStartAutoNegotiation( EthernetPhy_t * pxPhyObject,
                                     uint32_t ulPhyMask )
{
 8012d54:	b580      	push	{r7, lr}
 8012d56:	b092      	sub	sp, #72	@ 0x48
 8012d58:	af00      	add	r7, sp, #0
 8012d5a:	6078      	str	r0, [r7, #4]
 8012d5c:	6039      	str	r1, [r7, #0]
    uint32_t xPhyIndex, ulDoneMask, ulBitMask;
    uint32_t ulRegValue;
    TickType_t xRemainingTime;
    TimeOut_t xTimer;

    if( ulPhyMask == ( uint32_t ) 0U )
 8012d5e:	683b      	ldr	r3, [r7, #0]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d101      	bne.n	8012d68 <xPhyStartAutoNegotiation+0x14>
    {
        return 0;
 8012d64:	2300      	movs	r3, #0
 8012d66:	e169      	b.n	801303c <xPhyStartAutoNegotiation+0x2e8>
    }

    for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++ )
 8012d68:	2300      	movs	r3, #0
 8012d6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8012d6c:	e020      	b.n	8012db0 <xPhyStartAutoNegotiation+0x5c>
    {
        if( ( ulPhyMask & ( 1lu << xPhyIndex ) ) != 0lu )
 8012d6e:	683a      	ldr	r2, [r7, #0]
 8012d70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012d72:	fa22 f303 	lsr.w	r3, r2, r3
 8012d76:	f003 0301 	and.w	r3, r3, #1
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d015      	beq.n	8012daa <xPhyStartAutoNegotiation+0x56>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012d7e:	687a      	ldr	r2, [r7, #4]
 8012d80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012d82:	4413      	add	r3, r2
 8012d84:	3318      	adds	r3, #24
 8012d86:	781b      	ldrb	r3, [r3, #0]
 8012d88:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Enable Auto-Negotiation. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_04_ADVERTISE, pxPhyObject->ulACRValue );
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	685b      	ldr	r3, [r3, #4]
 8012d8e:	687a      	ldr	r2, [r7, #4]
 8012d90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8012d92:	2104      	movs	r1, #4
 8012d94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012d96:	4798      	blx	r3
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, pxPhyObject->ulBCRValue | phyBMCR_AN_RESTART );
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	685b      	ldr	r3, [r3, #4]
 8012d9c:	687a      	ldr	r2, [r7, #4]
 8012d9e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8012da0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012da4:	2100      	movs	r1, #0
 8012da6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012da8:	4798      	blx	r3
    for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++ )
 8012daa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012dac:	3301      	adds	r3, #1
 8012dae:	647b      	str	r3, [r7, #68]	@ 0x44
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012db4:	461a      	mov	r2, r3
 8012db6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012db8:	4293      	cmp	r3, r2
 8012dba:	d3d8      	bcc.n	8012d6e <xPhyStartAutoNegotiation+0x1a>
        }
    }

    xRemainingTime = ( TickType_t ) pdMS_TO_TICKS( phyPHY_MAX_NEGOTIATE_TIME_MS );
 8012dbc:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8012dc0:	623b      	str	r3, [r7, #32]
    vTaskSetTimeOutState( &xTimer );
 8012dc2:	f107 0318 	add.w	r3, r7, #24
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	f003 fd64 	bl	8016894 <vTaskSetTimeOutState>
    ulDoneMask = 0;
 8012dcc:	2300      	movs	r3, #0
 8012dce:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Wait until the auto-negotiation will be completed */
    for( ; ; )
    {
        ulBitMask = ( uint32_t ) 1U;
 8012dd0:	2301      	movs	r3, #1
 8012dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c

        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8012dd4:	2300      	movs	r3, #0
 8012dd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8012dd8:	e025      	b.n	8012e26 <xPhyStartAutoNegotiation+0xd2>
        {
            if( ( ulPhyMask & ulBitMask ) != 0lu )
 8012dda:	683a      	ldr	r2, [r7, #0]
 8012ddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012dde:	4013      	ands	r3, r2
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d01a      	beq.n	8012e1a <xPhyStartAutoNegotiation+0xc6>
            {
                if( ( ulDoneMask & ulBitMask ) == 0lu )
 8012de4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012de8:	4013      	ands	r3, r2
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	d115      	bne.n	8012e1a <xPhyStartAutoNegotiation+0xc6>
                {
                    BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012dee:	687a      	ldr	r2, [r7, #4]
 8012df0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012df2:	4413      	add	r3, r2
 8012df4:	3318      	adds	r3, #24
 8012df6:	781b      	ldrb	r3, [r3, #0]
 8012df8:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulRegValue );
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	681b      	ldr	r3, [r3, #0]
 8012dfe:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8012e02:	2101      	movs	r1, #1
 8012e04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012e06:	4798      	blx	r3

                    if( ( ulRegValue & phyBMSR_AN_COMPLETE ) != 0 )
 8012e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e0a:	f003 0320 	and.w	r3, r3, #32
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d003      	beq.n	8012e1a <xPhyStartAutoNegotiation+0xc6>
                    {
                        ulDoneMask |= ulBitMask;
 8012e12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e16:	4313      	orrs	r3, r2
 8012e18:	643b      	str	r3, [r7, #64]	@ 0x40
        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8012e1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e1c:	3301      	adds	r3, #1
 8012e1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8012e20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e22:	005b      	lsls	r3, r3, #1
 8012e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012e2a:	461a      	mov	r2, r3
 8012e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e2e:	4293      	cmp	r3, r2
 8012e30:	d3d3      	bcc.n	8012dda <xPhyStartAutoNegotiation+0x86>
                    }
                }
            }
        }

        if( ulPhyMask == ulDoneMask )
 8012e32:	683a      	ldr	r2, [r7, #0]
 8012e34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e36:	429a      	cmp	r2, r3
 8012e38:	d00e      	beq.n	8012e58 <xPhyStartAutoNegotiation+0x104>
        {
            break;
        }

        if( xTaskCheckForTimeOut( &xTimer, &xRemainingTime ) != pdFALSE )
 8012e3a:	f107 0220 	add.w	r2, r7, #32
 8012e3e:	f107 0318 	add.w	r3, r7, #24
 8012e42:	4611      	mov	r1, r2
 8012e44:	4618      	mov	r0, r3
 8012e46:	f003 fd65 	bl	8016914 <xTaskCheckForTimeOut>
 8012e4a:	4603      	mov	r3, r0
 8012e4c:	2b00      	cmp	r3, #0
 8012e4e:	d105      	bne.n	8012e5c <xPhyStartAutoNegotiation+0x108>
        {
            FreeRTOS_printf( ( "xPhyStartAutoNegotiation: phyBMSR_AN_COMPLETE timed out ( done 0x%02X )\n", ( unsigned int ) ulDoneMask ) );
            break;
        }

        vTaskDelay( pdMS_TO_TICKS( phySHORT_DELAY_MS ) );
 8012e50:	2032      	movs	r0, #50	@ 0x32
 8012e52:	f003 f92b 	bl	80160ac <vTaskDelay>
        ulBitMask = ( uint32_t ) 1U;
 8012e56:	e7bb      	b.n	8012dd0 <xPhyStartAutoNegotiation+0x7c>
            break;
 8012e58:	bf00      	nop
 8012e5a:	e000      	b.n	8012e5e <xPhyStartAutoNegotiation+0x10a>
            break;
 8012e5c:	bf00      	nop
    }

    if( ulDoneMask != ( uint32_t ) 0U )
 8012e5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	f000 80ea 	beq.w	801303a <xPhyStartAutoNegotiation+0x2e6>
    {
        ulBitMask = ( uint32_t ) 1U;
 8012e66:	2301      	movs	r3, #1
 8012e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        pxPhyObject->ulLinkStatusMask &= ~( ulDoneMask );
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012e6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012e70:	43db      	mvns	r3, r3
 8012e72:	401a      	ands	r2, r3
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	635a      	str	r2, [r3, #52]	@ 0x34

        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8012e78:	2300      	movs	r3, #0
 8012e7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8012e7c:	e0d6      	b.n	801302c <xPhyStartAutoNegotiation+0x2d8>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 8012e7e:	687a      	ldr	r2, [r7, #4]
 8012e80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e82:	4413      	add	r3, r2
 8012e84:	3318      	adds	r3, #24
 8012e86:	781b      	ldrb	r3, [r3, #0]
 8012e88:	63bb      	str	r3, [r7, #56]	@ 0x38
            uint32_t ulPhyID = pxPhyObject->ulPhyIDs[ xPhyIndex ];
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012e8e:	3202      	adds	r2, #2
 8012e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e94:	637b      	str	r3, [r7, #52]	@ 0x34

            if( ( ulDoneMask & ulBitMask ) == ( uint32_t ) 0U )
 8012e96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e9a:	4013      	ands	r3, r2
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	f000 80be 	beq.w	801301e <xPhyStartAutoNegotiation+0x2ca>
            {
                continue;
            }

            /* Clear the 'phyBMCR_AN_RESTART'  bit. */
            pxPhyObject->fnPhyWrite( xPhyAddress, phyREG_00_BMCR, pxPhyObject->ulBCRValue );
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	685b      	ldr	r3, [r3, #4]
 8012ea6:	687a      	ldr	r2, [r7, #4]
 8012ea8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8012eaa:	2100      	movs	r1, #0
 8012eac:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012eae:	4798      	blx	r3

            pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulRegValue );
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8012eb8:	2101      	movs	r1, #1
 8012eba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012ebc:	4798      	blx	r3

            if( ( ulRegValue & phyBMSR_LINK_STATUS ) != 0U )
 8012ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ec0:	f003 0304 	and.w	r3, r3, #4
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d005      	beq.n	8012ed4 <xPhyStartAutoNegotiation+0x180>
            {
                pxPhyObject->ulLinkStatusMask |= ulBitMask;
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ece:	431a      	orrs	r2, r3
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	635a      	str	r2, [r3, #52]	@ 0x34
            }

            if( ulPhyID == PHY_ID_KSZ8081MNXIA )
 8012ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012ed6:	4a5b      	ldr	r2, [pc, #364]	@ (8013044 <xPhyStartAutoNegotiation+0x2f0>)
 8012ed8:	4293      	cmp	r3, r2
 8012eda:	d12f      	bne.n	8012f3c <xPhyStartAutoNegotiation+0x1e8>
            {
                uint32_t ulControlStatus;

                pxPhyObject->fnPhyRead( xPhyAddress, 0x1E, &ulControlStatus );
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	f107 0214 	add.w	r2, r7, #20
 8012ee4:	211e      	movs	r1, #30
 8012ee6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012ee8:	4798      	blx	r3

                switch( ulControlStatus & 0x07 )
 8012eea:	697b      	ldr	r3, [r7, #20]
 8012eec:	f003 0307 	and.w	r3, r3, #7
 8012ef0:	3b01      	subs	r3, #1
 8012ef2:	2b05      	cmp	r3, #5
 8012ef4:	d813      	bhi.n	8012f1e <xPhyStartAutoNegotiation+0x1ca>
 8012ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8012efc <xPhyStartAutoNegotiation+0x1a8>)
 8012ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012efc:	08012f15 	.word	0x08012f15
 8012f00:	08012f1f 	.word	0x08012f1f
 8012f04:	08012f1f 	.word	0x08012f1f
 8012f08:	08012f1f 	.word	0x08012f1f
 8012f0c:	08012f15 	.word	0x08012f15
 8012f10:	08012f1f 	.word	0x08012f1f
                    case 0x01:
                    case 0x05:
/*	[001] = 10BASE-T half-duplex */
/*	[101] = 10BASE-T full-duplex */
                        /* 10 Mbps. */
                        ulRegValue |= phyPHYSTS_SPEED_STATUS;
 8012f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f16:	f043 0302 	orr.w	r3, r3, #2
 8012f1a:	627b      	str	r3, [r7, #36]	@ 0x24
                        break;
 8012f1c:	bf00      	nop
/*	[010] = 100BASE-TX half-duplex */
/*	[110] = 100BASE-TX full-duplex */
                        break;
                }

                switch( ulControlStatus & 0x07 )
 8012f1e:	697b      	ldr	r3, [r7, #20]
 8012f20:	f003 0307 	and.w	r3, r3, #7
 8012f24:	2b02      	cmp	r3, #2
 8012f26:	d801      	bhi.n	8012f2c <xPhyStartAutoNegotiation+0x1d8>
 8012f28:	2b00      	cmp	r3, #0

                    case 0x01:
                    case 0x02:
/*	[001] = 10BASE-T half-duplex */
/*	[010] = 100BASE-TX half-duplex */
                        break;
 8012f2a:	e05b      	b.n	8012fe4 <xPhyStartAutoNegotiation+0x290>
 8012f2c:	3b05      	subs	r3, #5
                switch( ulControlStatus & 0x07 )
 8012f2e:	2b01      	cmp	r3, #1
 8012f30:	d858      	bhi.n	8012fe4 <xPhyStartAutoNegotiation+0x290>
                        ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 8012f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f34:	f043 0304 	orr.w	r3, r3, #4
 8012f38:	627b      	str	r3, [r7, #36]	@ 0x24
                        break;
 8012f3a:	e053      	b.n	8012fe4 <xPhyStartAutoNegotiation+0x290>
                }
            }
            else if( ulPhyID == PHY_ID_KSZ8795 )
 8012f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012f3e:	4a42      	ldr	r2, [pc, #264]	@ (8013048 <xPhyStartAutoNegotiation+0x2f4>)
 8012f40:	4293      	cmp	r3, r2
 8012f42:	d126      	bne.n	8012f92 <xPhyStartAutoNegotiation+0x23e>
                 *     010 = 10BASE-T half-duplex
                 *     101 = 10BASE-T full-duplex
                 *     011 = 100BASE-TX half-duplex
                 *     110 = 100BASE-TX full-duplex
                 */
                uint32_t ulControlStatus = 0u;
 8012f44:	2300      	movs	r3, #0
 8012f46:	613b      	str	r3, [r7, #16]
                uint32_t ulPortOperationMode = 0u;
 8012f48:	2300      	movs	r3, #0
 8012f4a:	633b      	str	r3, [r7, #48]	@ 0x30
                pxPhyObject->fnPhyRead( xPhyAddress, phyREG_1F_PHYSPCS, &ulControlStatus );
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	681b      	ldr	r3, [r3, #0]
 8012f50:	f107 0210 	add.w	r2, r7, #16
 8012f54:	211f      	movs	r1, #31
 8012f56:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012f58:	4798      	blx	r3
                ulPortOperationMode = ( ulControlStatus >> 8u ) & 0x07u;
 8012f5a:	693b      	ldr	r3, [r7, #16]
 8012f5c:	0a1b      	lsrs	r3, r3, #8
 8012f5e:	f003 0307 	and.w	r3, r3, #7
 8012f62:	633b      	str	r3, [r7, #48]	@ 0x30

                ulRegValue = 0;
 8012f64:	2300      	movs	r3, #0
 8012f66:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Detect 10baseT operation */
                if( ( 0x02u == ulPortOperationMode ) || ( 0x05u == ulPortOperationMode ) )
 8012f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f6a:	2b02      	cmp	r3, #2
 8012f6c:	d002      	beq.n	8012f74 <xPhyStartAutoNegotiation+0x220>
 8012f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f70:	2b05      	cmp	r3, #5
 8012f72:	d103      	bne.n	8012f7c <xPhyStartAutoNegotiation+0x228>
                {
                    ulRegValue |= phyPHYSTS_SPEED_STATUS;
 8012f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f76:	f043 0302 	orr.w	r3, r3, #2
 8012f7a:	627b      	str	r3, [r7, #36]	@ 0x24
                }

                /* Detect full duplex operation */
                if( ( 0x05u == ulPortOperationMode ) || ( 0x06u == ulPortOperationMode ) )
 8012f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f7e:	2b05      	cmp	r3, #5
 8012f80:	d002      	beq.n	8012f88 <xPhyStartAutoNegotiation+0x234>
 8012f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012f84:	2b06      	cmp	r3, #6
 8012f86:	d12d      	bne.n	8012fe4 <xPhyStartAutoNegotiation+0x290>
                {
                    ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 8012f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f8a:	f043 0304 	orr.w	r3, r3, #4
 8012f8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012f90:	e028      	b.n	8012fe4 <xPhyStartAutoNegotiation+0x290>
                }
            }
            else if( xHas_1F_PHYSPCS( ulPhyID ) )
 8012f92:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8012f94:	f7ff fc90 	bl	80128b8 <xHas_1F_PHYSPCS>
 8012f98:	4603      	mov	r3, r0
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d01b      	beq.n	8012fd6 <xPhyStartAutoNegotiation+0x282>
            {
                /* 31 RW PHY Special Control Status */
                uint32_t ulControlStatus;

                pxPhyObject->fnPhyRead( xPhyAddress, phyREG_1F_PHYSPCS, &ulControlStatus );
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	681b      	ldr	r3, [r3, #0]
 8012fa2:	f107 020c 	add.w	r2, r7, #12
 8012fa6:	211f      	movs	r1, #31
 8012fa8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012faa:	4798      	blx	r3
                ulRegValue = 0;
 8012fac:	2300      	movs	r3, #0
 8012fae:	627b      	str	r3, [r7, #36]	@ 0x24

                if( ( ulControlStatus & phyPHYSPCS_FULL_DUPLEX ) != 0 )
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	f003 0310 	and.w	r3, r3, #16
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d003      	beq.n	8012fc2 <xPhyStartAutoNegotiation+0x26e>
                {
                    ulRegValue |= phyPHYSTS_DUPLEX_STATUS;
 8012fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fbc:	f043 0304 	orr.w	r3, r3, #4
 8012fc0:	627b      	str	r3, [r7, #36]	@ 0x24
                }

                if( ( ulControlStatus & phyPHYSPCS_SPEED_MASK ) == phyPHYSPCS_SPEED_10 )
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	f003 030c 	and.w	r3, r3, #12
 8012fc8:	2b04      	cmp	r3, #4
 8012fca:	d10b      	bne.n	8012fe4 <xPhyStartAutoNegotiation+0x290>
                {
                    ulRegValue |= phyPHYSTS_SPEED_STATUS;
 8012fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fce:	f043 0302 	orr.w	r3, r3, #2
 8012fd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8012fd4:	e006      	b.n	8012fe4 <xPhyStartAutoNegotiation+0x290>
                }
            }
            else
            {
                /* Read the result of the auto-negotiation. */
                pxPhyObject->fnPhyRead( xPhyAddress, PHYREG_10_PHYSTS, &ulRegValue );
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8012fde:	2110      	movs	r1, #16
 8012fe0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012fe2:	4798      	blx	r3
                               ( unsigned int ) ulRegValue,
                               ( ulRegValue & phyPHYSTS_DUPLEX_STATUS ) ? "full" : "half",
                               ( ulRegValue & phyPHYSTS_SPEED_STATUS ) ? 10 : 100,
                               ( ( pxPhyObject->ulLinkStatusMask & ulBitMask ) != 0U ) ? "high" : "low" ) );

            if( ( ulRegValue & phyPHYSTS_DUPLEX_STATUS ) != ( uint32_t ) 0U )
 8012fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fe6:	f003 0304 	and.w	r3, r3, #4
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d004      	beq.n	8012ff8 <xPhyStartAutoNegotiation+0x2a4>
            {
                pxPhyObject->xPhyProperties.ucDuplex = PHY_DUPLEX_FULL;
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	2202      	movs	r2, #2
 8012ff2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012ff6:	e003      	b.n	8013000 <xPhyStartAutoNegotiation+0x2ac>
            }
            else
            {
                pxPhyObject->xPhyProperties.ucDuplex = PHY_DUPLEX_HALF;
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	2201      	movs	r2, #1
 8012ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
            }

            if( ( ulRegValue & phyPHYSTS_SPEED_STATUS ) != 0 )
 8013000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013002:	f003 0302 	and.w	r3, r3, #2
 8013006:	2b00      	cmp	r3, #0
 8013008:	d004      	beq.n	8013014 <xPhyStartAutoNegotiation+0x2c0>
            {
                pxPhyObject->xPhyProperties.ucSpeed = PHY_SPEED_10;
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	2201      	movs	r2, #1
 801300e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8013012:	e005      	b.n	8013020 <xPhyStartAutoNegotiation+0x2cc>
            }
            else
            {
                pxPhyObject->xPhyProperties.ucSpeed = PHY_SPEED_100;
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	2202      	movs	r2, #2
 8013018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 801301c:	e000      	b.n	8013020 <xPhyStartAutoNegotiation+0x2cc>
                continue;
 801301e:	bf00      	nop
        for( xPhyIndex = 0; xPhyIndex < ( uint32_t ) pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8013020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013022:	3301      	adds	r3, #1
 8013024:	647b      	str	r3, [r7, #68]	@ 0x44
 8013026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013028:	005b      	lsls	r3, r3, #1
 801302a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013030:	461a      	mov	r2, r3
 8013032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013034:	4293      	cmp	r3, r2
 8013036:	f4ff af22 	bcc.w	8012e7e <xPhyStartAutoNegotiation+0x12a>
            }
        }
    } /* if( ulDoneMask != ( uint32_t) 0U ) */

    return 0;
 801303a:	2300      	movs	r3, #0
}
 801303c:	4618      	mov	r0, r3
 801303e:	3748      	adds	r7, #72	@ 0x48
 8013040:	46bd      	mov	sp, r7
 8013042:	bd80      	pop	{r7, pc}
 8013044:	00221560 	.word	0x00221560
 8013048:	00221550 	.word	0x00221550

0801304c <xPhyCheckLinkStatus>:
/*-----------------------------------------------------------*/

BaseType_t xPhyCheckLinkStatus( EthernetPhy_t * pxPhyObject,
                                BaseType_t xHadReception )
{
 801304c:	b580      	push	{r7, lr}
 801304e:	b088      	sub	sp, #32
 8013050:	af00      	add	r7, sp, #0
 8013052:	6078      	str	r0, [r7, #4]
 8013054:	6039      	str	r1, [r7, #0]
    uint32_t ulStatus, ulBitMask = 1U;
 8013056:	2301      	movs	r3, #1
 8013058:	61fb      	str	r3, [r7, #28]
    BaseType_t xPhyIndex;
    BaseType_t xNeedCheck = pdFALSE;
 801305a:	2300      	movs	r3, #0
 801305c:	617b      	str	r3, [r7, #20]

    if( xHadReception > 0 )
 801305e:	683b      	ldr	r3, [r7, #0]
 8013060:	2b00      	cmp	r3, #0
 8013062:	dd25      	ble.n	80130b0 <xPhyCheckLinkStatus+0x64>
    {
        /* A packet was received. No need to check for the PHY status now,
         * but set a timer to check it later on. */
        vTaskSetTimeOutState( &( pxPhyObject->xLinkStatusTimer ) );
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	331c      	adds	r3, #28
 8013068:	4618      	mov	r0, r3
 801306a:	f003 fc13 	bl	8016894 <vTaskSetTimeOutState>
        pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_HIGH_CHECK_TIME_MS );
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8013074:	625a      	str	r2, [r3, #36]	@ 0x24

        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8013076:	2300      	movs	r3, #0
 8013078:	61bb      	str	r3, [r7, #24]
 801307a:	e013      	b.n	80130a4 <xPhyCheckLinkStatus+0x58>
        {
            if( ( pxPhyObject->ulLinkStatusMask & ulBitMask ) == 0UL )
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013080:	69fb      	ldr	r3, [r7, #28]
 8013082:	4013      	ands	r3, r2
 8013084:	2b00      	cmp	r3, #0
 8013086:	d107      	bne.n	8013098 <xPhyCheckLinkStatus+0x4c>
            {
                pxPhyObject->ulLinkStatusMask |= ulBitMask;
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801308c:	69fb      	ldr	r3, [r7, #28]
 801308e:	431a      	orrs	r2, r3
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	635a      	str	r2, [r3, #52]	@ 0x34
                FreeRTOS_printf( ( "xPhyCheckLinkStatus: PHY LS now %02X\n", ( unsigned int ) pxPhyObject->ulLinkStatusMask ) );
                xNeedCheck = pdTRUE;
 8013094:	2301      	movs	r3, #1
 8013096:	617b      	str	r3, [r7, #20]
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8013098:	69bb      	ldr	r3, [r7, #24]
 801309a:	3301      	adds	r3, #1
 801309c:	61bb      	str	r3, [r7, #24]
 801309e:	69fb      	ldr	r3, [r7, #28]
 80130a0:	005b      	lsls	r3, r3, #1
 80130a2:	61fb      	str	r3, [r7, #28]
 80130a4:	687b      	ldr	r3, [r7, #4]
 80130a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80130a8:	69ba      	ldr	r2, [r7, #24]
 80130aa:	429a      	cmp	r2, r3
 80130ac:	dbe6      	blt.n	801307c <xPhyCheckLinkStatus+0x30>
 80130ae:	e068      	b.n	8013182 <xPhyCheckLinkStatus+0x136>
            }
        }
    }
    else if( xTaskCheckForTimeOut( &( pxPhyObject->xLinkStatusTimer ), &( pxPhyObject->xLinkStatusRemaining ) ) != pdFALSE )
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	f103 021c 	add.w	r2, r3, #28
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	3324      	adds	r3, #36	@ 0x24
 80130ba:	4619      	mov	r1, r3
 80130bc:	4610      	mov	r0, r2
 80130be:	f003 fc29 	bl	8016914 <xTaskCheckForTimeOut>
 80130c2:	4603      	mov	r3, r0
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d05c      	beq.n	8013182 <xPhyCheckLinkStatus+0x136>
    {
        /* Frequent checking the PHY Link Status can affect for the performance of Ethernet controller.
         * As long as packets are received, no polling is needed.
         * Otherwise, polling will be done when the 'xLinkStatusTimer' expires. */
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 80130c8:	2300      	movs	r3, #0
 80130ca:	61bb      	str	r3, [r7, #24]
 80130cc:	e03f      	b.n	801314e <xPhyCheckLinkStatus+0x102>
        {
            BaseType_t xPhyAddress = pxPhyObject->ucPhyIndexes[ xPhyIndex ];
 80130ce:	687a      	ldr	r2, [r7, #4]
 80130d0:	69bb      	ldr	r3, [r7, #24]
 80130d2:	4413      	add	r3, r2
 80130d4:	3318      	adds	r3, #24
 80130d6:	781b      	ldrb	r3, [r3, #0]
 80130d8:	613b      	str	r3, [r7, #16]

            if( pxPhyObject->fnPhyRead( xPhyAddress, phyREG_01_BMSR, &ulStatus ) == 0 )
 80130da:	687b      	ldr	r3, [r7, #4]
 80130dc:	681b      	ldr	r3, [r3, #0]
 80130de:	f107 020c 	add.w	r2, r7, #12
 80130e2:	2101      	movs	r1, #1
 80130e4:	6938      	ldr	r0, [r7, #16]
 80130e6:	4798      	blx	r3
 80130e8:	4603      	mov	r3, r0
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d129      	bne.n	8013142 <xPhyCheckLinkStatus+0xf6>
            {
                if( !!( pxPhyObject->ulLinkStatusMask & ulBitMask ) != !!( ulStatus & phyBMSR_LINK_STATUS ) )
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80130f2:	69fb      	ldr	r3, [r7, #28]
 80130f4:	4013      	ands	r3, r2
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	bf14      	ite	ne
 80130fa:	2301      	movne	r3, #1
 80130fc:	2300      	moveq	r3, #0
 80130fe:	b2da      	uxtb	r2, r3
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	f003 0304 	and.w	r3, r3, #4
 8013106:	2b00      	cmp	r3, #0
 8013108:	bf14      	ite	ne
 801310a:	2301      	movne	r3, #1
 801310c:	2300      	moveq	r3, #0
 801310e:	b2db      	uxtb	r3, r3
 8013110:	4053      	eors	r3, r2
 8013112:	b2db      	uxtb	r3, r3
 8013114:	2b00      	cmp	r3, #0
 8013116:	d014      	beq.n	8013142 <xPhyCheckLinkStatus+0xf6>
                {
                    if( ( ulStatus & phyBMSR_LINK_STATUS ) != 0 )
 8013118:	68fb      	ldr	r3, [r7, #12]
 801311a:	f003 0304 	and.w	r3, r3, #4
 801311e:	2b00      	cmp	r3, #0
 8013120:	d006      	beq.n	8013130 <xPhyCheckLinkStatus+0xe4>
                    {
                        pxPhyObject->ulLinkStatusMask |= ulBitMask;
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013126:	69fb      	ldr	r3, [r7, #28]
 8013128:	431a      	orrs	r2, r3
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	635a      	str	r2, [r3, #52]	@ 0x34
 801312e:	e006      	b.n	801313e <xPhyCheckLinkStatus+0xf2>
                    }
                    else
                    {
                        pxPhyObject->ulLinkStatusMask &= ~( ulBitMask );
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013134:	69fb      	ldr	r3, [r7, #28]
 8013136:	43db      	mvns	r3, r3
 8013138:	401a      	ands	r2, r3
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	635a      	str	r2, [r3, #52]	@ 0x34
                    }

                    FreeRTOS_printf( ( "xPhyCheckLinkStatus: PHY LS now %02X\n", ( unsigned int ) pxPhyObject->ulLinkStatusMask ) );
                    xNeedCheck = pdTRUE;
 801313e:	2301      	movs	r3, #1
 8013140:	617b      	str	r3, [r7, #20]
        for( xPhyIndex = 0; xPhyIndex < pxPhyObject->xPortCount; xPhyIndex++, ulBitMask <<= 1 )
 8013142:	69bb      	ldr	r3, [r7, #24]
 8013144:	3301      	adds	r3, #1
 8013146:	61bb      	str	r3, [r7, #24]
 8013148:	69fb      	ldr	r3, [r7, #28]
 801314a:	005b      	lsls	r3, r3, #1
 801314c:	61fb      	str	r3, [r7, #28]
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013152:	69ba      	ldr	r2, [r7, #24]
 8013154:	429a      	cmp	r2, r3
 8013156:	dbba      	blt.n	80130ce <xPhyCheckLinkStatus+0x82>
                }
            }
        }

        vTaskSetTimeOutState( &( pxPhyObject->xLinkStatusTimer ) );
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	331c      	adds	r3, #28
 801315c:	4618      	mov	r0, r3
 801315e:	f003 fb99 	bl	8016894 <vTaskSetTimeOutState>

        if( ( pxPhyObject->ulLinkStatusMask & ( ulBitMask >> 1 ) ) != 0 )
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013166:	69fb      	ldr	r3, [r7, #28]
 8013168:	085b      	lsrs	r3, r3, #1
 801316a:	4013      	ands	r3, r2
 801316c:	2b00      	cmp	r3, #0
 801316e:	d004      	beq.n	801317a <xPhyCheckLinkStatus+0x12e>
        {
            /* The link status is high, so don't poll the PHY too often. */
            pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_HIGH_CHECK_TIME_MS );
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8013176:	625a      	str	r2, [r3, #36]	@ 0x24
 8013178:	e003      	b.n	8013182 <xPhyCheckLinkStatus+0x136>
        }
        else
        {
            /* The link status is low, polling may be done more frequently. */
            pxPhyObject->xLinkStatusRemaining = pdMS_TO_TICKS( ipconfigPHY_LS_LOW_CHECK_TIME_MS );
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013180:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    }

    return xNeedCheck;
 8013182:	697b      	ldr	r3, [r7, #20]
}
 8013184:	4618      	mov	r0, r3
 8013186:	3720      	adds	r7, #32
 8013188:	46bd      	mov	sp, r7
 801318a:	bd80      	pop	{r7, pc}

0801318c <__NVIC_GetEnableIRQ>:
{
 801318c:	b480      	push	{r7}
 801318e:	b083      	sub	sp, #12
 8013190:	af00      	add	r7, sp, #0
 8013192:	4603      	mov	r3, r0
 8013194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801319a:	2b00      	cmp	r3, #0
 801319c:	db0d      	blt.n	80131ba <__NVIC_GetEnableIRQ+0x2e>
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 801319e:	4a0a      	ldr	r2, [pc, #40]	@ (80131c8 <__NVIC_GetEnableIRQ+0x3c>)
 80131a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80131a4:	095b      	lsrs	r3, r3, #5
 80131a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80131aa:	79fb      	ldrb	r3, [r7, #7]
 80131ac:	f003 031f 	and.w	r3, r3, #31
 80131b0:	fa22 f303 	lsr.w	r3, r2, r3
 80131b4:	f003 0301 	and.w	r3, r3, #1
 80131b8:	e000      	b.n	80131bc <__NVIC_GetEnableIRQ+0x30>
    return(0U);
 80131ba:	2300      	movs	r3, #0
}
 80131bc:	4618      	mov	r0, r3
 80131be:	370c      	adds	r7, #12
 80131c0:	46bd      	mov	sp, r7
 80131c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131c6:	4770      	bx	lr
 80131c8:	e000e100 	.word	0xe000e100

080131cc <__NVIC_SetPriority>:
{
 80131cc:	b480      	push	{r7}
 80131ce:	b083      	sub	sp, #12
 80131d0:	af00      	add	r7, sp, #0
 80131d2:	4603      	mov	r3, r0
 80131d4:	6039      	str	r1, [r7, #0]
 80131d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80131d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80131dc:	2b00      	cmp	r3, #0
 80131de:	db0a      	blt.n	80131f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80131e0:	683b      	ldr	r3, [r7, #0]
 80131e2:	b2da      	uxtb	r2, r3
 80131e4:	490c      	ldr	r1, [pc, #48]	@ (8013218 <__NVIC_SetPriority+0x4c>)
 80131e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80131ea:	0112      	lsls	r2, r2, #4
 80131ec:	b2d2      	uxtb	r2, r2
 80131ee:	440b      	add	r3, r1
 80131f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80131f4:	e00a      	b.n	801320c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80131f6:	683b      	ldr	r3, [r7, #0]
 80131f8:	b2da      	uxtb	r2, r3
 80131fa:	4908      	ldr	r1, [pc, #32]	@ (801321c <__NVIC_SetPriority+0x50>)
 80131fc:	79fb      	ldrb	r3, [r7, #7]
 80131fe:	f003 030f 	and.w	r3, r3, #15
 8013202:	3b04      	subs	r3, #4
 8013204:	0112      	lsls	r2, r2, #4
 8013206:	b2d2      	uxtb	r2, r2
 8013208:	440b      	add	r3, r1
 801320a:	761a      	strb	r2, [r3, #24]
}
 801320c:	bf00      	nop
 801320e:	370c      	adds	r7, #12
 8013210:	46bd      	mov	sp, r7
 8013212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013216:	4770      	bx	lr
 8013218:	e000e100 	.word	0xe000e100
 801321c:	e000ed00 	.word	0xe000ed00

08013220 <__NVIC_GetPriority>:
{
 8013220:	b480      	push	{r7}
 8013222:	b083      	sub	sp, #12
 8013224:	af00      	add	r7, sp, #0
 8013226:	4603      	mov	r3, r0
 8013228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801322a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801322e:	2b00      	cmp	r3, #0
 8013230:	db09      	blt.n	8013246 <__NVIC_GetPriority+0x26>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
 8013232:	4a0d      	ldr	r2, [pc, #52]	@ (8013268 <__NVIC_GetPriority+0x48>)
 8013234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013238:	4413      	add	r3, r2
 801323a:	f893 3300 	ldrb.w	r3, [r3, #768]	@ 0x300
 801323e:	b2db      	uxtb	r3, r3
 8013240:	091b      	lsrs	r3, r3, #4
 8013242:	b2db      	uxtb	r3, r3
 8013244:	e009      	b.n	801325a <__NVIC_GetPriority+0x3a>
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 8013246:	4a09      	ldr	r2, [pc, #36]	@ (801326c <__NVIC_GetPriority+0x4c>)
 8013248:	79fb      	ldrb	r3, [r7, #7]
 801324a:	f003 030f 	and.w	r3, r3, #15
 801324e:	3b04      	subs	r3, #4
 8013250:	4413      	add	r3, r2
 8013252:	7e1b      	ldrb	r3, [r3, #24]
 8013254:	b2db      	uxtb	r3, r3
 8013256:	091b      	lsrs	r3, r3, #4
 8013258:	b2db      	uxtb	r3, r3
}
 801325a:	4618      	mov	r0, r3
 801325c:	370c      	adds	r7, #12
 801325e:	46bd      	mov	sp, r7
 8013260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013264:	4770      	bx	lr
 8013266:	bf00      	nop
 8013268:	e000e100 	.word	0xe000e100
 801326c:	e000ed00 	.word	0xe000ed00

08013270 <prvPhyReadReg>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyReadReg( BaseType_t xAddress,
                                 BaseType_t xRegister,
                                 uint32_t * pulValue )
{
 8013270:	b580      	push	{r7, lr}
 8013272:	b086      	sub	sp, #24
 8013274:	af00      	add	r7, sp, #0
 8013276:	60f8      	str	r0, [r7, #12]
 8013278:	60b9      	str	r1, [r7, #8]
 801327a:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = 0;
 801327c:	2300      	movs	r3, #0
 801327e:	617b      	str	r3, [r7, #20]

    if( HAL_ETH_ReadPHYRegister( &xEthHandle, ( uint32_t ) xAddress, ( uint32_t ) xRegister, pulValue ) != HAL_OK )
 8013280:	68f9      	ldr	r1, [r7, #12]
 8013282:	68ba      	ldr	r2, [r7, #8]
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	4807      	ldr	r0, [pc, #28]	@ (80132a4 <prvPhyReadReg+0x34>)
 8013288:	f7ef fd14 	bl	8002cb4 <HAL_ETH_ReadPHYRegister>
 801328c:	4603      	mov	r3, r0
 801328e:	2b00      	cmp	r3, #0
 8013290:	d002      	beq.n	8013298 <prvPhyReadReg+0x28>
    {
        xResult = -1;
 8013292:	f04f 33ff 	mov.w	r3, #4294967295
 8013296:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8013298:	697b      	ldr	r3, [r7, #20]
}
 801329a:	4618      	mov	r0, r3
 801329c:	3718      	adds	r7, #24
 801329e:	46bd      	mov	sp, r7
 80132a0:	bd80      	pop	{r7, pc}
 80132a2:	bf00      	nop
 80132a4:	2000327c 	.word	0x2000327c

080132a8 <prvPhyWriteReg>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyWriteReg( BaseType_t xAddress,
                                  BaseType_t xRegister,
                                  uint32_t ulValue )
{
 80132a8:	b580      	push	{r7, lr}
 80132aa:	b086      	sub	sp, #24
 80132ac:	af00      	add	r7, sp, #0
 80132ae:	60f8      	str	r0, [r7, #12]
 80132b0:	60b9      	str	r1, [r7, #8]
 80132b2:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = 0;
 80132b4:	2300      	movs	r3, #0
 80132b6:	617b      	str	r3, [r7, #20]

    if( HAL_ETH_WritePHYRegister( &xEthHandle, ( uint32_t ) xAddress, ( uint32_t ) xRegister, ulValue ) != HAL_OK )
 80132b8:	68f9      	ldr	r1, [r7, #12]
 80132ba:	68ba      	ldr	r2, [r7, #8]
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	4807      	ldr	r0, [pc, #28]	@ (80132dc <prvPhyWriteReg+0x34>)
 80132c0:	f7ef fd43 	bl	8002d4a <HAL_ETH_WritePHYRegister>
 80132c4:	4603      	mov	r3, r0
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d002      	beq.n	80132d0 <prvPhyWriteReg+0x28>
    {
        xResult = -1;
 80132ca:	f04f 33ff 	mov.w	r3, #4294967295
 80132ce:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 80132d0:	697b      	ldr	r3, [r7, #20]
}
 80132d2:	4618      	mov	r0, r3
 80132d4:	3718      	adds	r7, #24
 80132d6:	46bd      	mov	sp, r7
 80132d8:	bd80      	pop	{r7, pc}
 80132da:	bf00      	nop
 80132dc:	2000327c 	.word	0x2000327c

080132e0 <prvGetPhyLinkStatus>:
/*                      Network Interface Access Hooks                       */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvGetPhyLinkStatus( NetworkInterface_t * pxInterface )
{
 80132e0:	b480      	push	{r7}
 80132e2:	b085      	sub	sp, #20
 80132e4:	af00      	add	r7, sp, #0
 80132e6:	6078      	str	r0, [r7, #4]
    ( void ) pxInterface;

    BaseType_t xReturn = pdFALSE;
 80132e8:	2300      	movs	r3, #0
 80132ea:	60fb      	str	r3, [r7, #12]

    /* const EMACData_t xEMACData = *( ( EMACData_t * ) pxInterface->pvArgument ); */

    if( xPhyObject.ulLinkStatusMask != 0U )
 80132ec:	4b06      	ldr	r3, [pc, #24]	@ (8013308 <prvGetPhyLinkStatus+0x28>)
 80132ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d001      	beq.n	80132f8 <prvGetPhyLinkStatus+0x18>
    {
        xReturn = pdTRUE;
 80132f4:	2301      	movs	r3, #1
 80132f6:	60fb      	str	r3, [r7, #12]
    }

    return xReturn;
 80132f8:	68fb      	ldr	r3, [r7, #12]
}
 80132fa:	4618      	mov	r0, r3
 80132fc:	3714      	adds	r7, #20
 80132fe:	46bd      	mov	sp, r7
 8013300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013304:	4770      	bx	lr
 8013306:	bf00      	nop
 8013308:	2000332c 	.word	0x2000332c

0801330c <prvNetworkInterfaceInitialise>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceInitialise( NetworkInterface_t * pxInterface )
{
 801330c:	b580      	push	{r7, lr}
 801330e:	b086      	sub	sp, #24
 8013310:	af00      	add	r7, sp, #0
 8013312:	6078      	str	r0, [r7, #4]
    BaseType_t xInitResult = pdFAIL;
 8013314:	2300      	movs	r3, #0
 8013316:	617b      	str	r3, [r7, #20]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8013318:	4b39      	ldr	r3, [pc, #228]	@ (8013400 <prvNetworkInterfaceInitialise+0xf4>)
 801331a:	613b      	str	r3, [r7, #16]
    EthernetPhy_t * pxPhyObject = &xPhyObject;
 801331c:	4b39      	ldr	r3, [pc, #228]	@ (8013404 <prvNetworkInterfaceInitialise+0xf8>)
 801331e:	60fb      	str	r3, [r7, #12]

    switch( xMacInitStatus )
 8013320:	4b39      	ldr	r3, [pc, #228]	@ (8013408 <prvNetworkInterfaceInitialise+0xfc>)
 8013322:	781b      	ldrb	r3, [r3, #0]
 8013324:	2b05      	cmp	r3, #5
 8013326:	d80f      	bhi.n	8013348 <prvNetworkInterfaceInitialise+0x3c>
 8013328:	a201      	add	r2, pc, #4	@ (adr r2, 8013330 <prvNetworkInterfaceInitialise+0x24>)
 801332a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801332e:	bf00      	nop
 8013330:	08013365 	.word	0x08013365
 8013334:	08013379 	.word	0x08013379
 8013338:	0801338b 	.word	0x0801338b
 801333c:	080133a1 	.word	0x080133a1
 8013340:	080133b3 	.word	0x080133b3
 8013344:	080133cf 	.word	0x080133cf
	__asm volatile
 8013348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801334c:	b672      	cpsid	i
 801334e:	f383 8811 	msr	BASEPRI, r3
 8013352:	f3bf 8f6f 	isb	sy
 8013356:	f3bf 8f4f 	dsb	sy
 801335a:	b662      	cpsie	i
 801335c:	60bb      	str	r3, [r7, #8]
}
 801335e:	bf00      	nop
    {
        default:
            configASSERT( pdFALSE );
 8013360:	bf00      	nop
 8013362:	e7fd      	b.n	8013360 <prvNetworkInterfaceInitialise+0x54>
            break;

        case eMacEthInit:

            if( prvEthConfigInit( pxEthHandle, pxInterface ) == pdFALSE )
 8013364:	6879      	ldr	r1, [r7, #4]
 8013366:	6938      	ldr	r0, [r7, #16]
 8013368:	f000 fb02 	bl	8013970 <prvEthConfigInit>
 801336c:	4603      	mov	r3, r0
 801336e:	2b00      	cmp	r3, #0
 8013370:	d036      	beq.n	80133e0 <prvNetworkInterfaceInitialise+0xd4>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacEthInit failed\n" ) );
                break;
            }

            xMacInitStatus = eMacPhyInit;
 8013372:	4b25      	ldr	r3, [pc, #148]	@ (8013408 <prvNetworkInterfaceInitialise+0xfc>)
 8013374:	2201      	movs	r2, #1
 8013376:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacPhyInit:

            if( prvPhyInit( pxPhyObject ) == pdFALSE )
 8013378:	68f8      	ldr	r0, [r7, #12]
 801337a:	f000 fc49 	bl	8013c10 <prvPhyInit>
 801337e:	4603      	mov	r3, r0
 8013380:	2b00      	cmp	r3, #0
 8013382:	d02f      	beq.n	80133e4 <prvNetworkInterfaceInitialise+0xd8>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacPhyInit failed\n" ) );
                break;
            }

            xMacInitStatus = eMacPhyStart;
 8013384:	4b20      	ldr	r3, [pc, #128]	@ (8013408 <prvNetworkInterfaceInitialise+0xfc>)
 8013386:	2202      	movs	r2, #2
 8013388:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacPhyStart:

            if( prvPhyStart( pxEthHandle, pxInterface, pxPhyObject ) == pdFALSE )
 801338a:	68fa      	ldr	r2, [r7, #12]
 801338c:	6879      	ldr	r1, [r7, #4]
 801338e:	6938      	ldr	r0, [r7, #16]
 8013390:	f000 fc5a 	bl	8013c48 <prvPhyStart>
 8013394:	4603      	mov	r3, r0
 8013396:	2b00      	cmp	r3, #0
 8013398:	d026      	beq.n	80133e8 <prvNetworkInterfaceInitialise+0xdc>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacPhyStart failed\n" ) );
                break;
            }

            xMacInitStatus = eMacTaskStart;
 801339a:	4b1b      	ldr	r3, [pc, #108]	@ (8013408 <prvNetworkInterfaceInitialise+0xfc>)
 801339c:	2203      	movs	r2, #3
 801339e:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacTaskStart:

            if( prvEMACTaskStart( pxInterface ) == pdFALSE )
 80133a0:	6878      	ldr	r0, [r7, #4]
 80133a2:	f000 fa5b 	bl	801385c <prvEMACTaskStart>
 80133a6:	4603      	mov	r3, r0
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d01f      	beq.n	80133ec <prvNetworkInterfaceInitialise+0xe0>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacTaskStart failed\n" ) );
                break;
            }

            xMacInitStatus = eMacEthStart;
 80133ac:	4b16      	ldr	r3, [pc, #88]	@ (8013408 <prvNetworkInterfaceInitialise+0xfc>)
 80133ae:	2204      	movs	r2, #4
 80133b0:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacEthStart:

            if( pxEthHandle->gState != HAL_ETH_STATE_STARTED )
 80133b2:	693b      	ldr	r3, [r7, #16]
 80133b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80133b8:	2b40      	cmp	r3, #64	@ 0x40
 80133ba:	d005      	beq.n	80133c8 <prvNetworkInterfaceInitialise+0xbc>
            {
                if( HAL_ETH_Start_IT( pxEthHandle ) != HAL_OK )
 80133bc:	6938      	ldr	r0, [r7, #16]
 80133be:	f7ef f8ad 	bl	800251c <HAL_ETH_Start_IT>
 80133c2:	4603      	mov	r3, r0
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d113      	bne.n	80133f0 <prvNetworkInterfaceInitialise+0xe4>
                    FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacEthStart failed\n" ) );
                    break;
                }
            }

            xMacInitStatus = eMacInitComplete;
 80133c8:	4b0f      	ldr	r3, [pc, #60]	@ (8013408 <prvNetworkInterfaceInitialise+0xfc>)
 80133ca:	2205      	movs	r2, #5
 80133cc:	701a      	strb	r2, [r3, #0]
        /* fallthrough */

        case eMacInitComplete:

            if( prvGetPhyLinkStatus( pxInterface ) != pdTRUE )
 80133ce:	6878      	ldr	r0, [r7, #4]
 80133d0:	f7ff ff86 	bl	80132e0 <prvGetPhyLinkStatus>
 80133d4:	4603      	mov	r3, r0
 80133d6:	2b01      	cmp	r3, #1
 80133d8:	d10c      	bne.n	80133f4 <prvNetworkInterfaceInitialise+0xe8>
            {
                FreeRTOS_debug_printf( ( "prvNetworkInterfaceInitialise: eMacInitComplete failed\n" ) );
                break;
            }

            xInitResult = pdPASS;
 80133da:	2301      	movs	r3, #1
 80133dc:	617b      	str	r3, [r7, #20]
 80133de:	e00a      	b.n	80133f6 <prvNetworkInterfaceInitialise+0xea>
                break;
 80133e0:	bf00      	nop
 80133e2:	e008      	b.n	80133f6 <prvNetworkInterfaceInitialise+0xea>
                break;
 80133e4:	bf00      	nop
 80133e6:	e006      	b.n	80133f6 <prvNetworkInterfaceInitialise+0xea>
                break;
 80133e8:	bf00      	nop
 80133ea:	e004      	b.n	80133f6 <prvNetworkInterfaceInitialise+0xea>
                break;
 80133ec:	bf00      	nop
 80133ee:	e002      	b.n	80133f6 <prvNetworkInterfaceInitialise+0xea>
                    break;
 80133f0:	bf00      	nop
 80133f2:	e000      	b.n	80133f6 <prvNetworkInterfaceInitialise+0xea>
                break;
 80133f4:	bf00      	nop
    }

    return xInitResult;
 80133f6:	697b      	ldr	r3, [r7, #20]
}
 80133f8:	4618      	mov	r0, r3
 80133fa:	3718      	adds	r7, #24
 80133fc:	46bd      	mov	sp, r7
 80133fe:	bd80      	pop	{r7, pc}
 8013400:	2000327c 	.word	0x2000327c
 8013404:	2000332c 	.word	0x2000332c
 8013408:	2000337c 	.word	0x2000337c

0801340c <prvNetworkInterfaceOutput>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceOutput( NetworkInterface_t * pxInterface,
                                             NetworkBufferDescriptor_t * const pxDescriptor,
                                             BaseType_t xReleaseAfterSend )
{
 801340c:	b580      	push	{r7, lr}
 801340e:	b09e      	sub	sp, #120	@ 0x78
 8013410:	af00      	add	r7, sp, #0
 8013412:	60f8      	str	r0, [r7, #12]
 8013414:	60b9      	str	r1, [r7, #8]
 8013416:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = pdFAIL;
 8013418:	2300      	movs	r3, #0
 801341a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Zero-Copy Only */
    configASSERT( xReleaseAfterSend == pdTRUE );
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	2b01      	cmp	r3, #1
 8013420:	d00d      	beq.n	801343e <prvNetworkInterfaceOutput+0x32>
	__asm volatile
 8013422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013426:	b672      	cpsid	i
 8013428:	f383 8811 	msr	BASEPRI, r3
 801342c:	f3bf 8f6f 	isb	sy
 8013430:	f3bf 8f4f 	dsb	sy
 8013434:	b662      	cpsie	i
 8013436:	663b      	str	r3, [r7, #96]	@ 0x60
}
 8013438:	bf00      	nop
 801343a:	bf00      	nop
 801343c:	e7fd      	b.n	801343a <prvNetworkInterfaceOutput+0x2e>

    do
    {
        ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 801343e:	4b66      	ldr	r3, [pc, #408]	@ (80135d8 <prvNetworkInterfaceOutput+0x1cc>)
 8013440:	673b      	str	r3, [r7, #112]	@ 0x70

        if( ( pxDescriptor == NULL ) || ( pxDescriptor->pucEthernetBuffer == NULL ) || ( pxDescriptor->xDataLength > niEMAC_DATA_BUFFER_SIZE ) )
 8013442:	68bb      	ldr	r3, [r7, #8]
 8013444:	2b00      	cmp	r3, #0
 8013446:	f000 80b5 	beq.w	80135b4 <prvNetworkInterfaceOutput+0x1a8>
 801344a:	68bb      	ldr	r3, [r7, #8]
 801344c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801344e:	2b00      	cmp	r3, #0
 8013450:	f000 80b0 	beq.w	80135b4 <prvNetworkInterfaceOutput+0x1a8>
 8013454:	68bb      	ldr	r3, [r7, #8]
 8013456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013458:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 801345c:	f200 80aa 	bhi.w	80135b4 <prvNetworkInterfaceOutput+0x1a8>
            /* TODO: if xDataLength is greater than niEMAC_DATA_BUFFER_SIZE, you can link buffers */
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Invalid Descriptor\n" ) );
            break;
        }

        if( prvGetPhyLinkStatus( pxInterface ) == pdFALSE )
 8013460:	68f8      	ldr	r0, [r7, #12]
 8013462:	f7ff ff3d 	bl	80132e0 <prvGetPhyLinkStatus>
 8013466:	4603      	mov	r3, r0
 8013468:	2b00      	cmp	r3, #0
 801346a:	f000 80a5 	beq.w	80135b8 <prvNetworkInterfaceOutput+0x1ac>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Link Down\n" ) );
            break;
        }

        if( ( xMacInitStatus != eMacInitComplete ) || ( pxEthHandle->gState != HAL_ETH_STATE_STARTED ) )
 801346e:	4b5b      	ldr	r3, [pc, #364]	@ (80135dc <prvNetworkInterfaceOutput+0x1d0>)
 8013470:	781b      	ldrb	r3, [r3, #0]
 8013472:	2b05      	cmp	r3, #5
 8013474:	f040 80a2 	bne.w	80135bc <prvNetworkInterfaceOutput+0x1b0>
 8013478:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801347a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801347e:	2b40      	cmp	r3, #64	@ 0x40
 8013480:	f040 809c 	bne.w	80135bc <prvNetworkInterfaceOutput+0x1b0>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Interface Not Started\n" ) );
            break;
        }

        ETH_TxPacketConfigTypeDef xTxConfig =
 8013484:	f107 0314 	add.w	r3, r7, #20
 8013488:	2238      	movs	r2, #56	@ 0x38
 801348a:	2100      	movs	r1, #0
 801348c:	4618      	mov	r0, r3
 801348e:	f005 f8f0 	bl	8018672 <memset>
 8013492:	2320      	movs	r3, #32
 8013494:	617b      	str	r3, [r7, #20]
            .CRCPadCtrl = ETH_CRC_PAD_INSERT,
            .Attributes = ETH_TX_PACKETS_FEATURES_CRCPAD,
        };

        #if ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM )
            xTxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8013496:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
 801349a:	62bb      	str	r3, [r7, #40]	@ 0x28
            xTxConfig.Attributes |= ETH_TX_PACKETS_FEATURES_CSUM;
 801349c:	697b      	ldr	r3, [r7, #20]
 801349e:	f043 0301 	orr.w	r3, r3, #1
 80134a2:	617b      	str	r3, [r7, #20]
        #else
            xTxConfig.ChecksumCtrl = ETH_CHECKSUM_DISABLE;
        #endif

        const EthernetHeader_t * const pxEthHeader = ( const EthernetHeader_t * const ) pxDescriptor->pucEthernetBuffer;
 80134a4:	68bb      	ldr	r3, [r7, #8]
 80134a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134a8:	66fb      	str	r3, [r7, #108]	@ 0x6c

        if( pxEthHeader->usFrameType == ipIPv4_FRAME_TYPE )
 80134aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80134ac:	899b      	ldrh	r3, [r3, #12]
 80134ae:	b29b      	uxth	r3, r3
 80134b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80134b4:	d110      	bne.n	80134d8 <prvNetworkInterfaceOutput+0xcc>
        {
            #if ipconfigIS_ENABLED( ipconfigUSE_IPv4 )
                const IPPacket_t * const pxIPPacket = ( const IPPacket_t * const ) pxDescriptor->pucEthernetBuffer;
 80134b6:	68bb      	ldr	r3, [r7, #8]
 80134b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134ba:	66bb      	str	r3, [r7, #104]	@ 0x68

                if( pxIPPacket->xIPHeader.ucProtocol == ipPROTOCOL_ICMP )
 80134bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80134be:	7ddb      	ldrb	r3, [r3, #23]
 80134c0:	2b01      	cmp	r3, #1
 80134c2:	d109      	bne.n	80134d8 <prvNetworkInterfaceOutput+0xcc>
                {
                    #if ipconfigIS_ENABLED( ipconfigREPLY_TO_INCOMING_PINGS ) || ipconfigIS_ENABLED( ipconfigSUPPORT_OUTGOING_PINGS )
                        ICMPPacket_t * const pxICMPPacket = ( ICMPPacket_t * const ) pxDescriptor->pucEthernetBuffer;
 80134c4:	68bb      	ldr	r3, [r7, #8]
 80134c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134c8:	667b      	str	r3, [r7, #100]	@ 0x64
                        #if ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM )
                            pxICMPPacket->xICMPHeader.usChecksum = 0U;
 80134ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80134cc:	2200      	movs	r2, #0
 80134ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80134d2:	2200      	movs	r2, #0
 80134d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
            #endif /* if ipconfigIS_ENABLED( ipconfigUSE_IPv4 ) */
        }

        ETH_BufferTypeDef xTxBuffer =
        {
            .buffer = pxDescriptor->pucEthernetBuffer,
 80134d8:	68bb      	ldr	r3, [r7, #8]
 80134da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        ETH_BufferTypeDef xTxBuffer =
 80134dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
            .len    = pxDescriptor->xDataLength,
 80134de:	68bb      	ldr	r3, [r7, #8]
 80134e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        ETH_BufferTypeDef xTxBuffer =
 80134e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80134e4:	2300      	movs	r3, #0
 80134e6:	657b      	str	r3, [r7, #84]	@ 0x54
            .next   = NULL
        };

        xTxConfig.pData = pxDescriptor;
 80134e8:	68bb      	ldr	r3, [r7, #8]
 80134ea:	64bb      	str	r3, [r7, #72]	@ 0x48
        xTxConfig.TxBuffer = &xTxBuffer;
 80134ec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80134f0:	61fb      	str	r3, [r7, #28]
        xTxConfig.Length = xTxBuffer.len;
 80134f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80134f4:	61bb      	str	r3, [r7, #24]
        /* if( xQueueSendToBack( xTxQueue, pxDescriptor, 0 ) != pdPASS )
         * {
         *  xReleaseAfterSend = pdFALSE;
         * } */

        if( xSemaphoreTake( xTxDescSem, pdMS_TO_TICKS( niEMAC_DESCRIPTOR_WAIT_TIME_MS ) ) == pdFALSE )
 80134f6:	4b3a      	ldr	r3, [pc, #232]	@ (80135e0 <prvNetworkInterfaceOutput+0x1d4>)
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	2114      	movs	r1, #20
 80134fc:	4618      	mov	r0, r3
 80134fe:	f002 f8d9 	bl	80156b4 <xQueueSemaphoreTake>
 8013502:	4603      	mov	r3, r0
 8013504:	2b00      	cmp	r3, #0
 8013506:	d05b      	beq.n	80135c0 <prvNetworkInterfaceOutput+0x1b4>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: No Descriptors Available\n" ) );
            break;
        }

        if( xSemaphoreTake( xTxMutex, pdMS_TO_TICKS( niEMAC_TX_MAX_BLOCK_TIME_MS ) ) == pdFALSE )
 8013508:	4b36      	ldr	r3, [pc, #216]	@ (80135e4 <prvNetworkInterfaceOutput+0x1d8>)
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	2114      	movs	r1, #20
 801350e:	4618      	mov	r0, r3
 8013510:	f002 f8d0 	bl	80156b4 <xQueueSemaphoreTake>
 8013514:	4603      	mov	r3, r0
 8013516:	2b00      	cmp	r3, #0
 8013518:	d107      	bne.n	801352a <prvNetworkInterfaceOutput+0x11e>
        {
            FreeRTOS_debug_printf( ( "xNetworkInterfaceOutput: Process Busy\n" ) );
            ( void ) xSemaphoreGive( xTxDescSem );
 801351a:	4b31      	ldr	r3, [pc, #196]	@ (80135e0 <prvNetworkInterfaceOutput+0x1d4>)
 801351c:	6818      	ldr	r0, [r3, #0]
 801351e:	2300      	movs	r3, #0
 8013520:	2200      	movs	r2, #0
 8013522:	2100      	movs	r1, #0
 8013524:	f001 fe30 	bl	8015188 <xQueueGenericSend>
            break;
 8013528:	e04b      	b.n	80135c2 <prvNetworkInterfaceOutput+0x1b6>
                const size_t uxLength = xTxBuffer.len + uxDataOffset;
                SCB_CleanDCache_by_Addr( ( uint32_t * ) uxLineStart, uxLength );
            }
        #endif

        if( HAL_ETH_Transmit_IT( pxEthHandle, &xTxConfig ) == HAL_OK )
 801352a:	f107 0314 	add.w	r3, r7, #20
 801352e:	4619      	mov	r1, r3
 8013530:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8013532:	f7ef f8e3 	bl	80026fc <HAL_ETH_Transmit_IT>
 8013536:	4603      	mov	r3, r0
 8013538:	2b00      	cmp	r3, #0
 801353a:	d104      	bne.n	8013546 <prvNetworkInterfaceOutput+0x13a>
        {
            /* Released later in deferred task by calling HAL_ETH_ReleaseTxPacket */
            xReleaseAfterSend = pdFALSE;
 801353c:	2300      	movs	r3, #0
 801353e:	607b      	str	r3, [r7, #4]
            xResult = pdPASS;
 8013540:	2301      	movs	r3, #1
 8013542:	677b      	str	r3, [r7, #116]	@ 0x74
 8013544:	e02e      	b.n	80135a4 <prvNetworkInterfaceOutput+0x198>
        }
        else
        {
            ( void ) xSemaphoreGive( xTxDescSem );
 8013546:	4b26      	ldr	r3, [pc, #152]	@ (80135e0 <prvNetworkInterfaceOutput+0x1d4>)
 8013548:	6818      	ldr	r0, [r3, #0]
 801354a:	2300      	movs	r3, #0
 801354c:	2200      	movs	r2, #0
 801354e:	2100      	movs	r1, #0
 8013550:	f001 fe1a 	bl	8015188 <xQueueGenericSend>
            configASSERT( pxEthHandle->gState == HAL_ETH_STATE_STARTED );
 8013554:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013556:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801355a:	2b40      	cmp	r3, #64	@ 0x40
 801355c:	d00d      	beq.n	801357a <prvNetworkInterfaceOutput+0x16e>
	__asm volatile
 801355e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013562:	b672      	cpsid	i
 8013564:	f383 8811 	msr	BASEPRI, r3
 8013568:	f3bf 8f6f 	isb	sy
 801356c:	f3bf 8f4f 	dsb	sy
 8013570:	b662      	cpsie	i
 8013572:	65fb      	str	r3, [r7, #92]	@ 0x5c
}
 8013574:	bf00      	nop
 8013576:	bf00      	nop
 8013578:	e7fd      	b.n	8013576 <prvNetworkInterfaceOutput+0x16a>
            /* Should be impossible if semaphores are correctly implemented */
            configASSERT( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_BUSY ) == 0 );
 801357a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801357c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013580:	f003 0302 	and.w	r3, r3, #2
 8013584:	2b00      	cmp	r3, #0
 8013586:	d00d      	beq.n	80135a4 <prvNetworkInterfaceOutput+0x198>
	__asm volatile
 8013588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801358c:	b672      	cpsid	i
 801358e:	f383 8811 	msr	BASEPRI, r3
 8013592:	f3bf 8f6f 	isb	sy
 8013596:	f3bf 8f4f 	dsb	sy
 801359a:	b662      	cpsie	i
 801359c:	65bb      	str	r3, [r7, #88]	@ 0x58
}
 801359e:	bf00      	nop
 80135a0:	bf00      	nop
 80135a2:	e7fd      	b.n	80135a0 <prvNetworkInterfaceOutput+0x194>
        }

        ( void ) xSemaphoreGive( xTxMutex );
 80135a4:	4b0f      	ldr	r3, [pc, #60]	@ (80135e4 <prvNetworkInterfaceOutput+0x1d8>)
 80135a6:	6818      	ldr	r0, [r3, #0]
 80135a8:	2300      	movs	r3, #0
 80135aa:	2200      	movs	r2, #0
 80135ac:	2100      	movs	r1, #0
 80135ae:	f001 fdeb 	bl	8015188 <xQueueGenericSend>
 80135b2:	e006      	b.n	80135c2 <prvNetworkInterfaceOutput+0x1b6>
            break;
 80135b4:	bf00      	nop
 80135b6:	e004      	b.n	80135c2 <prvNetworkInterfaceOutput+0x1b6>
            break;
 80135b8:	bf00      	nop
 80135ba:	e002      	b.n	80135c2 <prvNetworkInterfaceOutput+0x1b6>
            break;
 80135bc:	bf00      	nop
 80135be:	e000      	b.n	80135c2 <prvNetworkInterfaceOutput+0x1b6>
            break;
 80135c0:	bf00      	nop
    } while( pdFALSE );

    if( xReleaseAfterSend == pdTRUE )
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	2b01      	cmp	r3, #1
 80135c6:	d102      	bne.n	80135ce <prvNetworkInterfaceOutput+0x1c2>
    {
        prvReleaseNetworkBufferDescriptor( pxDescriptor );
 80135c8:	68b8      	ldr	r0, [r7, #8]
 80135ca:	f000 fe22 	bl	8014212 <prvReleaseNetworkBufferDescriptor>
    }

    return xResult;
 80135ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
}
 80135d0:	4618      	mov	r0, r3
 80135d2:	3778      	adds	r7, #120	@ 0x78
 80135d4:	46bd      	mov	sp, r7
 80135d6:	bd80      	pop	{r7, pc}
 80135d8:	2000327c 	.word	0x2000327c
 80135dc:	2000337c 	.word	0x2000337c
 80135e0:	20003374 	.word	0x20003374
 80135e4:	20003370 	.word	0x20003370

080135e8 <prvAddAllowedMACAddress>:

/*---------------------------------------------------------------------------*/

static void prvAddAllowedMACAddress( NetworkInterface_t * pxInterface,
                                     const uint8_t * pucMacAddress )
{
 80135e8:	b580      	push	{r7, lr}
 80135ea:	b086      	sub	sp, #24
 80135ec:	af00      	add	r7, sp, #0
 80135ee:	6078      	str	r0, [r7, #4]
 80135f0:	6039      	str	r1, [r7, #0]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 80135f2:	4b12      	ldr	r3, [pc, #72]	@ (801363c <prvAddAllowedMACAddress+0x54>)
 80135f4:	617b      	str	r3, [r7, #20]

    /* TODO: group address filtering with Mask Byte Control */
    BaseType_t xResult = prvAddDestMACAddrMatch( pxEthHandle->Instance, pucMacAddress );
 80135f6:	697b      	ldr	r3, [r7, #20]
 80135f8:	681b      	ldr	r3, [r3, #0]
 80135fa:	6839      	ldr	r1, [r7, #0]
 80135fc:	4618      	mov	r0, r3
 80135fe:	f000 fc23 	bl	8013e48 <prvAddDestMACAddrMatch>
 8013602:	6138      	str	r0, [r7, #16]

    if( xResult == pdFALSE )
 8013604:	693b      	ldr	r3, [r7, #16]
 8013606:	2b00      	cmp	r3, #0
 8013608:	d114      	bne.n	8013634 <prvAddAllowedMACAddress+0x4c>
    {
        const uint8_t ucHashIndex = prvGetMacHashIndex( pucMacAddress );
 801360a:	6838      	ldr	r0, [r7, #0]
 801360c:	f000 fb8c 	bl	8013d28 <prvGetMacHashIndex>
 8013610:	4603      	mov	r3, r0
 8013612:	73fb      	strb	r3, [r7, #15]

        xResult = prvSetNewDestMACAddrMatch( pxEthHandle->Instance, ucHashIndex, pucMacAddress );
 8013614:	697b      	ldr	r3, [r7, #20]
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	7bf9      	ldrb	r1, [r7, #15]
 801361a:	683a      	ldr	r2, [r7, #0]
 801361c:	4618      	mov	r0, r3
 801361e:	f000 fce1 	bl	8013fe4 <prvSetNewDestMACAddrMatch>
 8013622:	6138      	str	r0, [r7, #16]

        if( xResult == pdFALSE )
 8013624:	693b      	ldr	r3, [r7, #16]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d104      	bne.n	8013634 <prvAddAllowedMACAddress+0x4c>
        {
            prvAddDestMACAddrHash( pxEthHandle, ucHashIndex );
 801362a:	7bfb      	ldrb	r3, [r7, #15]
 801362c:	4619      	mov	r1, r3
 801362e:	6978      	ldr	r0, [r7, #20]
 8013630:	f000 fd08 	bl	8014044 <prvAddDestMACAddrHash>
        }
    }
}
 8013634:	bf00      	nop
 8013636:	3718      	adds	r7, #24
 8013638:	46bd      	mov	sp, r7
 801363a:	bd80      	pop	{r7, pc}
 801363c:	2000327c 	.word	0x2000327c

08013640 <prvRemoveAllowedMACAddress>:

/*---------------------------------------------------------------------------*/

static void prvRemoveAllowedMACAddress( NetworkInterface_t * pxInterface,
                                        const uint8_t * pucMacAddress )
{
 8013640:	b580      	push	{r7, lr}
 8013642:	b084      	sub	sp, #16
 8013644:	af00      	add	r7, sp, #0
 8013646:	6078      	str	r0, [r7, #4]
 8013648:	6039      	str	r1, [r7, #0]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 801364a:	4b0a      	ldr	r3, [pc, #40]	@ (8013674 <prvRemoveAllowedMACAddress+0x34>)
 801364c:	60fb      	str	r3, [r7, #12]

    const BaseType_t xResult = prvRemoveDestMACAddrMatch( pxEthHandle->Instance, pucMacAddress );
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	6839      	ldr	r1, [r7, #0]
 8013654:	4618      	mov	r0, r3
 8013656:	f000 fc5f 	bl	8013f18 <prvRemoveDestMACAddrMatch>
 801365a:	60b8      	str	r0, [r7, #8]

    if( xResult == pdFALSE )
 801365c:	68bb      	ldr	r3, [r7, #8]
 801365e:	2b00      	cmp	r3, #0
 8013660:	d103      	bne.n	801366a <prvRemoveAllowedMACAddress+0x2a>
    {
        prvRemoveDestMACAddrHash( pxEthHandle, pucMacAddress );
 8013662:	6839      	ldr	r1, [r7, #0]
 8013664:	68f8      	ldr	r0, [r7, #12]
 8013666:	f000 fd2b 	bl	80140c0 <prvRemoveDestMACAddrHash>
    }
}
 801366a:	bf00      	nop
 801366c:	3710      	adds	r7, #16
 801366e:	46bd      	mov	sp, r7
 8013670:	bd80      	pop	{r7, pc}
 8013672:	bf00      	nop
 8013674:	2000327c 	.word	0x2000327c

08013678 <prvNetworkInterfaceInput>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvNetworkInterfaceInput( ETH_HandleTypeDef * pxEthHandle,
                                            NetworkInterface_t * pxInterface )
{
 8013678:	b590      	push	{r4, r7, lr}
 801367a:	b087      	sub	sp, #28
 801367c:	af00      	add	r7, sp, #0
 801367e:	6078      	str	r0, [r7, #4]
 8013680:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8013682:	2300      	movs	r3, #0
 8013684:	617b      	str	r3, [r7, #20]
    UBaseType_t uxCount = 0;
 8013686:	2300      	movs	r3, #0
 8013688:	613b      	str	r3, [r7, #16]

    #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
        NetworkBufferDescriptor_t * pxStartDescriptor = NULL;
        NetworkBufferDescriptor_t * pxEndDescriptor = NULL;
    #endif
    NetworkBufferDescriptor_t * pxCurDescriptor = NULL;
 801368a:	2300      	movs	r3, #0
 801368c:	60bb      	str	r3, [r7, #8]

    if( ( xMacInitStatus == eMacInitComplete ) && ( pxEthHandle->gState == HAL_ETH_STATE_STARTED ) )
 801368e:	4b25      	ldr	r3, [pc, #148]	@ (8013724 <prvNetworkInterfaceInput+0xac>)
 8013690:	781b      	ldrb	r3, [r3, #0]
 8013692:	2b05      	cmp	r3, #5
 8013694:	d13b      	bne.n	801370e <prvNetworkInterfaceInput+0x96>
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801369c:	2b40      	cmp	r3, #64	@ 0x40
 801369e:	d136      	bne.n	801370e <prvNetworkInterfaceInput+0x96>
    {
        while( HAL_ETH_ReadData( pxEthHandle, ( void ** ) &pxCurDescriptor ) == HAL_OK )
 80136a0:	e02c      	b.n	80136fc <prvNetworkInterfaceInput+0x84>
        {
            ++uxCount;
 80136a2:	693b      	ldr	r3, [r7, #16]
 80136a4:	3301      	adds	r3, #1
 80136a6:	613b      	str	r3, [r7, #16]

            if( pxCurDescriptor == NULL )
 80136a8:	68bb      	ldr	r3, [r7, #8]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d025      	beq.n	80136fa <prvNetworkInterfaceInput+0x82>
            {
                /* Buffer was dropped, ignore packet */
                continue;
            }

            configASSERT( pxCurDescriptor->xDataLength <= niEMAC_DATA_BUFFER_SIZE );
 80136ae:	68bb      	ldr	r3, [r7, #8]
 80136b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80136b2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80136b6:	d90d      	bls.n	80136d4 <prvNetworkInterfaceInput+0x5c>
	__asm volatile
 80136b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136bc:	b672      	cpsid	i
 80136be:	f383 8811 	msr	BASEPRI, r3
 80136c2:	f3bf 8f6f 	isb	sy
 80136c6:	f3bf 8f4f 	dsb	sy
 80136ca:	b662      	cpsie	i
 80136cc:	60fb      	str	r3, [r7, #12]
}
 80136ce:	bf00      	nop
 80136d0:	bf00      	nop
 80136d2:	e7fd      	b.n	80136d0 <prvNetworkInterfaceInput+0x58>

            pxCurDescriptor->pxInterface = pxInterface;
 80136d4:	68bb      	ldr	r3, [r7, #8]
 80136d6:	683a      	ldr	r2, [r7, #0]
 80136d8:	62da      	str	r2, [r3, #44]	@ 0x2c
            pxCurDescriptor->pxEndPoint = FreeRTOS_MatchingEndpoint( pxCurDescriptor->pxInterface, pxCurDescriptor->pucEthernetBuffer );
 80136da:	68bb      	ldr	r3, [r7, #8]
 80136dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80136de:	68bb      	ldr	r3, [r7, #8]
 80136e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136e2:	68bc      	ldr	r4, [r7, #8]
 80136e4:	4619      	mov	r1, r3
 80136e6:	4610      	mov	r0, r2
 80136e8:	f7f8 fd12 	bl	800c110 <FreeRTOS_MatchingEndpoint>
 80136ec:	4603      	mov	r3, r0
 80136ee:	6323      	str	r3, [r4, #48]	@ 0x30
                    pxEndDescriptor->pxNextBuffer = pxCurDescriptor;
                }

                pxEndDescriptor = pxCurDescriptor;
            #else /* if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES ) */
                prvSendRxEvent( pxCurDescriptor );
 80136f0:	68bb      	ldr	r3, [r7, #8]
 80136f2:	4618      	mov	r0, r3
 80136f4:	f000 fda3 	bl	801423e <prvSendRxEvent>
 80136f8:	e000      	b.n	80136fc <prvNetworkInterfaceInput+0x84>
                continue;
 80136fa:	bf00      	nop
        while( HAL_ETH_ReadData( pxEthHandle, ( void ** ) &pxCurDescriptor ) == HAL_OK )
 80136fc:	f107 0308 	add.w	r3, r7, #8
 8013700:	4619      	mov	r1, r3
 8013702:	6878      	ldr	r0, [r7, #4]
 8013704:	f7ef f856 	bl	80027b4 <HAL_ETH_ReadData>
 8013708:	4603      	mov	r3, r0
 801370a:	2b00      	cmp	r3, #0
 801370c:	d0c9      	beq.n	80136a2 <prvNetworkInterfaceInput+0x2a>
            #endif /* if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES ) */
        }
    }

    if( uxCount > 0 )
 801370e:	693b      	ldr	r3, [r7, #16]
 8013710:	2b00      	cmp	r3, #0
 8013712:	d001      	beq.n	8013718 <prvNetworkInterfaceInput+0xa0>
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            prvSendRxEvent( pxStartDescriptor );
        #endif
        xResult = pdTRUE;
 8013714:	2301      	movs	r3, #1
 8013716:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8013718:	697b      	ldr	r3, [r7, #20]
}
 801371a:	4618      	mov	r0, r3
 801371c:	371c      	adds	r7, #28
 801371e:	46bd      	mov	sp, r7
 8013720:	bd90      	pop	{r4, r7, pc}
 8013722:	bf00      	nop
 8013724:	2000337c 	.word	0x2000337c

08013728 <prvEMACHandlerTask>:

/*---------------------------------------------------------------------------*/

static portTASK_FUNCTION( prvEMACHandlerTask, pvParameters )
{
 8013728:	b580      	push	{r7, lr}
 801372a:	b088      	sub	sp, #32
 801372c:	af00      	add	r7, sp, #0
 801372e:	6078      	str	r0, [r7, #4]
    NetworkInterface_t * pxInterface = ( NetworkInterface_t * ) pvParameters;
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	61bb      	str	r3, [r7, #24]
    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8013734:	4b47      	ldr	r3, [pc, #284]	@ (8013854 <prvEMACHandlerTask+0x12c>)
 8013736:	617b      	str	r3, [r7, #20]
    EthernetPhy_t * pxPhyObject = &xPhyObject;
 8013738:	4b47      	ldr	r3, [pc, #284]	@ (8013858 <prvEMACHandlerTask+0x130>)
 801373a:	613b      	str	r3, [r7, #16]

    /* iptraceEMAC_TASK_STARTING(); */

    for( ; ; )
    {
        BaseType_t xResult = pdFALSE;
 801373c:	2300      	movs	r3, #0
 801373e:	61fb      	str	r3, [r7, #28]
        uint32_t ulISREvents = 0U;
 8013740:	2300      	movs	r3, #0
 8013742:	60bb      	str	r3, [r7, #8]

        if( xTaskNotifyWait( 0U, eMacEventAll, &ulISREvents, pdMS_TO_TICKS( niEMAC_TASK_MAX_BLOCK_TIME_MS ) ) == pdTRUE )
 8013744:	f107 0208 	add.w	r2, r7, #8
 8013748:	2364      	movs	r3, #100	@ 0x64
 801374a:	217f      	movs	r1, #127	@ 0x7f
 801374c:	2000      	movs	r0, #0
 801374e:	f003 fbf1 	bl	8016f34 <xTaskNotifyWait>
 8013752:	4603      	mov	r3, r0
 8013754:	2b01      	cmp	r3, #1
 8013756:	d14d      	bne.n	80137f4 <prvEMACHandlerTask+0xcc>
        {
            if( ( ulISREvents & eMacEventRx ) != 0 )
 8013758:	68bb      	ldr	r3, [r7, #8]
 801375a:	f003 0301 	and.w	r3, r3, #1
 801375e:	2b00      	cmp	r3, #0
 8013760:	d004      	beq.n	801376c <prvEMACHandlerTask+0x44>
            {
                xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 8013762:	69b9      	ldr	r1, [r7, #24]
 8013764:	6978      	ldr	r0, [r7, #20]
 8013766:	f7ff ff87 	bl	8013678 <prvNetworkInterfaceInput>
 801376a:	61f8      	str	r0, [r7, #28]
            }

            if( ( ulISREvents & eMacEventTx ) != 0 )
 801376c:	68bb      	ldr	r3, [r7, #8]
 801376e:	f003 0302 	and.w	r3, r3, #2
 8013772:	2b00      	cmp	r3, #0
 8013774:	d002      	beq.n	801377c <prvEMACHandlerTask+0x54>
            {
                prvReleaseTxPacket( pxEthHandle );
 8013776:	6978      	ldr	r0, [r7, #20]
 8013778:	f000 fcea 	bl	8014150 <prvReleaseTxPacket>
            }

            if( ( ulISREvents & eMacEventErrRx ) != 0 )
 801377c:	68bb      	ldr	r3, [r7, #8]
 801377e:	f003 0304 	and.w	r3, r3, #4
 8013782:	2b00      	cmp	r3, #0
 8013784:	d004      	beq.n	8013790 <prvEMACHandlerTask+0x68>
            {
                xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 8013786:	69b9      	ldr	r1, [r7, #24]
 8013788:	6978      	ldr	r0, [r7, #20]
 801378a:	f7ff ff75 	bl	8013678 <prvNetworkInterfaceInput>
 801378e:	61f8      	str	r0, [r7, #28]
            }

            if( ( ulISREvents & eMacEventErrTx ) != 0 )
 8013790:	68bb      	ldr	r3, [r7, #8]
 8013792:	f003 0308 	and.w	r3, r3, #8
 8013796:	2b00      	cmp	r3, #0
 8013798:	d002      	beq.n	80137a0 <prvEMACHandlerTask+0x78>
            {
                prvReleaseTxPacket( pxEthHandle );
 801379a:	6978      	ldr	r0, [r7, #20]
 801379c:	f000 fcd8 	bl	8014150 <prvReleaseTxPacket>
            }

            if( ( ulISREvents & eMacEventErrEth ) != 0 )
 80137a0:	68bb      	ldr	r3, [r7, #8]
 80137a2:	f003 0320 	and.w	r3, r3, #32
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d024      	beq.n	80137f4 <prvEMACHandlerTask+0xcc>
            {
                configASSERT( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_PARAM ) == 0 );
 80137aa:	697b      	ldr	r3, [r7, #20]
 80137ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80137b0:	f003 0301 	and.w	r3, r3, #1
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d00d      	beq.n	80137d4 <prvEMACHandlerTask+0xac>
	__asm volatile
 80137b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137bc:	b672      	cpsid	i
 80137be:	f383 8811 	msr	BASEPRI, r3
 80137c2:	f3bf 8f6f 	isb	sy
 80137c6:	f3bf 8f4f 	dsb	sy
 80137ca:	b662      	cpsie	i
 80137cc:	60fb      	str	r3, [r7, #12]
}
 80137ce:	bf00      	nop
 80137d0:	bf00      	nop
 80137d2:	e7fd      	b.n	80137d0 <prvEMACHandlerTask+0xa8>

                if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 80137d4:	697b      	ldr	r3, [r7, #20]
 80137d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80137da:	2be0      	cmp	r3, #224	@ 0xe0
 80137dc:	d10a      	bne.n	80137f4 <prvEMACHandlerTask+0xcc>
                {
                    /* Recover from critical error */
                    ( void ) HAL_ETH_Init( pxEthHandle );
 80137de:	6978      	ldr	r0, [r7, #20]
 80137e0:	f7ee fe02 	bl	80023e8 <HAL_ETH_Init>
                    ( void ) HAL_ETH_Start_IT( pxEthHandle );
 80137e4:	6978      	ldr	r0, [r7, #20]
 80137e6:	f7ee fe99 	bl	800251c <HAL_ETH_Start_IT>
                    xResult = prvNetworkInterfaceInput( pxEthHandle, pxInterface );
 80137ea:	69b9      	ldr	r1, [r7, #24]
 80137ec:	6978      	ldr	r0, [r7, #20]
 80137ee:	f7ff ff43 	bl	8013678 <prvNetworkInterfaceInput>
 80137f2:	61f8      	str	r0, [r7, #28]

            /* if( ( ulISREvents & eMacEventErrMac ) != 0 ) */
            /* if( ( ulISREvents & eMacEventErrDma ) != 0 ) */
        }

        if( xPhyCheckLinkStatus( pxPhyObject, xResult ) != pdFALSE )
 80137f4:	69f9      	ldr	r1, [r7, #28]
 80137f6:	6938      	ldr	r0, [r7, #16]
 80137f8:	f7ff fc28 	bl	801304c <xPhyCheckLinkStatus>
 80137fc:	4603      	mov	r3, r0
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d09c      	beq.n	801373c <prvEMACHandlerTask+0x14>
        {
            if( prvGetPhyLinkStatus( pxInterface ) != pdFALSE )
 8013802:	69b8      	ldr	r0, [r7, #24]
 8013804:	f7ff fd6c 	bl	80132e0 <prvGetPhyLinkStatus>
 8013808:	4603      	mov	r3, r0
 801380a:	2b00      	cmp	r3, #0
 801380c:	d017      	beq.n	801383e <prvEMACHandlerTask+0x116>
            {
                if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 801380e:	697b      	ldr	r3, [r7, #20]
 8013810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013814:	2be0      	cmp	r3, #224	@ 0xe0
 8013816:	d102      	bne.n	801381e <prvEMACHandlerTask+0xf6>
                {
                    /* Recover from critical error */
                    ( void ) HAL_ETH_Init( pxEthHandle );
 8013818:	6978      	ldr	r0, [r7, #20]
 801381a:	f7ee fde5 	bl	80023e8 <HAL_ETH_Init>
                }

                if( pxEthHandle->gState == HAL_ETH_STATE_READY )
 801381e:	697b      	ldr	r3, [r7, #20]
 8013820:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013824:	2b10      	cmp	r3, #16
 8013826:	d189      	bne.n	801373c <prvEMACHandlerTask+0x14>
                {
                    /* Link was down or critical error occurred */
                    if( prvMacUpdateConfig( pxEthHandle, pxPhyObject ) != pdFALSE )
 8013828:	6939      	ldr	r1, [r7, #16]
 801382a:	6978      	ldr	r0, [r7, #20]
 801382c:	f000 fcae 	bl	801418c <prvMacUpdateConfig>
 8013830:	4603      	mov	r3, r0
 8013832:	2b00      	cmp	r3, #0
 8013834:	d082      	beq.n	801373c <prvEMACHandlerTask+0x14>
                    {
                        ( void ) HAL_ETH_Start_IT( pxEthHandle );
 8013836:	6978      	ldr	r0, [r7, #20]
 8013838:	f7ee fe70 	bl	800251c <HAL_ETH_Start_IT>
 801383c:	e77e      	b.n	801373c <prvEMACHandlerTask+0x14>
                    }
                }
            }
            else
            {
                ( void ) HAL_ETH_Stop_IT( pxEthHandle );
 801383e:	6978      	ldr	r0, [r7, #20]
 8013840:	f7ee fedc 	bl	80025fc <HAL_ETH_Stop_IT>
                prvReleaseTxPacket( pxEthHandle );
 8013844:	6978      	ldr	r0, [r7, #20]
 8013846:	f000 fc83 	bl	8014150 <prvReleaseTxPacket>
                #if ( ipconfigIS_ENABLED( ipconfigSUPPORT_NETWORK_DOWN_EVENT ) )
                    FreeRTOS_NetworkDown( pxInterface );
 801384a:	69b8      	ldr	r0, [r7, #24]
 801384c:	f7f6 fd48 	bl	800a2e0 <FreeRTOS_NetworkDown>
    {
 8013850:	e774      	b.n	801373c <prvEMACHandlerTask+0x14>
 8013852:	bf00      	nop
 8013854:	2000327c 	.word	0x2000327c
 8013858:	2000332c 	.word	0x2000332c

0801385c <prvEMACTaskStart>:
}

/*---------------------------------------------------------------------------*/

static BaseType_t prvEMACTaskStart( NetworkInterface_t * pxInterface )
{
 801385c:	b580      	push	{r7, lr}
 801385e:	b08a      	sub	sp, #40	@ 0x28
 8013860:	af04      	add	r7, sp, #16
 8013862:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFALSE;
 8013864:	2300      	movs	r3, #0
 8013866:	617b      	str	r3, [r7, #20]

    if( xTxMutex == NULL )
 8013868:	4b36      	ldr	r3, [pc, #216]	@ (8013944 <prvEMACTaskStart+0xe8>)
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	2b00      	cmp	r3, #0
 801386e:	d11e      	bne.n	80138ae <prvEMACTaskStart+0x52>
    {
        #if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION )
            static StaticSemaphore_t xTxMutexBuf;
            xTxMutex = xSemaphoreCreateMutexStatic( &xTxMutexBuf );
 8013870:	4935      	ldr	r1, [pc, #212]	@ (8013948 <prvEMACTaskStart+0xec>)
 8013872:	2001      	movs	r0, #1
 8013874:	f001 fc30 	bl	80150d8 <xQueueCreateMutexStatic>
 8013878:	4603      	mov	r3, r0
 801387a:	4a32      	ldr	r2, [pc, #200]	@ (8013944 <prvEMACTaskStart+0xe8>)
 801387c:	6013      	str	r3, [r2, #0]
        #else
            xTxMutex = xSemaphoreCreateMutex();
        #endif
        configASSERT( xTxMutex != NULL );
 801387e:	4b31      	ldr	r3, [pc, #196]	@ (8013944 <prvEMACTaskStart+0xe8>)
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	2b00      	cmp	r3, #0
 8013884:	d10d      	bne.n	80138a2 <prvEMACTaskStart+0x46>
	__asm volatile
 8013886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801388a:	b672      	cpsid	i
 801388c:	f383 8811 	msr	BASEPRI, r3
 8013890:	f3bf 8f6f 	isb	sy
 8013894:	f3bf 8f4f 	dsb	sy
 8013898:	b662      	cpsie	i
 801389a:	613b      	str	r3, [r7, #16]
}
 801389c:	bf00      	nop
 801389e:	bf00      	nop
 80138a0:	e7fd      	b.n	801389e <prvEMACTaskStart+0x42>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
            vQueueAddToRegistry( xTxMutex, niEMAC_TX_MUTEX_NAME );
 80138a2:	4b28      	ldr	r3, [pc, #160]	@ (8013944 <prvEMACTaskStart+0xe8>)
 80138a4:	681b      	ldr	r3, [r3, #0]
 80138a6:	4929      	ldr	r1, [pc, #164]	@ (801394c <prvEMACTaskStart+0xf0>)
 80138a8:	4618      	mov	r0, r3
 80138aa:	f002 f9b1 	bl	8015c10 <vQueueAddToRegistry>
        #endif
    }

    if( xTxDescSem == NULL )
 80138ae:	4b28      	ldr	r3, [pc, #160]	@ (8013950 <prvEMACTaskStart+0xf4>)
 80138b0:	681b      	ldr	r3, [r3, #0]
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d11f      	bne.n	80138f6 <prvEMACTaskStart+0x9a>
    {
        #if ( ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) )
            static StaticSemaphore_t xTxDescSemBuf;
            xTxDescSem = xSemaphoreCreateCountingStatic(
 80138b6:	4a27      	ldr	r2, [pc, #156]	@ (8013954 <prvEMACTaskStart+0xf8>)
 80138b8:	2104      	movs	r1, #4
 80138ba:	2004      	movs	r0, #4
 80138bc:	f001 fc27 	bl	801510e <xQueueCreateCountingSemaphoreStatic>
 80138c0:	4603      	mov	r3, r0
 80138c2:	4a23      	ldr	r2, [pc, #140]	@ (8013950 <prvEMACTaskStart+0xf4>)
 80138c4:	6013      	str	r3, [r2, #0]
            xTxDescSem = xSemaphoreCreateCounting(
                ( UBaseType_t ) ETH_TX_DESC_CNT,
                ( UBaseType_t ) ETH_TX_DESC_CNT
                );
        #endif /* if ( ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) ) */
        configASSERT( xTxDescSem != NULL );
 80138c6:	4b22      	ldr	r3, [pc, #136]	@ (8013950 <prvEMACTaskStart+0xf4>)
 80138c8:	681b      	ldr	r3, [r3, #0]
 80138ca:	2b00      	cmp	r3, #0
 80138cc:	d10d      	bne.n	80138ea <prvEMACTaskStart+0x8e>
	__asm volatile
 80138ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80138d2:	b672      	cpsid	i
 80138d4:	f383 8811 	msr	BASEPRI, r3
 80138d8:	f3bf 8f6f 	isb	sy
 80138dc:	f3bf 8f4f 	dsb	sy
 80138e0:	b662      	cpsie	i
 80138e2:	60fb      	str	r3, [r7, #12]
}
 80138e4:	bf00      	nop
 80138e6:	bf00      	nop
 80138e8:	e7fd      	b.n	80138e6 <prvEMACTaskStart+0x8a>
        #if ( configQUEUE_REGISTRY_SIZE > 0 )
            vQueueAddToRegistry( xTxDescSem, niEMAC_TX_DESC_SEM_NAME );
 80138ea:	4b19      	ldr	r3, [pc, #100]	@ (8013950 <prvEMACTaskStart+0xf4>)
 80138ec:	681b      	ldr	r3, [r3, #0]
 80138ee:	491a      	ldr	r1, [pc, #104]	@ (8013958 <prvEMACTaskStart+0xfc>)
 80138f0:	4618      	mov	r0, r3
 80138f2:	f002 f98d 	bl	8015c10 <vQueueAddToRegistry>
        #endif
    }

    if( ( xEMACTaskHandle == NULL ) && ( xTxMutex != NULL ) && ( xTxDescSem != NULL ) )
 80138f6:	4b19      	ldr	r3, [pc, #100]	@ (801395c <prvEMACTaskStart+0x100>)
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d117      	bne.n	801392e <prvEMACTaskStart+0xd2>
 80138fe:	4b11      	ldr	r3, [pc, #68]	@ (8013944 <prvEMACTaskStart+0xe8>)
 8013900:	681b      	ldr	r3, [r3, #0]
 8013902:	2b00      	cmp	r3, #0
 8013904:	d013      	beq.n	801392e <prvEMACTaskStart+0xd2>
 8013906:	4b12      	ldr	r3, [pc, #72]	@ (8013950 <prvEMACTaskStart+0xf4>)
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	2b00      	cmp	r3, #0
 801390c:	d00f      	beq.n	801392e <prvEMACTaskStart+0xd2>
    {
        #if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION )
            static StackType_t uxEMACTaskStack[ niEMAC_TASK_STACK_SIZE ];
            static StaticTask_t xEMACTaskTCB;
            xEMACTaskHandle = xTaskCreateStatic(
 801390e:	4b14      	ldr	r3, [pc, #80]	@ (8013960 <prvEMACTaskStart+0x104>)
 8013910:	9302      	str	r3, [sp, #8]
 8013912:	4b14      	ldr	r3, [pc, #80]	@ (8013964 <prvEMACTaskStart+0x108>)
 8013914:	9301      	str	r3, [sp, #4]
 8013916:	2337      	movs	r3, #55	@ 0x37
 8013918:	9300      	str	r3, [sp, #0]
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8013920:	4911      	ldr	r1, [pc, #68]	@ (8013968 <prvEMACTaskStart+0x10c>)
 8013922:	4812      	ldr	r0, [pc, #72]	@ (801396c <prvEMACTaskStart+0x110>)
 8013924:	f002 f9fc 	bl	8015d20 <xTaskCreateStatic>
 8013928:	4603      	mov	r3, r0
 801392a:	4a0c      	ldr	r2, [pc, #48]	@ (801395c <prvEMACTaskStart+0x100>)
 801392c:	6013      	str	r3, [r2, #0]
                &xEMACTaskHandle
                );
        #endif /* if ipconfigIS_ENABLED( configSUPPORT_STATIC_ALLOCATION ) */
    }

    if( xEMACTaskHandle != NULL )
 801392e:	4b0b      	ldr	r3, [pc, #44]	@ (801395c <prvEMACTaskStart+0x100>)
 8013930:	681b      	ldr	r3, [r3, #0]
 8013932:	2b00      	cmp	r3, #0
 8013934:	d001      	beq.n	801393a <prvEMACTaskStart+0xde>
    {
        xResult = pdTRUE;
 8013936:	2301      	movs	r3, #1
 8013938:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 801393a:	697b      	ldr	r3, [r7, #20]
}
 801393c:	4618      	mov	r0, r3
 801393e:	3718      	adds	r7, #24
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}
 8013944:	20003370 	.word	0x20003370
 8013948:	200033cc 	.word	0x200033cc
 801394c:	080198bc 	.word	0x080198bc
 8013950:	20003374 	.word	0x20003374
 8013954:	2000341c 	.word	0x2000341c
 8013958:	080198cc 	.word	0x080198cc
 801395c:	2000336c 	.word	0x2000336c
 8013960:	2000446c 	.word	0x2000446c
 8013964:	2000346c 	.word	0x2000346c
 8013968:	080198dc 	.word	0x080198dc
 801396c:	08013729 	.word	0x08013729

08013970 <prvEthConfigInit>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static BaseType_t prvEthConfigInit( ETH_HandleTypeDef * pxEthHandle,
                                    NetworkInterface_t * pxInterface )
{
 8013970:	b580      	push	{r7, lr}
 8013972:	b0ae      	sub	sp, #184	@ 0xb8
 8013974:	af00      	add	r7, sp, #0
 8013976:	6078      	str	r0, [r7, #4]
 8013978:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 801397a:	2300      	movs	r3, #0
 801397c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    pxEthHandle->Instance = ETH;
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	4a7d      	ldr	r2, [pc, #500]	@ (8013b78 <prvEthConfigInit+0x208>)
 8013984:	601a      	str	r2, [r3, #0]
    pxEthHandle->Init.MediaInterface = ipconfigIS_ENABLED( niEMAC_USE_RMII ) ? HAL_ETH_RMII_MODE : HAL_ETH_MII_MODE;
 8013986:	687b      	ldr	r3, [r7, #4]
 8013988:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 801398c:	609a      	str	r2, [r3, #8]
    pxEthHandle->Init.RxBuffLen = niEMAC_DATA_BUFFER_SIZE;
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8013994:	615a      	str	r2, [r3, #20]
    /* configASSERT( pxEthHandle->Init.RxBuffLen <= ETH_MAX_PACKET_SIZE ); */
    configASSERT( pxEthHandle->Init.RxBuffLen % 4U == 0 );
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	695b      	ldr	r3, [r3, #20]
 801399a:	f003 0303 	and.w	r3, r3, #3
 801399e:	2b00      	cmp	r3, #0
 80139a0:	d00e      	beq.n	80139c0 <prvEthConfigInit+0x50>
	__asm volatile
 80139a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139a6:	b672      	cpsid	i
 80139a8:	f383 8811 	msr	BASEPRI, r3
 80139ac:	f3bf 8f6f 	isb	sy
 80139b0:	f3bf 8f4f 	dsb	sy
 80139b4:	b662      	cpsie	i
 80139b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
}
 80139ba:	bf00      	nop
 80139bc:	bf00      	nop
 80139be:	e7fd      	b.n	80139bc <prvEthConfigInit+0x4c>
    #if ( defined( niEMAC_STM32FX ) && defined( ETH_RX_BUF_SIZE ) )
        configASSERT( pxEthHandle->Init.RxBuffLen == ETH_RX_BUF_SIZE );
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	695b      	ldr	r3, [r3, #20]
 80139c4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80139c8:	d00e      	beq.n	80139e8 <prvEthConfigInit+0x78>
	__asm volatile
 80139ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139ce:	b672      	cpsid	i
 80139d0:	f383 8811 	msr	BASEPRI, r3
 80139d4:	f3bf 8f6f 	isb	sy
 80139d8:	f3bf 8f4f 	dsb	sy
 80139dc:	b662      	cpsie	i
 80139de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
}
 80139e2:	bf00      	nop
 80139e4:	bf00      	nop
 80139e6:	e7fd      	b.n	80139e4 <prvEthConfigInit+0x74>
    #endif

    static ETH_DMADescTypeDef xDMADescTx[ ETH_TX_DESC_CNT ] __ALIGNED( portBYTE_ALIGNMENT ) __attribute__( ( section( niEMAC_TX_DESC_SECTION ) ) );
    static ETH_DMADescTypeDef xDMADescRx[ ETH_RX_DESC_CNT ] __ALIGNED( portBYTE_ALIGNMENT ) __attribute__( ( section( niEMAC_RX_DESC_SECTION ) ) );
    pxEthHandle->Init.TxDesc = xDMADescTx;
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	4a64      	ldr	r2, [pc, #400]	@ (8013b7c <prvEthConfigInit+0x20c>)
 80139ec:	60da      	str	r2, [r3, #12]
    pxEthHandle->Init.RxDesc = xDMADescRx;
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	4a63      	ldr	r2, [pc, #396]	@ (8013b80 <prvEthConfigInit+0x210>)
 80139f2:	611a      	str	r2, [r3, #16]
    ( void ) memset( &xDMADescTx, 0, sizeof( xDMADescTx ) );
 80139f4:	22a0      	movs	r2, #160	@ 0xa0
 80139f6:	2100      	movs	r1, #0
 80139f8:	4860      	ldr	r0, [pc, #384]	@ (8013b7c <prvEthConfigInit+0x20c>)
 80139fa:	f004 fe3a 	bl	8018672 <memset>
    ( void ) memset( &xDMADescRx, 0, sizeof( xDMADescRx ) );
 80139fe:	22a0      	movs	r2, #160	@ 0xa0
 8013a00:	2100      	movs	r1, #0
 8013a02:	485f      	ldr	r0, [pc, #380]	@ (8013b80 <prvEthConfigInit+0x210>)
 8013a04:	f004 fe35 	bl	8018672 <memset>

    const NetworkEndPoint_t * const pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface );
 8013a08:	6838      	ldr	r0, [r7, #0]
 8013a0a:	f7f8 fb49 	bl	800c0a0 <FreeRTOS_FirstEndPoint>
 8013a0e:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0

    if( pxEndPoint != NULL )
 8013a12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013a16:	2b00      	cmp	r3, #0
 8013a18:	d03c      	beq.n	8013a94 <prvEthConfigInit+0x124>
    {
        pxEthHandle->Init.MACAddr = ( uint8_t * ) pxEndPoint->xMACAddress.ucBytes;
 8013a1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013a1e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	605a      	str	r2, [r3, #4]

        if( HAL_ETH_Init( pxEthHandle ) == HAL_OK )
 8013a26:	6878      	ldr	r0, [r7, #4]
 8013a28:	f7ee fcde 	bl	80023e8 <HAL_ETH_Init>
 8013a2c:	4603      	mov	r3, r0
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d130      	bne.n	8013a94 <prvEthConfigInit+0x124>
        {
            #if defined( niEMAC_STM32FX )
                /* This function doesn't get called in Fxx driver */
                HAL_ETH_SetMDIOClockRange( pxEthHandle );
 8013a32:	6878      	ldr	r0, [r7, #4]
 8013a34:	f7ef fbdc 	bl	80031f0 <HAL_ETH_SetMDIOClockRange>
            #endif
            ETH_MACConfigTypeDef xMACConfig;
            ( void ) HAL_ETH_GetMACConfig( pxEthHandle, &xMACConfig );
 8013a38:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8013a3c:	4619      	mov	r1, r3
 8013a3e:	6878      	ldr	r0, [r7, #4]
 8013a40:	f7ef f9cc 	bl	8002ddc <HAL_ETH_GetMACConfig>
            xMACConfig.ChecksumOffload = ( FunctionalState ) ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM );
 8013a44:	2301      	movs	r3, #1
 8013a46:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            xMACConfig.CRCStripTypePacket = DISABLE;
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
            xMACConfig.AutomaticPadCRCStrip = ENABLE;
 8013a50:	2301      	movs	r3, #1
 8013a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
            xMACConfig.RetryTransmission = ENABLE;
 8013a56:	2301      	movs	r3, #1
 8013a58:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
            ( void ) HAL_ETH_SetMACConfig( pxEthHandle, &xMACConfig );
 8013a5c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8013a60:	4619      	mov	r1, r3
 8013a62:	6878      	ldr	r0, [r7, #4]
 8013a64:	f7ef fb90 	bl	8003188 <HAL_ETH_SetMACConfig>

            ETH_DMAConfigTypeDef xDMAConfig;
            ( void ) HAL_ETH_GetDMAConfig( pxEthHandle, &xDMAConfig );
 8013a68:	f107 0308 	add.w	r3, r7, #8
 8013a6c:	4619      	mov	r1, r3
 8013a6e:	6878      	ldr	r0, [r7, #4]
 8013a70:	f7ef faac 	bl	8002fcc <HAL_ETH_GetDMAConfig>
            #if defined( niEMAC_STM32FX )
                xDMAConfig.EnhancedDescriptorFormat = ( FunctionalState ) ( ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_RX_IP_CHECKSUM ) || ipconfigIS_ENABLED( ipconfigDRIVER_INCLUDED_TX_IP_CHECKSUM ) );
 8013a74:	2301      	movs	r3, #1
 8013a76:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                /* #if ipconfigIS_ENABLED( ipconfigUSE_TCP ) && ipconfigIS_ENABLED( niEMAC_TCP_SEGMENTATION )
                 *  xDMAConfig.TCPSegmentation = ENABLE;
                 *  xDMAConfig.MaximumSegmentSize = ipconfigTCP_MSS;
                 #endif */
            #endif
            ( void ) HAL_ETH_SetDMAConfig( pxEthHandle, &xDMAConfig );
 8013a7a:	f107 0308 	add.w	r3, r7, #8
 8013a7e:	4619      	mov	r1, r3
 8013a80:	6878      	ldr	r0, [r7, #4]
 8013a82:	f7ef fb9b 	bl	80031bc <HAL_ETH_SetDMAConfig>
                /* HAL_ETHEx_DisableARPOffload( pxEthHandle );
                 * HAL_ETHEx_SetARPAddressMatch( pxEthHandle, ulSourceIPAddress );
                 * HAL_ETHEx_EnableARPOffload( pxEthHandle ); */
            #endif

            prvInitMacAddresses( pxEthHandle, pxInterface );
 8013a86:	6839      	ldr	r1, [r7, #0]
 8013a88:	6878      	ldr	r0, [r7, #4]
 8013a8a:	f000 f881 	bl	8013b90 <prvInitMacAddresses>

            xResult = pdTRUE;
 8013a8e:	2301      	movs	r3, #1
 8013a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
        }
    }

    if( xResult == pdTRUE )
 8013a94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013a98:	2b01      	cmp	r3, #1
 8013a9a:	d167      	bne.n	8013b6c <prvEthConfigInit+0x1fc>
    {
        #ifdef niEMAC_CACHEABLE
            if( niEMAC_CACHE_ENABLED )
 8013a9c:	4b39      	ldr	r3, [pc, #228]	@ (8013b84 <prvEthConfigInit+0x214>)
 8013a9e:	695b      	ldr	r3, [r3, #20]
 8013aa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013aa4:	2b00      	cmp	r3, #0
 8013aa6:	d014      	beq.n	8013ad2 <prvEthConfigInit+0x162>
            {
                #ifdef niEMAC_MPU
                    configASSERT( niEMAC_MPU_ENABLED != 0 );
 8013aa8:	4b37      	ldr	r3, [pc, #220]	@ (8013b88 <prvEthConfigInit+0x218>)
 8013aaa:	685b      	ldr	r3, [r3, #4]
 8013aac:	f003 0301 	and.w	r3, r3, #1
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d10e      	bne.n	8013ad2 <prvEthConfigInit+0x162>
	__asm volatile
 8013ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ab8:	b672      	cpsid	i
 8013aba:	f383 8811 	msr	BASEPRI, r3
 8013abe:	f3bf 8f6f 	isb	sy
 8013ac2:	f3bf 8f4f 	dsb	sy
 8013ac6:	b662      	cpsie	i
 8013ac8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
}
 8013acc:	bf00      	nop
 8013ace:	bf00      	nop
 8013ad0:	e7fd      	b.n	8013ace <prvEthConfigInit+0x15e>
                /* _FLD2VAL( SCB_CCSIDR_LINESIZE, SCB->CCSIDR ) */
            }
        #endif

        #ifdef configPRIO_BITS
            const uint32_t ulPrioBits = configPRIO_BITS;
 8013ad2:	2304      	movs	r3, #4
 8013ad4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        #else
            const uint32_t ulPrioBits = __NVIC_PRIO_BITS;
        #endif
        const uint32_t ulPriority = NVIC_GetPriority( ETH_IRQn ) << ( 8U - ulPrioBits );
 8013ad8:	203d      	movs	r0, #61	@ 0x3d
 8013ada:	f7ff fba1 	bl	8013220 <__NVIC_GetPriority>
 8013ade:	4602      	mov	r2, r0
 8013ae0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013ae4:	f1c3 0308 	rsb	r3, r3, #8
 8013ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8013aec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

        if( ulPriority < configMAX_SYSCALL_INTERRUPT_PRIORITY )
 8013af0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013af4:	2b4f      	cmp	r3, #79	@ 0x4f
 8013af6:	d80a      	bhi.n	8013b0e <prvEthConfigInit+0x19e>
        {
            FreeRTOS_debug_printf( ( "prvEthConfigInit: Incorrectly set ETH_IRQn priority\n" ) );
            NVIC_SetPriority( ETH_IRQn, configMAX_SYSCALL_INTERRUPT_PRIORITY >> ( 8U - ulPrioBits ) );
 8013af8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013afc:	f1c3 0308 	rsb	r3, r3, #8
 8013b00:	2250      	movs	r2, #80	@ 0x50
 8013b02:	fa42 f303 	asr.w	r3, r2, r3
 8013b06:	4619      	mov	r1, r3
 8013b08:	203d      	movs	r0, #61	@ 0x3d
 8013b0a:	f7ff fb5f 	bl	80131cc <__NVIC_SetPriority>
        }

        if( NVIC_GetEnableIRQ( ETH_IRQn ) == 0 )
 8013b0e:	203d      	movs	r0, #61	@ 0x3d
 8013b10:	f7ff fb3c 	bl	801318c <__NVIC_GetEnableIRQ>
 8013b14:	4603      	mov	r3, r0
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d102      	bne.n	8013b20 <prvEthConfigInit+0x1b0>
        {
            FreeRTOS_debug_printf( ( "prvEthConfigInit: ETH_IRQn was not enabled by application\n" ) );
            HAL_NVIC_EnableIRQ( ETH_IRQn );
 8013b1a:	203d      	movs	r0, #61	@ 0x3d
 8013b1c:	f7ee fbde 	bl	80022dc <HAL_NVIC_EnableIRQ>
        }

        #ifdef niEMAC_STM32FX
            configASSERT( __HAL_RCC_ETH_IS_CLK_ENABLED() != 0 );
 8013b20:	4b1a      	ldr	r3, [pc, #104]	@ (8013b8c <prvEthConfigInit+0x21c>)
 8013b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013b28:	2b00      	cmp	r3, #0
 8013b2a:	d00d      	beq.n	8013b48 <prvEthConfigInit+0x1d8>
 8013b2c:	4b17      	ldr	r3, [pc, #92]	@ (8013b8c <prvEthConfigInit+0x21c>)
 8013b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013b30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d007      	beq.n	8013b48 <prvEthConfigInit+0x1d8>
 8013b38:	4b14      	ldr	r3, [pc, #80]	@ (8013b8c <prvEthConfigInit+0x21c>)
 8013b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013b3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d001      	beq.n	8013b48 <prvEthConfigInit+0x1d8>
 8013b44:	2301      	movs	r3, #1
 8013b46:	e000      	b.n	8013b4a <prvEthConfigInit+0x1da>
 8013b48:	2300      	movs	r3, #0
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d10e      	bne.n	8013b6c <prvEthConfigInit+0x1fc>
	__asm volatile
 8013b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b52:	b672      	cpsid	i
 8013b54:	f383 8811 	msr	BASEPRI, r3
 8013b58:	f3bf 8f6f 	isb	sy
 8013b5c:	f3bf 8f4f 	dsb	sy
 8013b60:	b662      	cpsie	i
 8013b62:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
}
 8013b66:	bf00      	nop
 8013b68:	bf00      	nop
 8013b6a:	e7fd      	b.n	8013b68 <prvEthConfigInit+0x1f8>
            configASSERT( __HAL_RCC_ETH1TX_IS_CLK_ENABLED() != 0 );
            configASSERT( __HAL_RCC_ETH1RX_IS_CLK_ENABLED() != 0 );
        #endif
    }

    return xResult;
 8013b6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
}
 8013b70:	4618      	mov	r0, r3
 8013b72:	37b8      	adds	r7, #184	@ 0xb8
 8013b74:	46bd      	mov	sp, r7
 8013b76:	bd80      	pop	{r7, pc}
 8013b78:	40028000 	.word	0x40028000
 8013b7c:	20000080 	.word	0x20000080
 8013b80:	20000120 	.word	0x20000120
 8013b84:	e000ed00 	.word	0xe000ed00
 8013b88:	e000ed90 	.word	0xe000ed90
 8013b8c:	40023800 	.word	0x40023800

08013b90 <prvInitMacAddresses>:

/*---------------------------------------------------------------------------*/

static void prvInitMacAddresses( ETH_HandleTypeDef * pxEthHandle,
                                 NetworkInterface_t * pxInterface )
{
 8013b90:	b580      	push	{r7, lr}
 8013b92:	b088      	sub	sp, #32
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	6078      	str	r0, [r7, #4]
 8013b98:	6039      	str	r1, [r7, #0]
    ETH_MACFilterConfigTypeDef xFilterConfig;

    ( void ) HAL_ETH_GetMACFilterConfig( pxEthHandle, &xFilterConfig );
 8013b9a:	f107 030c 	add.w	r3, r7, #12
 8013b9e:	4619      	mov	r1, r3
 8013ba0:	6878      	ldr	r0, [r7, #4]
 8013ba2:	f7ef fbbd 	bl	8003320 <HAL_ETH_GetMACFilterConfig>
    xFilterConfig.ReceiveAllMode = DISABLE;
 8013ba6:	2300      	movs	r3, #0
 8013ba8:	737b      	strb	r3, [r7, #13]
    xFilterConfig.HachOrPerfectFilter = ENABLE;
 8013baa:	2301      	movs	r3, #1
 8013bac:	73bb      	strb	r3, [r7, #14]
    xFilterConfig.SrcAddrFiltering = DISABLE;
 8013bae:	2300      	movs	r3, #0
 8013bb0:	74bb      	strb	r3, [r7, #18]
    xFilterConfig.SrcAddrInverseFiltering = DISABLE;
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	74fb      	strb	r3, [r7, #19]
    xFilterConfig.ControlPacketsFilter = ETH_CTRLPACKETS_BLOCK_ALL;
 8013bb6:	2340      	movs	r3, #64	@ 0x40
 8013bb8:	61bb      	str	r3, [r7, #24]
    xFilterConfig.BroadcastFilter = ENABLE;
 8013bba:	2301      	movs	r3, #1
 8013bbc:	757b      	strb	r3, [r7, #21]
    xFilterConfig.PassAllMulticast = DISABLE;
 8013bbe:	2300      	movs	r3, #0
 8013bc0:	747b      	strb	r3, [r7, #17]
    xFilterConfig.DestAddrInverseFiltering = DISABLE;
 8013bc2:	2300      	movs	r3, #0
 8013bc4:	753b      	strb	r3, [r7, #20]
    xFilterConfig.HashMulticast = ENABLE;
 8013bc6:	2301      	movs	r3, #1
 8013bc8:	743b      	strb	r3, [r7, #16]
    xFilterConfig.HashUnicast = ENABLE;
 8013bca:	2301      	movs	r3, #1
 8013bcc:	73fb      	strb	r3, [r7, #15]
    xFilterConfig.PromiscuousMode = DISABLE;
 8013bce:	2300      	movs	r3, #0
 8013bd0:	733b      	strb	r3, [r7, #12]
    ( void ) HAL_ETH_SetMACFilterConfig( pxEthHandle, &xFilterConfig );
 8013bd2:	f107 030c 	add.w	r3, r7, #12
 8013bd6:	4619      	mov	r1, r3
 8013bd8:	6878      	ldr	r0, [r7, #4]
 8013bda:	f7ef fb4b 	bl	8003274 <HAL_ETH_SetMACFilterConfig>

    NetworkEndPoint_t * pxEndPoint;

    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface ); pxEndPoint != NULL; pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 8013bde:	6838      	ldr	r0, [r7, #0]
 8013be0:	f7f8 fa5e 	bl	800c0a0 <FreeRTOS_FirstEndPoint>
 8013be4:	61f8      	str	r0, [r7, #28]
 8013be6:	e00a      	b.n	8013bfe <prvInitMacAddresses+0x6e>
    {
        prvAddAllowedMACAddress( pxInterface, pxEndPoint->xMACAddress.ucBytes );
 8013be8:	69fb      	ldr	r3, [r7, #28]
 8013bea:	3338      	adds	r3, #56	@ 0x38
 8013bec:	4619      	mov	r1, r3
 8013bee:	6838      	ldr	r0, [r7, #0]
 8013bf0:	f7ff fcfa 	bl	80135e8 <prvAddAllowedMACAddress>
    for( pxEndPoint = FreeRTOS_FirstEndPoint( pxInterface ); pxEndPoint != NULL; pxEndPoint = FreeRTOS_NextEndPoint( pxInterface, pxEndPoint ) )
 8013bf4:	69f9      	ldr	r1, [r7, #28]
 8013bf6:	6838      	ldr	r0, [r7, #0]
 8013bf8:	f7f8 fa9a 	bl	800c130 <FreeRTOS_NextEndPoint>
 8013bfc:	61f8      	str	r0, [r7, #28]
 8013bfe:	69fb      	ldr	r3, [r7, #28]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d1f1      	bne.n	8013be8 <prvInitMacAddresses+0x58>
        #endif
        #if ipconfigIS_ENABLED( ipconfigUSE_LLMNR )
            prvAddAllowedMACAddress( pxInterface, xLLMNR_MacAddressIPv6.ucBytes );
        #endif
    #endif
}
 8013c04:	bf00      	nop
 8013c06:	bf00      	nop
 8013c08:	3720      	adds	r7, #32
 8013c0a:	46bd      	mov	sp, r7
 8013c0c:	bd80      	pop	{r7, pc}
	...

08013c10 <prvPhyInit>:
#endif /* ifdef niEMAC_STM32HX */

/*---------------------------------------------------------------------------*/

static BaseType_t prvPhyInit( EthernetPhy_t * pxPhyObject )
{
 8013c10:	b580      	push	{r7, lr}
 8013c12:	b084      	sub	sp, #16
 8013c14:	af00      	add	r7, sp, #0
 8013c16:	6078      	str	r0, [r7, #4]
    BaseType_t xResult = pdFAIL;
 8013c18:	2300      	movs	r3, #0
 8013c1a:	60fb      	str	r3, [r7, #12]

    vPhyInitialise( pxPhyObject, ( xApplicationPhyReadHook_t ) prvPhyReadReg, ( xApplicationPhyWriteHook_t ) prvPhyWriteReg );
 8013c1c:	4a08      	ldr	r2, [pc, #32]	@ (8013c40 <prvPhyInit+0x30>)
 8013c1e:	4909      	ldr	r1, [pc, #36]	@ (8013c44 <prvPhyInit+0x34>)
 8013c20:	6878      	ldr	r0, [r7, #4]
 8013c22:	f7fe fea3 	bl	801296c <vPhyInitialise>

    if( xPhyDiscover( pxPhyObject ) != 0 )
 8013c26:	6878      	ldr	r0, [r7, #4]
 8013c28:	f7fe feb5 	bl	8012996 <xPhyDiscover>
 8013c2c:	4603      	mov	r3, r0
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d001      	beq.n	8013c36 <prvPhyInit+0x26>
    {
        xResult = pdPASS;
 8013c32:	2301      	movs	r3, #1
 8013c34:	60fb      	str	r3, [r7, #12]
    }

    return xResult;
 8013c36:	68fb      	ldr	r3, [r7, #12]
}
 8013c38:	4618      	mov	r0, r3
 8013c3a:	3710      	adds	r7, #16
 8013c3c:	46bd      	mov	sp, r7
 8013c3e:	bd80      	pop	{r7, pc}
 8013c40:	080132a9 	.word	0x080132a9
 8013c44:	08013271 	.word	0x08013271

08013c48 <prvPhyStart>:

static BaseType_t prvPhyStart( ETH_HandleTypeDef * pxEthHandle,
                               NetworkInterface_t * pxInterface,
                               EthernetPhy_t * pxPhyObject )
{
 8013c48:	b580      	push	{r7, lr}
 8013c4a:	b086      	sub	sp, #24
 8013c4c:	af00      	add	r7, sp, #0
 8013c4e:	60f8      	str	r0, [r7, #12]
 8013c50:	60b9      	str	r1, [r7, #8]
 8013c52:	607a      	str	r2, [r7, #4]
    BaseType_t xResult = pdFALSE;
 8013c54:	2300      	movs	r3, #0
 8013c56:	617b      	str	r3, [r7, #20]

    if( prvGetPhyLinkStatus( pxInterface ) == pdFALSE )
 8013c58:	68b8      	ldr	r0, [r7, #8]
 8013c5a:	f7ff fb41 	bl	80132e0 <prvGetPhyLinkStatus>
 8013c5e:	4603      	mov	r3, r0
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d11a      	bne.n	8013c9a <prvPhyStart+0x52>
    {
        const PhyProperties_t xPhyProperties =
 8013c64:	2300      	movs	r3, #0
 8013c66:	613b      	str	r3, [r7, #16]
 8013c68:	2303      	movs	r3, #3
 8013c6a:	743b      	strb	r3, [r7, #16]
 8013c6c:	2303      	movs	r3, #3
 8013c6e:	747b      	strb	r3, [r7, #17]
 8013c70:	2303      	movs	r3, #3
 8013c72:	74bb      	strb	r3, [r7, #18]
        #if ipconfigIS_DISABLED( niEMAC_AUTO_NEGOTIATION )
            pxPhyObject->xPhyPreferences.ucSpeed = xPhyProperties.ucSpeed;
            pxPhyObject->xPhyPreferences.ucDuplex = xPhyProperties.ucDuplex;
        #endif

        if( xPhyConfigure( pxPhyObject, &xPhyProperties ) == 0 )
 8013c74:	f107 0310 	add.w	r3, r7, #16
 8013c78:	4619      	mov	r1, r3
 8013c7a:	6878      	ldr	r0, [r7, #4]
 8013c7c:	f7fe ff71 	bl	8012b62 <xPhyConfigure>
 8013c80:	4603      	mov	r3, r0
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d10b      	bne.n	8013c9e <prvPhyStart+0x56>
        {
            if( prvMacUpdateConfig( pxEthHandle, pxPhyObject ) != pdFALSE )
 8013c86:	6879      	ldr	r1, [r7, #4]
 8013c88:	68f8      	ldr	r0, [r7, #12]
 8013c8a:	f000 fa7f 	bl	801418c <prvMacUpdateConfig>
 8013c8e:	4603      	mov	r3, r0
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	d004      	beq.n	8013c9e <prvPhyStart+0x56>
            {
                xResult = pdTRUE;
 8013c94:	2301      	movs	r3, #1
 8013c96:	617b      	str	r3, [r7, #20]
 8013c98:	e001      	b.n	8013c9e <prvPhyStart+0x56>
            }
        }
    }
    else
    {
        xResult = pdTRUE;
 8013c9a:	2301      	movs	r3, #1
 8013c9c:	617b      	str	r3, [r7, #20]
    }

    return xResult;
 8013c9e:	697b      	ldr	r3, [r7, #20]
}
 8013ca0:	4618      	mov	r0, r3
 8013ca2:	3718      	adds	r7, #24
 8013ca4:	46bd      	mov	sp, r7
 8013ca6:	bd80      	pop	{r7, pc}

08013ca8 <prvCalcCrc32>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

/* Compute the CRC32 of the given MAC address as per IEEE 802.3 CRC32 */
static uint32_t prvCalcCrc32( const uint8_t * const pucMACAddr )
{
 8013ca8:	b480      	push	{r7}
 8013caa:	b089      	sub	sp, #36	@ 0x24
 8013cac:	af00      	add	r7, sp, #0
 8013cae:	6078      	str	r0, [r7, #4]
    uint32_t ulCRC32 = 0xFFFFFFFFU;
 8013cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8013cb4:	61fb      	str	r3, [r7, #28]

    uint32_t ucIndex;

    for( ucIndex = ipMAC_ADDRESS_LENGTH_BYTES; ucIndex > 0; --ucIndex )
 8013cb6:	2306      	movs	r3, #6
 8013cb8:	61bb      	str	r3, [r7, #24]
 8013cba:	e028      	b.n	8013d0e <prvCalcCrc32+0x66>
    {
        ulCRC32 ^= __RBIT( pucMACAddr[ ipMAC_ADDRESS_LENGTH_BYTES - ucIndex ] );
 8013cbc:	69bb      	ldr	r3, [r7, #24]
 8013cbe:	f1c3 0306 	rsb	r3, r3, #6
 8013cc2:	687a      	ldr	r2, [r7, #4]
 8013cc4:	4413      	add	r3, r2
 8013cc6:	781b      	ldrb	r3, [r3, #0]
 8013cc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013cca:	693b      	ldr	r3, [r7, #16]
 8013ccc:	fa93 f3a3 	rbit	r3, r3
 8013cd0:	60fb      	str	r3, [r7, #12]
  return result;
 8013cd2:	68fb      	ldr	r3, [r7, #12]
 8013cd4:	69fa      	ldr	r2, [r7, #28]
 8013cd6:	4053      	eors	r3, r2
 8013cd8:	61fb      	str	r3, [r7, #28]

        uint8_t ucJndex;

        for( ucJndex = 8; ucJndex > 0; --ucJndex )
 8013cda:	2308      	movs	r3, #8
 8013cdc:	75fb      	strb	r3, [r7, #23]
 8013cde:	e010      	b.n	8013d02 <prvCalcCrc32+0x5a>
        {
            if( ulCRC32 & 0x80000000U )
 8013ce0:	69fb      	ldr	r3, [r7, #28]
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	da07      	bge.n	8013cf6 <prvCalcCrc32+0x4e>
            {
                ulCRC32 <<= 1;
 8013ce6:	69fb      	ldr	r3, [r7, #28]
 8013ce8:	005b      	lsls	r3, r3, #1
 8013cea:	61fb      	str	r3, [r7, #28]
                ulCRC32 ^= niEMAC_CRC_POLY;
 8013cec:	69fa      	ldr	r2, [r7, #28]
 8013cee:	4b0d      	ldr	r3, [pc, #52]	@ (8013d24 <prvCalcCrc32+0x7c>)
 8013cf0:	4053      	eors	r3, r2
 8013cf2:	61fb      	str	r3, [r7, #28]
 8013cf4:	e002      	b.n	8013cfc <prvCalcCrc32+0x54>
            }
            else
            {
                ulCRC32 <<= 1;
 8013cf6:	69fb      	ldr	r3, [r7, #28]
 8013cf8:	005b      	lsls	r3, r3, #1
 8013cfa:	61fb      	str	r3, [r7, #28]
        for( ucJndex = 8; ucJndex > 0; --ucJndex )
 8013cfc:	7dfb      	ldrb	r3, [r7, #23]
 8013cfe:	3b01      	subs	r3, #1
 8013d00:	75fb      	strb	r3, [r7, #23]
 8013d02:	7dfb      	ldrb	r3, [r7, #23]
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d1eb      	bne.n	8013ce0 <prvCalcCrc32+0x38>
    for( ucIndex = ipMAC_ADDRESS_LENGTH_BYTES; ucIndex > 0; --ucIndex )
 8013d08:	69bb      	ldr	r3, [r7, #24]
 8013d0a:	3b01      	subs	r3, #1
 8013d0c:	61bb      	str	r3, [r7, #24]
 8013d0e:	69bb      	ldr	r3, [r7, #24]
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d1d3      	bne.n	8013cbc <prvCalcCrc32+0x14>
            }
        }
    }

    return ~ulCRC32;
 8013d14:	69fb      	ldr	r3, [r7, #28]
 8013d16:	43db      	mvns	r3, r3
}
 8013d18:	4618      	mov	r0, r3
 8013d1a:	3724      	adds	r7, #36	@ 0x24
 8013d1c:	46bd      	mov	sp, r7
 8013d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d22:	4770      	bx	lr
 8013d24:	04c11db7 	.word	0x04c11db7

08013d28 <prvGetMacHashIndex>:

/*---------------------------------------------------------------------------*/

static uint8_t prvGetMacHashIndex( const uint8_t * const pucMACAddr )
{
 8013d28:	b580      	push	{r7, lr}
 8013d2a:	b084      	sub	sp, #16
 8013d2c:	af00      	add	r7, sp, #0
 8013d2e:	6078      	str	r0, [r7, #4]
    const uint32_t ulHash = prvCalcCrc32( pucMACAddr );
 8013d30:	6878      	ldr	r0, [r7, #4]
 8013d32:	f7ff ffb9 	bl	8013ca8 <prvCalcCrc32>
 8013d36:	60f8      	str	r0, [r7, #12]
    const uint8_t ucHashIndex = ( ulHash >> 26 ) & 0x3FU;
 8013d38:	68fb      	ldr	r3, [r7, #12]
 8013d3a:	0e9b      	lsrs	r3, r3, #26
 8013d3c:	72fb      	strb	r3, [r7, #11]

    return ucHashIndex;
 8013d3e:	7afb      	ldrb	r3, [r7, #11]
}
 8013d40:	4618      	mov	r0, r3
 8013d42:	3710      	adds	r7, #16
 8013d44:	46bd      	mov	sp, r7
 8013d46:	bd80      	pop	{r7, pc}

08013d48 <prvHAL_ETH_SetDestMACAddrMatch>:

/* Needed since HAL Driver only provides source matching */
static void prvHAL_ETH_SetDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                            uint8_t ucIndex,
                                            const uint8_t * const pucMACAddr )
{
 8013d48:	b480      	push	{r7}
 8013d4a:	b08b      	sub	sp, #44	@ 0x2c
 8013d4c:	af00      	add	r7, sp, #0
 8013d4e:	60f8      	str	r0, [r7, #12]
 8013d50:	460b      	mov	r3, r1
 8013d52:	607a      	str	r2, [r7, #4]
 8013d54:	72fb      	strb	r3, [r7, #11]
    configASSERT( ucIndex < niEMAC_MAC_SRC_MATCH_COUNT );
 8013d56:	7afb      	ldrb	r3, [r7, #11]
 8013d58:	2b02      	cmp	r3, #2
 8013d5a:	d90d      	bls.n	8013d78 <prvHAL_ETH_SetDestMACAddrMatch+0x30>
	__asm volatile
 8013d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d60:	b672      	cpsid	i
 8013d62:	f383 8811 	msr	BASEPRI, r3
 8013d66:	f3bf 8f6f 	isb	sy
 8013d6a:	f3bf 8f4f 	dsb	sy
 8013d6e:	b662      	cpsie	i
 8013d70:	617b      	str	r3, [r7, #20]
}
 8013d72:	bf00      	nop
 8013d74:	bf00      	nop
 8013d76:	e7fd      	b.n	8013d74 <prvHAL_ETH_SetDestMACAddrMatch+0x2c>
    const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	3305      	adds	r3, #5
 8013d7c:	781b      	ldrb	r3, [r3, #0]
 8013d7e:	021b      	lsls	r3, r3, #8
 8013d80:	687a      	ldr	r2, [r7, #4]
 8013d82:	3204      	adds	r2, #4
 8013d84:	7812      	ldrb	r2, [r2, #0]
 8013d86:	4313      	orrs	r3, r2
 8013d88:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	3303      	adds	r3, #3
 8013d8e:	781b      	ldrb	r3, [r3, #0]
 8013d90:	061a      	lsls	r2, r3, #24
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	3302      	adds	r3, #2
 8013d96:	781b      	ldrb	r3, [r3, #0]
 8013d98:	041b      	lsls	r3, r3, #16
 8013d9a:	431a      	orrs	r2, r3
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	3301      	adds	r3, #1
 8013da0:	781b      	ldrb	r3, [r3, #0]
 8013da2:	021b      	lsls	r3, r3, #8
 8013da4:	4313      	orrs	r3, r2
 8013da6:	687a      	ldr	r2, [r7, #4]
 8013da8:	7812      	ldrb	r2, [r2, #0]
 8013daa:	4313      	orrs	r3, r2
 8013dac:	623b      	str	r3, [r7, #32]

    /* MACA0HR/MACA0LR reserved for the primary MAC-address. */
    const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	3348      	adds	r3, #72	@ 0x48
 8013db2:	461a      	mov	r2, r3
 8013db4:	7afb      	ldrb	r3, [r7, #11]
 8013db6:	00db      	lsls	r3, r3, #3
 8013db8:	4413      	add	r3, r2
 8013dba:	61fb      	str	r3, [r7, #28]
    const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	334c      	adds	r3, #76	@ 0x4c
 8013dc0:	461a      	mov	r2, r3
 8013dc2:	7afb      	ldrb	r3, [r7, #11]
 8013dc4:	00db      	lsls	r3, r3, #3
 8013dc6:	4413      	add	r3, r2
 8013dc8:	61bb      	str	r3, [r7, #24]
    ( *( __IO uint32_t * ) ulMacRegHigh ) = ETH_MACA1HR_AE | ulMacAddrHigh;
 8013dca:	69fb      	ldr	r3, [r7, #28]
 8013dcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013dce:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8013dd2:	601a      	str	r2, [r3, #0]
    ( *( __IO uint32_t * ) ulMacRegLow ) = ulMacAddrLow;
 8013dd4:	69bb      	ldr	r3, [r7, #24]
 8013dd6:	6a3a      	ldr	r2, [r7, #32]
 8013dd8:	601a      	str	r2, [r3, #0]
}
 8013dda:	bf00      	nop
 8013ddc:	372c      	adds	r7, #44	@ 0x2c
 8013dde:	46bd      	mov	sp, r7
 8013de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de4:	4770      	bx	lr

08013de6 <prvHAL_ETH_ClearDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static void prvHAL_ETH_ClearDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                              uint8_t ucIndex )
{
 8013de6:	b480      	push	{r7}
 8013de8:	b087      	sub	sp, #28
 8013dea:	af00      	add	r7, sp, #0
 8013dec:	6078      	str	r0, [r7, #4]
 8013dee:	460b      	mov	r3, r1
 8013df0:	70fb      	strb	r3, [r7, #3]
    configASSERT( ucIndex < niEMAC_MAC_SRC_MATCH_COUNT );
 8013df2:	78fb      	ldrb	r3, [r7, #3]
 8013df4:	2b02      	cmp	r3, #2
 8013df6:	d90d      	bls.n	8013e14 <prvHAL_ETH_ClearDestMACAddrMatch+0x2e>
	__asm volatile
 8013df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013dfc:	b672      	cpsid	i
 8013dfe:	f383 8811 	msr	BASEPRI, r3
 8013e02:	f3bf 8f6f 	isb	sy
 8013e06:	f3bf 8f4f 	dsb	sy
 8013e0a:	b662      	cpsie	i
 8013e0c:	60fb      	str	r3, [r7, #12]
}
 8013e0e:	bf00      	nop
 8013e10:	bf00      	nop
 8013e12:	e7fd      	b.n	8013e10 <prvHAL_ETH_ClearDestMACAddrMatch+0x2a>
    const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	3348      	adds	r3, #72	@ 0x48
 8013e18:	461a      	mov	r2, r3
 8013e1a:	78fb      	ldrb	r3, [r7, #3]
 8013e1c:	00db      	lsls	r3, r3, #3
 8013e1e:	4413      	add	r3, r2
 8013e20:	617b      	str	r3, [r7, #20]
    const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	334c      	adds	r3, #76	@ 0x4c
 8013e26:	461a      	mov	r2, r3
 8013e28:	78fb      	ldrb	r3, [r7, #3]
 8013e2a:	00db      	lsls	r3, r3, #3
 8013e2c:	4413      	add	r3, r2
 8013e2e:	613b      	str	r3, [r7, #16]
    ( *( __IO uint32_t * ) ulMacRegHigh ) = 0U;
 8013e30:	697b      	ldr	r3, [r7, #20]
 8013e32:	2200      	movs	r2, #0
 8013e34:	601a      	str	r2, [r3, #0]
    ( *( __IO uint32_t * ) ulMacRegLow ) = 0U;
 8013e36:	693b      	ldr	r3, [r7, #16]
 8013e38:	2200      	movs	r2, #0
 8013e3a:	601a      	str	r2, [r3, #0]
}
 8013e3c:	bf00      	nop
 8013e3e:	371c      	adds	r7, #28
 8013e40:	46bd      	mov	sp, r7
 8013e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e46:	4770      	bx	lr

08013e48 <prvAddDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvAddDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                          const uint8_t * const pucMACAddr )
{
 8013e48:	b480      	push	{r7}
 8013e4a:	b089      	sub	sp, #36	@ 0x24
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	6078      	str	r0, [r7, #4]
 8013e50:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8013e52:	2300      	movs	r3, #0
 8013e54:	61fb      	str	r3, [r7, #28]

    uint8_t ucIndex;

    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8013e56:	2300      	movs	r3, #0
 8013e58:	76fb      	strb	r3, [r7, #27]
 8013e5a:	e04e      	b.n	8013efa <prvAddDestMACAddrMatch+0xb2>
    {
        if( ucSrcMatchCounters[ ucIndex ] > 0U )
 8013e5c:	7efb      	ldrb	r3, [r7, #27]
 8013e5e:	4a2c      	ldr	r2, [pc, #176]	@ (8013f10 <prvAddDestMACAddrMatch+0xc8>)
 8013e60:	5cd3      	ldrb	r3, [r2, r3]
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d03f      	beq.n	8013ee6 <prvAddDestMACAddrMatch+0x9e>
        {
            /* ETH_MACA1HR_MBC - Group Address Filtering */
            const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	3348      	adds	r3, #72	@ 0x48
 8013e6a:	461a      	mov	r2, r3
 8013e6c:	7efb      	ldrb	r3, [r7, #27]
 8013e6e:	00db      	lsls	r3, r3, #3
 8013e70:	4413      	add	r3, r2
 8013e72:	617b      	str	r3, [r7, #20]
            const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	334c      	adds	r3, #76	@ 0x4c
 8013e78:	461a      	mov	r2, r3
 8013e7a:	7efb      	ldrb	r3, [r7, #27]
 8013e7c:	00db      	lsls	r3, r3, #3
 8013e7e:	4413      	add	r3, r2
 8013e80:	613b      	str	r3, [r7, #16]

            const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 8013e82:	683b      	ldr	r3, [r7, #0]
 8013e84:	3305      	adds	r3, #5
 8013e86:	781b      	ldrb	r3, [r3, #0]
 8013e88:	021b      	lsls	r3, r3, #8
 8013e8a:	683a      	ldr	r2, [r7, #0]
 8013e8c:	3204      	adds	r2, #4
 8013e8e:	7812      	ldrb	r2, [r2, #0]
 8013e90:	4313      	orrs	r3, r2
 8013e92:	60fb      	str	r3, [r7, #12]
            const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 8013e94:	683b      	ldr	r3, [r7, #0]
 8013e96:	3303      	adds	r3, #3
 8013e98:	781b      	ldrb	r3, [r3, #0]
 8013e9a:	061a      	lsls	r2, r3, #24
 8013e9c:	683b      	ldr	r3, [r7, #0]
 8013e9e:	3302      	adds	r3, #2
 8013ea0:	781b      	ldrb	r3, [r3, #0]
 8013ea2:	041b      	lsls	r3, r3, #16
 8013ea4:	431a      	orrs	r2, r3
 8013ea6:	683b      	ldr	r3, [r7, #0]
 8013ea8:	3301      	adds	r3, #1
 8013eaa:	781b      	ldrb	r3, [r3, #0]
 8013eac:	021b      	lsls	r3, r3, #8
 8013eae:	4313      	orrs	r3, r2
 8013eb0:	683a      	ldr	r2, [r7, #0]
 8013eb2:	7812      	ldrb	r2, [r2, #0]
 8013eb4:	4313      	orrs	r3, r2
 8013eb6:	60bb      	str	r3, [r7, #8]

            if( ( ulMacRegHigh == ulMacAddrHigh ) && ( ulMacRegLow == ulMacAddrLow ) )
 8013eb8:	697a      	ldr	r2, [r7, #20]
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	429a      	cmp	r2, r3
 8013ebe:	d119      	bne.n	8013ef4 <prvAddDestMACAddrMatch+0xac>
 8013ec0:	693a      	ldr	r2, [r7, #16]
 8013ec2:	68bb      	ldr	r3, [r7, #8]
 8013ec4:	429a      	cmp	r2, r3
 8013ec6:	d115      	bne.n	8013ef4 <prvAddDestMACAddrMatch+0xac>
            {
                if( ucSrcMatchCounters[ ucIndex ] < UINT8_MAX )
 8013ec8:	7efb      	ldrb	r3, [r7, #27]
 8013eca:	4a11      	ldr	r2, [pc, #68]	@ (8013f10 <prvAddDestMACAddrMatch+0xc8>)
 8013ecc:	5cd3      	ldrb	r3, [r2, r3]
 8013ece:	2bff      	cmp	r3, #255	@ 0xff
 8013ed0:	d006      	beq.n	8013ee0 <prvAddDestMACAddrMatch+0x98>
                {
                    ++( ucSrcMatchCounters[ ucIndex ] );
 8013ed2:	7efb      	ldrb	r3, [r7, #27]
 8013ed4:	4a0e      	ldr	r2, [pc, #56]	@ (8013f10 <prvAddDestMACAddrMatch+0xc8>)
 8013ed6:	5cd2      	ldrb	r2, [r2, r3]
 8013ed8:	3201      	adds	r2, #1
 8013eda:	b2d1      	uxtb	r1, r2
 8013edc:	4a0c      	ldr	r2, [pc, #48]	@ (8013f10 <prvAddDestMACAddrMatch+0xc8>)
 8013ede:	54d1      	strb	r1, [r2, r3]
                }

                xResult = pdTRUE;
 8013ee0:	2301      	movs	r3, #1
 8013ee2:	61fb      	str	r3, [r7, #28]
                break;
 8013ee4:	e00c      	b.n	8013f00 <prvAddDestMACAddrMatch+0xb8>
            }
        }
        else if( uxMACEntryIndex > niEMAC_MAC_SRC_MATCH_COUNT )
 8013ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8013f14 <prvAddDestMACAddrMatch+0xcc>)
 8013ee8:	781b      	ldrb	r3, [r3, #0]
 8013eea:	2b03      	cmp	r3, #3
 8013eec:	d902      	bls.n	8013ef4 <prvAddDestMACAddrMatch+0xac>
        {
            uxMACEntryIndex = niEMAC_MAC_SRC_MATCH_COUNT;
 8013eee:	4b09      	ldr	r3, [pc, #36]	@ (8013f14 <prvAddDestMACAddrMatch+0xcc>)
 8013ef0:	2203      	movs	r2, #3
 8013ef2:	701a      	strb	r2, [r3, #0]
    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8013ef4:	7efb      	ldrb	r3, [r7, #27]
 8013ef6:	3301      	adds	r3, #1
 8013ef8:	76fb      	strb	r3, [r7, #27]
 8013efa:	7efb      	ldrb	r3, [r7, #27]
 8013efc:	2b02      	cmp	r3, #2
 8013efe:	d9ad      	bls.n	8013e5c <prvAddDestMACAddrMatch+0x14>
        }
    }

    return xResult;
 8013f00:	69fb      	ldr	r3, [r7, #28]
}
 8013f02:	4618      	mov	r0, r3
 8013f04:	3724      	adds	r7, #36	@ 0x24
 8013f06:	46bd      	mov	sp, r7
 8013f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f0c:	4770      	bx	lr
 8013f0e:	bf00      	nop
 8013f10:	20003380 	.word	0x20003380
 8013f14:	20003383 	.word	0x20003383

08013f18 <prvRemoveDestMACAddrMatch>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvRemoveDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                             const uint8_t * const pucMACAddr )
{
 8013f18:	b580      	push	{r7, lr}
 8013f1a:	b088      	sub	sp, #32
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
 8013f20:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8013f22:	2300      	movs	r3, #0
 8013f24:	61fb      	str	r3, [r7, #28]

    uint8_t ucIndex;

    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8013f26:	2300      	movs	r3, #0
 8013f28:	76fb      	strb	r3, [r7, #27]
 8013f2a:	e050      	b.n	8013fce <prvRemoveDestMACAddrMatch+0xb6>
    {
        if( ucSrcMatchCounters[ ucIndex ] > 0U )
 8013f2c:	7efb      	ldrb	r3, [r7, #27]
 8013f2e:	4a2c      	ldr	r2, [pc, #176]	@ (8013fe0 <prvRemoveDestMACAddrMatch+0xc8>)
 8013f30:	5cd3      	ldrb	r3, [r2, r3]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d048      	beq.n	8013fc8 <prvRemoveDestMACAddrMatch+0xb0>
        {
            /* ETH_MACA1HR_MBC - Group Address Filtering */
            const uint32_t ulMacRegHigh = ( ( uint32_t ) &( pxEthInstance->MACA1HR ) + ( 8 * ucIndex ) );
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	3348      	adds	r3, #72	@ 0x48
 8013f3a:	461a      	mov	r2, r3
 8013f3c:	7efb      	ldrb	r3, [r7, #27]
 8013f3e:	00db      	lsls	r3, r3, #3
 8013f40:	4413      	add	r3, r2
 8013f42:	617b      	str	r3, [r7, #20]
            const uint32_t ulMacRegLow = ( ( uint32_t ) &( pxEthInstance->MACA1LR ) + ( 8 * ucIndex ) );
 8013f44:	687b      	ldr	r3, [r7, #4]
 8013f46:	334c      	adds	r3, #76	@ 0x4c
 8013f48:	461a      	mov	r2, r3
 8013f4a:	7efb      	ldrb	r3, [r7, #27]
 8013f4c:	00db      	lsls	r3, r3, #3
 8013f4e:	4413      	add	r3, r2
 8013f50:	613b      	str	r3, [r7, #16]

            const uint32_t ulMacAddrHigh = ( pucMACAddr[ 5 ] << 8 ) | ( pucMACAddr[ 4 ] );
 8013f52:	683b      	ldr	r3, [r7, #0]
 8013f54:	3305      	adds	r3, #5
 8013f56:	781b      	ldrb	r3, [r3, #0]
 8013f58:	021b      	lsls	r3, r3, #8
 8013f5a:	683a      	ldr	r2, [r7, #0]
 8013f5c:	3204      	adds	r2, #4
 8013f5e:	7812      	ldrb	r2, [r2, #0]
 8013f60:	4313      	orrs	r3, r2
 8013f62:	60fb      	str	r3, [r7, #12]
            const uint32_t ulMacAddrLow = ( pucMACAddr[ 3 ] << 24 ) | ( pucMACAddr[ 2 ] << 16 ) | ( pucMACAddr[ 1 ] << 8 ) | ( pucMACAddr[ 0 ] );
 8013f64:	683b      	ldr	r3, [r7, #0]
 8013f66:	3303      	adds	r3, #3
 8013f68:	781b      	ldrb	r3, [r3, #0]
 8013f6a:	061a      	lsls	r2, r3, #24
 8013f6c:	683b      	ldr	r3, [r7, #0]
 8013f6e:	3302      	adds	r3, #2
 8013f70:	781b      	ldrb	r3, [r3, #0]
 8013f72:	041b      	lsls	r3, r3, #16
 8013f74:	431a      	orrs	r2, r3
 8013f76:	683b      	ldr	r3, [r7, #0]
 8013f78:	3301      	adds	r3, #1
 8013f7a:	781b      	ldrb	r3, [r3, #0]
 8013f7c:	021b      	lsls	r3, r3, #8
 8013f7e:	4313      	orrs	r3, r2
 8013f80:	683a      	ldr	r2, [r7, #0]
 8013f82:	7812      	ldrb	r2, [r2, #0]
 8013f84:	4313      	orrs	r3, r2
 8013f86:	60bb      	str	r3, [r7, #8]

            if( ( ulMacRegHigh == ulMacAddrHigh ) && ( ulMacRegLow == ulMacAddrLow ) )
 8013f88:	697a      	ldr	r2, [r7, #20]
 8013f8a:	68fb      	ldr	r3, [r7, #12]
 8013f8c:	429a      	cmp	r2, r3
 8013f8e:	d11b      	bne.n	8013fc8 <prvRemoveDestMACAddrMatch+0xb0>
 8013f90:	693a      	ldr	r2, [r7, #16]
 8013f92:	68bb      	ldr	r3, [r7, #8]
 8013f94:	429a      	cmp	r2, r3
 8013f96:	d117      	bne.n	8013fc8 <prvRemoveDestMACAddrMatch+0xb0>
            {
                if( ucSrcMatchCounters[ ucIndex ] < UINT8_MAX )
 8013f98:	7efb      	ldrb	r3, [r7, #27]
 8013f9a:	4a11      	ldr	r2, [pc, #68]	@ (8013fe0 <prvRemoveDestMACAddrMatch+0xc8>)
 8013f9c:	5cd3      	ldrb	r3, [r2, r3]
 8013f9e:	2bff      	cmp	r3, #255	@ 0xff
 8013fa0:	d00f      	beq.n	8013fc2 <prvRemoveDestMACAddrMatch+0xaa>
                {
                    if( --( ucSrcMatchCounters[ ucIndex ] ) == 0 )
 8013fa2:	7efb      	ldrb	r3, [r7, #27]
 8013fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8013fe0 <prvRemoveDestMACAddrMatch+0xc8>)
 8013fa6:	5cd2      	ldrb	r2, [r2, r3]
 8013fa8:	3a01      	subs	r2, #1
 8013faa:	b2d1      	uxtb	r1, r2
 8013fac:	4a0c      	ldr	r2, [pc, #48]	@ (8013fe0 <prvRemoveDestMACAddrMatch+0xc8>)
 8013fae:	54d1      	strb	r1, [r2, r3]
 8013fb0:	4a0b      	ldr	r2, [pc, #44]	@ (8013fe0 <prvRemoveDestMACAddrMatch+0xc8>)
 8013fb2:	5cd3      	ldrb	r3, [r2, r3]
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d104      	bne.n	8013fc2 <prvRemoveDestMACAddrMatch+0xaa>
                    {
                        prvHAL_ETH_ClearDestMACAddrMatch( pxEthInstance, ucIndex );
 8013fb8:	7efb      	ldrb	r3, [r7, #27]
 8013fba:	4619      	mov	r1, r3
 8013fbc:	6878      	ldr	r0, [r7, #4]
 8013fbe:	f7ff ff12 	bl	8013de6 <prvHAL_ETH_ClearDestMACAddrMatch>
                    }
                }

                xResult = pdTRUE;
 8013fc2:	2301      	movs	r3, #1
 8013fc4:	61fb      	str	r3, [r7, #28]
                break;
 8013fc6:	e005      	b.n	8013fd4 <prvRemoveDestMACAddrMatch+0xbc>
    for( ucIndex = 0; ucIndex < niEMAC_MAC_SRC_MATCH_COUNT; ++ucIndex )
 8013fc8:	7efb      	ldrb	r3, [r7, #27]
 8013fca:	3301      	adds	r3, #1
 8013fcc:	76fb      	strb	r3, [r7, #27]
 8013fce:	7efb      	ldrb	r3, [r7, #27]
 8013fd0:	2b02      	cmp	r3, #2
 8013fd2:	d9ab      	bls.n	8013f2c <prvRemoveDestMACAddrMatch+0x14>
            }
        }
    }

    return xResult;
 8013fd4:	69fb      	ldr	r3, [r7, #28]
}
 8013fd6:	4618      	mov	r0, r3
 8013fd8:	3720      	adds	r7, #32
 8013fda:	46bd      	mov	sp, r7
 8013fdc:	bd80      	pop	{r7, pc}
 8013fde:	bf00      	nop
 8013fe0:	20003380 	.word	0x20003380

08013fe4 <prvSetNewDestMACAddrMatch>:
/*---------------------------------------------------------------------------*/

static BaseType_t prvSetNewDestMACAddrMatch( ETH_TypeDef * const pxEthInstance,
                                             uint8_t ucHashIndex,
                                             const uint8_t * const pucMACAddr )
{
 8013fe4:	b580      	push	{r7, lr}
 8013fe6:	b086      	sub	sp, #24
 8013fe8:	af00      	add	r7, sp, #0
 8013fea:	60f8      	str	r0, [r7, #12]
 8013fec:	460b      	mov	r3, r1
 8013fee:	607a      	str	r2, [r7, #4]
 8013ff0:	72fb      	strb	r3, [r7, #11]
    BaseType_t xResult = pdFALSE;
 8013ff2:	2300      	movs	r3, #0
 8013ff4:	617b      	str	r3, [r7, #20]

    if( uxMACEntryIndex < niEMAC_MAC_SRC_MATCH_COUNT )
 8013ff6:	4b10      	ldr	r3, [pc, #64]	@ (8014038 <prvSetNewDestMACAddrMatch+0x54>)
 8013ff8:	781b      	ldrb	r3, [r3, #0]
 8013ffa:	2b02      	cmp	r3, #2
 8013ffc:	d817      	bhi.n	801402e <prvSetNewDestMACAddrMatch+0x4a>
    {
        if( ucAddrHashCounters[ ucHashIndex ] == 0U )
 8013ffe:	7afb      	ldrb	r3, [r7, #11]
 8014000:	4a0e      	ldr	r2, [pc, #56]	@ (801403c <prvSetNewDestMACAddrMatch+0x58>)
 8014002:	5cd3      	ldrb	r3, [r2, r3]
 8014004:	2b00      	cmp	r3, #0
 8014006:	d112      	bne.n	801402e <prvSetNewDestMACAddrMatch+0x4a>
        {
            prvHAL_ETH_SetDestMACAddrMatch( pxEthInstance, uxMACEntryIndex, pucMACAddr );
 8014008:	4b0b      	ldr	r3, [pc, #44]	@ (8014038 <prvSetNewDestMACAddrMatch+0x54>)
 801400a:	781b      	ldrb	r3, [r3, #0]
 801400c:	687a      	ldr	r2, [r7, #4]
 801400e:	4619      	mov	r1, r3
 8014010:	68f8      	ldr	r0, [r7, #12]
 8014012:	f7ff fe99 	bl	8013d48 <prvHAL_ETH_SetDestMACAddrMatch>
            ucSrcMatchCounters[ uxMACEntryIndex++ ] = 1U;
 8014016:	4b08      	ldr	r3, [pc, #32]	@ (8014038 <prvSetNewDestMACAddrMatch+0x54>)
 8014018:	781b      	ldrb	r3, [r3, #0]
 801401a:	1c5a      	adds	r2, r3, #1
 801401c:	b2d1      	uxtb	r1, r2
 801401e:	4a06      	ldr	r2, [pc, #24]	@ (8014038 <prvSetNewDestMACAddrMatch+0x54>)
 8014020:	7011      	strb	r1, [r2, #0]
 8014022:	461a      	mov	r2, r3
 8014024:	4b06      	ldr	r3, [pc, #24]	@ (8014040 <prvSetNewDestMACAddrMatch+0x5c>)
 8014026:	2101      	movs	r1, #1
 8014028:	5499      	strb	r1, [r3, r2]
            xResult = pdTRUE;
 801402a:	2301      	movs	r3, #1
 801402c:	617b      	str	r3, [r7, #20]
        }
    }

    return xResult;
 801402e:	697b      	ldr	r3, [r7, #20]
}
 8014030:	4618      	mov	r0, r3
 8014032:	3718      	adds	r7, #24
 8014034:	46bd      	mov	sp, r7
 8014036:	bd80      	pop	{r7, pc}
 8014038:	20003383 	.word	0x20003383
 801403c:	2000338c 	.word	0x2000338c
 8014040:	20003380 	.word	0x20003380

08014044 <prvAddDestMACAddrHash>:

/*---------------------------------------------------------------------------*/

static void prvAddDestMACAddrHash( ETH_HandleTypeDef * pxEthHandle,
                                   uint8_t ucHashIndex )
{
 8014044:	b580      	push	{r7, lr}
 8014046:	b082      	sub	sp, #8
 8014048:	af00      	add	r7, sp, #0
 801404a:	6078      	str	r0, [r7, #4]
 801404c:	460b      	mov	r3, r1
 801404e:	70fb      	strb	r3, [r7, #3]
    if( ucAddrHashCounters[ ucHashIndex ] == 0 )
 8014050:	78fb      	ldrb	r3, [r7, #3]
 8014052:	4a19      	ldr	r2, [pc, #100]	@ (80140b8 <prvAddDestMACAddrHash+0x74>)
 8014054:	5cd3      	ldrb	r3, [r2, r3]
 8014056:	2b00      	cmp	r3, #0
 8014058:	d11d      	bne.n	8014096 <prvAddDestMACAddrHash+0x52>
    {
        if( ucHashIndex & 0x20U )
 801405a:	78fb      	ldrb	r3, [r7, #3]
 801405c:	f003 0320 	and.w	r3, r3, #32
 8014060:	2b00      	cmp	r3, #0
 8014062:	d00b      	beq.n	801407c <prvAddDestMACAddrHash+0x38>
        {
            ulHashTable[ 1 ] |= ( 1U << ( ucHashIndex & 0x1FU ) );
 8014064:	4b15      	ldr	r3, [pc, #84]	@ (80140bc <prvAddDestMACAddrHash+0x78>)
 8014066:	685a      	ldr	r2, [r3, #4]
 8014068:	78fb      	ldrb	r3, [r7, #3]
 801406a:	f003 031f 	and.w	r3, r3, #31
 801406e:	2101      	movs	r1, #1
 8014070:	fa01 f303 	lsl.w	r3, r1, r3
 8014074:	4313      	orrs	r3, r2
 8014076:	4a11      	ldr	r2, [pc, #68]	@ (80140bc <prvAddDestMACAddrHash+0x78>)
 8014078:	6053      	str	r3, [r2, #4]
 801407a:	e008      	b.n	801408e <prvAddDestMACAddrHash+0x4a>
        }
        else
        {
            ulHashTable[ 0 ] |= ( 1U << ucHashIndex );
 801407c:	4b0f      	ldr	r3, [pc, #60]	@ (80140bc <prvAddDestMACAddrHash+0x78>)
 801407e:	681a      	ldr	r2, [r3, #0]
 8014080:	78fb      	ldrb	r3, [r7, #3]
 8014082:	2101      	movs	r1, #1
 8014084:	fa01 f303 	lsl.w	r3, r1, r3
 8014088:	4313      	orrs	r3, r2
 801408a:	4a0c      	ldr	r2, [pc, #48]	@ (80140bc <prvAddDestMACAddrHash+0x78>)
 801408c:	6013      	str	r3, [r2, #0]
        }

        HAL_ETH_SetHashTable( pxEthHandle, ulHashTable );
 801408e:	490b      	ldr	r1, [pc, #44]	@ (80140bc <prvAddDestMACAddrHash+0x78>)
 8014090:	6878      	ldr	r0, [r7, #4]
 8014092:	f7ef f9da 	bl	800344a <HAL_ETH_SetHashTable>
    }

    if( ucAddrHashCounters[ ucHashIndex ] < UINT8_MAX )
 8014096:	78fb      	ldrb	r3, [r7, #3]
 8014098:	4a07      	ldr	r2, [pc, #28]	@ (80140b8 <prvAddDestMACAddrHash+0x74>)
 801409a:	5cd3      	ldrb	r3, [r2, r3]
 801409c:	2bff      	cmp	r3, #255	@ 0xff
 801409e:	d006      	beq.n	80140ae <prvAddDestMACAddrHash+0x6a>
    {
        ++( ucAddrHashCounters[ ucHashIndex ] );
 80140a0:	78fb      	ldrb	r3, [r7, #3]
 80140a2:	4a05      	ldr	r2, [pc, #20]	@ (80140b8 <prvAddDestMACAddrHash+0x74>)
 80140a4:	5cd2      	ldrb	r2, [r2, r3]
 80140a6:	3201      	adds	r2, #1
 80140a8:	b2d1      	uxtb	r1, r2
 80140aa:	4a03      	ldr	r2, [pc, #12]	@ (80140b8 <prvAddDestMACAddrHash+0x74>)
 80140ac:	54d1      	strb	r1, [r2, r3]
    }
}
 80140ae:	bf00      	nop
 80140b0:	3708      	adds	r7, #8
 80140b2:	46bd      	mov	sp, r7
 80140b4:	bd80      	pop	{r7, pc}
 80140b6:	bf00      	nop
 80140b8:	2000338c 	.word	0x2000338c
 80140bc:	20003384 	.word	0x20003384

080140c0 <prvRemoveDestMACAddrHash>:

/*---------------------------------------------------------------------------*/

static void prvRemoveDestMACAddrHash( ETH_HandleTypeDef * pxEthHandle,
                                      const uint8_t * const pucMACAddr )
{
 80140c0:	b580      	push	{r7, lr}
 80140c2:	b084      	sub	sp, #16
 80140c4:	af00      	add	r7, sp, #0
 80140c6:	6078      	str	r0, [r7, #4]
 80140c8:	6039      	str	r1, [r7, #0]
    const uint8_t ucHashIndex = prvGetMacHashIndex( pucMACAddr );
 80140ca:	6838      	ldr	r0, [r7, #0]
 80140cc:	f7ff fe2c 	bl	8013d28 <prvGetMacHashIndex>
 80140d0:	4603      	mov	r3, r0
 80140d2:	73fb      	strb	r3, [r7, #15]

    if( ucAddrHashCounters[ ucHashIndex ] > 0U )
 80140d4:	7bfb      	ldrb	r3, [r7, #15]
 80140d6:	4a1c      	ldr	r2, [pc, #112]	@ (8014148 <prvRemoveDestMACAddrHash+0x88>)
 80140d8:	5cd3      	ldrb	r3, [r2, r3]
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d02f      	beq.n	801413e <prvRemoveDestMACAddrHash+0x7e>
    {
        if( ucAddrHashCounters[ ucHashIndex ] < UINT8_MAX )
 80140de:	7bfb      	ldrb	r3, [r7, #15]
 80140e0:	4a19      	ldr	r2, [pc, #100]	@ (8014148 <prvRemoveDestMACAddrHash+0x88>)
 80140e2:	5cd3      	ldrb	r3, [r2, r3]
 80140e4:	2bff      	cmp	r3, #255	@ 0xff
 80140e6:	d02a      	beq.n	801413e <prvRemoveDestMACAddrHash+0x7e>
        {
            if( --( ucAddrHashCounters[ ucHashIndex ] ) == 0 )
 80140e8:	7bfb      	ldrb	r3, [r7, #15]
 80140ea:	4a17      	ldr	r2, [pc, #92]	@ (8014148 <prvRemoveDestMACAddrHash+0x88>)
 80140ec:	5cd2      	ldrb	r2, [r2, r3]
 80140ee:	3a01      	subs	r2, #1
 80140f0:	b2d1      	uxtb	r1, r2
 80140f2:	4a15      	ldr	r2, [pc, #84]	@ (8014148 <prvRemoveDestMACAddrHash+0x88>)
 80140f4:	54d1      	strb	r1, [r2, r3]
 80140f6:	4a14      	ldr	r2, [pc, #80]	@ (8014148 <prvRemoveDestMACAddrHash+0x88>)
 80140f8:	5cd3      	ldrb	r3, [r2, r3]
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d11f      	bne.n	801413e <prvRemoveDestMACAddrHash+0x7e>
            {
                if( ucHashIndex & 0x20U )
 80140fe:	7bfb      	ldrb	r3, [r7, #15]
 8014100:	f003 0320 	and.w	r3, r3, #32
 8014104:	2b00      	cmp	r3, #0
 8014106:	d00c      	beq.n	8014122 <prvRemoveDestMACAddrHash+0x62>
                {
                    ulHashTable[ 1 ] &= ~( 1U << ( ucHashIndex & 0x1FU ) );
 8014108:	4b10      	ldr	r3, [pc, #64]	@ (801414c <prvRemoveDestMACAddrHash+0x8c>)
 801410a:	685a      	ldr	r2, [r3, #4]
 801410c:	7bfb      	ldrb	r3, [r7, #15]
 801410e:	f003 031f 	and.w	r3, r3, #31
 8014112:	2101      	movs	r1, #1
 8014114:	fa01 f303 	lsl.w	r3, r1, r3
 8014118:	43db      	mvns	r3, r3
 801411a:	4013      	ands	r3, r2
 801411c:	4a0b      	ldr	r2, [pc, #44]	@ (801414c <prvRemoveDestMACAddrHash+0x8c>)
 801411e:	6053      	str	r3, [r2, #4]
 8014120:	e009      	b.n	8014136 <prvRemoveDestMACAddrHash+0x76>
                }
                else
                {
                    ulHashTable[ 0 ] &= ~( 1U << ucHashIndex );
 8014122:	4b0a      	ldr	r3, [pc, #40]	@ (801414c <prvRemoveDestMACAddrHash+0x8c>)
 8014124:	681a      	ldr	r2, [r3, #0]
 8014126:	7bfb      	ldrb	r3, [r7, #15]
 8014128:	2101      	movs	r1, #1
 801412a:	fa01 f303 	lsl.w	r3, r1, r3
 801412e:	43db      	mvns	r3, r3
 8014130:	4013      	ands	r3, r2
 8014132:	4a06      	ldr	r2, [pc, #24]	@ (801414c <prvRemoveDestMACAddrHash+0x8c>)
 8014134:	6013      	str	r3, [r2, #0]
                }

                HAL_ETH_SetHashTable( pxEthHandle, ulHashTable );
 8014136:	4905      	ldr	r1, [pc, #20]	@ (801414c <prvRemoveDestMACAddrHash+0x8c>)
 8014138:	6878      	ldr	r0, [r7, #4]
 801413a:	f7ef f986 	bl	800344a <HAL_ETH_SetHashTable>
            }
        }
    }
}
 801413e:	bf00      	nop
 8014140:	3710      	adds	r7, #16
 8014142:	46bd      	mov	sp, r7
 8014144:	bd80      	pop	{r7, pc}
 8014146:	bf00      	nop
 8014148:	2000338c 	.word	0x2000338c
 801414c:	20003384 	.word	0x20003384

08014150 <prvReleaseTxPacket>:
/*                              EMAC Helpers                                 */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

static void prvReleaseTxPacket( ETH_HandleTypeDef * pxEthHandle )
{
 8014150:	b580      	push	{r7, lr}
 8014152:	b082      	sub	sp, #8
 8014154:	af00      	add	r7, sp, #0
 8014156:	6078      	str	r0, [r7, #4]
    if( xSemaphoreTake( xTxMutex, pdMS_TO_TICKS( niEMAC_TX_MAX_BLOCK_TIME_MS ) ) != pdFALSE )
 8014158:	4b0b      	ldr	r3, [pc, #44]	@ (8014188 <prvReleaseTxPacket+0x38>)
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	2114      	movs	r1, #20
 801415e:	4618      	mov	r0, r3
 8014160:	f001 faa8 	bl	80156b4 <xQueueSemaphoreTake>
 8014164:	4603      	mov	r3, r0
 8014166:	2b00      	cmp	r3, #0
 8014168:	d009      	beq.n	801417e <prvReleaseTxPacket+0x2e>
    {
        ( void ) HAL_ETH_ReleaseTxPacket( pxEthHandle );
 801416a:	6878      	ldr	r0, [r7, #4]
 801416c:	f7ee fc79 	bl	8002a62 <HAL_ETH_ReleaseTxPacket>
        ( void ) xSemaphoreGive( xTxMutex );
 8014170:	4b05      	ldr	r3, [pc, #20]	@ (8014188 <prvReleaseTxPacket+0x38>)
 8014172:	6818      	ldr	r0, [r3, #0]
 8014174:	2300      	movs	r3, #0
 8014176:	2200      	movs	r2, #0
 8014178:	2100      	movs	r1, #0
 801417a:	f001 f805 	bl	8015188 <xQueueGenericSend>

    /* while( ETH_TX_DESC_CNT - uxQueueMessagesWaiting( ( QueueHandle_t ) xTxDescSem ) > pxEthHandle->TxDescList.BuffersInUse )
     * {
     *  ( void ) xSemaphoreGive( xTxDescSem );
     * } */
}
 801417e:	bf00      	nop
 8014180:	3708      	adds	r7, #8
 8014182:	46bd      	mov	sp, r7
 8014184:	bd80      	pop	{r7, pc}
 8014186:	bf00      	nop
 8014188:	20003370 	.word	0x20003370

0801418c <prvMacUpdateConfig>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvMacUpdateConfig( ETH_HandleTypeDef * pxEthHandle,
                                      EthernetPhy_t * pxPhyObject )
{
 801418c:	b580      	push	{r7, lr}
 801418e:	b09c      	sub	sp, #112	@ 0x70
 8014190:	af00      	add	r7, sp, #0
 8014192:	6078      	str	r0, [r7, #4]
 8014194:	6039      	str	r1, [r7, #0]
    BaseType_t xResult = pdFALSE;
 8014196:	2300      	movs	r3, #0
 8014198:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if( pxEthHandle->gState == HAL_ETH_STATE_STARTED )
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80141a0:	2b40      	cmp	r3, #64	@ 0x40
 80141a2:	d102      	bne.n	80141aa <prvMacUpdateConfig+0x1e>
    {
        ( void ) HAL_ETH_Stop_IT( pxEthHandle );
 80141a4:	6878      	ldr	r0, [r7, #4]
 80141a6:	f7ee fa29 	bl	80025fc <HAL_ETH_Stop_IT>
    }

    ETH_MACConfigTypeDef xMACConfig;
    ( void ) HAL_ETH_GetMACConfig( pxEthHandle, &xMACConfig );
 80141aa:	f107 0308 	add.w	r3, r7, #8
 80141ae:	4619      	mov	r1, r3
 80141b0:	6878      	ldr	r0, [r7, #4]
 80141b2:	f7ee fe13 	bl	8002ddc <HAL_ETH_GetMACConfig>

    #if ipconfigIS_ENABLED( niEMAC_AUTO_NEGOTIATION )
        ( void ) xPhyStartAutoNegotiation( pxPhyObject, xPhyGetMask( pxPhyObject ) );
 80141b6:	683b      	ldr	r3, [r7, #0]
 80141b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141ba:	2201      	movs	r2, #1
 80141bc:	fa02 f303 	lsl.w	r3, r2, r3
 80141c0:	3b01      	subs	r3, #1
 80141c2:	4619      	mov	r1, r3
 80141c4:	6838      	ldr	r0, [r7, #0]
 80141c6:	f7fe fdc5 	bl	8012d54 <xPhyStartAutoNegotiation>
    #else
        ( void ) xPhyFixedValue( pxPhyObject, xPhyGetMask( pxPhyObject ) );
    #endif
    xMACConfig.DuplexMode = ( pxPhyObject->xPhyProperties.ucDuplex == PHY_DUPLEX_FULL ) ? ETH_FULLDUPLEX_MODE : ETH_HALFDUPLEX_MODE;
 80141ca:	683b      	ldr	r3, [r7, #0]
 80141cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80141d0:	2b02      	cmp	r3, #2
 80141d2:	d102      	bne.n	80141da <prvMacUpdateConfig+0x4e>
 80141d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80141d8:	e000      	b.n	80141dc <prvMacUpdateConfig+0x50>
 80141da:	2300      	movs	r3, #0
 80141dc:	623b      	str	r3, [r7, #32]
    xMACConfig.Speed = ( pxPhyObject->xPhyProperties.ucSpeed == PHY_SPEED_10 ) ? ETH_SPEED_10M : ETH_SPEED_100M;
 80141de:	683b      	ldr	r3, [r7, #0]
 80141e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80141e4:	2b01      	cmp	r3, #1
 80141e6:	d101      	bne.n	80141ec <prvMacUpdateConfig+0x60>
 80141e8:	2300      	movs	r3, #0
 80141ea:	e001      	b.n	80141f0 <prvMacUpdateConfig+0x64>
 80141ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80141f0:	61fb      	str	r3, [r7, #28]

    if( HAL_ETH_SetMACConfig( pxEthHandle, &xMACConfig ) == HAL_OK )
 80141f2:	f107 0308 	add.w	r3, r7, #8
 80141f6:	4619      	mov	r1, r3
 80141f8:	6878      	ldr	r0, [r7, #4]
 80141fa:	f7ee ffc5 	bl	8003188 <HAL_ETH_SetMACConfig>
 80141fe:	4603      	mov	r3, r0
 8014200:	2b00      	cmp	r3, #0
 8014202:	d101      	bne.n	8014208 <prvMacUpdateConfig+0x7c>
    {
        xResult = pdTRUE;
 8014204:	2301      	movs	r3, #1
 8014206:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    return xResult;
 8014208:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 801420a:	4618      	mov	r0, r3
 801420c:	3770      	adds	r7, #112	@ 0x70
 801420e:	46bd      	mov	sp, r7
 8014210:	bd80      	pop	{r7, pc}

08014212 <prvReleaseNetworkBufferDescriptor>:

/*---------------------------------------------------------------------------*/

static void prvReleaseNetworkBufferDescriptor( NetworkBufferDescriptor_t * const pxDescriptor )
{
 8014212:	b580      	push	{r7, lr}
 8014214:	b084      	sub	sp, #16
 8014216:	af00      	add	r7, sp, #0
 8014218:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * pxDescriptorToClear = pxDescriptor;
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	60fb      	str	r3, [r7, #12]

    while( pxDescriptorToClear != NULL )
 801421e:	e006      	b.n	801422e <prvReleaseNetworkBufferDescriptor+0x1c>
    {
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            NetworkBufferDescriptor_t * const pxNext = pxDescriptorToClear->pxNextBuffer;
        #else
            NetworkBufferDescriptor_t * const pxNext = NULL;
 8014220:	2300      	movs	r3, #0
 8014222:	60bb      	str	r3, [r7, #8]
        #endif
        vReleaseNetworkBufferAndDescriptor( pxDescriptorToClear );
 8014224:	68f8      	ldr	r0, [r7, #12]
 8014226:	f7fe faf9 	bl	801281c <vReleaseNetworkBufferAndDescriptor>
        pxDescriptorToClear = pxNext;
 801422a:	68bb      	ldr	r3, [r7, #8]
 801422c:	60fb      	str	r3, [r7, #12]
    while( pxDescriptorToClear != NULL )
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	2b00      	cmp	r3, #0
 8014232:	d1f5      	bne.n	8014220 <prvReleaseNetworkBufferDescriptor+0xe>
    }
}
 8014234:	bf00      	nop
 8014236:	bf00      	nop
 8014238:	3710      	adds	r7, #16
 801423a:	46bd      	mov	sp, r7
 801423c:	bd80      	pop	{r7, pc}

0801423e <prvSendRxEvent>:

/*---------------------------------------------------------------------------*/

static void prvSendRxEvent( NetworkBufferDescriptor_t * const pxDescriptor )
{
 801423e:	b580      	push	{r7, lr}
 8014240:	b084      	sub	sp, #16
 8014242:	af00      	add	r7, sp, #0
 8014244:	6078      	str	r0, [r7, #4]
    const IPStackEvent_t xRxEvent =
 8014246:	2301      	movs	r3, #1
 8014248:	723b      	strb	r3, [r7, #8]
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	60fb      	str	r3, [r7, #12]
    {
        .eEventType = eNetworkRxEvent,
        .pvData     = ( void * ) pxDescriptor
    };

    if( xSendEventStructToIPTask( &xRxEvent, pdMS_TO_TICKS( niEMAC_RX_MAX_BLOCK_TIME_MS ) ) != pdPASS )
 801424e:	f107 0308 	add.w	r3, r7, #8
 8014252:	2114      	movs	r1, #20
 8014254:	4618      	mov	r0, r3
 8014256:	f7f6 f911 	bl	800a47c <xSendEventStructToIPTask>
 801425a:	4603      	mov	r3, r0
 801425c:	2b01      	cmp	r3, #1
 801425e:	d002      	beq.n	8014266 <prvSendRxEvent+0x28>
    {
        iptraceETHERNET_RX_EVENT_LOST();
        FreeRTOS_debug_printf( ( "prvSendRxEvent: xSendEventStructToIPTask failed\n" ) );
        prvReleaseNetworkBufferDescriptor( pxDescriptor );
 8014260:	6878      	ldr	r0, [r7, #4]
 8014262:	f7ff ffd6 	bl	8014212 <prvReleaseNetworkBufferDescriptor>
    }
}
 8014266:	bf00      	nop
 8014268:	3710      	adds	r7, #16
 801426a:	46bd      	mov	sp, r7
 801426c:	bd80      	pop	{r7, pc}
	...

08014270 <prvAcceptPacket>:

/*---------------------------------------------------------------------------*/

static BaseType_t prvAcceptPacket( const NetworkBufferDescriptor_t * const pxDescriptor,
                                   uint16_t usLength )
{
 8014270:	b580      	push	{r7, lr}
 8014272:	b086      	sub	sp, #24
 8014274:	af00      	add	r7, sp, #0
 8014276:	6078      	str	r0, [r7, #4]
 8014278:	460b      	mov	r3, r1
 801427a:	807b      	strh	r3, [r7, #2]
    BaseType_t xResult = pdFALSE;
 801427c:	2300      	movs	r3, #0
 801427e:	617b      	str	r3, [r7, #20]

    do
    {
        if( pxDescriptor == NULL )
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	2b00      	cmp	r3, #0
 8014284:	d01c      	beq.n	80142c0 <prvAcceptPacket+0x50>
            iptraceETHERNET_RX_EVENT_LOST();
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Null Descriptor\n" ) );
            break;
        }

        if( usLength > pxDescriptor->xDataLength )
 8014286:	887a      	ldrh	r2, [r7, #2]
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801428c:	429a      	cmp	r2, r3
 801428e:	d819      	bhi.n	80142c4 <prvAcceptPacket+0x54>
            iptraceETHERNET_RX_EVENT_LOST();
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Packet size overflow\n" ) );
            break;
        }

        ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 8014290:	4b11      	ldr	r3, [pc, #68]	@ (80142d8 <prvAcceptPacket+0x68>)
 8014292:	613b      	str	r3, [r7, #16]
        uint32_t ulErrorCode = 0;
 8014294:	2300      	movs	r3, #0
 8014296:	60fb      	str	r3, [r7, #12]
        ( void ) HAL_ETH_GetRxDataErrorCode( pxEthHandle, &ulErrorCode );
 8014298:	f107 030c 	add.w	r3, r7, #12
 801429c:	4619      	mov	r1, r3
 801429e:	6938      	ldr	r0, [r7, #16]
 80142a0:	f7ee fbcc 	bl	8002a3c <HAL_ETH_GetRxDataErrorCode>

        if( ulErrorCode != 0 )
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d10e      	bne.n	80142c8 <prvAcceptPacket+0x58>
            FreeRTOS_debug_printf( ( "prvAcceptPacket: Rx Data Error\n" ) );
            break;
        }

        #if ipconfigIS_ENABLED( ipconfigETHERNET_DRIVER_FILTERS_FRAME_TYPES )
            if( eConsiderFrameForProcessing( pxDescriptor->pucEthernetBuffer ) != eProcessBuffer )
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80142ae:	4618      	mov	r0, r3
 80142b0:	f7f6 f92c 	bl	800a50c <eConsiderFrameForProcessing>
 80142b4:	4603      	mov	r3, r0
 80142b6:	2b01      	cmp	r3, #1
 80142b8:	d108      	bne.n	80142cc <prvAcceptPacket+0x5c>
                break;
            }
        }
        #endif /* if ipconfigIS_ENABLED( ipconfigETHERNET_DRIVER_FILTERS_PACKETS ) */

        xResult = pdTRUE;
 80142ba:	2301      	movs	r3, #1
 80142bc:	617b      	str	r3, [r7, #20]
 80142be:	e006      	b.n	80142ce <prvAcceptPacket+0x5e>
            break;
 80142c0:	bf00      	nop
 80142c2:	e004      	b.n	80142ce <prvAcceptPacket+0x5e>
            break;
 80142c4:	bf00      	nop
 80142c6:	e002      	b.n	80142ce <prvAcceptPacket+0x5e>
            break;
 80142c8:	bf00      	nop
 80142ca:	e000      	b.n	80142ce <prvAcceptPacket+0x5e>
                break;
 80142cc:	bf00      	nop
    } while( pdFALSE );

    return xResult;
 80142ce:	697b      	ldr	r3, [r7, #20]
}
 80142d0:	4618      	mov	r0, r3
 80142d2:	3718      	adds	r7, #24
 80142d4:	46bd      	mov	sp, r7
 80142d6:	bd80      	pop	{r7, pc}
 80142d8:	2000327c 	.word	0x2000327c

080142dc <ETH_IRQHandler>:
/*                              IRQ Handlers                                 */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

void ETH_IRQHandler( void )
{
 80142dc:	b580      	push	{r7, lr}
 80142de:	b082      	sub	sp, #8
 80142e0:	af00      	add	r7, sp, #0
    traceISR_ENTER();

    ETH_HandleTypeDef * pxEthHandle = &xEthHandle;
 80142e2:	4b0c      	ldr	r3, [pc, #48]	@ (8014314 <ETH_IRQHandler+0x38>)
 80142e4:	607b      	str	r3, [r7, #4]

    xSwitchRequired = pdFALSE;
 80142e6:	4b0c      	ldr	r3, [pc, #48]	@ (8014318 <ETH_IRQHandler+0x3c>)
 80142e8:	2200      	movs	r2, #0
 80142ea:	601a      	str	r2, [r3, #0]
    HAL_ETH_IRQHandler( pxEthHandle );
 80142ec:	6878      	ldr	r0, [r7, #4]
 80142ee:	f7ee fc1b 	bl	8002b28 <HAL_ETH_IRQHandler>

    portYIELD_FROM_ISR( xSwitchRequired );
 80142f2:	4b09      	ldr	r3, [pc, #36]	@ (8014318 <ETH_IRQHandler+0x3c>)
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d007      	beq.n	801430a <ETH_IRQHandler+0x2e>
 80142fa:	4b08      	ldr	r3, [pc, #32]	@ (801431c <ETH_IRQHandler+0x40>)
 80142fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014300:	601a      	str	r2, [r3, #0]
 8014302:	f3bf 8f4f 	dsb	sy
 8014306:	f3bf 8f6f 	isb	sy
}
 801430a:	bf00      	nop
 801430c:	3708      	adds	r7, #8
 801430e:	46bd      	mov	sp, r7
 8014310:	bd80      	pop	{r7, pc}
 8014312:	bf00      	nop
 8014314:	2000327c 	.word	0x2000327c
 8014318:	20003378 	.word	0x20003378
 801431c:	e000ed04 	.word	0xe000ed04

08014320 <HAL_ETH_ErrorCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_ErrorCallback( ETH_HandleTypeDef * pxEthHandle )
{
 8014320:	b580      	push	{r7, lr}
 8014322:	b088      	sub	sp, #32
 8014324:	af02      	add	r7, sp, #8
 8014326:	6078      	str	r0, [r7, #4]
    eMAC_IF_EVENT eErrorEvents = eMacEventNone;
 8014328:	2300      	movs	r3, #0
 801432a:	75fb      	strb	r3, [r7, #23]

    if( pxEthHandle->gState == HAL_ETH_STATE_ERROR )
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8014332:	2be0      	cmp	r3, #224	@ 0xe0
 8014334:	d103      	bne.n	801433e <HAL_ETH_ErrorCallback+0x1e>
    {
        /* Fatal bus error occurred */
        eErrorEvents |= eMacEventErrEth;
 8014336:	7dfb      	ldrb	r3, [r7, #23]
 8014338:	f043 0320 	orr.w	r3, r3, #32
 801433c:	75fb      	strb	r3, [r7, #23]
    }

    if( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_DMA ) != 0 )
 801433e:	687b      	ldr	r3, [r7, #4]
 8014340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014344:	f003 0308 	and.w	r3, r3, #8
 8014348:	2b00      	cmp	r3, #0
 801434a:	d019      	beq.n	8014380 <HAL_ETH_ErrorCallback+0x60>
    {
        eErrorEvents |= eMacEventErrDma;
 801434c:	7dfb      	ldrb	r3, [r7, #23]
 801434e:	f043 0310 	orr.w	r3, r3, #16
 8014352:	75fb      	strb	r3, [r7, #23]
        const uint32_t ulDmaError = pxEthHandle->DMAErrorCode;
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801435a:	613b      	str	r3, [r7, #16]

        if( ( ulDmaError & ETH_DMA_TX_BUFFER_UNAVAILABLE_FLAG ) != 0 )
 801435c:	693b      	ldr	r3, [r7, #16]
 801435e:	f003 0304 	and.w	r3, r3, #4
 8014362:	2b00      	cmp	r3, #0
 8014364:	d003      	beq.n	801436e <HAL_ETH_ErrorCallback+0x4e>
        {
            eErrorEvents |= eMacEventErrTx;
 8014366:	7dfb      	ldrb	r3, [r7, #23]
 8014368:	f043 0308 	orr.w	r3, r3, #8
 801436c:	75fb      	strb	r3, [r7, #23]
        }

        if( ( ulDmaError & ETH_DMA_RX_BUFFER_UNAVAILABLE_FLAG ) != 0 )
 801436e:	693b      	ldr	r3, [r7, #16]
 8014370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014374:	2b00      	cmp	r3, #0
 8014376:	d003      	beq.n	8014380 <HAL_ETH_ErrorCallback+0x60>
        {
            eErrorEvents |= eMacEventErrRx;
 8014378:	7dfb      	ldrb	r3, [r7, #23]
 801437a:	f043 0304 	orr.w	r3, r3, #4
 801437e:	75fb      	strb	r3, [r7, #23]
        }
    }

    if( ( pxEthHandle->ErrorCode & HAL_ETH_ERROR_MAC ) != 0 )
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014386:	f003 0310 	and.w	r3, r3, #16
 801438a:	2b00      	cmp	r3, #0
 801438c:	d003      	beq.n	8014396 <HAL_ETH_ErrorCallback+0x76>
    {
        eErrorEvents |= eMacEventErrMac;
 801438e:	7dfb      	ldrb	r3, [r7, #23]
 8014390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014394:	75fb      	strb	r3, [r7, #23]
    }

    if( ( xEMACTaskHandle != NULL ) && ( eErrorEvents != eMacEventNone ) )
 8014396:	4b0e      	ldr	r3, [pc, #56]	@ (80143d0 <HAL_ETH_ErrorCallback+0xb0>)
 8014398:	681b      	ldr	r3, [r3, #0]
 801439a:	2b00      	cmp	r3, #0
 801439c:	d014      	beq.n	80143c8 <HAL_ETH_ErrorCallback+0xa8>
 801439e:	7dfb      	ldrb	r3, [r7, #23]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d011      	beq.n	80143c8 <HAL_ETH_ErrorCallback+0xa8>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80143a4:	2300      	movs	r3, #0
 80143a6:	60fb      	str	r3, [r7, #12]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eErrorEvents, eSetBits, &xHigherPriorityTaskWoken );
 80143a8:	4b09      	ldr	r3, [pc, #36]	@ (80143d0 <HAL_ETH_ErrorCallback+0xb0>)
 80143aa:	6818      	ldr	r0, [r3, #0]
 80143ac:	7df9      	ldrb	r1, [r7, #23]
 80143ae:	f107 030c 	add.w	r3, r7, #12
 80143b2:	9300      	str	r3, [sp, #0]
 80143b4:	2300      	movs	r3, #0
 80143b6:	2201      	movs	r2, #1
 80143b8:	f002 fee4 	bl	8017184 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 80143bc:	4b05      	ldr	r3, [pc, #20]	@ (80143d4 <HAL_ETH_ErrorCallback+0xb4>)
 80143be:	681a      	ldr	r2, [r3, #0]
 80143c0:	68fb      	ldr	r3, [r7, #12]
 80143c2:	4313      	orrs	r3, r2
 80143c4:	4a03      	ldr	r2, [pc, #12]	@ (80143d4 <HAL_ETH_ErrorCallback+0xb4>)
 80143c6:	6013      	str	r3, [r2, #0]
    }
}
 80143c8:	bf00      	nop
 80143ca:	3718      	adds	r7, #24
 80143cc:	46bd      	mov	sp, r7
 80143ce:	bd80      	pop	{r7, pc}
 80143d0:	2000336c 	.word	0x2000336c
 80143d4:	20003378 	.word	0x20003378

080143d8 <HAL_ETH_RxCpltCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_RxCpltCallback( ETH_HandleTypeDef * pxEthHandle )
{
 80143d8:	b580      	push	{r7, lr}
 80143da:	b086      	sub	sp, #24
 80143dc:	af02      	add	r7, sp, #8
 80143de:	6078      	str	r0, [r7, #4]
    static size_t uxMostRXDescsUsed = 0U;

    const size_t uxRxUsed = pxEthHandle->RxDescList.RxDescCnt;
 80143e0:	687b      	ldr	r3, [r7, #4]
 80143e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80143e4:	60fb      	str	r3, [r7, #12]

    if( uxMostRXDescsUsed < uxRxUsed )
 80143e6:	4b11      	ldr	r3, [pc, #68]	@ (801442c <HAL_ETH_RxCpltCallback+0x54>)
 80143e8:	681b      	ldr	r3, [r3, #0]
 80143ea:	68fa      	ldr	r2, [r7, #12]
 80143ec:	429a      	cmp	r2, r3
 80143ee:	d902      	bls.n	80143f6 <HAL_ETH_RxCpltCallback+0x1e>
    {
        uxMostRXDescsUsed = uxRxUsed;
 80143f0:	4a0e      	ldr	r2, [pc, #56]	@ (801442c <HAL_ETH_RxCpltCallback+0x54>)
 80143f2:	68fb      	ldr	r3, [r7, #12]
 80143f4:	6013      	str	r3, [r2, #0]
    }

    iptraceNETWORK_INTERFACE_RECEIVE();

    if( xEMACTaskHandle != NULL )
 80143f6:	4b0e      	ldr	r3, [pc, #56]	@ (8014430 <HAL_ETH_RxCpltCallback+0x58>)
 80143f8:	681b      	ldr	r3, [r3, #0]
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d011      	beq.n	8014422 <HAL_ETH_RxCpltCallback+0x4a>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80143fe:	2300      	movs	r3, #0
 8014400:	60bb      	str	r3, [r7, #8]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eMacEventRx, eSetBits, &xHigherPriorityTaskWoken );
 8014402:	4b0b      	ldr	r3, [pc, #44]	@ (8014430 <HAL_ETH_RxCpltCallback+0x58>)
 8014404:	6818      	ldr	r0, [r3, #0]
 8014406:	f107 0308 	add.w	r3, r7, #8
 801440a:	9300      	str	r3, [sp, #0]
 801440c:	2300      	movs	r3, #0
 801440e:	2201      	movs	r2, #1
 8014410:	2101      	movs	r1, #1
 8014412:	f002 feb7 	bl	8017184 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 8014416:	4b07      	ldr	r3, [pc, #28]	@ (8014434 <HAL_ETH_RxCpltCallback+0x5c>)
 8014418:	681a      	ldr	r2, [r3, #0]
 801441a:	68bb      	ldr	r3, [r7, #8]
 801441c:	4313      	orrs	r3, r2
 801441e:	4a05      	ldr	r2, [pc, #20]	@ (8014434 <HAL_ETH_RxCpltCallback+0x5c>)
 8014420:	6013      	str	r3, [r2, #0]
    }
}
 8014422:	bf00      	nop
 8014424:	3710      	adds	r7, #16
 8014426:	46bd      	mov	sp, r7
 8014428:	bd80      	pop	{r7, pc}
 801442a:	bf00      	nop
 801442c:	20004514 	.word	0x20004514
 8014430:	2000336c 	.word	0x2000336c
 8014434:	20003378 	.word	0x20003378

08014438 <HAL_ETH_TxCpltCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_TxCpltCallback( ETH_HandleTypeDef * pxEthHandle )
{
 8014438:	b580      	push	{r7, lr}
 801443a:	b086      	sub	sp, #24
 801443c:	af02      	add	r7, sp, #8
 801443e:	6078      	str	r0, [r7, #4]
    static size_t uxMostTXDescsUsed = 0U;

    const size_t uxTxUsed = pxEthHandle->TxDescList.BuffersInUse;
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014444:	60fb      	str	r3, [r7, #12]

    if( uxMostTXDescsUsed < uxTxUsed )
 8014446:	4b11      	ldr	r3, [pc, #68]	@ (801448c <HAL_ETH_TxCpltCallback+0x54>)
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	68fa      	ldr	r2, [r7, #12]
 801444c:	429a      	cmp	r2, r3
 801444e:	d902      	bls.n	8014456 <HAL_ETH_TxCpltCallback+0x1e>
    {
        uxMostTXDescsUsed = uxTxUsed;
 8014450:	4a0e      	ldr	r2, [pc, #56]	@ (801448c <HAL_ETH_TxCpltCallback+0x54>)
 8014452:	68fb      	ldr	r3, [r7, #12]
 8014454:	6013      	str	r3, [r2, #0]
    }

    iptraceNETWORK_INTERFACE_TRANSMIT();

    if( xEMACTaskHandle != NULL )
 8014456:	4b0e      	ldr	r3, [pc, #56]	@ (8014490 <HAL_ETH_TxCpltCallback+0x58>)
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d011      	beq.n	8014482 <HAL_ETH_TxCpltCallback+0x4a>
    {
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 801445e:	2300      	movs	r3, #0
 8014460:	60bb      	str	r3, [r7, #8]
        ( void ) xTaskNotifyFromISR( xEMACTaskHandle, eMacEventTx, eSetBits, &xHigherPriorityTaskWoken );
 8014462:	4b0b      	ldr	r3, [pc, #44]	@ (8014490 <HAL_ETH_TxCpltCallback+0x58>)
 8014464:	6818      	ldr	r0, [r3, #0]
 8014466:	f107 0308 	add.w	r3, r7, #8
 801446a:	9300      	str	r3, [sp, #0]
 801446c:	2300      	movs	r3, #0
 801446e:	2201      	movs	r2, #1
 8014470:	2102      	movs	r1, #2
 8014472:	f002 fe87 	bl	8017184 <xTaskGenericNotifyFromISR>
        xSwitchRequired |= xHigherPriorityTaskWoken;
 8014476:	4b07      	ldr	r3, [pc, #28]	@ (8014494 <HAL_ETH_TxCpltCallback+0x5c>)
 8014478:	681a      	ldr	r2, [r3, #0]
 801447a:	68bb      	ldr	r3, [r7, #8]
 801447c:	4313      	orrs	r3, r2
 801447e:	4a05      	ldr	r2, [pc, #20]	@ (8014494 <HAL_ETH_TxCpltCallback+0x5c>)
 8014480:	6013      	str	r3, [r2, #0]
    }
}
 8014482:	bf00      	nop
 8014484:	3710      	adds	r7, #16
 8014486:	46bd      	mov	sp, r7
 8014488:	bd80      	pop	{r7, pc}
 801448a:	bf00      	nop
 801448c:	20004518 	.word	0x20004518
 8014490:	2000336c 	.word	0x2000336c
 8014494:	20003378 	.word	0x20003378

08014498 <HAL_ETH_RxAllocateCallback>:
/*                            HAL Tx/Rx Callbacks                            */
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

void HAL_ETH_RxAllocateCallback( uint8_t ** ppucBuff )
{
 8014498:	b580      	push	{r7, lr}
 801449a:	b084      	sub	sp, #16
 801449c:	af00      	add	r7, sp, #0
 801449e:	6078      	str	r0, [r7, #4]
    const NetworkBufferDescriptor_t * pxBufferDescriptor = pxGetNetworkBufferWithDescriptor( niEMAC_DATA_BUFFER_SIZE, pdMS_TO_TICKS( niEMAC_DESCRIPTOR_WAIT_TIME_MS ) );
 80144a0:	2114      	movs	r1, #20
 80144a2:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 80144a6:	f7fe f90d 	bl	80126c4 <pxGetNetworkBufferWithDescriptor>
 80144aa:	60f8      	str	r0, [r7, #12]

    if( pxBufferDescriptor != NULL )
 80144ac:	68fb      	ldr	r3, [r7, #12]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d003      	beq.n	80144ba <HAL_ETH_RxAllocateCallback+0x22>
            if( niEMAC_CACHE_MAINTENANCE != 0 )
            {
                SCB_InvalidateDCache_by_Addr( ( uint32_t * ) pxBufferDescriptor->pucEthernetBuffer, pxBufferDescriptor->xDataLength );
            }
        #endif
        *ppucBuff = pxBufferDescriptor->pucEthernetBuffer;
 80144b2:	68fb      	ldr	r3, [r7, #12]
 80144b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        FreeRTOS_debug_printf( ( "HAL_ETH_RxAllocateCallback: failed\n" ) );
    }
}
 80144ba:	bf00      	nop
 80144bc:	3710      	adds	r7, #16
 80144be:	46bd      	mov	sp, r7
 80144c0:	bd80      	pop	{r7, pc}

080144c2 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback( void ** ppvStart,
                             void ** ppvEnd,
                             uint8_t * pucBuff,
                             uint16_t usLength )
{
 80144c2:	b580      	push	{r7, lr}
 80144c4:	b088      	sub	sp, #32
 80144c6:	af00      	add	r7, sp, #0
 80144c8:	60f8      	str	r0, [r7, #12]
 80144ca:	60b9      	str	r1, [r7, #8]
 80144cc:	607a      	str	r2, [r7, #4]
 80144ce:	807b      	strh	r3, [r7, #2]
    NetworkBufferDescriptor_t ** const ppxStartDescriptor = ( NetworkBufferDescriptor_t ** ) ppvStart;
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	61fb      	str	r3, [r7, #28]
    NetworkBufferDescriptor_t ** const ppxEndDescriptor = ( NetworkBufferDescriptor_t ** ) ppvEnd;
 80144d4:	68bb      	ldr	r3, [r7, #8]
 80144d6:	61bb      	str	r3, [r7, #24]
    NetworkBufferDescriptor_t * const pxCurDescriptor = pxPacketBuffer_to_NetworkBuffer( ( const void * ) pucBuff );
 80144d8:	6878      	ldr	r0, [r7, #4]
 80144da:	f7f6 fecf 	bl	800b27c <pxPacketBuffer_to_NetworkBuffer>
 80144de:	6178      	str	r0, [r7, #20]

    if( prvAcceptPacket( pxCurDescriptor, usLength ) == pdTRUE )
 80144e0:	887b      	ldrh	r3, [r7, #2]
 80144e2:	4619      	mov	r1, r3
 80144e4:	6978      	ldr	r0, [r7, #20]
 80144e6:	f7ff fec3 	bl	8014270 <prvAcceptPacket>
 80144ea:	4603      	mov	r3, r0
 80144ec:	2b01      	cmp	r3, #1
 80144ee:	d120      	bne.n	8014532 <HAL_ETH_RxLinkCallback+0x70>
    {
        pxCurDescriptor->xDataLength = usLength;
 80144f0:	887a      	ldrh	r2, [r7, #2]
 80144f2:	697b      	ldr	r3, [r7, #20]
 80144f4:	629a      	str	r2, [r3, #40]	@ 0x28
        #if ipconfigIS_ENABLED( ipconfigUSE_LINKED_RX_MESSAGES )
            pxCurDescriptor->pxNextBuffer = NULL;
        #endif

        if( *ppxStartDescriptor == NULL )
 80144f6:	69fb      	ldr	r3, [r7, #28]
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d102      	bne.n	8014504 <HAL_ETH_RxLinkCallback+0x42>
        {
            *ppxStartDescriptor = pxCurDescriptor;
 80144fe:	69fb      	ldr	r3, [r7, #28]
 8014500:	697a      	ldr	r2, [r7, #20]
 8014502:	601a      	str	r2, [r3, #0]
            else if( ppxEndDescriptor != NULL )
            {
                ( *ppxEndDescriptor )->pxNextBuffer = pxCurDescriptor;
            }
        #endif
        *ppxEndDescriptor = pxCurDescriptor;
 8014504:	69bb      	ldr	r3, [r7, #24]
 8014506:	697a      	ldr	r2, [r7, #20]
 8014508:	601a      	str	r2, [r3, #0]
        /* Only single buffer packets are supported */
        configASSERT( *ppxStartDescriptor == *ppxEndDescriptor );
 801450a:	69fb      	ldr	r3, [r7, #28]
 801450c:	681a      	ldr	r2, [r3, #0]
 801450e:	69bb      	ldr	r3, [r7, #24]
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	429a      	cmp	r2, r3
 8014514:	d010      	beq.n	8014538 <HAL_ETH_RxLinkCallback+0x76>
	__asm volatile
 8014516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801451a:	b672      	cpsid	i
 801451c:	f383 8811 	msr	BASEPRI, r3
 8014520:	f3bf 8f6f 	isb	sy
 8014524:	f3bf 8f4f 	dsb	sy
 8014528:	b662      	cpsie	i
 801452a:	613b      	str	r3, [r7, #16]
}
 801452c:	bf00      	nop
 801452e:	bf00      	nop
 8014530:	e7fd      	b.n	801452e <HAL_ETH_RxLinkCallback+0x6c>
        #endif
    }
    else
    {
        FreeRTOS_debug_printf( ( "HAL_ETH_RxLinkCallback: Buffer Dropped\n" ) );
        prvReleaseNetworkBufferDescriptor( pxCurDescriptor );
 8014532:	6978      	ldr	r0, [r7, #20]
 8014534:	f7ff fe6d 	bl	8014212 <prvReleaseNetworkBufferDescriptor>
    }
}
 8014538:	bf00      	nop
 801453a:	3720      	adds	r7, #32
 801453c:	46bd      	mov	sp, r7
 801453e:	bd80      	pop	{r7, pc}

08014540 <HAL_ETH_TxFreeCallback>:

/*---------------------------------------------------------------------------*/

void HAL_ETH_TxFreeCallback( uint32_t * pulBuff )
{
 8014540:	b580      	push	{r7, lr}
 8014542:	b084      	sub	sp, #16
 8014544:	af00      	add	r7, sp, #0
 8014546:	6078      	str	r0, [r7, #4]
    NetworkBufferDescriptor_t * const pxNetworkBuffer = ( NetworkBufferDescriptor_t * ) pulBuff;
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	60fb      	str	r3, [r7, #12]

    prvReleaseNetworkBufferDescriptor( pxNetworkBuffer );
 801454c:	68f8      	ldr	r0, [r7, #12]
 801454e:	f7ff fe60 	bl	8014212 <prvReleaseNetworkBufferDescriptor>
    ( void ) xSemaphoreGive( xTxDescSem );
 8014552:	4b05      	ldr	r3, [pc, #20]	@ (8014568 <HAL_ETH_TxFreeCallback+0x28>)
 8014554:	6818      	ldr	r0, [r3, #0]
 8014556:	2300      	movs	r3, #0
 8014558:	2200      	movs	r2, #0
 801455a:	2100      	movs	r1, #0
 801455c:	f000 fe14 	bl	8015188 <xQueueGenericSend>
}
 8014560:	bf00      	nop
 8014562:	3710      	adds	r7, #16
 8014564:	46bd      	mov	sp, r7
 8014566:	bd80      	pop	{r7, pc}
 8014568:	20003374 	.word	0x20003374

0801456c <pxSTM32_FillInterfaceDescriptor>:
/*===========================================================================*/
/*---------------------------------------------------------------------------*/

NetworkInterface_t * pxSTM32_FillInterfaceDescriptor( BaseType_t xEMACIndex,
                                                      NetworkInterface_t * pxInterface )
{
 801456c:	b580      	push	{r7, lr}
 801456e:	b082      	sub	sp, #8
 8014570:	af00      	add	r7, sp, #0
 8014572:	6078      	str	r0, [r7, #4]
 8014574:	6039      	str	r1, [r7, #0]
    static char pcName[ 17 ];

    ( void ) snprintf( pcName, sizeof( pcName ), "eth%u", ( unsigned ) xEMACIndex );
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	4a13      	ldr	r2, [pc, #76]	@ (80145c8 <pxSTM32_FillInterfaceDescriptor+0x5c>)
 801457a:	2111      	movs	r1, #17
 801457c:	4813      	ldr	r0, [pc, #76]	@ (80145cc <pxSTM32_FillInterfaceDescriptor+0x60>)
 801457e:	f003 ffd5 	bl	801852c <sniprintf>

    ( void ) memset( pxInterface, '\0', sizeof( *pxInterface ) );
 8014582:	2228      	movs	r2, #40	@ 0x28
 8014584:	2100      	movs	r1, #0
 8014586:	6838      	ldr	r0, [r7, #0]
 8014588:	f004 f873 	bl	8018672 <memset>
    pxInterface->pcName = pcName;
 801458c:	683b      	ldr	r3, [r7, #0]
 801458e:	4a0f      	ldr	r2, [pc, #60]	@ (80145cc <pxSTM32_FillInterfaceDescriptor+0x60>)
 8014590:	601a      	str	r2, [r3, #0]
    /* TODO: use pvArgument to get xEMACData? */
    /* xEMACData.xEMACIndex = xEMACIndex; */
    /* pxInterface->pvArgument = ( void * ) &xEMACData; */
    /* pxInterface->pvArgument = pvPortMalloc( sizeof( EMACData_t ) ); */
    pxInterface->pvArgument = ( void * ) xEMACIndex;
 8014592:	687a      	ldr	r2, [r7, #4]
 8014594:	683b      	ldr	r3, [r7, #0]
 8014596:	605a      	str	r2, [r3, #4]
    pxInterface->pfInitialise = prvNetworkInterfaceInitialise;
 8014598:	683b      	ldr	r3, [r7, #0]
 801459a:	4a0d      	ldr	r2, [pc, #52]	@ (80145d0 <pxSTM32_FillInterfaceDescriptor+0x64>)
 801459c:	609a      	str	r2, [r3, #8]
    pxInterface->pfOutput = prvNetworkInterfaceOutput;
 801459e:	683b      	ldr	r3, [r7, #0]
 80145a0:	4a0c      	ldr	r2, [pc, #48]	@ (80145d4 <pxSTM32_FillInterfaceDescriptor+0x68>)
 80145a2:	60da      	str	r2, [r3, #12]
    pxInterface->pfGetPhyLinkStatus = prvGetPhyLinkStatus;
 80145a4:	683b      	ldr	r3, [r7, #0]
 80145a6:	4a0c      	ldr	r2, [pc, #48]	@ (80145d8 <pxSTM32_FillInterfaceDescriptor+0x6c>)
 80145a8:	611a      	str	r2, [r3, #16]

    pxInterface->pfAddAllowedMAC = prvAddAllowedMACAddress;
 80145aa:	683b      	ldr	r3, [r7, #0]
 80145ac:	4a0b      	ldr	r2, [pc, #44]	@ (80145dc <pxSTM32_FillInterfaceDescriptor+0x70>)
 80145ae:	615a      	str	r2, [r3, #20]
    pxInterface->pfRemoveAllowedMAC = prvRemoveAllowedMACAddress;
 80145b0:	683b      	ldr	r3, [r7, #0]
 80145b2:	4a0b      	ldr	r2, [pc, #44]	@ (80145e0 <pxSTM32_FillInterfaceDescriptor+0x74>)
 80145b4:	619a      	str	r2, [r3, #24]

    return FreeRTOS_AddNetworkInterface( pxInterface );
 80145b6:	6838      	ldr	r0, [r7, #0]
 80145b8:	f7f7 fcbc 	bl	800bf34 <FreeRTOS_AddNetworkInterface>
 80145bc:	4603      	mov	r3, r0
}
 80145be:	4618      	mov	r0, r3
 80145c0:	3708      	adds	r7, #8
 80145c2:	46bd      	mov	sp, r7
 80145c4:	bd80      	pop	{r7, pc}
 80145c6:	bf00      	nop
 80145c8:	080198e8 	.word	0x080198e8
 80145cc:	2000451c 	.word	0x2000451c
 80145d0:	0801330d 	.word	0x0801330d
 80145d4:	0801340d 	.word	0x0801340d
 80145d8:	080132e1 	.word	0x080132e1
 80145dc:	080135e9 	.word	0x080135e9
 80145e0:	08013641 	.word	0x08013641

080145e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80145e4:	b480      	push	{r7}
 80145e6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80145e8:	bf00      	nop
 80145ea:	46bd      	mov	sp, r7
 80145ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145f0:	4770      	bx	lr
	...

080145f4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80145f4:	b480      	push	{r7}
 80145f6:	b085      	sub	sp, #20
 80145f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80145fa:	f3ef 8305 	mrs	r3, IPSR
 80145fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8014600:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014602:	2b00      	cmp	r3, #0
 8014604:	d10f      	bne.n	8014626 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014606:	f3ef 8310 	mrs	r3, PRIMASK
 801460a:	607b      	str	r3, [r7, #4]
  return(result);
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	2b00      	cmp	r3, #0
 8014610:	d105      	bne.n	801461e <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8014612:	f3ef 8311 	mrs	r3, BASEPRI
 8014616:	603b      	str	r3, [r7, #0]
  return(result);
 8014618:	683b      	ldr	r3, [r7, #0]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d007      	beq.n	801462e <osKernelInitialize+0x3a>
 801461e:	4b0e      	ldr	r3, [pc, #56]	@ (8014658 <osKernelInitialize+0x64>)
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	2b02      	cmp	r3, #2
 8014624:	d103      	bne.n	801462e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8014626:	f06f 0305 	mvn.w	r3, #5
 801462a:	60fb      	str	r3, [r7, #12]
 801462c:	e00c      	b.n	8014648 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 801462e:	4b0a      	ldr	r3, [pc, #40]	@ (8014658 <osKernelInitialize+0x64>)
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	2b00      	cmp	r3, #0
 8014634:	d105      	bne.n	8014642 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8014636:	4b08      	ldr	r3, [pc, #32]	@ (8014658 <osKernelInitialize+0x64>)
 8014638:	2201      	movs	r2, #1
 801463a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 801463c:	2300      	movs	r3, #0
 801463e:	60fb      	str	r3, [r7, #12]
 8014640:	e002      	b.n	8014648 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8014642:	f04f 33ff 	mov.w	r3, #4294967295
 8014646:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8014648:	68fb      	ldr	r3, [r7, #12]
}
 801464a:	4618      	mov	r0, r3
 801464c:	3714      	adds	r7, #20
 801464e:	46bd      	mov	sp, r7
 8014650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014654:	4770      	bx	lr
 8014656:	bf00      	nop
 8014658:	20004530 	.word	0x20004530

0801465c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 801465c:	b580      	push	{r7, lr}
 801465e:	b084      	sub	sp, #16
 8014660:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014662:	f3ef 8305 	mrs	r3, IPSR
 8014666:	60bb      	str	r3, [r7, #8]
  return(result);
 8014668:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801466a:	2b00      	cmp	r3, #0
 801466c:	d10f      	bne.n	801468e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801466e:	f3ef 8310 	mrs	r3, PRIMASK
 8014672:	607b      	str	r3, [r7, #4]
  return(result);
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	2b00      	cmp	r3, #0
 8014678:	d105      	bne.n	8014686 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801467a:	f3ef 8311 	mrs	r3, BASEPRI
 801467e:	603b      	str	r3, [r7, #0]
  return(result);
 8014680:	683b      	ldr	r3, [r7, #0]
 8014682:	2b00      	cmp	r3, #0
 8014684:	d007      	beq.n	8014696 <osKernelStart+0x3a>
 8014686:	4b0f      	ldr	r3, [pc, #60]	@ (80146c4 <osKernelStart+0x68>)
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	2b02      	cmp	r3, #2
 801468c:	d103      	bne.n	8014696 <osKernelStart+0x3a>
    stat = osErrorISR;
 801468e:	f06f 0305 	mvn.w	r3, #5
 8014692:	60fb      	str	r3, [r7, #12]
 8014694:	e010      	b.n	80146b8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8014696:	4b0b      	ldr	r3, [pc, #44]	@ (80146c4 <osKernelStart+0x68>)
 8014698:	681b      	ldr	r3, [r3, #0]
 801469a:	2b01      	cmp	r3, #1
 801469c:	d109      	bne.n	80146b2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801469e:	f7ff ffa1 	bl	80145e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80146a2:	4b08      	ldr	r3, [pc, #32]	@ (80146c4 <osKernelStart+0x68>)
 80146a4:	2202      	movs	r2, #2
 80146a6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80146a8:	f001 fd38 	bl	801611c <vTaskStartScheduler>
      stat = osOK;
 80146ac:	2300      	movs	r3, #0
 80146ae:	60fb      	str	r3, [r7, #12]
 80146b0:	e002      	b.n	80146b8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80146b2:	f04f 33ff 	mov.w	r3, #4294967295
 80146b6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80146b8:	68fb      	ldr	r3, [r7, #12]
}
 80146ba:	4618      	mov	r0, r3
 80146bc:	3710      	adds	r7, #16
 80146be:	46bd      	mov	sp, r7
 80146c0:	bd80      	pop	{r7, pc}
 80146c2:	bf00      	nop
 80146c4:	20004530 	.word	0x20004530

080146c8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80146c8:	b580      	push	{r7, lr}
 80146ca:	b090      	sub	sp, #64	@ 0x40
 80146cc:	af04      	add	r7, sp, #16
 80146ce:	60f8      	str	r0, [r7, #12]
 80146d0:	60b9      	str	r1, [r7, #8]
 80146d2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80146d4:	2300      	movs	r3, #0
 80146d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80146d8:	f3ef 8305 	mrs	r3, IPSR
 80146dc:	61fb      	str	r3, [r7, #28]
  return(result);
 80146de:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	f040 8090 	bne.w	8014806 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80146e6:	f3ef 8310 	mrs	r3, PRIMASK
 80146ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80146ec:	69bb      	ldr	r3, [r7, #24]
 80146ee:	2b00      	cmp	r3, #0
 80146f0:	d105      	bne.n	80146fe <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80146f2:	f3ef 8311 	mrs	r3, BASEPRI
 80146f6:	617b      	str	r3, [r7, #20]
  return(result);
 80146f8:	697b      	ldr	r3, [r7, #20]
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	d003      	beq.n	8014706 <osThreadNew+0x3e>
 80146fe:	4b44      	ldr	r3, [pc, #272]	@ (8014810 <osThreadNew+0x148>)
 8014700:	681b      	ldr	r3, [r3, #0]
 8014702:	2b02      	cmp	r3, #2
 8014704:	d07f      	beq.n	8014806 <osThreadNew+0x13e>
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	2b00      	cmp	r3, #0
 801470a:	d07c      	beq.n	8014806 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 801470c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014710:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8014712:	2318      	movs	r3, #24
 8014714:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8014716:	2300      	movs	r3, #0
 8014718:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 801471a:	f04f 33ff 	mov.w	r3, #4294967295
 801471e:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	2b00      	cmp	r3, #0
 8014724:	d045      	beq.n	80147b2 <osThreadNew+0xea>
      if (attr->name != NULL) {
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	2b00      	cmp	r3, #0
 801472c:	d002      	beq.n	8014734 <osThreadNew+0x6c>
        name = attr->name;
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	681b      	ldr	r3, [r3, #0]
 8014732:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	699b      	ldr	r3, [r3, #24]
 8014738:	2b00      	cmp	r3, #0
 801473a:	d002      	beq.n	8014742 <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	699b      	ldr	r3, [r3, #24]
 8014740:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8014742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014744:	2b00      	cmp	r3, #0
 8014746:	d008      	beq.n	801475a <osThreadNew+0x92>
 8014748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801474a:	2b38      	cmp	r3, #56	@ 0x38
 801474c:	d805      	bhi.n	801475a <osThreadNew+0x92>
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	685b      	ldr	r3, [r3, #4]
 8014752:	f003 0301 	and.w	r3, r3, #1
 8014756:	2b00      	cmp	r3, #0
 8014758:	d001      	beq.n	801475e <osThreadNew+0x96>
        return (NULL);
 801475a:	2300      	movs	r3, #0
 801475c:	e054      	b.n	8014808 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	695b      	ldr	r3, [r3, #20]
 8014762:	2b00      	cmp	r3, #0
 8014764:	d003      	beq.n	801476e <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	695b      	ldr	r3, [r3, #20]
 801476a:	089b      	lsrs	r3, r3, #2
 801476c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	689b      	ldr	r3, [r3, #8]
 8014772:	2b00      	cmp	r3, #0
 8014774:	d00e      	beq.n	8014794 <osThreadNew+0xcc>
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	68db      	ldr	r3, [r3, #12]
 801477a:	2ba7      	cmp	r3, #167	@ 0xa7
 801477c:	d90a      	bls.n	8014794 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014782:	2b00      	cmp	r3, #0
 8014784:	d006      	beq.n	8014794 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	695b      	ldr	r3, [r3, #20]
 801478a:	2b00      	cmp	r3, #0
 801478c:	d002      	beq.n	8014794 <osThreadNew+0xcc>
        mem = 1;
 801478e:	2301      	movs	r3, #1
 8014790:	623b      	str	r3, [r7, #32]
 8014792:	e010      	b.n	80147b6 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	689b      	ldr	r3, [r3, #8]
 8014798:	2b00      	cmp	r3, #0
 801479a:	d10c      	bne.n	80147b6 <osThreadNew+0xee>
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	68db      	ldr	r3, [r3, #12]
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	d108      	bne.n	80147b6 <osThreadNew+0xee>
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	691b      	ldr	r3, [r3, #16]
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	d104      	bne.n	80147b6 <osThreadNew+0xee>
          mem = 0;
 80147ac:	2300      	movs	r3, #0
 80147ae:	623b      	str	r3, [r7, #32]
 80147b0:	e001      	b.n	80147b6 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 80147b2:	2300      	movs	r3, #0
 80147b4:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80147b6:	6a3b      	ldr	r3, [r7, #32]
 80147b8:	2b01      	cmp	r3, #1
 80147ba:	d110      	bne.n	80147de <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80147c0:	687a      	ldr	r2, [r7, #4]
 80147c2:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80147c4:	9202      	str	r2, [sp, #8]
 80147c6:	9301      	str	r3, [sp, #4]
 80147c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147ca:	9300      	str	r3, [sp, #0]
 80147cc:	68bb      	ldr	r3, [r7, #8]
 80147ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80147d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80147d2:	68f8      	ldr	r0, [r7, #12]
 80147d4:	f001 faa4 	bl	8015d20 <xTaskCreateStatic>
 80147d8:	4603      	mov	r3, r0
 80147da:	613b      	str	r3, [r7, #16]
 80147dc:	e013      	b.n	8014806 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 80147de:	6a3b      	ldr	r3, [r7, #32]
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d110      	bne.n	8014806 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80147e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147e6:	b29a      	uxth	r2, r3
 80147e8:	f107 0310 	add.w	r3, r7, #16
 80147ec:	9301      	str	r3, [sp, #4]
 80147ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147f0:	9300      	str	r3, [sp, #0]
 80147f2:	68bb      	ldr	r3, [r7, #8]
 80147f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80147f6:	68f8      	ldr	r0, [r7, #12]
 80147f8:	f001 faf8 	bl	8015dec <xTaskCreate>
 80147fc:	4603      	mov	r3, r0
 80147fe:	2b01      	cmp	r3, #1
 8014800:	d001      	beq.n	8014806 <osThreadNew+0x13e>
          hTask = NULL;
 8014802:	2300      	movs	r3, #0
 8014804:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8014806:	693b      	ldr	r3, [r7, #16]
}
 8014808:	4618      	mov	r0, r3
 801480a:	3730      	adds	r7, #48	@ 0x30
 801480c:	46bd      	mov	sp, r7
 801480e:	bd80      	pop	{r7, pc}
 8014810:	20004530 	.word	0x20004530

08014814 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8014814:	b580      	push	{r7, lr}
 8014816:	b086      	sub	sp, #24
 8014818:	af00      	add	r7, sp, #0
 801481a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801481c:	f3ef 8305 	mrs	r3, IPSR
 8014820:	613b      	str	r3, [r7, #16]
  return(result);
 8014822:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014824:	2b00      	cmp	r3, #0
 8014826:	d10f      	bne.n	8014848 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8014828:	f3ef 8310 	mrs	r3, PRIMASK
 801482c:	60fb      	str	r3, [r7, #12]
  return(result);
 801482e:	68fb      	ldr	r3, [r7, #12]
 8014830:	2b00      	cmp	r3, #0
 8014832:	d105      	bne.n	8014840 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8014834:	f3ef 8311 	mrs	r3, BASEPRI
 8014838:	60bb      	str	r3, [r7, #8]
  return(result);
 801483a:	68bb      	ldr	r3, [r7, #8]
 801483c:	2b00      	cmp	r3, #0
 801483e:	d007      	beq.n	8014850 <osDelay+0x3c>
 8014840:	4b0a      	ldr	r3, [pc, #40]	@ (801486c <osDelay+0x58>)
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	2b02      	cmp	r3, #2
 8014846:	d103      	bne.n	8014850 <osDelay+0x3c>
    stat = osErrorISR;
 8014848:	f06f 0305 	mvn.w	r3, #5
 801484c:	617b      	str	r3, [r7, #20]
 801484e:	e007      	b.n	8014860 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8014850:	2300      	movs	r3, #0
 8014852:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	2b00      	cmp	r3, #0
 8014858:	d002      	beq.n	8014860 <osDelay+0x4c>
      vTaskDelay(ticks);
 801485a:	6878      	ldr	r0, [r7, #4]
 801485c:	f001 fc26 	bl	80160ac <vTaskDelay>
    }
  }

  return (stat);
 8014860:	697b      	ldr	r3, [r7, #20]
}
 8014862:	4618      	mov	r0, r3
 8014864:	3718      	adds	r7, #24
 8014866:	46bd      	mov	sp, r7
 8014868:	bd80      	pop	{r7, pc}
 801486a:	bf00      	nop
 801486c:	20004530 	.word	0x20004530

08014870 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8014870:	b480      	push	{r7}
 8014872:	b085      	sub	sp, #20
 8014874:	af00      	add	r7, sp, #0
 8014876:	60f8      	str	r0, [r7, #12]
 8014878:	60b9      	str	r1, [r7, #8]
 801487a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	4a07      	ldr	r2, [pc, #28]	@ (801489c <vApplicationGetIdleTaskMemory+0x2c>)
 8014880:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8014882:	68bb      	ldr	r3, [r7, #8]
 8014884:	4a06      	ldr	r2, [pc, #24]	@ (80148a0 <vApplicationGetIdleTaskMemory+0x30>)
 8014886:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801488e:	601a      	str	r2, [r3, #0]
}
 8014890:	bf00      	nop
 8014892:	3714      	adds	r7, #20
 8014894:	46bd      	mov	sp, r7
 8014896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801489a:	4770      	bx	lr
 801489c:	20004534 	.word	0x20004534
 80148a0:	200045dc 	.word	0x200045dc

080148a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80148a4:	b480      	push	{r7}
 80148a6:	b085      	sub	sp, #20
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	60f8      	str	r0, [r7, #12]
 80148ac:	60b9      	str	r1, [r7, #8]
 80148ae:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	4a07      	ldr	r2, [pc, #28]	@ (80148d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80148b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80148b6:	68bb      	ldr	r3, [r7, #8]
 80148b8:	4a06      	ldr	r2, [pc, #24]	@ (80148d4 <vApplicationGetTimerTaskMemory+0x30>)
 80148ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80148c2:	601a      	str	r2, [r3, #0]
}
 80148c4:	bf00      	nop
 80148c6:	3714      	adds	r7, #20
 80148c8:	46bd      	mov	sp, r7
 80148ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ce:	4770      	bx	lr
 80148d0:	200049dc 	.word	0x200049dc
 80148d4:	20004a84 	.word	0x20004a84

080148d8 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80148d8:	b580      	push	{r7, lr}
 80148da:	b082      	sub	sp, #8
 80148dc:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80148de:	2020      	movs	r0, #32
 80148e0:	f003 fb3a 	bl	8017f58 <pvPortMalloc>
 80148e4:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	d00a      	beq.n	8014902 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	2200      	movs	r2, #0
 80148f0:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	3304      	adds	r3, #4
 80148f6:	4618      	mov	r0, r3
 80148f8:	f000 fa09 	bl	8014d0e <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	2200      	movs	r2, #0
 8014900:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8014902:	687b      	ldr	r3, [r7, #4]
	}
 8014904:	4618      	mov	r0, r3
 8014906:	3708      	adds	r7, #8
 8014908:	46bd      	mov	sp, r7
 801490a:	bd80      	pop	{r7, pc}

0801490c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 801490c:	b580      	push	{r7, lr}
 801490e:	b090      	sub	sp, #64	@ 0x40
 8014910:	af00      	add	r7, sp, #0
 8014912:	60f8      	str	r0, [r7, #12]
 8014914:	60b9      	str	r1, [r7, #8]
 8014916:	607a      	str	r2, [r7, #4]
 8014918:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 801491a:	68fb      	ldr	r3, [r7, #12]
 801491c:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 801491e:	2300      	movs	r3, #0
 8014920:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8014922:	2300      	movs	r3, #0
 8014924:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	2b00      	cmp	r3, #0
 801492a:	d10d      	bne.n	8014948 <xEventGroupWaitBits+0x3c>
	__asm volatile
 801492c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014930:	b672      	cpsid	i
 8014932:	f383 8811 	msr	BASEPRI, r3
 8014936:	f3bf 8f6f 	isb	sy
 801493a:	f3bf 8f4f 	dsb	sy
 801493e:	b662      	cpsie	i
 8014940:	623b      	str	r3, [r7, #32]
}
 8014942:	bf00      	nop
 8014944:	bf00      	nop
 8014946:	e7fd      	b.n	8014944 <xEventGroupWaitBits+0x38>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8014948:	68bb      	ldr	r3, [r7, #8]
 801494a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801494e:	d30d      	bcc.n	801496c <xEventGroupWaitBits+0x60>
	__asm volatile
 8014950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014954:	b672      	cpsid	i
 8014956:	f383 8811 	msr	BASEPRI, r3
 801495a:	f3bf 8f6f 	isb	sy
 801495e:	f3bf 8f4f 	dsb	sy
 8014962:	b662      	cpsie	i
 8014964:	61fb      	str	r3, [r7, #28]
}
 8014966:	bf00      	nop
 8014968:	bf00      	nop
 801496a:	e7fd      	b.n	8014968 <xEventGroupWaitBits+0x5c>
	configASSERT( uxBitsToWaitFor != 0 );
 801496c:	68bb      	ldr	r3, [r7, #8]
 801496e:	2b00      	cmp	r3, #0
 8014970:	d10d      	bne.n	801498e <xEventGroupWaitBits+0x82>
	__asm volatile
 8014972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014976:	b672      	cpsid	i
 8014978:	f383 8811 	msr	BASEPRI, r3
 801497c:	f3bf 8f6f 	isb	sy
 8014980:	f3bf 8f4f 	dsb	sy
 8014984:	b662      	cpsie	i
 8014986:	61bb      	str	r3, [r7, #24]
}
 8014988:	bf00      	nop
 801498a:	bf00      	nop
 801498c:	e7fd      	b.n	801498a <xEventGroupWaitBits+0x7e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801498e:	f002 f923 	bl	8016bd8 <xTaskGetSchedulerState>
 8014992:	4603      	mov	r3, r0
 8014994:	2b00      	cmp	r3, #0
 8014996:	d102      	bne.n	801499e <xEventGroupWaitBits+0x92>
 8014998:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801499a:	2b00      	cmp	r3, #0
 801499c:	d101      	bne.n	80149a2 <xEventGroupWaitBits+0x96>
 801499e:	2301      	movs	r3, #1
 80149a0:	e000      	b.n	80149a4 <xEventGroupWaitBits+0x98>
 80149a2:	2300      	movs	r3, #0
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	d10d      	bne.n	80149c4 <xEventGroupWaitBits+0xb8>
	__asm volatile
 80149a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149ac:	b672      	cpsid	i
 80149ae:	f383 8811 	msr	BASEPRI, r3
 80149b2:	f3bf 8f6f 	isb	sy
 80149b6:	f3bf 8f4f 	dsb	sy
 80149ba:	b662      	cpsie	i
 80149bc:	617b      	str	r3, [r7, #20]
}
 80149be:	bf00      	nop
 80149c0:	bf00      	nop
 80149c2:	e7fd      	b.n	80149c0 <xEventGroupWaitBits+0xb4>
	}
	#endif

	vTaskSuspendAll();
 80149c4:	f001 fc1e 	bl	8016204 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80149c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149ca:	681b      	ldr	r3, [r3, #0]
 80149cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80149ce:	683a      	ldr	r2, [r7, #0]
 80149d0:	68b9      	ldr	r1, [r7, #8]
 80149d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80149d4:	f000 f979 	bl	8014cca <prvTestWaitCondition>
 80149d8:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80149da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d00e      	beq.n	80149fe <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80149e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80149e4:	2300      	movs	r3, #0
 80149e6:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80149e8:	687b      	ldr	r3, [r7, #4]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d028      	beq.n	8014a40 <xEventGroupWaitBits+0x134>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80149ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149f0:	681a      	ldr	r2, [r3, #0]
 80149f2:	68bb      	ldr	r3, [r7, #8]
 80149f4:	43db      	mvns	r3, r3
 80149f6:	401a      	ands	r2, r3
 80149f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149fa:	601a      	str	r2, [r3, #0]
 80149fc:	e020      	b.n	8014a40 <xEventGroupWaitBits+0x134>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80149fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d104      	bne.n	8014a0e <xEventGroupWaitBits+0x102>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8014a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8014a08:	2301      	movs	r3, #1
 8014a0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8014a0c:	e018      	b.n	8014a40 <xEventGroupWaitBits+0x134>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	d003      	beq.n	8014a1c <xEventGroupWaitBits+0x110>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8014a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8014a1c:	683b      	ldr	r3, [r7, #0]
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d003      	beq.n	8014a2a <xEventGroupWaitBits+0x11e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8014a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8014a28:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8014a2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a2c:	1d18      	adds	r0, r3, #4
 8014a2e:	68ba      	ldr	r2, [r7, #8]
 8014a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a32:	4313      	orrs	r3, r2
 8014a34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014a36:	4619      	mov	r1, r3
 8014a38:	f001 fdee 	bl	8016618 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8014a3c:	2300      	movs	r3, #0
 8014a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8014a40:	f001 fbee 	bl	8016220 <xTaskResumeAll>
 8014a44:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8014a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014a48:	2b00      	cmp	r3, #0
 8014a4a:	d031      	beq.n	8014ab0 <xEventGroupWaitBits+0x1a4>
	{
		if( xAlreadyYielded == pdFALSE )
 8014a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	d107      	bne.n	8014a62 <xEventGroupWaitBits+0x156>
		{
			portYIELD_WITHIN_API();
 8014a52:	4b1a      	ldr	r3, [pc, #104]	@ (8014abc <xEventGroupWaitBits+0x1b0>)
 8014a54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014a58:	601a      	str	r2, [r3, #0]
 8014a5a:	f3bf 8f4f 	dsb	sy
 8014a5e:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8014a62:	f002 fa3b 	bl	8016edc <uxTaskResetEventItemValue>
 8014a66:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8014a68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014a6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d11a      	bne.n	8014aa8 <xEventGroupWaitBits+0x19c>
		{
			taskENTER_CRITICAL();
 8014a72:	f003 f943 	bl	8017cfc <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8014a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a78:	681b      	ldr	r3, [r3, #0]
 8014a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8014a7c:	683a      	ldr	r2, [r7, #0]
 8014a7e:	68b9      	ldr	r1, [r7, #8]
 8014a80:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014a82:	f000 f922 	bl	8014cca <prvTestWaitCondition>
 8014a86:	4603      	mov	r3, r0
 8014a88:	2b00      	cmp	r3, #0
 8014a8a:	d009      	beq.n	8014aa0 <xEventGroupWaitBits+0x194>
				{
					if( xClearOnExit != pdFALSE )
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d006      	beq.n	8014aa0 <xEventGroupWaitBits+0x194>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8014a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a94:	681a      	ldr	r2, [r3, #0]
 8014a96:	68bb      	ldr	r3, [r7, #8]
 8014a98:	43db      	mvns	r3, r3
 8014a9a:	401a      	ands	r2, r3
 8014a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a9e:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8014aa0:	2301      	movs	r3, #1
 8014aa2:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8014aa4:	f003 f960 	bl	8017d68 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8014aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014aaa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8014aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8014ab0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014ab2:	4618      	mov	r0, r3
 8014ab4:	3740      	adds	r7, #64	@ 0x40
 8014ab6:	46bd      	mov	sp, r7
 8014ab8:	bd80      	pop	{r7, pc}
 8014aba:	bf00      	nop
 8014abc:	e000ed04 	.word	0xe000ed04

08014ac0 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8014ac0:	b580      	push	{r7, lr}
 8014ac2:	b086      	sub	sp, #24
 8014ac4:	af00      	add	r7, sp, #0
 8014ac6:	6078      	str	r0, [r7, #4]
 8014ac8:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d10d      	bne.n	8014af0 <xEventGroupClearBits+0x30>
	__asm volatile
 8014ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ad8:	b672      	cpsid	i
 8014ada:	f383 8811 	msr	BASEPRI, r3
 8014ade:	f3bf 8f6f 	isb	sy
 8014ae2:	f3bf 8f4f 	dsb	sy
 8014ae6:	b662      	cpsie	i
 8014ae8:	60fb      	str	r3, [r7, #12]
}
 8014aea:	bf00      	nop
 8014aec:	bf00      	nop
 8014aee:	e7fd      	b.n	8014aec <xEventGroupClearBits+0x2c>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8014af0:	683b      	ldr	r3, [r7, #0]
 8014af2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014af6:	d30d      	bcc.n	8014b14 <xEventGroupClearBits+0x54>
	__asm volatile
 8014af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014afc:	b672      	cpsid	i
 8014afe:	f383 8811 	msr	BASEPRI, r3
 8014b02:	f3bf 8f6f 	isb	sy
 8014b06:	f3bf 8f4f 	dsb	sy
 8014b0a:	b662      	cpsie	i
 8014b0c:	60bb      	str	r3, [r7, #8]
}
 8014b0e:	bf00      	nop
 8014b10:	bf00      	nop
 8014b12:	e7fd      	b.n	8014b10 <xEventGroupClearBits+0x50>

	taskENTER_CRITICAL();
 8014b14:	f003 f8f2 	bl	8017cfc <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8014b18:	697b      	ldr	r3, [r7, #20]
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8014b1e:	697b      	ldr	r3, [r7, #20]
 8014b20:	681a      	ldr	r2, [r3, #0]
 8014b22:	683b      	ldr	r3, [r7, #0]
 8014b24:	43db      	mvns	r3, r3
 8014b26:	401a      	ands	r2, r3
 8014b28:	697b      	ldr	r3, [r7, #20]
 8014b2a:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8014b2c:	f003 f91c 	bl	8017d68 <vPortExitCritical>

	return uxReturn;
 8014b30:	693b      	ldr	r3, [r7, #16]
}
 8014b32:	4618      	mov	r0, r3
 8014b34:	3718      	adds	r7, #24
 8014b36:	46bd      	mov	sp, r7
 8014b38:	bd80      	pop	{r7, pc}

08014b3a <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8014b3a:	b580      	push	{r7, lr}
 8014b3c:	b08e      	sub	sp, #56	@ 0x38
 8014b3e:	af00      	add	r7, sp, #0
 8014b40:	6078      	str	r0, [r7, #4]
 8014b42:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8014b44:	2300      	movs	r3, #0
 8014b46:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8014b4c:	2300      	movs	r3, #0
 8014b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	2b00      	cmp	r3, #0
 8014b54:	d10d      	bne.n	8014b72 <xEventGroupSetBits+0x38>
	__asm volatile
 8014b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b5a:	b672      	cpsid	i
 8014b5c:	f383 8811 	msr	BASEPRI, r3
 8014b60:	f3bf 8f6f 	isb	sy
 8014b64:	f3bf 8f4f 	dsb	sy
 8014b68:	b662      	cpsie	i
 8014b6a:	613b      	str	r3, [r7, #16]
}
 8014b6c:	bf00      	nop
 8014b6e:	bf00      	nop
 8014b70:	e7fd      	b.n	8014b6e <xEventGroupSetBits+0x34>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8014b72:	683b      	ldr	r3, [r7, #0]
 8014b74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014b78:	d30d      	bcc.n	8014b96 <xEventGroupSetBits+0x5c>
	__asm volatile
 8014b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b7e:	b672      	cpsid	i
 8014b80:	f383 8811 	msr	BASEPRI, r3
 8014b84:	f3bf 8f6f 	isb	sy
 8014b88:	f3bf 8f4f 	dsb	sy
 8014b8c:	b662      	cpsie	i
 8014b8e:	60fb      	str	r3, [r7, #12]
}
 8014b90:	bf00      	nop
 8014b92:	bf00      	nop
 8014b94:	e7fd      	b.n	8014b92 <xEventGroupSetBits+0x58>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8014b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b98:	3304      	adds	r3, #4
 8014b9a:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b9e:	3308      	adds	r3, #8
 8014ba0:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8014ba2:	f001 fb2f 	bl	8016204 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8014ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014ba8:	68db      	ldr	r3, [r3, #12]
 8014baa:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8014bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bae:	681a      	ldr	r2, [r3, #0]
 8014bb0:	683b      	ldr	r3, [r7, #0]
 8014bb2:	431a      	orrs	r2, r3
 8014bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bb6:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8014bb8:	e03c      	b.n	8014c34 <xEventGroupSetBits+0xfa>
		{
			pxNext = listGET_NEXT( pxListItem );
 8014bba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014bbc:	685b      	ldr	r3, [r3, #4]
 8014bbe:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8014bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014bc2:	681b      	ldr	r3, [r3, #0]
 8014bc4:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8014bc6:	2300      	movs	r3, #0
 8014bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8014bca:	69bb      	ldr	r3, [r7, #24]
 8014bcc:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8014bd0:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8014bd2:	69bb      	ldr	r3, [r7, #24]
 8014bd4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8014bd8:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8014bda:	697b      	ldr	r3, [r7, #20]
 8014bdc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8014be0:	2b00      	cmp	r3, #0
 8014be2:	d108      	bne.n	8014bf6 <xEventGroupSetBits+0xbc>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8014be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014be6:	681a      	ldr	r2, [r3, #0]
 8014be8:	69bb      	ldr	r3, [r7, #24]
 8014bea:	4013      	ands	r3, r2
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d00b      	beq.n	8014c08 <xEventGroupSetBits+0xce>
				{
					xMatchFound = pdTRUE;
 8014bf0:	2301      	movs	r3, #1
 8014bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014bf4:	e008      	b.n	8014c08 <xEventGroupSetBits+0xce>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8014bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bf8:	681a      	ldr	r2, [r3, #0]
 8014bfa:	69bb      	ldr	r3, [r7, #24]
 8014bfc:	4013      	ands	r3, r2
 8014bfe:	69ba      	ldr	r2, [r7, #24]
 8014c00:	429a      	cmp	r2, r3
 8014c02:	d101      	bne.n	8014c08 <xEventGroupSetBits+0xce>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8014c04:	2301      	movs	r3, #1
 8014c06:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8014c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c0a:	2b00      	cmp	r3, #0
 8014c0c:	d010      	beq.n	8014c30 <xEventGroupSetBits+0xf6>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8014c0e:	697b      	ldr	r3, [r7, #20]
 8014c10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d003      	beq.n	8014c20 <xEventGroupSetBits+0xe6>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8014c18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014c1a:	69bb      	ldr	r3, [r7, #24]
 8014c1c:	4313      	orrs	r3, r2
 8014c1e:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8014c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8014c28:	4619      	mov	r1, r3
 8014c2a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8014c2c:	f001 fdca 	bl	80167c4 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8014c30:	69fb      	ldr	r3, [r7, #28]
 8014c32:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8014c34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014c36:	6a3b      	ldr	r3, [r7, #32]
 8014c38:	429a      	cmp	r2, r3
 8014c3a:	d1be      	bne.n	8014bba <xEventGroupSetBits+0x80>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8014c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c3e:	681a      	ldr	r2, [r3, #0]
 8014c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c42:	43db      	mvns	r3, r3
 8014c44:	401a      	ands	r2, r3
 8014c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c48:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8014c4a:	f001 fae9 	bl	8016220 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8014c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c50:	681b      	ldr	r3, [r3, #0]
}
 8014c52:	4618      	mov	r0, r3
 8014c54:	3738      	adds	r7, #56	@ 0x38
 8014c56:	46bd      	mov	sp, r7
 8014c58:	bd80      	pop	{r7, pc}

08014c5a <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
 8014c5a:	b580      	push	{r7, lr}
 8014c5c:	b086      	sub	sp, #24
 8014c5e:	af00      	add	r7, sp, #0
 8014c60:	6078      	str	r0, [r7, #4]
EventGroup_t *pxEventBits = xEventGroup;
 8014c62:	687b      	ldr	r3, [r7, #4]
 8014c64:	617b      	str	r3, [r7, #20]
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
 8014c66:	697b      	ldr	r3, [r7, #20]
 8014c68:	3304      	adds	r3, #4
 8014c6a:	613b      	str	r3, [r7, #16]

	vTaskSuspendAll();
 8014c6c:	f001 faca 	bl	8016204 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8014c70:	e01a      	b.n	8014ca8 <vEventGroupDelete+0x4e>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( const ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
 8014c72:	693b      	ldr	r3, [r7, #16]
 8014c74:	68da      	ldr	r2, [r3, #12]
 8014c76:	693b      	ldr	r3, [r7, #16]
 8014c78:	3308      	adds	r3, #8
 8014c7a:	429a      	cmp	r2, r3
 8014c7c:	d10d      	bne.n	8014c9a <vEventGroupDelete+0x40>
	__asm volatile
 8014c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c82:	b672      	cpsid	i
 8014c84:	f383 8811 	msr	BASEPRI, r3
 8014c88:	f3bf 8f6f 	isb	sy
 8014c8c:	f3bf 8f4f 	dsb	sy
 8014c90:	b662      	cpsie	i
 8014c92:	60fb      	str	r3, [r7, #12]
}
 8014c94:	bf00      	nop
 8014c96:	bf00      	nop
 8014c98:	e7fd      	b.n	8014c96 <vEventGroupDelete+0x3c>
			vTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
 8014c9a:	693b      	ldr	r3, [r7, #16]
 8014c9c:	68db      	ldr	r3, [r3, #12]
 8014c9e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8014ca2:	4618      	mov	r0, r3
 8014ca4:	f001 fd8e 	bl	80167c4 <vTaskRemoveFromUnorderedEventList>
		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8014ca8:	693b      	ldr	r3, [r7, #16]
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	2b00      	cmp	r3, #0
 8014cae:	d1e0      	bne.n	8014c72 <vEventGroupDelete+0x18>
		}
		#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
		{
			/* The event group could have been allocated statically or
			dynamically, so check before attempting to free the memory. */
			if( pxEventBits->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8014cb0:	697b      	ldr	r3, [r7, #20]
 8014cb2:	7f1b      	ldrb	r3, [r3, #28]
 8014cb4:	2b00      	cmp	r3, #0
 8014cb6:	d102      	bne.n	8014cbe <vEventGroupDelete+0x64>
			{
				vPortFree( pxEventBits );
 8014cb8:	6978      	ldr	r0, [r7, #20]
 8014cba:	f003 fa1b 	bl	80180f4 <vPortFree>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
	( void ) xTaskResumeAll();
 8014cbe:	f001 faaf 	bl	8016220 <xTaskResumeAll>
}
 8014cc2:	bf00      	nop
 8014cc4:	3718      	adds	r7, #24
 8014cc6:	46bd      	mov	sp, r7
 8014cc8:	bd80      	pop	{r7, pc}

08014cca <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8014cca:	b480      	push	{r7}
 8014ccc:	b087      	sub	sp, #28
 8014cce:	af00      	add	r7, sp, #0
 8014cd0:	60f8      	str	r0, [r7, #12]
 8014cd2:	60b9      	str	r1, [r7, #8]
 8014cd4:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8014cd6:	2300      	movs	r3, #0
 8014cd8:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d107      	bne.n	8014cf0 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8014ce0:	68fa      	ldr	r2, [r7, #12]
 8014ce2:	68bb      	ldr	r3, [r7, #8]
 8014ce4:	4013      	ands	r3, r2
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d00a      	beq.n	8014d00 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8014cea:	2301      	movs	r3, #1
 8014cec:	617b      	str	r3, [r7, #20]
 8014cee:	e007      	b.n	8014d00 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8014cf0:	68fa      	ldr	r2, [r7, #12]
 8014cf2:	68bb      	ldr	r3, [r7, #8]
 8014cf4:	4013      	ands	r3, r2
 8014cf6:	68ba      	ldr	r2, [r7, #8]
 8014cf8:	429a      	cmp	r2, r3
 8014cfa:	d101      	bne.n	8014d00 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8014cfc:	2301      	movs	r3, #1
 8014cfe:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8014d00:	697b      	ldr	r3, [r7, #20]
}
 8014d02:	4618      	mov	r0, r3
 8014d04:	371c      	adds	r7, #28
 8014d06:	46bd      	mov	sp, r7
 8014d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d0c:	4770      	bx	lr

08014d0e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014d0e:	b480      	push	{r7}
 8014d10:	b083      	sub	sp, #12
 8014d12:	af00      	add	r7, sp, #0
 8014d14:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	f103 0208 	add.w	r2, r3, #8
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	f04f 32ff 	mov.w	r2, #4294967295
 8014d26:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	f103 0208 	add.w	r2, r3, #8
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	f103 0208 	add.w	r2, r3, #8
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	2200      	movs	r2, #0
 8014d40:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014d42:	bf00      	nop
 8014d44:	370c      	adds	r7, #12
 8014d46:	46bd      	mov	sp, r7
 8014d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d4c:	4770      	bx	lr

08014d4e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014d4e:	b480      	push	{r7}
 8014d50:	b083      	sub	sp, #12
 8014d52:	af00      	add	r7, sp, #0
 8014d54:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	2200      	movs	r2, #0
 8014d5a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014d5c:	bf00      	nop
 8014d5e:	370c      	adds	r7, #12
 8014d60:	46bd      	mov	sp, r7
 8014d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d66:	4770      	bx	lr

08014d68 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014d68:	b480      	push	{r7}
 8014d6a:	b085      	sub	sp, #20
 8014d6c:	af00      	add	r7, sp, #0
 8014d6e:	6078      	str	r0, [r7, #4]
 8014d70:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	685b      	ldr	r3, [r3, #4]
 8014d76:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014d78:	683b      	ldr	r3, [r7, #0]
 8014d7a:	68fa      	ldr	r2, [r7, #12]
 8014d7c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014d7e:	68fb      	ldr	r3, [r7, #12]
 8014d80:	689a      	ldr	r2, [r3, #8]
 8014d82:	683b      	ldr	r3, [r7, #0]
 8014d84:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014d86:	68fb      	ldr	r3, [r7, #12]
 8014d88:	689b      	ldr	r3, [r3, #8]
 8014d8a:	683a      	ldr	r2, [r7, #0]
 8014d8c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	683a      	ldr	r2, [r7, #0]
 8014d92:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8014d94:	683b      	ldr	r3, [r7, #0]
 8014d96:	687a      	ldr	r2, [r7, #4]
 8014d98:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	681b      	ldr	r3, [r3, #0]
 8014d9e:	1c5a      	adds	r2, r3, #1
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	601a      	str	r2, [r3, #0]
}
 8014da4:	bf00      	nop
 8014da6:	3714      	adds	r7, #20
 8014da8:	46bd      	mov	sp, r7
 8014daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dae:	4770      	bx	lr

08014db0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014db0:	b480      	push	{r7}
 8014db2:	b085      	sub	sp, #20
 8014db4:	af00      	add	r7, sp, #0
 8014db6:	6078      	str	r0, [r7, #4]
 8014db8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014dba:	683b      	ldr	r3, [r7, #0]
 8014dbc:	681b      	ldr	r3, [r3, #0]
 8014dbe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014dc0:	68bb      	ldr	r3, [r7, #8]
 8014dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014dc6:	d103      	bne.n	8014dd0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	691b      	ldr	r3, [r3, #16]
 8014dcc:	60fb      	str	r3, [r7, #12]
 8014dce:	e00c      	b.n	8014dea <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	3308      	adds	r3, #8
 8014dd4:	60fb      	str	r3, [r7, #12]
 8014dd6:	e002      	b.n	8014dde <vListInsert+0x2e>
 8014dd8:	68fb      	ldr	r3, [r7, #12]
 8014dda:	685b      	ldr	r3, [r3, #4]
 8014ddc:	60fb      	str	r3, [r7, #12]
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	685b      	ldr	r3, [r3, #4]
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	68ba      	ldr	r2, [r7, #8]
 8014de6:	429a      	cmp	r2, r3
 8014de8:	d2f6      	bcs.n	8014dd8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014dea:	68fb      	ldr	r3, [r7, #12]
 8014dec:	685a      	ldr	r2, [r3, #4]
 8014dee:	683b      	ldr	r3, [r7, #0]
 8014df0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014df2:	683b      	ldr	r3, [r7, #0]
 8014df4:	685b      	ldr	r3, [r3, #4]
 8014df6:	683a      	ldr	r2, [r7, #0]
 8014df8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014dfa:	683b      	ldr	r3, [r7, #0]
 8014dfc:	68fa      	ldr	r2, [r7, #12]
 8014dfe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014e00:	68fb      	ldr	r3, [r7, #12]
 8014e02:	683a      	ldr	r2, [r7, #0]
 8014e04:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8014e06:	683b      	ldr	r3, [r7, #0]
 8014e08:	687a      	ldr	r2, [r7, #4]
 8014e0a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	681b      	ldr	r3, [r3, #0]
 8014e10:	1c5a      	adds	r2, r3, #1
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	601a      	str	r2, [r3, #0]
}
 8014e16:	bf00      	nop
 8014e18:	3714      	adds	r7, #20
 8014e1a:	46bd      	mov	sp, r7
 8014e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e20:	4770      	bx	lr

08014e22 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014e22:	b480      	push	{r7}
 8014e24:	b085      	sub	sp, #20
 8014e26:	af00      	add	r7, sp, #0
 8014e28:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	691b      	ldr	r3, [r3, #16]
 8014e2e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	685b      	ldr	r3, [r3, #4]
 8014e34:	687a      	ldr	r2, [r7, #4]
 8014e36:	6892      	ldr	r2, [r2, #8]
 8014e38:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	689b      	ldr	r3, [r3, #8]
 8014e3e:	687a      	ldr	r2, [r7, #4]
 8014e40:	6852      	ldr	r2, [r2, #4]
 8014e42:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014e44:	68fb      	ldr	r3, [r7, #12]
 8014e46:	685b      	ldr	r3, [r3, #4]
 8014e48:	687a      	ldr	r2, [r7, #4]
 8014e4a:	429a      	cmp	r2, r3
 8014e4c:	d103      	bne.n	8014e56 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	689a      	ldr	r2, [r3, #8]
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	2200      	movs	r2, #0
 8014e5a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014e5c:	68fb      	ldr	r3, [r7, #12]
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	1e5a      	subs	r2, r3, #1
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014e66:	68fb      	ldr	r3, [r7, #12]
 8014e68:	681b      	ldr	r3, [r3, #0]
}
 8014e6a:	4618      	mov	r0, r3
 8014e6c:	3714      	adds	r7, #20
 8014e6e:	46bd      	mov	sp, r7
 8014e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e74:	4770      	bx	lr
	...

08014e78 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014e78:	b580      	push	{r7, lr}
 8014e7a:	b084      	sub	sp, #16
 8014e7c:	af00      	add	r7, sp, #0
 8014e7e:	6078      	str	r0, [r7, #4]
 8014e80:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014e86:	68fb      	ldr	r3, [r7, #12]
 8014e88:	2b00      	cmp	r3, #0
 8014e8a:	d10d      	bne.n	8014ea8 <xQueueGenericReset+0x30>
	__asm volatile
 8014e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e90:	b672      	cpsid	i
 8014e92:	f383 8811 	msr	BASEPRI, r3
 8014e96:	f3bf 8f6f 	isb	sy
 8014e9a:	f3bf 8f4f 	dsb	sy
 8014e9e:	b662      	cpsie	i
 8014ea0:	60bb      	str	r3, [r7, #8]
}
 8014ea2:	bf00      	nop
 8014ea4:	bf00      	nop
 8014ea6:	e7fd      	b.n	8014ea4 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8014ea8:	f002 ff28 	bl	8017cfc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	681a      	ldr	r2, [r3, #0]
 8014eb0:	68fb      	ldr	r3, [r7, #12]
 8014eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014eb4:	68f9      	ldr	r1, [r7, #12]
 8014eb6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014eb8:	fb01 f303 	mul.w	r3, r1, r3
 8014ebc:	441a      	add	r2, r3
 8014ebe:	68fb      	ldr	r3, [r7, #12]
 8014ec0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014ec8:	68fb      	ldr	r3, [r7, #12]
 8014eca:	681a      	ldr	r2, [r3, #0]
 8014ecc:	68fb      	ldr	r3, [r7, #12]
 8014ece:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	681a      	ldr	r2, [r3, #0]
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014ed8:	3b01      	subs	r3, #1
 8014eda:	68f9      	ldr	r1, [r7, #12]
 8014edc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014ede:	fb01 f303 	mul.w	r3, r1, r3
 8014ee2:	441a      	add	r2, r3
 8014ee4:	68fb      	ldr	r3, [r7, #12]
 8014ee6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	22ff      	movs	r2, #255	@ 0xff
 8014eec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014ef0:	68fb      	ldr	r3, [r7, #12]
 8014ef2:	22ff      	movs	r2, #255	@ 0xff
 8014ef4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8014ef8:	683b      	ldr	r3, [r7, #0]
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d114      	bne.n	8014f28 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	691b      	ldr	r3, [r3, #16]
 8014f02:	2b00      	cmp	r3, #0
 8014f04:	d01a      	beq.n	8014f3c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014f06:	68fb      	ldr	r3, [r7, #12]
 8014f08:	3310      	adds	r3, #16
 8014f0a:	4618      	mov	r0, r3
 8014f0c:	f001 fbf4 	bl	80166f8 <xTaskRemoveFromEventList>
 8014f10:	4603      	mov	r3, r0
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	d012      	beq.n	8014f3c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014f16:	4b0d      	ldr	r3, [pc, #52]	@ (8014f4c <xQueueGenericReset+0xd4>)
 8014f18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f1c:	601a      	str	r2, [r3, #0]
 8014f1e:	f3bf 8f4f 	dsb	sy
 8014f22:	f3bf 8f6f 	isb	sy
 8014f26:	e009      	b.n	8014f3c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014f28:	68fb      	ldr	r3, [r7, #12]
 8014f2a:	3310      	adds	r3, #16
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	f7ff feee 	bl	8014d0e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	3324      	adds	r3, #36	@ 0x24
 8014f36:	4618      	mov	r0, r3
 8014f38:	f7ff fee9 	bl	8014d0e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014f3c:	f002 ff14 	bl	8017d68 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014f40:	2301      	movs	r3, #1
}
 8014f42:	4618      	mov	r0, r3
 8014f44:	3710      	adds	r7, #16
 8014f46:	46bd      	mov	sp, r7
 8014f48:	bd80      	pop	{r7, pc}
 8014f4a:	bf00      	nop
 8014f4c:	e000ed04 	.word	0xe000ed04

08014f50 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014f50:	b580      	push	{r7, lr}
 8014f52:	b08e      	sub	sp, #56	@ 0x38
 8014f54:	af02      	add	r7, sp, #8
 8014f56:	60f8      	str	r0, [r7, #12]
 8014f58:	60b9      	str	r1, [r7, #8]
 8014f5a:	607a      	str	r2, [r7, #4]
 8014f5c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d10d      	bne.n	8014f80 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8014f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f68:	b672      	cpsid	i
 8014f6a:	f383 8811 	msr	BASEPRI, r3
 8014f6e:	f3bf 8f6f 	isb	sy
 8014f72:	f3bf 8f4f 	dsb	sy
 8014f76:	b662      	cpsie	i
 8014f78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014f7a:	bf00      	nop
 8014f7c:	bf00      	nop
 8014f7e:	e7fd      	b.n	8014f7c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014f80:	683b      	ldr	r3, [r7, #0]
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d10d      	bne.n	8014fa2 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8014f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f8a:	b672      	cpsid	i
 8014f8c:	f383 8811 	msr	BASEPRI, r3
 8014f90:	f3bf 8f6f 	isb	sy
 8014f94:	f3bf 8f4f 	dsb	sy
 8014f98:	b662      	cpsie	i
 8014f9a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014f9c:	bf00      	nop
 8014f9e:	bf00      	nop
 8014fa0:	e7fd      	b.n	8014f9e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	2b00      	cmp	r3, #0
 8014fa6:	d002      	beq.n	8014fae <xQueueGenericCreateStatic+0x5e>
 8014fa8:	68bb      	ldr	r3, [r7, #8]
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d001      	beq.n	8014fb2 <xQueueGenericCreateStatic+0x62>
 8014fae:	2301      	movs	r3, #1
 8014fb0:	e000      	b.n	8014fb4 <xQueueGenericCreateStatic+0x64>
 8014fb2:	2300      	movs	r3, #0
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d10d      	bne.n	8014fd4 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8014fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fbc:	b672      	cpsid	i
 8014fbe:	f383 8811 	msr	BASEPRI, r3
 8014fc2:	f3bf 8f6f 	isb	sy
 8014fc6:	f3bf 8f4f 	dsb	sy
 8014fca:	b662      	cpsie	i
 8014fcc:	623b      	str	r3, [r7, #32]
}
 8014fce:	bf00      	nop
 8014fd0:	bf00      	nop
 8014fd2:	e7fd      	b.n	8014fd0 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d102      	bne.n	8014fe0 <xQueueGenericCreateStatic+0x90>
 8014fda:	68bb      	ldr	r3, [r7, #8]
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	d101      	bne.n	8014fe4 <xQueueGenericCreateStatic+0x94>
 8014fe0:	2301      	movs	r3, #1
 8014fe2:	e000      	b.n	8014fe6 <xQueueGenericCreateStatic+0x96>
 8014fe4:	2300      	movs	r3, #0
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d10d      	bne.n	8015006 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8014fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fee:	b672      	cpsid	i
 8014ff0:	f383 8811 	msr	BASEPRI, r3
 8014ff4:	f3bf 8f6f 	isb	sy
 8014ff8:	f3bf 8f4f 	dsb	sy
 8014ffc:	b662      	cpsie	i
 8014ffe:	61fb      	str	r3, [r7, #28]
}
 8015000:	bf00      	nop
 8015002:	bf00      	nop
 8015004:	e7fd      	b.n	8015002 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015006:	2350      	movs	r3, #80	@ 0x50
 8015008:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801500a:	697b      	ldr	r3, [r7, #20]
 801500c:	2b50      	cmp	r3, #80	@ 0x50
 801500e:	d00d      	beq.n	801502c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8015010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015014:	b672      	cpsid	i
 8015016:	f383 8811 	msr	BASEPRI, r3
 801501a:	f3bf 8f6f 	isb	sy
 801501e:	f3bf 8f4f 	dsb	sy
 8015022:	b662      	cpsie	i
 8015024:	61bb      	str	r3, [r7, #24]
}
 8015026:	bf00      	nop
 8015028:	bf00      	nop
 801502a:	e7fd      	b.n	8015028 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801502c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801502e:	683b      	ldr	r3, [r7, #0]
 8015030:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8015032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015034:	2b00      	cmp	r3, #0
 8015036:	d00d      	beq.n	8015054 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015038:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801503a:	2201      	movs	r2, #1
 801503c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015040:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8015044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015046:	9300      	str	r3, [sp, #0]
 8015048:	4613      	mov	r3, r2
 801504a:	687a      	ldr	r2, [r7, #4]
 801504c:	68b9      	ldr	r1, [r7, #8]
 801504e:	68f8      	ldr	r0, [r7, #12]
 8015050:	f000 f805 	bl	801505e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8015056:	4618      	mov	r0, r3
 8015058:	3730      	adds	r7, #48	@ 0x30
 801505a:	46bd      	mov	sp, r7
 801505c:	bd80      	pop	{r7, pc}

0801505e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801505e:	b580      	push	{r7, lr}
 8015060:	b084      	sub	sp, #16
 8015062:	af00      	add	r7, sp, #0
 8015064:	60f8      	str	r0, [r7, #12]
 8015066:	60b9      	str	r1, [r7, #8]
 8015068:	607a      	str	r2, [r7, #4]
 801506a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801506c:	68bb      	ldr	r3, [r7, #8]
 801506e:	2b00      	cmp	r3, #0
 8015070:	d103      	bne.n	801507a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015072:	69bb      	ldr	r3, [r7, #24]
 8015074:	69ba      	ldr	r2, [r7, #24]
 8015076:	601a      	str	r2, [r3, #0]
 8015078:	e002      	b.n	8015080 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801507a:	69bb      	ldr	r3, [r7, #24]
 801507c:	687a      	ldr	r2, [r7, #4]
 801507e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015080:	69bb      	ldr	r3, [r7, #24]
 8015082:	68fa      	ldr	r2, [r7, #12]
 8015084:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015086:	69bb      	ldr	r3, [r7, #24]
 8015088:	68ba      	ldr	r2, [r7, #8]
 801508a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801508c:	2101      	movs	r1, #1
 801508e:	69b8      	ldr	r0, [r7, #24]
 8015090:	f7ff fef2 	bl	8014e78 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8015094:	69bb      	ldr	r3, [r7, #24]
 8015096:	78fa      	ldrb	r2, [r7, #3]
 8015098:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801509c:	bf00      	nop
 801509e:	3710      	adds	r7, #16
 80150a0:	46bd      	mov	sp, r7
 80150a2:	bd80      	pop	{r7, pc}

080150a4 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80150a4:	b580      	push	{r7, lr}
 80150a6:	b082      	sub	sp, #8
 80150a8:	af00      	add	r7, sp, #0
 80150aa:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d00e      	beq.n	80150d0 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	2200      	movs	r2, #0
 80150b6:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	2200      	movs	r2, #0
 80150bc:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	2200      	movs	r2, #0
 80150c2:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80150c4:	2300      	movs	r3, #0
 80150c6:	2200      	movs	r2, #0
 80150c8:	2100      	movs	r1, #0
 80150ca:	6878      	ldr	r0, [r7, #4]
 80150cc:	f000 f85c 	bl	8015188 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80150d0:	bf00      	nop
 80150d2:	3708      	adds	r7, #8
 80150d4:	46bd      	mov	sp, r7
 80150d6:	bd80      	pop	{r7, pc}

080150d8 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80150d8:	b580      	push	{r7, lr}
 80150da:	b088      	sub	sp, #32
 80150dc:	af02      	add	r7, sp, #8
 80150de:	4603      	mov	r3, r0
 80150e0:	6039      	str	r1, [r7, #0]
 80150e2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80150e4:	2301      	movs	r3, #1
 80150e6:	617b      	str	r3, [r7, #20]
 80150e8:	2300      	movs	r3, #0
 80150ea:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80150ec:	79fb      	ldrb	r3, [r7, #7]
 80150ee:	9300      	str	r3, [sp, #0]
 80150f0:	683b      	ldr	r3, [r7, #0]
 80150f2:	2200      	movs	r2, #0
 80150f4:	6939      	ldr	r1, [r7, #16]
 80150f6:	6978      	ldr	r0, [r7, #20]
 80150f8:	f7ff ff2a 	bl	8014f50 <xQueueGenericCreateStatic>
 80150fc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80150fe:	68f8      	ldr	r0, [r7, #12]
 8015100:	f7ff ffd0 	bl	80150a4 <prvInitialiseMutex>

		return xNewQueue;
 8015104:	68fb      	ldr	r3, [r7, #12]
	}
 8015106:	4618      	mov	r0, r3
 8015108:	3718      	adds	r7, #24
 801510a:	46bd      	mov	sp, r7
 801510c:	bd80      	pop	{r7, pc}

0801510e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 801510e:	b580      	push	{r7, lr}
 8015110:	b08a      	sub	sp, #40	@ 0x28
 8015112:	af02      	add	r7, sp, #8
 8015114:	60f8      	str	r0, [r7, #12]
 8015116:	60b9      	str	r1, [r7, #8]
 8015118:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801511a:	68fb      	ldr	r3, [r7, #12]
 801511c:	2b00      	cmp	r3, #0
 801511e:	d10d      	bne.n	801513c <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 8015120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015124:	b672      	cpsid	i
 8015126:	f383 8811 	msr	BASEPRI, r3
 801512a:	f3bf 8f6f 	isb	sy
 801512e:	f3bf 8f4f 	dsb	sy
 8015132:	b662      	cpsie	i
 8015134:	61bb      	str	r3, [r7, #24]
}
 8015136:	bf00      	nop
 8015138:	bf00      	nop
 801513a:	e7fd      	b.n	8015138 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 801513c:	68ba      	ldr	r2, [r7, #8]
 801513e:	68fb      	ldr	r3, [r7, #12]
 8015140:	429a      	cmp	r2, r3
 8015142:	d90d      	bls.n	8015160 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 8015144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015148:	b672      	cpsid	i
 801514a:	f383 8811 	msr	BASEPRI, r3
 801514e:	f3bf 8f6f 	isb	sy
 8015152:	f3bf 8f4f 	dsb	sy
 8015156:	b662      	cpsie	i
 8015158:	617b      	str	r3, [r7, #20]
}
 801515a:	bf00      	nop
 801515c:	bf00      	nop
 801515e:	e7fd      	b.n	801515c <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8015160:	2302      	movs	r3, #2
 8015162:	9300      	str	r3, [sp, #0]
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	2200      	movs	r2, #0
 8015168:	2100      	movs	r1, #0
 801516a:	68f8      	ldr	r0, [r7, #12]
 801516c:	f7ff fef0 	bl	8014f50 <xQueueGenericCreateStatic>
 8015170:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8015172:	69fb      	ldr	r3, [r7, #28]
 8015174:	2b00      	cmp	r3, #0
 8015176:	d002      	beq.n	801517e <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8015178:	69fb      	ldr	r3, [r7, #28]
 801517a:	68ba      	ldr	r2, [r7, #8]
 801517c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801517e:	69fb      	ldr	r3, [r7, #28]
	}
 8015180:	4618      	mov	r0, r3
 8015182:	3720      	adds	r7, #32
 8015184:	46bd      	mov	sp, r7
 8015186:	bd80      	pop	{r7, pc}

08015188 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015188:	b580      	push	{r7, lr}
 801518a:	b08e      	sub	sp, #56	@ 0x38
 801518c:	af00      	add	r7, sp, #0
 801518e:	60f8      	str	r0, [r7, #12]
 8015190:	60b9      	str	r1, [r7, #8]
 8015192:	607a      	str	r2, [r7, #4]
 8015194:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015196:	2300      	movs	r3, #0
 8015198:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801519a:	68fb      	ldr	r3, [r7, #12]
 801519c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801519e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d10d      	bne.n	80151c0 <xQueueGenericSend+0x38>
	__asm volatile
 80151a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151a8:	b672      	cpsid	i
 80151aa:	f383 8811 	msr	BASEPRI, r3
 80151ae:	f3bf 8f6f 	isb	sy
 80151b2:	f3bf 8f4f 	dsb	sy
 80151b6:	b662      	cpsie	i
 80151b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80151ba:	bf00      	nop
 80151bc:	bf00      	nop
 80151be:	e7fd      	b.n	80151bc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80151c0:	68bb      	ldr	r3, [r7, #8]
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	d103      	bne.n	80151ce <xQueueGenericSend+0x46>
 80151c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d101      	bne.n	80151d2 <xQueueGenericSend+0x4a>
 80151ce:	2301      	movs	r3, #1
 80151d0:	e000      	b.n	80151d4 <xQueueGenericSend+0x4c>
 80151d2:	2300      	movs	r3, #0
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	d10d      	bne.n	80151f4 <xQueueGenericSend+0x6c>
	__asm volatile
 80151d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151dc:	b672      	cpsid	i
 80151de:	f383 8811 	msr	BASEPRI, r3
 80151e2:	f3bf 8f6f 	isb	sy
 80151e6:	f3bf 8f4f 	dsb	sy
 80151ea:	b662      	cpsie	i
 80151ec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80151ee:	bf00      	nop
 80151f0:	bf00      	nop
 80151f2:	e7fd      	b.n	80151f0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80151f4:	683b      	ldr	r3, [r7, #0]
 80151f6:	2b02      	cmp	r3, #2
 80151f8:	d103      	bne.n	8015202 <xQueueGenericSend+0x7a>
 80151fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80151fe:	2b01      	cmp	r3, #1
 8015200:	d101      	bne.n	8015206 <xQueueGenericSend+0x7e>
 8015202:	2301      	movs	r3, #1
 8015204:	e000      	b.n	8015208 <xQueueGenericSend+0x80>
 8015206:	2300      	movs	r3, #0
 8015208:	2b00      	cmp	r3, #0
 801520a:	d10d      	bne.n	8015228 <xQueueGenericSend+0xa0>
	__asm volatile
 801520c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015210:	b672      	cpsid	i
 8015212:	f383 8811 	msr	BASEPRI, r3
 8015216:	f3bf 8f6f 	isb	sy
 801521a:	f3bf 8f4f 	dsb	sy
 801521e:	b662      	cpsie	i
 8015220:	623b      	str	r3, [r7, #32]
}
 8015222:	bf00      	nop
 8015224:	bf00      	nop
 8015226:	e7fd      	b.n	8015224 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015228:	f001 fcd6 	bl	8016bd8 <xTaskGetSchedulerState>
 801522c:	4603      	mov	r3, r0
 801522e:	2b00      	cmp	r3, #0
 8015230:	d102      	bne.n	8015238 <xQueueGenericSend+0xb0>
 8015232:	687b      	ldr	r3, [r7, #4]
 8015234:	2b00      	cmp	r3, #0
 8015236:	d101      	bne.n	801523c <xQueueGenericSend+0xb4>
 8015238:	2301      	movs	r3, #1
 801523a:	e000      	b.n	801523e <xQueueGenericSend+0xb6>
 801523c:	2300      	movs	r3, #0
 801523e:	2b00      	cmp	r3, #0
 8015240:	d10d      	bne.n	801525e <xQueueGenericSend+0xd6>
	__asm volatile
 8015242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015246:	b672      	cpsid	i
 8015248:	f383 8811 	msr	BASEPRI, r3
 801524c:	f3bf 8f6f 	isb	sy
 8015250:	f3bf 8f4f 	dsb	sy
 8015254:	b662      	cpsie	i
 8015256:	61fb      	str	r3, [r7, #28]
}
 8015258:	bf00      	nop
 801525a:	bf00      	nop
 801525c:	e7fd      	b.n	801525a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801525e:	f002 fd4d 	bl	8017cfc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801526a:	429a      	cmp	r2, r3
 801526c:	d302      	bcc.n	8015274 <xQueueGenericSend+0xec>
 801526e:	683b      	ldr	r3, [r7, #0]
 8015270:	2b02      	cmp	r3, #2
 8015272:	d129      	bne.n	80152c8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015274:	683a      	ldr	r2, [r7, #0]
 8015276:	68b9      	ldr	r1, [r7, #8]
 8015278:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801527a:	f000 fbb8 	bl	80159ee <prvCopyDataToQueue>
 801527e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015284:	2b00      	cmp	r3, #0
 8015286:	d010      	beq.n	80152aa <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801528a:	3324      	adds	r3, #36	@ 0x24
 801528c:	4618      	mov	r0, r3
 801528e:	f001 fa33 	bl	80166f8 <xTaskRemoveFromEventList>
 8015292:	4603      	mov	r3, r0
 8015294:	2b00      	cmp	r3, #0
 8015296:	d013      	beq.n	80152c0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8015298:	4b3f      	ldr	r3, [pc, #252]	@ (8015398 <xQueueGenericSend+0x210>)
 801529a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801529e:	601a      	str	r2, [r3, #0]
 80152a0:	f3bf 8f4f 	dsb	sy
 80152a4:	f3bf 8f6f 	isb	sy
 80152a8:	e00a      	b.n	80152c0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80152aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d007      	beq.n	80152c0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80152b0:	4b39      	ldr	r3, [pc, #228]	@ (8015398 <xQueueGenericSend+0x210>)
 80152b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80152b6:	601a      	str	r2, [r3, #0]
 80152b8:	f3bf 8f4f 	dsb	sy
 80152bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80152c0:	f002 fd52 	bl	8017d68 <vPortExitCritical>
				return pdPASS;
 80152c4:	2301      	movs	r3, #1
 80152c6:	e063      	b.n	8015390 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	2b00      	cmp	r3, #0
 80152cc:	d103      	bne.n	80152d6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80152ce:	f002 fd4b 	bl	8017d68 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80152d2:	2300      	movs	r3, #0
 80152d4:	e05c      	b.n	8015390 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80152d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152d8:	2b00      	cmp	r3, #0
 80152da:	d106      	bne.n	80152ea <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80152dc:	f107 0314 	add.w	r3, r7, #20
 80152e0:	4618      	mov	r0, r3
 80152e2:	f001 fb01 	bl	80168e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80152e6:	2301      	movs	r3, #1
 80152e8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80152ea:	f002 fd3d 	bl	8017d68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80152ee:	f000 ff89 	bl	8016204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80152f2:	f002 fd03 	bl	8017cfc <vPortEnterCritical>
 80152f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80152f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80152fc:	b25b      	sxtb	r3, r3
 80152fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015302:	d103      	bne.n	801530c <xQueueGenericSend+0x184>
 8015304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015306:	2200      	movs	r2, #0
 8015308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801530c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801530e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015312:	b25b      	sxtb	r3, r3
 8015314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015318:	d103      	bne.n	8015322 <xQueueGenericSend+0x19a>
 801531a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801531c:	2200      	movs	r2, #0
 801531e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015322:	f002 fd21 	bl	8017d68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015326:	1d3a      	adds	r2, r7, #4
 8015328:	f107 0314 	add.w	r3, r7, #20
 801532c:	4611      	mov	r1, r2
 801532e:	4618      	mov	r0, r3
 8015330:	f001 faf0 	bl	8016914 <xTaskCheckForTimeOut>
 8015334:	4603      	mov	r3, r0
 8015336:	2b00      	cmp	r3, #0
 8015338:	d124      	bne.n	8015384 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801533a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801533c:	f000 fc4f 	bl	8015bde <prvIsQueueFull>
 8015340:	4603      	mov	r3, r0
 8015342:	2b00      	cmp	r3, #0
 8015344:	d018      	beq.n	8015378 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015348:	3310      	adds	r3, #16
 801534a:	687a      	ldr	r2, [r7, #4]
 801534c:	4611      	mov	r1, r2
 801534e:	4618      	mov	r0, r3
 8015350:	f001 f93a 	bl	80165c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015354:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015356:	f000 fbda 	bl	8015b0e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801535a:	f000 ff61 	bl	8016220 <xTaskResumeAll>
 801535e:	4603      	mov	r3, r0
 8015360:	2b00      	cmp	r3, #0
 8015362:	f47f af7c 	bne.w	801525e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8015366:	4b0c      	ldr	r3, [pc, #48]	@ (8015398 <xQueueGenericSend+0x210>)
 8015368:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801536c:	601a      	str	r2, [r3, #0]
 801536e:	f3bf 8f4f 	dsb	sy
 8015372:	f3bf 8f6f 	isb	sy
 8015376:	e772      	b.n	801525e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015378:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801537a:	f000 fbc8 	bl	8015b0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801537e:	f000 ff4f 	bl	8016220 <xTaskResumeAll>
 8015382:	e76c      	b.n	801525e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8015384:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015386:	f000 fbc2 	bl	8015b0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801538a:	f000 ff49 	bl	8016220 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801538e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8015390:	4618      	mov	r0, r3
 8015392:	3738      	adds	r7, #56	@ 0x38
 8015394:	46bd      	mov	sp, r7
 8015396:	bd80      	pop	{r7, pc}
 8015398:	e000ed04 	.word	0xe000ed04

0801539c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801539c:	b580      	push	{r7, lr}
 801539e:	b08e      	sub	sp, #56	@ 0x38
 80153a0:	af00      	add	r7, sp, #0
 80153a2:	60f8      	str	r0, [r7, #12]
 80153a4:	60b9      	str	r1, [r7, #8]
 80153a6:	607a      	str	r2, [r7, #4]
 80153a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80153aa:	68fb      	ldr	r3, [r7, #12]
 80153ac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80153ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80153b0:	2b00      	cmp	r3, #0
 80153b2:	d10d      	bne.n	80153d0 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80153b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153b8:	b672      	cpsid	i
 80153ba:	f383 8811 	msr	BASEPRI, r3
 80153be:	f3bf 8f6f 	isb	sy
 80153c2:	f3bf 8f4f 	dsb	sy
 80153c6:	b662      	cpsie	i
 80153c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80153ca:	bf00      	nop
 80153cc:	bf00      	nop
 80153ce:	e7fd      	b.n	80153cc <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80153d0:	68bb      	ldr	r3, [r7, #8]
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d103      	bne.n	80153de <xQueueGenericSendFromISR+0x42>
 80153d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80153d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80153da:	2b00      	cmp	r3, #0
 80153dc:	d101      	bne.n	80153e2 <xQueueGenericSendFromISR+0x46>
 80153de:	2301      	movs	r3, #1
 80153e0:	e000      	b.n	80153e4 <xQueueGenericSendFromISR+0x48>
 80153e2:	2300      	movs	r3, #0
 80153e4:	2b00      	cmp	r3, #0
 80153e6:	d10d      	bne.n	8015404 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80153e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153ec:	b672      	cpsid	i
 80153ee:	f383 8811 	msr	BASEPRI, r3
 80153f2:	f3bf 8f6f 	isb	sy
 80153f6:	f3bf 8f4f 	dsb	sy
 80153fa:	b662      	cpsie	i
 80153fc:	623b      	str	r3, [r7, #32]
}
 80153fe:	bf00      	nop
 8015400:	bf00      	nop
 8015402:	e7fd      	b.n	8015400 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015404:	683b      	ldr	r3, [r7, #0]
 8015406:	2b02      	cmp	r3, #2
 8015408:	d103      	bne.n	8015412 <xQueueGenericSendFromISR+0x76>
 801540a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801540c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801540e:	2b01      	cmp	r3, #1
 8015410:	d101      	bne.n	8015416 <xQueueGenericSendFromISR+0x7a>
 8015412:	2301      	movs	r3, #1
 8015414:	e000      	b.n	8015418 <xQueueGenericSendFromISR+0x7c>
 8015416:	2300      	movs	r3, #0
 8015418:	2b00      	cmp	r3, #0
 801541a:	d10d      	bne.n	8015438 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 801541c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015420:	b672      	cpsid	i
 8015422:	f383 8811 	msr	BASEPRI, r3
 8015426:	f3bf 8f6f 	isb	sy
 801542a:	f3bf 8f4f 	dsb	sy
 801542e:	b662      	cpsie	i
 8015430:	61fb      	str	r3, [r7, #28]
}
 8015432:	bf00      	nop
 8015434:	bf00      	nop
 8015436:	e7fd      	b.n	8015434 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015438:	f002 fd48 	bl	8017ecc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801543c:	f3ef 8211 	mrs	r2, BASEPRI
 8015440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015444:	b672      	cpsid	i
 8015446:	f383 8811 	msr	BASEPRI, r3
 801544a:	f3bf 8f6f 	isb	sy
 801544e:	f3bf 8f4f 	dsb	sy
 8015452:	b662      	cpsie	i
 8015454:	61ba      	str	r2, [r7, #24]
 8015456:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015458:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801545a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801545c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801545e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015464:	429a      	cmp	r2, r3
 8015466:	d302      	bcc.n	801546e <xQueueGenericSendFromISR+0xd2>
 8015468:	683b      	ldr	r3, [r7, #0]
 801546a:	2b02      	cmp	r3, #2
 801546c:	d12c      	bne.n	80154c8 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801546e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015470:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015474:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015478:	683a      	ldr	r2, [r7, #0]
 801547a:	68b9      	ldr	r1, [r7, #8]
 801547c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801547e:	f000 fab6 	bl	80159ee <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015482:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8015486:	f1b3 3fff 	cmp.w	r3, #4294967295
 801548a:	d112      	bne.n	80154b2 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801548c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801548e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015490:	2b00      	cmp	r3, #0
 8015492:	d016      	beq.n	80154c2 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015496:	3324      	adds	r3, #36	@ 0x24
 8015498:	4618      	mov	r0, r3
 801549a:	f001 f92d 	bl	80166f8 <xTaskRemoveFromEventList>
 801549e:	4603      	mov	r3, r0
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d00e      	beq.n	80154c2 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d00b      	beq.n	80154c2 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	2201      	movs	r2, #1
 80154ae:	601a      	str	r2, [r3, #0]
 80154b0:	e007      	b.n	80154c2 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80154b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80154b6:	3301      	adds	r3, #1
 80154b8:	b2db      	uxtb	r3, r3
 80154ba:	b25a      	sxtb	r2, r3
 80154bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80154be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80154c2:	2301      	movs	r3, #1
 80154c4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80154c6:	e001      	b.n	80154cc <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80154c8:	2300      	movs	r3, #0
 80154ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80154cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154ce:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80154d0:	693b      	ldr	r3, [r7, #16]
 80154d2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80154d6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80154d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80154da:	4618      	mov	r0, r3
 80154dc:	3738      	adds	r7, #56	@ 0x38
 80154de:	46bd      	mov	sp, r7
 80154e0:	bd80      	pop	{r7, pc}
	...

080154e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80154e4:	b580      	push	{r7, lr}
 80154e6:	b08c      	sub	sp, #48	@ 0x30
 80154e8:	af00      	add	r7, sp, #0
 80154ea:	60f8      	str	r0, [r7, #12]
 80154ec:	60b9      	str	r1, [r7, #8]
 80154ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80154f0:	2300      	movs	r3, #0
 80154f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80154f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	d10d      	bne.n	801551a <xQueueReceive+0x36>
	__asm volatile
 80154fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015502:	b672      	cpsid	i
 8015504:	f383 8811 	msr	BASEPRI, r3
 8015508:	f3bf 8f6f 	isb	sy
 801550c:	f3bf 8f4f 	dsb	sy
 8015510:	b662      	cpsie	i
 8015512:	623b      	str	r3, [r7, #32]
}
 8015514:	bf00      	nop
 8015516:	bf00      	nop
 8015518:	e7fd      	b.n	8015516 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801551a:	68bb      	ldr	r3, [r7, #8]
 801551c:	2b00      	cmp	r3, #0
 801551e:	d103      	bne.n	8015528 <xQueueReceive+0x44>
 8015520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015524:	2b00      	cmp	r3, #0
 8015526:	d101      	bne.n	801552c <xQueueReceive+0x48>
 8015528:	2301      	movs	r3, #1
 801552a:	e000      	b.n	801552e <xQueueReceive+0x4a>
 801552c:	2300      	movs	r3, #0
 801552e:	2b00      	cmp	r3, #0
 8015530:	d10d      	bne.n	801554e <xQueueReceive+0x6a>
	__asm volatile
 8015532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015536:	b672      	cpsid	i
 8015538:	f383 8811 	msr	BASEPRI, r3
 801553c:	f3bf 8f6f 	isb	sy
 8015540:	f3bf 8f4f 	dsb	sy
 8015544:	b662      	cpsie	i
 8015546:	61fb      	str	r3, [r7, #28]
}
 8015548:	bf00      	nop
 801554a:	bf00      	nop
 801554c:	e7fd      	b.n	801554a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801554e:	f001 fb43 	bl	8016bd8 <xTaskGetSchedulerState>
 8015552:	4603      	mov	r3, r0
 8015554:	2b00      	cmp	r3, #0
 8015556:	d102      	bne.n	801555e <xQueueReceive+0x7a>
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	2b00      	cmp	r3, #0
 801555c:	d101      	bne.n	8015562 <xQueueReceive+0x7e>
 801555e:	2301      	movs	r3, #1
 8015560:	e000      	b.n	8015564 <xQueueReceive+0x80>
 8015562:	2300      	movs	r3, #0
 8015564:	2b00      	cmp	r3, #0
 8015566:	d10d      	bne.n	8015584 <xQueueReceive+0xa0>
	__asm volatile
 8015568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801556c:	b672      	cpsid	i
 801556e:	f383 8811 	msr	BASEPRI, r3
 8015572:	f3bf 8f6f 	isb	sy
 8015576:	f3bf 8f4f 	dsb	sy
 801557a:	b662      	cpsie	i
 801557c:	61bb      	str	r3, [r7, #24]
}
 801557e:	bf00      	nop
 8015580:	bf00      	nop
 8015582:	e7fd      	b.n	8015580 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015584:	f002 fbba 	bl	8017cfc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801558a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801558c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801558e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015590:	2b00      	cmp	r3, #0
 8015592:	d01f      	beq.n	80155d4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015594:	68b9      	ldr	r1, [r7, #8]
 8015596:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015598:	f000 fa93 	bl	8015ac2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801559c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801559e:	1e5a      	subs	r2, r3, #1
 80155a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155a2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80155a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155a6:	691b      	ldr	r3, [r3, #16]
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	d00f      	beq.n	80155cc <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80155ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ae:	3310      	adds	r3, #16
 80155b0:	4618      	mov	r0, r3
 80155b2:	f001 f8a1 	bl	80166f8 <xTaskRemoveFromEventList>
 80155b6:	4603      	mov	r3, r0
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d007      	beq.n	80155cc <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80155bc:	4b3c      	ldr	r3, [pc, #240]	@ (80156b0 <xQueueReceive+0x1cc>)
 80155be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80155c2:	601a      	str	r2, [r3, #0]
 80155c4:	f3bf 8f4f 	dsb	sy
 80155c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80155cc:	f002 fbcc 	bl	8017d68 <vPortExitCritical>
				return pdPASS;
 80155d0:	2301      	movs	r3, #1
 80155d2:	e069      	b.n	80156a8 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	2b00      	cmp	r3, #0
 80155d8:	d103      	bne.n	80155e2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80155da:	f002 fbc5 	bl	8017d68 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80155de:	2300      	movs	r3, #0
 80155e0:	e062      	b.n	80156a8 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80155e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d106      	bne.n	80155f6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80155e8:	f107 0310 	add.w	r3, r7, #16
 80155ec:	4618      	mov	r0, r3
 80155ee:	f001 f97b 	bl	80168e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80155f2:	2301      	movs	r3, #1
 80155f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80155f6:	f002 fbb7 	bl	8017d68 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80155fa:	f000 fe03 	bl	8016204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80155fe:	f002 fb7d 	bl	8017cfc <vPortEnterCritical>
 8015602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015604:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015608:	b25b      	sxtb	r3, r3
 801560a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801560e:	d103      	bne.n	8015618 <xQueueReceive+0x134>
 8015610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015612:	2200      	movs	r2, #0
 8015614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801561a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801561e:	b25b      	sxtb	r3, r3
 8015620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015624:	d103      	bne.n	801562e <xQueueReceive+0x14a>
 8015626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015628:	2200      	movs	r2, #0
 801562a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801562e:	f002 fb9b 	bl	8017d68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015632:	1d3a      	adds	r2, r7, #4
 8015634:	f107 0310 	add.w	r3, r7, #16
 8015638:	4611      	mov	r1, r2
 801563a:	4618      	mov	r0, r3
 801563c:	f001 f96a 	bl	8016914 <xTaskCheckForTimeOut>
 8015640:	4603      	mov	r3, r0
 8015642:	2b00      	cmp	r3, #0
 8015644:	d123      	bne.n	801568e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015648:	f000 fab3 	bl	8015bb2 <prvIsQueueEmpty>
 801564c:	4603      	mov	r3, r0
 801564e:	2b00      	cmp	r3, #0
 8015650:	d017      	beq.n	8015682 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015654:	3324      	adds	r3, #36	@ 0x24
 8015656:	687a      	ldr	r2, [r7, #4]
 8015658:	4611      	mov	r1, r2
 801565a:	4618      	mov	r0, r3
 801565c:	f000 ffb4 	bl	80165c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015660:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015662:	f000 fa54 	bl	8015b0e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015666:	f000 fddb 	bl	8016220 <xTaskResumeAll>
 801566a:	4603      	mov	r3, r0
 801566c:	2b00      	cmp	r3, #0
 801566e:	d189      	bne.n	8015584 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015670:	4b0f      	ldr	r3, [pc, #60]	@ (80156b0 <xQueueReceive+0x1cc>)
 8015672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015676:	601a      	str	r2, [r3, #0]
 8015678:	f3bf 8f4f 	dsb	sy
 801567c:	f3bf 8f6f 	isb	sy
 8015680:	e780      	b.n	8015584 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015684:	f000 fa43 	bl	8015b0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015688:	f000 fdca 	bl	8016220 <xTaskResumeAll>
 801568c:	e77a      	b.n	8015584 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801568e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015690:	f000 fa3d 	bl	8015b0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015694:	f000 fdc4 	bl	8016220 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015698:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801569a:	f000 fa8a 	bl	8015bb2 <prvIsQueueEmpty>
 801569e:	4603      	mov	r3, r0
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	f43f af6f 	beq.w	8015584 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80156a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80156a8:	4618      	mov	r0, r3
 80156aa:	3730      	adds	r7, #48	@ 0x30
 80156ac:	46bd      	mov	sp, r7
 80156ae:	bd80      	pop	{r7, pc}
 80156b0:	e000ed04 	.word	0xe000ed04

080156b4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80156b4:	b580      	push	{r7, lr}
 80156b6:	b08e      	sub	sp, #56	@ 0x38
 80156b8:	af00      	add	r7, sp, #0
 80156ba:	6078      	str	r0, [r7, #4]
 80156bc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80156be:	2300      	movs	r3, #0
 80156c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80156c6:	2300      	movs	r3, #0
 80156c8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80156ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156cc:	2b00      	cmp	r3, #0
 80156ce:	d10d      	bne.n	80156ec <xQueueSemaphoreTake+0x38>
	__asm volatile
 80156d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156d4:	b672      	cpsid	i
 80156d6:	f383 8811 	msr	BASEPRI, r3
 80156da:	f3bf 8f6f 	isb	sy
 80156de:	f3bf 8f4f 	dsb	sy
 80156e2:	b662      	cpsie	i
 80156e4:	623b      	str	r3, [r7, #32]
}
 80156e6:	bf00      	nop
 80156e8:	bf00      	nop
 80156ea:	e7fd      	b.n	80156e8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80156ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80156ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	d00d      	beq.n	8015710 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80156f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156f8:	b672      	cpsid	i
 80156fa:	f383 8811 	msr	BASEPRI, r3
 80156fe:	f3bf 8f6f 	isb	sy
 8015702:	f3bf 8f4f 	dsb	sy
 8015706:	b662      	cpsie	i
 8015708:	61fb      	str	r3, [r7, #28]
}
 801570a:	bf00      	nop
 801570c:	bf00      	nop
 801570e:	e7fd      	b.n	801570c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015710:	f001 fa62 	bl	8016bd8 <xTaskGetSchedulerState>
 8015714:	4603      	mov	r3, r0
 8015716:	2b00      	cmp	r3, #0
 8015718:	d102      	bne.n	8015720 <xQueueSemaphoreTake+0x6c>
 801571a:	683b      	ldr	r3, [r7, #0]
 801571c:	2b00      	cmp	r3, #0
 801571e:	d101      	bne.n	8015724 <xQueueSemaphoreTake+0x70>
 8015720:	2301      	movs	r3, #1
 8015722:	e000      	b.n	8015726 <xQueueSemaphoreTake+0x72>
 8015724:	2300      	movs	r3, #0
 8015726:	2b00      	cmp	r3, #0
 8015728:	d10d      	bne.n	8015746 <xQueueSemaphoreTake+0x92>
	__asm volatile
 801572a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801572e:	b672      	cpsid	i
 8015730:	f383 8811 	msr	BASEPRI, r3
 8015734:	f3bf 8f6f 	isb	sy
 8015738:	f3bf 8f4f 	dsb	sy
 801573c:	b662      	cpsie	i
 801573e:	61bb      	str	r3, [r7, #24]
}
 8015740:	bf00      	nop
 8015742:	bf00      	nop
 8015744:	e7fd      	b.n	8015742 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015746:	f002 fad9 	bl	8017cfc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801574a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801574c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801574e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8015750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015752:	2b00      	cmp	r3, #0
 8015754:	d024      	beq.n	80157a0 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8015756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015758:	1e5a      	subs	r2, r3, #1
 801575a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801575c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801575e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	2b00      	cmp	r3, #0
 8015764:	d104      	bne.n	8015770 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8015766:	f001 fbd1 	bl	8016f0c <pvTaskIncrementMutexHeldCount>
 801576a:	4602      	mov	r2, r0
 801576c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801576e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015772:	691b      	ldr	r3, [r3, #16]
 8015774:	2b00      	cmp	r3, #0
 8015776:	d00f      	beq.n	8015798 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801577a:	3310      	adds	r3, #16
 801577c:	4618      	mov	r0, r3
 801577e:	f000 ffbb 	bl	80166f8 <xTaskRemoveFromEventList>
 8015782:	4603      	mov	r3, r0
 8015784:	2b00      	cmp	r3, #0
 8015786:	d007      	beq.n	8015798 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015788:	4b55      	ldr	r3, [pc, #340]	@ (80158e0 <xQueueSemaphoreTake+0x22c>)
 801578a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801578e:	601a      	str	r2, [r3, #0]
 8015790:	f3bf 8f4f 	dsb	sy
 8015794:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015798:	f002 fae6 	bl	8017d68 <vPortExitCritical>
				return pdPASS;
 801579c:	2301      	movs	r3, #1
 801579e:	e09a      	b.n	80158d6 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80157a0:	683b      	ldr	r3, [r7, #0]
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d114      	bne.n	80157d0 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80157a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157a8:	2b00      	cmp	r3, #0
 80157aa:	d00d      	beq.n	80157c8 <xQueueSemaphoreTake+0x114>
	__asm volatile
 80157ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80157b0:	b672      	cpsid	i
 80157b2:	f383 8811 	msr	BASEPRI, r3
 80157b6:	f3bf 8f6f 	isb	sy
 80157ba:	f3bf 8f4f 	dsb	sy
 80157be:	b662      	cpsie	i
 80157c0:	617b      	str	r3, [r7, #20]
}
 80157c2:	bf00      	nop
 80157c4:	bf00      	nop
 80157c6:	e7fd      	b.n	80157c4 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80157c8:	f002 face 	bl	8017d68 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80157cc:	2300      	movs	r3, #0
 80157ce:	e082      	b.n	80158d6 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80157d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d106      	bne.n	80157e4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80157d6:	f107 030c 	add.w	r3, r7, #12
 80157da:	4618      	mov	r0, r3
 80157dc:	f001 f884 	bl	80168e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80157e0:	2301      	movs	r3, #1
 80157e2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80157e4:	f002 fac0 	bl	8017d68 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80157e8:	f000 fd0c 	bl	8016204 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80157ec:	f002 fa86 	bl	8017cfc <vPortEnterCritical>
 80157f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80157f6:	b25b      	sxtb	r3, r3
 80157f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80157fc:	d103      	bne.n	8015806 <xQueueSemaphoreTake+0x152>
 80157fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015800:	2200      	movs	r2, #0
 8015802:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015808:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801580c:	b25b      	sxtb	r3, r3
 801580e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015812:	d103      	bne.n	801581c <xQueueSemaphoreTake+0x168>
 8015814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015816:	2200      	movs	r2, #0
 8015818:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801581c:	f002 faa4 	bl	8017d68 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015820:	463a      	mov	r2, r7
 8015822:	f107 030c 	add.w	r3, r7, #12
 8015826:	4611      	mov	r1, r2
 8015828:	4618      	mov	r0, r3
 801582a:	f001 f873 	bl	8016914 <xTaskCheckForTimeOut>
 801582e:	4603      	mov	r3, r0
 8015830:	2b00      	cmp	r3, #0
 8015832:	d132      	bne.n	801589a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015834:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015836:	f000 f9bc 	bl	8015bb2 <prvIsQueueEmpty>
 801583a:	4603      	mov	r3, r0
 801583c:	2b00      	cmp	r3, #0
 801583e:	d026      	beq.n	801588e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015842:	681b      	ldr	r3, [r3, #0]
 8015844:	2b00      	cmp	r3, #0
 8015846:	d109      	bne.n	801585c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8015848:	f002 fa58 	bl	8017cfc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801584c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801584e:	689b      	ldr	r3, [r3, #8]
 8015850:	4618      	mov	r0, r3
 8015852:	f001 f9df 	bl	8016c14 <xTaskPriorityInherit>
 8015856:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8015858:	f002 fa86 	bl	8017d68 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801585c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801585e:	3324      	adds	r3, #36	@ 0x24
 8015860:	683a      	ldr	r2, [r7, #0]
 8015862:	4611      	mov	r1, r2
 8015864:	4618      	mov	r0, r3
 8015866:	f000 feaf 	bl	80165c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801586a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801586c:	f000 f94f 	bl	8015b0e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015870:	f000 fcd6 	bl	8016220 <xTaskResumeAll>
 8015874:	4603      	mov	r3, r0
 8015876:	2b00      	cmp	r3, #0
 8015878:	f47f af65 	bne.w	8015746 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 801587c:	4b18      	ldr	r3, [pc, #96]	@ (80158e0 <xQueueSemaphoreTake+0x22c>)
 801587e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015882:	601a      	str	r2, [r3, #0]
 8015884:	f3bf 8f4f 	dsb	sy
 8015888:	f3bf 8f6f 	isb	sy
 801588c:	e75b      	b.n	8015746 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801588e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015890:	f000 f93d 	bl	8015b0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015894:	f000 fcc4 	bl	8016220 <xTaskResumeAll>
 8015898:	e755      	b.n	8015746 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801589a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801589c:	f000 f937 	bl	8015b0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80158a0:	f000 fcbe 	bl	8016220 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80158a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80158a6:	f000 f984 	bl	8015bb2 <prvIsQueueEmpty>
 80158aa:	4603      	mov	r3, r0
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	f43f af4a 	beq.w	8015746 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80158b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158b4:	2b00      	cmp	r3, #0
 80158b6:	d00d      	beq.n	80158d4 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 80158b8:	f002 fa20 	bl	8017cfc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80158bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80158be:	f000 f87e 	bl	80159be <prvGetDisinheritPriorityAfterTimeout>
 80158c2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80158c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80158c6:	689b      	ldr	r3, [r3, #8]
 80158c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80158ca:	4618      	mov	r0, r3
 80158cc:	f001 fa7e 	bl	8016dcc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80158d0:	f002 fa4a 	bl	8017d68 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80158d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80158d6:	4618      	mov	r0, r3
 80158d8:	3738      	adds	r7, #56	@ 0x38
 80158da:	46bd      	mov	sp, r7
 80158dc:	bd80      	pop	{r7, pc}
 80158de:	bf00      	nop
 80158e0:	e000ed04 	.word	0xe000ed04

080158e4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80158e4:	b580      	push	{r7, lr}
 80158e6:	b084      	sub	sp, #16
 80158e8:	af00      	add	r7, sp, #0
 80158ea:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	d10d      	bne.n	801590e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 80158f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158f6:	b672      	cpsid	i
 80158f8:	f383 8811 	msr	BASEPRI, r3
 80158fc:	f3bf 8f6f 	isb	sy
 8015900:	f3bf 8f4f 	dsb	sy
 8015904:	b662      	cpsie	i
 8015906:	60bb      	str	r3, [r7, #8]
}
 8015908:	bf00      	nop
 801590a:	bf00      	nop
 801590c:	e7fd      	b.n	801590a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 801590e:	f002 f9f5 	bl	8017cfc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015912:	687b      	ldr	r3, [r7, #4]
 8015914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015916:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015918:	f002 fa26 	bl	8017d68 <vPortExitCritical>

	return uxReturn;
 801591c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801591e:	4618      	mov	r0, r3
 8015920:	3710      	adds	r7, #16
 8015922:	46bd      	mov	sp, r7
 8015924:	bd80      	pop	{r7, pc}

08015926 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8015926:	b580      	push	{r7, lr}
 8015928:	b086      	sub	sp, #24
 801592a:	af00      	add	r7, sp, #0
 801592c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 801592e:	687b      	ldr	r3, [r7, #4]
 8015930:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015932:	697b      	ldr	r3, [r7, #20]
 8015934:	2b00      	cmp	r3, #0
 8015936:	d10d      	bne.n	8015954 <uxQueueSpacesAvailable+0x2e>
	__asm volatile
 8015938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801593c:	b672      	cpsid	i
 801593e:	f383 8811 	msr	BASEPRI, r3
 8015942:	f3bf 8f6f 	isb	sy
 8015946:	f3bf 8f4f 	dsb	sy
 801594a:	b662      	cpsie	i
 801594c:	60fb      	str	r3, [r7, #12]
}
 801594e:	bf00      	nop
 8015950:	bf00      	nop
 8015952:	e7fd      	b.n	8015950 <uxQueueSpacesAvailable+0x2a>

	taskENTER_CRITICAL();
 8015954:	f002 f9d2 	bl	8017cfc <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8015958:	697b      	ldr	r3, [r7, #20]
 801595a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801595c:	697b      	ldr	r3, [r7, #20]
 801595e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015960:	1ad3      	subs	r3, r2, r3
 8015962:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8015964:	f002 fa00 	bl	8017d68 <vPortExitCritical>

	return uxReturn;
 8015968:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 801596a:	4618      	mov	r0, r3
 801596c:	3718      	adds	r7, #24
 801596e:	46bd      	mov	sp, r7
 8015970:	bd80      	pop	{r7, pc}

08015972 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8015972:	b580      	push	{r7, lr}
 8015974:	b084      	sub	sp, #16
 8015976:	af00      	add	r7, sp, #0
 8015978:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801597e:	68fb      	ldr	r3, [r7, #12]
 8015980:	2b00      	cmp	r3, #0
 8015982:	d10d      	bne.n	80159a0 <vQueueDelete+0x2e>
	__asm volatile
 8015984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015988:	b672      	cpsid	i
 801598a:	f383 8811 	msr	BASEPRI, r3
 801598e:	f3bf 8f6f 	isb	sy
 8015992:	f3bf 8f4f 	dsb	sy
 8015996:	b662      	cpsie	i
 8015998:	60bb      	str	r3, [r7, #8]
}
 801599a:	bf00      	nop
 801599c:	bf00      	nop
 801599e:	e7fd      	b.n	801599c <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80159a0:	68f8      	ldr	r0, [r7, #12]
 80159a2:	f000 f95f 	bl	8015c64 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80159a6:	68fb      	ldr	r3, [r7, #12]
 80159a8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d102      	bne.n	80159b6 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 80159b0:	68f8      	ldr	r0, [r7, #12]
 80159b2:	f002 fb9f 	bl	80180f4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80159b6:	bf00      	nop
 80159b8:	3710      	adds	r7, #16
 80159ba:	46bd      	mov	sp, r7
 80159bc:	bd80      	pop	{r7, pc}

080159be <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80159be:	b480      	push	{r7}
 80159c0:	b085      	sub	sp, #20
 80159c2:	af00      	add	r7, sp, #0
 80159c4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d006      	beq.n	80159dc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80159d2:	681b      	ldr	r3, [r3, #0]
 80159d4:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80159d8:	60fb      	str	r3, [r7, #12]
 80159da:	e001      	b.n	80159e0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80159dc:	2300      	movs	r3, #0
 80159de:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80159e0:	68fb      	ldr	r3, [r7, #12]
	}
 80159e2:	4618      	mov	r0, r3
 80159e4:	3714      	adds	r7, #20
 80159e6:	46bd      	mov	sp, r7
 80159e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159ec:	4770      	bx	lr

080159ee <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80159ee:	b580      	push	{r7, lr}
 80159f0:	b086      	sub	sp, #24
 80159f2:	af00      	add	r7, sp, #0
 80159f4:	60f8      	str	r0, [r7, #12]
 80159f6:	60b9      	str	r1, [r7, #8]
 80159f8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80159fa:	2300      	movs	r3, #0
 80159fc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80159fe:	68fb      	ldr	r3, [r7, #12]
 8015a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a02:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015a04:	68fb      	ldr	r3, [r7, #12]
 8015a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	d10d      	bne.n	8015a28 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015a0c:	68fb      	ldr	r3, [r7, #12]
 8015a0e:	681b      	ldr	r3, [r3, #0]
 8015a10:	2b00      	cmp	r3, #0
 8015a12:	d14d      	bne.n	8015ab0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015a14:	68fb      	ldr	r3, [r7, #12]
 8015a16:	689b      	ldr	r3, [r3, #8]
 8015a18:	4618      	mov	r0, r3
 8015a1a:	f001 f963 	bl	8016ce4 <xTaskPriorityDisinherit>
 8015a1e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015a20:	68fb      	ldr	r3, [r7, #12]
 8015a22:	2200      	movs	r2, #0
 8015a24:	609a      	str	r2, [r3, #8]
 8015a26:	e043      	b.n	8015ab0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	d119      	bne.n	8015a62 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015a2e:	68fb      	ldr	r3, [r7, #12]
 8015a30:	6858      	ldr	r0, [r3, #4]
 8015a32:	68fb      	ldr	r3, [r7, #12]
 8015a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a36:	461a      	mov	r2, r3
 8015a38:	68b9      	ldr	r1, [r7, #8]
 8015a3a:	f002 fef4 	bl	8018826 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015a3e:	68fb      	ldr	r3, [r7, #12]
 8015a40:	685a      	ldr	r2, [r3, #4]
 8015a42:	68fb      	ldr	r3, [r7, #12]
 8015a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a46:	441a      	add	r2, r3
 8015a48:	68fb      	ldr	r3, [r7, #12]
 8015a4a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015a4c:	68fb      	ldr	r3, [r7, #12]
 8015a4e:	685a      	ldr	r2, [r3, #4]
 8015a50:	68fb      	ldr	r3, [r7, #12]
 8015a52:	689b      	ldr	r3, [r3, #8]
 8015a54:	429a      	cmp	r2, r3
 8015a56:	d32b      	bcc.n	8015ab0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015a58:	68fb      	ldr	r3, [r7, #12]
 8015a5a:	681a      	ldr	r2, [r3, #0]
 8015a5c:	68fb      	ldr	r3, [r7, #12]
 8015a5e:	605a      	str	r2, [r3, #4]
 8015a60:	e026      	b.n	8015ab0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015a62:	68fb      	ldr	r3, [r7, #12]
 8015a64:	68d8      	ldr	r0, [r3, #12]
 8015a66:	68fb      	ldr	r3, [r7, #12]
 8015a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a6a:	461a      	mov	r2, r3
 8015a6c:	68b9      	ldr	r1, [r7, #8]
 8015a6e:	f002 feda 	bl	8018826 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015a72:	68fb      	ldr	r3, [r7, #12]
 8015a74:	68da      	ldr	r2, [r3, #12]
 8015a76:	68fb      	ldr	r3, [r7, #12]
 8015a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a7a:	425b      	negs	r3, r3
 8015a7c:	441a      	add	r2, r3
 8015a7e:	68fb      	ldr	r3, [r7, #12]
 8015a80:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015a82:	68fb      	ldr	r3, [r7, #12]
 8015a84:	68da      	ldr	r2, [r3, #12]
 8015a86:	68fb      	ldr	r3, [r7, #12]
 8015a88:	681b      	ldr	r3, [r3, #0]
 8015a8a:	429a      	cmp	r2, r3
 8015a8c:	d207      	bcs.n	8015a9e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015a8e:	68fb      	ldr	r3, [r7, #12]
 8015a90:	689a      	ldr	r2, [r3, #8]
 8015a92:	68fb      	ldr	r3, [r7, #12]
 8015a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a96:	425b      	negs	r3, r3
 8015a98:	441a      	add	r2, r3
 8015a9a:	68fb      	ldr	r3, [r7, #12]
 8015a9c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015a9e:	687b      	ldr	r3, [r7, #4]
 8015aa0:	2b02      	cmp	r3, #2
 8015aa2:	d105      	bne.n	8015ab0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015aa4:	693b      	ldr	r3, [r7, #16]
 8015aa6:	2b00      	cmp	r3, #0
 8015aa8:	d002      	beq.n	8015ab0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015aaa:	693b      	ldr	r3, [r7, #16]
 8015aac:	3b01      	subs	r3, #1
 8015aae:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015ab0:	693b      	ldr	r3, [r7, #16]
 8015ab2:	1c5a      	adds	r2, r3, #1
 8015ab4:	68fb      	ldr	r3, [r7, #12]
 8015ab6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015ab8:	697b      	ldr	r3, [r7, #20]
}
 8015aba:	4618      	mov	r0, r3
 8015abc:	3718      	adds	r7, #24
 8015abe:	46bd      	mov	sp, r7
 8015ac0:	bd80      	pop	{r7, pc}

08015ac2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015ac2:	b580      	push	{r7, lr}
 8015ac4:	b082      	sub	sp, #8
 8015ac6:	af00      	add	r7, sp, #0
 8015ac8:	6078      	str	r0, [r7, #4]
 8015aca:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015ad0:	2b00      	cmp	r3, #0
 8015ad2:	d018      	beq.n	8015b06 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015ad4:	687b      	ldr	r3, [r7, #4]
 8015ad6:	68da      	ldr	r2, [r3, #12]
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015adc:	441a      	add	r2, r3
 8015ade:	687b      	ldr	r3, [r7, #4]
 8015ae0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015ae2:	687b      	ldr	r3, [r7, #4]
 8015ae4:	68da      	ldr	r2, [r3, #12]
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	689b      	ldr	r3, [r3, #8]
 8015aea:	429a      	cmp	r2, r3
 8015aec:	d303      	bcc.n	8015af6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	681a      	ldr	r2, [r3, #0]
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015af6:	687b      	ldr	r3, [r7, #4]
 8015af8:	68d9      	ldr	r1, [r3, #12]
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015afe:	461a      	mov	r2, r3
 8015b00:	6838      	ldr	r0, [r7, #0]
 8015b02:	f002 fe90 	bl	8018826 <memcpy>
	}
}
 8015b06:	bf00      	nop
 8015b08:	3708      	adds	r7, #8
 8015b0a:	46bd      	mov	sp, r7
 8015b0c:	bd80      	pop	{r7, pc}

08015b0e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015b0e:	b580      	push	{r7, lr}
 8015b10:	b084      	sub	sp, #16
 8015b12:	af00      	add	r7, sp, #0
 8015b14:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015b16:	f002 f8f1 	bl	8017cfc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015b20:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015b22:	e011      	b.n	8015b48 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d012      	beq.n	8015b52 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	3324      	adds	r3, #36	@ 0x24
 8015b30:	4618      	mov	r0, r3
 8015b32:	f000 fde1 	bl	80166f8 <xTaskRemoveFromEventList>
 8015b36:	4603      	mov	r3, r0
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d001      	beq.n	8015b40 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015b3c:	f000 ff52 	bl	80169e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015b40:	7bfb      	ldrb	r3, [r7, #15]
 8015b42:	3b01      	subs	r3, #1
 8015b44:	b2db      	uxtb	r3, r3
 8015b46:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015b48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	dce9      	bgt.n	8015b24 <prvUnlockQueue+0x16>
 8015b50:	e000      	b.n	8015b54 <prvUnlockQueue+0x46>
					break;
 8015b52:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	22ff      	movs	r2, #255	@ 0xff
 8015b58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015b5c:	f002 f904 	bl	8017d68 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015b60:	f002 f8cc 	bl	8017cfc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015b6a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015b6c:	e011      	b.n	8015b92 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	691b      	ldr	r3, [r3, #16]
 8015b72:	2b00      	cmp	r3, #0
 8015b74:	d012      	beq.n	8015b9c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	3310      	adds	r3, #16
 8015b7a:	4618      	mov	r0, r3
 8015b7c:	f000 fdbc 	bl	80166f8 <xTaskRemoveFromEventList>
 8015b80:	4603      	mov	r3, r0
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d001      	beq.n	8015b8a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015b86:	f000 ff2d 	bl	80169e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015b8a:	7bbb      	ldrb	r3, [r7, #14]
 8015b8c:	3b01      	subs	r3, #1
 8015b8e:	b2db      	uxtb	r3, r3
 8015b90:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015b92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015b96:	2b00      	cmp	r3, #0
 8015b98:	dce9      	bgt.n	8015b6e <prvUnlockQueue+0x60>
 8015b9a:	e000      	b.n	8015b9e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015b9c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	22ff      	movs	r2, #255	@ 0xff
 8015ba2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015ba6:	f002 f8df 	bl	8017d68 <vPortExitCritical>
}
 8015baa:	bf00      	nop
 8015bac:	3710      	adds	r7, #16
 8015bae:	46bd      	mov	sp, r7
 8015bb0:	bd80      	pop	{r7, pc}

08015bb2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015bb2:	b580      	push	{r7, lr}
 8015bb4:	b084      	sub	sp, #16
 8015bb6:	af00      	add	r7, sp, #0
 8015bb8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015bba:	f002 f89f 	bl	8017cfc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015bbe:	687b      	ldr	r3, [r7, #4]
 8015bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015bc2:	2b00      	cmp	r3, #0
 8015bc4:	d102      	bne.n	8015bcc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015bc6:	2301      	movs	r3, #1
 8015bc8:	60fb      	str	r3, [r7, #12]
 8015bca:	e001      	b.n	8015bd0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015bcc:	2300      	movs	r3, #0
 8015bce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015bd0:	f002 f8ca 	bl	8017d68 <vPortExitCritical>

	return xReturn;
 8015bd4:	68fb      	ldr	r3, [r7, #12]
}
 8015bd6:	4618      	mov	r0, r3
 8015bd8:	3710      	adds	r7, #16
 8015bda:	46bd      	mov	sp, r7
 8015bdc:	bd80      	pop	{r7, pc}

08015bde <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015bde:	b580      	push	{r7, lr}
 8015be0:	b084      	sub	sp, #16
 8015be2:	af00      	add	r7, sp, #0
 8015be4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015be6:	f002 f889 	bl	8017cfc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015bf2:	429a      	cmp	r2, r3
 8015bf4:	d102      	bne.n	8015bfc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015bf6:	2301      	movs	r3, #1
 8015bf8:	60fb      	str	r3, [r7, #12]
 8015bfa:	e001      	b.n	8015c00 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015c00:	f002 f8b2 	bl	8017d68 <vPortExitCritical>

	return xReturn;
 8015c04:	68fb      	ldr	r3, [r7, #12]
}
 8015c06:	4618      	mov	r0, r3
 8015c08:	3710      	adds	r7, #16
 8015c0a:	46bd      	mov	sp, r7
 8015c0c:	bd80      	pop	{r7, pc}
	...

08015c10 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8015c10:	b480      	push	{r7}
 8015c12:	b085      	sub	sp, #20
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	6078      	str	r0, [r7, #4]
 8015c18:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015c1a:	2300      	movs	r3, #0
 8015c1c:	60fb      	str	r3, [r7, #12]
 8015c1e:	e014      	b.n	8015c4a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8015c20:	4a0f      	ldr	r2, [pc, #60]	@ (8015c60 <vQueueAddToRegistry+0x50>)
 8015c22:	68fb      	ldr	r3, [r7, #12]
 8015c24:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d10b      	bne.n	8015c44 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8015c2c:	490c      	ldr	r1, [pc, #48]	@ (8015c60 <vQueueAddToRegistry+0x50>)
 8015c2e:	68fb      	ldr	r3, [r7, #12]
 8015c30:	683a      	ldr	r2, [r7, #0]
 8015c32:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8015c36:	4a0a      	ldr	r2, [pc, #40]	@ (8015c60 <vQueueAddToRegistry+0x50>)
 8015c38:	68fb      	ldr	r3, [r7, #12]
 8015c3a:	00db      	lsls	r3, r3, #3
 8015c3c:	4413      	add	r3, r2
 8015c3e:	687a      	ldr	r2, [r7, #4]
 8015c40:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8015c42:	e006      	b.n	8015c52 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015c44:	68fb      	ldr	r3, [r7, #12]
 8015c46:	3301      	adds	r3, #1
 8015c48:	60fb      	str	r3, [r7, #12]
 8015c4a:	68fb      	ldr	r3, [r7, #12]
 8015c4c:	2b07      	cmp	r3, #7
 8015c4e:	d9e7      	bls.n	8015c20 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8015c50:	bf00      	nop
 8015c52:	bf00      	nop
 8015c54:	3714      	adds	r7, #20
 8015c56:	46bd      	mov	sp, r7
 8015c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c5c:	4770      	bx	lr
 8015c5e:	bf00      	nop
 8015c60:	20005284 	.word	0x20005284

08015c64 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8015c64:	b480      	push	{r7}
 8015c66:	b085      	sub	sp, #20
 8015c68:	af00      	add	r7, sp, #0
 8015c6a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015c6c:	2300      	movs	r3, #0
 8015c6e:	60fb      	str	r3, [r7, #12]
 8015c70:	e016      	b.n	8015ca0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8015c72:	4a10      	ldr	r2, [pc, #64]	@ (8015cb4 <vQueueUnregisterQueue+0x50>)
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	00db      	lsls	r3, r3, #3
 8015c78:	4413      	add	r3, r2
 8015c7a:	685b      	ldr	r3, [r3, #4]
 8015c7c:	687a      	ldr	r2, [r7, #4]
 8015c7e:	429a      	cmp	r2, r3
 8015c80:	d10b      	bne.n	8015c9a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8015c82:	4a0c      	ldr	r2, [pc, #48]	@ (8015cb4 <vQueueUnregisterQueue+0x50>)
 8015c84:	68fb      	ldr	r3, [r7, #12]
 8015c86:	2100      	movs	r1, #0
 8015c88:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8015c8c:	4a09      	ldr	r2, [pc, #36]	@ (8015cb4 <vQueueUnregisterQueue+0x50>)
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	00db      	lsls	r3, r3, #3
 8015c92:	4413      	add	r3, r2
 8015c94:	2200      	movs	r2, #0
 8015c96:	605a      	str	r2, [r3, #4]
				break;
 8015c98:	e006      	b.n	8015ca8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015c9a:	68fb      	ldr	r3, [r7, #12]
 8015c9c:	3301      	adds	r3, #1
 8015c9e:	60fb      	str	r3, [r7, #12]
 8015ca0:	68fb      	ldr	r3, [r7, #12]
 8015ca2:	2b07      	cmp	r3, #7
 8015ca4:	d9e5      	bls.n	8015c72 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8015ca6:	bf00      	nop
 8015ca8:	bf00      	nop
 8015caa:	3714      	adds	r7, #20
 8015cac:	46bd      	mov	sp, r7
 8015cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cb2:	4770      	bx	lr
 8015cb4:	20005284 	.word	0x20005284

08015cb8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015cb8:	b580      	push	{r7, lr}
 8015cba:	b086      	sub	sp, #24
 8015cbc:	af00      	add	r7, sp, #0
 8015cbe:	60f8      	str	r0, [r7, #12]
 8015cc0:	60b9      	str	r1, [r7, #8]
 8015cc2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8015cc4:	68fb      	ldr	r3, [r7, #12]
 8015cc6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8015cc8:	f002 f818 	bl	8017cfc <vPortEnterCritical>
 8015ccc:	697b      	ldr	r3, [r7, #20]
 8015cce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015cd2:	b25b      	sxtb	r3, r3
 8015cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015cd8:	d103      	bne.n	8015ce2 <vQueueWaitForMessageRestricted+0x2a>
 8015cda:	697b      	ldr	r3, [r7, #20]
 8015cdc:	2200      	movs	r2, #0
 8015cde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015ce2:	697b      	ldr	r3, [r7, #20]
 8015ce4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015ce8:	b25b      	sxtb	r3, r3
 8015cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015cee:	d103      	bne.n	8015cf8 <vQueueWaitForMessageRestricted+0x40>
 8015cf0:	697b      	ldr	r3, [r7, #20]
 8015cf2:	2200      	movs	r2, #0
 8015cf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015cf8:	f002 f836 	bl	8017d68 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8015cfc:	697b      	ldr	r3, [r7, #20]
 8015cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d00:	2b00      	cmp	r3, #0
 8015d02:	d106      	bne.n	8015d12 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8015d04:	697b      	ldr	r3, [r7, #20]
 8015d06:	3324      	adds	r3, #36	@ 0x24
 8015d08:	687a      	ldr	r2, [r7, #4]
 8015d0a:	68b9      	ldr	r1, [r7, #8]
 8015d0c:	4618      	mov	r0, r3
 8015d0e:	f000 fcc5 	bl	801669c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8015d12:	6978      	ldr	r0, [r7, #20]
 8015d14:	f7ff fefb 	bl	8015b0e <prvUnlockQueue>
	}
 8015d18:	bf00      	nop
 8015d1a:	3718      	adds	r7, #24
 8015d1c:	46bd      	mov	sp, r7
 8015d1e:	bd80      	pop	{r7, pc}

08015d20 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015d20:	b580      	push	{r7, lr}
 8015d22:	b08e      	sub	sp, #56	@ 0x38
 8015d24:	af04      	add	r7, sp, #16
 8015d26:	60f8      	str	r0, [r7, #12]
 8015d28:	60b9      	str	r1, [r7, #8]
 8015d2a:	607a      	str	r2, [r7, #4]
 8015d2c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	d10d      	bne.n	8015d50 <xTaskCreateStatic+0x30>
	__asm volatile
 8015d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d38:	b672      	cpsid	i
 8015d3a:	f383 8811 	msr	BASEPRI, r3
 8015d3e:	f3bf 8f6f 	isb	sy
 8015d42:	f3bf 8f4f 	dsb	sy
 8015d46:	b662      	cpsie	i
 8015d48:	623b      	str	r3, [r7, #32]
}
 8015d4a:	bf00      	nop
 8015d4c:	bf00      	nop
 8015d4e:	e7fd      	b.n	8015d4c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d52:	2b00      	cmp	r3, #0
 8015d54:	d10d      	bne.n	8015d72 <xTaskCreateStatic+0x52>
	__asm volatile
 8015d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d5a:	b672      	cpsid	i
 8015d5c:	f383 8811 	msr	BASEPRI, r3
 8015d60:	f3bf 8f6f 	isb	sy
 8015d64:	f3bf 8f4f 	dsb	sy
 8015d68:	b662      	cpsie	i
 8015d6a:	61fb      	str	r3, [r7, #28]
}
 8015d6c:	bf00      	nop
 8015d6e:	bf00      	nop
 8015d70:	e7fd      	b.n	8015d6e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015d72:	23a8      	movs	r3, #168	@ 0xa8
 8015d74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015d76:	693b      	ldr	r3, [r7, #16]
 8015d78:	2ba8      	cmp	r3, #168	@ 0xa8
 8015d7a:	d00d      	beq.n	8015d98 <xTaskCreateStatic+0x78>
	__asm volatile
 8015d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d80:	b672      	cpsid	i
 8015d82:	f383 8811 	msr	BASEPRI, r3
 8015d86:	f3bf 8f6f 	isb	sy
 8015d8a:	f3bf 8f4f 	dsb	sy
 8015d8e:	b662      	cpsie	i
 8015d90:	61bb      	str	r3, [r7, #24]
}
 8015d92:	bf00      	nop
 8015d94:	bf00      	nop
 8015d96:	e7fd      	b.n	8015d94 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015d98:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d01e      	beq.n	8015dde <xTaskCreateStatic+0xbe>
 8015da0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	d01b      	beq.n	8015dde <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015da8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015dae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015db2:	2202      	movs	r2, #2
 8015db4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015db8:	2300      	movs	r3, #0
 8015dba:	9303      	str	r3, [sp, #12]
 8015dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dbe:	9302      	str	r3, [sp, #8]
 8015dc0:	f107 0314 	add.w	r3, r7, #20
 8015dc4:	9301      	str	r3, [sp, #4]
 8015dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015dc8:	9300      	str	r3, [sp, #0]
 8015dca:	683b      	ldr	r3, [r7, #0]
 8015dcc:	687a      	ldr	r2, [r7, #4]
 8015dce:	68b9      	ldr	r1, [r7, #8]
 8015dd0:	68f8      	ldr	r0, [r7, #12]
 8015dd2:	f000 f851 	bl	8015e78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015dd6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015dd8:	f000 f8f8 	bl	8015fcc <prvAddNewTaskToReadyList>
 8015ddc:	e001      	b.n	8015de2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8015dde:	2300      	movs	r3, #0
 8015de0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015de2:	697b      	ldr	r3, [r7, #20]
	}
 8015de4:	4618      	mov	r0, r3
 8015de6:	3728      	adds	r7, #40	@ 0x28
 8015de8:	46bd      	mov	sp, r7
 8015dea:	bd80      	pop	{r7, pc}

08015dec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015dec:	b580      	push	{r7, lr}
 8015dee:	b08c      	sub	sp, #48	@ 0x30
 8015df0:	af04      	add	r7, sp, #16
 8015df2:	60f8      	str	r0, [r7, #12]
 8015df4:	60b9      	str	r1, [r7, #8]
 8015df6:	603b      	str	r3, [r7, #0]
 8015df8:	4613      	mov	r3, r2
 8015dfa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015dfc:	88fb      	ldrh	r3, [r7, #6]
 8015dfe:	009b      	lsls	r3, r3, #2
 8015e00:	4618      	mov	r0, r3
 8015e02:	f002 f8a9 	bl	8017f58 <pvPortMalloc>
 8015e06:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015e08:	697b      	ldr	r3, [r7, #20]
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	d00e      	beq.n	8015e2c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015e0e:	20a8      	movs	r0, #168	@ 0xa8
 8015e10:	f002 f8a2 	bl	8017f58 <pvPortMalloc>
 8015e14:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015e16:	69fb      	ldr	r3, [r7, #28]
 8015e18:	2b00      	cmp	r3, #0
 8015e1a:	d003      	beq.n	8015e24 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015e1c:	69fb      	ldr	r3, [r7, #28]
 8015e1e:	697a      	ldr	r2, [r7, #20]
 8015e20:	631a      	str	r2, [r3, #48]	@ 0x30
 8015e22:	e005      	b.n	8015e30 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015e24:	6978      	ldr	r0, [r7, #20]
 8015e26:	f002 f965 	bl	80180f4 <vPortFree>
 8015e2a:	e001      	b.n	8015e30 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015e2c:	2300      	movs	r3, #0
 8015e2e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015e30:	69fb      	ldr	r3, [r7, #28]
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	d017      	beq.n	8015e66 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015e36:	69fb      	ldr	r3, [r7, #28]
 8015e38:	2200      	movs	r2, #0
 8015e3a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015e3e:	88fa      	ldrh	r2, [r7, #6]
 8015e40:	2300      	movs	r3, #0
 8015e42:	9303      	str	r3, [sp, #12]
 8015e44:	69fb      	ldr	r3, [r7, #28]
 8015e46:	9302      	str	r3, [sp, #8]
 8015e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015e4a:	9301      	str	r3, [sp, #4]
 8015e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e4e:	9300      	str	r3, [sp, #0]
 8015e50:	683b      	ldr	r3, [r7, #0]
 8015e52:	68b9      	ldr	r1, [r7, #8]
 8015e54:	68f8      	ldr	r0, [r7, #12]
 8015e56:	f000 f80f 	bl	8015e78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015e5a:	69f8      	ldr	r0, [r7, #28]
 8015e5c:	f000 f8b6 	bl	8015fcc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015e60:	2301      	movs	r3, #1
 8015e62:	61bb      	str	r3, [r7, #24]
 8015e64:	e002      	b.n	8015e6c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015e66:	f04f 33ff 	mov.w	r3, #4294967295
 8015e6a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015e6c:	69bb      	ldr	r3, [r7, #24]
	}
 8015e6e:	4618      	mov	r0, r3
 8015e70:	3720      	adds	r7, #32
 8015e72:	46bd      	mov	sp, r7
 8015e74:	bd80      	pop	{r7, pc}
	...

08015e78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015e78:	b580      	push	{r7, lr}
 8015e7a:	b088      	sub	sp, #32
 8015e7c:	af00      	add	r7, sp, #0
 8015e7e:	60f8      	str	r0, [r7, #12]
 8015e80:	60b9      	str	r1, [r7, #8]
 8015e82:	607a      	str	r2, [r7, #4]
 8015e84:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e88:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	009b      	lsls	r3, r3, #2
 8015e8e:	461a      	mov	r2, r3
 8015e90:	21a5      	movs	r1, #165	@ 0xa5
 8015e92:	f002 fbee 	bl	8018672 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015e9a:	6879      	ldr	r1, [r7, #4]
 8015e9c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8015ea0:	440b      	add	r3, r1
 8015ea2:	009b      	lsls	r3, r3, #2
 8015ea4:	4413      	add	r3, r2
 8015ea6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015ea8:	69bb      	ldr	r3, [r7, #24]
 8015eaa:	f023 0307 	bic.w	r3, r3, #7
 8015eae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015eb0:	69bb      	ldr	r3, [r7, #24]
 8015eb2:	f003 0307 	and.w	r3, r3, #7
 8015eb6:	2b00      	cmp	r3, #0
 8015eb8:	d00d      	beq.n	8015ed6 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8015eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ebe:	b672      	cpsid	i
 8015ec0:	f383 8811 	msr	BASEPRI, r3
 8015ec4:	f3bf 8f6f 	isb	sy
 8015ec8:	f3bf 8f4f 	dsb	sy
 8015ecc:	b662      	cpsie	i
 8015ece:	617b      	str	r3, [r7, #20]
}
 8015ed0:	bf00      	nop
 8015ed2:	bf00      	nop
 8015ed4:	e7fd      	b.n	8015ed2 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8015ed6:	68bb      	ldr	r3, [r7, #8]
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	d01f      	beq.n	8015f1c <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015edc:	2300      	movs	r3, #0
 8015ede:	61fb      	str	r3, [r7, #28]
 8015ee0:	e012      	b.n	8015f08 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8015ee2:	68ba      	ldr	r2, [r7, #8]
 8015ee4:	69fb      	ldr	r3, [r7, #28]
 8015ee6:	4413      	add	r3, r2
 8015ee8:	7819      	ldrb	r1, [r3, #0]
 8015eea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015eec:	69fb      	ldr	r3, [r7, #28]
 8015eee:	4413      	add	r3, r2
 8015ef0:	3334      	adds	r3, #52	@ 0x34
 8015ef2:	460a      	mov	r2, r1
 8015ef4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8015ef6:	68ba      	ldr	r2, [r7, #8]
 8015ef8:	69fb      	ldr	r3, [r7, #28]
 8015efa:	4413      	add	r3, r2
 8015efc:	781b      	ldrb	r3, [r3, #0]
 8015efe:	2b00      	cmp	r3, #0
 8015f00:	d006      	beq.n	8015f10 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015f02:	69fb      	ldr	r3, [r7, #28]
 8015f04:	3301      	adds	r3, #1
 8015f06:	61fb      	str	r3, [r7, #28]
 8015f08:	69fb      	ldr	r3, [r7, #28]
 8015f0a:	2b0f      	cmp	r3, #15
 8015f0c:	d9e9      	bls.n	8015ee2 <prvInitialiseNewTask+0x6a>
 8015f0e:	e000      	b.n	8015f12 <prvInitialiseNewTask+0x9a>
			{
				break;
 8015f10:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f14:	2200      	movs	r2, #0
 8015f16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015f1a:	e003      	b.n	8015f24 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f1e:	2200      	movs	r2, #0
 8015f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f26:	2b37      	cmp	r3, #55	@ 0x37
 8015f28:	d901      	bls.n	8015f2e <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015f2a:	2337      	movs	r3, #55	@ 0x37
 8015f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015f32:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015f38:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8015f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f3c:	2200      	movs	r2, #0
 8015f3e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f42:	3304      	adds	r3, #4
 8015f44:	4618      	mov	r0, r3
 8015f46:	f7fe ff02 	bl	8014d4e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f4c:	3318      	adds	r3, #24
 8015f4e:	4618      	mov	r0, r3
 8015f50:	f7fe fefd 	bl	8014d4e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015f58:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f5c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f62:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015f68:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f6c:	2200      	movs	r2, #0
 8015f6e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f74:	2200      	movs	r2, #0
 8015f76:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8015f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f7c:	3354      	adds	r3, #84	@ 0x54
 8015f7e:	224c      	movs	r2, #76	@ 0x4c
 8015f80:	2100      	movs	r1, #0
 8015f82:	4618      	mov	r0, r3
 8015f84:	f002 fb75 	bl	8018672 <memset>
 8015f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8015fc0 <prvInitialiseNewTask+0x148>)
 8015f8c:	659a      	str	r2, [r3, #88]	@ 0x58
 8015f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f90:	4a0c      	ldr	r2, [pc, #48]	@ (8015fc4 <prvInitialiseNewTask+0x14c>)
 8015f92:	65da      	str	r2, [r3, #92]	@ 0x5c
 8015f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f96:	4a0c      	ldr	r2, [pc, #48]	@ (8015fc8 <prvInitialiseNewTask+0x150>)
 8015f98:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015f9a:	683a      	ldr	r2, [r7, #0]
 8015f9c:	68f9      	ldr	r1, [r7, #12]
 8015f9e:	69b8      	ldr	r0, [r7, #24]
 8015fa0:	f001 fd9a 	bl	8017ad8 <pxPortInitialiseStack>
 8015fa4:	4602      	mov	r2, r0
 8015fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fa8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d002      	beq.n	8015fb6 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015fb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015fb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015fb6:	bf00      	nop
 8015fb8:	3720      	adds	r7, #32
 8015fba:	46bd      	mov	sp, r7
 8015fbc:	bd80      	pop	{r7, pc}
 8015fbe:	bf00      	nop
 8015fc0:	20009510 	.word	0x20009510
 8015fc4:	20009578 	.word	0x20009578
 8015fc8:	200095e0 	.word	0x200095e0

08015fcc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015fcc:	b580      	push	{r7, lr}
 8015fce:	b082      	sub	sp, #8
 8015fd0:	af00      	add	r7, sp, #0
 8015fd2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015fd4:	f001 fe92 	bl	8017cfc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8016090 <prvAddNewTaskToReadyList+0xc4>)
 8015fda:	681b      	ldr	r3, [r3, #0]
 8015fdc:	3301      	adds	r3, #1
 8015fde:	4a2c      	ldr	r2, [pc, #176]	@ (8016090 <prvAddNewTaskToReadyList+0xc4>)
 8015fe0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015fe2:	4b2c      	ldr	r3, [pc, #176]	@ (8016094 <prvAddNewTaskToReadyList+0xc8>)
 8015fe4:	681b      	ldr	r3, [r3, #0]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d109      	bne.n	8015ffe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015fea:	4a2a      	ldr	r2, [pc, #168]	@ (8016094 <prvAddNewTaskToReadyList+0xc8>)
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015ff0:	4b27      	ldr	r3, [pc, #156]	@ (8016090 <prvAddNewTaskToReadyList+0xc4>)
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	2b01      	cmp	r3, #1
 8015ff6:	d110      	bne.n	801601a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015ff8:	f000 fd18 	bl	8016a2c <prvInitialiseTaskLists>
 8015ffc:	e00d      	b.n	801601a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015ffe:	4b26      	ldr	r3, [pc, #152]	@ (8016098 <prvAddNewTaskToReadyList+0xcc>)
 8016000:	681b      	ldr	r3, [r3, #0]
 8016002:	2b00      	cmp	r3, #0
 8016004:	d109      	bne.n	801601a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016006:	4b23      	ldr	r3, [pc, #140]	@ (8016094 <prvAddNewTaskToReadyList+0xc8>)
 8016008:	681b      	ldr	r3, [r3, #0]
 801600a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801600c:	687b      	ldr	r3, [r7, #4]
 801600e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016010:	429a      	cmp	r2, r3
 8016012:	d802      	bhi.n	801601a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016014:	4a1f      	ldr	r2, [pc, #124]	@ (8016094 <prvAddNewTaskToReadyList+0xc8>)
 8016016:	687b      	ldr	r3, [r7, #4]
 8016018:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801601a:	4b20      	ldr	r3, [pc, #128]	@ (801609c <prvAddNewTaskToReadyList+0xd0>)
 801601c:	681b      	ldr	r3, [r3, #0]
 801601e:	3301      	adds	r3, #1
 8016020:	4a1e      	ldr	r2, [pc, #120]	@ (801609c <prvAddNewTaskToReadyList+0xd0>)
 8016022:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8016024:	4b1d      	ldr	r3, [pc, #116]	@ (801609c <prvAddNewTaskToReadyList+0xd0>)
 8016026:	681a      	ldr	r2, [r3, #0]
 8016028:	687b      	ldr	r3, [r7, #4]
 801602a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016030:	4b1b      	ldr	r3, [pc, #108]	@ (80160a0 <prvAddNewTaskToReadyList+0xd4>)
 8016032:	681b      	ldr	r3, [r3, #0]
 8016034:	429a      	cmp	r2, r3
 8016036:	d903      	bls.n	8016040 <prvAddNewTaskToReadyList+0x74>
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801603c:	4a18      	ldr	r2, [pc, #96]	@ (80160a0 <prvAddNewTaskToReadyList+0xd4>)
 801603e:	6013      	str	r3, [r2, #0]
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016044:	4613      	mov	r3, r2
 8016046:	009b      	lsls	r3, r3, #2
 8016048:	4413      	add	r3, r2
 801604a:	009b      	lsls	r3, r3, #2
 801604c:	4a15      	ldr	r2, [pc, #84]	@ (80160a4 <prvAddNewTaskToReadyList+0xd8>)
 801604e:	441a      	add	r2, r3
 8016050:	687b      	ldr	r3, [r7, #4]
 8016052:	3304      	adds	r3, #4
 8016054:	4619      	mov	r1, r3
 8016056:	4610      	mov	r0, r2
 8016058:	f7fe fe86 	bl	8014d68 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801605c:	f001 fe84 	bl	8017d68 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8016060:	4b0d      	ldr	r3, [pc, #52]	@ (8016098 <prvAddNewTaskToReadyList+0xcc>)
 8016062:	681b      	ldr	r3, [r3, #0]
 8016064:	2b00      	cmp	r3, #0
 8016066:	d00e      	beq.n	8016086 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8016068:	4b0a      	ldr	r3, [pc, #40]	@ (8016094 <prvAddNewTaskToReadyList+0xc8>)
 801606a:	681b      	ldr	r3, [r3, #0]
 801606c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016072:	429a      	cmp	r2, r3
 8016074:	d207      	bcs.n	8016086 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016076:	4b0c      	ldr	r3, [pc, #48]	@ (80160a8 <prvAddNewTaskToReadyList+0xdc>)
 8016078:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801607c:	601a      	str	r2, [r3, #0]
 801607e:	f3bf 8f4f 	dsb	sy
 8016082:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016086:	bf00      	nop
 8016088:	3708      	adds	r7, #8
 801608a:	46bd      	mov	sp, r7
 801608c:	bd80      	pop	{r7, pc}
 801608e:	bf00      	nop
 8016090:	20005798 	.word	0x20005798
 8016094:	200052c4 	.word	0x200052c4
 8016098:	200057a4 	.word	0x200057a4
 801609c:	200057b4 	.word	0x200057b4
 80160a0:	200057a0 	.word	0x200057a0
 80160a4:	200052c8 	.word	0x200052c8
 80160a8:	e000ed04 	.word	0xe000ed04

080160ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80160ac:	b580      	push	{r7, lr}
 80160ae:	b084      	sub	sp, #16
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80160b4:	2300      	movs	r3, #0
 80160b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d01a      	beq.n	80160f4 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80160be:	4b15      	ldr	r3, [pc, #84]	@ (8016114 <vTaskDelay+0x68>)
 80160c0:	681b      	ldr	r3, [r3, #0]
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d00d      	beq.n	80160e2 <vTaskDelay+0x36>
	__asm volatile
 80160c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160ca:	b672      	cpsid	i
 80160cc:	f383 8811 	msr	BASEPRI, r3
 80160d0:	f3bf 8f6f 	isb	sy
 80160d4:	f3bf 8f4f 	dsb	sy
 80160d8:	b662      	cpsie	i
 80160da:	60bb      	str	r3, [r7, #8]
}
 80160dc:	bf00      	nop
 80160de:	bf00      	nop
 80160e0:	e7fd      	b.n	80160de <vTaskDelay+0x32>
			vTaskSuspendAll();
 80160e2:	f000 f88f 	bl	8016204 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80160e6:	2100      	movs	r1, #0
 80160e8:	6878      	ldr	r0, [r7, #4]
 80160ea:	f001 f939 	bl	8017360 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80160ee:	f000 f897 	bl	8016220 <xTaskResumeAll>
 80160f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d107      	bne.n	801610a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 80160fa:	4b07      	ldr	r3, [pc, #28]	@ (8016118 <vTaskDelay+0x6c>)
 80160fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016100:	601a      	str	r2, [r3, #0]
 8016102:	f3bf 8f4f 	dsb	sy
 8016106:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801610a:	bf00      	nop
 801610c:	3710      	adds	r7, #16
 801610e:	46bd      	mov	sp, r7
 8016110:	bd80      	pop	{r7, pc}
 8016112:	bf00      	nop
 8016114:	200057c0 	.word	0x200057c0
 8016118:	e000ed04 	.word	0xe000ed04

0801611c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801611c:	b580      	push	{r7, lr}
 801611e:	b08a      	sub	sp, #40	@ 0x28
 8016120:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8016122:	2300      	movs	r3, #0
 8016124:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8016126:	2300      	movs	r3, #0
 8016128:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801612a:	463a      	mov	r2, r7
 801612c:	1d39      	adds	r1, r7, #4
 801612e:	f107 0308 	add.w	r3, r7, #8
 8016132:	4618      	mov	r0, r3
 8016134:	f7fe fb9c 	bl	8014870 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8016138:	6839      	ldr	r1, [r7, #0]
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	68ba      	ldr	r2, [r7, #8]
 801613e:	9202      	str	r2, [sp, #8]
 8016140:	9301      	str	r3, [sp, #4]
 8016142:	2300      	movs	r3, #0
 8016144:	9300      	str	r3, [sp, #0]
 8016146:	2300      	movs	r3, #0
 8016148:	460a      	mov	r2, r1
 801614a:	4926      	ldr	r1, [pc, #152]	@ (80161e4 <vTaskStartScheduler+0xc8>)
 801614c:	4826      	ldr	r0, [pc, #152]	@ (80161e8 <vTaskStartScheduler+0xcc>)
 801614e:	f7ff fde7 	bl	8015d20 <xTaskCreateStatic>
 8016152:	4603      	mov	r3, r0
 8016154:	4a25      	ldr	r2, [pc, #148]	@ (80161ec <vTaskStartScheduler+0xd0>)
 8016156:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8016158:	4b24      	ldr	r3, [pc, #144]	@ (80161ec <vTaskStartScheduler+0xd0>)
 801615a:	681b      	ldr	r3, [r3, #0]
 801615c:	2b00      	cmp	r3, #0
 801615e:	d002      	beq.n	8016166 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8016160:	2301      	movs	r3, #1
 8016162:	617b      	str	r3, [r7, #20]
 8016164:	e001      	b.n	801616a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8016166:	2300      	movs	r3, #0
 8016168:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801616a:	697b      	ldr	r3, [r7, #20]
 801616c:	2b01      	cmp	r3, #1
 801616e:	d102      	bne.n	8016176 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8016170:	f001 f94a 	bl	8017408 <xTimerCreateTimerTask>
 8016174:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8016176:	697b      	ldr	r3, [r7, #20]
 8016178:	2b01      	cmp	r3, #1
 801617a:	d11d      	bne.n	80161b8 <vTaskStartScheduler+0x9c>
	__asm volatile
 801617c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016180:	b672      	cpsid	i
 8016182:	f383 8811 	msr	BASEPRI, r3
 8016186:	f3bf 8f6f 	isb	sy
 801618a:	f3bf 8f4f 	dsb	sy
 801618e:	b662      	cpsie	i
 8016190:	613b      	str	r3, [r7, #16]
}
 8016192:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016194:	4b16      	ldr	r3, [pc, #88]	@ (80161f0 <vTaskStartScheduler+0xd4>)
 8016196:	681b      	ldr	r3, [r3, #0]
 8016198:	3354      	adds	r3, #84	@ 0x54
 801619a:	4a16      	ldr	r2, [pc, #88]	@ (80161f4 <vTaskStartScheduler+0xd8>)
 801619c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801619e:	4b16      	ldr	r3, [pc, #88]	@ (80161f8 <vTaskStartScheduler+0xdc>)
 80161a0:	f04f 32ff 	mov.w	r2, #4294967295
 80161a4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80161a6:	4b15      	ldr	r3, [pc, #84]	@ (80161fc <vTaskStartScheduler+0xe0>)
 80161a8:	2201      	movs	r2, #1
 80161aa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80161ac:	4b14      	ldr	r3, [pc, #80]	@ (8016200 <vTaskStartScheduler+0xe4>)
 80161ae:	2200      	movs	r2, #0
 80161b0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80161b2:	f001 fd25 	bl	8017c00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80161b6:	e011      	b.n	80161dc <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80161b8:	697b      	ldr	r3, [r7, #20]
 80161ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80161be:	d10d      	bne.n	80161dc <vTaskStartScheduler+0xc0>
	__asm volatile
 80161c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161c4:	b672      	cpsid	i
 80161c6:	f383 8811 	msr	BASEPRI, r3
 80161ca:	f3bf 8f6f 	isb	sy
 80161ce:	f3bf 8f4f 	dsb	sy
 80161d2:	b662      	cpsie	i
 80161d4:	60fb      	str	r3, [r7, #12]
}
 80161d6:	bf00      	nop
 80161d8:	bf00      	nop
 80161da:	e7fd      	b.n	80161d8 <vTaskStartScheduler+0xbc>
}
 80161dc:	bf00      	nop
 80161de:	3718      	adds	r7, #24
 80161e0:	46bd      	mov	sp, r7
 80161e2:	bd80      	pop	{r7, pc}
 80161e4:	080198f0 	.word	0x080198f0
 80161e8:	080169fd 	.word	0x080169fd
 80161ec:	200057bc 	.word	0x200057bc
 80161f0:	200052c4 	.word	0x200052c4
 80161f4:	2000002c 	.word	0x2000002c
 80161f8:	200057b8 	.word	0x200057b8
 80161fc:	200057a4 	.word	0x200057a4
 8016200:	2000579c 	.word	0x2000579c

08016204 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016204:	b480      	push	{r7}
 8016206:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016208:	4b04      	ldr	r3, [pc, #16]	@ (801621c <vTaskSuspendAll+0x18>)
 801620a:	681b      	ldr	r3, [r3, #0]
 801620c:	3301      	adds	r3, #1
 801620e:	4a03      	ldr	r2, [pc, #12]	@ (801621c <vTaskSuspendAll+0x18>)
 8016210:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8016212:	bf00      	nop
 8016214:	46bd      	mov	sp, r7
 8016216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801621a:	4770      	bx	lr
 801621c:	200057c0 	.word	0x200057c0

08016220 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8016220:	b580      	push	{r7, lr}
 8016222:	b084      	sub	sp, #16
 8016224:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8016226:	2300      	movs	r3, #0
 8016228:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801622a:	2300      	movs	r3, #0
 801622c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801622e:	4b43      	ldr	r3, [pc, #268]	@ (801633c <xTaskResumeAll+0x11c>)
 8016230:	681b      	ldr	r3, [r3, #0]
 8016232:	2b00      	cmp	r3, #0
 8016234:	d10d      	bne.n	8016252 <xTaskResumeAll+0x32>
	__asm volatile
 8016236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801623a:	b672      	cpsid	i
 801623c:	f383 8811 	msr	BASEPRI, r3
 8016240:	f3bf 8f6f 	isb	sy
 8016244:	f3bf 8f4f 	dsb	sy
 8016248:	b662      	cpsie	i
 801624a:	603b      	str	r3, [r7, #0]
}
 801624c:	bf00      	nop
 801624e:	bf00      	nop
 8016250:	e7fd      	b.n	801624e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8016252:	f001 fd53 	bl	8017cfc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8016256:	4b39      	ldr	r3, [pc, #228]	@ (801633c <xTaskResumeAll+0x11c>)
 8016258:	681b      	ldr	r3, [r3, #0]
 801625a:	3b01      	subs	r3, #1
 801625c:	4a37      	ldr	r2, [pc, #220]	@ (801633c <xTaskResumeAll+0x11c>)
 801625e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016260:	4b36      	ldr	r3, [pc, #216]	@ (801633c <xTaskResumeAll+0x11c>)
 8016262:	681b      	ldr	r3, [r3, #0]
 8016264:	2b00      	cmp	r3, #0
 8016266:	d162      	bne.n	801632e <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016268:	4b35      	ldr	r3, [pc, #212]	@ (8016340 <xTaskResumeAll+0x120>)
 801626a:	681b      	ldr	r3, [r3, #0]
 801626c:	2b00      	cmp	r3, #0
 801626e:	d05e      	beq.n	801632e <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016270:	e02f      	b.n	80162d2 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016272:	4b34      	ldr	r3, [pc, #208]	@ (8016344 <xTaskResumeAll+0x124>)
 8016274:	68db      	ldr	r3, [r3, #12]
 8016276:	68db      	ldr	r3, [r3, #12]
 8016278:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801627a:	68fb      	ldr	r3, [r7, #12]
 801627c:	3318      	adds	r3, #24
 801627e:	4618      	mov	r0, r3
 8016280:	f7fe fdcf 	bl	8014e22 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016284:	68fb      	ldr	r3, [r7, #12]
 8016286:	3304      	adds	r3, #4
 8016288:	4618      	mov	r0, r3
 801628a:	f7fe fdca 	bl	8014e22 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801628e:	68fb      	ldr	r3, [r7, #12]
 8016290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016292:	4b2d      	ldr	r3, [pc, #180]	@ (8016348 <xTaskResumeAll+0x128>)
 8016294:	681b      	ldr	r3, [r3, #0]
 8016296:	429a      	cmp	r2, r3
 8016298:	d903      	bls.n	80162a2 <xTaskResumeAll+0x82>
 801629a:	68fb      	ldr	r3, [r7, #12]
 801629c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801629e:	4a2a      	ldr	r2, [pc, #168]	@ (8016348 <xTaskResumeAll+0x128>)
 80162a0:	6013      	str	r3, [r2, #0]
 80162a2:	68fb      	ldr	r3, [r7, #12]
 80162a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80162a6:	4613      	mov	r3, r2
 80162a8:	009b      	lsls	r3, r3, #2
 80162aa:	4413      	add	r3, r2
 80162ac:	009b      	lsls	r3, r3, #2
 80162ae:	4a27      	ldr	r2, [pc, #156]	@ (801634c <xTaskResumeAll+0x12c>)
 80162b0:	441a      	add	r2, r3
 80162b2:	68fb      	ldr	r3, [r7, #12]
 80162b4:	3304      	adds	r3, #4
 80162b6:	4619      	mov	r1, r3
 80162b8:	4610      	mov	r0, r2
 80162ba:	f7fe fd55 	bl	8014d68 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80162be:	68fb      	ldr	r3, [r7, #12]
 80162c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80162c2:	4b23      	ldr	r3, [pc, #140]	@ (8016350 <xTaskResumeAll+0x130>)
 80162c4:	681b      	ldr	r3, [r3, #0]
 80162c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80162c8:	429a      	cmp	r2, r3
 80162ca:	d302      	bcc.n	80162d2 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 80162cc:	4b21      	ldr	r3, [pc, #132]	@ (8016354 <xTaskResumeAll+0x134>)
 80162ce:	2201      	movs	r2, #1
 80162d0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80162d2:	4b1c      	ldr	r3, [pc, #112]	@ (8016344 <xTaskResumeAll+0x124>)
 80162d4:	681b      	ldr	r3, [r3, #0]
 80162d6:	2b00      	cmp	r3, #0
 80162d8:	d1cb      	bne.n	8016272 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80162da:	68fb      	ldr	r3, [r7, #12]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d001      	beq.n	80162e4 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80162e0:	f000 fc4a 	bl	8016b78 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80162e4:	4b1c      	ldr	r3, [pc, #112]	@ (8016358 <xTaskResumeAll+0x138>)
 80162e6:	681b      	ldr	r3, [r3, #0]
 80162e8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80162ea:	687b      	ldr	r3, [r7, #4]
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	d010      	beq.n	8016312 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80162f0:	f000 f846 	bl	8016380 <xTaskIncrementTick>
 80162f4:	4603      	mov	r3, r0
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d002      	beq.n	8016300 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 80162fa:	4b16      	ldr	r3, [pc, #88]	@ (8016354 <xTaskResumeAll+0x134>)
 80162fc:	2201      	movs	r2, #1
 80162fe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	3b01      	subs	r3, #1
 8016304:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	2b00      	cmp	r3, #0
 801630a:	d1f1      	bne.n	80162f0 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 801630c:	4b12      	ldr	r3, [pc, #72]	@ (8016358 <xTaskResumeAll+0x138>)
 801630e:	2200      	movs	r2, #0
 8016310:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016312:	4b10      	ldr	r3, [pc, #64]	@ (8016354 <xTaskResumeAll+0x134>)
 8016314:	681b      	ldr	r3, [r3, #0]
 8016316:	2b00      	cmp	r3, #0
 8016318:	d009      	beq.n	801632e <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801631a:	2301      	movs	r3, #1
 801631c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801631e:	4b0f      	ldr	r3, [pc, #60]	@ (801635c <xTaskResumeAll+0x13c>)
 8016320:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016324:	601a      	str	r2, [r3, #0]
 8016326:	f3bf 8f4f 	dsb	sy
 801632a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801632e:	f001 fd1b 	bl	8017d68 <vPortExitCritical>

	return xAlreadyYielded;
 8016332:	68bb      	ldr	r3, [r7, #8]
}
 8016334:	4618      	mov	r0, r3
 8016336:	3710      	adds	r7, #16
 8016338:	46bd      	mov	sp, r7
 801633a:	bd80      	pop	{r7, pc}
 801633c:	200057c0 	.word	0x200057c0
 8016340:	20005798 	.word	0x20005798
 8016344:	20005758 	.word	0x20005758
 8016348:	200057a0 	.word	0x200057a0
 801634c:	200052c8 	.word	0x200052c8
 8016350:	200052c4 	.word	0x200052c4
 8016354:	200057ac 	.word	0x200057ac
 8016358:	200057a8 	.word	0x200057a8
 801635c:	e000ed04 	.word	0xe000ed04

08016360 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016360:	b480      	push	{r7}
 8016362:	b083      	sub	sp, #12
 8016364:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8016366:	4b05      	ldr	r3, [pc, #20]	@ (801637c <xTaskGetTickCount+0x1c>)
 8016368:	681b      	ldr	r3, [r3, #0]
 801636a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801636c:	687b      	ldr	r3, [r7, #4]
}
 801636e:	4618      	mov	r0, r3
 8016370:	370c      	adds	r7, #12
 8016372:	46bd      	mov	sp, r7
 8016374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016378:	4770      	bx	lr
 801637a:	bf00      	nop
 801637c:	2000579c 	.word	0x2000579c

08016380 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016380:	b580      	push	{r7, lr}
 8016382:	b086      	sub	sp, #24
 8016384:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8016386:	2300      	movs	r3, #0
 8016388:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801638a:	4b50      	ldr	r3, [pc, #320]	@ (80164cc <xTaskIncrementTick+0x14c>)
 801638c:	681b      	ldr	r3, [r3, #0]
 801638e:	2b00      	cmp	r3, #0
 8016390:	f040 808c 	bne.w	80164ac <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016394:	4b4e      	ldr	r3, [pc, #312]	@ (80164d0 <xTaskIncrementTick+0x150>)
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	3301      	adds	r3, #1
 801639a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801639c:	4a4c      	ldr	r2, [pc, #304]	@ (80164d0 <xTaskIncrementTick+0x150>)
 801639e:	693b      	ldr	r3, [r7, #16]
 80163a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80163a2:	693b      	ldr	r3, [r7, #16]
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	d123      	bne.n	80163f0 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80163a8:	4b4a      	ldr	r3, [pc, #296]	@ (80164d4 <xTaskIncrementTick+0x154>)
 80163aa:	681b      	ldr	r3, [r3, #0]
 80163ac:	681b      	ldr	r3, [r3, #0]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d00d      	beq.n	80163ce <xTaskIncrementTick+0x4e>
	__asm volatile
 80163b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163b6:	b672      	cpsid	i
 80163b8:	f383 8811 	msr	BASEPRI, r3
 80163bc:	f3bf 8f6f 	isb	sy
 80163c0:	f3bf 8f4f 	dsb	sy
 80163c4:	b662      	cpsie	i
 80163c6:	603b      	str	r3, [r7, #0]
}
 80163c8:	bf00      	nop
 80163ca:	bf00      	nop
 80163cc:	e7fd      	b.n	80163ca <xTaskIncrementTick+0x4a>
 80163ce:	4b41      	ldr	r3, [pc, #260]	@ (80164d4 <xTaskIncrementTick+0x154>)
 80163d0:	681b      	ldr	r3, [r3, #0]
 80163d2:	60fb      	str	r3, [r7, #12]
 80163d4:	4b40      	ldr	r3, [pc, #256]	@ (80164d8 <xTaskIncrementTick+0x158>)
 80163d6:	681b      	ldr	r3, [r3, #0]
 80163d8:	4a3e      	ldr	r2, [pc, #248]	@ (80164d4 <xTaskIncrementTick+0x154>)
 80163da:	6013      	str	r3, [r2, #0]
 80163dc:	4a3e      	ldr	r2, [pc, #248]	@ (80164d8 <xTaskIncrementTick+0x158>)
 80163de:	68fb      	ldr	r3, [r7, #12]
 80163e0:	6013      	str	r3, [r2, #0]
 80163e2:	4b3e      	ldr	r3, [pc, #248]	@ (80164dc <xTaskIncrementTick+0x15c>)
 80163e4:	681b      	ldr	r3, [r3, #0]
 80163e6:	3301      	adds	r3, #1
 80163e8:	4a3c      	ldr	r2, [pc, #240]	@ (80164dc <xTaskIncrementTick+0x15c>)
 80163ea:	6013      	str	r3, [r2, #0]
 80163ec:	f000 fbc4 	bl	8016b78 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80163f0:	4b3b      	ldr	r3, [pc, #236]	@ (80164e0 <xTaskIncrementTick+0x160>)
 80163f2:	681b      	ldr	r3, [r3, #0]
 80163f4:	693a      	ldr	r2, [r7, #16]
 80163f6:	429a      	cmp	r2, r3
 80163f8:	d349      	bcc.n	801648e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80163fa:	4b36      	ldr	r3, [pc, #216]	@ (80164d4 <xTaskIncrementTick+0x154>)
 80163fc:	681b      	ldr	r3, [r3, #0]
 80163fe:	681b      	ldr	r3, [r3, #0]
 8016400:	2b00      	cmp	r3, #0
 8016402:	d104      	bne.n	801640e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016404:	4b36      	ldr	r3, [pc, #216]	@ (80164e0 <xTaskIncrementTick+0x160>)
 8016406:	f04f 32ff 	mov.w	r2, #4294967295
 801640a:	601a      	str	r2, [r3, #0]
					break;
 801640c:	e03f      	b.n	801648e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801640e:	4b31      	ldr	r3, [pc, #196]	@ (80164d4 <xTaskIncrementTick+0x154>)
 8016410:	681b      	ldr	r3, [r3, #0]
 8016412:	68db      	ldr	r3, [r3, #12]
 8016414:	68db      	ldr	r3, [r3, #12]
 8016416:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016418:	68bb      	ldr	r3, [r7, #8]
 801641a:	685b      	ldr	r3, [r3, #4]
 801641c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801641e:	693a      	ldr	r2, [r7, #16]
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	429a      	cmp	r2, r3
 8016424:	d203      	bcs.n	801642e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016426:	4a2e      	ldr	r2, [pc, #184]	@ (80164e0 <xTaskIncrementTick+0x160>)
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801642c:	e02f      	b.n	801648e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801642e:	68bb      	ldr	r3, [r7, #8]
 8016430:	3304      	adds	r3, #4
 8016432:	4618      	mov	r0, r3
 8016434:	f7fe fcf5 	bl	8014e22 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016438:	68bb      	ldr	r3, [r7, #8]
 801643a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801643c:	2b00      	cmp	r3, #0
 801643e:	d004      	beq.n	801644a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016440:	68bb      	ldr	r3, [r7, #8]
 8016442:	3318      	adds	r3, #24
 8016444:	4618      	mov	r0, r3
 8016446:	f7fe fcec 	bl	8014e22 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801644a:	68bb      	ldr	r3, [r7, #8]
 801644c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801644e:	4b25      	ldr	r3, [pc, #148]	@ (80164e4 <xTaskIncrementTick+0x164>)
 8016450:	681b      	ldr	r3, [r3, #0]
 8016452:	429a      	cmp	r2, r3
 8016454:	d903      	bls.n	801645e <xTaskIncrementTick+0xde>
 8016456:	68bb      	ldr	r3, [r7, #8]
 8016458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801645a:	4a22      	ldr	r2, [pc, #136]	@ (80164e4 <xTaskIncrementTick+0x164>)
 801645c:	6013      	str	r3, [r2, #0]
 801645e:	68bb      	ldr	r3, [r7, #8]
 8016460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016462:	4613      	mov	r3, r2
 8016464:	009b      	lsls	r3, r3, #2
 8016466:	4413      	add	r3, r2
 8016468:	009b      	lsls	r3, r3, #2
 801646a:	4a1f      	ldr	r2, [pc, #124]	@ (80164e8 <xTaskIncrementTick+0x168>)
 801646c:	441a      	add	r2, r3
 801646e:	68bb      	ldr	r3, [r7, #8]
 8016470:	3304      	adds	r3, #4
 8016472:	4619      	mov	r1, r3
 8016474:	4610      	mov	r0, r2
 8016476:	f7fe fc77 	bl	8014d68 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801647a:	68bb      	ldr	r3, [r7, #8]
 801647c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801647e:	4b1b      	ldr	r3, [pc, #108]	@ (80164ec <xTaskIncrementTick+0x16c>)
 8016480:	681b      	ldr	r3, [r3, #0]
 8016482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016484:	429a      	cmp	r2, r3
 8016486:	d3b8      	bcc.n	80163fa <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8016488:	2301      	movs	r3, #1
 801648a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801648c:	e7b5      	b.n	80163fa <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801648e:	4b17      	ldr	r3, [pc, #92]	@ (80164ec <xTaskIncrementTick+0x16c>)
 8016490:	681b      	ldr	r3, [r3, #0]
 8016492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016494:	4914      	ldr	r1, [pc, #80]	@ (80164e8 <xTaskIncrementTick+0x168>)
 8016496:	4613      	mov	r3, r2
 8016498:	009b      	lsls	r3, r3, #2
 801649a:	4413      	add	r3, r2
 801649c:	009b      	lsls	r3, r3, #2
 801649e:	440b      	add	r3, r1
 80164a0:	681b      	ldr	r3, [r3, #0]
 80164a2:	2b01      	cmp	r3, #1
 80164a4:	d907      	bls.n	80164b6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80164a6:	2301      	movs	r3, #1
 80164a8:	617b      	str	r3, [r7, #20]
 80164aa:	e004      	b.n	80164b6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80164ac:	4b10      	ldr	r3, [pc, #64]	@ (80164f0 <xTaskIncrementTick+0x170>)
 80164ae:	681b      	ldr	r3, [r3, #0]
 80164b0:	3301      	adds	r3, #1
 80164b2:	4a0f      	ldr	r2, [pc, #60]	@ (80164f0 <xTaskIncrementTick+0x170>)
 80164b4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80164b6:	4b0f      	ldr	r3, [pc, #60]	@ (80164f4 <xTaskIncrementTick+0x174>)
 80164b8:	681b      	ldr	r3, [r3, #0]
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	d001      	beq.n	80164c2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80164be:	2301      	movs	r3, #1
 80164c0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80164c2:	697b      	ldr	r3, [r7, #20]
}
 80164c4:	4618      	mov	r0, r3
 80164c6:	3718      	adds	r7, #24
 80164c8:	46bd      	mov	sp, r7
 80164ca:	bd80      	pop	{r7, pc}
 80164cc:	200057c0 	.word	0x200057c0
 80164d0:	2000579c 	.word	0x2000579c
 80164d4:	20005750 	.word	0x20005750
 80164d8:	20005754 	.word	0x20005754
 80164dc:	200057b0 	.word	0x200057b0
 80164e0:	200057b8 	.word	0x200057b8
 80164e4:	200057a0 	.word	0x200057a0
 80164e8:	200052c8 	.word	0x200052c8
 80164ec:	200052c4 	.word	0x200052c4
 80164f0:	200057a8 	.word	0x200057a8
 80164f4:	200057ac 	.word	0x200057ac

080164f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80164f8:	b480      	push	{r7}
 80164fa:	b085      	sub	sp, #20
 80164fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80164fe:	4b2c      	ldr	r3, [pc, #176]	@ (80165b0 <vTaskSwitchContext+0xb8>)
 8016500:	681b      	ldr	r3, [r3, #0]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d003      	beq.n	801650e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016506:	4b2b      	ldr	r3, [pc, #172]	@ (80165b4 <vTaskSwitchContext+0xbc>)
 8016508:	2201      	movs	r2, #1
 801650a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801650c:	e049      	b.n	80165a2 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 801650e:	4b29      	ldr	r3, [pc, #164]	@ (80165b4 <vTaskSwitchContext+0xbc>)
 8016510:	2200      	movs	r2, #0
 8016512:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016514:	4b28      	ldr	r3, [pc, #160]	@ (80165b8 <vTaskSwitchContext+0xc0>)
 8016516:	681b      	ldr	r3, [r3, #0]
 8016518:	60fb      	str	r3, [r7, #12]
 801651a:	e013      	b.n	8016544 <vTaskSwitchContext+0x4c>
 801651c:	68fb      	ldr	r3, [r7, #12]
 801651e:	2b00      	cmp	r3, #0
 8016520:	d10d      	bne.n	801653e <vTaskSwitchContext+0x46>
	__asm volatile
 8016522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016526:	b672      	cpsid	i
 8016528:	f383 8811 	msr	BASEPRI, r3
 801652c:	f3bf 8f6f 	isb	sy
 8016530:	f3bf 8f4f 	dsb	sy
 8016534:	b662      	cpsie	i
 8016536:	607b      	str	r3, [r7, #4]
}
 8016538:	bf00      	nop
 801653a:	bf00      	nop
 801653c:	e7fd      	b.n	801653a <vTaskSwitchContext+0x42>
 801653e:	68fb      	ldr	r3, [r7, #12]
 8016540:	3b01      	subs	r3, #1
 8016542:	60fb      	str	r3, [r7, #12]
 8016544:	491d      	ldr	r1, [pc, #116]	@ (80165bc <vTaskSwitchContext+0xc4>)
 8016546:	68fa      	ldr	r2, [r7, #12]
 8016548:	4613      	mov	r3, r2
 801654a:	009b      	lsls	r3, r3, #2
 801654c:	4413      	add	r3, r2
 801654e:	009b      	lsls	r3, r3, #2
 8016550:	440b      	add	r3, r1
 8016552:	681b      	ldr	r3, [r3, #0]
 8016554:	2b00      	cmp	r3, #0
 8016556:	d0e1      	beq.n	801651c <vTaskSwitchContext+0x24>
 8016558:	68fa      	ldr	r2, [r7, #12]
 801655a:	4613      	mov	r3, r2
 801655c:	009b      	lsls	r3, r3, #2
 801655e:	4413      	add	r3, r2
 8016560:	009b      	lsls	r3, r3, #2
 8016562:	4a16      	ldr	r2, [pc, #88]	@ (80165bc <vTaskSwitchContext+0xc4>)
 8016564:	4413      	add	r3, r2
 8016566:	60bb      	str	r3, [r7, #8]
 8016568:	68bb      	ldr	r3, [r7, #8]
 801656a:	685b      	ldr	r3, [r3, #4]
 801656c:	685a      	ldr	r2, [r3, #4]
 801656e:	68bb      	ldr	r3, [r7, #8]
 8016570:	605a      	str	r2, [r3, #4]
 8016572:	68bb      	ldr	r3, [r7, #8]
 8016574:	685a      	ldr	r2, [r3, #4]
 8016576:	68bb      	ldr	r3, [r7, #8]
 8016578:	3308      	adds	r3, #8
 801657a:	429a      	cmp	r2, r3
 801657c:	d104      	bne.n	8016588 <vTaskSwitchContext+0x90>
 801657e:	68bb      	ldr	r3, [r7, #8]
 8016580:	685b      	ldr	r3, [r3, #4]
 8016582:	685a      	ldr	r2, [r3, #4]
 8016584:	68bb      	ldr	r3, [r7, #8]
 8016586:	605a      	str	r2, [r3, #4]
 8016588:	68bb      	ldr	r3, [r7, #8]
 801658a:	685b      	ldr	r3, [r3, #4]
 801658c:	68db      	ldr	r3, [r3, #12]
 801658e:	4a0c      	ldr	r2, [pc, #48]	@ (80165c0 <vTaskSwitchContext+0xc8>)
 8016590:	6013      	str	r3, [r2, #0]
 8016592:	4a09      	ldr	r2, [pc, #36]	@ (80165b8 <vTaskSwitchContext+0xc0>)
 8016594:	68fb      	ldr	r3, [r7, #12]
 8016596:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8016598:	4b09      	ldr	r3, [pc, #36]	@ (80165c0 <vTaskSwitchContext+0xc8>)
 801659a:	681b      	ldr	r3, [r3, #0]
 801659c:	3354      	adds	r3, #84	@ 0x54
 801659e:	4a09      	ldr	r2, [pc, #36]	@ (80165c4 <vTaskSwitchContext+0xcc>)
 80165a0:	6013      	str	r3, [r2, #0]
}
 80165a2:	bf00      	nop
 80165a4:	3714      	adds	r7, #20
 80165a6:	46bd      	mov	sp, r7
 80165a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165ac:	4770      	bx	lr
 80165ae:	bf00      	nop
 80165b0:	200057c0 	.word	0x200057c0
 80165b4:	200057ac 	.word	0x200057ac
 80165b8:	200057a0 	.word	0x200057a0
 80165bc:	200052c8 	.word	0x200052c8
 80165c0:	200052c4 	.word	0x200052c4
 80165c4:	2000002c 	.word	0x2000002c

080165c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80165c8:	b580      	push	{r7, lr}
 80165ca:	b084      	sub	sp, #16
 80165cc:	af00      	add	r7, sp, #0
 80165ce:	6078      	str	r0, [r7, #4]
 80165d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80165d2:	687b      	ldr	r3, [r7, #4]
 80165d4:	2b00      	cmp	r3, #0
 80165d6:	d10d      	bne.n	80165f4 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80165d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165dc:	b672      	cpsid	i
 80165de:	f383 8811 	msr	BASEPRI, r3
 80165e2:	f3bf 8f6f 	isb	sy
 80165e6:	f3bf 8f4f 	dsb	sy
 80165ea:	b662      	cpsie	i
 80165ec:	60fb      	str	r3, [r7, #12]
}
 80165ee:	bf00      	nop
 80165f0:	bf00      	nop
 80165f2:	e7fd      	b.n	80165f0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80165f4:	4b07      	ldr	r3, [pc, #28]	@ (8016614 <vTaskPlaceOnEventList+0x4c>)
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	3318      	adds	r3, #24
 80165fa:	4619      	mov	r1, r3
 80165fc:	6878      	ldr	r0, [r7, #4]
 80165fe:	f7fe fbd7 	bl	8014db0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016602:	2101      	movs	r1, #1
 8016604:	6838      	ldr	r0, [r7, #0]
 8016606:	f000 feab 	bl	8017360 <prvAddCurrentTaskToDelayedList>
}
 801660a:	bf00      	nop
 801660c:	3710      	adds	r7, #16
 801660e:	46bd      	mov	sp, r7
 8016610:	bd80      	pop	{r7, pc}
 8016612:	bf00      	nop
 8016614:	200052c4 	.word	0x200052c4

08016618 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8016618:	b580      	push	{r7, lr}
 801661a:	b086      	sub	sp, #24
 801661c:	af00      	add	r7, sp, #0
 801661e:	60f8      	str	r0, [r7, #12]
 8016620:	60b9      	str	r1, [r7, #8]
 8016622:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8016624:	68fb      	ldr	r3, [r7, #12]
 8016626:	2b00      	cmp	r3, #0
 8016628:	d10d      	bne.n	8016646 <vTaskPlaceOnUnorderedEventList+0x2e>
	__asm volatile
 801662a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801662e:	b672      	cpsid	i
 8016630:	f383 8811 	msr	BASEPRI, r3
 8016634:	f3bf 8f6f 	isb	sy
 8016638:	f3bf 8f4f 	dsb	sy
 801663c:	b662      	cpsie	i
 801663e:	617b      	str	r3, [r7, #20]
}
 8016640:	bf00      	nop
 8016642:	bf00      	nop
 8016644:	e7fd      	b.n	8016642 <vTaskPlaceOnUnorderedEventList+0x2a>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8016646:	4b13      	ldr	r3, [pc, #76]	@ (8016694 <vTaskPlaceOnUnorderedEventList+0x7c>)
 8016648:	681b      	ldr	r3, [r3, #0]
 801664a:	2b00      	cmp	r3, #0
 801664c:	d10d      	bne.n	801666a <vTaskPlaceOnUnorderedEventList+0x52>
	__asm volatile
 801664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016652:	b672      	cpsid	i
 8016654:	f383 8811 	msr	BASEPRI, r3
 8016658:	f3bf 8f6f 	isb	sy
 801665c:	f3bf 8f4f 	dsb	sy
 8016660:	b662      	cpsie	i
 8016662:	613b      	str	r3, [r7, #16]
}
 8016664:	bf00      	nop
 8016666:	bf00      	nop
 8016668:	e7fd      	b.n	8016666 <vTaskPlaceOnUnorderedEventList+0x4e>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 801666a:	4b0b      	ldr	r3, [pc, #44]	@ (8016698 <vTaskPlaceOnUnorderedEventList+0x80>)
 801666c:	681b      	ldr	r3, [r3, #0]
 801666e:	68ba      	ldr	r2, [r7, #8]
 8016670:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8016674:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016676:	4b08      	ldr	r3, [pc, #32]	@ (8016698 <vTaskPlaceOnUnorderedEventList+0x80>)
 8016678:	681b      	ldr	r3, [r3, #0]
 801667a:	3318      	adds	r3, #24
 801667c:	4619      	mov	r1, r3
 801667e:	68f8      	ldr	r0, [r7, #12]
 8016680:	f7fe fb72 	bl	8014d68 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016684:	2101      	movs	r1, #1
 8016686:	6878      	ldr	r0, [r7, #4]
 8016688:	f000 fe6a 	bl	8017360 <prvAddCurrentTaskToDelayedList>
}
 801668c:	bf00      	nop
 801668e:	3718      	adds	r7, #24
 8016690:	46bd      	mov	sp, r7
 8016692:	bd80      	pop	{r7, pc}
 8016694:	200057c0 	.word	0x200057c0
 8016698:	200052c4 	.word	0x200052c4

0801669c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801669c:	b580      	push	{r7, lr}
 801669e:	b086      	sub	sp, #24
 80166a0:	af00      	add	r7, sp, #0
 80166a2:	60f8      	str	r0, [r7, #12]
 80166a4:	60b9      	str	r1, [r7, #8]
 80166a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80166a8:	68fb      	ldr	r3, [r7, #12]
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	d10d      	bne.n	80166ca <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 80166ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166b2:	b672      	cpsid	i
 80166b4:	f383 8811 	msr	BASEPRI, r3
 80166b8:	f3bf 8f6f 	isb	sy
 80166bc:	f3bf 8f4f 	dsb	sy
 80166c0:	b662      	cpsie	i
 80166c2:	617b      	str	r3, [r7, #20]
}
 80166c4:	bf00      	nop
 80166c6:	bf00      	nop
 80166c8:	e7fd      	b.n	80166c6 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80166ca:	4b0a      	ldr	r3, [pc, #40]	@ (80166f4 <vTaskPlaceOnEventListRestricted+0x58>)
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	3318      	adds	r3, #24
 80166d0:	4619      	mov	r1, r3
 80166d2:	68f8      	ldr	r0, [r7, #12]
 80166d4:	f7fe fb48 	bl	8014d68 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	2b00      	cmp	r3, #0
 80166dc:	d002      	beq.n	80166e4 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80166de:	f04f 33ff 	mov.w	r3, #4294967295
 80166e2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80166e4:	6879      	ldr	r1, [r7, #4]
 80166e6:	68b8      	ldr	r0, [r7, #8]
 80166e8:	f000 fe3a 	bl	8017360 <prvAddCurrentTaskToDelayedList>
	}
 80166ec:	bf00      	nop
 80166ee:	3718      	adds	r7, #24
 80166f0:	46bd      	mov	sp, r7
 80166f2:	bd80      	pop	{r7, pc}
 80166f4:	200052c4 	.word	0x200052c4

080166f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80166f8:	b580      	push	{r7, lr}
 80166fa:	b086      	sub	sp, #24
 80166fc:	af00      	add	r7, sp, #0
 80166fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016700:	687b      	ldr	r3, [r7, #4]
 8016702:	68db      	ldr	r3, [r3, #12]
 8016704:	68db      	ldr	r3, [r3, #12]
 8016706:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016708:	693b      	ldr	r3, [r7, #16]
 801670a:	2b00      	cmp	r3, #0
 801670c:	d10d      	bne.n	801672a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801670e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016712:	b672      	cpsid	i
 8016714:	f383 8811 	msr	BASEPRI, r3
 8016718:	f3bf 8f6f 	isb	sy
 801671c:	f3bf 8f4f 	dsb	sy
 8016720:	b662      	cpsie	i
 8016722:	60fb      	str	r3, [r7, #12]
}
 8016724:	bf00      	nop
 8016726:	bf00      	nop
 8016728:	e7fd      	b.n	8016726 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801672a:	693b      	ldr	r3, [r7, #16]
 801672c:	3318      	adds	r3, #24
 801672e:	4618      	mov	r0, r3
 8016730:	f7fe fb77 	bl	8014e22 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016734:	4b1d      	ldr	r3, [pc, #116]	@ (80167ac <xTaskRemoveFromEventList+0xb4>)
 8016736:	681b      	ldr	r3, [r3, #0]
 8016738:	2b00      	cmp	r3, #0
 801673a:	d11d      	bne.n	8016778 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801673c:	693b      	ldr	r3, [r7, #16]
 801673e:	3304      	adds	r3, #4
 8016740:	4618      	mov	r0, r3
 8016742:	f7fe fb6e 	bl	8014e22 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016746:	693b      	ldr	r3, [r7, #16]
 8016748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801674a:	4b19      	ldr	r3, [pc, #100]	@ (80167b0 <xTaskRemoveFromEventList+0xb8>)
 801674c:	681b      	ldr	r3, [r3, #0]
 801674e:	429a      	cmp	r2, r3
 8016750:	d903      	bls.n	801675a <xTaskRemoveFromEventList+0x62>
 8016752:	693b      	ldr	r3, [r7, #16]
 8016754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016756:	4a16      	ldr	r2, [pc, #88]	@ (80167b0 <xTaskRemoveFromEventList+0xb8>)
 8016758:	6013      	str	r3, [r2, #0]
 801675a:	693b      	ldr	r3, [r7, #16]
 801675c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801675e:	4613      	mov	r3, r2
 8016760:	009b      	lsls	r3, r3, #2
 8016762:	4413      	add	r3, r2
 8016764:	009b      	lsls	r3, r3, #2
 8016766:	4a13      	ldr	r2, [pc, #76]	@ (80167b4 <xTaskRemoveFromEventList+0xbc>)
 8016768:	441a      	add	r2, r3
 801676a:	693b      	ldr	r3, [r7, #16]
 801676c:	3304      	adds	r3, #4
 801676e:	4619      	mov	r1, r3
 8016770:	4610      	mov	r0, r2
 8016772:	f7fe faf9 	bl	8014d68 <vListInsertEnd>
 8016776:	e005      	b.n	8016784 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016778:	693b      	ldr	r3, [r7, #16]
 801677a:	3318      	adds	r3, #24
 801677c:	4619      	mov	r1, r3
 801677e:	480e      	ldr	r0, [pc, #56]	@ (80167b8 <xTaskRemoveFromEventList+0xc0>)
 8016780:	f7fe faf2 	bl	8014d68 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016784:	693b      	ldr	r3, [r7, #16]
 8016786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016788:	4b0c      	ldr	r3, [pc, #48]	@ (80167bc <xTaskRemoveFromEventList+0xc4>)
 801678a:	681b      	ldr	r3, [r3, #0]
 801678c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801678e:	429a      	cmp	r2, r3
 8016790:	d905      	bls.n	801679e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016792:	2301      	movs	r3, #1
 8016794:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016796:	4b0a      	ldr	r3, [pc, #40]	@ (80167c0 <xTaskRemoveFromEventList+0xc8>)
 8016798:	2201      	movs	r2, #1
 801679a:	601a      	str	r2, [r3, #0]
 801679c:	e001      	b.n	80167a2 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 801679e:	2300      	movs	r3, #0
 80167a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80167a2:	697b      	ldr	r3, [r7, #20]
}
 80167a4:	4618      	mov	r0, r3
 80167a6:	3718      	adds	r7, #24
 80167a8:	46bd      	mov	sp, r7
 80167aa:	bd80      	pop	{r7, pc}
 80167ac:	200057c0 	.word	0x200057c0
 80167b0:	200057a0 	.word	0x200057a0
 80167b4:	200052c8 	.word	0x200052c8
 80167b8:	20005758 	.word	0x20005758
 80167bc:	200052c4 	.word	0x200052c4
 80167c0:	200057ac 	.word	0x200057ac

080167c4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80167c4:	b580      	push	{r7, lr}
 80167c6:	b086      	sub	sp, #24
 80167c8:	af00      	add	r7, sp, #0
 80167ca:	6078      	str	r0, [r7, #4]
 80167cc:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80167ce:	4b2c      	ldr	r3, [pc, #176]	@ (8016880 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80167d0:	681b      	ldr	r3, [r3, #0]
 80167d2:	2b00      	cmp	r3, #0
 80167d4:	d10d      	bne.n	80167f2 <vTaskRemoveFromUnorderedEventList+0x2e>
	__asm volatile
 80167d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167da:	b672      	cpsid	i
 80167dc:	f383 8811 	msr	BASEPRI, r3
 80167e0:	f3bf 8f6f 	isb	sy
 80167e4:	f3bf 8f4f 	dsb	sy
 80167e8:	b662      	cpsie	i
 80167ea:	613b      	str	r3, [r7, #16]
}
 80167ec:	bf00      	nop
 80167ee:	bf00      	nop
 80167f0:	e7fd      	b.n	80167ee <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80167f2:	683b      	ldr	r3, [r7, #0]
 80167f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80167f8:	687b      	ldr	r3, [r7, #4]
 80167fa:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167fc:	687b      	ldr	r3, [r7, #4]
 80167fe:	68db      	ldr	r3, [r3, #12]
 8016800:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8016802:	697b      	ldr	r3, [r7, #20]
 8016804:	2b00      	cmp	r3, #0
 8016806:	d10d      	bne.n	8016824 <vTaskRemoveFromUnorderedEventList+0x60>
	__asm volatile
 8016808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801680c:	b672      	cpsid	i
 801680e:	f383 8811 	msr	BASEPRI, r3
 8016812:	f3bf 8f6f 	isb	sy
 8016816:	f3bf 8f4f 	dsb	sy
 801681a:	b662      	cpsie	i
 801681c:	60fb      	str	r3, [r7, #12]
}
 801681e:	bf00      	nop
 8016820:	bf00      	nop
 8016822:	e7fd      	b.n	8016820 <vTaskRemoveFromUnorderedEventList+0x5c>
	( void ) uxListRemove( pxEventListItem );
 8016824:	6878      	ldr	r0, [r7, #4]
 8016826:	f7fe fafc 	bl	8014e22 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801682a:	697b      	ldr	r3, [r7, #20]
 801682c:	3304      	adds	r3, #4
 801682e:	4618      	mov	r0, r3
 8016830:	f7fe faf7 	bl	8014e22 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8016834:	697b      	ldr	r3, [r7, #20]
 8016836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016838:	4b12      	ldr	r3, [pc, #72]	@ (8016884 <vTaskRemoveFromUnorderedEventList+0xc0>)
 801683a:	681b      	ldr	r3, [r3, #0]
 801683c:	429a      	cmp	r2, r3
 801683e:	d903      	bls.n	8016848 <vTaskRemoveFromUnorderedEventList+0x84>
 8016840:	697b      	ldr	r3, [r7, #20]
 8016842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016844:	4a0f      	ldr	r2, [pc, #60]	@ (8016884 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8016846:	6013      	str	r3, [r2, #0]
 8016848:	697b      	ldr	r3, [r7, #20]
 801684a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801684c:	4613      	mov	r3, r2
 801684e:	009b      	lsls	r3, r3, #2
 8016850:	4413      	add	r3, r2
 8016852:	009b      	lsls	r3, r3, #2
 8016854:	4a0c      	ldr	r2, [pc, #48]	@ (8016888 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8016856:	441a      	add	r2, r3
 8016858:	697b      	ldr	r3, [r7, #20]
 801685a:	3304      	adds	r3, #4
 801685c:	4619      	mov	r1, r3
 801685e:	4610      	mov	r0, r2
 8016860:	f7fe fa82 	bl	8014d68 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016864:	697b      	ldr	r3, [r7, #20]
 8016866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016868:	4b08      	ldr	r3, [pc, #32]	@ (801688c <vTaskRemoveFromUnorderedEventList+0xc8>)
 801686a:	681b      	ldr	r3, [r3, #0]
 801686c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801686e:	429a      	cmp	r2, r3
 8016870:	d902      	bls.n	8016878 <vTaskRemoveFromUnorderedEventList+0xb4>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8016872:	4b07      	ldr	r3, [pc, #28]	@ (8016890 <vTaskRemoveFromUnorderedEventList+0xcc>)
 8016874:	2201      	movs	r2, #1
 8016876:	601a      	str	r2, [r3, #0]
	}
}
 8016878:	bf00      	nop
 801687a:	3718      	adds	r7, #24
 801687c:	46bd      	mov	sp, r7
 801687e:	bd80      	pop	{r7, pc}
 8016880:	200057c0 	.word	0x200057c0
 8016884:	200057a0 	.word	0x200057a0
 8016888:	200052c8 	.word	0x200052c8
 801688c:	200052c4 	.word	0x200052c4
 8016890:	200057ac 	.word	0x200057ac

08016894 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016894:	b580      	push	{r7, lr}
 8016896:	b084      	sub	sp, #16
 8016898:	af00      	add	r7, sp, #0
 801689a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	2b00      	cmp	r3, #0
 80168a0:	d10d      	bne.n	80168be <vTaskSetTimeOutState+0x2a>
	__asm volatile
 80168a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80168a6:	b672      	cpsid	i
 80168a8:	f383 8811 	msr	BASEPRI, r3
 80168ac:	f3bf 8f6f 	isb	sy
 80168b0:	f3bf 8f4f 	dsb	sy
 80168b4:	b662      	cpsie	i
 80168b6:	60fb      	str	r3, [r7, #12]
}
 80168b8:	bf00      	nop
 80168ba:	bf00      	nop
 80168bc:	e7fd      	b.n	80168ba <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 80168be:	f001 fa1d 	bl	8017cfc <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 80168c2:	4b07      	ldr	r3, [pc, #28]	@ (80168e0 <vTaskSetTimeOutState+0x4c>)
 80168c4:	681a      	ldr	r2, [r3, #0]
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 80168ca:	4b06      	ldr	r3, [pc, #24]	@ (80168e4 <vTaskSetTimeOutState+0x50>)
 80168cc:	681a      	ldr	r2, [r3, #0]
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 80168d2:	f001 fa49 	bl	8017d68 <vPortExitCritical>
}
 80168d6:	bf00      	nop
 80168d8:	3710      	adds	r7, #16
 80168da:	46bd      	mov	sp, r7
 80168dc:	bd80      	pop	{r7, pc}
 80168de:	bf00      	nop
 80168e0:	200057b0 	.word	0x200057b0
 80168e4:	2000579c 	.word	0x2000579c

080168e8 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80168e8:	b480      	push	{r7}
 80168ea:	b083      	sub	sp, #12
 80168ec:	af00      	add	r7, sp, #0
 80168ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80168f0:	4b06      	ldr	r3, [pc, #24]	@ (801690c <vTaskInternalSetTimeOutState+0x24>)
 80168f2:	681a      	ldr	r2, [r3, #0]
 80168f4:	687b      	ldr	r3, [r7, #4]
 80168f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80168f8:	4b05      	ldr	r3, [pc, #20]	@ (8016910 <vTaskInternalSetTimeOutState+0x28>)
 80168fa:	681a      	ldr	r2, [r3, #0]
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	605a      	str	r2, [r3, #4]
}
 8016900:	bf00      	nop
 8016902:	370c      	adds	r7, #12
 8016904:	46bd      	mov	sp, r7
 8016906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801690a:	4770      	bx	lr
 801690c:	200057b0 	.word	0x200057b0
 8016910:	2000579c 	.word	0x2000579c

08016914 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016914:	b580      	push	{r7, lr}
 8016916:	b088      	sub	sp, #32
 8016918:	af00      	add	r7, sp, #0
 801691a:	6078      	str	r0, [r7, #4]
 801691c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	2b00      	cmp	r3, #0
 8016922:	d10d      	bne.n	8016940 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8016924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016928:	b672      	cpsid	i
 801692a:	f383 8811 	msr	BASEPRI, r3
 801692e:	f3bf 8f6f 	isb	sy
 8016932:	f3bf 8f4f 	dsb	sy
 8016936:	b662      	cpsie	i
 8016938:	613b      	str	r3, [r7, #16]
}
 801693a:	bf00      	nop
 801693c:	bf00      	nop
 801693e:	e7fd      	b.n	801693c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8016940:	683b      	ldr	r3, [r7, #0]
 8016942:	2b00      	cmp	r3, #0
 8016944:	d10d      	bne.n	8016962 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8016946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801694a:	b672      	cpsid	i
 801694c:	f383 8811 	msr	BASEPRI, r3
 8016950:	f3bf 8f6f 	isb	sy
 8016954:	f3bf 8f4f 	dsb	sy
 8016958:	b662      	cpsie	i
 801695a:	60fb      	str	r3, [r7, #12]
}
 801695c:	bf00      	nop
 801695e:	bf00      	nop
 8016960:	e7fd      	b.n	801695e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8016962:	f001 f9cb 	bl	8017cfc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016966:	4b1d      	ldr	r3, [pc, #116]	@ (80169dc <xTaskCheckForTimeOut+0xc8>)
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	685b      	ldr	r3, [r3, #4]
 8016970:	69ba      	ldr	r2, [r7, #24]
 8016972:	1ad3      	subs	r3, r2, r3
 8016974:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016976:	683b      	ldr	r3, [r7, #0]
 8016978:	681b      	ldr	r3, [r3, #0]
 801697a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801697e:	d102      	bne.n	8016986 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016980:	2300      	movs	r3, #0
 8016982:	61fb      	str	r3, [r7, #28]
 8016984:	e023      	b.n	80169ce <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016986:	687b      	ldr	r3, [r7, #4]
 8016988:	681a      	ldr	r2, [r3, #0]
 801698a:	4b15      	ldr	r3, [pc, #84]	@ (80169e0 <xTaskCheckForTimeOut+0xcc>)
 801698c:	681b      	ldr	r3, [r3, #0]
 801698e:	429a      	cmp	r2, r3
 8016990:	d007      	beq.n	80169a2 <xTaskCheckForTimeOut+0x8e>
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	685b      	ldr	r3, [r3, #4]
 8016996:	69ba      	ldr	r2, [r7, #24]
 8016998:	429a      	cmp	r2, r3
 801699a:	d302      	bcc.n	80169a2 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801699c:	2301      	movs	r3, #1
 801699e:	61fb      	str	r3, [r7, #28]
 80169a0:	e015      	b.n	80169ce <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80169a2:	683b      	ldr	r3, [r7, #0]
 80169a4:	681b      	ldr	r3, [r3, #0]
 80169a6:	697a      	ldr	r2, [r7, #20]
 80169a8:	429a      	cmp	r2, r3
 80169aa:	d20b      	bcs.n	80169c4 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80169ac:	683b      	ldr	r3, [r7, #0]
 80169ae:	681a      	ldr	r2, [r3, #0]
 80169b0:	697b      	ldr	r3, [r7, #20]
 80169b2:	1ad2      	subs	r2, r2, r3
 80169b4:	683b      	ldr	r3, [r7, #0]
 80169b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80169b8:	6878      	ldr	r0, [r7, #4]
 80169ba:	f7ff ff95 	bl	80168e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80169be:	2300      	movs	r3, #0
 80169c0:	61fb      	str	r3, [r7, #28]
 80169c2:	e004      	b.n	80169ce <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 80169c4:	683b      	ldr	r3, [r7, #0]
 80169c6:	2200      	movs	r2, #0
 80169c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80169ca:	2301      	movs	r3, #1
 80169cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80169ce:	f001 f9cb 	bl	8017d68 <vPortExitCritical>

	return xReturn;
 80169d2:	69fb      	ldr	r3, [r7, #28]
}
 80169d4:	4618      	mov	r0, r3
 80169d6:	3720      	adds	r7, #32
 80169d8:	46bd      	mov	sp, r7
 80169da:	bd80      	pop	{r7, pc}
 80169dc:	2000579c 	.word	0x2000579c
 80169e0:	200057b0 	.word	0x200057b0

080169e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80169e4:	b480      	push	{r7}
 80169e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80169e8:	4b03      	ldr	r3, [pc, #12]	@ (80169f8 <vTaskMissedYield+0x14>)
 80169ea:	2201      	movs	r2, #1
 80169ec:	601a      	str	r2, [r3, #0]
}
 80169ee:	bf00      	nop
 80169f0:	46bd      	mov	sp, r7
 80169f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169f6:	4770      	bx	lr
 80169f8:	200057ac 	.word	0x200057ac

080169fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80169fc:	b580      	push	{r7, lr}
 80169fe:	b082      	sub	sp, #8
 8016a00:	af00      	add	r7, sp, #0
 8016a02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016a04:	f000 f852 	bl	8016aac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016a08:	4b06      	ldr	r3, [pc, #24]	@ (8016a24 <prvIdleTask+0x28>)
 8016a0a:	681b      	ldr	r3, [r3, #0]
 8016a0c:	2b01      	cmp	r3, #1
 8016a0e:	d9f9      	bls.n	8016a04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8016a10:	4b05      	ldr	r3, [pc, #20]	@ (8016a28 <prvIdleTask+0x2c>)
 8016a12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016a16:	601a      	str	r2, [r3, #0]
 8016a18:	f3bf 8f4f 	dsb	sy
 8016a1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016a20:	e7f0      	b.n	8016a04 <prvIdleTask+0x8>
 8016a22:	bf00      	nop
 8016a24:	200052c8 	.word	0x200052c8
 8016a28:	e000ed04 	.word	0xe000ed04

08016a2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016a2c:	b580      	push	{r7, lr}
 8016a2e:	b082      	sub	sp, #8
 8016a30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016a32:	2300      	movs	r3, #0
 8016a34:	607b      	str	r3, [r7, #4]
 8016a36:	e00c      	b.n	8016a52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016a38:	687a      	ldr	r2, [r7, #4]
 8016a3a:	4613      	mov	r3, r2
 8016a3c:	009b      	lsls	r3, r3, #2
 8016a3e:	4413      	add	r3, r2
 8016a40:	009b      	lsls	r3, r3, #2
 8016a42:	4a12      	ldr	r2, [pc, #72]	@ (8016a8c <prvInitialiseTaskLists+0x60>)
 8016a44:	4413      	add	r3, r2
 8016a46:	4618      	mov	r0, r3
 8016a48:	f7fe f961 	bl	8014d0e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016a4c:	687b      	ldr	r3, [r7, #4]
 8016a4e:	3301      	adds	r3, #1
 8016a50:	607b      	str	r3, [r7, #4]
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	2b37      	cmp	r3, #55	@ 0x37
 8016a56:	d9ef      	bls.n	8016a38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016a58:	480d      	ldr	r0, [pc, #52]	@ (8016a90 <prvInitialiseTaskLists+0x64>)
 8016a5a:	f7fe f958 	bl	8014d0e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016a5e:	480d      	ldr	r0, [pc, #52]	@ (8016a94 <prvInitialiseTaskLists+0x68>)
 8016a60:	f7fe f955 	bl	8014d0e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016a64:	480c      	ldr	r0, [pc, #48]	@ (8016a98 <prvInitialiseTaskLists+0x6c>)
 8016a66:	f7fe f952 	bl	8014d0e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016a6a:	480c      	ldr	r0, [pc, #48]	@ (8016a9c <prvInitialiseTaskLists+0x70>)
 8016a6c:	f7fe f94f 	bl	8014d0e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016a70:	480b      	ldr	r0, [pc, #44]	@ (8016aa0 <prvInitialiseTaskLists+0x74>)
 8016a72:	f7fe f94c 	bl	8014d0e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016a76:	4b0b      	ldr	r3, [pc, #44]	@ (8016aa4 <prvInitialiseTaskLists+0x78>)
 8016a78:	4a05      	ldr	r2, [pc, #20]	@ (8016a90 <prvInitialiseTaskLists+0x64>)
 8016a7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8016aa8 <prvInitialiseTaskLists+0x7c>)
 8016a7e:	4a05      	ldr	r2, [pc, #20]	@ (8016a94 <prvInitialiseTaskLists+0x68>)
 8016a80:	601a      	str	r2, [r3, #0]
}
 8016a82:	bf00      	nop
 8016a84:	3708      	adds	r7, #8
 8016a86:	46bd      	mov	sp, r7
 8016a88:	bd80      	pop	{r7, pc}
 8016a8a:	bf00      	nop
 8016a8c:	200052c8 	.word	0x200052c8
 8016a90:	20005728 	.word	0x20005728
 8016a94:	2000573c 	.word	0x2000573c
 8016a98:	20005758 	.word	0x20005758
 8016a9c:	2000576c 	.word	0x2000576c
 8016aa0:	20005784 	.word	0x20005784
 8016aa4:	20005750 	.word	0x20005750
 8016aa8:	20005754 	.word	0x20005754

08016aac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016aac:	b580      	push	{r7, lr}
 8016aae:	b082      	sub	sp, #8
 8016ab0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016ab2:	e019      	b.n	8016ae8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016ab4:	f001 f922 	bl	8017cfc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016ab8:	4b10      	ldr	r3, [pc, #64]	@ (8016afc <prvCheckTasksWaitingTermination+0x50>)
 8016aba:	68db      	ldr	r3, [r3, #12]
 8016abc:	68db      	ldr	r3, [r3, #12]
 8016abe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	3304      	adds	r3, #4
 8016ac4:	4618      	mov	r0, r3
 8016ac6:	f7fe f9ac 	bl	8014e22 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016aca:	4b0d      	ldr	r3, [pc, #52]	@ (8016b00 <prvCheckTasksWaitingTermination+0x54>)
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	3b01      	subs	r3, #1
 8016ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8016b00 <prvCheckTasksWaitingTermination+0x54>)
 8016ad2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8016b04 <prvCheckTasksWaitingTermination+0x58>)
 8016ad6:	681b      	ldr	r3, [r3, #0]
 8016ad8:	3b01      	subs	r3, #1
 8016ada:	4a0a      	ldr	r2, [pc, #40]	@ (8016b04 <prvCheckTasksWaitingTermination+0x58>)
 8016adc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016ade:	f001 f943 	bl	8017d68 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016ae2:	6878      	ldr	r0, [r7, #4]
 8016ae4:	f000 f810 	bl	8016b08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016ae8:	4b06      	ldr	r3, [pc, #24]	@ (8016b04 <prvCheckTasksWaitingTermination+0x58>)
 8016aea:	681b      	ldr	r3, [r3, #0]
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d1e1      	bne.n	8016ab4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016af0:	bf00      	nop
 8016af2:	bf00      	nop
 8016af4:	3708      	adds	r7, #8
 8016af6:	46bd      	mov	sp, r7
 8016af8:	bd80      	pop	{r7, pc}
 8016afa:	bf00      	nop
 8016afc:	2000576c 	.word	0x2000576c
 8016b00:	20005798 	.word	0x20005798
 8016b04:	20005780 	.word	0x20005780

08016b08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016b08:	b580      	push	{r7, lr}
 8016b0a:	b084      	sub	sp, #16
 8016b0c:	af00      	add	r7, sp, #0
 8016b0e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	3354      	adds	r3, #84	@ 0x54
 8016b14:	4618      	mov	r0, r3
 8016b16:	f001 fdd7 	bl	80186c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d108      	bne.n	8016b36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016b28:	4618      	mov	r0, r3
 8016b2a:	f001 fae3 	bl	80180f4 <vPortFree>
				vPortFree( pxTCB );
 8016b2e:	6878      	ldr	r0, [r7, #4]
 8016b30:	f001 fae0 	bl	80180f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016b34:	e01b      	b.n	8016b6e <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016b36:	687b      	ldr	r3, [r7, #4]
 8016b38:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016b3c:	2b01      	cmp	r3, #1
 8016b3e:	d103      	bne.n	8016b48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8016b40:	6878      	ldr	r0, [r7, #4]
 8016b42:	f001 fad7 	bl	80180f4 <vPortFree>
	}
 8016b46:	e012      	b.n	8016b6e <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8016b4e:	2b02      	cmp	r3, #2
 8016b50:	d00d      	beq.n	8016b6e <prvDeleteTCB+0x66>
	__asm volatile
 8016b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016b56:	b672      	cpsid	i
 8016b58:	f383 8811 	msr	BASEPRI, r3
 8016b5c:	f3bf 8f6f 	isb	sy
 8016b60:	f3bf 8f4f 	dsb	sy
 8016b64:	b662      	cpsie	i
 8016b66:	60fb      	str	r3, [r7, #12]
}
 8016b68:	bf00      	nop
 8016b6a:	bf00      	nop
 8016b6c:	e7fd      	b.n	8016b6a <prvDeleteTCB+0x62>
	}
 8016b6e:	bf00      	nop
 8016b70:	3710      	adds	r7, #16
 8016b72:	46bd      	mov	sp, r7
 8016b74:	bd80      	pop	{r7, pc}
	...

08016b78 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016b78:	b480      	push	{r7}
 8016b7a:	b083      	sub	sp, #12
 8016b7c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8016bb0 <prvResetNextTaskUnblockTime+0x38>)
 8016b80:	681b      	ldr	r3, [r3, #0]
 8016b82:	681b      	ldr	r3, [r3, #0]
 8016b84:	2b00      	cmp	r3, #0
 8016b86:	d104      	bne.n	8016b92 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016b88:	4b0a      	ldr	r3, [pc, #40]	@ (8016bb4 <prvResetNextTaskUnblockTime+0x3c>)
 8016b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8016b8e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016b90:	e008      	b.n	8016ba4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016b92:	4b07      	ldr	r3, [pc, #28]	@ (8016bb0 <prvResetNextTaskUnblockTime+0x38>)
 8016b94:	681b      	ldr	r3, [r3, #0]
 8016b96:	68db      	ldr	r3, [r3, #12]
 8016b98:	68db      	ldr	r3, [r3, #12]
 8016b9a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	685b      	ldr	r3, [r3, #4]
 8016ba0:	4a04      	ldr	r2, [pc, #16]	@ (8016bb4 <prvResetNextTaskUnblockTime+0x3c>)
 8016ba2:	6013      	str	r3, [r2, #0]
}
 8016ba4:	bf00      	nop
 8016ba6:	370c      	adds	r7, #12
 8016ba8:	46bd      	mov	sp, r7
 8016baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bae:	4770      	bx	lr
 8016bb0:	20005750 	.word	0x20005750
 8016bb4:	200057b8 	.word	0x200057b8

08016bb8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8016bb8:	b480      	push	{r7}
 8016bba:	b083      	sub	sp, #12
 8016bbc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8016bbe:	4b05      	ldr	r3, [pc, #20]	@ (8016bd4 <xTaskGetCurrentTaskHandle+0x1c>)
 8016bc0:	681b      	ldr	r3, [r3, #0]
 8016bc2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8016bc4:	687b      	ldr	r3, [r7, #4]
	}
 8016bc6:	4618      	mov	r0, r3
 8016bc8:	370c      	adds	r7, #12
 8016bca:	46bd      	mov	sp, r7
 8016bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bd0:	4770      	bx	lr
 8016bd2:	bf00      	nop
 8016bd4:	200052c4 	.word	0x200052c4

08016bd8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016bd8:	b480      	push	{r7}
 8016bda:	b083      	sub	sp, #12
 8016bdc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016bde:	4b0b      	ldr	r3, [pc, #44]	@ (8016c0c <xTaskGetSchedulerState+0x34>)
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	2b00      	cmp	r3, #0
 8016be4:	d102      	bne.n	8016bec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016be6:	2301      	movs	r3, #1
 8016be8:	607b      	str	r3, [r7, #4]
 8016bea:	e008      	b.n	8016bfe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016bec:	4b08      	ldr	r3, [pc, #32]	@ (8016c10 <xTaskGetSchedulerState+0x38>)
 8016bee:	681b      	ldr	r3, [r3, #0]
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d102      	bne.n	8016bfa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016bf4:	2302      	movs	r3, #2
 8016bf6:	607b      	str	r3, [r7, #4]
 8016bf8:	e001      	b.n	8016bfe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016bfa:	2300      	movs	r3, #0
 8016bfc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016bfe:	687b      	ldr	r3, [r7, #4]
	}
 8016c00:	4618      	mov	r0, r3
 8016c02:	370c      	adds	r7, #12
 8016c04:	46bd      	mov	sp, r7
 8016c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c0a:	4770      	bx	lr
 8016c0c:	200057a4 	.word	0x200057a4
 8016c10:	200057c0 	.word	0x200057c0

08016c14 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8016c14:	b580      	push	{r7, lr}
 8016c16:	b084      	sub	sp, #16
 8016c18:	af00      	add	r7, sp, #0
 8016c1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8016c20:	2300      	movs	r3, #0
 8016c22:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	2b00      	cmp	r3, #0
 8016c28:	d051      	beq.n	8016cce <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016c2a:	68bb      	ldr	r3, [r7, #8]
 8016c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8016cd8 <xTaskPriorityInherit+0xc4>)
 8016c30:	681b      	ldr	r3, [r3, #0]
 8016c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c34:	429a      	cmp	r2, r3
 8016c36:	d241      	bcs.n	8016cbc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016c38:	68bb      	ldr	r3, [r7, #8]
 8016c3a:	699b      	ldr	r3, [r3, #24]
 8016c3c:	2b00      	cmp	r3, #0
 8016c3e:	db06      	blt.n	8016c4e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016c40:	4b25      	ldr	r3, [pc, #148]	@ (8016cd8 <xTaskPriorityInherit+0xc4>)
 8016c42:	681b      	ldr	r3, [r3, #0]
 8016c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c46:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016c4a:	68bb      	ldr	r3, [r7, #8]
 8016c4c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8016c4e:	68bb      	ldr	r3, [r7, #8]
 8016c50:	6959      	ldr	r1, [r3, #20]
 8016c52:	68bb      	ldr	r3, [r7, #8]
 8016c54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c56:	4613      	mov	r3, r2
 8016c58:	009b      	lsls	r3, r3, #2
 8016c5a:	4413      	add	r3, r2
 8016c5c:	009b      	lsls	r3, r3, #2
 8016c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8016cdc <xTaskPriorityInherit+0xc8>)
 8016c60:	4413      	add	r3, r2
 8016c62:	4299      	cmp	r1, r3
 8016c64:	d122      	bne.n	8016cac <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016c66:	68bb      	ldr	r3, [r7, #8]
 8016c68:	3304      	adds	r3, #4
 8016c6a:	4618      	mov	r0, r3
 8016c6c:	f7fe f8d9 	bl	8014e22 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016c70:	4b19      	ldr	r3, [pc, #100]	@ (8016cd8 <xTaskPriorityInherit+0xc4>)
 8016c72:	681b      	ldr	r3, [r3, #0]
 8016c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c76:	68bb      	ldr	r3, [r7, #8]
 8016c78:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8016c7a:	68bb      	ldr	r3, [r7, #8]
 8016c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c7e:	4b18      	ldr	r3, [pc, #96]	@ (8016ce0 <xTaskPriorityInherit+0xcc>)
 8016c80:	681b      	ldr	r3, [r3, #0]
 8016c82:	429a      	cmp	r2, r3
 8016c84:	d903      	bls.n	8016c8e <xTaskPriorityInherit+0x7a>
 8016c86:	68bb      	ldr	r3, [r7, #8]
 8016c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016c8a:	4a15      	ldr	r2, [pc, #84]	@ (8016ce0 <xTaskPriorityInherit+0xcc>)
 8016c8c:	6013      	str	r3, [r2, #0]
 8016c8e:	68bb      	ldr	r3, [r7, #8]
 8016c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016c92:	4613      	mov	r3, r2
 8016c94:	009b      	lsls	r3, r3, #2
 8016c96:	4413      	add	r3, r2
 8016c98:	009b      	lsls	r3, r3, #2
 8016c9a:	4a10      	ldr	r2, [pc, #64]	@ (8016cdc <xTaskPriorityInherit+0xc8>)
 8016c9c:	441a      	add	r2, r3
 8016c9e:	68bb      	ldr	r3, [r7, #8]
 8016ca0:	3304      	adds	r3, #4
 8016ca2:	4619      	mov	r1, r3
 8016ca4:	4610      	mov	r0, r2
 8016ca6:	f7fe f85f 	bl	8014d68 <vListInsertEnd>
 8016caa:	e004      	b.n	8016cb6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016cac:	4b0a      	ldr	r3, [pc, #40]	@ (8016cd8 <xTaskPriorityInherit+0xc4>)
 8016cae:	681b      	ldr	r3, [r3, #0]
 8016cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016cb2:	68bb      	ldr	r3, [r7, #8]
 8016cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8016cb6:	2301      	movs	r3, #1
 8016cb8:	60fb      	str	r3, [r7, #12]
 8016cba:	e008      	b.n	8016cce <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8016cbc:	68bb      	ldr	r3, [r7, #8]
 8016cbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016cc0:	4b05      	ldr	r3, [pc, #20]	@ (8016cd8 <xTaskPriorityInherit+0xc4>)
 8016cc2:	681b      	ldr	r3, [r3, #0]
 8016cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016cc6:	429a      	cmp	r2, r3
 8016cc8:	d201      	bcs.n	8016cce <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8016cca:	2301      	movs	r3, #1
 8016ccc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016cce:	68fb      	ldr	r3, [r7, #12]
	}
 8016cd0:	4618      	mov	r0, r3
 8016cd2:	3710      	adds	r7, #16
 8016cd4:	46bd      	mov	sp, r7
 8016cd6:	bd80      	pop	{r7, pc}
 8016cd8:	200052c4 	.word	0x200052c4
 8016cdc:	200052c8 	.word	0x200052c8
 8016ce0:	200057a0 	.word	0x200057a0

08016ce4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016ce4:	b580      	push	{r7, lr}
 8016ce6:	b086      	sub	sp, #24
 8016ce8:	af00      	add	r7, sp, #0
 8016cea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016cf0:	2300      	movs	r3, #0
 8016cf2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016cf4:	687b      	ldr	r3, [r7, #4]
 8016cf6:	2b00      	cmp	r3, #0
 8016cf8:	d05c      	beq.n	8016db4 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016cfa:	4b31      	ldr	r3, [pc, #196]	@ (8016dc0 <xTaskPriorityDisinherit+0xdc>)
 8016cfc:	681b      	ldr	r3, [r3, #0]
 8016cfe:	693a      	ldr	r2, [r7, #16]
 8016d00:	429a      	cmp	r2, r3
 8016d02:	d00d      	beq.n	8016d20 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d08:	b672      	cpsid	i
 8016d0a:	f383 8811 	msr	BASEPRI, r3
 8016d0e:	f3bf 8f6f 	isb	sy
 8016d12:	f3bf 8f4f 	dsb	sy
 8016d16:	b662      	cpsie	i
 8016d18:	60fb      	str	r3, [r7, #12]
}
 8016d1a:	bf00      	nop
 8016d1c:	bf00      	nop
 8016d1e:	e7fd      	b.n	8016d1c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016d20:	693b      	ldr	r3, [r7, #16]
 8016d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d10d      	bne.n	8016d44 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8016d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d2c:	b672      	cpsid	i
 8016d2e:	f383 8811 	msr	BASEPRI, r3
 8016d32:	f3bf 8f6f 	isb	sy
 8016d36:	f3bf 8f4f 	dsb	sy
 8016d3a:	b662      	cpsie	i
 8016d3c:	60bb      	str	r3, [r7, #8]
}
 8016d3e:	bf00      	nop
 8016d40:	bf00      	nop
 8016d42:	e7fd      	b.n	8016d40 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016d44:	693b      	ldr	r3, [r7, #16]
 8016d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016d48:	1e5a      	subs	r2, r3, #1
 8016d4a:	693b      	ldr	r3, [r7, #16]
 8016d4c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016d4e:	693b      	ldr	r3, [r7, #16]
 8016d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d52:	693b      	ldr	r3, [r7, #16]
 8016d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016d56:	429a      	cmp	r2, r3
 8016d58:	d02c      	beq.n	8016db4 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016d5a:	693b      	ldr	r3, [r7, #16]
 8016d5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	d128      	bne.n	8016db4 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016d62:	693b      	ldr	r3, [r7, #16]
 8016d64:	3304      	adds	r3, #4
 8016d66:	4618      	mov	r0, r3
 8016d68:	f7fe f85b 	bl	8014e22 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016d6c:	693b      	ldr	r3, [r7, #16]
 8016d6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016d70:	693b      	ldr	r3, [r7, #16]
 8016d72:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016d74:	693b      	ldr	r3, [r7, #16]
 8016d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d78:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016d7c:	693b      	ldr	r3, [r7, #16]
 8016d7e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016d80:	693b      	ldr	r3, [r7, #16]
 8016d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d84:	4b0f      	ldr	r3, [pc, #60]	@ (8016dc4 <xTaskPriorityDisinherit+0xe0>)
 8016d86:	681b      	ldr	r3, [r3, #0]
 8016d88:	429a      	cmp	r2, r3
 8016d8a:	d903      	bls.n	8016d94 <xTaskPriorityDisinherit+0xb0>
 8016d8c:	693b      	ldr	r3, [r7, #16]
 8016d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d90:	4a0c      	ldr	r2, [pc, #48]	@ (8016dc4 <xTaskPriorityDisinherit+0xe0>)
 8016d92:	6013      	str	r3, [r2, #0]
 8016d94:	693b      	ldr	r3, [r7, #16]
 8016d96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d98:	4613      	mov	r3, r2
 8016d9a:	009b      	lsls	r3, r3, #2
 8016d9c:	4413      	add	r3, r2
 8016d9e:	009b      	lsls	r3, r3, #2
 8016da0:	4a09      	ldr	r2, [pc, #36]	@ (8016dc8 <xTaskPriorityDisinherit+0xe4>)
 8016da2:	441a      	add	r2, r3
 8016da4:	693b      	ldr	r3, [r7, #16]
 8016da6:	3304      	adds	r3, #4
 8016da8:	4619      	mov	r1, r3
 8016daa:	4610      	mov	r0, r2
 8016dac:	f7fd ffdc 	bl	8014d68 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016db0:	2301      	movs	r3, #1
 8016db2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016db4:	697b      	ldr	r3, [r7, #20]
	}
 8016db6:	4618      	mov	r0, r3
 8016db8:	3718      	adds	r7, #24
 8016dba:	46bd      	mov	sp, r7
 8016dbc:	bd80      	pop	{r7, pc}
 8016dbe:	bf00      	nop
 8016dc0:	200052c4 	.word	0x200052c4
 8016dc4:	200057a0 	.word	0x200057a0
 8016dc8:	200052c8 	.word	0x200052c8

08016dcc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8016dcc:	b580      	push	{r7, lr}
 8016dce:	b088      	sub	sp, #32
 8016dd0:	af00      	add	r7, sp, #0
 8016dd2:	6078      	str	r0, [r7, #4]
 8016dd4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8016dda:	2301      	movs	r3, #1
 8016ddc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d070      	beq.n	8016ec6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8016de4:	69bb      	ldr	r3, [r7, #24]
 8016de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d10d      	bne.n	8016e08 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8016dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016df0:	b672      	cpsid	i
 8016df2:	f383 8811 	msr	BASEPRI, r3
 8016df6:	f3bf 8f6f 	isb	sy
 8016dfa:	f3bf 8f4f 	dsb	sy
 8016dfe:	b662      	cpsie	i
 8016e00:	60fb      	str	r3, [r7, #12]
}
 8016e02:	bf00      	nop
 8016e04:	bf00      	nop
 8016e06:	e7fd      	b.n	8016e04 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8016e08:	69bb      	ldr	r3, [r7, #24]
 8016e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016e0c:	683a      	ldr	r2, [r7, #0]
 8016e0e:	429a      	cmp	r2, r3
 8016e10:	d902      	bls.n	8016e18 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8016e12:	683b      	ldr	r3, [r7, #0]
 8016e14:	61fb      	str	r3, [r7, #28]
 8016e16:	e002      	b.n	8016e1e <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8016e18:	69bb      	ldr	r3, [r7, #24]
 8016e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016e1c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8016e1e:	69bb      	ldr	r3, [r7, #24]
 8016e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e22:	69fa      	ldr	r2, [r7, #28]
 8016e24:	429a      	cmp	r2, r3
 8016e26:	d04e      	beq.n	8016ec6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8016e28:	69bb      	ldr	r3, [r7, #24]
 8016e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016e2c:	697a      	ldr	r2, [r7, #20]
 8016e2e:	429a      	cmp	r2, r3
 8016e30:	d149      	bne.n	8016ec6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8016e32:	4b27      	ldr	r3, [pc, #156]	@ (8016ed0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016e34:	681b      	ldr	r3, [r3, #0]
 8016e36:	69ba      	ldr	r2, [r7, #24]
 8016e38:	429a      	cmp	r2, r3
 8016e3a:	d10d      	bne.n	8016e58 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8016e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016e40:	b672      	cpsid	i
 8016e42:	f383 8811 	msr	BASEPRI, r3
 8016e46:	f3bf 8f6f 	isb	sy
 8016e4a:	f3bf 8f4f 	dsb	sy
 8016e4e:	b662      	cpsie	i
 8016e50:	60bb      	str	r3, [r7, #8]
}
 8016e52:	bf00      	nop
 8016e54:	bf00      	nop
 8016e56:	e7fd      	b.n	8016e54 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8016e58:	69bb      	ldr	r3, [r7, #24]
 8016e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e5c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8016e5e:	69bb      	ldr	r3, [r7, #24]
 8016e60:	69fa      	ldr	r2, [r7, #28]
 8016e62:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016e64:	69bb      	ldr	r3, [r7, #24]
 8016e66:	699b      	ldr	r3, [r3, #24]
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	db04      	blt.n	8016e76 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016e6c:	69fb      	ldr	r3, [r7, #28]
 8016e6e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016e72:	69bb      	ldr	r3, [r7, #24]
 8016e74:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016e76:	69bb      	ldr	r3, [r7, #24]
 8016e78:	6959      	ldr	r1, [r3, #20]
 8016e7a:	693a      	ldr	r2, [r7, #16]
 8016e7c:	4613      	mov	r3, r2
 8016e7e:	009b      	lsls	r3, r3, #2
 8016e80:	4413      	add	r3, r2
 8016e82:	009b      	lsls	r3, r3, #2
 8016e84:	4a13      	ldr	r2, [pc, #76]	@ (8016ed4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8016e86:	4413      	add	r3, r2
 8016e88:	4299      	cmp	r1, r3
 8016e8a:	d11c      	bne.n	8016ec6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016e8c:	69bb      	ldr	r3, [r7, #24]
 8016e8e:	3304      	adds	r3, #4
 8016e90:	4618      	mov	r0, r3
 8016e92:	f7fd ffc6 	bl	8014e22 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8016e96:	69bb      	ldr	r3, [r7, #24]
 8016e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8016ed8 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8016e9c:	681b      	ldr	r3, [r3, #0]
 8016e9e:	429a      	cmp	r2, r3
 8016ea0:	d903      	bls.n	8016eaa <vTaskPriorityDisinheritAfterTimeout+0xde>
 8016ea2:	69bb      	ldr	r3, [r7, #24]
 8016ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8016ed8 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8016ea8:	6013      	str	r3, [r2, #0]
 8016eaa:	69bb      	ldr	r3, [r7, #24]
 8016eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016eae:	4613      	mov	r3, r2
 8016eb0:	009b      	lsls	r3, r3, #2
 8016eb2:	4413      	add	r3, r2
 8016eb4:	009b      	lsls	r3, r3, #2
 8016eb6:	4a07      	ldr	r2, [pc, #28]	@ (8016ed4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8016eb8:	441a      	add	r2, r3
 8016eba:	69bb      	ldr	r3, [r7, #24]
 8016ebc:	3304      	adds	r3, #4
 8016ebe:	4619      	mov	r1, r3
 8016ec0:	4610      	mov	r0, r2
 8016ec2:	f7fd ff51 	bl	8014d68 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016ec6:	bf00      	nop
 8016ec8:	3720      	adds	r7, #32
 8016eca:	46bd      	mov	sp, r7
 8016ecc:	bd80      	pop	{r7, pc}
 8016ece:	bf00      	nop
 8016ed0:	200052c4 	.word	0x200052c4
 8016ed4:	200052c8 	.word	0x200052c8
 8016ed8:	200057a0 	.word	0x200057a0

08016edc <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8016edc:	b480      	push	{r7}
 8016ede:	b083      	sub	sp, #12
 8016ee0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8016ee2:	4b09      	ldr	r3, [pc, #36]	@ (8016f08 <uxTaskResetEventItemValue+0x2c>)
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	699b      	ldr	r3, [r3, #24]
 8016ee8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016eea:	4b07      	ldr	r3, [pc, #28]	@ (8016f08 <uxTaskResetEventItemValue+0x2c>)
 8016eec:	681b      	ldr	r3, [r3, #0]
 8016eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016ef0:	4b05      	ldr	r3, [pc, #20]	@ (8016f08 <uxTaskResetEventItemValue+0x2c>)
 8016ef2:	681b      	ldr	r3, [r3, #0]
 8016ef4:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8016ef8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8016efa:	687b      	ldr	r3, [r7, #4]
}
 8016efc:	4618      	mov	r0, r3
 8016efe:	370c      	adds	r7, #12
 8016f00:	46bd      	mov	sp, r7
 8016f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f06:	4770      	bx	lr
 8016f08:	200052c4 	.word	0x200052c4

08016f0c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8016f0c:	b480      	push	{r7}
 8016f0e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8016f10:	4b07      	ldr	r3, [pc, #28]	@ (8016f30 <pvTaskIncrementMutexHeldCount+0x24>)
 8016f12:	681b      	ldr	r3, [r3, #0]
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d004      	beq.n	8016f22 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8016f18:	4b05      	ldr	r3, [pc, #20]	@ (8016f30 <pvTaskIncrementMutexHeldCount+0x24>)
 8016f1a:	681b      	ldr	r3, [r3, #0]
 8016f1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016f1e:	3201      	adds	r2, #1
 8016f20:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8016f22:	4b03      	ldr	r3, [pc, #12]	@ (8016f30 <pvTaskIncrementMutexHeldCount+0x24>)
 8016f24:	681b      	ldr	r3, [r3, #0]
	}
 8016f26:	4618      	mov	r0, r3
 8016f28:	46bd      	mov	sp, r7
 8016f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f2e:	4770      	bx	lr
 8016f30:	200052c4 	.word	0x200052c4

08016f34 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8016f34:	b580      	push	{r7, lr}
 8016f36:	b086      	sub	sp, #24
 8016f38:	af00      	add	r7, sp, #0
 8016f3a:	60f8      	str	r0, [r7, #12]
 8016f3c:	60b9      	str	r1, [r7, #8]
 8016f3e:	607a      	str	r2, [r7, #4]
 8016f40:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8016f42:	f000 fedb 	bl	8017cfc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8016f46:	4b29      	ldr	r3, [pc, #164]	@ (8016fec <xTaskNotifyWait+0xb8>)
 8016f48:	681b      	ldr	r3, [r3, #0]
 8016f4a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8016f4e:	b2db      	uxtb	r3, r3
 8016f50:	2b02      	cmp	r3, #2
 8016f52:	d01c      	beq.n	8016f8e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8016f54:	4b25      	ldr	r3, [pc, #148]	@ (8016fec <xTaskNotifyWait+0xb8>)
 8016f56:	681b      	ldr	r3, [r3, #0]
 8016f58:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8016f5c:	68fa      	ldr	r2, [r7, #12]
 8016f5e:	43d2      	mvns	r2, r2
 8016f60:	400a      	ands	r2, r1
 8016f62:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8016f66:	4b21      	ldr	r3, [pc, #132]	@ (8016fec <xTaskNotifyWait+0xb8>)
 8016f68:	681b      	ldr	r3, [r3, #0]
 8016f6a:	2201      	movs	r2, #1
 8016f6c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8016f70:	683b      	ldr	r3, [r7, #0]
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d00b      	beq.n	8016f8e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016f76:	2101      	movs	r1, #1
 8016f78:	6838      	ldr	r0, [r7, #0]
 8016f7a:	f000 f9f1 	bl	8017360 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8016f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8016ff0 <xTaskNotifyWait+0xbc>)
 8016f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016f84:	601a      	str	r2, [r3, #0]
 8016f86:	f3bf 8f4f 	dsb	sy
 8016f8a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8016f8e:	f000 feeb 	bl	8017d68 <vPortExitCritical>

		taskENTER_CRITICAL();
 8016f92:	f000 feb3 	bl	8017cfc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8016f96:	687b      	ldr	r3, [r7, #4]
 8016f98:	2b00      	cmp	r3, #0
 8016f9a:	d005      	beq.n	8016fa8 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8016f9c:	4b13      	ldr	r3, [pc, #76]	@ (8016fec <xTaskNotifyWait+0xb8>)
 8016f9e:	681b      	ldr	r3, [r3, #0]
 8016fa0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8016fa8:	4b10      	ldr	r3, [pc, #64]	@ (8016fec <xTaskNotifyWait+0xb8>)
 8016faa:	681b      	ldr	r3, [r3, #0]
 8016fac:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8016fb0:	b2db      	uxtb	r3, r3
 8016fb2:	2b02      	cmp	r3, #2
 8016fb4:	d002      	beq.n	8016fbc <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8016fb6:	2300      	movs	r3, #0
 8016fb8:	617b      	str	r3, [r7, #20]
 8016fba:	e00a      	b.n	8016fd2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8016fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8016fec <xTaskNotifyWait+0xb8>)
 8016fbe:	681b      	ldr	r3, [r3, #0]
 8016fc0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8016fc4:	68ba      	ldr	r2, [r7, #8]
 8016fc6:	43d2      	mvns	r2, r2
 8016fc8:	400a      	ands	r2, r1
 8016fca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8016fce:	2301      	movs	r3, #1
 8016fd0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016fd2:	4b06      	ldr	r3, [pc, #24]	@ (8016fec <xTaskNotifyWait+0xb8>)
 8016fd4:	681b      	ldr	r3, [r3, #0]
 8016fd6:	2200      	movs	r2, #0
 8016fd8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8016fdc:	f000 fec4 	bl	8017d68 <vPortExitCritical>

		return xReturn;
 8016fe0:	697b      	ldr	r3, [r7, #20]
	}
 8016fe2:	4618      	mov	r0, r3
 8016fe4:	3718      	adds	r7, #24
 8016fe6:	46bd      	mov	sp, r7
 8016fe8:	bd80      	pop	{r7, pc}
 8016fea:	bf00      	nop
 8016fec:	200052c4 	.word	0x200052c4
 8016ff0:	e000ed04 	.word	0xe000ed04

08016ff4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8016ff4:	b580      	push	{r7, lr}
 8016ff6:	b08a      	sub	sp, #40	@ 0x28
 8016ff8:	af00      	add	r7, sp, #0
 8016ffa:	60f8      	str	r0, [r7, #12]
 8016ffc:	60b9      	str	r1, [r7, #8]
 8016ffe:	603b      	str	r3, [r7, #0]
 8017000:	4613      	mov	r3, r2
 8017002:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8017004:	2301      	movs	r3, #1
 8017006:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8017008:	68fb      	ldr	r3, [r7, #12]
 801700a:	2b00      	cmp	r3, #0
 801700c:	d10d      	bne.n	801702a <xTaskGenericNotify+0x36>
	__asm volatile
 801700e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017012:	b672      	cpsid	i
 8017014:	f383 8811 	msr	BASEPRI, r3
 8017018:	f3bf 8f6f 	isb	sy
 801701c:	f3bf 8f4f 	dsb	sy
 8017020:	b662      	cpsie	i
 8017022:	61bb      	str	r3, [r7, #24]
}
 8017024:	bf00      	nop
 8017026:	bf00      	nop
 8017028:	e7fd      	b.n	8017026 <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 801702a:	68fb      	ldr	r3, [r7, #12]
 801702c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801702e:	f000 fe65 	bl	8017cfc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8017032:	683b      	ldr	r3, [r7, #0]
 8017034:	2b00      	cmp	r3, #0
 8017036:	d004      	beq.n	8017042 <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8017038:	6a3b      	ldr	r3, [r7, #32]
 801703a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801703e:	683b      	ldr	r3, [r7, #0]
 8017040:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8017042:	6a3b      	ldr	r3, [r7, #32]
 8017044:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8017048:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801704a:	6a3b      	ldr	r3, [r7, #32]
 801704c:	2202      	movs	r2, #2
 801704e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8017052:	79fb      	ldrb	r3, [r7, #7]
 8017054:	2b04      	cmp	r3, #4
 8017056:	d82e      	bhi.n	80170b6 <xTaskGenericNotify+0xc2>
 8017058:	a201      	add	r2, pc, #4	@ (adr r2, 8017060 <xTaskGenericNotify+0x6c>)
 801705a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801705e:	bf00      	nop
 8017060:	080170df 	.word	0x080170df
 8017064:	08017075 	.word	0x08017075
 8017068:	08017087 	.word	0x08017087
 801706c:	08017097 	.word	0x08017097
 8017070:	080170a1 	.word	0x080170a1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8017074:	6a3b      	ldr	r3, [r7, #32]
 8017076:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801707a:	68bb      	ldr	r3, [r7, #8]
 801707c:	431a      	orrs	r2, r3
 801707e:	6a3b      	ldr	r3, [r7, #32]
 8017080:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8017084:	e02e      	b.n	80170e4 <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8017086:	6a3b      	ldr	r3, [r7, #32]
 8017088:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801708c:	1c5a      	adds	r2, r3, #1
 801708e:	6a3b      	ldr	r3, [r7, #32]
 8017090:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8017094:	e026      	b.n	80170e4 <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8017096:	6a3b      	ldr	r3, [r7, #32]
 8017098:	68ba      	ldr	r2, [r7, #8]
 801709a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801709e:	e021      	b.n	80170e4 <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80170a0:	7ffb      	ldrb	r3, [r7, #31]
 80170a2:	2b02      	cmp	r3, #2
 80170a4:	d004      	beq.n	80170b0 <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80170a6:	6a3b      	ldr	r3, [r7, #32]
 80170a8:	68ba      	ldr	r2, [r7, #8]
 80170aa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80170ae:	e019      	b.n	80170e4 <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 80170b0:	2300      	movs	r3, #0
 80170b2:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80170b4:	e016      	b.n	80170e4 <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80170b6:	6a3b      	ldr	r3, [r7, #32]
 80170b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80170bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80170c0:	d00f      	beq.n	80170e2 <xTaskGenericNotify+0xee>
	__asm volatile
 80170c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170c6:	b672      	cpsid	i
 80170c8:	f383 8811 	msr	BASEPRI, r3
 80170cc:	f3bf 8f6f 	isb	sy
 80170d0:	f3bf 8f4f 	dsb	sy
 80170d4:	b662      	cpsie	i
 80170d6:	617b      	str	r3, [r7, #20]
}
 80170d8:	bf00      	nop
 80170da:	bf00      	nop
 80170dc:	e7fd      	b.n	80170da <xTaskGenericNotify+0xe6>
					break;
 80170de:	bf00      	nop
 80170e0:	e000      	b.n	80170e4 <xTaskGenericNotify+0xf0>

					break;
 80170e2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80170e4:	7ffb      	ldrb	r3, [r7, #31]
 80170e6:	2b01      	cmp	r3, #1
 80170e8:	d13d      	bne.n	8017166 <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80170ea:	6a3b      	ldr	r3, [r7, #32]
 80170ec:	3304      	adds	r3, #4
 80170ee:	4618      	mov	r0, r3
 80170f0:	f7fd fe97 	bl	8014e22 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80170f4:	6a3b      	ldr	r3, [r7, #32]
 80170f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80170f8:	4b1e      	ldr	r3, [pc, #120]	@ (8017174 <xTaskGenericNotify+0x180>)
 80170fa:	681b      	ldr	r3, [r3, #0]
 80170fc:	429a      	cmp	r2, r3
 80170fe:	d903      	bls.n	8017108 <xTaskGenericNotify+0x114>
 8017100:	6a3b      	ldr	r3, [r7, #32]
 8017102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017104:	4a1b      	ldr	r2, [pc, #108]	@ (8017174 <xTaskGenericNotify+0x180>)
 8017106:	6013      	str	r3, [r2, #0]
 8017108:	6a3b      	ldr	r3, [r7, #32]
 801710a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801710c:	4613      	mov	r3, r2
 801710e:	009b      	lsls	r3, r3, #2
 8017110:	4413      	add	r3, r2
 8017112:	009b      	lsls	r3, r3, #2
 8017114:	4a18      	ldr	r2, [pc, #96]	@ (8017178 <xTaskGenericNotify+0x184>)
 8017116:	441a      	add	r2, r3
 8017118:	6a3b      	ldr	r3, [r7, #32]
 801711a:	3304      	adds	r3, #4
 801711c:	4619      	mov	r1, r3
 801711e:	4610      	mov	r0, r2
 8017120:	f7fd fe22 	bl	8014d68 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8017124:	6a3b      	ldr	r3, [r7, #32]
 8017126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017128:	2b00      	cmp	r3, #0
 801712a:	d00d      	beq.n	8017148 <xTaskGenericNotify+0x154>
	__asm volatile
 801712c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017130:	b672      	cpsid	i
 8017132:	f383 8811 	msr	BASEPRI, r3
 8017136:	f3bf 8f6f 	isb	sy
 801713a:	f3bf 8f4f 	dsb	sy
 801713e:	b662      	cpsie	i
 8017140:	613b      	str	r3, [r7, #16]
}
 8017142:	bf00      	nop
 8017144:	bf00      	nop
 8017146:	e7fd      	b.n	8017144 <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017148:	6a3b      	ldr	r3, [r7, #32]
 801714a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801714c:	4b0b      	ldr	r3, [pc, #44]	@ (801717c <xTaskGenericNotify+0x188>)
 801714e:	681b      	ldr	r3, [r3, #0]
 8017150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017152:	429a      	cmp	r2, r3
 8017154:	d907      	bls.n	8017166 <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8017156:	4b0a      	ldr	r3, [pc, #40]	@ (8017180 <xTaskGenericNotify+0x18c>)
 8017158:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801715c:	601a      	str	r2, [r3, #0]
 801715e:	f3bf 8f4f 	dsb	sy
 8017162:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8017166:	f000 fdff 	bl	8017d68 <vPortExitCritical>

		return xReturn;
 801716a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 801716c:	4618      	mov	r0, r3
 801716e:	3728      	adds	r7, #40	@ 0x28
 8017170:	46bd      	mov	sp, r7
 8017172:	bd80      	pop	{r7, pc}
 8017174:	200057a0 	.word	0x200057a0
 8017178:	200052c8 	.word	0x200052c8
 801717c:	200052c4 	.word	0x200052c4
 8017180:	e000ed04 	.word	0xe000ed04

08017184 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8017184:	b580      	push	{r7, lr}
 8017186:	b08e      	sub	sp, #56	@ 0x38
 8017188:	af00      	add	r7, sp, #0
 801718a:	60f8      	str	r0, [r7, #12]
 801718c:	60b9      	str	r1, [r7, #8]
 801718e:	603b      	str	r3, [r7, #0]
 8017190:	4613      	mov	r3, r2
 8017192:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8017194:	2301      	movs	r3, #1
 8017196:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8017198:	68fb      	ldr	r3, [r7, #12]
 801719a:	2b00      	cmp	r3, #0
 801719c:	d10d      	bne.n	80171ba <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 801719e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171a2:	b672      	cpsid	i
 80171a4:	f383 8811 	msr	BASEPRI, r3
 80171a8:	f3bf 8f6f 	isb	sy
 80171ac:	f3bf 8f4f 	dsb	sy
 80171b0:	b662      	cpsie	i
 80171b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80171b4:	bf00      	nop
 80171b6:	bf00      	nop
 80171b8:	e7fd      	b.n	80171b6 <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80171ba:	f000 fe87 	bl	8017ecc <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80171be:	68fb      	ldr	r3, [r7, #12]
 80171c0:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80171c2:	f3ef 8211 	mrs	r2, BASEPRI
 80171c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80171ca:	b672      	cpsid	i
 80171cc:	f383 8811 	msr	BASEPRI, r3
 80171d0:	f3bf 8f6f 	isb	sy
 80171d4:	f3bf 8f4f 	dsb	sy
 80171d8:	b662      	cpsie	i
 80171da:	623a      	str	r2, [r7, #32]
 80171dc:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80171de:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80171e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80171e2:	683b      	ldr	r3, [r7, #0]
 80171e4:	2b00      	cmp	r3, #0
 80171e6:	d004      	beq.n	80171f2 <xTaskGenericNotifyFromISR+0x6e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80171e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80171ea:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80171ee:	683b      	ldr	r3, [r7, #0]
 80171f0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80171f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80171f4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80171f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80171fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80171fe:	2202      	movs	r2, #2
 8017200:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8017204:	79fb      	ldrb	r3, [r7, #7]
 8017206:	2b04      	cmp	r3, #4
 8017208:	d82e      	bhi.n	8017268 <xTaskGenericNotifyFromISR+0xe4>
 801720a:	a201      	add	r2, pc, #4	@ (adr r2, 8017210 <xTaskGenericNotifyFromISR+0x8c>)
 801720c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017210:	08017291 	.word	0x08017291
 8017214:	08017225 	.word	0x08017225
 8017218:	08017237 	.word	0x08017237
 801721c:	08017247 	.word	0x08017247
 8017220:	08017251 	.word	0x08017251
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8017224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017226:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801722a:	68bb      	ldr	r3, [r7, #8]
 801722c:	431a      	orrs	r2, r3
 801722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017230:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8017234:	e02f      	b.n	8017296 <xTaskGenericNotifyFromISR+0x112>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8017236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017238:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801723c:	1c5a      	adds	r2, r3, #1
 801723e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017240:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8017244:	e027      	b.n	8017296 <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8017246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017248:	68ba      	ldr	r2, [r7, #8]
 801724a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801724e:	e022      	b.n	8017296 <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8017250:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8017254:	2b02      	cmp	r3, #2
 8017256:	d004      	beq.n	8017262 <xTaskGenericNotifyFromISR+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8017258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801725a:	68ba      	ldr	r2, [r7, #8]
 801725c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8017260:	e019      	b.n	8017296 <xTaskGenericNotifyFromISR+0x112>
						xReturn = pdFAIL;
 8017262:	2300      	movs	r3, #0
 8017264:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8017266:	e016      	b.n	8017296 <xTaskGenericNotifyFromISR+0x112>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8017268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801726a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801726e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017272:	d00f      	beq.n	8017294 <xTaskGenericNotifyFromISR+0x110>
	__asm volatile
 8017274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017278:	b672      	cpsid	i
 801727a:	f383 8811 	msr	BASEPRI, r3
 801727e:	f3bf 8f6f 	isb	sy
 8017282:	f3bf 8f4f 	dsb	sy
 8017286:	b662      	cpsie	i
 8017288:	61bb      	str	r3, [r7, #24]
}
 801728a:	bf00      	nop
 801728c:	bf00      	nop
 801728e:	e7fd      	b.n	801728c <xTaskGenericNotifyFromISR+0x108>
					break;
 8017290:	bf00      	nop
 8017292:	e000      	b.n	8017296 <xTaskGenericNotifyFromISR+0x112>
					break;
 8017294:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8017296:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801729a:	2b01      	cmp	r3, #1
 801729c:	d149      	bne.n	8017332 <xTaskGenericNotifyFromISR+0x1ae>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801729e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80172a2:	2b00      	cmp	r3, #0
 80172a4:	d00d      	beq.n	80172c2 <xTaskGenericNotifyFromISR+0x13e>
	__asm volatile
 80172a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172aa:	b672      	cpsid	i
 80172ac:	f383 8811 	msr	BASEPRI, r3
 80172b0:	f3bf 8f6f 	isb	sy
 80172b4:	f3bf 8f4f 	dsb	sy
 80172b8:	b662      	cpsie	i
 80172ba:	617b      	str	r3, [r7, #20]
}
 80172bc:	bf00      	nop
 80172be:	bf00      	nop
 80172c0:	e7fd      	b.n	80172be <xTaskGenericNotifyFromISR+0x13a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80172c2:	4b21      	ldr	r3, [pc, #132]	@ (8017348 <xTaskGenericNotifyFromISR+0x1c4>)
 80172c4:	681b      	ldr	r3, [r3, #0]
 80172c6:	2b00      	cmp	r3, #0
 80172c8:	d11d      	bne.n	8017306 <xTaskGenericNotifyFromISR+0x182>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80172ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172cc:	3304      	adds	r3, #4
 80172ce:	4618      	mov	r0, r3
 80172d0:	f7fd fda7 	bl	8014e22 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80172d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80172d8:	4b1c      	ldr	r3, [pc, #112]	@ (801734c <xTaskGenericNotifyFromISR+0x1c8>)
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	429a      	cmp	r2, r3
 80172de:	d903      	bls.n	80172e8 <xTaskGenericNotifyFromISR+0x164>
 80172e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172e4:	4a19      	ldr	r2, [pc, #100]	@ (801734c <xTaskGenericNotifyFromISR+0x1c8>)
 80172e6:	6013      	str	r3, [r2, #0]
 80172e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80172ec:	4613      	mov	r3, r2
 80172ee:	009b      	lsls	r3, r3, #2
 80172f0:	4413      	add	r3, r2
 80172f2:	009b      	lsls	r3, r3, #2
 80172f4:	4a16      	ldr	r2, [pc, #88]	@ (8017350 <xTaskGenericNotifyFromISR+0x1cc>)
 80172f6:	441a      	add	r2, r3
 80172f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80172fa:	3304      	adds	r3, #4
 80172fc:	4619      	mov	r1, r3
 80172fe:	4610      	mov	r0, r2
 8017300:	f7fd fd32 	bl	8014d68 <vListInsertEnd>
 8017304:	e005      	b.n	8017312 <xTaskGenericNotifyFromISR+0x18e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8017306:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017308:	3318      	adds	r3, #24
 801730a:	4619      	mov	r1, r3
 801730c:	4811      	ldr	r0, [pc, #68]	@ (8017354 <xTaskGenericNotifyFromISR+0x1d0>)
 801730e:	f7fd fd2b 	bl	8014d68 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017316:	4b10      	ldr	r3, [pc, #64]	@ (8017358 <xTaskGenericNotifyFromISR+0x1d4>)
 8017318:	681b      	ldr	r3, [r3, #0]
 801731a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801731c:	429a      	cmp	r2, r3
 801731e:	d908      	bls.n	8017332 <xTaskGenericNotifyFromISR+0x1ae>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8017320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017322:	2b00      	cmp	r3, #0
 8017324:	d002      	beq.n	801732c <xTaskGenericNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8017326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017328:	2201      	movs	r2, #1
 801732a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 801732c:	4b0b      	ldr	r3, [pc, #44]	@ (801735c <xTaskGenericNotifyFromISR+0x1d8>)
 801732e:	2201      	movs	r2, #1
 8017330:	601a      	str	r2, [r3, #0]
 8017332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017334:	613b      	str	r3, [r7, #16]
	__asm volatile
 8017336:	693b      	ldr	r3, [r7, #16]
 8017338:	f383 8811 	msr	BASEPRI, r3
}
 801733c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 801733e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8017340:	4618      	mov	r0, r3
 8017342:	3738      	adds	r7, #56	@ 0x38
 8017344:	46bd      	mov	sp, r7
 8017346:	bd80      	pop	{r7, pc}
 8017348:	200057c0 	.word	0x200057c0
 801734c:	200057a0 	.word	0x200057a0
 8017350:	200052c8 	.word	0x200052c8
 8017354:	20005758 	.word	0x20005758
 8017358:	200052c4 	.word	0x200052c4
 801735c:	200057ac 	.word	0x200057ac

08017360 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8017360:	b580      	push	{r7, lr}
 8017362:	b084      	sub	sp, #16
 8017364:	af00      	add	r7, sp, #0
 8017366:	6078      	str	r0, [r7, #4]
 8017368:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801736a:	4b21      	ldr	r3, [pc, #132]	@ (80173f0 <prvAddCurrentTaskToDelayedList+0x90>)
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017370:	4b20      	ldr	r3, [pc, #128]	@ (80173f4 <prvAddCurrentTaskToDelayedList+0x94>)
 8017372:	681b      	ldr	r3, [r3, #0]
 8017374:	3304      	adds	r3, #4
 8017376:	4618      	mov	r0, r3
 8017378:	f7fd fd53 	bl	8014e22 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017382:	d10a      	bne.n	801739a <prvAddCurrentTaskToDelayedList+0x3a>
 8017384:	683b      	ldr	r3, [r7, #0]
 8017386:	2b00      	cmp	r3, #0
 8017388:	d007      	beq.n	801739a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801738a:	4b1a      	ldr	r3, [pc, #104]	@ (80173f4 <prvAddCurrentTaskToDelayedList+0x94>)
 801738c:	681b      	ldr	r3, [r3, #0]
 801738e:	3304      	adds	r3, #4
 8017390:	4619      	mov	r1, r3
 8017392:	4819      	ldr	r0, [pc, #100]	@ (80173f8 <prvAddCurrentTaskToDelayedList+0x98>)
 8017394:	f7fd fce8 	bl	8014d68 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8017398:	e026      	b.n	80173e8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801739a:	68fa      	ldr	r2, [r7, #12]
 801739c:	687b      	ldr	r3, [r7, #4]
 801739e:	4413      	add	r3, r2
 80173a0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80173a2:	4b14      	ldr	r3, [pc, #80]	@ (80173f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80173a4:	681b      	ldr	r3, [r3, #0]
 80173a6:	68ba      	ldr	r2, [r7, #8]
 80173a8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80173aa:	68ba      	ldr	r2, [r7, #8]
 80173ac:	68fb      	ldr	r3, [r7, #12]
 80173ae:	429a      	cmp	r2, r3
 80173b0:	d209      	bcs.n	80173c6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80173b2:	4b12      	ldr	r3, [pc, #72]	@ (80173fc <prvAddCurrentTaskToDelayedList+0x9c>)
 80173b4:	681a      	ldr	r2, [r3, #0]
 80173b6:	4b0f      	ldr	r3, [pc, #60]	@ (80173f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80173b8:	681b      	ldr	r3, [r3, #0]
 80173ba:	3304      	adds	r3, #4
 80173bc:	4619      	mov	r1, r3
 80173be:	4610      	mov	r0, r2
 80173c0:	f7fd fcf6 	bl	8014db0 <vListInsert>
}
 80173c4:	e010      	b.n	80173e8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80173c6:	4b0e      	ldr	r3, [pc, #56]	@ (8017400 <prvAddCurrentTaskToDelayedList+0xa0>)
 80173c8:	681a      	ldr	r2, [r3, #0]
 80173ca:	4b0a      	ldr	r3, [pc, #40]	@ (80173f4 <prvAddCurrentTaskToDelayedList+0x94>)
 80173cc:	681b      	ldr	r3, [r3, #0]
 80173ce:	3304      	adds	r3, #4
 80173d0:	4619      	mov	r1, r3
 80173d2:	4610      	mov	r0, r2
 80173d4:	f7fd fcec 	bl	8014db0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80173d8:	4b0a      	ldr	r3, [pc, #40]	@ (8017404 <prvAddCurrentTaskToDelayedList+0xa4>)
 80173da:	681b      	ldr	r3, [r3, #0]
 80173dc:	68ba      	ldr	r2, [r7, #8]
 80173de:	429a      	cmp	r2, r3
 80173e0:	d202      	bcs.n	80173e8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80173e2:	4a08      	ldr	r2, [pc, #32]	@ (8017404 <prvAddCurrentTaskToDelayedList+0xa4>)
 80173e4:	68bb      	ldr	r3, [r7, #8]
 80173e6:	6013      	str	r3, [r2, #0]
}
 80173e8:	bf00      	nop
 80173ea:	3710      	adds	r7, #16
 80173ec:	46bd      	mov	sp, r7
 80173ee:	bd80      	pop	{r7, pc}
 80173f0:	2000579c 	.word	0x2000579c
 80173f4:	200052c4 	.word	0x200052c4
 80173f8:	20005784 	.word	0x20005784
 80173fc:	20005754 	.word	0x20005754
 8017400:	20005750 	.word	0x20005750
 8017404:	200057b8 	.word	0x200057b8

08017408 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8017408:	b580      	push	{r7, lr}
 801740a:	b08a      	sub	sp, #40	@ 0x28
 801740c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801740e:	2300      	movs	r3, #0
 8017410:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8017412:	f000 fb21 	bl	8017a58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8017416:	4b1e      	ldr	r3, [pc, #120]	@ (8017490 <xTimerCreateTimerTask+0x88>)
 8017418:	681b      	ldr	r3, [r3, #0]
 801741a:	2b00      	cmp	r3, #0
 801741c:	d021      	beq.n	8017462 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801741e:	2300      	movs	r3, #0
 8017420:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8017422:	2300      	movs	r3, #0
 8017424:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8017426:	1d3a      	adds	r2, r7, #4
 8017428:	f107 0108 	add.w	r1, r7, #8
 801742c:	f107 030c 	add.w	r3, r7, #12
 8017430:	4618      	mov	r0, r3
 8017432:	f7fd fa37 	bl	80148a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8017436:	6879      	ldr	r1, [r7, #4]
 8017438:	68bb      	ldr	r3, [r7, #8]
 801743a:	68fa      	ldr	r2, [r7, #12]
 801743c:	9202      	str	r2, [sp, #8]
 801743e:	9301      	str	r3, [sp, #4]
 8017440:	2302      	movs	r3, #2
 8017442:	9300      	str	r3, [sp, #0]
 8017444:	2300      	movs	r3, #0
 8017446:	460a      	mov	r2, r1
 8017448:	4912      	ldr	r1, [pc, #72]	@ (8017494 <xTimerCreateTimerTask+0x8c>)
 801744a:	4813      	ldr	r0, [pc, #76]	@ (8017498 <xTimerCreateTimerTask+0x90>)
 801744c:	f7fe fc68 	bl	8015d20 <xTaskCreateStatic>
 8017450:	4603      	mov	r3, r0
 8017452:	4a12      	ldr	r2, [pc, #72]	@ (801749c <xTimerCreateTimerTask+0x94>)
 8017454:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8017456:	4b11      	ldr	r3, [pc, #68]	@ (801749c <xTimerCreateTimerTask+0x94>)
 8017458:	681b      	ldr	r3, [r3, #0]
 801745a:	2b00      	cmp	r3, #0
 801745c:	d001      	beq.n	8017462 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801745e:	2301      	movs	r3, #1
 8017460:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8017462:	697b      	ldr	r3, [r7, #20]
 8017464:	2b00      	cmp	r3, #0
 8017466:	d10d      	bne.n	8017484 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8017468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801746c:	b672      	cpsid	i
 801746e:	f383 8811 	msr	BASEPRI, r3
 8017472:	f3bf 8f6f 	isb	sy
 8017476:	f3bf 8f4f 	dsb	sy
 801747a:	b662      	cpsie	i
 801747c:	613b      	str	r3, [r7, #16]
}
 801747e:	bf00      	nop
 8017480:	bf00      	nop
 8017482:	e7fd      	b.n	8017480 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8017484:	697b      	ldr	r3, [r7, #20]
}
 8017486:	4618      	mov	r0, r3
 8017488:	3718      	adds	r7, #24
 801748a:	46bd      	mov	sp, r7
 801748c:	bd80      	pop	{r7, pc}
 801748e:	bf00      	nop
 8017490:	200057f4 	.word	0x200057f4
 8017494:	080198f8 	.word	0x080198f8
 8017498:	080175e1 	.word	0x080175e1
 801749c:	200057f8 	.word	0x200057f8

080174a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80174a0:	b580      	push	{r7, lr}
 80174a2:	b08a      	sub	sp, #40	@ 0x28
 80174a4:	af00      	add	r7, sp, #0
 80174a6:	60f8      	str	r0, [r7, #12]
 80174a8:	60b9      	str	r1, [r7, #8]
 80174aa:	607a      	str	r2, [r7, #4]
 80174ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80174ae:	2300      	movs	r3, #0
 80174b0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d10d      	bne.n	80174d4 <xTimerGenericCommand+0x34>
	__asm volatile
 80174b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174bc:	b672      	cpsid	i
 80174be:	f383 8811 	msr	BASEPRI, r3
 80174c2:	f3bf 8f6f 	isb	sy
 80174c6:	f3bf 8f4f 	dsb	sy
 80174ca:	b662      	cpsie	i
 80174cc:	623b      	str	r3, [r7, #32]
}
 80174ce:	bf00      	nop
 80174d0:	bf00      	nop
 80174d2:	e7fd      	b.n	80174d0 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80174d4:	4b19      	ldr	r3, [pc, #100]	@ (801753c <xTimerGenericCommand+0x9c>)
 80174d6:	681b      	ldr	r3, [r3, #0]
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d02a      	beq.n	8017532 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80174dc:	68bb      	ldr	r3, [r7, #8]
 80174de:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80174e4:	68fb      	ldr	r3, [r7, #12]
 80174e6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80174e8:	68bb      	ldr	r3, [r7, #8]
 80174ea:	2b05      	cmp	r3, #5
 80174ec:	dc18      	bgt.n	8017520 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80174ee:	f7ff fb73 	bl	8016bd8 <xTaskGetSchedulerState>
 80174f2:	4603      	mov	r3, r0
 80174f4:	2b02      	cmp	r3, #2
 80174f6:	d109      	bne.n	801750c <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80174f8:	4b10      	ldr	r3, [pc, #64]	@ (801753c <xTimerGenericCommand+0x9c>)
 80174fa:	6818      	ldr	r0, [r3, #0]
 80174fc:	f107 0110 	add.w	r1, r7, #16
 8017500:	2300      	movs	r3, #0
 8017502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017504:	f7fd fe40 	bl	8015188 <xQueueGenericSend>
 8017508:	6278      	str	r0, [r7, #36]	@ 0x24
 801750a:	e012      	b.n	8017532 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801750c:	4b0b      	ldr	r3, [pc, #44]	@ (801753c <xTimerGenericCommand+0x9c>)
 801750e:	6818      	ldr	r0, [r3, #0]
 8017510:	f107 0110 	add.w	r1, r7, #16
 8017514:	2300      	movs	r3, #0
 8017516:	2200      	movs	r2, #0
 8017518:	f7fd fe36 	bl	8015188 <xQueueGenericSend>
 801751c:	6278      	str	r0, [r7, #36]	@ 0x24
 801751e:	e008      	b.n	8017532 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8017520:	4b06      	ldr	r3, [pc, #24]	@ (801753c <xTimerGenericCommand+0x9c>)
 8017522:	6818      	ldr	r0, [r3, #0]
 8017524:	f107 0110 	add.w	r1, r7, #16
 8017528:	2300      	movs	r3, #0
 801752a:	683a      	ldr	r2, [r7, #0]
 801752c:	f7fd ff36 	bl	801539c <xQueueGenericSendFromISR>
 8017530:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8017532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8017534:	4618      	mov	r0, r3
 8017536:	3728      	adds	r7, #40	@ 0x28
 8017538:	46bd      	mov	sp, r7
 801753a:	bd80      	pop	{r7, pc}
 801753c:	200057f4 	.word	0x200057f4

08017540 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8017540:	b580      	push	{r7, lr}
 8017542:	b088      	sub	sp, #32
 8017544:	af02      	add	r7, sp, #8
 8017546:	6078      	str	r0, [r7, #4]
 8017548:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801754a:	4b24      	ldr	r3, [pc, #144]	@ (80175dc <prvProcessExpiredTimer+0x9c>)
 801754c:	681b      	ldr	r3, [r3, #0]
 801754e:	68db      	ldr	r3, [r3, #12]
 8017550:	68db      	ldr	r3, [r3, #12]
 8017552:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8017554:	697b      	ldr	r3, [r7, #20]
 8017556:	3304      	adds	r3, #4
 8017558:	4618      	mov	r0, r3
 801755a:	f7fd fc62 	bl	8014e22 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801755e:	697b      	ldr	r3, [r7, #20]
 8017560:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017564:	f003 0304 	and.w	r3, r3, #4
 8017568:	2b00      	cmp	r3, #0
 801756a:	d025      	beq.n	80175b8 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801756c:	697b      	ldr	r3, [r7, #20]
 801756e:	699a      	ldr	r2, [r3, #24]
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	18d1      	adds	r1, r2, r3
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	683a      	ldr	r2, [r7, #0]
 8017578:	6978      	ldr	r0, [r7, #20]
 801757a:	f000 f8d7 	bl	801772c <prvInsertTimerInActiveList>
 801757e:	4603      	mov	r3, r0
 8017580:	2b00      	cmp	r3, #0
 8017582:	d022      	beq.n	80175ca <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017584:	2300      	movs	r3, #0
 8017586:	9300      	str	r3, [sp, #0]
 8017588:	2300      	movs	r3, #0
 801758a:	687a      	ldr	r2, [r7, #4]
 801758c:	2100      	movs	r1, #0
 801758e:	6978      	ldr	r0, [r7, #20]
 8017590:	f7ff ff86 	bl	80174a0 <xTimerGenericCommand>
 8017594:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8017596:	693b      	ldr	r3, [r7, #16]
 8017598:	2b00      	cmp	r3, #0
 801759a:	d116      	bne.n	80175ca <prvProcessExpiredTimer+0x8a>
	__asm volatile
 801759c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175a0:	b672      	cpsid	i
 80175a2:	f383 8811 	msr	BASEPRI, r3
 80175a6:	f3bf 8f6f 	isb	sy
 80175aa:	f3bf 8f4f 	dsb	sy
 80175ae:	b662      	cpsie	i
 80175b0:	60fb      	str	r3, [r7, #12]
}
 80175b2:	bf00      	nop
 80175b4:	bf00      	nop
 80175b6:	e7fd      	b.n	80175b4 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80175b8:	697b      	ldr	r3, [r7, #20]
 80175ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80175be:	f023 0301 	bic.w	r3, r3, #1
 80175c2:	b2da      	uxtb	r2, r3
 80175c4:	697b      	ldr	r3, [r7, #20]
 80175c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80175ca:	697b      	ldr	r3, [r7, #20]
 80175cc:	6a1b      	ldr	r3, [r3, #32]
 80175ce:	6978      	ldr	r0, [r7, #20]
 80175d0:	4798      	blx	r3
}
 80175d2:	bf00      	nop
 80175d4:	3718      	adds	r7, #24
 80175d6:	46bd      	mov	sp, r7
 80175d8:	bd80      	pop	{r7, pc}
 80175da:	bf00      	nop
 80175dc:	200057ec 	.word	0x200057ec

080175e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80175e0:	b580      	push	{r7, lr}
 80175e2:	b084      	sub	sp, #16
 80175e4:	af00      	add	r7, sp, #0
 80175e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80175e8:	f107 0308 	add.w	r3, r7, #8
 80175ec:	4618      	mov	r0, r3
 80175ee:	f000 f859 	bl	80176a4 <prvGetNextExpireTime>
 80175f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80175f4:	68bb      	ldr	r3, [r7, #8]
 80175f6:	4619      	mov	r1, r3
 80175f8:	68f8      	ldr	r0, [r7, #12]
 80175fa:	f000 f805 	bl	8017608 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80175fe:	f000 f8d7 	bl	80177b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8017602:	bf00      	nop
 8017604:	e7f0      	b.n	80175e8 <prvTimerTask+0x8>
	...

08017608 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8017608:	b580      	push	{r7, lr}
 801760a:	b084      	sub	sp, #16
 801760c:	af00      	add	r7, sp, #0
 801760e:	6078      	str	r0, [r7, #4]
 8017610:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8017612:	f7fe fdf7 	bl	8016204 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8017616:	f107 0308 	add.w	r3, r7, #8
 801761a:	4618      	mov	r0, r3
 801761c:	f000 f866 	bl	80176ec <prvSampleTimeNow>
 8017620:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8017622:	68bb      	ldr	r3, [r7, #8]
 8017624:	2b00      	cmp	r3, #0
 8017626:	d130      	bne.n	801768a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8017628:	683b      	ldr	r3, [r7, #0]
 801762a:	2b00      	cmp	r3, #0
 801762c:	d10a      	bne.n	8017644 <prvProcessTimerOrBlockTask+0x3c>
 801762e:	687a      	ldr	r2, [r7, #4]
 8017630:	68fb      	ldr	r3, [r7, #12]
 8017632:	429a      	cmp	r2, r3
 8017634:	d806      	bhi.n	8017644 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8017636:	f7fe fdf3 	bl	8016220 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801763a:	68f9      	ldr	r1, [r7, #12]
 801763c:	6878      	ldr	r0, [r7, #4]
 801763e:	f7ff ff7f 	bl	8017540 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8017642:	e024      	b.n	801768e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8017644:	683b      	ldr	r3, [r7, #0]
 8017646:	2b00      	cmp	r3, #0
 8017648:	d008      	beq.n	801765c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801764a:	4b13      	ldr	r3, [pc, #76]	@ (8017698 <prvProcessTimerOrBlockTask+0x90>)
 801764c:	681b      	ldr	r3, [r3, #0]
 801764e:	681b      	ldr	r3, [r3, #0]
 8017650:	2b00      	cmp	r3, #0
 8017652:	d101      	bne.n	8017658 <prvProcessTimerOrBlockTask+0x50>
 8017654:	2301      	movs	r3, #1
 8017656:	e000      	b.n	801765a <prvProcessTimerOrBlockTask+0x52>
 8017658:	2300      	movs	r3, #0
 801765a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801765c:	4b0f      	ldr	r3, [pc, #60]	@ (801769c <prvProcessTimerOrBlockTask+0x94>)
 801765e:	6818      	ldr	r0, [r3, #0]
 8017660:	687a      	ldr	r2, [r7, #4]
 8017662:	68fb      	ldr	r3, [r7, #12]
 8017664:	1ad3      	subs	r3, r2, r3
 8017666:	683a      	ldr	r2, [r7, #0]
 8017668:	4619      	mov	r1, r3
 801766a:	f7fe fb25 	bl	8015cb8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801766e:	f7fe fdd7 	bl	8016220 <xTaskResumeAll>
 8017672:	4603      	mov	r3, r0
 8017674:	2b00      	cmp	r3, #0
 8017676:	d10a      	bne.n	801768e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8017678:	4b09      	ldr	r3, [pc, #36]	@ (80176a0 <prvProcessTimerOrBlockTask+0x98>)
 801767a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801767e:	601a      	str	r2, [r3, #0]
 8017680:	f3bf 8f4f 	dsb	sy
 8017684:	f3bf 8f6f 	isb	sy
}
 8017688:	e001      	b.n	801768e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801768a:	f7fe fdc9 	bl	8016220 <xTaskResumeAll>
}
 801768e:	bf00      	nop
 8017690:	3710      	adds	r7, #16
 8017692:	46bd      	mov	sp, r7
 8017694:	bd80      	pop	{r7, pc}
 8017696:	bf00      	nop
 8017698:	200057f0 	.word	0x200057f0
 801769c:	200057f4 	.word	0x200057f4
 80176a0:	e000ed04 	.word	0xe000ed04

080176a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80176a4:	b480      	push	{r7}
 80176a6:	b085      	sub	sp, #20
 80176a8:	af00      	add	r7, sp, #0
 80176aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80176ac:	4b0e      	ldr	r3, [pc, #56]	@ (80176e8 <prvGetNextExpireTime+0x44>)
 80176ae:	681b      	ldr	r3, [r3, #0]
 80176b0:	681b      	ldr	r3, [r3, #0]
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d101      	bne.n	80176ba <prvGetNextExpireTime+0x16>
 80176b6:	2201      	movs	r2, #1
 80176b8:	e000      	b.n	80176bc <prvGetNextExpireTime+0x18>
 80176ba:	2200      	movs	r2, #0
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80176c0:	687b      	ldr	r3, [r7, #4]
 80176c2:	681b      	ldr	r3, [r3, #0]
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	d105      	bne.n	80176d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80176c8:	4b07      	ldr	r3, [pc, #28]	@ (80176e8 <prvGetNextExpireTime+0x44>)
 80176ca:	681b      	ldr	r3, [r3, #0]
 80176cc:	68db      	ldr	r3, [r3, #12]
 80176ce:	681b      	ldr	r3, [r3, #0]
 80176d0:	60fb      	str	r3, [r7, #12]
 80176d2:	e001      	b.n	80176d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80176d4:	2300      	movs	r3, #0
 80176d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80176d8:	68fb      	ldr	r3, [r7, #12]
}
 80176da:	4618      	mov	r0, r3
 80176dc:	3714      	adds	r7, #20
 80176de:	46bd      	mov	sp, r7
 80176e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176e4:	4770      	bx	lr
 80176e6:	bf00      	nop
 80176e8:	200057ec 	.word	0x200057ec

080176ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80176ec:	b580      	push	{r7, lr}
 80176ee:	b084      	sub	sp, #16
 80176f0:	af00      	add	r7, sp, #0
 80176f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80176f4:	f7fe fe34 	bl	8016360 <xTaskGetTickCount>
 80176f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80176fa:	4b0b      	ldr	r3, [pc, #44]	@ (8017728 <prvSampleTimeNow+0x3c>)
 80176fc:	681b      	ldr	r3, [r3, #0]
 80176fe:	68fa      	ldr	r2, [r7, #12]
 8017700:	429a      	cmp	r2, r3
 8017702:	d205      	bcs.n	8017710 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8017704:	f000 f940 	bl	8017988 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	2201      	movs	r2, #1
 801770c:	601a      	str	r2, [r3, #0]
 801770e:	e002      	b.n	8017716 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	2200      	movs	r2, #0
 8017714:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8017716:	4a04      	ldr	r2, [pc, #16]	@ (8017728 <prvSampleTimeNow+0x3c>)
 8017718:	68fb      	ldr	r3, [r7, #12]
 801771a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801771c:	68fb      	ldr	r3, [r7, #12]
}
 801771e:	4618      	mov	r0, r3
 8017720:	3710      	adds	r7, #16
 8017722:	46bd      	mov	sp, r7
 8017724:	bd80      	pop	{r7, pc}
 8017726:	bf00      	nop
 8017728:	200057fc 	.word	0x200057fc

0801772c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801772c:	b580      	push	{r7, lr}
 801772e:	b086      	sub	sp, #24
 8017730:	af00      	add	r7, sp, #0
 8017732:	60f8      	str	r0, [r7, #12]
 8017734:	60b9      	str	r1, [r7, #8]
 8017736:	607a      	str	r2, [r7, #4]
 8017738:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801773a:	2300      	movs	r3, #0
 801773c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801773e:	68fb      	ldr	r3, [r7, #12]
 8017740:	68ba      	ldr	r2, [r7, #8]
 8017742:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8017744:	68fb      	ldr	r3, [r7, #12]
 8017746:	68fa      	ldr	r2, [r7, #12]
 8017748:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801774a:	68ba      	ldr	r2, [r7, #8]
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	429a      	cmp	r2, r3
 8017750:	d812      	bhi.n	8017778 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017752:	687a      	ldr	r2, [r7, #4]
 8017754:	683b      	ldr	r3, [r7, #0]
 8017756:	1ad2      	subs	r2, r2, r3
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	699b      	ldr	r3, [r3, #24]
 801775c:	429a      	cmp	r2, r3
 801775e:	d302      	bcc.n	8017766 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8017760:	2301      	movs	r3, #1
 8017762:	617b      	str	r3, [r7, #20]
 8017764:	e01b      	b.n	801779e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8017766:	4b10      	ldr	r3, [pc, #64]	@ (80177a8 <prvInsertTimerInActiveList+0x7c>)
 8017768:	681a      	ldr	r2, [r3, #0]
 801776a:	68fb      	ldr	r3, [r7, #12]
 801776c:	3304      	adds	r3, #4
 801776e:	4619      	mov	r1, r3
 8017770:	4610      	mov	r0, r2
 8017772:	f7fd fb1d 	bl	8014db0 <vListInsert>
 8017776:	e012      	b.n	801779e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8017778:	687a      	ldr	r2, [r7, #4]
 801777a:	683b      	ldr	r3, [r7, #0]
 801777c:	429a      	cmp	r2, r3
 801777e:	d206      	bcs.n	801778e <prvInsertTimerInActiveList+0x62>
 8017780:	68ba      	ldr	r2, [r7, #8]
 8017782:	683b      	ldr	r3, [r7, #0]
 8017784:	429a      	cmp	r2, r3
 8017786:	d302      	bcc.n	801778e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8017788:	2301      	movs	r3, #1
 801778a:	617b      	str	r3, [r7, #20]
 801778c:	e007      	b.n	801779e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801778e:	4b07      	ldr	r3, [pc, #28]	@ (80177ac <prvInsertTimerInActiveList+0x80>)
 8017790:	681a      	ldr	r2, [r3, #0]
 8017792:	68fb      	ldr	r3, [r7, #12]
 8017794:	3304      	adds	r3, #4
 8017796:	4619      	mov	r1, r3
 8017798:	4610      	mov	r0, r2
 801779a:	f7fd fb09 	bl	8014db0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801779e:	697b      	ldr	r3, [r7, #20]
}
 80177a0:	4618      	mov	r0, r3
 80177a2:	3718      	adds	r7, #24
 80177a4:	46bd      	mov	sp, r7
 80177a6:	bd80      	pop	{r7, pc}
 80177a8:	200057f0 	.word	0x200057f0
 80177ac:	200057ec 	.word	0x200057ec

080177b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80177b0:	b580      	push	{r7, lr}
 80177b2:	b08e      	sub	sp, #56	@ 0x38
 80177b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80177b6:	e0d4      	b.n	8017962 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	2b00      	cmp	r3, #0
 80177bc:	da1b      	bge.n	80177f6 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80177be:	1d3b      	adds	r3, r7, #4
 80177c0:	3304      	adds	r3, #4
 80177c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80177c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d10d      	bne.n	80177e6 <prvProcessReceivedCommands+0x36>
	__asm volatile
 80177ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80177ce:	b672      	cpsid	i
 80177d0:	f383 8811 	msr	BASEPRI, r3
 80177d4:	f3bf 8f6f 	isb	sy
 80177d8:	f3bf 8f4f 	dsb	sy
 80177dc:	b662      	cpsie	i
 80177de:	61fb      	str	r3, [r7, #28]
}
 80177e0:	bf00      	nop
 80177e2:	bf00      	nop
 80177e4:	e7fd      	b.n	80177e2 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80177e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80177e8:	681b      	ldr	r3, [r3, #0]
 80177ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80177ec:	6850      	ldr	r0, [r2, #4]
 80177ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80177f0:	6892      	ldr	r2, [r2, #8]
 80177f2:	4611      	mov	r1, r2
 80177f4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80177f6:	687b      	ldr	r3, [r7, #4]
 80177f8:	2b00      	cmp	r3, #0
 80177fa:	f2c0 80b2 	blt.w	8017962 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80177fe:	68fb      	ldr	r3, [r7, #12]
 8017800:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8017802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017804:	695b      	ldr	r3, [r3, #20]
 8017806:	2b00      	cmp	r3, #0
 8017808:	d004      	beq.n	8017814 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801780a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801780c:	3304      	adds	r3, #4
 801780e:	4618      	mov	r0, r3
 8017810:	f7fd fb07 	bl	8014e22 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8017814:	463b      	mov	r3, r7
 8017816:	4618      	mov	r0, r3
 8017818:	f7ff ff68 	bl	80176ec <prvSampleTimeNow>
 801781c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	2b09      	cmp	r3, #9
 8017822:	f200 809b 	bhi.w	801795c <prvProcessReceivedCommands+0x1ac>
 8017826:	a201      	add	r2, pc, #4	@ (adr r2, 801782c <prvProcessReceivedCommands+0x7c>)
 8017828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801782c:	08017855 	.word	0x08017855
 8017830:	08017855 	.word	0x08017855
 8017834:	08017855 	.word	0x08017855
 8017838:	080178cf 	.word	0x080178cf
 801783c:	080178e3 	.word	0x080178e3
 8017840:	08017933 	.word	0x08017933
 8017844:	08017855 	.word	0x08017855
 8017848:	08017855 	.word	0x08017855
 801784c:	080178cf 	.word	0x080178cf
 8017850:	080178e3 	.word	0x080178e3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017856:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801785a:	f043 0301 	orr.w	r3, r3, #1
 801785e:	b2da      	uxtb	r2, r3
 8017860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017862:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8017866:	68ba      	ldr	r2, [r7, #8]
 8017868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801786a:	699b      	ldr	r3, [r3, #24]
 801786c:	18d1      	adds	r1, r2, r3
 801786e:	68bb      	ldr	r3, [r7, #8]
 8017870:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017872:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017874:	f7ff ff5a 	bl	801772c <prvInsertTimerInActiveList>
 8017878:	4603      	mov	r3, r0
 801787a:	2b00      	cmp	r3, #0
 801787c:	d070      	beq.n	8017960 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801787e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017880:	6a1b      	ldr	r3, [r3, #32]
 8017882:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017884:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8017886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017888:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801788c:	f003 0304 	and.w	r3, r3, #4
 8017890:	2b00      	cmp	r3, #0
 8017892:	d065      	beq.n	8017960 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8017894:	68ba      	ldr	r2, [r7, #8]
 8017896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017898:	699b      	ldr	r3, [r3, #24]
 801789a:	441a      	add	r2, r3
 801789c:	2300      	movs	r3, #0
 801789e:	9300      	str	r3, [sp, #0]
 80178a0:	2300      	movs	r3, #0
 80178a2:	2100      	movs	r1, #0
 80178a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80178a6:	f7ff fdfb 	bl	80174a0 <xTimerGenericCommand>
 80178aa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80178ac:	6a3b      	ldr	r3, [r7, #32]
 80178ae:	2b00      	cmp	r3, #0
 80178b0:	d156      	bne.n	8017960 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 80178b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178b6:	b672      	cpsid	i
 80178b8:	f383 8811 	msr	BASEPRI, r3
 80178bc:	f3bf 8f6f 	isb	sy
 80178c0:	f3bf 8f4f 	dsb	sy
 80178c4:	b662      	cpsie	i
 80178c6:	61bb      	str	r3, [r7, #24]
}
 80178c8:	bf00      	nop
 80178ca:	bf00      	nop
 80178cc:	e7fd      	b.n	80178ca <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80178ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80178d4:	f023 0301 	bic.w	r3, r3, #1
 80178d8:	b2da      	uxtb	r2, r3
 80178da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80178e0:	e03f      	b.n	8017962 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80178e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80178e8:	f043 0301 	orr.w	r3, r3, #1
 80178ec:	b2da      	uxtb	r2, r3
 80178ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80178f4:	68ba      	ldr	r2, [r7, #8]
 80178f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178f8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80178fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80178fc:	699b      	ldr	r3, [r3, #24]
 80178fe:	2b00      	cmp	r3, #0
 8017900:	d10d      	bne.n	801791e <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8017902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017906:	b672      	cpsid	i
 8017908:	f383 8811 	msr	BASEPRI, r3
 801790c:	f3bf 8f6f 	isb	sy
 8017910:	f3bf 8f4f 	dsb	sy
 8017914:	b662      	cpsie	i
 8017916:	617b      	str	r3, [r7, #20]
}
 8017918:	bf00      	nop
 801791a:	bf00      	nop
 801791c:	e7fd      	b.n	801791a <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801791e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017920:	699a      	ldr	r2, [r3, #24]
 8017922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017924:	18d1      	adds	r1, r2, r3
 8017926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017928:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801792a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801792c:	f7ff fefe 	bl	801772c <prvInsertTimerInActiveList>
					break;
 8017930:	e017      	b.n	8017962 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8017932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017934:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017938:	f003 0302 	and.w	r3, r3, #2
 801793c:	2b00      	cmp	r3, #0
 801793e:	d103      	bne.n	8017948 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8017940:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017942:	f000 fbd7 	bl	80180f4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8017946:	e00c      	b.n	8017962 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8017948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801794a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801794e:	f023 0301 	bic.w	r3, r3, #1
 8017952:	b2da      	uxtb	r2, r3
 8017954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017956:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801795a:	e002      	b.n	8017962 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 801795c:	bf00      	nop
 801795e:	e000      	b.n	8017962 <prvProcessReceivedCommands+0x1b2>
					break;
 8017960:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8017962:	4b08      	ldr	r3, [pc, #32]	@ (8017984 <prvProcessReceivedCommands+0x1d4>)
 8017964:	681b      	ldr	r3, [r3, #0]
 8017966:	1d39      	adds	r1, r7, #4
 8017968:	2200      	movs	r2, #0
 801796a:	4618      	mov	r0, r3
 801796c:	f7fd fdba 	bl	80154e4 <xQueueReceive>
 8017970:	4603      	mov	r3, r0
 8017972:	2b00      	cmp	r3, #0
 8017974:	f47f af20 	bne.w	80177b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8017978:	bf00      	nop
 801797a:	bf00      	nop
 801797c:	3730      	adds	r7, #48	@ 0x30
 801797e:	46bd      	mov	sp, r7
 8017980:	bd80      	pop	{r7, pc}
 8017982:	bf00      	nop
 8017984:	200057f4 	.word	0x200057f4

08017988 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b088      	sub	sp, #32
 801798c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801798e:	e04b      	b.n	8017a28 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8017990:	4b2f      	ldr	r3, [pc, #188]	@ (8017a50 <prvSwitchTimerLists+0xc8>)
 8017992:	681b      	ldr	r3, [r3, #0]
 8017994:	68db      	ldr	r3, [r3, #12]
 8017996:	681b      	ldr	r3, [r3, #0]
 8017998:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801799a:	4b2d      	ldr	r3, [pc, #180]	@ (8017a50 <prvSwitchTimerLists+0xc8>)
 801799c:	681b      	ldr	r3, [r3, #0]
 801799e:	68db      	ldr	r3, [r3, #12]
 80179a0:	68db      	ldr	r3, [r3, #12]
 80179a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80179a4:	68fb      	ldr	r3, [r7, #12]
 80179a6:	3304      	adds	r3, #4
 80179a8:	4618      	mov	r0, r3
 80179aa:	f7fd fa3a 	bl	8014e22 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80179ae:	68fb      	ldr	r3, [r7, #12]
 80179b0:	6a1b      	ldr	r3, [r3, #32]
 80179b2:	68f8      	ldr	r0, [r7, #12]
 80179b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80179b6:	68fb      	ldr	r3, [r7, #12]
 80179b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80179bc:	f003 0304 	and.w	r3, r3, #4
 80179c0:	2b00      	cmp	r3, #0
 80179c2:	d031      	beq.n	8017a28 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80179c4:	68fb      	ldr	r3, [r7, #12]
 80179c6:	699b      	ldr	r3, [r3, #24]
 80179c8:	693a      	ldr	r2, [r7, #16]
 80179ca:	4413      	add	r3, r2
 80179cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80179ce:	68ba      	ldr	r2, [r7, #8]
 80179d0:	693b      	ldr	r3, [r7, #16]
 80179d2:	429a      	cmp	r2, r3
 80179d4:	d90e      	bls.n	80179f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80179d6:	68fb      	ldr	r3, [r7, #12]
 80179d8:	68ba      	ldr	r2, [r7, #8]
 80179da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80179dc:	68fb      	ldr	r3, [r7, #12]
 80179de:	68fa      	ldr	r2, [r7, #12]
 80179e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80179e2:	4b1b      	ldr	r3, [pc, #108]	@ (8017a50 <prvSwitchTimerLists+0xc8>)
 80179e4:	681a      	ldr	r2, [r3, #0]
 80179e6:	68fb      	ldr	r3, [r7, #12]
 80179e8:	3304      	adds	r3, #4
 80179ea:	4619      	mov	r1, r3
 80179ec:	4610      	mov	r0, r2
 80179ee:	f7fd f9df 	bl	8014db0 <vListInsert>
 80179f2:	e019      	b.n	8017a28 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80179f4:	2300      	movs	r3, #0
 80179f6:	9300      	str	r3, [sp, #0]
 80179f8:	2300      	movs	r3, #0
 80179fa:	693a      	ldr	r2, [r7, #16]
 80179fc:	2100      	movs	r1, #0
 80179fe:	68f8      	ldr	r0, [r7, #12]
 8017a00:	f7ff fd4e 	bl	80174a0 <xTimerGenericCommand>
 8017a04:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8017a06:	687b      	ldr	r3, [r7, #4]
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	d10d      	bne.n	8017a28 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8017a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a10:	b672      	cpsid	i
 8017a12:	f383 8811 	msr	BASEPRI, r3
 8017a16:	f3bf 8f6f 	isb	sy
 8017a1a:	f3bf 8f4f 	dsb	sy
 8017a1e:	b662      	cpsie	i
 8017a20:	603b      	str	r3, [r7, #0]
}
 8017a22:	bf00      	nop
 8017a24:	bf00      	nop
 8017a26:	e7fd      	b.n	8017a24 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8017a28:	4b09      	ldr	r3, [pc, #36]	@ (8017a50 <prvSwitchTimerLists+0xc8>)
 8017a2a:	681b      	ldr	r3, [r3, #0]
 8017a2c:	681b      	ldr	r3, [r3, #0]
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d1ae      	bne.n	8017990 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8017a32:	4b07      	ldr	r3, [pc, #28]	@ (8017a50 <prvSwitchTimerLists+0xc8>)
 8017a34:	681b      	ldr	r3, [r3, #0]
 8017a36:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8017a38:	4b06      	ldr	r3, [pc, #24]	@ (8017a54 <prvSwitchTimerLists+0xcc>)
 8017a3a:	681b      	ldr	r3, [r3, #0]
 8017a3c:	4a04      	ldr	r2, [pc, #16]	@ (8017a50 <prvSwitchTimerLists+0xc8>)
 8017a3e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8017a40:	4a04      	ldr	r2, [pc, #16]	@ (8017a54 <prvSwitchTimerLists+0xcc>)
 8017a42:	697b      	ldr	r3, [r7, #20]
 8017a44:	6013      	str	r3, [r2, #0]
}
 8017a46:	bf00      	nop
 8017a48:	3718      	adds	r7, #24
 8017a4a:	46bd      	mov	sp, r7
 8017a4c:	bd80      	pop	{r7, pc}
 8017a4e:	bf00      	nop
 8017a50:	200057ec 	.word	0x200057ec
 8017a54:	200057f0 	.word	0x200057f0

08017a58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8017a58:	b580      	push	{r7, lr}
 8017a5a:	b082      	sub	sp, #8
 8017a5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8017a5e:	f000 f94d 	bl	8017cfc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8017a62:	4b15      	ldr	r3, [pc, #84]	@ (8017ab8 <prvCheckForValidListAndQueue+0x60>)
 8017a64:	681b      	ldr	r3, [r3, #0]
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d120      	bne.n	8017aac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8017a6a:	4814      	ldr	r0, [pc, #80]	@ (8017abc <prvCheckForValidListAndQueue+0x64>)
 8017a6c:	f7fd f94f 	bl	8014d0e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8017a70:	4813      	ldr	r0, [pc, #76]	@ (8017ac0 <prvCheckForValidListAndQueue+0x68>)
 8017a72:	f7fd f94c 	bl	8014d0e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8017a76:	4b13      	ldr	r3, [pc, #76]	@ (8017ac4 <prvCheckForValidListAndQueue+0x6c>)
 8017a78:	4a10      	ldr	r2, [pc, #64]	@ (8017abc <prvCheckForValidListAndQueue+0x64>)
 8017a7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8017a7c:	4b12      	ldr	r3, [pc, #72]	@ (8017ac8 <prvCheckForValidListAndQueue+0x70>)
 8017a7e:	4a10      	ldr	r2, [pc, #64]	@ (8017ac0 <prvCheckForValidListAndQueue+0x68>)
 8017a80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8017a82:	2300      	movs	r3, #0
 8017a84:	9300      	str	r3, [sp, #0]
 8017a86:	4b11      	ldr	r3, [pc, #68]	@ (8017acc <prvCheckForValidListAndQueue+0x74>)
 8017a88:	4a11      	ldr	r2, [pc, #68]	@ (8017ad0 <prvCheckForValidListAndQueue+0x78>)
 8017a8a:	2110      	movs	r1, #16
 8017a8c:	200a      	movs	r0, #10
 8017a8e:	f7fd fa5f 	bl	8014f50 <xQueueGenericCreateStatic>
 8017a92:	4603      	mov	r3, r0
 8017a94:	4a08      	ldr	r2, [pc, #32]	@ (8017ab8 <prvCheckForValidListAndQueue+0x60>)
 8017a96:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8017a98:	4b07      	ldr	r3, [pc, #28]	@ (8017ab8 <prvCheckForValidListAndQueue+0x60>)
 8017a9a:	681b      	ldr	r3, [r3, #0]
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	d005      	beq.n	8017aac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8017aa0:	4b05      	ldr	r3, [pc, #20]	@ (8017ab8 <prvCheckForValidListAndQueue+0x60>)
 8017aa2:	681b      	ldr	r3, [r3, #0]
 8017aa4:	490b      	ldr	r1, [pc, #44]	@ (8017ad4 <prvCheckForValidListAndQueue+0x7c>)
 8017aa6:	4618      	mov	r0, r3
 8017aa8:	f7fe f8b2 	bl	8015c10 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017aac:	f000 f95c 	bl	8017d68 <vPortExitCritical>
}
 8017ab0:	bf00      	nop
 8017ab2:	46bd      	mov	sp, r7
 8017ab4:	bd80      	pop	{r7, pc}
 8017ab6:	bf00      	nop
 8017ab8:	200057f4 	.word	0x200057f4
 8017abc:	200057c4 	.word	0x200057c4
 8017ac0:	200057d8 	.word	0x200057d8
 8017ac4:	200057ec 	.word	0x200057ec
 8017ac8:	200057f0 	.word	0x200057f0
 8017acc:	200058a0 	.word	0x200058a0
 8017ad0:	20005800 	.word	0x20005800
 8017ad4:	08019900 	.word	0x08019900

08017ad8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8017ad8:	b480      	push	{r7}
 8017ada:	b085      	sub	sp, #20
 8017adc:	af00      	add	r7, sp, #0
 8017ade:	60f8      	str	r0, [r7, #12]
 8017ae0:	60b9      	str	r1, [r7, #8]
 8017ae2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8017ae4:	68fb      	ldr	r3, [r7, #12]
 8017ae6:	3b04      	subs	r3, #4
 8017ae8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8017aea:	68fb      	ldr	r3, [r7, #12]
 8017aec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8017af0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8017af2:	68fb      	ldr	r3, [r7, #12]
 8017af4:	3b04      	subs	r3, #4
 8017af6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8017af8:	68bb      	ldr	r3, [r7, #8]
 8017afa:	f023 0201 	bic.w	r2, r3, #1
 8017afe:	68fb      	ldr	r3, [r7, #12]
 8017b00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8017b02:	68fb      	ldr	r3, [r7, #12]
 8017b04:	3b04      	subs	r3, #4
 8017b06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017b08:	4a0c      	ldr	r2, [pc, #48]	@ (8017b3c <pxPortInitialiseStack+0x64>)
 8017b0a:	68fb      	ldr	r3, [r7, #12]
 8017b0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8017b0e:	68fb      	ldr	r3, [r7, #12]
 8017b10:	3b14      	subs	r3, #20
 8017b12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8017b14:	687a      	ldr	r2, [r7, #4]
 8017b16:	68fb      	ldr	r3, [r7, #12]
 8017b18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8017b1a:	68fb      	ldr	r3, [r7, #12]
 8017b1c:	3b04      	subs	r3, #4
 8017b1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8017b20:	68fb      	ldr	r3, [r7, #12]
 8017b22:	f06f 0202 	mvn.w	r2, #2
 8017b26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8017b28:	68fb      	ldr	r3, [r7, #12]
 8017b2a:	3b20      	subs	r3, #32
 8017b2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8017b2e:	68fb      	ldr	r3, [r7, #12]
}
 8017b30:	4618      	mov	r0, r3
 8017b32:	3714      	adds	r7, #20
 8017b34:	46bd      	mov	sp, r7
 8017b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b3a:	4770      	bx	lr
 8017b3c:	08017b41 	.word	0x08017b41

08017b40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8017b40:	b480      	push	{r7}
 8017b42:	b085      	sub	sp, #20
 8017b44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8017b46:	2300      	movs	r3, #0
 8017b48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8017b4a:	4b15      	ldr	r3, [pc, #84]	@ (8017ba0 <prvTaskExitError+0x60>)
 8017b4c:	681b      	ldr	r3, [r3, #0]
 8017b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017b52:	d00d      	beq.n	8017b70 <prvTaskExitError+0x30>
	__asm volatile
 8017b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b58:	b672      	cpsid	i
 8017b5a:	f383 8811 	msr	BASEPRI, r3
 8017b5e:	f3bf 8f6f 	isb	sy
 8017b62:	f3bf 8f4f 	dsb	sy
 8017b66:	b662      	cpsie	i
 8017b68:	60fb      	str	r3, [r7, #12]
}
 8017b6a:	bf00      	nop
 8017b6c:	bf00      	nop
 8017b6e:	e7fd      	b.n	8017b6c <prvTaskExitError+0x2c>
	__asm volatile
 8017b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017b74:	b672      	cpsid	i
 8017b76:	f383 8811 	msr	BASEPRI, r3
 8017b7a:	f3bf 8f6f 	isb	sy
 8017b7e:	f3bf 8f4f 	dsb	sy
 8017b82:	b662      	cpsie	i
 8017b84:	60bb      	str	r3, [r7, #8]
}
 8017b86:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8017b88:	bf00      	nop
 8017b8a:	687b      	ldr	r3, [r7, #4]
 8017b8c:	2b00      	cmp	r3, #0
 8017b8e:	d0fc      	beq.n	8017b8a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8017b90:	bf00      	nop
 8017b92:	bf00      	nop
 8017b94:	3714      	adds	r7, #20
 8017b96:	46bd      	mov	sp, r7
 8017b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b9c:	4770      	bx	lr
 8017b9e:	bf00      	nop
 8017ba0:	2000001c 	.word	0x2000001c
	...

08017bb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8017bb0:	4b07      	ldr	r3, [pc, #28]	@ (8017bd0 <pxCurrentTCBConst2>)
 8017bb2:	6819      	ldr	r1, [r3, #0]
 8017bb4:	6808      	ldr	r0, [r1, #0]
 8017bb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017bba:	f380 8809 	msr	PSP, r0
 8017bbe:	f3bf 8f6f 	isb	sy
 8017bc2:	f04f 0000 	mov.w	r0, #0
 8017bc6:	f380 8811 	msr	BASEPRI, r0
 8017bca:	4770      	bx	lr
 8017bcc:	f3af 8000 	nop.w

08017bd0 <pxCurrentTCBConst2>:
 8017bd0:	200052c4 	.word	0x200052c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8017bd4:	bf00      	nop
 8017bd6:	bf00      	nop

08017bd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8017bd8:	4808      	ldr	r0, [pc, #32]	@ (8017bfc <prvPortStartFirstTask+0x24>)
 8017bda:	6800      	ldr	r0, [r0, #0]
 8017bdc:	6800      	ldr	r0, [r0, #0]
 8017bde:	f380 8808 	msr	MSP, r0
 8017be2:	f04f 0000 	mov.w	r0, #0
 8017be6:	f380 8814 	msr	CONTROL, r0
 8017bea:	b662      	cpsie	i
 8017bec:	b661      	cpsie	f
 8017bee:	f3bf 8f4f 	dsb	sy
 8017bf2:	f3bf 8f6f 	isb	sy
 8017bf6:	df00      	svc	0
 8017bf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8017bfa:	bf00      	nop
 8017bfc:	e000ed08 	.word	0xe000ed08

08017c00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8017c00:	b580      	push	{r7, lr}
 8017c02:	b084      	sub	sp, #16
 8017c04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8017c06:	4b37      	ldr	r3, [pc, #220]	@ (8017ce4 <xPortStartScheduler+0xe4>)
 8017c08:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8017c0a:	68fb      	ldr	r3, [r7, #12]
 8017c0c:	781b      	ldrb	r3, [r3, #0]
 8017c0e:	b2db      	uxtb	r3, r3
 8017c10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	22ff      	movs	r2, #255	@ 0xff
 8017c16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8017c18:	68fb      	ldr	r3, [r7, #12]
 8017c1a:	781b      	ldrb	r3, [r3, #0]
 8017c1c:	b2db      	uxtb	r3, r3
 8017c1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017c20:	78fb      	ldrb	r3, [r7, #3]
 8017c22:	b2db      	uxtb	r3, r3
 8017c24:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8017c28:	b2da      	uxtb	r2, r3
 8017c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8017ce8 <xPortStartScheduler+0xe8>)
 8017c2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8017c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8017cec <xPortStartScheduler+0xec>)
 8017c30:	2207      	movs	r2, #7
 8017c32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017c34:	e009      	b.n	8017c4a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8017c36:	4b2d      	ldr	r3, [pc, #180]	@ (8017cec <xPortStartScheduler+0xec>)
 8017c38:	681b      	ldr	r3, [r3, #0]
 8017c3a:	3b01      	subs	r3, #1
 8017c3c:	4a2b      	ldr	r2, [pc, #172]	@ (8017cec <xPortStartScheduler+0xec>)
 8017c3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8017c40:	78fb      	ldrb	r3, [r7, #3]
 8017c42:	b2db      	uxtb	r3, r3
 8017c44:	005b      	lsls	r3, r3, #1
 8017c46:	b2db      	uxtb	r3, r3
 8017c48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8017c4a:	78fb      	ldrb	r3, [r7, #3]
 8017c4c:	b2db      	uxtb	r3, r3
 8017c4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017c52:	2b80      	cmp	r3, #128	@ 0x80
 8017c54:	d0ef      	beq.n	8017c36 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8017c56:	4b25      	ldr	r3, [pc, #148]	@ (8017cec <xPortStartScheduler+0xec>)
 8017c58:	681b      	ldr	r3, [r3, #0]
 8017c5a:	f1c3 0307 	rsb	r3, r3, #7
 8017c5e:	2b04      	cmp	r3, #4
 8017c60:	d00d      	beq.n	8017c7e <xPortStartScheduler+0x7e>
	__asm volatile
 8017c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017c66:	b672      	cpsid	i
 8017c68:	f383 8811 	msr	BASEPRI, r3
 8017c6c:	f3bf 8f6f 	isb	sy
 8017c70:	f3bf 8f4f 	dsb	sy
 8017c74:	b662      	cpsie	i
 8017c76:	60bb      	str	r3, [r7, #8]
}
 8017c78:	bf00      	nop
 8017c7a:	bf00      	nop
 8017c7c:	e7fd      	b.n	8017c7a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8017c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8017cec <xPortStartScheduler+0xec>)
 8017c80:	681b      	ldr	r3, [r3, #0]
 8017c82:	021b      	lsls	r3, r3, #8
 8017c84:	4a19      	ldr	r2, [pc, #100]	@ (8017cec <xPortStartScheduler+0xec>)
 8017c86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8017c88:	4b18      	ldr	r3, [pc, #96]	@ (8017cec <xPortStartScheduler+0xec>)
 8017c8a:	681b      	ldr	r3, [r3, #0]
 8017c8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017c90:	4a16      	ldr	r2, [pc, #88]	@ (8017cec <xPortStartScheduler+0xec>)
 8017c92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	b2da      	uxtb	r2, r3
 8017c98:	68fb      	ldr	r3, [r7, #12]
 8017c9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8017c9c:	4b14      	ldr	r3, [pc, #80]	@ (8017cf0 <xPortStartScheduler+0xf0>)
 8017c9e:	681b      	ldr	r3, [r3, #0]
 8017ca0:	4a13      	ldr	r2, [pc, #76]	@ (8017cf0 <xPortStartScheduler+0xf0>)
 8017ca2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017ca6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017ca8:	4b11      	ldr	r3, [pc, #68]	@ (8017cf0 <xPortStartScheduler+0xf0>)
 8017caa:	681b      	ldr	r3, [r3, #0]
 8017cac:	4a10      	ldr	r2, [pc, #64]	@ (8017cf0 <xPortStartScheduler+0xf0>)
 8017cae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017cb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017cb4:	f000 f8dc 	bl	8017e70 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8017cf4 <xPortStartScheduler+0xf4>)
 8017cba:	2200      	movs	r2, #0
 8017cbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8017cbe:	f000 f8fb 	bl	8017eb8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8017cf8 <xPortStartScheduler+0xf8>)
 8017cc4:	681b      	ldr	r3, [r3, #0]
 8017cc6:	4a0c      	ldr	r2, [pc, #48]	@ (8017cf8 <xPortStartScheduler+0xf8>)
 8017cc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8017ccc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8017cce:	f7ff ff83 	bl	8017bd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017cd2:	f7fe fc11 	bl	80164f8 <vTaskSwitchContext>
	prvTaskExitError();
 8017cd6:	f7ff ff33 	bl	8017b40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8017cda:	2300      	movs	r3, #0
}
 8017cdc:	4618      	mov	r0, r3
 8017cde:	3710      	adds	r7, #16
 8017ce0:	46bd      	mov	sp, r7
 8017ce2:	bd80      	pop	{r7, pc}
 8017ce4:	e000e400 	.word	0xe000e400
 8017ce8:	200058f0 	.word	0x200058f0
 8017cec:	200058f4 	.word	0x200058f4
 8017cf0:	e000ed20 	.word	0xe000ed20
 8017cf4:	2000001c 	.word	0x2000001c
 8017cf8:	e000ef34 	.word	0xe000ef34

08017cfc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8017cfc:	b480      	push	{r7}
 8017cfe:	b083      	sub	sp, #12
 8017d00:	af00      	add	r7, sp, #0
	__asm volatile
 8017d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d06:	b672      	cpsid	i
 8017d08:	f383 8811 	msr	BASEPRI, r3
 8017d0c:	f3bf 8f6f 	isb	sy
 8017d10:	f3bf 8f4f 	dsb	sy
 8017d14:	b662      	cpsie	i
 8017d16:	607b      	str	r3, [r7, #4]
}
 8017d18:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8017d1a:	4b11      	ldr	r3, [pc, #68]	@ (8017d60 <vPortEnterCritical+0x64>)
 8017d1c:	681b      	ldr	r3, [r3, #0]
 8017d1e:	3301      	adds	r3, #1
 8017d20:	4a0f      	ldr	r2, [pc, #60]	@ (8017d60 <vPortEnterCritical+0x64>)
 8017d22:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8017d24:	4b0e      	ldr	r3, [pc, #56]	@ (8017d60 <vPortEnterCritical+0x64>)
 8017d26:	681b      	ldr	r3, [r3, #0]
 8017d28:	2b01      	cmp	r3, #1
 8017d2a:	d112      	bne.n	8017d52 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8017d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8017d64 <vPortEnterCritical+0x68>)
 8017d2e:	681b      	ldr	r3, [r3, #0]
 8017d30:	b2db      	uxtb	r3, r3
 8017d32:	2b00      	cmp	r3, #0
 8017d34:	d00d      	beq.n	8017d52 <vPortEnterCritical+0x56>
	__asm volatile
 8017d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d3a:	b672      	cpsid	i
 8017d3c:	f383 8811 	msr	BASEPRI, r3
 8017d40:	f3bf 8f6f 	isb	sy
 8017d44:	f3bf 8f4f 	dsb	sy
 8017d48:	b662      	cpsie	i
 8017d4a:	603b      	str	r3, [r7, #0]
}
 8017d4c:	bf00      	nop
 8017d4e:	bf00      	nop
 8017d50:	e7fd      	b.n	8017d4e <vPortEnterCritical+0x52>
	}
}
 8017d52:	bf00      	nop
 8017d54:	370c      	adds	r7, #12
 8017d56:	46bd      	mov	sp, r7
 8017d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d5c:	4770      	bx	lr
 8017d5e:	bf00      	nop
 8017d60:	2000001c 	.word	0x2000001c
 8017d64:	e000ed04 	.word	0xe000ed04

08017d68 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8017d68:	b480      	push	{r7}
 8017d6a:	b083      	sub	sp, #12
 8017d6c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8017d6e:	4b13      	ldr	r3, [pc, #76]	@ (8017dbc <vPortExitCritical+0x54>)
 8017d70:	681b      	ldr	r3, [r3, #0]
 8017d72:	2b00      	cmp	r3, #0
 8017d74:	d10d      	bne.n	8017d92 <vPortExitCritical+0x2a>
	__asm volatile
 8017d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d7a:	b672      	cpsid	i
 8017d7c:	f383 8811 	msr	BASEPRI, r3
 8017d80:	f3bf 8f6f 	isb	sy
 8017d84:	f3bf 8f4f 	dsb	sy
 8017d88:	b662      	cpsie	i
 8017d8a:	607b      	str	r3, [r7, #4]
}
 8017d8c:	bf00      	nop
 8017d8e:	bf00      	nop
 8017d90:	e7fd      	b.n	8017d8e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8017d92:	4b0a      	ldr	r3, [pc, #40]	@ (8017dbc <vPortExitCritical+0x54>)
 8017d94:	681b      	ldr	r3, [r3, #0]
 8017d96:	3b01      	subs	r3, #1
 8017d98:	4a08      	ldr	r2, [pc, #32]	@ (8017dbc <vPortExitCritical+0x54>)
 8017d9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8017d9c:	4b07      	ldr	r3, [pc, #28]	@ (8017dbc <vPortExitCritical+0x54>)
 8017d9e:	681b      	ldr	r3, [r3, #0]
 8017da0:	2b00      	cmp	r3, #0
 8017da2:	d105      	bne.n	8017db0 <vPortExitCritical+0x48>
 8017da4:	2300      	movs	r3, #0
 8017da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017da8:	683b      	ldr	r3, [r7, #0]
 8017daa:	f383 8811 	msr	BASEPRI, r3
}
 8017dae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017db0:	bf00      	nop
 8017db2:	370c      	adds	r7, #12
 8017db4:	46bd      	mov	sp, r7
 8017db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dba:	4770      	bx	lr
 8017dbc:	2000001c 	.word	0x2000001c

08017dc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017dc0:	f3ef 8009 	mrs	r0, PSP
 8017dc4:	f3bf 8f6f 	isb	sy
 8017dc8:	4b15      	ldr	r3, [pc, #84]	@ (8017e20 <pxCurrentTCBConst>)
 8017dca:	681a      	ldr	r2, [r3, #0]
 8017dcc:	f01e 0f10 	tst.w	lr, #16
 8017dd0:	bf08      	it	eq
 8017dd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017dd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017dda:	6010      	str	r0, [r2, #0]
 8017ddc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017de0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017de4:	b672      	cpsid	i
 8017de6:	f380 8811 	msr	BASEPRI, r0
 8017dea:	f3bf 8f4f 	dsb	sy
 8017dee:	f3bf 8f6f 	isb	sy
 8017df2:	b662      	cpsie	i
 8017df4:	f7fe fb80 	bl	80164f8 <vTaskSwitchContext>
 8017df8:	f04f 0000 	mov.w	r0, #0
 8017dfc:	f380 8811 	msr	BASEPRI, r0
 8017e00:	bc09      	pop	{r0, r3}
 8017e02:	6819      	ldr	r1, [r3, #0]
 8017e04:	6808      	ldr	r0, [r1, #0]
 8017e06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e0a:	f01e 0f10 	tst.w	lr, #16
 8017e0e:	bf08      	it	eq
 8017e10:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017e14:	f380 8809 	msr	PSP, r0
 8017e18:	f3bf 8f6f 	isb	sy
 8017e1c:	4770      	bx	lr
 8017e1e:	bf00      	nop

08017e20 <pxCurrentTCBConst>:
 8017e20:	200052c4 	.word	0x200052c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017e24:	bf00      	nop
 8017e26:	bf00      	nop

08017e28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017e28:	b580      	push	{r7, lr}
 8017e2a:	b082      	sub	sp, #8
 8017e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8017e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017e32:	b672      	cpsid	i
 8017e34:	f383 8811 	msr	BASEPRI, r3
 8017e38:	f3bf 8f6f 	isb	sy
 8017e3c:	f3bf 8f4f 	dsb	sy
 8017e40:	b662      	cpsie	i
 8017e42:	607b      	str	r3, [r7, #4]
}
 8017e44:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8017e46:	f7fe fa9b 	bl	8016380 <xTaskIncrementTick>
 8017e4a:	4603      	mov	r3, r0
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	d003      	beq.n	8017e58 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8017e50:	4b06      	ldr	r3, [pc, #24]	@ (8017e6c <SysTick_Handler+0x44>)
 8017e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017e56:	601a      	str	r2, [r3, #0]
 8017e58:	2300      	movs	r3, #0
 8017e5a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017e5c:	683b      	ldr	r3, [r7, #0]
 8017e5e:	f383 8811 	msr	BASEPRI, r3
}
 8017e62:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8017e64:	bf00      	nop
 8017e66:	3708      	adds	r7, #8
 8017e68:	46bd      	mov	sp, r7
 8017e6a:	bd80      	pop	{r7, pc}
 8017e6c:	e000ed04 	.word	0xe000ed04

08017e70 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8017e70:	b480      	push	{r7}
 8017e72:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8017e74:	4b0b      	ldr	r3, [pc, #44]	@ (8017ea4 <vPortSetupTimerInterrupt+0x34>)
 8017e76:	2200      	movs	r2, #0
 8017e78:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8017e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8017ea8 <vPortSetupTimerInterrupt+0x38>)
 8017e7c:	2200      	movs	r2, #0
 8017e7e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8017e80:	4b0a      	ldr	r3, [pc, #40]	@ (8017eac <vPortSetupTimerInterrupt+0x3c>)
 8017e82:	681b      	ldr	r3, [r3, #0]
 8017e84:	4a0a      	ldr	r2, [pc, #40]	@ (8017eb0 <vPortSetupTimerInterrupt+0x40>)
 8017e86:	fba2 2303 	umull	r2, r3, r2, r3
 8017e8a:	099b      	lsrs	r3, r3, #6
 8017e8c:	4a09      	ldr	r2, [pc, #36]	@ (8017eb4 <vPortSetupTimerInterrupt+0x44>)
 8017e8e:	3b01      	subs	r3, #1
 8017e90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8017e92:	4b04      	ldr	r3, [pc, #16]	@ (8017ea4 <vPortSetupTimerInterrupt+0x34>)
 8017e94:	2207      	movs	r2, #7
 8017e96:	601a      	str	r2, [r3, #0]
}
 8017e98:	bf00      	nop
 8017e9a:	46bd      	mov	sp, r7
 8017e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ea0:	4770      	bx	lr
 8017ea2:	bf00      	nop
 8017ea4:	e000e010 	.word	0xe000e010
 8017ea8:	e000e018 	.word	0xe000e018
 8017eac:	20000000 	.word	0x20000000
 8017eb0:	10624dd3 	.word	0x10624dd3
 8017eb4:	e000e014 	.word	0xe000e014

08017eb8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017eb8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017ec8 <vPortEnableVFP+0x10>
 8017ebc:	6801      	ldr	r1, [r0, #0]
 8017ebe:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017ec2:	6001      	str	r1, [r0, #0]
 8017ec4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017ec6:	bf00      	nop
 8017ec8:	e000ed88 	.word	0xe000ed88

08017ecc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017ecc:	b480      	push	{r7}
 8017ece:	b085      	sub	sp, #20
 8017ed0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017ed2:	f3ef 8305 	mrs	r3, IPSR
 8017ed6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017ed8:	68fb      	ldr	r3, [r7, #12]
 8017eda:	2b0f      	cmp	r3, #15
 8017edc:	d917      	bls.n	8017f0e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8017ede:	4a1a      	ldr	r2, [pc, #104]	@ (8017f48 <vPortValidateInterruptPriority+0x7c>)
 8017ee0:	68fb      	ldr	r3, [r7, #12]
 8017ee2:	4413      	add	r3, r2
 8017ee4:	781b      	ldrb	r3, [r3, #0]
 8017ee6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017ee8:	4b18      	ldr	r3, [pc, #96]	@ (8017f4c <vPortValidateInterruptPriority+0x80>)
 8017eea:	781b      	ldrb	r3, [r3, #0]
 8017eec:	7afa      	ldrb	r2, [r7, #11]
 8017eee:	429a      	cmp	r2, r3
 8017ef0:	d20d      	bcs.n	8017f0e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8017ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ef6:	b672      	cpsid	i
 8017ef8:	f383 8811 	msr	BASEPRI, r3
 8017efc:	f3bf 8f6f 	isb	sy
 8017f00:	f3bf 8f4f 	dsb	sy
 8017f04:	b662      	cpsie	i
 8017f06:	607b      	str	r3, [r7, #4]
}
 8017f08:	bf00      	nop
 8017f0a:	bf00      	nop
 8017f0c:	e7fd      	b.n	8017f0a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8017f0e:	4b10      	ldr	r3, [pc, #64]	@ (8017f50 <vPortValidateInterruptPriority+0x84>)
 8017f10:	681b      	ldr	r3, [r3, #0]
 8017f12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8017f16:	4b0f      	ldr	r3, [pc, #60]	@ (8017f54 <vPortValidateInterruptPriority+0x88>)
 8017f18:	681b      	ldr	r3, [r3, #0]
 8017f1a:	429a      	cmp	r2, r3
 8017f1c:	d90d      	bls.n	8017f3a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8017f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017f22:	b672      	cpsid	i
 8017f24:	f383 8811 	msr	BASEPRI, r3
 8017f28:	f3bf 8f6f 	isb	sy
 8017f2c:	f3bf 8f4f 	dsb	sy
 8017f30:	b662      	cpsie	i
 8017f32:	603b      	str	r3, [r7, #0]
}
 8017f34:	bf00      	nop
 8017f36:	bf00      	nop
 8017f38:	e7fd      	b.n	8017f36 <vPortValidateInterruptPriority+0x6a>
	}
 8017f3a:	bf00      	nop
 8017f3c:	3714      	adds	r7, #20
 8017f3e:	46bd      	mov	sp, r7
 8017f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f44:	4770      	bx	lr
 8017f46:	bf00      	nop
 8017f48:	e000e3f0 	.word	0xe000e3f0
 8017f4c:	200058f0 	.word	0x200058f0
 8017f50:	e000ed0c 	.word	0xe000ed0c
 8017f54:	200058f4 	.word	0x200058f4

08017f58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8017f58:	b580      	push	{r7, lr}
 8017f5a:	b08a      	sub	sp, #40	@ 0x28
 8017f5c:	af00      	add	r7, sp, #0
 8017f5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017f60:	2300      	movs	r3, #0
 8017f62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8017f64:	f7fe f94e 	bl	8016204 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8017f68:	4b5d      	ldr	r3, [pc, #372]	@ (80180e0 <pvPortMalloc+0x188>)
 8017f6a:	681b      	ldr	r3, [r3, #0]
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d101      	bne.n	8017f74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8017f70:	f000 f920 	bl	80181b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8017f74:	4b5b      	ldr	r3, [pc, #364]	@ (80180e4 <pvPortMalloc+0x18c>)
 8017f76:	681a      	ldr	r2, [r3, #0]
 8017f78:	687b      	ldr	r3, [r7, #4]
 8017f7a:	4013      	ands	r3, r2
 8017f7c:	2b00      	cmp	r3, #0
 8017f7e:	f040 8094 	bne.w	80180aa <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8017f82:	687b      	ldr	r3, [r7, #4]
 8017f84:	2b00      	cmp	r3, #0
 8017f86:	d020      	beq.n	8017fca <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8017f88:	2208      	movs	r2, #8
 8017f8a:	687b      	ldr	r3, [r7, #4]
 8017f8c:	4413      	add	r3, r2
 8017f8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8017f90:	687b      	ldr	r3, [r7, #4]
 8017f92:	f003 0307 	and.w	r3, r3, #7
 8017f96:	2b00      	cmp	r3, #0
 8017f98:	d017      	beq.n	8017fca <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8017f9a:	687b      	ldr	r3, [r7, #4]
 8017f9c:	f023 0307 	bic.w	r3, r3, #7
 8017fa0:	3308      	adds	r3, #8
 8017fa2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017fa4:	687b      	ldr	r3, [r7, #4]
 8017fa6:	f003 0307 	and.w	r3, r3, #7
 8017faa:	2b00      	cmp	r3, #0
 8017fac:	d00d      	beq.n	8017fca <pvPortMalloc+0x72>
	__asm volatile
 8017fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017fb2:	b672      	cpsid	i
 8017fb4:	f383 8811 	msr	BASEPRI, r3
 8017fb8:	f3bf 8f6f 	isb	sy
 8017fbc:	f3bf 8f4f 	dsb	sy
 8017fc0:	b662      	cpsie	i
 8017fc2:	617b      	str	r3, [r7, #20]
}
 8017fc4:	bf00      	nop
 8017fc6:	bf00      	nop
 8017fc8:	e7fd      	b.n	8017fc6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8017fca:	687b      	ldr	r3, [r7, #4]
 8017fcc:	2b00      	cmp	r3, #0
 8017fce:	d06c      	beq.n	80180aa <pvPortMalloc+0x152>
 8017fd0:	4b45      	ldr	r3, [pc, #276]	@ (80180e8 <pvPortMalloc+0x190>)
 8017fd2:	681b      	ldr	r3, [r3, #0]
 8017fd4:	687a      	ldr	r2, [r7, #4]
 8017fd6:	429a      	cmp	r2, r3
 8017fd8:	d867      	bhi.n	80180aa <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8017fda:	4b44      	ldr	r3, [pc, #272]	@ (80180ec <pvPortMalloc+0x194>)
 8017fdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8017fde:	4b43      	ldr	r3, [pc, #268]	@ (80180ec <pvPortMalloc+0x194>)
 8017fe0:	681b      	ldr	r3, [r3, #0]
 8017fe2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017fe4:	e004      	b.n	8017ff0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017fe8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8017fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017fec:	681b      	ldr	r3, [r3, #0]
 8017fee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ff2:	685b      	ldr	r3, [r3, #4]
 8017ff4:	687a      	ldr	r2, [r7, #4]
 8017ff6:	429a      	cmp	r2, r3
 8017ff8:	d903      	bls.n	8018002 <pvPortMalloc+0xaa>
 8017ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ffc:	681b      	ldr	r3, [r3, #0]
 8017ffe:	2b00      	cmp	r3, #0
 8018000:	d1f1      	bne.n	8017fe6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8018002:	4b37      	ldr	r3, [pc, #220]	@ (80180e0 <pvPortMalloc+0x188>)
 8018004:	681b      	ldr	r3, [r3, #0]
 8018006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018008:	429a      	cmp	r2, r3
 801800a:	d04e      	beq.n	80180aa <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801800c:	6a3b      	ldr	r3, [r7, #32]
 801800e:	681b      	ldr	r3, [r3, #0]
 8018010:	2208      	movs	r2, #8
 8018012:	4413      	add	r3, r2
 8018014:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8018016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018018:	681a      	ldr	r2, [r3, #0]
 801801a:	6a3b      	ldr	r3, [r7, #32]
 801801c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801801e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018020:	685a      	ldr	r2, [r3, #4]
 8018022:	687b      	ldr	r3, [r7, #4]
 8018024:	1ad2      	subs	r2, r2, r3
 8018026:	2308      	movs	r3, #8
 8018028:	005b      	lsls	r3, r3, #1
 801802a:	429a      	cmp	r2, r3
 801802c:	d922      	bls.n	8018074 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801802e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018030:	687b      	ldr	r3, [r7, #4]
 8018032:	4413      	add	r3, r2
 8018034:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018036:	69bb      	ldr	r3, [r7, #24]
 8018038:	f003 0307 	and.w	r3, r3, #7
 801803c:	2b00      	cmp	r3, #0
 801803e:	d00d      	beq.n	801805c <pvPortMalloc+0x104>
	__asm volatile
 8018040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018044:	b672      	cpsid	i
 8018046:	f383 8811 	msr	BASEPRI, r3
 801804a:	f3bf 8f6f 	isb	sy
 801804e:	f3bf 8f4f 	dsb	sy
 8018052:	b662      	cpsie	i
 8018054:	613b      	str	r3, [r7, #16]
}
 8018056:	bf00      	nop
 8018058:	bf00      	nop
 801805a:	e7fd      	b.n	8018058 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801805c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801805e:	685a      	ldr	r2, [r3, #4]
 8018060:	687b      	ldr	r3, [r7, #4]
 8018062:	1ad2      	subs	r2, r2, r3
 8018064:	69bb      	ldr	r3, [r7, #24]
 8018066:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8018068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801806a:	687a      	ldr	r2, [r7, #4]
 801806c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801806e:	69b8      	ldr	r0, [r7, #24]
 8018070:	f000 f902 	bl	8018278 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018074:	4b1c      	ldr	r3, [pc, #112]	@ (80180e8 <pvPortMalloc+0x190>)
 8018076:	681a      	ldr	r2, [r3, #0]
 8018078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801807a:	685b      	ldr	r3, [r3, #4]
 801807c:	1ad3      	subs	r3, r2, r3
 801807e:	4a1a      	ldr	r2, [pc, #104]	@ (80180e8 <pvPortMalloc+0x190>)
 8018080:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018082:	4b19      	ldr	r3, [pc, #100]	@ (80180e8 <pvPortMalloc+0x190>)
 8018084:	681a      	ldr	r2, [r3, #0]
 8018086:	4b1a      	ldr	r3, [pc, #104]	@ (80180f0 <pvPortMalloc+0x198>)
 8018088:	681b      	ldr	r3, [r3, #0]
 801808a:	429a      	cmp	r2, r3
 801808c:	d203      	bcs.n	8018096 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801808e:	4b16      	ldr	r3, [pc, #88]	@ (80180e8 <pvPortMalloc+0x190>)
 8018090:	681b      	ldr	r3, [r3, #0]
 8018092:	4a17      	ldr	r2, [pc, #92]	@ (80180f0 <pvPortMalloc+0x198>)
 8018094:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8018096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018098:	685a      	ldr	r2, [r3, #4]
 801809a:	4b12      	ldr	r3, [pc, #72]	@ (80180e4 <pvPortMalloc+0x18c>)
 801809c:	681b      	ldr	r3, [r3, #0]
 801809e:	431a      	orrs	r2, r3
 80180a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80180a2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80180a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80180a6:	2200      	movs	r2, #0
 80180a8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80180aa:	f7fe f8b9 	bl	8016220 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80180ae:	69fb      	ldr	r3, [r7, #28]
 80180b0:	f003 0307 	and.w	r3, r3, #7
 80180b4:	2b00      	cmp	r3, #0
 80180b6:	d00d      	beq.n	80180d4 <pvPortMalloc+0x17c>
	__asm volatile
 80180b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80180bc:	b672      	cpsid	i
 80180be:	f383 8811 	msr	BASEPRI, r3
 80180c2:	f3bf 8f6f 	isb	sy
 80180c6:	f3bf 8f4f 	dsb	sy
 80180ca:	b662      	cpsie	i
 80180cc:	60fb      	str	r3, [r7, #12]
}
 80180ce:	bf00      	nop
 80180d0:	bf00      	nop
 80180d2:	e7fd      	b.n	80180d0 <pvPortMalloc+0x178>
	return pvReturn;
 80180d4:	69fb      	ldr	r3, [r7, #28]
}
 80180d6:	4618      	mov	r0, r3
 80180d8:	3728      	adds	r7, #40	@ 0x28
 80180da:	46bd      	mov	sp, r7
 80180dc:	bd80      	pop	{r7, pc}
 80180de:	bf00      	nop
 80180e0:	20009500 	.word	0x20009500
 80180e4:	2000950c 	.word	0x2000950c
 80180e8:	20009504 	.word	0x20009504
 80180ec:	200094f8 	.word	0x200094f8
 80180f0:	20009508 	.word	0x20009508

080180f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80180f4:	b580      	push	{r7, lr}
 80180f6:	b086      	sub	sp, #24
 80180f8:	af00      	add	r7, sp, #0
 80180fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80180fc:	687b      	ldr	r3, [r7, #4]
 80180fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8018100:	687b      	ldr	r3, [r7, #4]
 8018102:	2b00      	cmp	r3, #0
 8018104:	d04e      	beq.n	80181a4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8018106:	2308      	movs	r3, #8
 8018108:	425b      	negs	r3, r3
 801810a:	697a      	ldr	r2, [r7, #20]
 801810c:	4413      	add	r3, r2
 801810e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8018110:	697b      	ldr	r3, [r7, #20]
 8018112:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8018114:	693b      	ldr	r3, [r7, #16]
 8018116:	685a      	ldr	r2, [r3, #4]
 8018118:	4b24      	ldr	r3, [pc, #144]	@ (80181ac <vPortFree+0xb8>)
 801811a:	681b      	ldr	r3, [r3, #0]
 801811c:	4013      	ands	r3, r2
 801811e:	2b00      	cmp	r3, #0
 8018120:	d10d      	bne.n	801813e <vPortFree+0x4a>
	__asm volatile
 8018122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018126:	b672      	cpsid	i
 8018128:	f383 8811 	msr	BASEPRI, r3
 801812c:	f3bf 8f6f 	isb	sy
 8018130:	f3bf 8f4f 	dsb	sy
 8018134:	b662      	cpsie	i
 8018136:	60fb      	str	r3, [r7, #12]
}
 8018138:	bf00      	nop
 801813a:	bf00      	nop
 801813c:	e7fd      	b.n	801813a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801813e:	693b      	ldr	r3, [r7, #16]
 8018140:	681b      	ldr	r3, [r3, #0]
 8018142:	2b00      	cmp	r3, #0
 8018144:	d00d      	beq.n	8018162 <vPortFree+0x6e>
	__asm volatile
 8018146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801814a:	b672      	cpsid	i
 801814c:	f383 8811 	msr	BASEPRI, r3
 8018150:	f3bf 8f6f 	isb	sy
 8018154:	f3bf 8f4f 	dsb	sy
 8018158:	b662      	cpsie	i
 801815a:	60bb      	str	r3, [r7, #8]
}
 801815c:	bf00      	nop
 801815e:	bf00      	nop
 8018160:	e7fd      	b.n	801815e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8018162:	693b      	ldr	r3, [r7, #16]
 8018164:	685a      	ldr	r2, [r3, #4]
 8018166:	4b11      	ldr	r3, [pc, #68]	@ (80181ac <vPortFree+0xb8>)
 8018168:	681b      	ldr	r3, [r3, #0]
 801816a:	4013      	ands	r3, r2
 801816c:	2b00      	cmp	r3, #0
 801816e:	d019      	beq.n	80181a4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8018170:	693b      	ldr	r3, [r7, #16]
 8018172:	681b      	ldr	r3, [r3, #0]
 8018174:	2b00      	cmp	r3, #0
 8018176:	d115      	bne.n	80181a4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8018178:	693b      	ldr	r3, [r7, #16]
 801817a:	685a      	ldr	r2, [r3, #4]
 801817c:	4b0b      	ldr	r3, [pc, #44]	@ (80181ac <vPortFree+0xb8>)
 801817e:	681b      	ldr	r3, [r3, #0]
 8018180:	43db      	mvns	r3, r3
 8018182:	401a      	ands	r2, r3
 8018184:	693b      	ldr	r3, [r7, #16]
 8018186:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8018188:	f7fe f83c 	bl	8016204 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801818c:	693b      	ldr	r3, [r7, #16]
 801818e:	685a      	ldr	r2, [r3, #4]
 8018190:	4b07      	ldr	r3, [pc, #28]	@ (80181b0 <vPortFree+0xbc>)
 8018192:	681b      	ldr	r3, [r3, #0]
 8018194:	4413      	add	r3, r2
 8018196:	4a06      	ldr	r2, [pc, #24]	@ (80181b0 <vPortFree+0xbc>)
 8018198:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801819a:	6938      	ldr	r0, [r7, #16]
 801819c:	f000 f86c 	bl	8018278 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80181a0:	f7fe f83e 	bl	8016220 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80181a4:	bf00      	nop
 80181a6:	3718      	adds	r7, #24
 80181a8:	46bd      	mov	sp, r7
 80181aa:	bd80      	pop	{r7, pc}
 80181ac:	2000950c 	.word	0x2000950c
 80181b0:	20009504 	.word	0x20009504

080181b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80181b4:	b480      	push	{r7}
 80181b6:	b085      	sub	sp, #20
 80181b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80181ba:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80181be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80181c0:	4b27      	ldr	r3, [pc, #156]	@ (8018260 <prvHeapInit+0xac>)
 80181c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80181c4:	68fb      	ldr	r3, [r7, #12]
 80181c6:	f003 0307 	and.w	r3, r3, #7
 80181ca:	2b00      	cmp	r3, #0
 80181cc:	d00c      	beq.n	80181e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80181ce:	68fb      	ldr	r3, [r7, #12]
 80181d0:	3307      	adds	r3, #7
 80181d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80181d4:	68fb      	ldr	r3, [r7, #12]
 80181d6:	f023 0307 	bic.w	r3, r3, #7
 80181da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80181dc:	68ba      	ldr	r2, [r7, #8]
 80181de:	68fb      	ldr	r3, [r7, #12]
 80181e0:	1ad3      	subs	r3, r2, r3
 80181e2:	4a1f      	ldr	r2, [pc, #124]	@ (8018260 <prvHeapInit+0xac>)
 80181e4:	4413      	add	r3, r2
 80181e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80181e8:	68fb      	ldr	r3, [r7, #12]
 80181ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80181ec:	4a1d      	ldr	r2, [pc, #116]	@ (8018264 <prvHeapInit+0xb0>)
 80181ee:	687b      	ldr	r3, [r7, #4]
 80181f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80181f2:	4b1c      	ldr	r3, [pc, #112]	@ (8018264 <prvHeapInit+0xb0>)
 80181f4:	2200      	movs	r2, #0
 80181f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80181f8:	687b      	ldr	r3, [r7, #4]
 80181fa:	68ba      	ldr	r2, [r7, #8]
 80181fc:	4413      	add	r3, r2
 80181fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8018200:	2208      	movs	r2, #8
 8018202:	68fb      	ldr	r3, [r7, #12]
 8018204:	1a9b      	subs	r3, r3, r2
 8018206:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018208:	68fb      	ldr	r3, [r7, #12]
 801820a:	f023 0307 	bic.w	r3, r3, #7
 801820e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8018210:	68fb      	ldr	r3, [r7, #12]
 8018212:	4a15      	ldr	r2, [pc, #84]	@ (8018268 <prvHeapInit+0xb4>)
 8018214:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8018216:	4b14      	ldr	r3, [pc, #80]	@ (8018268 <prvHeapInit+0xb4>)
 8018218:	681b      	ldr	r3, [r3, #0]
 801821a:	2200      	movs	r2, #0
 801821c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801821e:	4b12      	ldr	r3, [pc, #72]	@ (8018268 <prvHeapInit+0xb4>)
 8018220:	681b      	ldr	r3, [r3, #0]
 8018222:	2200      	movs	r2, #0
 8018224:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8018226:	687b      	ldr	r3, [r7, #4]
 8018228:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801822a:	683b      	ldr	r3, [r7, #0]
 801822c:	68fa      	ldr	r2, [r7, #12]
 801822e:	1ad2      	subs	r2, r2, r3
 8018230:	683b      	ldr	r3, [r7, #0]
 8018232:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8018234:	4b0c      	ldr	r3, [pc, #48]	@ (8018268 <prvHeapInit+0xb4>)
 8018236:	681a      	ldr	r2, [r3, #0]
 8018238:	683b      	ldr	r3, [r7, #0]
 801823a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801823c:	683b      	ldr	r3, [r7, #0]
 801823e:	685b      	ldr	r3, [r3, #4]
 8018240:	4a0a      	ldr	r2, [pc, #40]	@ (801826c <prvHeapInit+0xb8>)
 8018242:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018244:	683b      	ldr	r3, [r7, #0]
 8018246:	685b      	ldr	r3, [r3, #4]
 8018248:	4a09      	ldr	r2, [pc, #36]	@ (8018270 <prvHeapInit+0xbc>)
 801824a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801824c:	4b09      	ldr	r3, [pc, #36]	@ (8018274 <prvHeapInit+0xc0>)
 801824e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8018252:	601a      	str	r2, [r3, #0]
}
 8018254:	bf00      	nop
 8018256:	3714      	adds	r7, #20
 8018258:	46bd      	mov	sp, r7
 801825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801825e:	4770      	bx	lr
 8018260:	200058f8 	.word	0x200058f8
 8018264:	200094f8 	.word	0x200094f8
 8018268:	20009500 	.word	0x20009500
 801826c:	20009508 	.word	0x20009508
 8018270:	20009504 	.word	0x20009504
 8018274:	2000950c 	.word	0x2000950c

08018278 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8018278:	b480      	push	{r7}
 801827a:	b085      	sub	sp, #20
 801827c:	af00      	add	r7, sp, #0
 801827e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8018280:	4b28      	ldr	r3, [pc, #160]	@ (8018324 <prvInsertBlockIntoFreeList+0xac>)
 8018282:	60fb      	str	r3, [r7, #12]
 8018284:	e002      	b.n	801828c <prvInsertBlockIntoFreeList+0x14>
 8018286:	68fb      	ldr	r3, [r7, #12]
 8018288:	681b      	ldr	r3, [r3, #0]
 801828a:	60fb      	str	r3, [r7, #12]
 801828c:	68fb      	ldr	r3, [r7, #12]
 801828e:	681b      	ldr	r3, [r3, #0]
 8018290:	687a      	ldr	r2, [r7, #4]
 8018292:	429a      	cmp	r2, r3
 8018294:	d8f7      	bhi.n	8018286 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8018296:	68fb      	ldr	r3, [r7, #12]
 8018298:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801829a:	68fb      	ldr	r3, [r7, #12]
 801829c:	685b      	ldr	r3, [r3, #4]
 801829e:	68ba      	ldr	r2, [r7, #8]
 80182a0:	4413      	add	r3, r2
 80182a2:	687a      	ldr	r2, [r7, #4]
 80182a4:	429a      	cmp	r2, r3
 80182a6:	d108      	bne.n	80182ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80182a8:	68fb      	ldr	r3, [r7, #12]
 80182aa:	685a      	ldr	r2, [r3, #4]
 80182ac:	687b      	ldr	r3, [r7, #4]
 80182ae:	685b      	ldr	r3, [r3, #4]
 80182b0:	441a      	add	r2, r3
 80182b2:	68fb      	ldr	r3, [r7, #12]
 80182b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80182b6:	68fb      	ldr	r3, [r7, #12]
 80182b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80182ba:	687b      	ldr	r3, [r7, #4]
 80182bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	685b      	ldr	r3, [r3, #4]
 80182c2:	68ba      	ldr	r2, [r7, #8]
 80182c4:	441a      	add	r2, r3
 80182c6:	68fb      	ldr	r3, [r7, #12]
 80182c8:	681b      	ldr	r3, [r3, #0]
 80182ca:	429a      	cmp	r2, r3
 80182cc:	d118      	bne.n	8018300 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80182ce:	68fb      	ldr	r3, [r7, #12]
 80182d0:	681a      	ldr	r2, [r3, #0]
 80182d2:	4b15      	ldr	r3, [pc, #84]	@ (8018328 <prvInsertBlockIntoFreeList+0xb0>)
 80182d4:	681b      	ldr	r3, [r3, #0]
 80182d6:	429a      	cmp	r2, r3
 80182d8:	d00d      	beq.n	80182f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80182da:	687b      	ldr	r3, [r7, #4]
 80182dc:	685a      	ldr	r2, [r3, #4]
 80182de:	68fb      	ldr	r3, [r7, #12]
 80182e0:	681b      	ldr	r3, [r3, #0]
 80182e2:	685b      	ldr	r3, [r3, #4]
 80182e4:	441a      	add	r2, r3
 80182e6:	687b      	ldr	r3, [r7, #4]
 80182e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80182ea:	68fb      	ldr	r3, [r7, #12]
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	681a      	ldr	r2, [r3, #0]
 80182f0:	687b      	ldr	r3, [r7, #4]
 80182f2:	601a      	str	r2, [r3, #0]
 80182f4:	e008      	b.n	8018308 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80182f6:	4b0c      	ldr	r3, [pc, #48]	@ (8018328 <prvInsertBlockIntoFreeList+0xb0>)
 80182f8:	681a      	ldr	r2, [r3, #0]
 80182fa:	687b      	ldr	r3, [r7, #4]
 80182fc:	601a      	str	r2, [r3, #0]
 80182fe:	e003      	b.n	8018308 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8018300:	68fb      	ldr	r3, [r7, #12]
 8018302:	681a      	ldr	r2, [r3, #0]
 8018304:	687b      	ldr	r3, [r7, #4]
 8018306:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8018308:	68fa      	ldr	r2, [r7, #12]
 801830a:	687b      	ldr	r3, [r7, #4]
 801830c:	429a      	cmp	r2, r3
 801830e:	d002      	beq.n	8018316 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8018310:	68fb      	ldr	r3, [r7, #12]
 8018312:	687a      	ldr	r2, [r7, #4]
 8018314:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018316:	bf00      	nop
 8018318:	3714      	adds	r7, #20
 801831a:	46bd      	mov	sp, r7
 801831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018320:	4770      	bx	lr
 8018322:	bf00      	nop
 8018324:	200094f8 	.word	0x200094f8
 8018328:	20009500 	.word	0x20009500

0801832c <rand>:
 801832c:	4b16      	ldr	r3, [pc, #88]	@ (8018388 <rand+0x5c>)
 801832e:	b510      	push	{r4, lr}
 8018330:	681c      	ldr	r4, [r3, #0]
 8018332:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8018334:	b9b3      	cbnz	r3, 8018364 <rand+0x38>
 8018336:	2018      	movs	r0, #24
 8018338:	f000 faec 	bl	8018914 <malloc>
 801833c:	4602      	mov	r2, r0
 801833e:	6320      	str	r0, [r4, #48]	@ 0x30
 8018340:	b920      	cbnz	r0, 801834c <rand+0x20>
 8018342:	4b12      	ldr	r3, [pc, #72]	@ (801838c <rand+0x60>)
 8018344:	4812      	ldr	r0, [pc, #72]	@ (8018390 <rand+0x64>)
 8018346:	2152      	movs	r1, #82	@ 0x52
 8018348:	f000 fa7c 	bl	8018844 <__assert_func>
 801834c:	4911      	ldr	r1, [pc, #68]	@ (8018394 <rand+0x68>)
 801834e:	4b12      	ldr	r3, [pc, #72]	@ (8018398 <rand+0x6c>)
 8018350:	e9c0 1300 	strd	r1, r3, [r0]
 8018354:	4b11      	ldr	r3, [pc, #68]	@ (801839c <rand+0x70>)
 8018356:	6083      	str	r3, [r0, #8]
 8018358:	230b      	movs	r3, #11
 801835a:	8183      	strh	r3, [r0, #12]
 801835c:	2100      	movs	r1, #0
 801835e:	2001      	movs	r0, #1
 8018360:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018364:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018366:	480e      	ldr	r0, [pc, #56]	@ (80183a0 <rand+0x74>)
 8018368:	690b      	ldr	r3, [r1, #16]
 801836a:	694c      	ldr	r4, [r1, #20]
 801836c:	4a0d      	ldr	r2, [pc, #52]	@ (80183a4 <rand+0x78>)
 801836e:	4358      	muls	r0, r3
 8018370:	fb02 0004 	mla	r0, r2, r4, r0
 8018374:	fba3 3202 	umull	r3, r2, r3, r2
 8018378:	3301      	adds	r3, #1
 801837a:	eb40 0002 	adc.w	r0, r0, r2
 801837e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8018382:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8018386:	bd10      	pop	{r4, pc}
 8018388:	2000002c 	.word	0x2000002c
 801838c:	08019a28 	.word	0x08019a28
 8018390:	08019a3f 	.word	0x08019a3f
 8018394:	abcd330e 	.word	0xabcd330e
 8018398:	e66d1234 	.word	0xe66d1234
 801839c:	0005deec 	.word	0x0005deec
 80183a0:	5851f42d 	.word	0x5851f42d
 80183a4:	4c957f2d 	.word	0x4c957f2d

080183a8 <std>:
 80183a8:	2300      	movs	r3, #0
 80183aa:	b510      	push	{r4, lr}
 80183ac:	4604      	mov	r4, r0
 80183ae:	e9c0 3300 	strd	r3, r3, [r0]
 80183b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80183b6:	6083      	str	r3, [r0, #8]
 80183b8:	8181      	strh	r1, [r0, #12]
 80183ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80183bc:	81c2      	strh	r2, [r0, #14]
 80183be:	6183      	str	r3, [r0, #24]
 80183c0:	4619      	mov	r1, r3
 80183c2:	2208      	movs	r2, #8
 80183c4:	305c      	adds	r0, #92	@ 0x5c
 80183c6:	f000 f954 	bl	8018672 <memset>
 80183ca:	4b0d      	ldr	r3, [pc, #52]	@ (8018400 <std+0x58>)
 80183cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80183ce:	4b0d      	ldr	r3, [pc, #52]	@ (8018404 <std+0x5c>)
 80183d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80183d2:	4b0d      	ldr	r3, [pc, #52]	@ (8018408 <std+0x60>)
 80183d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80183d6:	4b0d      	ldr	r3, [pc, #52]	@ (801840c <std+0x64>)
 80183d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80183da:	4b0d      	ldr	r3, [pc, #52]	@ (8018410 <std+0x68>)
 80183dc:	6224      	str	r4, [r4, #32]
 80183de:	429c      	cmp	r4, r3
 80183e0:	d006      	beq.n	80183f0 <std+0x48>
 80183e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80183e6:	4294      	cmp	r4, r2
 80183e8:	d002      	beq.n	80183f0 <std+0x48>
 80183ea:	33d0      	adds	r3, #208	@ 0xd0
 80183ec:	429c      	cmp	r4, r3
 80183ee:	d105      	bne.n	80183fc <std+0x54>
 80183f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80183f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80183f8:	f000 ba12 	b.w	8018820 <__retarget_lock_init_recursive>
 80183fc:	bd10      	pop	{r4, pc}
 80183fe:	bf00      	nop
 8018400:	08018599 	.word	0x08018599
 8018404:	080185bb 	.word	0x080185bb
 8018408:	080185f3 	.word	0x080185f3
 801840c:	08018617 	.word	0x08018617
 8018410:	20009510 	.word	0x20009510

08018414 <stdio_exit_handler>:
 8018414:	4a02      	ldr	r2, [pc, #8]	@ (8018420 <stdio_exit_handler+0xc>)
 8018416:	4903      	ldr	r1, [pc, #12]	@ (8018424 <stdio_exit_handler+0x10>)
 8018418:	4803      	ldr	r0, [pc, #12]	@ (8018428 <stdio_exit_handler+0x14>)
 801841a:	f000 b869 	b.w	80184f0 <_fwalk_sglue>
 801841e:	bf00      	nop
 8018420:	20000020 	.word	0x20000020
 8018424:	08019151 	.word	0x08019151
 8018428:	20000030 	.word	0x20000030

0801842c <cleanup_stdio>:
 801842c:	6841      	ldr	r1, [r0, #4]
 801842e:	4b0c      	ldr	r3, [pc, #48]	@ (8018460 <cleanup_stdio+0x34>)
 8018430:	4299      	cmp	r1, r3
 8018432:	b510      	push	{r4, lr}
 8018434:	4604      	mov	r4, r0
 8018436:	d001      	beq.n	801843c <cleanup_stdio+0x10>
 8018438:	f000 fe8a 	bl	8019150 <_fflush_r>
 801843c:	68a1      	ldr	r1, [r4, #8]
 801843e:	4b09      	ldr	r3, [pc, #36]	@ (8018464 <cleanup_stdio+0x38>)
 8018440:	4299      	cmp	r1, r3
 8018442:	d002      	beq.n	801844a <cleanup_stdio+0x1e>
 8018444:	4620      	mov	r0, r4
 8018446:	f000 fe83 	bl	8019150 <_fflush_r>
 801844a:	68e1      	ldr	r1, [r4, #12]
 801844c:	4b06      	ldr	r3, [pc, #24]	@ (8018468 <cleanup_stdio+0x3c>)
 801844e:	4299      	cmp	r1, r3
 8018450:	d004      	beq.n	801845c <cleanup_stdio+0x30>
 8018452:	4620      	mov	r0, r4
 8018454:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018458:	f000 be7a 	b.w	8019150 <_fflush_r>
 801845c:	bd10      	pop	{r4, pc}
 801845e:	bf00      	nop
 8018460:	20009510 	.word	0x20009510
 8018464:	20009578 	.word	0x20009578
 8018468:	200095e0 	.word	0x200095e0

0801846c <global_stdio_init.part.0>:
 801846c:	b510      	push	{r4, lr}
 801846e:	4b0b      	ldr	r3, [pc, #44]	@ (801849c <global_stdio_init.part.0+0x30>)
 8018470:	4c0b      	ldr	r4, [pc, #44]	@ (80184a0 <global_stdio_init.part.0+0x34>)
 8018472:	4a0c      	ldr	r2, [pc, #48]	@ (80184a4 <global_stdio_init.part.0+0x38>)
 8018474:	601a      	str	r2, [r3, #0]
 8018476:	4620      	mov	r0, r4
 8018478:	2200      	movs	r2, #0
 801847a:	2104      	movs	r1, #4
 801847c:	f7ff ff94 	bl	80183a8 <std>
 8018480:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018484:	2201      	movs	r2, #1
 8018486:	2109      	movs	r1, #9
 8018488:	f7ff ff8e 	bl	80183a8 <std>
 801848c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018490:	2202      	movs	r2, #2
 8018492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018496:	2112      	movs	r1, #18
 8018498:	f7ff bf86 	b.w	80183a8 <std>
 801849c:	20009648 	.word	0x20009648
 80184a0:	20009510 	.word	0x20009510
 80184a4:	08018415 	.word	0x08018415

080184a8 <__sfp_lock_acquire>:
 80184a8:	4801      	ldr	r0, [pc, #4]	@ (80184b0 <__sfp_lock_acquire+0x8>)
 80184aa:	f000 b9ba 	b.w	8018822 <__retarget_lock_acquire_recursive>
 80184ae:	bf00      	nop
 80184b0:	20009651 	.word	0x20009651

080184b4 <__sfp_lock_release>:
 80184b4:	4801      	ldr	r0, [pc, #4]	@ (80184bc <__sfp_lock_release+0x8>)
 80184b6:	f000 b9b5 	b.w	8018824 <__retarget_lock_release_recursive>
 80184ba:	bf00      	nop
 80184bc:	20009651 	.word	0x20009651

080184c0 <__sinit>:
 80184c0:	b510      	push	{r4, lr}
 80184c2:	4604      	mov	r4, r0
 80184c4:	f7ff fff0 	bl	80184a8 <__sfp_lock_acquire>
 80184c8:	6a23      	ldr	r3, [r4, #32]
 80184ca:	b11b      	cbz	r3, 80184d4 <__sinit+0x14>
 80184cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80184d0:	f7ff bff0 	b.w	80184b4 <__sfp_lock_release>
 80184d4:	4b04      	ldr	r3, [pc, #16]	@ (80184e8 <__sinit+0x28>)
 80184d6:	6223      	str	r3, [r4, #32]
 80184d8:	4b04      	ldr	r3, [pc, #16]	@ (80184ec <__sinit+0x2c>)
 80184da:	681b      	ldr	r3, [r3, #0]
 80184dc:	2b00      	cmp	r3, #0
 80184de:	d1f5      	bne.n	80184cc <__sinit+0xc>
 80184e0:	f7ff ffc4 	bl	801846c <global_stdio_init.part.0>
 80184e4:	e7f2      	b.n	80184cc <__sinit+0xc>
 80184e6:	bf00      	nop
 80184e8:	0801842d 	.word	0x0801842d
 80184ec:	20009648 	.word	0x20009648

080184f0 <_fwalk_sglue>:
 80184f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80184f4:	4607      	mov	r7, r0
 80184f6:	4688      	mov	r8, r1
 80184f8:	4614      	mov	r4, r2
 80184fa:	2600      	movs	r6, #0
 80184fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018500:	f1b9 0901 	subs.w	r9, r9, #1
 8018504:	d505      	bpl.n	8018512 <_fwalk_sglue+0x22>
 8018506:	6824      	ldr	r4, [r4, #0]
 8018508:	2c00      	cmp	r4, #0
 801850a:	d1f7      	bne.n	80184fc <_fwalk_sglue+0xc>
 801850c:	4630      	mov	r0, r6
 801850e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018512:	89ab      	ldrh	r3, [r5, #12]
 8018514:	2b01      	cmp	r3, #1
 8018516:	d907      	bls.n	8018528 <_fwalk_sglue+0x38>
 8018518:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801851c:	3301      	adds	r3, #1
 801851e:	d003      	beq.n	8018528 <_fwalk_sglue+0x38>
 8018520:	4629      	mov	r1, r5
 8018522:	4638      	mov	r0, r7
 8018524:	47c0      	blx	r8
 8018526:	4306      	orrs	r6, r0
 8018528:	3568      	adds	r5, #104	@ 0x68
 801852a:	e7e9      	b.n	8018500 <_fwalk_sglue+0x10>

0801852c <sniprintf>:
 801852c:	b40c      	push	{r2, r3}
 801852e:	b530      	push	{r4, r5, lr}
 8018530:	4b18      	ldr	r3, [pc, #96]	@ (8018594 <sniprintf+0x68>)
 8018532:	1e0c      	subs	r4, r1, #0
 8018534:	681d      	ldr	r5, [r3, #0]
 8018536:	b09d      	sub	sp, #116	@ 0x74
 8018538:	da08      	bge.n	801854c <sniprintf+0x20>
 801853a:	238b      	movs	r3, #139	@ 0x8b
 801853c:	602b      	str	r3, [r5, #0]
 801853e:	f04f 30ff 	mov.w	r0, #4294967295
 8018542:	b01d      	add	sp, #116	@ 0x74
 8018544:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018548:	b002      	add	sp, #8
 801854a:	4770      	bx	lr
 801854c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018550:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018554:	f04f 0300 	mov.w	r3, #0
 8018558:	931b      	str	r3, [sp, #108]	@ 0x6c
 801855a:	bf14      	ite	ne
 801855c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018560:	4623      	moveq	r3, r4
 8018562:	9304      	str	r3, [sp, #16]
 8018564:	9307      	str	r3, [sp, #28]
 8018566:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801856a:	9002      	str	r0, [sp, #8]
 801856c:	9006      	str	r0, [sp, #24]
 801856e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018572:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018574:	ab21      	add	r3, sp, #132	@ 0x84
 8018576:	a902      	add	r1, sp, #8
 8018578:	4628      	mov	r0, r5
 801857a:	9301      	str	r3, [sp, #4]
 801857c:	f000 fadc 	bl	8018b38 <_svfiprintf_r>
 8018580:	1c43      	adds	r3, r0, #1
 8018582:	bfbc      	itt	lt
 8018584:	238b      	movlt	r3, #139	@ 0x8b
 8018586:	602b      	strlt	r3, [r5, #0]
 8018588:	2c00      	cmp	r4, #0
 801858a:	d0da      	beq.n	8018542 <sniprintf+0x16>
 801858c:	9b02      	ldr	r3, [sp, #8]
 801858e:	2200      	movs	r2, #0
 8018590:	701a      	strb	r2, [r3, #0]
 8018592:	e7d6      	b.n	8018542 <sniprintf+0x16>
 8018594:	2000002c 	.word	0x2000002c

08018598 <__sread>:
 8018598:	b510      	push	{r4, lr}
 801859a:	460c      	mov	r4, r1
 801859c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185a0:	f000 f902 	bl	80187a8 <_read_r>
 80185a4:	2800      	cmp	r0, #0
 80185a6:	bfab      	itete	ge
 80185a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80185aa:	89a3      	ldrhlt	r3, [r4, #12]
 80185ac:	181b      	addge	r3, r3, r0
 80185ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80185b2:	bfac      	ite	ge
 80185b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80185b6:	81a3      	strhlt	r3, [r4, #12]
 80185b8:	bd10      	pop	{r4, pc}

080185ba <__swrite>:
 80185ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185be:	461f      	mov	r7, r3
 80185c0:	898b      	ldrh	r3, [r1, #12]
 80185c2:	05db      	lsls	r3, r3, #23
 80185c4:	4605      	mov	r5, r0
 80185c6:	460c      	mov	r4, r1
 80185c8:	4616      	mov	r6, r2
 80185ca:	d505      	bpl.n	80185d8 <__swrite+0x1e>
 80185cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185d0:	2302      	movs	r3, #2
 80185d2:	2200      	movs	r2, #0
 80185d4:	f000 f8d6 	bl	8018784 <_lseek_r>
 80185d8:	89a3      	ldrh	r3, [r4, #12]
 80185da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80185de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80185e2:	81a3      	strh	r3, [r4, #12]
 80185e4:	4632      	mov	r2, r6
 80185e6:	463b      	mov	r3, r7
 80185e8:	4628      	mov	r0, r5
 80185ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80185ee:	f7e8 b9bd 	b.w	800096c <_write_r>

080185f2 <__sseek>:
 80185f2:	b510      	push	{r4, lr}
 80185f4:	460c      	mov	r4, r1
 80185f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80185fa:	f000 f8c3 	bl	8018784 <_lseek_r>
 80185fe:	1c43      	adds	r3, r0, #1
 8018600:	89a3      	ldrh	r3, [r4, #12]
 8018602:	bf15      	itete	ne
 8018604:	6560      	strne	r0, [r4, #84]	@ 0x54
 8018606:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801860a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801860e:	81a3      	strheq	r3, [r4, #12]
 8018610:	bf18      	it	ne
 8018612:	81a3      	strhne	r3, [r4, #12]
 8018614:	bd10      	pop	{r4, pc}

08018616 <__sclose>:
 8018616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801861a:	f000 b845 	b.w	80186a8 <_close_r>

0801861e <memcmp>:
 801861e:	b510      	push	{r4, lr}
 8018620:	3901      	subs	r1, #1
 8018622:	4402      	add	r2, r0
 8018624:	4290      	cmp	r0, r2
 8018626:	d101      	bne.n	801862c <memcmp+0xe>
 8018628:	2000      	movs	r0, #0
 801862a:	e005      	b.n	8018638 <memcmp+0x1a>
 801862c:	7803      	ldrb	r3, [r0, #0]
 801862e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8018632:	42a3      	cmp	r3, r4
 8018634:	d001      	beq.n	801863a <memcmp+0x1c>
 8018636:	1b18      	subs	r0, r3, r4
 8018638:	bd10      	pop	{r4, pc}
 801863a:	3001      	adds	r0, #1
 801863c:	e7f2      	b.n	8018624 <memcmp+0x6>

0801863e <memmove>:
 801863e:	4288      	cmp	r0, r1
 8018640:	b510      	push	{r4, lr}
 8018642:	eb01 0402 	add.w	r4, r1, r2
 8018646:	d902      	bls.n	801864e <memmove+0x10>
 8018648:	4284      	cmp	r4, r0
 801864a:	4623      	mov	r3, r4
 801864c:	d807      	bhi.n	801865e <memmove+0x20>
 801864e:	1e43      	subs	r3, r0, #1
 8018650:	42a1      	cmp	r1, r4
 8018652:	d008      	beq.n	8018666 <memmove+0x28>
 8018654:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018658:	f803 2f01 	strb.w	r2, [r3, #1]!
 801865c:	e7f8      	b.n	8018650 <memmove+0x12>
 801865e:	4402      	add	r2, r0
 8018660:	4601      	mov	r1, r0
 8018662:	428a      	cmp	r2, r1
 8018664:	d100      	bne.n	8018668 <memmove+0x2a>
 8018666:	bd10      	pop	{r4, pc}
 8018668:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801866c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018670:	e7f7      	b.n	8018662 <memmove+0x24>

08018672 <memset>:
 8018672:	4402      	add	r2, r0
 8018674:	4603      	mov	r3, r0
 8018676:	4293      	cmp	r3, r2
 8018678:	d100      	bne.n	801867c <memset+0xa>
 801867a:	4770      	bx	lr
 801867c:	f803 1b01 	strb.w	r1, [r3], #1
 8018680:	e7f9      	b.n	8018676 <memset+0x4>

08018682 <strncpy>:
 8018682:	b510      	push	{r4, lr}
 8018684:	3901      	subs	r1, #1
 8018686:	4603      	mov	r3, r0
 8018688:	b132      	cbz	r2, 8018698 <strncpy+0x16>
 801868a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801868e:	f803 4b01 	strb.w	r4, [r3], #1
 8018692:	3a01      	subs	r2, #1
 8018694:	2c00      	cmp	r4, #0
 8018696:	d1f7      	bne.n	8018688 <strncpy+0x6>
 8018698:	441a      	add	r2, r3
 801869a:	2100      	movs	r1, #0
 801869c:	4293      	cmp	r3, r2
 801869e:	d100      	bne.n	80186a2 <strncpy+0x20>
 80186a0:	bd10      	pop	{r4, pc}
 80186a2:	f803 1b01 	strb.w	r1, [r3], #1
 80186a6:	e7f9      	b.n	801869c <strncpy+0x1a>

080186a8 <_close_r>:
 80186a8:	b538      	push	{r3, r4, r5, lr}
 80186aa:	4d06      	ldr	r5, [pc, #24]	@ (80186c4 <_close_r+0x1c>)
 80186ac:	2300      	movs	r3, #0
 80186ae:	4604      	mov	r4, r0
 80186b0:	4608      	mov	r0, r1
 80186b2:	602b      	str	r3, [r5, #0]
 80186b4:	f7e9 f9bc 	bl	8001a30 <_close>
 80186b8:	1c43      	adds	r3, r0, #1
 80186ba:	d102      	bne.n	80186c2 <_close_r+0x1a>
 80186bc:	682b      	ldr	r3, [r5, #0]
 80186be:	b103      	cbz	r3, 80186c2 <_close_r+0x1a>
 80186c0:	6023      	str	r3, [r4, #0]
 80186c2:	bd38      	pop	{r3, r4, r5, pc}
 80186c4:	2000964c 	.word	0x2000964c

080186c8 <_reclaim_reent>:
 80186c8:	4b2d      	ldr	r3, [pc, #180]	@ (8018780 <_reclaim_reent+0xb8>)
 80186ca:	681b      	ldr	r3, [r3, #0]
 80186cc:	4283      	cmp	r3, r0
 80186ce:	b570      	push	{r4, r5, r6, lr}
 80186d0:	4604      	mov	r4, r0
 80186d2:	d053      	beq.n	801877c <_reclaim_reent+0xb4>
 80186d4:	69c3      	ldr	r3, [r0, #28]
 80186d6:	b31b      	cbz	r3, 8018720 <_reclaim_reent+0x58>
 80186d8:	68db      	ldr	r3, [r3, #12]
 80186da:	b163      	cbz	r3, 80186f6 <_reclaim_reent+0x2e>
 80186dc:	2500      	movs	r5, #0
 80186de:	69e3      	ldr	r3, [r4, #28]
 80186e0:	68db      	ldr	r3, [r3, #12]
 80186e2:	5959      	ldr	r1, [r3, r5]
 80186e4:	b9b1      	cbnz	r1, 8018714 <_reclaim_reent+0x4c>
 80186e6:	3504      	adds	r5, #4
 80186e8:	2d80      	cmp	r5, #128	@ 0x80
 80186ea:	d1f8      	bne.n	80186de <_reclaim_reent+0x16>
 80186ec:	69e3      	ldr	r3, [r4, #28]
 80186ee:	4620      	mov	r0, r4
 80186f0:	68d9      	ldr	r1, [r3, #12]
 80186f2:	f000 f8c5 	bl	8018880 <_free_r>
 80186f6:	69e3      	ldr	r3, [r4, #28]
 80186f8:	6819      	ldr	r1, [r3, #0]
 80186fa:	b111      	cbz	r1, 8018702 <_reclaim_reent+0x3a>
 80186fc:	4620      	mov	r0, r4
 80186fe:	f000 f8bf 	bl	8018880 <_free_r>
 8018702:	69e3      	ldr	r3, [r4, #28]
 8018704:	689d      	ldr	r5, [r3, #8]
 8018706:	b15d      	cbz	r5, 8018720 <_reclaim_reent+0x58>
 8018708:	4629      	mov	r1, r5
 801870a:	4620      	mov	r0, r4
 801870c:	682d      	ldr	r5, [r5, #0]
 801870e:	f000 f8b7 	bl	8018880 <_free_r>
 8018712:	e7f8      	b.n	8018706 <_reclaim_reent+0x3e>
 8018714:	680e      	ldr	r6, [r1, #0]
 8018716:	4620      	mov	r0, r4
 8018718:	f000 f8b2 	bl	8018880 <_free_r>
 801871c:	4631      	mov	r1, r6
 801871e:	e7e1      	b.n	80186e4 <_reclaim_reent+0x1c>
 8018720:	6961      	ldr	r1, [r4, #20]
 8018722:	b111      	cbz	r1, 801872a <_reclaim_reent+0x62>
 8018724:	4620      	mov	r0, r4
 8018726:	f000 f8ab 	bl	8018880 <_free_r>
 801872a:	69e1      	ldr	r1, [r4, #28]
 801872c:	b111      	cbz	r1, 8018734 <_reclaim_reent+0x6c>
 801872e:	4620      	mov	r0, r4
 8018730:	f000 f8a6 	bl	8018880 <_free_r>
 8018734:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018736:	b111      	cbz	r1, 801873e <_reclaim_reent+0x76>
 8018738:	4620      	mov	r0, r4
 801873a:	f000 f8a1 	bl	8018880 <_free_r>
 801873e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018740:	b111      	cbz	r1, 8018748 <_reclaim_reent+0x80>
 8018742:	4620      	mov	r0, r4
 8018744:	f000 f89c 	bl	8018880 <_free_r>
 8018748:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801874a:	b111      	cbz	r1, 8018752 <_reclaim_reent+0x8a>
 801874c:	4620      	mov	r0, r4
 801874e:	f000 f897 	bl	8018880 <_free_r>
 8018752:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8018754:	b111      	cbz	r1, 801875c <_reclaim_reent+0x94>
 8018756:	4620      	mov	r0, r4
 8018758:	f000 f892 	bl	8018880 <_free_r>
 801875c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801875e:	b111      	cbz	r1, 8018766 <_reclaim_reent+0x9e>
 8018760:	4620      	mov	r0, r4
 8018762:	f000 f88d 	bl	8018880 <_free_r>
 8018766:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8018768:	b111      	cbz	r1, 8018770 <_reclaim_reent+0xa8>
 801876a:	4620      	mov	r0, r4
 801876c:	f000 f888 	bl	8018880 <_free_r>
 8018770:	6a23      	ldr	r3, [r4, #32]
 8018772:	b11b      	cbz	r3, 801877c <_reclaim_reent+0xb4>
 8018774:	4620      	mov	r0, r4
 8018776:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801877a:	4718      	bx	r3
 801877c:	bd70      	pop	{r4, r5, r6, pc}
 801877e:	bf00      	nop
 8018780:	2000002c 	.word	0x2000002c

08018784 <_lseek_r>:
 8018784:	b538      	push	{r3, r4, r5, lr}
 8018786:	4d07      	ldr	r5, [pc, #28]	@ (80187a4 <_lseek_r+0x20>)
 8018788:	4604      	mov	r4, r0
 801878a:	4608      	mov	r0, r1
 801878c:	4611      	mov	r1, r2
 801878e:	2200      	movs	r2, #0
 8018790:	602a      	str	r2, [r5, #0]
 8018792:	461a      	mov	r2, r3
 8018794:	f7e9 f973 	bl	8001a7e <_lseek>
 8018798:	1c43      	adds	r3, r0, #1
 801879a:	d102      	bne.n	80187a2 <_lseek_r+0x1e>
 801879c:	682b      	ldr	r3, [r5, #0]
 801879e:	b103      	cbz	r3, 80187a2 <_lseek_r+0x1e>
 80187a0:	6023      	str	r3, [r4, #0]
 80187a2:	bd38      	pop	{r3, r4, r5, pc}
 80187a4:	2000964c 	.word	0x2000964c

080187a8 <_read_r>:
 80187a8:	b538      	push	{r3, r4, r5, lr}
 80187aa:	4d07      	ldr	r5, [pc, #28]	@ (80187c8 <_read_r+0x20>)
 80187ac:	4604      	mov	r4, r0
 80187ae:	4608      	mov	r0, r1
 80187b0:	4611      	mov	r1, r2
 80187b2:	2200      	movs	r2, #0
 80187b4:	602a      	str	r2, [r5, #0]
 80187b6:	461a      	mov	r2, r3
 80187b8:	f7e9 f91d 	bl	80019f6 <_read>
 80187bc:	1c43      	adds	r3, r0, #1
 80187be:	d102      	bne.n	80187c6 <_read_r+0x1e>
 80187c0:	682b      	ldr	r3, [r5, #0]
 80187c2:	b103      	cbz	r3, 80187c6 <_read_r+0x1e>
 80187c4:	6023      	str	r3, [r4, #0]
 80187c6:	bd38      	pop	{r3, r4, r5, pc}
 80187c8:	2000964c 	.word	0x2000964c

080187cc <__errno>:
 80187cc:	4b01      	ldr	r3, [pc, #4]	@ (80187d4 <__errno+0x8>)
 80187ce:	6818      	ldr	r0, [r3, #0]
 80187d0:	4770      	bx	lr
 80187d2:	bf00      	nop
 80187d4:	2000002c 	.word	0x2000002c

080187d8 <__libc_init_array>:
 80187d8:	b570      	push	{r4, r5, r6, lr}
 80187da:	4d0d      	ldr	r5, [pc, #52]	@ (8018810 <__libc_init_array+0x38>)
 80187dc:	4c0d      	ldr	r4, [pc, #52]	@ (8018814 <__libc_init_array+0x3c>)
 80187de:	1b64      	subs	r4, r4, r5
 80187e0:	10a4      	asrs	r4, r4, #2
 80187e2:	2600      	movs	r6, #0
 80187e4:	42a6      	cmp	r6, r4
 80187e6:	d109      	bne.n	80187fc <__libc_init_array+0x24>
 80187e8:	4d0b      	ldr	r5, [pc, #44]	@ (8018818 <__libc_init_array+0x40>)
 80187ea:	4c0c      	ldr	r4, [pc, #48]	@ (801881c <__libc_init_array+0x44>)
 80187ec:	f000 ffd4 	bl	8019798 <_init>
 80187f0:	1b64      	subs	r4, r4, r5
 80187f2:	10a4      	asrs	r4, r4, #2
 80187f4:	2600      	movs	r6, #0
 80187f6:	42a6      	cmp	r6, r4
 80187f8:	d105      	bne.n	8018806 <__libc_init_array+0x2e>
 80187fa:	bd70      	pop	{r4, r5, r6, pc}
 80187fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8018800:	4798      	blx	r3
 8018802:	3601      	adds	r6, #1
 8018804:	e7ee      	b.n	80187e4 <__libc_init_array+0xc>
 8018806:	f855 3b04 	ldr.w	r3, [r5], #4
 801880a:	4798      	blx	r3
 801880c:	3601      	adds	r6, #1
 801880e:	e7f2      	b.n	80187f6 <__libc_init_array+0x1e>
 8018810:	08019b10 	.word	0x08019b10
 8018814:	08019b10 	.word	0x08019b10
 8018818:	08019b10 	.word	0x08019b10
 801881c:	08019b14 	.word	0x08019b14

08018820 <__retarget_lock_init_recursive>:
 8018820:	4770      	bx	lr

08018822 <__retarget_lock_acquire_recursive>:
 8018822:	4770      	bx	lr

08018824 <__retarget_lock_release_recursive>:
 8018824:	4770      	bx	lr

08018826 <memcpy>:
 8018826:	440a      	add	r2, r1
 8018828:	4291      	cmp	r1, r2
 801882a:	f100 33ff 	add.w	r3, r0, #4294967295
 801882e:	d100      	bne.n	8018832 <memcpy+0xc>
 8018830:	4770      	bx	lr
 8018832:	b510      	push	{r4, lr}
 8018834:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018838:	f803 4f01 	strb.w	r4, [r3, #1]!
 801883c:	4291      	cmp	r1, r2
 801883e:	d1f9      	bne.n	8018834 <memcpy+0xe>
 8018840:	bd10      	pop	{r4, pc}
	...

08018844 <__assert_func>:
 8018844:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018846:	4614      	mov	r4, r2
 8018848:	461a      	mov	r2, r3
 801884a:	4b09      	ldr	r3, [pc, #36]	@ (8018870 <__assert_func+0x2c>)
 801884c:	681b      	ldr	r3, [r3, #0]
 801884e:	4605      	mov	r5, r0
 8018850:	68d8      	ldr	r0, [r3, #12]
 8018852:	b14c      	cbz	r4, 8018868 <__assert_func+0x24>
 8018854:	4b07      	ldr	r3, [pc, #28]	@ (8018874 <__assert_func+0x30>)
 8018856:	9100      	str	r1, [sp, #0]
 8018858:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801885c:	4906      	ldr	r1, [pc, #24]	@ (8018878 <__assert_func+0x34>)
 801885e:	462b      	mov	r3, r5
 8018860:	f000 fc9e 	bl	80191a0 <fiprintf>
 8018864:	f000 fcbe 	bl	80191e4 <abort>
 8018868:	4b04      	ldr	r3, [pc, #16]	@ (801887c <__assert_func+0x38>)
 801886a:	461c      	mov	r4, r3
 801886c:	e7f3      	b.n	8018856 <__assert_func+0x12>
 801886e:	bf00      	nop
 8018870:	2000002c 	.word	0x2000002c
 8018874:	08019a97 	.word	0x08019a97
 8018878:	08019aa4 	.word	0x08019aa4
 801887c:	08019ad2 	.word	0x08019ad2

08018880 <_free_r>:
 8018880:	b538      	push	{r3, r4, r5, lr}
 8018882:	4605      	mov	r5, r0
 8018884:	2900      	cmp	r1, #0
 8018886:	d041      	beq.n	801890c <_free_r+0x8c>
 8018888:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801888c:	1f0c      	subs	r4, r1, #4
 801888e:	2b00      	cmp	r3, #0
 8018890:	bfb8      	it	lt
 8018892:	18e4      	addlt	r4, r4, r3
 8018894:	f000 f8e8 	bl	8018a68 <__malloc_lock>
 8018898:	4a1d      	ldr	r2, [pc, #116]	@ (8018910 <_free_r+0x90>)
 801889a:	6813      	ldr	r3, [r2, #0]
 801889c:	b933      	cbnz	r3, 80188ac <_free_r+0x2c>
 801889e:	6063      	str	r3, [r4, #4]
 80188a0:	6014      	str	r4, [r2, #0]
 80188a2:	4628      	mov	r0, r5
 80188a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80188a8:	f000 b8e4 	b.w	8018a74 <__malloc_unlock>
 80188ac:	42a3      	cmp	r3, r4
 80188ae:	d908      	bls.n	80188c2 <_free_r+0x42>
 80188b0:	6820      	ldr	r0, [r4, #0]
 80188b2:	1821      	adds	r1, r4, r0
 80188b4:	428b      	cmp	r3, r1
 80188b6:	bf01      	itttt	eq
 80188b8:	6819      	ldreq	r1, [r3, #0]
 80188ba:	685b      	ldreq	r3, [r3, #4]
 80188bc:	1809      	addeq	r1, r1, r0
 80188be:	6021      	streq	r1, [r4, #0]
 80188c0:	e7ed      	b.n	801889e <_free_r+0x1e>
 80188c2:	461a      	mov	r2, r3
 80188c4:	685b      	ldr	r3, [r3, #4]
 80188c6:	b10b      	cbz	r3, 80188cc <_free_r+0x4c>
 80188c8:	42a3      	cmp	r3, r4
 80188ca:	d9fa      	bls.n	80188c2 <_free_r+0x42>
 80188cc:	6811      	ldr	r1, [r2, #0]
 80188ce:	1850      	adds	r0, r2, r1
 80188d0:	42a0      	cmp	r0, r4
 80188d2:	d10b      	bne.n	80188ec <_free_r+0x6c>
 80188d4:	6820      	ldr	r0, [r4, #0]
 80188d6:	4401      	add	r1, r0
 80188d8:	1850      	adds	r0, r2, r1
 80188da:	4283      	cmp	r3, r0
 80188dc:	6011      	str	r1, [r2, #0]
 80188de:	d1e0      	bne.n	80188a2 <_free_r+0x22>
 80188e0:	6818      	ldr	r0, [r3, #0]
 80188e2:	685b      	ldr	r3, [r3, #4]
 80188e4:	6053      	str	r3, [r2, #4]
 80188e6:	4408      	add	r0, r1
 80188e8:	6010      	str	r0, [r2, #0]
 80188ea:	e7da      	b.n	80188a2 <_free_r+0x22>
 80188ec:	d902      	bls.n	80188f4 <_free_r+0x74>
 80188ee:	230c      	movs	r3, #12
 80188f0:	602b      	str	r3, [r5, #0]
 80188f2:	e7d6      	b.n	80188a2 <_free_r+0x22>
 80188f4:	6820      	ldr	r0, [r4, #0]
 80188f6:	1821      	adds	r1, r4, r0
 80188f8:	428b      	cmp	r3, r1
 80188fa:	bf04      	itt	eq
 80188fc:	6819      	ldreq	r1, [r3, #0]
 80188fe:	685b      	ldreq	r3, [r3, #4]
 8018900:	6063      	str	r3, [r4, #4]
 8018902:	bf04      	itt	eq
 8018904:	1809      	addeq	r1, r1, r0
 8018906:	6021      	streq	r1, [r4, #0]
 8018908:	6054      	str	r4, [r2, #4]
 801890a:	e7ca      	b.n	80188a2 <_free_r+0x22>
 801890c:	bd38      	pop	{r3, r4, r5, pc}
 801890e:	bf00      	nop
 8018910:	20009658 	.word	0x20009658

08018914 <malloc>:
 8018914:	4b02      	ldr	r3, [pc, #8]	@ (8018920 <malloc+0xc>)
 8018916:	4601      	mov	r1, r0
 8018918:	6818      	ldr	r0, [r3, #0]
 801891a:	f000 b825 	b.w	8018968 <_malloc_r>
 801891e:	bf00      	nop
 8018920:	2000002c 	.word	0x2000002c

08018924 <sbrk_aligned>:
 8018924:	b570      	push	{r4, r5, r6, lr}
 8018926:	4e0f      	ldr	r6, [pc, #60]	@ (8018964 <sbrk_aligned+0x40>)
 8018928:	460c      	mov	r4, r1
 801892a:	6831      	ldr	r1, [r6, #0]
 801892c:	4605      	mov	r5, r0
 801892e:	b911      	cbnz	r1, 8018936 <sbrk_aligned+0x12>
 8018930:	f000 fc48 	bl	80191c4 <_sbrk_r>
 8018934:	6030      	str	r0, [r6, #0]
 8018936:	4621      	mov	r1, r4
 8018938:	4628      	mov	r0, r5
 801893a:	f000 fc43 	bl	80191c4 <_sbrk_r>
 801893e:	1c43      	adds	r3, r0, #1
 8018940:	d103      	bne.n	801894a <sbrk_aligned+0x26>
 8018942:	f04f 34ff 	mov.w	r4, #4294967295
 8018946:	4620      	mov	r0, r4
 8018948:	bd70      	pop	{r4, r5, r6, pc}
 801894a:	1cc4      	adds	r4, r0, #3
 801894c:	f024 0403 	bic.w	r4, r4, #3
 8018950:	42a0      	cmp	r0, r4
 8018952:	d0f8      	beq.n	8018946 <sbrk_aligned+0x22>
 8018954:	1a21      	subs	r1, r4, r0
 8018956:	4628      	mov	r0, r5
 8018958:	f000 fc34 	bl	80191c4 <_sbrk_r>
 801895c:	3001      	adds	r0, #1
 801895e:	d1f2      	bne.n	8018946 <sbrk_aligned+0x22>
 8018960:	e7ef      	b.n	8018942 <sbrk_aligned+0x1e>
 8018962:	bf00      	nop
 8018964:	20009654 	.word	0x20009654

08018968 <_malloc_r>:
 8018968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801896c:	1ccd      	adds	r5, r1, #3
 801896e:	f025 0503 	bic.w	r5, r5, #3
 8018972:	3508      	adds	r5, #8
 8018974:	2d0c      	cmp	r5, #12
 8018976:	bf38      	it	cc
 8018978:	250c      	movcc	r5, #12
 801897a:	2d00      	cmp	r5, #0
 801897c:	4606      	mov	r6, r0
 801897e:	db01      	blt.n	8018984 <_malloc_r+0x1c>
 8018980:	42a9      	cmp	r1, r5
 8018982:	d904      	bls.n	801898e <_malloc_r+0x26>
 8018984:	230c      	movs	r3, #12
 8018986:	6033      	str	r3, [r6, #0]
 8018988:	2000      	movs	r0, #0
 801898a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801898e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018a64 <_malloc_r+0xfc>
 8018992:	f000 f869 	bl	8018a68 <__malloc_lock>
 8018996:	f8d8 3000 	ldr.w	r3, [r8]
 801899a:	461c      	mov	r4, r3
 801899c:	bb44      	cbnz	r4, 80189f0 <_malloc_r+0x88>
 801899e:	4629      	mov	r1, r5
 80189a0:	4630      	mov	r0, r6
 80189a2:	f7ff ffbf 	bl	8018924 <sbrk_aligned>
 80189a6:	1c43      	adds	r3, r0, #1
 80189a8:	4604      	mov	r4, r0
 80189aa:	d158      	bne.n	8018a5e <_malloc_r+0xf6>
 80189ac:	f8d8 4000 	ldr.w	r4, [r8]
 80189b0:	4627      	mov	r7, r4
 80189b2:	2f00      	cmp	r7, #0
 80189b4:	d143      	bne.n	8018a3e <_malloc_r+0xd6>
 80189b6:	2c00      	cmp	r4, #0
 80189b8:	d04b      	beq.n	8018a52 <_malloc_r+0xea>
 80189ba:	6823      	ldr	r3, [r4, #0]
 80189bc:	4639      	mov	r1, r7
 80189be:	4630      	mov	r0, r6
 80189c0:	eb04 0903 	add.w	r9, r4, r3
 80189c4:	f000 fbfe 	bl	80191c4 <_sbrk_r>
 80189c8:	4581      	cmp	r9, r0
 80189ca:	d142      	bne.n	8018a52 <_malloc_r+0xea>
 80189cc:	6821      	ldr	r1, [r4, #0]
 80189ce:	1a6d      	subs	r5, r5, r1
 80189d0:	4629      	mov	r1, r5
 80189d2:	4630      	mov	r0, r6
 80189d4:	f7ff ffa6 	bl	8018924 <sbrk_aligned>
 80189d8:	3001      	adds	r0, #1
 80189da:	d03a      	beq.n	8018a52 <_malloc_r+0xea>
 80189dc:	6823      	ldr	r3, [r4, #0]
 80189de:	442b      	add	r3, r5
 80189e0:	6023      	str	r3, [r4, #0]
 80189e2:	f8d8 3000 	ldr.w	r3, [r8]
 80189e6:	685a      	ldr	r2, [r3, #4]
 80189e8:	bb62      	cbnz	r2, 8018a44 <_malloc_r+0xdc>
 80189ea:	f8c8 7000 	str.w	r7, [r8]
 80189ee:	e00f      	b.n	8018a10 <_malloc_r+0xa8>
 80189f0:	6822      	ldr	r2, [r4, #0]
 80189f2:	1b52      	subs	r2, r2, r5
 80189f4:	d420      	bmi.n	8018a38 <_malloc_r+0xd0>
 80189f6:	2a0b      	cmp	r2, #11
 80189f8:	d917      	bls.n	8018a2a <_malloc_r+0xc2>
 80189fa:	1961      	adds	r1, r4, r5
 80189fc:	42a3      	cmp	r3, r4
 80189fe:	6025      	str	r5, [r4, #0]
 8018a00:	bf18      	it	ne
 8018a02:	6059      	strne	r1, [r3, #4]
 8018a04:	6863      	ldr	r3, [r4, #4]
 8018a06:	bf08      	it	eq
 8018a08:	f8c8 1000 	streq.w	r1, [r8]
 8018a0c:	5162      	str	r2, [r4, r5]
 8018a0e:	604b      	str	r3, [r1, #4]
 8018a10:	4630      	mov	r0, r6
 8018a12:	f000 f82f 	bl	8018a74 <__malloc_unlock>
 8018a16:	f104 000b 	add.w	r0, r4, #11
 8018a1a:	1d23      	adds	r3, r4, #4
 8018a1c:	f020 0007 	bic.w	r0, r0, #7
 8018a20:	1ac2      	subs	r2, r0, r3
 8018a22:	bf1c      	itt	ne
 8018a24:	1a1b      	subne	r3, r3, r0
 8018a26:	50a3      	strne	r3, [r4, r2]
 8018a28:	e7af      	b.n	801898a <_malloc_r+0x22>
 8018a2a:	6862      	ldr	r2, [r4, #4]
 8018a2c:	42a3      	cmp	r3, r4
 8018a2e:	bf0c      	ite	eq
 8018a30:	f8c8 2000 	streq.w	r2, [r8]
 8018a34:	605a      	strne	r2, [r3, #4]
 8018a36:	e7eb      	b.n	8018a10 <_malloc_r+0xa8>
 8018a38:	4623      	mov	r3, r4
 8018a3a:	6864      	ldr	r4, [r4, #4]
 8018a3c:	e7ae      	b.n	801899c <_malloc_r+0x34>
 8018a3e:	463c      	mov	r4, r7
 8018a40:	687f      	ldr	r7, [r7, #4]
 8018a42:	e7b6      	b.n	80189b2 <_malloc_r+0x4a>
 8018a44:	461a      	mov	r2, r3
 8018a46:	685b      	ldr	r3, [r3, #4]
 8018a48:	42a3      	cmp	r3, r4
 8018a4a:	d1fb      	bne.n	8018a44 <_malloc_r+0xdc>
 8018a4c:	2300      	movs	r3, #0
 8018a4e:	6053      	str	r3, [r2, #4]
 8018a50:	e7de      	b.n	8018a10 <_malloc_r+0xa8>
 8018a52:	230c      	movs	r3, #12
 8018a54:	6033      	str	r3, [r6, #0]
 8018a56:	4630      	mov	r0, r6
 8018a58:	f000 f80c 	bl	8018a74 <__malloc_unlock>
 8018a5c:	e794      	b.n	8018988 <_malloc_r+0x20>
 8018a5e:	6005      	str	r5, [r0, #0]
 8018a60:	e7d6      	b.n	8018a10 <_malloc_r+0xa8>
 8018a62:	bf00      	nop
 8018a64:	20009658 	.word	0x20009658

08018a68 <__malloc_lock>:
 8018a68:	4801      	ldr	r0, [pc, #4]	@ (8018a70 <__malloc_lock+0x8>)
 8018a6a:	f7ff beda 	b.w	8018822 <__retarget_lock_acquire_recursive>
 8018a6e:	bf00      	nop
 8018a70:	20009650 	.word	0x20009650

08018a74 <__malloc_unlock>:
 8018a74:	4801      	ldr	r0, [pc, #4]	@ (8018a7c <__malloc_unlock+0x8>)
 8018a76:	f7ff bed5 	b.w	8018824 <__retarget_lock_release_recursive>
 8018a7a:	bf00      	nop
 8018a7c:	20009650 	.word	0x20009650

08018a80 <__ssputs_r>:
 8018a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018a84:	688e      	ldr	r6, [r1, #8]
 8018a86:	461f      	mov	r7, r3
 8018a88:	42be      	cmp	r6, r7
 8018a8a:	680b      	ldr	r3, [r1, #0]
 8018a8c:	4682      	mov	sl, r0
 8018a8e:	460c      	mov	r4, r1
 8018a90:	4690      	mov	r8, r2
 8018a92:	d82d      	bhi.n	8018af0 <__ssputs_r+0x70>
 8018a94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018a98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018a9c:	d026      	beq.n	8018aec <__ssputs_r+0x6c>
 8018a9e:	6965      	ldr	r5, [r4, #20]
 8018aa0:	6909      	ldr	r1, [r1, #16]
 8018aa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018aa6:	eba3 0901 	sub.w	r9, r3, r1
 8018aaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018aae:	1c7b      	adds	r3, r7, #1
 8018ab0:	444b      	add	r3, r9
 8018ab2:	106d      	asrs	r5, r5, #1
 8018ab4:	429d      	cmp	r5, r3
 8018ab6:	bf38      	it	cc
 8018ab8:	461d      	movcc	r5, r3
 8018aba:	0553      	lsls	r3, r2, #21
 8018abc:	d527      	bpl.n	8018b0e <__ssputs_r+0x8e>
 8018abe:	4629      	mov	r1, r5
 8018ac0:	f7ff ff52 	bl	8018968 <_malloc_r>
 8018ac4:	4606      	mov	r6, r0
 8018ac6:	b360      	cbz	r0, 8018b22 <__ssputs_r+0xa2>
 8018ac8:	6921      	ldr	r1, [r4, #16]
 8018aca:	464a      	mov	r2, r9
 8018acc:	f7ff feab 	bl	8018826 <memcpy>
 8018ad0:	89a3      	ldrh	r3, [r4, #12]
 8018ad2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018ad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018ada:	81a3      	strh	r3, [r4, #12]
 8018adc:	6126      	str	r6, [r4, #16]
 8018ade:	6165      	str	r5, [r4, #20]
 8018ae0:	444e      	add	r6, r9
 8018ae2:	eba5 0509 	sub.w	r5, r5, r9
 8018ae6:	6026      	str	r6, [r4, #0]
 8018ae8:	60a5      	str	r5, [r4, #8]
 8018aea:	463e      	mov	r6, r7
 8018aec:	42be      	cmp	r6, r7
 8018aee:	d900      	bls.n	8018af2 <__ssputs_r+0x72>
 8018af0:	463e      	mov	r6, r7
 8018af2:	6820      	ldr	r0, [r4, #0]
 8018af4:	4632      	mov	r2, r6
 8018af6:	4641      	mov	r1, r8
 8018af8:	f7ff fda1 	bl	801863e <memmove>
 8018afc:	68a3      	ldr	r3, [r4, #8]
 8018afe:	1b9b      	subs	r3, r3, r6
 8018b00:	60a3      	str	r3, [r4, #8]
 8018b02:	6823      	ldr	r3, [r4, #0]
 8018b04:	4433      	add	r3, r6
 8018b06:	6023      	str	r3, [r4, #0]
 8018b08:	2000      	movs	r0, #0
 8018b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018b0e:	462a      	mov	r2, r5
 8018b10:	f000 fb6f 	bl	80191f2 <_realloc_r>
 8018b14:	4606      	mov	r6, r0
 8018b16:	2800      	cmp	r0, #0
 8018b18:	d1e0      	bne.n	8018adc <__ssputs_r+0x5c>
 8018b1a:	6921      	ldr	r1, [r4, #16]
 8018b1c:	4650      	mov	r0, sl
 8018b1e:	f7ff feaf 	bl	8018880 <_free_r>
 8018b22:	230c      	movs	r3, #12
 8018b24:	f8ca 3000 	str.w	r3, [sl]
 8018b28:	89a3      	ldrh	r3, [r4, #12]
 8018b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018b2e:	81a3      	strh	r3, [r4, #12]
 8018b30:	f04f 30ff 	mov.w	r0, #4294967295
 8018b34:	e7e9      	b.n	8018b0a <__ssputs_r+0x8a>
	...

08018b38 <_svfiprintf_r>:
 8018b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b3c:	4698      	mov	r8, r3
 8018b3e:	898b      	ldrh	r3, [r1, #12]
 8018b40:	061b      	lsls	r3, r3, #24
 8018b42:	b09d      	sub	sp, #116	@ 0x74
 8018b44:	4607      	mov	r7, r0
 8018b46:	460d      	mov	r5, r1
 8018b48:	4614      	mov	r4, r2
 8018b4a:	d510      	bpl.n	8018b6e <_svfiprintf_r+0x36>
 8018b4c:	690b      	ldr	r3, [r1, #16]
 8018b4e:	b973      	cbnz	r3, 8018b6e <_svfiprintf_r+0x36>
 8018b50:	2140      	movs	r1, #64	@ 0x40
 8018b52:	f7ff ff09 	bl	8018968 <_malloc_r>
 8018b56:	6028      	str	r0, [r5, #0]
 8018b58:	6128      	str	r0, [r5, #16]
 8018b5a:	b930      	cbnz	r0, 8018b6a <_svfiprintf_r+0x32>
 8018b5c:	230c      	movs	r3, #12
 8018b5e:	603b      	str	r3, [r7, #0]
 8018b60:	f04f 30ff 	mov.w	r0, #4294967295
 8018b64:	b01d      	add	sp, #116	@ 0x74
 8018b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b6a:	2340      	movs	r3, #64	@ 0x40
 8018b6c:	616b      	str	r3, [r5, #20]
 8018b6e:	2300      	movs	r3, #0
 8018b70:	9309      	str	r3, [sp, #36]	@ 0x24
 8018b72:	2320      	movs	r3, #32
 8018b74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018b78:	f8cd 800c 	str.w	r8, [sp, #12]
 8018b7c:	2330      	movs	r3, #48	@ 0x30
 8018b7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018d1c <_svfiprintf_r+0x1e4>
 8018b82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018b86:	f04f 0901 	mov.w	r9, #1
 8018b8a:	4623      	mov	r3, r4
 8018b8c:	469a      	mov	sl, r3
 8018b8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018b92:	b10a      	cbz	r2, 8018b98 <_svfiprintf_r+0x60>
 8018b94:	2a25      	cmp	r2, #37	@ 0x25
 8018b96:	d1f9      	bne.n	8018b8c <_svfiprintf_r+0x54>
 8018b98:	ebba 0b04 	subs.w	fp, sl, r4
 8018b9c:	d00b      	beq.n	8018bb6 <_svfiprintf_r+0x7e>
 8018b9e:	465b      	mov	r3, fp
 8018ba0:	4622      	mov	r2, r4
 8018ba2:	4629      	mov	r1, r5
 8018ba4:	4638      	mov	r0, r7
 8018ba6:	f7ff ff6b 	bl	8018a80 <__ssputs_r>
 8018baa:	3001      	adds	r0, #1
 8018bac:	f000 80a7 	beq.w	8018cfe <_svfiprintf_r+0x1c6>
 8018bb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018bb2:	445a      	add	r2, fp
 8018bb4:	9209      	str	r2, [sp, #36]	@ 0x24
 8018bb6:	f89a 3000 	ldrb.w	r3, [sl]
 8018bba:	2b00      	cmp	r3, #0
 8018bbc:	f000 809f 	beq.w	8018cfe <_svfiprintf_r+0x1c6>
 8018bc0:	2300      	movs	r3, #0
 8018bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8018bc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018bca:	f10a 0a01 	add.w	sl, sl, #1
 8018bce:	9304      	str	r3, [sp, #16]
 8018bd0:	9307      	str	r3, [sp, #28]
 8018bd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018bd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8018bd8:	4654      	mov	r4, sl
 8018bda:	2205      	movs	r2, #5
 8018bdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018be0:	484e      	ldr	r0, [pc, #312]	@ (8018d1c <_svfiprintf_r+0x1e4>)
 8018be2:	f7e7 fb45 	bl	8000270 <memchr>
 8018be6:	9a04      	ldr	r2, [sp, #16]
 8018be8:	b9d8      	cbnz	r0, 8018c22 <_svfiprintf_r+0xea>
 8018bea:	06d0      	lsls	r0, r2, #27
 8018bec:	bf44      	itt	mi
 8018bee:	2320      	movmi	r3, #32
 8018bf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018bf4:	0711      	lsls	r1, r2, #28
 8018bf6:	bf44      	itt	mi
 8018bf8:	232b      	movmi	r3, #43	@ 0x2b
 8018bfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018bfe:	f89a 3000 	ldrb.w	r3, [sl]
 8018c02:	2b2a      	cmp	r3, #42	@ 0x2a
 8018c04:	d015      	beq.n	8018c32 <_svfiprintf_r+0xfa>
 8018c06:	9a07      	ldr	r2, [sp, #28]
 8018c08:	4654      	mov	r4, sl
 8018c0a:	2000      	movs	r0, #0
 8018c0c:	f04f 0c0a 	mov.w	ip, #10
 8018c10:	4621      	mov	r1, r4
 8018c12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018c16:	3b30      	subs	r3, #48	@ 0x30
 8018c18:	2b09      	cmp	r3, #9
 8018c1a:	d94b      	bls.n	8018cb4 <_svfiprintf_r+0x17c>
 8018c1c:	b1b0      	cbz	r0, 8018c4c <_svfiprintf_r+0x114>
 8018c1e:	9207      	str	r2, [sp, #28]
 8018c20:	e014      	b.n	8018c4c <_svfiprintf_r+0x114>
 8018c22:	eba0 0308 	sub.w	r3, r0, r8
 8018c26:	fa09 f303 	lsl.w	r3, r9, r3
 8018c2a:	4313      	orrs	r3, r2
 8018c2c:	9304      	str	r3, [sp, #16]
 8018c2e:	46a2      	mov	sl, r4
 8018c30:	e7d2      	b.n	8018bd8 <_svfiprintf_r+0xa0>
 8018c32:	9b03      	ldr	r3, [sp, #12]
 8018c34:	1d19      	adds	r1, r3, #4
 8018c36:	681b      	ldr	r3, [r3, #0]
 8018c38:	9103      	str	r1, [sp, #12]
 8018c3a:	2b00      	cmp	r3, #0
 8018c3c:	bfbb      	ittet	lt
 8018c3e:	425b      	neglt	r3, r3
 8018c40:	f042 0202 	orrlt.w	r2, r2, #2
 8018c44:	9307      	strge	r3, [sp, #28]
 8018c46:	9307      	strlt	r3, [sp, #28]
 8018c48:	bfb8      	it	lt
 8018c4a:	9204      	strlt	r2, [sp, #16]
 8018c4c:	7823      	ldrb	r3, [r4, #0]
 8018c4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8018c50:	d10a      	bne.n	8018c68 <_svfiprintf_r+0x130>
 8018c52:	7863      	ldrb	r3, [r4, #1]
 8018c54:	2b2a      	cmp	r3, #42	@ 0x2a
 8018c56:	d132      	bne.n	8018cbe <_svfiprintf_r+0x186>
 8018c58:	9b03      	ldr	r3, [sp, #12]
 8018c5a:	1d1a      	adds	r2, r3, #4
 8018c5c:	681b      	ldr	r3, [r3, #0]
 8018c5e:	9203      	str	r2, [sp, #12]
 8018c60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018c64:	3402      	adds	r4, #2
 8018c66:	9305      	str	r3, [sp, #20]
 8018c68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018d2c <_svfiprintf_r+0x1f4>
 8018c6c:	7821      	ldrb	r1, [r4, #0]
 8018c6e:	2203      	movs	r2, #3
 8018c70:	4650      	mov	r0, sl
 8018c72:	f7e7 fafd 	bl	8000270 <memchr>
 8018c76:	b138      	cbz	r0, 8018c88 <_svfiprintf_r+0x150>
 8018c78:	9b04      	ldr	r3, [sp, #16]
 8018c7a:	eba0 000a 	sub.w	r0, r0, sl
 8018c7e:	2240      	movs	r2, #64	@ 0x40
 8018c80:	4082      	lsls	r2, r0
 8018c82:	4313      	orrs	r3, r2
 8018c84:	3401      	adds	r4, #1
 8018c86:	9304      	str	r3, [sp, #16]
 8018c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018c8c:	4824      	ldr	r0, [pc, #144]	@ (8018d20 <_svfiprintf_r+0x1e8>)
 8018c8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018c92:	2206      	movs	r2, #6
 8018c94:	f7e7 faec 	bl	8000270 <memchr>
 8018c98:	2800      	cmp	r0, #0
 8018c9a:	d036      	beq.n	8018d0a <_svfiprintf_r+0x1d2>
 8018c9c:	4b21      	ldr	r3, [pc, #132]	@ (8018d24 <_svfiprintf_r+0x1ec>)
 8018c9e:	bb1b      	cbnz	r3, 8018ce8 <_svfiprintf_r+0x1b0>
 8018ca0:	9b03      	ldr	r3, [sp, #12]
 8018ca2:	3307      	adds	r3, #7
 8018ca4:	f023 0307 	bic.w	r3, r3, #7
 8018ca8:	3308      	adds	r3, #8
 8018caa:	9303      	str	r3, [sp, #12]
 8018cac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018cae:	4433      	add	r3, r6
 8018cb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8018cb2:	e76a      	b.n	8018b8a <_svfiprintf_r+0x52>
 8018cb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8018cb8:	460c      	mov	r4, r1
 8018cba:	2001      	movs	r0, #1
 8018cbc:	e7a8      	b.n	8018c10 <_svfiprintf_r+0xd8>
 8018cbe:	2300      	movs	r3, #0
 8018cc0:	3401      	adds	r4, #1
 8018cc2:	9305      	str	r3, [sp, #20]
 8018cc4:	4619      	mov	r1, r3
 8018cc6:	f04f 0c0a 	mov.w	ip, #10
 8018cca:	4620      	mov	r0, r4
 8018ccc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018cd0:	3a30      	subs	r2, #48	@ 0x30
 8018cd2:	2a09      	cmp	r2, #9
 8018cd4:	d903      	bls.n	8018cde <_svfiprintf_r+0x1a6>
 8018cd6:	2b00      	cmp	r3, #0
 8018cd8:	d0c6      	beq.n	8018c68 <_svfiprintf_r+0x130>
 8018cda:	9105      	str	r1, [sp, #20]
 8018cdc:	e7c4      	b.n	8018c68 <_svfiprintf_r+0x130>
 8018cde:	fb0c 2101 	mla	r1, ip, r1, r2
 8018ce2:	4604      	mov	r4, r0
 8018ce4:	2301      	movs	r3, #1
 8018ce6:	e7f0      	b.n	8018cca <_svfiprintf_r+0x192>
 8018ce8:	ab03      	add	r3, sp, #12
 8018cea:	9300      	str	r3, [sp, #0]
 8018cec:	462a      	mov	r2, r5
 8018cee:	4b0e      	ldr	r3, [pc, #56]	@ (8018d28 <_svfiprintf_r+0x1f0>)
 8018cf0:	a904      	add	r1, sp, #16
 8018cf2:	4638      	mov	r0, r7
 8018cf4:	f3af 8000 	nop.w
 8018cf8:	1c42      	adds	r2, r0, #1
 8018cfa:	4606      	mov	r6, r0
 8018cfc:	d1d6      	bne.n	8018cac <_svfiprintf_r+0x174>
 8018cfe:	89ab      	ldrh	r3, [r5, #12]
 8018d00:	065b      	lsls	r3, r3, #25
 8018d02:	f53f af2d 	bmi.w	8018b60 <_svfiprintf_r+0x28>
 8018d06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018d08:	e72c      	b.n	8018b64 <_svfiprintf_r+0x2c>
 8018d0a:	ab03      	add	r3, sp, #12
 8018d0c:	9300      	str	r3, [sp, #0]
 8018d0e:	462a      	mov	r2, r5
 8018d10:	4b05      	ldr	r3, [pc, #20]	@ (8018d28 <_svfiprintf_r+0x1f0>)
 8018d12:	a904      	add	r1, sp, #16
 8018d14:	4638      	mov	r0, r7
 8018d16:	f000 f879 	bl	8018e0c <_printf_i>
 8018d1a:	e7ed      	b.n	8018cf8 <_svfiprintf_r+0x1c0>
 8018d1c:	08019ad3 	.word	0x08019ad3
 8018d20:	08019add 	.word	0x08019add
 8018d24:	00000000 	.word	0x00000000
 8018d28:	08018a81 	.word	0x08018a81
 8018d2c:	08019ad9 	.word	0x08019ad9

08018d30 <_printf_common>:
 8018d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018d34:	4616      	mov	r6, r2
 8018d36:	4698      	mov	r8, r3
 8018d38:	688a      	ldr	r2, [r1, #8]
 8018d3a:	690b      	ldr	r3, [r1, #16]
 8018d3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018d40:	4293      	cmp	r3, r2
 8018d42:	bfb8      	it	lt
 8018d44:	4613      	movlt	r3, r2
 8018d46:	6033      	str	r3, [r6, #0]
 8018d48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018d4c:	4607      	mov	r7, r0
 8018d4e:	460c      	mov	r4, r1
 8018d50:	b10a      	cbz	r2, 8018d56 <_printf_common+0x26>
 8018d52:	3301      	adds	r3, #1
 8018d54:	6033      	str	r3, [r6, #0]
 8018d56:	6823      	ldr	r3, [r4, #0]
 8018d58:	0699      	lsls	r1, r3, #26
 8018d5a:	bf42      	ittt	mi
 8018d5c:	6833      	ldrmi	r3, [r6, #0]
 8018d5e:	3302      	addmi	r3, #2
 8018d60:	6033      	strmi	r3, [r6, #0]
 8018d62:	6825      	ldr	r5, [r4, #0]
 8018d64:	f015 0506 	ands.w	r5, r5, #6
 8018d68:	d106      	bne.n	8018d78 <_printf_common+0x48>
 8018d6a:	f104 0a19 	add.w	sl, r4, #25
 8018d6e:	68e3      	ldr	r3, [r4, #12]
 8018d70:	6832      	ldr	r2, [r6, #0]
 8018d72:	1a9b      	subs	r3, r3, r2
 8018d74:	42ab      	cmp	r3, r5
 8018d76:	dc26      	bgt.n	8018dc6 <_printf_common+0x96>
 8018d78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018d7c:	6822      	ldr	r2, [r4, #0]
 8018d7e:	3b00      	subs	r3, #0
 8018d80:	bf18      	it	ne
 8018d82:	2301      	movne	r3, #1
 8018d84:	0692      	lsls	r2, r2, #26
 8018d86:	d42b      	bmi.n	8018de0 <_printf_common+0xb0>
 8018d88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018d8c:	4641      	mov	r1, r8
 8018d8e:	4638      	mov	r0, r7
 8018d90:	47c8      	blx	r9
 8018d92:	3001      	adds	r0, #1
 8018d94:	d01e      	beq.n	8018dd4 <_printf_common+0xa4>
 8018d96:	6823      	ldr	r3, [r4, #0]
 8018d98:	6922      	ldr	r2, [r4, #16]
 8018d9a:	f003 0306 	and.w	r3, r3, #6
 8018d9e:	2b04      	cmp	r3, #4
 8018da0:	bf02      	ittt	eq
 8018da2:	68e5      	ldreq	r5, [r4, #12]
 8018da4:	6833      	ldreq	r3, [r6, #0]
 8018da6:	1aed      	subeq	r5, r5, r3
 8018da8:	68a3      	ldr	r3, [r4, #8]
 8018daa:	bf0c      	ite	eq
 8018dac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018db0:	2500      	movne	r5, #0
 8018db2:	4293      	cmp	r3, r2
 8018db4:	bfc4      	itt	gt
 8018db6:	1a9b      	subgt	r3, r3, r2
 8018db8:	18ed      	addgt	r5, r5, r3
 8018dba:	2600      	movs	r6, #0
 8018dbc:	341a      	adds	r4, #26
 8018dbe:	42b5      	cmp	r5, r6
 8018dc0:	d11a      	bne.n	8018df8 <_printf_common+0xc8>
 8018dc2:	2000      	movs	r0, #0
 8018dc4:	e008      	b.n	8018dd8 <_printf_common+0xa8>
 8018dc6:	2301      	movs	r3, #1
 8018dc8:	4652      	mov	r2, sl
 8018dca:	4641      	mov	r1, r8
 8018dcc:	4638      	mov	r0, r7
 8018dce:	47c8      	blx	r9
 8018dd0:	3001      	adds	r0, #1
 8018dd2:	d103      	bne.n	8018ddc <_printf_common+0xac>
 8018dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8018dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ddc:	3501      	adds	r5, #1
 8018dde:	e7c6      	b.n	8018d6e <_printf_common+0x3e>
 8018de0:	18e1      	adds	r1, r4, r3
 8018de2:	1c5a      	adds	r2, r3, #1
 8018de4:	2030      	movs	r0, #48	@ 0x30
 8018de6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018dea:	4422      	add	r2, r4
 8018dec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018df0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018df4:	3302      	adds	r3, #2
 8018df6:	e7c7      	b.n	8018d88 <_printf_common+0x58>
 8018df8:	2301      	movs	r3, #1
 8018dfa:	4622      	mov	r2, r4
 8018dfc:	4641      	mov	r1, r8
 8018dfe:	4638      	mov	r0, r7
 8018e00:	47c8      	blx	r9
 8018e02:	3001      	adds	r0, #1
 8018e04:	d0e6      	beq.n	8018dd4 <_printf_common+0xa4>
 8018e06:	3601      	adds	r6, #1
 8018e08:	e7d9      	b.n	8018dbe <_printf_common+0x8e>
	...

08018e0c <_printf_i>:
 8018e0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018e10:	7e0f      	ldrb	r7, [r1, #24]
 8018e12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018e14:	2f78      	cmp	r7, #120	@ 0x78
 8018e16:	4691      	mov	r9, r2
 8018e18:	4680      	mov	r8, r0
 8018e1a:	460c      	mov	r4, r1
 8018e1c:	469a      	mov	sl, r3
 8018e1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018e22:	d807      	bhi.n	8018e34 <_printf_i+0x28>
 8018e24:	2f62      	cmp	r7, #98	@ 0x62
 8018e26:	d80a      	bhi.n	8018e3e <_printf_i+0x32>
 8018e28:	2f00      	cmp	r7, #0
 8018e2a:	f000 80d1 	beq.w	8018fd0 <_printf_i+0x1c4>
 8018e2e:	2f58      	cmp	r7, #88	@ 0x58
 8018e30:	f000 80b8 	beq.w	8018fa4 <_printf_i+0x198>
 8018e34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018e38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018e3c:	e03a      	b.n	8018eb4 <_printf_i+0xa8>
 8018e3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018e42:	2b15      	cmp	r3, #21
 8018e44:	d8f6      	bhi.n	8018e34 <_printf_i+0x28>
 8018e46:	a101      	add	r1, pc, #4	@ (adr r1, 8018e4c <_printf_i+0x40>)
 8018e48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018e4c:	08018ea5 	.word	0x08018ea5
 8018e50:	08018eb9 	.word	0x08018eb9
 8018e54:	08018e35 	.word	0x08018e35
 8018e58:	08018e35 	.word	0x08018e35
 8018e5c:	08018e35 	.word	0x08018e35
 8018e60:	08018e35 	.word	0x08018e35
 8018e64:	08018eb9 	.word	0x08018eb9
 8018e68:	08018e35 	.word	0x08018e35
 8018e6c:	08018e35 	.word	0x08018e35
 8018e70:	08018e35 	.word	0x08018e35
 8018e74:	08018e35 	.word	0x08018e35
 8018e78:	08018fb7 	.word	0x08018fb7
 8018e7c:	08018ee3 	.word	0x08018ee3
 8018e80:	08018f71 	.word	0x08018f71
 8018e84:	08018e35 	.word	0x08018e35
 8018e88:	08018e35 	.word	0x08018e35
 8018e8c:	08018fd9 	.word	0x08018fd9
 8018e90:	08018e35 	.word	0x08018e35
 8018e94:	08018ee3 	.word	0x08018ee3
 8018e98:	08018e35 	.word	0x08018e35
 8018e9c:	08018e35 	.word	0x08018e35
 8018ea0:	08018f79 	.word	0x08018f79
 8018ea4:	6833      	ldr	r3, [r6, #0]
 8018ea6:	1d1a      	adds	r2, r3, #4
 8018ea8:	681b      	ldr	r3, [r3, #0]
 8018eaa:	6032      	str	r2, [r6, #0]
 8018eac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018eb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018eb4:	2301      	movs	r3, #1
 8018eb6:	e09c      	b.n	8018ff2 <_printf_i+0x1e6>
 8018eb8:	6833      	ldr	r3, [r6, #0]
 8018eba:	6820      	ldr	r0, [r4, #0]
 8018ebc:	1d19      	adds	r1, r3, #4
 8018ebe:	6031      	str	r1, [r6, #0]
 8018ec0:	0606      	lsls	r6, r0, #24
 8018ec2:	d501      	bpl.n	8018ec8 <_printf_i+0xbc>
 8018ec4:	681d      	ldr	r5, [r3, #0]
 8018ec6:	e003      	b.n	8018ed0 <_printf_i+0xc4>
 8018ec8:	0645      	lsls	r5, r0, #25
 8018eca:	d5fb      	bpl.n	8018ec4 <_printf_i+0xb8>
 8018ecc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018ed0:	2d00      	cmp	r5, #0
 8018ed2:	da03      	bge.n	8018edc <_printf_i+0xd0>
 8018ed4:	232d      	movs	r3, #45	@ 0x2d
 8018ed6:	426d      	negs	r5, r5
 8018ed8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018edc:	4858      	ldr	r0, [pc, #352]	@ (8019040 <_printf_i+0x234>)
 8018ede:	230a      	movs	r3, #10
 8018ee0:	e011      	b.n	8018f06 <_printf_i+0xfa>
 8018ee2:	6821      	ldr	r1, [r4, #0]
 8018ee4:	6833      	ldr	r3, [r6, #0]
 8018ee6:	0608      	lsls	r0, r1, #24
 8018ee8:	f853 5b04 	ldr.w	r5, [r3], #4
 8018eec:	d402      	bmi.n	8018ef4 <_printf_i+0xe8>
 8018eee:	0649      	lsls	r1, r1, #25
 8018ef0:	bf48      	it	mi
 8018ef2:	b2ad      	uxthmi	r5, r5
 8018ef4:	2f6f      	cmp	r7, #111	@ 0x6f
 8018ef6:	4852      	ldr	r0, [pc, #328]	@ (8019040 <_printf_i+0x234>)
 8018ef8:	6033      	str	r3, [r6, #0]
 8018efa:	bf14      	ite	ne
 8018efc:	230a      	movne	r3, #10
 8018efe:	2308      	moveq	r3, #8
 8018f00:	2100      	movs	r1, #0
 8018f02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018f06:	6866      	ldr	r6, [r4, #4]
 8018f08:	60a6      	str	r6, [r4, #8]
 8018f0a:	2e00      	cmp	r6, #0
 8018f0c:	db05      	blt.n	8018f1a <_printf_i+0x10e>
 8018f0e:	6821      	ldr	r1, [r4, #0]
 8018f10:	432e      	orrs	r6, r5
 8018f12:	f021 0104 	bic.w	r1, r1, #4
 8018f16:	6021      	str	r1, [r4, #0]
 8018f18:	d04b      	beq.n	8018fb2 <_printf_i+0x1a6>
 8018f1a:	4616      	mov	r6, r2
 8018f1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8018f20:	fb03 5711 	mls	r7, r3, r1, r5
 8018f24:	5dc7      	ldrb	r7, [r0, r7]
 8018f26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018f2a:	462f      	mov	r7, r5
 8018f2c:	42bb      	cmp	r3, r7
 8018f2e:	460d      	mov	r5, r1
 8018f30:	d9f4      	bls.n	8018f1c <_printf_i+0x110>
 8018f32:	2b08      	cmp	r3, #8
 8018f34:	d10b      	bne.n	8018f4e <_printf_i+0x142>
 8018f36:	6823      	ldr	r3, [r4, #0]
 8018f38:	07df      	lsls	r7, r3, #31
 8018f3a:	d508      	bpl.n	8018f4e <_printf_i+0x142>
 8018f3c:	6923      	ldr	r3, [r4, #16]
 8018f3e:	6861      	ldr	r1, [r4, #4]
 8018f40:	4299      	cmp	r1, r3
 8018f42:	bfde      	ittt	le
 8018f44:	2330      	movle	r3, #48	@ 0x30
 8018f46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018f4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8018f4e:	1b92      	subs	r2, r2, r6
 8018f50:	6122      	str	r2, [r4, #16]
 8018f52:	f8cd a000 	str.w	sl, [sp]
 8018f56:	464b      	mov	r3, r9
 8018f58:	aa03      	add	r2, sp, #12
 8018f5a:	4621      	mov	r1, r4
 8018f5c:	4640      	mov	r0, r8
 8018f5e:	f7ff fee7 	bl	8018d30 <_printf_common>
 8018f62:	3001      	adds	r0, #1
 8018f64:	d14a      	bne.n	8018ffc <_printf_i+0x1f0>
 8018f66:	f04f 30ff 	mov.w	r0, #4294967295
 8018f6a:	b004      	add	sp, #16
 8018f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018f70:	6823      	ldr	r3, [r4, #0]
 8018f72:	f043 0320 	orr.w	r3, r3, #32
 8018f76:	6023      	str	r3, [r4, #0]
 8018f78:	4832      	ldr	r0, [pc, #200]	@ (8019044 <_printf_i+0x238>)
 8018f7a:	2778      	movs	r7, #120	@ 0x78
 8018f7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018f80:	6823      	ldr	r3, [r4, #0]
 8018f82:	6831      	ldr	r1, [r6, #0]
 8018f84:	061f      	lsls	r7, r3, #24
 8018f86:	f851 5b04 	ldr.w	r5, [r1], #4
 8018f8a:	d402      	bmi.n	8018f92 <_printf_i+0x186>
 8018f8c:	065f      	lsls	r7, r3, #25
 8018f8e:	bf48      	it	mi
 8018f90:	b2ad      	uxthmi	r5, r5
 8018f92:	6031      	str	r1, [r6, #0]
 8018f94:	07d9      	lsls	r1, r3, #31
 8018f96:	bf44      	itt	mi
 8018f98:	f043 0320 	orrmi.w	r3, r3, #32
 8018f9c:	6023      	strmi	r3, [r4, #0]
 8018f9e:	b11d      	cbz	r5, 8018fa8 <_printf_i+0x19c>
 8018fa0:	2310      	movs	r3, #16
 8018fa2:	e7ad      	b.n	8018f00 <_printf_i+0xf4>
 8018fa4:	4826      	ldr	r0, [pc, #152]	@ (8019040 <_printf_i+0x234>)
 8018fa6:	e7e9      	b.n	8018f7c <_printf_i+0x170>
 8018fa8:	6823      	ldr	r3, [r4, #0]
 8018faa:	f023 0320 	bic.w	r3, r3, #32
 8018fae:	6023      	str	r3, [r4, #0]
 8018fb0:	e7f6      	b.n	8018fa0 <_printf_i+0x194>
 8018fb2:	4616      	mov	r6, r2
 8018fb4:	e7bd      	b.n	8018f32 <_printf_i+0x126>
 8018fb6:	6833      	ldr	r3, [r6, #0]
 8018fb8:	6825      	ldr	r5, [r4, #0]
 8018fba:	6961      	ldr	r1, [r4, #20]
 8018fbc:	1d18      	adds	r0, r3, #4
 8018fbe:	6030      	str	r0, [r6, #0]
 8018fc0:	062e      	lsls	r6, r5, #24
 8018fc2:	681b      	ldr	r3, [r3, #0]
 8018fc4:	d501      	bpl.n	8018fca <_printf_i+0x1be>
 8018fc6:	6019      	str	r1, [r3, #0]
 8018fc8:	e002      	b.n	8018fd0 <_printf_i+0x1c4>
 8018fca:	0668      	lsls	r0, r5, #25
 8018fcc:	d5fb      	bpl.n	8018fc6 <_printf_i+0x1ba>
 8018fce:	8019      	strh	r1, [r3, #0]
 8018fd0:	2300      	movs	r3, #0
 8018fd2:	6123      	str	r3, [r4, #16]
 8018fd4:	4616      	mov	r6, r2
 8018fd6:	e7bc      	b.n	8018f52 <_printf_i+0x146>
 8018fd8:	6833      	ldr	r3, [r6, #0]
 8018fda:	1d1a      	adds	r2, r3, #4
 8018fdc:	6032      	str	r2, [r6, #0]
 8018fde:	681e      	ldr	r6, [r3, #0]
 8018fe0:	6862      	ldr	r2, [r4, #4]
 8018fe2:	2100      	movs	r1, #0
 8018fe4:	4630      	mov	r0, r6
 8018fe6:	f7e7 f943 	bl	8000270 <memchr>
 8018fea:	b108      	cbz	r0, 8018ff0 <_printf_i+0x1e4>
 8018fec:	1b80      	subs	r0, r0, r6
 8018fee:	6060      	str	r0, [r4, #4]
 8018ff0:	6863      	ldr	r3, [r4, #4]
 8018ff2:	6123      	str	r3, [r4, #16]
 8018ff4:	2300      	movs	r3, #0
 8018ff6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018ffa:	e7aa      	b.n	8018f52 <_printf_i+0x146>
 8018ffc:	6923      	ldr	r3, [r4, #16]
 8018ffe:	4632      	mov	r2, r6
 8019000:	4649      	mov	r1, r9
 8019002:	4640      	mov	r0, r8
 8019004:	47d0      	blx	sl
 8019006:	3001      	adds	r0, #1
 8019008:	d0ad      	beq.n	8018f66 <_printf_i+0x15a>
 801900a:	6823      	ldr	r3, [r4, #0]
 801900c:	079b      	lsls	r3, r3, #30
 801900e:	d413      	bmi.n	8019038 <_printf_i+0x22c>
 8019010:	68e0      	ldr	r0, [r4, #12]
 8019012:	9b03      	ldr	r3, [sp, #12]
 8019014:	4298      	cmp	r0, r3
 8019016:	bfb8      	it	lt
 8019018:	4618      	movlt	r0, r3
 801901a:	e7a6      	b.n	8018f6a <_printf_i+0x15e>
 801901c:	2301      	movs	r3, #1
 801901e:	4632      	mov	r2, r6
 8019020:	4649      	mov	r1, r9
 8019022:	4640      	mov	r0, r8
 8019024:	47d0      	blx	sl
 8019026:	3001      	adds	r0, #1
 8019028:	d09d      	beq.n	8018f66 <_printf_i+0x15a>
 801902a:	3501      	adds	r5, #1
 801902c:	68e3      	ldr	r3, [r4, #12]
 801902e:	9903      	ldr	r1, [sp, #12]
 8019030:	1a5b      	subs	r3, r3, r1
 8019032:	42ab      	cmp	r3, r5
 8019034:	dcf2      	bgt.n	801901c <_printf_i+0x210>
 8019036:	e7eb      	b.n	8019010 <_printf_i+0x204>
 8019038:	2500      	movs	r5, #0
 801903a:	f104 0619 	add.w	r6, r4, #25
 801903e:	e7f5      	b.n	801902c <_printf_i+0x220>
 8019040:	08019ae4 	.word	0x08019ae4
 8019044:	08019af5 	.word	0x08019af5

08019048 <__sflush_r>:
 8019048:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801904c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019050:	0716      	lsls	r6, r2, #28
 8019052:	4605      	mov	r5, r0
 8019054:	460c      	mov	r4, r1
 8019056:	d454      	bmi.n	8019102 <__sflush_r+0xba>
 8019058:	684b      	ldr	r3, [r1, #4]
 801905a:	2b00      	cmp	r3, #0
 801905c:	dc02      	bgt.n	8019064 <__sflush_r+0x1c>
 801905e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019060:	2b00      	cmp	r3, #0
 8019062:	dd48      	ble.n	80190f6 <__sflush_r+0xae>
 8019064:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019066:	2e00      	cmp	r6, #0
 8019068:	d045      	beq.n	80190f6 <__sflush_r+0xae>
 801906a:	2300      	movs	r3, #0
 801906c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019070:	682f      	ldr	r7, [r5, #0]
 8019072:	6a21      	ldr	r1, [r4, #32]
 8019074:	602b      	str	r3, [r5, #0]
 8019076:	d030      	beq.n	80190da <__sflush_r+0x92>
 8019078:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801907a:	89a3      	ldrh	r3, [r4, #12]
 801907c:	0759      	lsls	r1, r3, #29
 801907e:	d505      	bpl.n	801908c <__sflush_r+0x44>
 8019080:	6863      	ldr	r3, [r4, #4]
 8019082:	1ad2      	subs	r2, r2, r3
 8019084:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019086:	b10b      	cbz	r3, 801908c <__sflush_r+0x44>
 8019088:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801908a:	1ad2      	subs	r2, r2, r3
 801908c:	2300      	movs	r3, #0
 801908e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019090:	6a21      	ldr	r1, [r4, #32]
 8019092:	4628      	mov	r0, r5
 8019094:	47b0      	blx	r6
 8019096:	1c43      	adds	r3, r0, #1
 8019098:	89a3      	ldrh	r3, [r4, #12]
 801909a:	d106      	bne.n	80190aa <__sflush_r+0x62>
 801909c:	6829      	ldr	r1, [r5, #0]
 801909e:	291d      	cmp	r1, #29
 80190a0:	d82b      	bhi.n	80190fa <__sflush_r+0xb2>
 80190a2:	4a2a      	ldr	r2, [pc, #168]	@ (801914c <__sflush_r+0x104>)
 80190a4:	40ca      	lsrs	r2, r1
 80190a6:	07d6      	lsls	r6, r2, #31
 80190a8:	d527      	bpl.n	80190fa <__sflush_r+0xb2>
 80190aa:	2200      	movs	r2, #0
 80190ac:	6062      	str	r2, [r4, #4]
 80190ae:	04d9      	lsls	r1, r3, #19
 80190b0:	6922      	ldr	r2, [r4, #16]
 80190b2:	6022      	str	r2, [r4, #0]
 80190b4:	d504      	bpl.n	80190c0 <__sflush_r+0x78>
 80190b6:	1c42      	adds	r2, r0, #1
 80190b8:	d101      	bne.n	80190be <__sflush_r+0x76>
 80190ba:	682b      	ldr	r3, [r5, #0]
 80190bc:	b903      	cbnz	r3, 80190c0 <__sflush_r+0x78>
 80190be:	6560      	str	r0, [r4, #84]	@ 0x54
 80190c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80190c2:	602f      	str	r7, [r5, #0]
 80190c4:	b1b9      	cbz	r1, 80190f6 <__sflush_r+0xae>
 80190c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80190ca:	4299      	cmp	r1, r3
 80190cc:	d002      	beq.n	80190d4 <__sflush_r+0x8c>
 80190ce:	4628      	mov	r0, r5
 80190d0:	f7ff fbd6 	bl	8018880 <_free_r>
 80190d4:	2300      	movs	r3, #0
 80190d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80190d8:	e00d      	b.n	80190f6 <__sflush_r+0xae>
 80190da:	2301      	movs	r3, #1
 80190dc:	4628      	mov	r0, r5
 80190de:	47b0      	blx	r6
 80190e0:	4602      	mov	r2, r0
 80190e2:	1c50      	adds	r0, r2, #1
 80190e4:	d1c9      	bne.n	801907a <__sflush_r+0x32>
 80190e6:	682b      	ldr	r3, [r5, #0]
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	d0c6      	beq.n	801907a <__sflush_r+0x32>
 80190ec:	2b1d      	cmp	r3, #29
 80190ee:	d001      	beq.n	80190f4 <__sflush_r+0xac>
 80190f0:	2b16      	cmp	r3, #22
 80190f2:	d11e      	bne.n	8019132 <__sflush_r+0xea>
 80190f4:	602f      	str	r7, [r5, #0]
 80190f6:	2000      	movs	r0, #0
 80190f8:	e022      	b.n	8019140 <__sflush_r+0xf8>
 80190fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80190fe:	b21b      	sxth	r3, r3
 8019100:	e01b      	b.n	801913a <__sflush_r+0xf2>
 8019102:	690f      	ldr	r7, [r1, #16]
 8019104:	2f00      	cmp	r7, #0
 8019106:	d0f6      	beq.n	80190f6 <__sflush_r+0xae>
 8019108:	0793      	lsls	r3, r2, #30
 801910a:	680e      	ldr	r6, [r1, #0]
 801910c:	bf08      	it	eq
 801910e:	694b      	ldreq	r3, [r1, #20]
 8019110:	600f      	str	r7, [r1, #0]
 8019112:	bf18      	it	ne
 8019114:	2300      	movne	r3, #0
 8019116:	eba6 0807 	sub.w	r8, r6, r7
 801911a:	608b      	str	r3, [r1, #8]
 801911c:	f1b8 0f00 	cmp.w	r8, #0
 8019120:	dde9      	ble.n	80190f6 <__sflush_r+0xae>
 8019122:	6a21      	ldr	r1, [r4, #32]
 8019124:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019126:	4643      	mov	r3, r8
 8019128:	463a      	mov	r2, r7
 801912a:	4628      	mov	r0, r5
 801912c:	47b0      	blx	r6
 801912e:	2800      	cmp	r0, #0
 8019130:	dc08      	bgt.n	8019144 <__sflush_r+0xfc>
 8019132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019136:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801913a:	81a3      	strh	r3, [r4, #12]
 801913c:	f04f 30ff 	mov.w	r0, #4294967295
 8019140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019144:	4407      	add	r7, r0
 8019146:	eba8 0800 	sub.w	r8, r8, r0
 801914a:	e7e7      	b.n	801911c <__sflush_r+0xd4>
 801914c:	20400001 	.word	0x20400001

08019150 <_fflush_r>:
 8019150:	b538      	push	{r3, r4, r5, lr}
 8019152:	690b      	ldr	r3, [r1, #16]
 8019154:	4605      	mov	r5, r0
 8019156:	460c      	mov	r4, r1
 8019158:	b913      	cbnz	r3, 8019160 <_fflush_r+0x10>
 801915a:	2500      	movs	r5, #0
 801915c:	4628      	mov	r0, r5
 801915e:	bd38      	pop	{r3, r4, r5, pc}
 8019160:	b118      	cbz	r0, 801916a <_fflush_r+0x1a>
 8019162:	6a03      	ldr	r3, [r0, #32]
 8019164:	b90b      	cbnz	r3, 801916a <_fflush_r+0x1a>
 8019166:	f7ff f9ab 	bl	80184c0 <__sinit>
 801916a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801916e:	2b00      	cmp	r3, #0
 8019170:	d0f3      	beq.n	801915a <_fflush_r+0xa>
 8019172:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019174:	07d0      	lsls	r0, r2, #31
 8019176:	d404      	bmi.n	8019182 <_fflush_r+0x32>
 8019178:	0599      	lsls	r1, r3, #22
 801917a:	d402      	bmi.n	8019182 <_fflush_r+0x32>
 801917c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801917e:	f7ff fb50 	bl	8018822 <__retarget_lock_acquire_recursive>
 8019182:	4628      	mov	r0, r5
 8019184:	4621      	mov	r1, r4
 8019186:	f7ff ff5f 	bl	8019048 <__sflush_r>
 801918a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801918c:	07da      	lsls	r2, r3, #31
 801918e:	4605      	mov	r5, r0
 8019190:	d4e4      	bmi.n	801915c <_fflush_r+0xc>
 8019192:	89a3      	ldrh	r3, [r4, #12]
 8019194:	059b      	lsls	r3, r3, #22
 8019196:	d4e1      	bmi.n	801915c <_fflush_r+0xc>
 8019198:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801919a:	f7ff fb43 	bl	8018824 <__retarget_lock_release_recursive>
 801919e:	e7dd      	b.n	801915c <_fflush_r+0xc>

080191a0 <fiprintf>:
 80191a0:	b40e      	push	{r1, r2, r3}
 80191a2:	b503      	push	{r0, r1, lr}
 80191a4:	4601      	mov	r1, r0
 80191a6:	ab03      	add	r3, sp, #12
 80191a8:	4805      	ldr	r0, [pc, #20]	@ (80191c0 <fiprintf+0x20>)
 80191aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80191ae:	6800      	ldr	r0, [r0, #0]
 80191b0:	9301      	str	r3, [sp, #4]
 80191b2:	f000 f875 	bl	80192a0 <_vfiprintf_r>
 80191b6:	b002      	add	sp, #8
 80191b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80191bc:	b003      	add	sp, #12
 80191be:	4770      	bx	lr
 80191c0:	2000002c 	.word	0x2000002c

080191c4 <_sbrk_r>:
 80191c4:	b538      	push	{r3, r4, r5, lr}
 80191c6:	4d06      	ldr	r5, [pc, #24]	@ (80191e0 <_sbrk_r+0x1c>)
 80191c8:	2300      	movs	r3, #0
 80191ca:	4604      	mov	r4, r0
 80191cc:	4608      	mov	r0, r1
 80191ce:	602b      	str	r3, [r5, #0]
 80191d0:	f7e8 fc62 	bl	8001a98 <_sbrk>
 80191d4:	1c43      	adds	r3, r0, #1
 80191d6:	d102      	bne.n	80191de <_sbrk_r+0x1a>
 80191d8:	682b      	ldr	r3, [r5, #0]
 80191da:	b103      	cbz	r3, 80191de <_sbrk_r+0x1a>
 80191dc:	6023      	str	r3, [r4, #0]
 80191de:	bd38      	pop	{r3, r4, r5, pc}
 80191e0:	2000964c 	.word	0x2000964c

080191e4 <abort>:
 80191e4:	b508      	push	{r3, lr}
 80191e6:	2006      	movs	r0, #6
 80191e8:	f000 fa2e 	bl	8019648 <raise>
 80191ec:	2001      	movs	r0, #1
 80191ee:	f7e8 fbf7 	bl	80019e0 <_exit>

080191f2 <_realloc_r>:
 80191f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191f6:	4607      	mov	r7, r0
 80191f8:	4614      	mov	r4, r2
 80191fa:	460d      	mov	r5, r1
 80191fc:	b921      	cbnz	r1, 8019208 <_realloc_r+0x16>
 80191fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019202:	4611      	mov	r1, r2
 8019204:	f7ff bbb0 	b.w	8018968 <_malloc_r>
 8019208:	b92a      	cbnz	r2, 8019216 <_realloc_r+0x24>
 801920a:	f7ff fb39 	bl	8018880 <_free_r>
 801920e:	4625      	mov	r5, r4
 8019210:	4628      	mov	r0, r5
 8019212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019216:	f000 fa33 	bl	8019680 <_malloc_usable_size_r>
 801921a:	4284      	cmp	r4, r0
 801921c:	4606      	mov	r6, r0
 801921e:	d802      	bhi.n	8019226 <_realloc_r+0x34>
 8019220:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019224:	d8f4      	bhi.n	8019210 <_realloc_r+0x1e>
 8019226:	4621      	mov	r1, r4
 8019228:	4638      	mov	r0, r7
 801922a:	f7ff fb9d 	bl	8018968 <_malloc_r>
 801922e:	4680      	mov	r8, r0
 8019230:	b908      	cbnz	r0, 8019236 <_realloc_r+0x44>
 8019232:	4645      	mov	r5, r8
 8019234:	e7ec      	b.n	8019210 <_realloc_r+0x1e>
 8019236:	42b4      	cmp	r4, r6
 8019238:	4622      	mov	r2, r4
 801923a:	4629      	mov	r1, r5
 801923c:	bf28      	it	cs
 801923e:	4632      	movcs	r2, r6
 8019240:	f7ff faf1 	bl	8018826 <memcpy>
 8019244:	4629      	mov	r1, r5
 8019246:	4638      	mov	r0, r7
 8019248:	f7ff fb1a 	bl	8018880 <_free_r>
 801924c:	e7f1      	b.n	8019232 <_realloc_r+0x40>

0801924e <__sfputc_r>:
 801924e:	6893      	ldr	r3, [r2, #8]
 8019250:	3b01      	subs	r3, #1
 8019252:	2b00      	cmp	r3, #0
 8019254:	b410      	push	{r4}
 8019256:	6093      	str	r3, [r2, #8]
 8019258:	da08      	bge.n	801926c <__sfputc_r+0x1e>
 801925a:	6994      	ldr	r4, [r2, #24]
 801925c:	42a3      	cmp	r3, r4
 801925e:	db01      	blt.n	8019264 <__sfputc_r+0x16>
 8019260:	290a      	cmp	r1, #10
 8019262:	d103      	bne.n	801926c <__sfputc_r+0x1e>
 8019264:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019268:	f000 b932 	b.w	80194d0 <__swbuf_r>
 801926c:	6813      	ldr	r3, [r2, #0]
 801926e:	1c58      	adds	r0, r3, #1
 8019270:	6010      	str	r0, [r2, #0]
 8019272:	7019      	strb	r1, [r3, #0]
 8019274:	4608      	mov	r0, r1
 8019276:	f85d 4b04 	ldr.w	r4, [sp], #4
 801927a:	4770      	bx	lr

0801927c <__sfputs_r>:
 801927c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801927e:	4606      	mov	r6, r0
 8019280:	460f      	mov	r7, r1
 8019282:	4614      	mov	r4, r2
 8019284:	18d5      	adds	r5, r2, r3
 8019286:	42ac      	cmp	r4, r5
 8019288:	d101      	bne.n	801928e <__sfputs_r+0x12>
 801928a:	2000      	movs	r0, #0
 801928c:	e007      	b.n	801929e <__sfputs_r+0x22>
 801928e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019292:	463a      	mov	r2, r7
 8019294:	4630      	mov	r0, r6
 8019296:	f7ff ffda 	bl	801924e <__sfputc_r>
 801929a:	1c43      	adds	r3, r0, #1
 801929c:	d1f3      	bne.n	8019286 <__sfputs_r+0xa>
 801929e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080192a0 <_vfiprintf_r>:
 80192a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192a4:	460d      	mov	r5, r1
 80192a6:	b09d      	sub	sp, #116	@ 0x74
 80192a8:	4614      	mov	r4, r2
 80192aa:	4698      	mov	r8, r3
 80192ac:	4606      	mov	r6, r0
 80192ae:	b118      	cbz	r0, 80192b8 <_vfiprintf_r+0x18>
 80192b0:	6a03      	ldr	r3, [r0, #32]
 80192b2:	b90b      	cbnz	r3, 80192b8 <_vfiprintf_r+0x18>
 80192b4:	f7ff f904 	bl	80184c0 <__sinit>
 80192b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80192ba:	07d9      	lsls	r1, r3, #31
 80192bc:	d405      	bmi.n	80192ca <_vfiprintf_r+0x2a>
 80192be:	89ab      	ldrh	r3, [r5, #12]
 80192c0:	059a      	lsls	r2, r3, #22
 80192c2:	d402      	bmi.n	80192ca <_vfiprintf_r+0x2a>
 80192c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80192c6:	f7ff faac 	bl	8018822 <__retarget_lock_acquire_recursive>
 80192ca:	89ab      	ldrh	r3, [r5, #12]
 80192cc:	071b      	lsls	r3, r3, #28
 80192ce:	d501      	bpl.n	80192d4 <_vfiprintf_r+0x34>
 80192d0:	692b      	ldr	r3, [r5, #16]
 80192d2:	b99b      	cbnz	r3, 80192fc <_vfiprintf_r+0x5c>
 80192d4:	4629      	mov	r1, r5
 80192d6:	4630      	mov	r0, r6
 80192d8:	f000 f938 	bl	801954c <__swsetup_r>
 80192dc:	b170      	cbz	r0, 80192fc <_vfiprintf_r+0x5c>
 80192de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80192e0:	07dc      	lsls	r4, r3, #31
 80192e2:	d504      	bpl.n	80192ee <_vfiprintf_r+0x4e>
 80192e4:	f04f 30ff 	mov.w	r0, #4294967295
 80192e8:	b01d      	add	sp, #116	@ 0x74
 80192ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80192ee:	89ab      	ldrh	r3, [r5, #12]
 80192f0:	0598      	lsls	r0, r3, #22
 80192f2:	d4f7      	bmi.n	80192e4 <_vfiprintf_r+0x44>
 80192f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80192f6:	f7ff fa95 	bl	8018824 <__retarget_lock_release_recursive>
 80192fa:	e7f3      	b.n	80192e4 <_vfiprintf_r+0x44>
 80192fc:	2300      	movs	r3, #0
 80192fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8019300:	2320      	movs	r3, #32
 8019302:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019306:	f8cd 800c 	str.w	r8, [sp, #12]
 801930a:	2330      	movs	r3, #48	@ 0x30
 801930c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80194bc <_vfiprintf_r+0x21c>
 8019310:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019314:	f04f 0901 	mov.w	r9, #1
 8019318:	4623      	mov	r3, r4
 801931a:	469a      	mov	sl, r3
 801931c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019320:	b10a      	cbz	r2, 8019326 <_vfiprintf_r+0x86>
 8019322:	2a25      	cmp	r2, #37	@ 0x25
 8019324:	d1f9      	bne.n	801931a <_vfiprintf_r+0x7a>
 8019326:	ebba 0b04 	subs.w	fp, sl, r4
 801932a:	d00b      	beq.n	8019344 <_vfiprintf_r+0xa4>
 801932c:	465b      	mov	r3, fp
 801932e:	4622      	mov	r2, r4
 8019330:	4629      	mov	r1, r5
 8019332:	4630      	mov	r0, r6
 8019334:	f7ff ffa2 	bl	801927c <__sfputs_r>
 8019338:	3001      	adds	r0, #1
 801933a:	f000 80a7 	beq.w	801948c <_vfiprintf_r+0x1ec>
 801933e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019340:	445a      	add	r2, fp
 8019342:	9209      	str	r2, [sp, #36]	@ 0x24
 8019344:	f89a 3000 	ldrb.w	r3, [sl]
 8019348:	2b00      	cmp	r3, #0
 801934a:	f000 809f 	beq.w	801948c <_vfiprintf_r+0x1ec>
 801934e:	2300      	movs	r3, #0
 8019350:	f04f 32ff 	mov.w	r2, #4294967295
 8019354:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019358:	f10a 0a01 	add.w	sl, sl, #1
 801935c:	9304      	str	r3, [sp, #16]
 801935e:	9307      	str	r3, [sp, #28]
 8019360:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019364:	931a      	str	r3, [sp, #104]	@ 0x68
 8019366:	4654      	mov	r4, sl
 8019368:	2205      	movs	r2, #5
 801936a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801936e:	4853      	ldr	r0, [pc, #332]	@ (80194bc <_vfiprintf_r+0x21c>)
 8019370:	f7e6 ff7e 	bl	8000270 <memchr>
 8019374:	9a04      	ldr	r2, [sp, #16]
 8019376:	b9d8      	cbnz	r0, 80193b0 <_vfiprintf_r+0x110>
 8019378:	06d1      	lsls	r1, r2, #27
 801937a:	bf44      	itt	mi
 801937c:	2320      	movmi	r3, #32
 801937e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019382:	0713      	lsls	r3, r2, #28
 8019384:	bf44      	itt	mi
 8019386:	232b      	movmi	r3, #43	@ 0x2b
 8019388:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801938c:	f89a 3000 	ldrb.w	r3, [sl]
 8019390:	2b2a      	cmp	r3, #42	@ 0x2a
 8019392:	d015      	beq.n	80193c0 <_vfiprintf_r+0x120>
 8019394:	9a07      	ldr	r2, [sp, #28]
 8019396:	4654      	mov	r4, sl
 8019398:	2000      	movs	r0, #0
 801939a:	f04f 0c0a 	mov.w	ip, #10
 801939e:	4621      	mov	r1, r4
 80193a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80193a4:	3b30      	subs	r3, #48	@ 0x30
 80193a6:	2b09      	cmp	r3, #9
 80193a8:	d94b      	bls.n	8019442 <_vfiprintf_r+0x1a2>
 80193aa:	b1b0      	cbz	r0, 80193da <_vfiprintf_r+0x13a>
 80193ac:	9207      	str	r2, [sp, #28]
 80193ae:	e014      	b.n	80193da <_vfiprintf_r+0x13a>
 80193b0:	eba0 0308 	sub.w	r3, r0, r8
 80193b4:	fa09 f303 	lsl.w	r3, r9, r3
 80193b8:	4313      	orrs	r3, r2
 80193ba:	9304      	str	r3, [sp, #16]
 80193bc:	46a2      	mov	sl, r4
 80193be:	e7d2      	b.n	8019366 <_vfiprintf_r+0xc6>
 80193c0:	9b03      	ldr	r3, [sp, #12]
 80193c2:	1d19      	adds	r1, r3, #4
 80193c4:	681b      	ldr	r3, [r3, #0]
 80193c6:	9103      	str	r1, [sp, #12]
 80193c8:	2b00      	cmp	r3, #0
 80193ca:	bfbb      	ittet	lt
 80193cc:	425b      	neglt	r3, r3
 80193ce:	f042 0202 	orrlt.w	r2, r2, #2
 80193d2:	9307      	strge	r3, [sp, #28]
 80193d4:	9307      	strlt	r3, [sp, #28]
 80193d6:	bfb8      	it	lt
 80193d8:	9204      	strlt	r2, [sp, #16]
 80193da:	7823      	ldrb	r3, [r4, #0]
 80193dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80193de:	d10a      	bne.n	80193f6 <_vfiprintf_r+0x156>
 80193e0:	7863      	ldrb	r3, [r4, #1]
 80193e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80193e4:	d132      	bne.n	801944c <_vfiprintf_r+0x1ac>
 80193e6:	9b03      	ldr	r3, [sp, #12]
 80193e8:	1d1a      	adds	r2, r3, #4
 80193ea:	681b      	ldr	r3, [r3, #0]
 80193ec:	9203      	str	r2, [sp, #12]
 80193ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80193f2:	3402      	adds	r4, #2
 80193f4:	9305      	str	r3, [sp, #20]
 80193f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80194cc <_vfiprintf_r+0x22c>
 80193fa:	7821      	ldrb	r1, [r4, #0]
 80193fc:	2203      	movs	r2, #3
 80193fe:	4650      	mov	r0, sl
 8019400:	f7e6 ff36 	bl	8000270 <memchr>
 8019404:	b138      	cbz	r0, 8019416 <_vfiprintf_r+0x176>
 8019406:	9b04      	ldr	r3, [sp, #16]
 8019408:	eba0 000a 	sub.w	r0, r0, sl
 801940c:	2240      	movs	r2, #64	@ 0x40
 801940e:	4082      	lsls	r2, r0
 8019410:	4313      	orrs	r3, r2
 8019412:	3401      	adds	r4, #1
 8019414:	9304      	str	r3, [sp, #16]
 8019416:	f814 1b01 	ldrb.w	r1, [r4], #1
 801941a:	4829      	ldr	r0, [pc, #164]	@ (80194c0 <_vfiprintf_r+0x220>)
 801941c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019420:	2206      	movs	r2, #6
 8019422:	f7e6 ff25 	bl	8000270 <memchr>
 8019426:	2800      	cmp	r0, #0
 8019428:	d03f      	beq.n	80194aa <_vfiprintf_r+0x20a>
 801942a:	4b26      	ldr	r3, [pc, #152]	@ (80194c4 <_vfiprintf_r+0x224>)
 801942c:	bb1b      	cbnz	r3, 8019476 <_vfiprintf_r+0x1d6>
 801942e:	9b03      	ldr	r3, [sp, #12]
 8019430:	3307      	adds	r3, #7
 8019432:	f023 0307 	bic.w	r3, r3, #7
 8019436:	3308      	adds	r3, #8
 8019438:	9303      	str	r3, [sp, #12]
 801943a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801943c:	443b      	add	r3, r7
 801943e:	9309      	str	r3, [sp, #36]	@ 0x24
 8019440:	e76a      	b.n	8019318 <_vfiprintf_r+0x78>
 8019442:	fb0c 3202 	mla	r2, ip, r2, r3
 8019446:	460c      	mov	r4, r1
 8019448:	2001      	movs	r0, #1
 801944a:	e7a8      	b.n	801939e <_vfiprintf_r+0xfe>
 801944c:	2300      	movs	r3, #0
 801944e:	3401      	adds	r4, #1
 8019450:	9305      	str	r3, [sp, #20]
 8019452:	4619      	mov	r1, r3
 8019454:	f04f 0c0a 	mov.w	ip, #10
 8019458:	4620      	mov	r0, r4
 801945a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801945e:	3a30      	subs	r2, #48	@ 0x30
 8019460:	2a09      	cmp	r2, #9
 8019462:	d903      	bls.n	801946c <_vfiprintf_r+0x1cc>
 8019464:	2b00      	cmp	r3, #0
 8019466:	d0c6      	beq.n	80193f6 <_vfiprintf_r+0x156>
 8019468:	9105      	str	r1, [sp, #20]
 801946a:	e7c4      	b.n	80193f6 <_vfiprintf_r+0x156>
 801946c:	fb0c 2101 	mla	r1, ip, r1, r2
 8019470:	4604      	mov	r4, r0
 8019472:	2301      	movs	r3, #1
 8019474:	e7f0      	b.n	8019458 <_vfiprintf_r+0x1b8>
 8019476:	ab03      	add	r3, sp, #12
 8019478:	9300      	str	r3, [sp, #0]
 801947a:	462a      	mov	r2, r5
 801947c:	4b12      	ldr	r3, [pc, #72]	@ (80194c8 <_vfiprintf_r+0x228>)
 801947e:	a904      	add	r1, sp, #16
 8019480:	4630      	mov	r0, r6
 8019482:	f3af 8000 	nop.w
 8019486:	4607      	mov	r7, r0
 8019488:	1c78      	adds	r0, r7, #1
 801948a:	d1d6      	bne.n	801943a <_vfiprintf_r+0x19a>
 801948c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801948e:	07d9      	lsls	r1, r3, #31
 8019490:	d405      	bmi.n	801949e <_vfiprintf_r+0x1fe>
 8019492:	89ab      	ldrh	r3, [r5, #12]
 8019494:	059a      	lsls	r2, r3, #22
 8019496:	d402      	bmi.n	801949e <_vfiprintf_r+0x1fe>
 8019498:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801949a:	f7ff f9c3 	bl	8018824 <__retarget_lock_release_recursive>
 801949e:	89ab      	ldrh	r3, [r5, #12]
 80194a0:	065b      	lsls	r3, r3, #25
 80194a2:	f53f af1f 	bmi.w	80192e4 <_vfiprintf_r+0x44>
 80194a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80194a8:	e71e      	b.n	80192e8 <_vfiprintf_r+0x48>
 80194aa:	ab03      	add	r3, sp, #12
 80194ac:	9300      	str	r3, [sp, #0]
 80194ae:	462a      	mov	r2, r5
 80194b0:	4b05      	ldr	r3, [pc, #20]	@ (80194c8 <_vfiprintf_r+0x228>)
 80194b2:	a904      	add	r1, sp, #16
 80194b4:	4630      	mov	r0, r6
 80194b6:	f7ff fca9 	bl	8018e0c <_printf_i>
 80194ba:	e7e4      	b.n	8019486 <_vfiprintf_r+0x1e6>
 80194bc:	08019ad3 	.word	0x08019ad3
 80194c0:	08019add 	.word	0x08019add
 80194c4:	00000000 	.word	0x00000000
 80194c8:	0801927d 	.word	0x0801927d
 80194cc:	08019ad9 	.word	0x08019ad9

080194d0 <__swbuf_r>:
 80194d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80194d2:	460e      	mov	r6, r1
 80194d4:	4614      	mov	r4, r2
 80194d6:	4605      	mov	r5, r0
 80194d8:	b118      	cbz	r0, 80194e2 <__swbuf_r+0x12>
 80194da:	6a03      	ldr	r3, [r0, #32]
 80194dc:	b90b      	cbnz	r3, 80194e2 <__swbuf_r+0x12>
 80194de:	f7fe ffef 	bl	80184c0 <__sinit>
 80194e2:	69a3      	ldr	r3, [r4, #24]
 80194e4:	60a3      	str	r3, [r4, #8]
 80194e6:	89a3      	ldrh	r3, [r4, #12]
 80194e8:	071a      	lsls	r2, r3, #28
 80194ea:	d501      	bpl.n	80194f0 <__swbuf_r+0x20>
 80194ec:	6923      	ldr	r3, [r4, #16]
 80194ee:	b943      	cbnz	r3, 8019502 <__swbuf_r+0x32>
 80194f0:	4621      	mov	r1, r4
 80194f2:	4628      	mov	r0, r5
 80194f4:	f000 f82a 	bl	801954c <__swsetup_r>
 80194f8:	b118      	cbz	r0, 8019502 <__swbuf_r+0x32>
 80194fa:	f04f 37ff 	mov.w	r7, #4294967295
 80194fe:	4638      	mov	r0, r7
 8019500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019502:	6823      	ldr	r3, [r4, #0]
 8019504:	6922      	ldr	r2, [r4, #16]
 8019506:	1a98      	subs	r0, r3, r2
 8019508:	6963      	ldr	r3, [r4, #20]
 801950a:	b2f6      	uxtb	r6, r6
 801950c:	4283      	cmp	r3, r0
 801950e:	4637      	mov	r7, r6
 8019510:	dc05      	bgt.n	801951e <__swbuf_r+0x4e>
 8019512:	4621      	mov	r1, r4
 8019514:	4628      	mov	r0, r5
 8019516:	f7ff fe1b 	bl	8019150 <_fflush_r>
 801951a:	2800      	cmp	r0, #0
 801951c:	d1ed      	bne.n	80194fa <__swbuf_r+0x2a>
 801951e:	68a3      	ldr	r3, [r4, #8]
 8019520:	3b01      	subs	r3, #1
 8019522:	60a3      	str	r3, [r4, #8]
 8019524:	6823      	ldr	r3, [r4, #0]
 8019526:	1c5a      	adds	r2, r3, #1
 8019528:	6022      	str	r2, [r4, #0]
 801952a:	701e      	strb	r6, [r3, #0]
 801952c:	6962      	ldr	r2, [r4, #20]
 801952e:	1c43      	adds	r3, r0, #1
 8019530:	429a      	cmp	r2, r3
 8019532:	d004      	beq.n	801953e <__swbuf_r+0x6e>
 8019534:	89a3      	ldrh	r3, [r4, #12]
 8019536:	07db      	lsls	r3, r3, #31
 8019538:	d5e1      	bpl.n	80194fe <__swbuf_r+0x2e>
 801953a:	2e0a      	cmp	r6, #10
 801953c:	d1df      	bne.n	80194fe <__swbuf_r+0x2e>
 801953e:	4621      	mov	r1, r4
 8019540:	4628      	mov	r0, r5
 8019542:	f7ff fe05 	bl	8019150 <_fflush_r>
 8019546:	2800      	cmp	r0, #0
 8019548:	d0d9      	beq.n	80194fe <__swbuf_r+0x2e>
 801954a:	e7d6      	b.n	80194fa <__swbuf_r+0x2a>

0801954c <__swsetup_r>:
 801954c:	b538      	push	{r3, r4, r5, lr}
 801954e:	4b29      	ldr	r3, [pc, #164]	@ (80195f4 <__swsetup_r+0xa8>)
 8019550:	4605      	mov	r5, r0
 8019552:	6818      	ldr	r0, [r3, #0]
 8019554:	460c      	mov	r4, r1
 8019556:	b118      	cbz	r0, 8019560 <__swsetup_r+0x14>
 8019558:	6a03      	ldr	r3, [r0, #32]
 801955a:	b90b      	cbnz	r3, 8019560 <__swsetup_r+0x14>
 801955c:	f7fe ffb0 	bl	80184c0 <__sinit>
 8019560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019564:	0719      	lsls	r1, r3, #28
 8019566:	d422      	bmi.n	80195ae <__swsetup_r+0x62>
 8019568:	06da      	lsls	r2, r3, #27
 801956a:	d407      	bmi.n	801957c <__swsetup_r+0x30>
 801956c:	2209      	movs	r2, #9
 801956e:	602a      	str	r2, [r5, #0]
 8019570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019574:	81a3      	strh	r3, [r4, #12]
 8019576:	f04f 30ff 	mov.w	r0, #4294967295
 801957a:	e033      	b.n	80195e4 <__swsetup_r+0x98>
 801957c:	0758      	lsls	r0, r3, #29
 801957e:	d512      	bpl.n	80195a6 <__swsetup_r+0x5a>
 8019580:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019582:	b141      	cbz	r1, 8019596 <__swsetup_r+0x4a>
 8019584:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019588:	4299      	cmp	r1, r3
 801958a:	d002      	beq.n	8019592 <__swsetup_r+0x46>
 801958c:	4628      	mov	r0, r5
 801958e:	f7ff f977 	bl	8018880 <_free_r>
 8019592:	2300      	movs	r3, #0
 8019594:	6363      	str	r3, [r4, #52]	@ 0x34
 8019596:	89a3      	ldrh	r3, [r4, #12]
 8019598:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801959c:	81a3      	strh	r3, [r4, #12]
 801959e:	2300      	movs	r3, #0
 80195a0:	6063      	str	r3, [r4, #4]
 80195a2:	6923      	ldr	r3, [r4, #16]
 80195a4:	6023      	str	r3, [r4, #0]
 80195a6:	89a3      	ldrh	r3, [r4, #12]
 80195a8:	f043 0308 	orr.w	r3, r3, #8
 80195ac:	81a3      	strh	r3, [r4, #12]
 80195ae:	6923      	ldr	r3, [r4, #16]
 80195b0:	b94b      	cbnz	r3, 80195c6 <__swsetup_r+0x7a>
 80195b2:	89a3      	ldrh	r3, [r4, #12]
 80195b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80195b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80195bc:	d003      	beq.n	80195c6 <__swsetup_r+0x7a>
 80195be:	4621      	mov	r1, r4
 80195c0:	4628      	mov	r0, r5
 80195c2:	f000 f88b 	bl	80196dc <__smakebuf_r>
 80195c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80195ca:	f013 0201 	ands.w	r2, r3, #1
 80195ce:	d00a      	beq.n	80195e6 <__swsetup_r+0x9a>
 80195d0:	2200      	movs	r2, #0
 80195d2:	60a2      	str	r2, [r4, #8]
 80195d4:	6962      	ldr	r2, [r4, #20]
 80195d6:	4252      	negs	r2, r2
 80195d8:	61a2      	str	r2, [r4, #24]
 80195da:	6922      	ldr	r2, [r4, #16]
 80195dc:	b942      	cbnz	r2, 80195f0 <__swsetup_r+0xa4>
 80195de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80195e2:	d1c5      	bne.n	8019570 <__swsetup_r+0x24>
 80195e4:	bd38      	pop	{r3, r4, r5, pc}
 80195e6:	0799      	lsls	r1, r3, #30
 80195e8:	bf58      	it	pl
 80195ea:	6962      	ldrpl	r2, [r4, #20]
 80195ec:	60a2      	str	r2, [r4, #8]
 80195ee:	e7f4      	b.n	80195da <__swsetup_r+0x8e>
 80195f0:	2000      	movs	r0, #0
 80195f2:	e7f7      	b.n	80195e4 <__swsetup_r+0x98>
 80195f4:	2000002c 	.word	0x2000002c

080195f8 <_raise_r>:
 80195f8:	291f      	cmp	r1, #31
 80195fa:	b538      	push	{r3, r4, r5, lr}
 80195fc:	4605      	mov	r5, r0
 80195fe:	460c      	mov	r4, r1
 8019600:	d904      	bls.n	801960c <_raise_r+0x14>
 8019602:	2316      	movs	r3, #22
 8019604:	6003      	str	r3, [r0, #0]
 8019606:	f04f 30ff 	mov.w	r0, #4294967295
 801960a:	bd38      	pop	{r3, r4, r5, pc}
 801960c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801960e:	b112      	cbz	r2, 8019616 <_raise_r+0x1e>
 8019610:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019614:	b94b      	cbnz	r3, 801962a <_raise_r+0x32>
 8019616:	4628      	mov	r0, r5
 8019618:	f000 f830 	bl	801967c <_getpid_r>
 801961c:	4622      	mov	r2, r4
 801961e:	4601      	mov	r1, r0
 8019620:	4628      	mov	r0, r5
 8019622:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019626:	f000 b817 	b.w	8019658 <_kill_r>
 801962a:	2b01      	cmp	r3, #1
 801962c:	d00a      	beq.n	8019644 <_raise_r+0x4c>
 801962e:	1c59      	adds	r1, r3, #1
 8019630:	d103      	bne.n	801963a <_raise_r+0x42>
 8019632:	2316      	movs	r3, #22
 8019634:	6003      	str	r3, [r0, #0]
 8019636:	2001      	movs	r0, #1
 8019638:	e7e7      	b.n	801960a <_raise_r+0x12>
 801963a:	2100      	movs	r1, #0
 801963c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8019640:	4620      	mov	r0, r4
 8019642:	4798      	blx	r3
 8019644:	2000      	movs	r0, #0
 8019646:	e7e0      	b.n	801960a <_raise_r+0x12>

08019648 <raise>:
 8019648:	4b02      	ldr	r3, [pc, #8]	@ (8019654 <raise+0xc>)
 801964a:	4601      	mov	r1, r0
 801964c:	6818      	ldr	r0, [r3, #0]
 801964e:	f7ff bfd3 	b.w	80195f8 <_raise_r>
 8019652:	bf00      	nop
 8019654:	2000002c 	.word	0x2000002c

08019658 <_kill_r>:
 8019658:	b538      	push	{r3, r4, r5, lr}
 801965a:	4d07      	ldr	r5, [pc, #28]	@ (8019678 <_kill_r+0x20>)
 801965c:	2300      	movs	r3, #0
 801965e:	4604      	mov	r4, r0
 8019660:	4608      	mov	r0, r1
 8019662:	4611      	mov	r1, r2
 8019664:	602b      	str	r3, [r5, #0]
 8019666:	f7e8 f9ab 	bl	80019c0 <_kill>
 801966a:	1c43      	adds	r3, r0, #1
 801966c:	d102      	bne.n	8019674 <_kill_r+0x1c>
 801966e:	682b      	ldr	r3, [r5, #0]
 8019670:	b103      	cbz	r3, 8019674 <_kill_r+0x1c>
 8019672:	6023      	str	r3, [r4, #0]
 8019674:	bd38      	pop	{r3, r4, r5, pc}
 8019676:	bf00      	nop
 8019678:	2000964c 	.word	0x2000964c

0801967c <_getpid_r>:
 801967c:	f7e8 b998 	b.w	80019b0 <_getpid>

08019680 <_malloc_usable_size_r>:
 8019680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019684:	1f18      	subs	r0, r3, #4
 8019686:	2b00      	cmp	r3, #0
 8019688:	bfbc      	itt	lt
 801968a:	580b      	ldrlt	r3, [r1, r0]
 801968c:	18c0      	addlt	r0, r0, r3
 801968e:	4770      	bx	lr

08019690 <__swhatbuf_r>:
 8019690:	b570      	push	{r4, r5, r6, lr}
 8019692:	460c      	mov	r4, r1
 8019694:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019698:	2900      	cmp	r1, #0
 801969a:	b096      	sub	sp, #88	@ 0x58
 801969c:	4615      	mov	r5, r2
 801969e:	461e      	mov	r6, r3
 80196a0:	da0d      	bge.n	80196be <__swhatbuf_r+0x2e>
 80196a2:	89a3      	ldrh	r3, [r4, #12]
 80196a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80196a8:	f04f 0100 	mov.w	r1, #0
 80196ac:	bf14      	ite	ne
 80196ae:	2340      	movne	r3, #64	@ 0x40
 80196b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80196b4:	2000      	movs	r0, #0
 80196b6:	6031      	str	r1, [r6, #0]
 80196b8:	602b      	str	r3, [r5, #0]
 80196ba:	b016      	add	sp, #88	@ 0x58
 80196bc:	bd70      	pop	{r4, r5, r6, pc}
 80196be:	466a      	mov	r2, sp
 80196c0:	f000 f848 	bl	8019754 <_fstat_r>
 80196c4:	2800      	cmp	r0, #0
 80196c6:	dbec      	blt.n	80196a2 <__swhatbuf_r+0x12>
 80196c8:	9901      	ldr	r1, [sp, #4]
 80196ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80196ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80196d2:	4259      	negs	r1, r3
 80196d4:	4159      	adcs	r1, r3
 80196d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80196da:	e7eb      	b.n	80196b4 <__swhatbuf_r+0x24>

080196dc <__smakebuf_r>:
 80196dc:	898b      	ldrh	r3, [r1, #12]
 80196de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80196e0:	079d      	lsls	r5, r3, #30
 80196e2:	4606      	mov	r6, r0
 80196e4:	460c      	mov	r4, r1
 80196e6:	d507      	bpl.n	80196f8 <__smakebuf_r+0x1c>
 80196e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80196ec:	6023      	str	r3, [r4, #0]
 80196ee:	6123      	str	r3, [r4, #16]
 80196f0:	2301      	movs	r3, #1
 80196f2:	6163      	str	r3, [r4, #20]
 80196f4:	b003      	add	sp, #12
 80196f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80196f8:	ab01      	add	r3, sp, #4
 80196fa:	466a      	mov	r2, sp
 80196fc:	f7ff ffc8 	bl	8019690 <__swhatbuf_r>
 8019700:	9f00      	ldr	r7, [sp, #0]
 8019702:	4605      	mov	r5, r0
 8019704:	4639      	mov	r1, r7
 8019706:	4630      	mov	r0, r6
 8019708:	f7ff f92e 	bl	8018968 <_malloc_r>
 801970c:	b948      	cbnz	r0, 8019722 <__smakebuf_r+0x46>
 801970e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019712:	059a      	lsls	r2, r3, #22
 8019714:	d4ee      	bmi.n	80196f4 <__smakebuf_r+0x18>
 8019716:	f023 0303 	bic.w	r3, r3, #3
 801971a:	f043 0302 	orr.w	r3, r3, #2
 801971e:	81a3      	strh	r3, [r4, #12]
 8019720:	e7e2      	b.n	80196e8 <__smakebuf_r+0xc>
 8019722:	89a3      	ldrh	r3, [r4, #12]
 8019724:	6020      	str	r0, [r4, #0]
 8019726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801972a:	81a3      	strh	r3, [r4, #12]
 801972c:	9b01      	ldr	r3, [sp, #4]
 801972e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8019732:	b15b      	cbz	r3, 801974c <__smakebuf_r+0x70>
 8019734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019738:	4630      	mov	r0, r6
 801973a:	f000 f81d 	bl	8019778 <_isatty_r>
 801973e:	b128      	cbz	r0, 801974c <__smakebuf_r+0x70>
 8019740:	89a3      	ldrh	r3, [r4, #12]
 8019742:	f023 0303 	bic.w	r3, r3, #3
 8019746:	f043 0301 	orr.w	r3, r3, #1
 801974a:	81a3      	strh	r3, [r4, #12]
 801974c:	89a3      	ldrh	r3, [r4, #12]
 801974e:	431d      	orrs	r5, r3
 8019750:	81a5      	strh	r5, [r4, #12]
 8019752:	e7cf      	b.n	80196f4 <__smakebuf_r+0x18>

08019754 <_fstat_r>:
 8019754:	b538      	push	{r3, r4, r5, lr}
 8019756:	4d07      	ldr	r5, [pc, #28]	@ (8019774 <_fstat_r+0x20>)
 8019758:	2300      	movs	r3, #0
 801975a:	4604      	mov	r4, r0
 801975c:	4608      	mov	r0, r1
 801975e:	4611      	mov	r1, r2
 8019760:	602b      	str	r3, [r5, #0]
 8019762:	f7e8 f971 	bl	8001a48 <_fstat>
 8019766:	1c43      	adds	r3, r0, #1
 8019768:	d102      	bne.n	8019770 <_fstat_r+0x1c>
 801976a:	682b      	ldr	r3, [r5, #0]
 801976c:	b103      	cbz	r3, 8019770 <_fstat_r+0x1c>
 801976e:	6023      	str	r3, [r4, #0]
 8019770:	bd38      	pop	{r3, r4, r5, pc}
 8019772:	bf00      	nop
 8019774:	2000964c 	.word	0x2000964c

08019778 <_isatty_r>:
 8019778:	b538      	push	{r3, r4, r5, lr}
 801977a:	4d06      	ldr	r5, [pc, #24]	@ (8019794 <_isatty_r+0x1c>)
 801977c:	2300      	movs	r3, #0
 801977e:	4604      	mov	r4, r0
 8019780:	4608      	mov	r0, r1
 8019782:	602b      	str	r3, [r5, #0]
 8019784:	f7e8 f970 	bl	8001a68 <_isatty>
 8019788:	1c43      	adds	r3, r0, #1
 801978a:	d102      	bne.n	8019792 <_isatty_r+0x1a>
 801978c:	682b      	ldr	r3, [r5, #0]
 801978e:	b103      	cbz	r3, 8019792 <_isatty_r+0x1a>
 8019790:	6023      	str	r3, [r4, #0]
 8019792:	bd38      	pop	{r3, r4, r5, pc}
 8019794:	2000964c 	.word	0x2000964c

08019798 <_init>:
 8019798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801979a:	bf00      	nop
 801979c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801979e:	bc08      	pop	{r3}
 80197a0:	469e      	mov	lr, r3
 80197a2:	4770      	bx	lr

080197a4 <_fini>:
 80197a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80197a6:	bf00      	nop
 80197a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80197aa:	bc08      	pop	{r3}
 80197ac:	469e      	mov	lr, r3
 80197ae:	4770      	bx	lr
