# ALU_UVM_Testbench
Description This project includes a Universal Verification Methodology (UVM) testbench for verifying an Arithmetic Logic Unit (ALU) design. The testbench features multiple components such as the Device Under Test (DUT), environment, agent, sequences, and scoreboards to ensure comprehensive verification of the ALU's operations.
