{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545803378214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545803378214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 13:49:38 2018 " "Processing started: Wed Dec 26 13:49:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545803378214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803378214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADUart -c ADUart " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADUart -c ADUart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803378214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545803378851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545803378851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-behav " "Found design unit 1: TopLevel-behav" {  } { { "TopLevel.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/TopLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389971 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803389971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smgweicode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smgweicode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SmgWeiCode-behav " "Found design unit 1: SmgWeiCode-behav" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389971 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmgWeiCode " "Found entity 1: SmgWeiCode" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803389971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smgtoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smgtoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SmgTopLevel-behav " "Found design unit 1: SmgTopLevel-behav" {  } { { "SmgTopLevel.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgTopLevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389981 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmgTopLevel " "Found entity 1: SmgTopLevel" {  } { { "SmgTopLevel.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgTopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803389981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smgduancode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smgduancode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SmgDuanCode-behav " "Found design unit 1: SmgDuanCode-behav" {  } { { "SmgDuanCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDuanCode.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389981 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmgDuanCode " "Found entity 1: SmgDuanCode" {  } { { "SmgDuanCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDuanCode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803389981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smgdataseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smgdataseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SmgDataSeg-behav " "Found design unit 1: SmgDataSeg-behav" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389991 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmgDataSeg " "Found entity 1: SmgDataSeg" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803389991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatesiggen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gatesiggen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GateSigGen-behav " "Found design unit 1: GateSigGen-behav" {  } { { "GateSigGen.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/GateSigGen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389991 ""} { "Info" "ISGN_ENTITY_NAME" "1 GateSigGen " "Found entity 1: GateSigGen" {  } { { "GateSigGen.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/GateSigGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803389991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803389991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequencnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrequenCnt-behav " "Found design unit 1: FrequenCnt-behav" {  } { { "FrequenCnt.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/FrequenCnt.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390001 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrequenCnt " "Found entity 1: FrequenCnt" {  } { { "FrequenCnt.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/FrequenCnt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frecnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frecnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreCnt-behav " "Found design unit 1: FreCnt-behav" {  } { { "FreCnt.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/FreCnt.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390001 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreCnt " "Found entity 1: FreCnt" {  } { { "FreCnt.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/FreCnt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtrig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dtrig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DTrig-behav " "Found design unit 1: DTrig-behav" {  } { { "DTrig.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DTrig.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DTrig " "Found entity 1: DTrig" {  } { { "DTrig.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DTrig.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatrans.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datatrans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTrans-behav " "Found design unit 1: DataTrans-behav" {  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390011 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataTrans " "Found entity 1: DataTrans" {  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390011 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "an108.vhd 2 1 " "Found 2 design units, including 1 entities, in source file an108.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 an108-Behavioral " "Found design unit 1: an108-Behavioral" {  } { { "an108.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/an108.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390011 ""} { "Info" "ISGN_ENTITY_NAME" "1 an108 " "Found entity 1: an108" {  } { { "an108.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/an108.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uarttx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uarttx-behavioral " "Found design unit 1: uarttx-behavioral" {  } { { "uarttx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uarttx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390021 ""} { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "uarttx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uarttx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartrx-behavioral " "Found design unit 1: uartrx-behavioral" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390021 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartrx " "Found entity 1: uartrx" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavioral " "Found design unit 1: top-behavioral" {  } { { "top.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390021 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545803390071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u1 " "Elaborating entity \"pll\" for hierarchy \"pll:u1\"" {  } { { "top.vhd" "u1" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u1\|altpll:altpll_component " "Instantiated megafunction \"pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 24 " "Parameter \"clk0_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803390161 ""}  } { { "pll.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545803390161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803390221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "an108 an108:u2 " "Elaborating entity \"an108\" for hierarchy \"an108:u2\"" {  } { { "top.vhd" "u2" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartrx uartrx:u3 " "Elaborating entity \"uartrx\" for hierarchy \"uartrx:u3\"" {  } { { "top.vhd" "u3" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxfall uartrx.vhd(33) " "VHDL Process Statement warning at uartrx.vhd(33): signal \"rxfall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 "|top|uartrx:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idle uartrx.vhd(33) " "VHDL Process Statement warning at uartrx.vhd(33): signal \"idle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 "|top|uartrx:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt uartrx.vhd(35) " "VHDL Process Statement warning at uartrx.vhd(35): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 "|top|uartrx:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "receive uartrx.vhd(31) " "VHDL Process Statement warning at uartrx.vhd(31): inferring latch(es) for signal or variable \"receive\", which holds its previous value in one or more paths through the process" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 "|top|uartrx:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive uartrx.vhd(31) " "Inferred latch for \"receive\" at uartrx.vhd(31)" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390221 "|top|uartrx:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uarttx:u4 " "Elaborating entity \"uarttx\" for hierarchy \"uarttx:u4\"" {  } { { "top.vhd" "u4" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrsigrise uarttx.vhd(33) " "VHDL Process Statement warning at uarttx.vhd(33): signal \"wrsigrise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uarttx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uarttx.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1545803390231 "|top|uarttx:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idletemp uarttx.vhd(33) " "VHDL Process Statement warning at uarttx.vhd(33): signal \"idletemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uarttx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uarttx.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1545803390231 "|top|uarttx:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt uarttx.vhd(35) " "VHDL Process Statement warning at uarttx.vhd(35): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uarttx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uarttx.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1545803390231 "|top|uarttx:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "send uarttx.vhd(31) " "VHDL Process Statement warning at uarttx.vhd(31): inferring latch(es) for signal or variable \"send\", which holds its previous value in one or more paths through the process" {  } { { "uarttx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uarttx.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1545803390231 "|top|uarttx:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send uarttx.vhd(31) " "Inferred latch for \"send\" at uarttx.vhd(31)" {  } { { "uarttx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uarttx.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803390231 "|top|uarttx:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopLevel TopLevel:u5 " "Elaborating entity \"TopLevel\" for hierarchy \"TopLevel:u5\"" {  } { { "top.vhd" "u5" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequenCnt TopLevel:u5\|FrequenCnt:u1 " "Elaborating entity \"FrequenCnt\" for hierarchy \"TopLevel:u5\|FrequenCnt:u1\"" {  } { { "TopLevel.vhd" "u1" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/TopLevel.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tnotQ FrequenCnt.vhd(18) " "Verilog HDL or VHDL warning at FrequenCnt.vhd(18): object \"tnotQ\" assigned a value but never read" {  } { { "FrequenCnt.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/FrequenCnt.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545803390251 "|top|TopLevel:u5|FrequenCnt:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GateSigGen TopLevel:u5\|FrequenCnt:u1\|GateSigGen:u0 " "Elaborating entity \"GateSigGen\" for hierarchy \"TopLevel:u5\|FrequenCnt:u1\|GateSigGen:u0\"" {  } { { "FrequenCnt.vhd" "u0" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/FrequenCnt.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390271 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset GateSigGen.vhd(22) " "VHDL Process Statement warning at GateSigGen.vhd(22): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GateSigGen.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/GateSigGen.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1545803390271 "|top|TopLevel:u5|FrequenCnt:u1|GateSigGen:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DTrig TopLevel:u5\|FrequenCnt:u1\|DTrig:u1 " "Elaborating entity \"DTrig\" for hierarchy \"TopLevel:u5\|FrequenCnt:u1\|DTrig:u1\"" {  } { { "FrequenCnt.vhd" "u1" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/FrequenCnt.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreCnt TopLevel:u5\|FrequenCnt:u1\|FreCnt:u2 " "Elaborating entity \"FreCnt\" for hierarchy \"TopLevel:u5\|FrequenCnt:u1\|FreCnt:u2\"" {  } { { "FrequenCnt.vhd" "u2" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/FrequenCnt.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SmgTopLevel TopLevel:u5\|SmgTopLevel:u2 " "Elaborating entity \"SmgTopLevel\" for hierarchy \"TopLevel:u5\|SmgTopLevel:u2\"" {  } { { "TopLevel.vhd" "u2" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/TopLevel.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SmgDataSeg TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1 " "Elaborating entity \"SmgDataSeg\" for hierarchy \"TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\"" {  } { { "SmgTopLevel.vhd" "u1" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgTopLevel.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SmgDuanCode TopLevel:u5\|SmgTopLevel:u2\|SmgDuanCode:u2 " "Elaborating entity \"SmgDuanCode\" for hierarchy \"TopLevel:u5\|SmgTopLevel:u2\|SmgDuanCode:u2\"" {  } { { "SmgTopLevel.vhd" "u2" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgTopLevel.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SmgWeiCode TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3 " "Elaborating entity \"SmgWeiCode\" for hierarchy \"TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\"" {  } { { "SmgTopLevel.vhd" "u3" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgTopLevel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataTrans TopLevel:u5\|DataTrans:u3 " "Elaborating entity \"DataTrans\" for hierarchy \"TopLevel:u5\|DataTrans:u3\"" {  } { { "TopLevel.vhd" "u3" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/TopLevel.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803390411 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ns DataTrans.vhd(33) " "VHDL Process Statement warning at DataTrans.vhd(33): signal \"Ns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1545803390411 "|top|TopLevel:u5|DataTrans:u3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TopLevel:u5\|DataTrans:u3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TopLevel:u5\|DataTrans:u3\|Div0\"" {  } { { "DataTrans.vhd" "Div0" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545803391341 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TopLevel:u5\|DataTrans:u3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TopLevel:u5\|DataTrans:u3\|Mult0\"" {  } { { "DataTrans.vhd" "Mult0" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545803391341 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TopLevel:u5\|DataTrans:u3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TopLevel:u5\|DataTrans:u3\|Mod0\"" {  } { { "DataTrans.vhd" "Mod0" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545803391341 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545803391341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopLevel:u5\|DataTrans:u3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TopLevel:u5\|DataTrans:u3\|lpm_divide:Div0\"" {  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803391831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopLevel:u5\|DataTrans:u3\|lpm_divide:Div0 " "Instantiated megafunction \"TopLevel:u5\|DataTrans:u3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803391831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803391831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803391831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803391831 ""}  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545803391831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nkm " "Found entity 1: lpm_divide_nkm" {  } { { "db/lpm_divide_nkm.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/lpm_divide_nkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803391881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803391881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803391921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803391921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/alt_u_div_iaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803392001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803392001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803392161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803392161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803392221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803392221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopLevel:u5\|DataTrans:u3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TopLevel:u5\|DataTrans:u3\|lpm_mult:Mult0\"" {  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803392421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopLevel:u5\|DataTrans:u3\|lpm_mult:Mult0 " "Instantiated megafunction \"TopLevel:u5\|DataTrans:u3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 52 " "Parameter \"LPM_WIDTHP\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 52 " "Parameter \"LPM_WIDTHR\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392421 ""}  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545803392421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_adt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_adt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_adt " "Found entity 1: mult_adt" {  } { { "db/mult_adt.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/mult_adt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803392481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803392481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopLevel:u5\|DataTrans:u3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TopLevel:u5\|DataTrans:u3\|lpm_divide:Mod0\"" {  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803392921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopLevel:u5\|DataTrans:u3\|lpm_divide:Mod0 " "Instantiated megafunction \"TopLevel:u5\|DataTrans:u3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545803392921 ""}  } { { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545803392921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803392971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803392971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803393001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803393001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545803393101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803393101 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopLevel:u5\|DataTrans:u3\|lpm_mult:Mult0\|mult_adt:auto_generated\|mac_mult7 " "Synthesized away node \"TopLevel:u5\|DataTrans:u3\|lpm_mult:Mult0\|mult_adt:auto_generated\|mac_mult7\"" {  } { { "db/mult_adt.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/mult_adt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } } { "TopLevel.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/TopLevel.vhd" 50 0 0 } } { "top.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545803393411 "|top|TopLevel:u5|DataTrans:u3|lpm_mult:Mult0|mult_adt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TopLevel:u5\|DataTrans:u3\|lpm_mult:Mult0\|mult_adt:auto_generated\|mac_out8 " "Synthesized away node \"TopLevel:u5\|DataTrans:u3\|lpm_mult:Mult0\|mult_adt:auto_generated\|mac_out8\"" {  } { { "db/mult_adt.tdf" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/db/mult_adt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "DataTrans.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/DataTrans.vhd" 33 -1 0 } } { "TopLevel.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/TopLevel.vhd" 50 0 0 } } { "top.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/top.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545803393411 "|top|TopLevel:u5|DataTrans:u3|lpm_mult:Mult0|mult_adt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1545803393411 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1545803393411 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1545803393801 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1545803393801 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545803393821 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1545803393821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545803396701 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[15\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[15\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[14\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[14\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[9\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[9\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[8\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[8\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[6\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[6\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[3\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[3\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[2\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[2\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[1\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[1\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[0\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|count\[0\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|SelectWei\[2\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|SelectWei\[2\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|SelectWei\[0\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgWeiCode:u3\|SelectWei\[0\] will power up to Low" {  } { { "SmgWeiCode.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgWeiCode.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|SelectWei\[0\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|SelectWei\[0\] will power up to Low" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|SelectWei\[2\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|SelectWei\[2\] will power up to Low" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[15\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[15\] will power up to Low" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[14\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[14\] will power up to Low" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[9\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[9\] will power up to Low" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[8\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[8\] will power up to Low" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[6\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[6\] will power up to Low" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[4\] Low " "Register TopLevel:u5\|SmgTopLevel:u2\|SmgDataSeg:u1\|count\[4\] will power up to Low" {  } { { "SmgDataSeg.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/SmgDataSeg.vhd" 21 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartrx:u3\|cnt\[4\] Low " "Register uartrx:u3\|cnt\[4\] will power up to Low" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartrx:u3\|cnt\[6\] Low " "Register uartrx:u3\|cnt\[6\] will power up to Low" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartrx:u3\|cnt\[5\] Low " "Register uartrx:u3\|cnt\[5\] will power up to Low" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartrx:u3\|cnt\[7\] Low " "Register uartrx:u3\|cnt\[7\] will power up to Low" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartrx:u3\|cnt\[3\] Low " "Register uartrx:u3\|cnt\[3\] will power up to Low" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartrx:u3\|cnt\[2\] Low " "Register uartrx:u3\|cnt\[2\] will power up to Low" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartrx:u3\|cnt\[1\] Low " "Register uartrx:u3\|cnt\[1\] will power up to Low" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartrx:u3\|cnt\[0\] Low " "Register uartrx:u3\|cnt\[0\] will power up to Low" {  } { { "uartrx.vhd" "" { Text "D:/Dates/VHDL/16_ADUartTest_PASS/uartrx.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1545803396841 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1545803396841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545803398161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545803398161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2472 " "Implemented 2472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545803398511 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545803398511 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2437 " "Implemented 2437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545803398511 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1545803398511 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1545803398511 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545803398511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545803398611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 13:49:58 2018 " "Processing ended: Wed Dec 26 13:49:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545803398611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545803398611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545803398611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545803398611 ""}
