ENOMEM	,	V_48
spi_write	,	F_14
"Failed to get config gpio: %ld\n"	,	L_9
status_wait_max_us	,	V_29
of_match_device	,	F_20
conf	,	V_5
altera_ps_delay	,	F_3
stride	,	V_38
"spi error during end sequence: %d\n"	,	L_7
dummy	,	V_42
FPGA_MGR_STATE_RESET	,	V_8
dev	,	V_22
len	,	V_31
status_wait_min_us	,	V_28
"Status pin not ready.\n"	,	L_3
mgr	,	V_3
waits	,	V_17
altera_ps_ops	,	V_54
fpga_mgr_register	,	F_26
EIO	,	V_27
mgr_name	,	V_53
altera_ps_conf	,	V_4
altera_ps_write_complete	,	F_15
fpga_manager	,	V_2
fw_data_end	,	V_36
GFP_KERNEL	,	V_47
GPIOD_IN	,	V_52
status	,	V_7
altera_ps_write_init	,	F_6
ENODEV	,	V_50
info_flags	,	V_19
flags	,	V_20
usleep_range	,	F_4
"Failed to get status gpio: %ld\n"	,	L_11
min	,	V_15
gpiod_get_value_cansleep	,	F_2
fpga_image_info	,	V_11
rev_buf	,	F_9
altera_ps_write	,	F_12
"Error during configuration.\n"	,	L_5
max	,	V_16
bitrev8	,	F_11
confd	,	V_43
i	,	V_18
fw_data	,	V_35
spi_device	,	V_44
"Partial reconfiguration not supported.\n"	,	L_1
devm_gpiod_get	,	F_21
FPGA_MGR_STATE_UNKNOWN	,	V_9
EINVAL	,	V_23
buf	,	V_13
udelay	,	F_5
config	,	V_24
"%s %s"	,	L_14
delay_us	,	V_10
data	,	V_25
GPIOD_OUT_HIGH	,	V_51
FPGA_MGR_BITSTREAM_LSB_FIRST	,	V_40
dev_driver_string	,	F_24
fpga_mgr_unregister	,	F_28
size_t	,	T_1
altera_ps_probe	,	F_18
bitrev8x4	,	F_10
"nstat"	,	L_10
u32	,	T_2
extra_bytes	,	V_33
priv	,	V_6
"nconfig"	,	L_8
info	,	V_12
ret	,	V_37
of_ef_match	,	V_49
count	,	V_14
fw_end	,	V_34
"Status pin failed to show a reset\n"	,	L_2
spi	,	V_41
PTR_ERR	,	F_22
gpiod_get_raw_value_cansleep	,	F_17
fpga_mgr_states	,	V_1
t_cfg_us	,	V_26
"Not using confd gpio: %ld\n"	,	L_13
"CONF_DONE is inactive!\n"	,	L_6
fw32	,	V_32
devm_kzalloc	,	F_19
dev_err	,	F_7
of_id	,	V_46
altera_ps_remove	,	F_27
SZ_4K	,	V_39
"confd"	,	L_12
altera_ps_state	,	F_1
gpiod_set_value_cansleep	,	F_8
of_device_id	,	V_45
dev_name	,	F_25
"spi error in firmware write: %d\n"	,	L_4
dev_warn	,	F_23
FPGA_MGR_PARTIAL_RECONFIG	,	V_21
t_st2ck_us	,	V_30
min_t	,	F_13
IS_ERR	,	F_16
