{
  "DESIGN_NAME": "top",
  "VERILOG_FILES": ["dir::src/*.v"],
  "FP_PDN_CORE_RING": "True",
  "ERROR_ON_SYNTH_CHECKS": "false",
  "CLOCK_PORT": ["clock"],
  "pdk::sky130A": {
    "MAX_FANOUT_CONSTRAINT": 4,
    "FP_CORE_UTIL": 40,
    "scl::sky130_fd_sc_hd": {
      "CLOCK_PERIOD": 25.0,
      "CTS_MAX_CAP": 0.2,
      "CTS_SINK_CLUSTERING_SIZE": 12,
      "CTS_SINK_CLUSTERING_MAX_DIAMETER": 60
    }
  }
}
