// Seed: 554189666
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  nor primCall (id_1, id_3, id_4);
  output wire id_2;
  output wire id_1;
  always_ff @(posedge -1 or posedge 1) begin : LABEL_0
    $clog2(35);
    ;
  end
  module_2 modCall_1 ();
  assign id_2 = id_3#(
      .id_3(-1),
      .id_3("")
  );
endmodule
module module_1 ();
  logic id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
endmodule
module module_2;
  logic [-1 : -1 'b0 +  -1 'b0] id_1 = 1;
  assign id_1 = id_1;
  wire  id_2;
  logic id_3;
  ;
endmodule
