{
  "Top": "sobel_rgb_green_outline_fixed",
  "RtlTop": "sobel_rgb_green_outline_fixed",
  "RtlPrefix": "",
  "RtlSubPrefix": "sobel_rgb_green_outline_fixed_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<24>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -output=\/home\/dell3561-49\/Vivado_Project_2023.1\/ip_repo\/ContourDetection",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sobel_rgb_green_outline_fixed"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "153615",
    "Latency": "153614"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sobel_rgb_green_outline_fixed",
    "Version": "1.0",
    "DisplayName": "Sobel_rgb_green_outline_fixed",
    "Revision": "2114333704",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sobel_rgb_green_outline_fixed_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/contourDetect.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_flow_control_loop_pipe_no_ap_cont.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_mac_muladd_8ns_4ns_14ns_41_4_1.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_mac_muladd_11s_11s_21s_21_4_1.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_mul_8ns_7ns_14_1_1.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_mul_11s_11s_21_1_1.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_mul_41ns_43ns_56_3_1.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_mux_2_1_8_1_1.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_regslice_both.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sobel_rgb_green_outline_fixed.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sobel_rgb_green_outline_fixed_flow_control_loop_pipe_no_ap_cont.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_mac_muladd_8ns_4ns_14ns_41_4_1.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_mac_muladd_11s_11s_21s_21_4_1.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_mul_8ns_7ns_14_1_1.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_mul_11s_11s_21_1_1.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_mul_41ns_43ns_56_3_1.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_mux_2_1_8_1_1.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_regslice_both.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sobel_rgb_green_outline_fixed.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sobel_rgb_green_outline_fixed.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TDEST",
        "in_stream_TID",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TUSER",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "24",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TDEST",
        "out_stream_TID",
        "out_stream_TKEEP",
        "out_stream_TLAST",
        "out_stream_TREADY",
        "out_stream_TSTRB",
        "out_stream_TUSER",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "out_stream_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "sobel_rgb_green_outline_fixed"},
    "Info": {"sobel_rgb_green_outline_fixed": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"sobel_rgb_green_outline_fixed": {
        "Latency": {
          "LatencyBest": "153614",
          "LatencyAvg": "153614",
          "LatencyWorst": "153614",
          "PipelineII": "153615",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.080"
        },
        "Loops": [{
            "Name": "OUTER",
            "TripCount": "76800",
            "Latency": "153612",
            "PipelineII": "2",
            "PipelineDepth": "15"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "1158",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1235",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-04 17:04:05 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
