{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.978989",
   "Default View_TopLeft":"2075,946",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 9 -x 2610 -y 300 -defaultsOSRD
preplace port port-id_sysclk_100M -pg 1 -lvl 0 -x 0 -y 1200 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace port port-id_RGB2_Blue_0 -pg 1 -lvl 9 -x 2610 -y 540 -defaultsOSRD
preplace port port-id_RGB2_Green_0 -pg 1 -lvl 9 -x 2610 -y 520 -defaultsOSRD
preplace port port-id_RGB2_Red_0 -pg 1 -lvl 9 -x 2610 -y 500 -defaultsOSRD
preplace port port-id_btnC_0 -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port port-id_btnD_0 -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port port-id_btnL_0 -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace port port-id_btnR_0 -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD
preplace port port-id_btnU_0 -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port port-id_dp_0 -pg 1 -lvl 9 -x 2610 -y 580 -defaultsOSRD
preplace port port-id_clkPWM_0 -pg 1 -lvl 9 -x 2610 -y 1190 -defaultsOSRD
preplace port port-id_rgbBLUE_0 -pg 1 -lvl 9 -x 2610 -y 1130 -defaultsOSRD
preplace port port-id_rgbGREEN_0 -pg 1 -lvl 9 -x 2610 -y 1170 -defaultsOSRD
preplace port port-id_rgbRED_0 -pg 1 -lvl 9 -x 2610 -y 1150 -defaultsOSRD
preplace portBus an_0 -pg 1 -lvl 9 -x 2610 -y 600 -defaultsOSRD
preplace portBus led_0 -pg 1 -lvl 9 -x 2610 -y 420 -defaultsOSRD
preplace portBus seg_0 -pg 1 -lvl 9 -x 2610 -y 560 -defaultsOSRD
preplace portBus sw_0 -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace portBus controlReg_0 -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 6 -x 1640 -y 830 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 7 -x 2060 -y 840 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 7 -x 2060 -y 330 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 5 -x 1220 -y 800 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 4 -x 920 -y 1180 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 5 -x 1220 -y 990 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 130 -y 1190 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 450 -y 990 -defaultsOSRD
preplace inst fit_timer_0 -pg 1 -lvl 3 -x 730 -y 1180 -defaultsOSRD
preplace inst nexys4io_0 -pg 1 -lvl 8 -x 2460 -y 510 -defaultsOSRD
preplace inst PWM_Analyzer_0 -pg 1 -lvl 8 -x 2460 -y 730 -defaultsOSRD
preplace inst PWM_Analyzer_1 -pg 1 -lvl 8 -x 2460 -y 890 -defaultsOSRD
preplace inst PWM_Analyzer_2 -pg 1 -lvl 8 -x 2460 -y 1050 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 8 -x 2460 -y 110 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 2460 -y 300 -defaultsOSRD
preplace inst rgbPWM_0 -pg 1 -lvl 7 -x 2060 -y 1160 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 6 -x 1640 -y 1280 -defaultsOSRD
preplace netloc microblaze_0_intr 1 4 1 1020 810n
preplace netloc microblaze_0_Clk 1 1 7 240 1120 640 1090 NJ 1090 1050 1090 1380 740 1910 70 2290
preplace netloc clk_wiz_1_locked 1 1 1 270 1030n
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 4 N 950 NJ 950 1060 1070 1390J
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 5 NJ 970 NJ 970 1040J 1080 NJ 1080 1900
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 6 N 1030 NJ 1030 1030 530 NJ 530 1900 60 2250
preplace netloc mdm_1_debug_sys_rst 1 1 5 280 1100 NJ 1100 NJ 1100 NJ 1100 1370
preplace netloc clk_100MHz_1 1 0 1 NJ 1200
preplace netloc reset_rtl_0_1 1 0 6 20 1110 260 1110 NJ 1110 NJ 1110 NJ 1110 1370J
preplace netloc fit_timer_0_Interrupt 1 3 1 NJ 1180
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 2 1 620 990n
preplace netloc axi_timer_0_generateout0 1 7 2 2330 220 2590
preplace netloc nexys4io_0_RGB2_Blue 1 8 1 NJ 540
preplace netloc nexys4io_0_RGB2_Green 1 8 1 NJ 520
preplace netloc nexys4io_0_RGB2_Red 1 8 1 NJ 500
preplace netloc nexys4io_0_an 1 8 1 NJ 600
preplace netloc btnC_0_1 1 0 8 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 2320J
preplace netloc btnD_0_1 1 0 8 20J 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 2240J
preplace netloc btnL_0_1 1 0 8 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 NJ 630 2300J
preplace netloc btnR_0_1 1 0 8 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 2270J
preplace netloc btnU_0_1 1 0 8 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 NJ 570 1890J 590 2230J
preplace netloc nexys4io_0_dp 1 8 1 NJ 580
preplace netloc nexys4io_0_led 1 8 1 NJ 420
preplace netloc nexys4io_0_seg 1 8 1 NJ 560
preplace netloc sw_0_1 1 0 8 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 2330J
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 6 1 1880 1160n
preplace netloc clk_wiz_1_clkPWM_10MHz 1 1 6 280 1250 NJ 1250 NJ 1250 NJ 1250 1400 1140 N
preplace netloc rgbPWM_0_clkPWM 1 7 2 NJ 1190 NJ
preplace netloc controlReg_0_1 1 0 7 NJ 1100 250J 1090 630J 1080 NJ 1080 1030J 1180 NJ 1180 NJ
preplace netloc rgbPWM_0_rgbBLUE 1 7 2 2220 1140 2590J
preplace netloc rgbPWM_0_rgbGREEN 1 7 2 2280 1170 NJ
preplace netloc rgbPWM_0_rgbRED 1 7 2 2330 1150 NJ
preplace netloc microblaze_0_dlmb_1 1 6 1 N 810
preplace netloc microblaze_0_ilmb_1 1 6 1 N 830
preplace netloc microblaze_0_axi_dp 1 6 1 1880 130n
preplace netloc microblaze_0_interrupt 1 5 1 N 800
preplace netloc microblaze_0_intc_axi 1 4 4 1070 690 NJ 690 NJ 690 2220
preplace netloc microblaze_0_debug 1 5 1 1370 820n
preplace netloc microblaze_0_mdm_axi 1 4 4 1070 910 1400J 920 NJ 920 2210
preplace netloc axi_gpio_0_GPIO 1 8 1 NJ 300
preplace netloc microblaze_0_axi_periph_M02_AXI 1 7 1 2280 280n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 7 1 2260 60n
preplace netloc microblaze_0_axi_periph_M04_AXI 1 7 1 2320 340n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 7 1 2310 360n
preplace netloc microblaze_0_axi_periph_M06_AXI 1 7 1 2280 380n
preplace netloc microblaze_0_axi_periph_M07_AXI 1 7 1 2260 400n
levelinfo -pg 1 0 130 450 730 920 1220 1640 2060 2460 2610
pagesize -pg 1 -db -bbox -sgen -170 0 2770 1380
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"1",
   "da_mb_cnt":"2"
}
