vhdl xil_defaultlib  \
"../../../intelFPGA/20.1/half_adder.vhd" \
"../full1bitadder/full1bitadder.srcs/sources_1/new/full1bitadder.vhd" \

# Do not sort compile order
nosort
