<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SmartSnippets DA1468x/DA15xxx SDK: CRG_TOP_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1468x/DA15xxx SDK
   &#160;<span id="projectnumber">Version 1.0.14.1081</span>
   </div>
   <div id="projectbrief">Combo Bluetooth Smart and 802.15.4</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CRG_TOP_Type Struct Reference<div class="ingroups"><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_a_e.html">DA14680AE</a> &raquo; <a class="el" href="group___device___peripheral__peripherals___d_a14680_a_e.html">Device_Peripheral_peripherals_DA14680AE</a><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_a.html">DA14680BA</a> &raquo;  &#124; <a class="el" href="group___device___peripheral___registers___d_a14680_b_a.html">Device_Peripheral_Registers_DA14680BA</a><a class="el" href="group___dialog.html">Dialog</a> &raquo; <a class="el" href="group___d_a14680_b_b.html">DA14680BB</a> &raquo;  &#124; <a class="el" href="group___device___peripheral___registers___d_a14680_b_b.html">Device_Peripheral_Registers_DA14680BB</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CRG_TOP registers (CRG_TOP)  
 <a href="struct_c_r_g___t_o_p___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a14680_a_e_8h_source.html">DA14680AE.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a07958024705cbb5078e1340366a8f64d"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a07958024705cbb5078e1340366a8f64d">CLK_AMBA_REG</a></td></tr>
<tr class="separator:a07958024705cbb5078e1340366a8f64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e58a1b93b8fb65bd027542d5830d7a5"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7e58a1b93b8fb65bd027542d5830d7a5">CLK_FREQ_TRIM_REG</a></td></tr>
<tr class="separator:a7e58a1b93b8fb65bd027542d5830d7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b727cb89c1eb8ac485b3fce499f6b3"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ad9b727cb89c1eb8ac485b3fce499f6b3">CLK_RADIO_REG</a></td></tr>
<tr class="separator:ad9b727cb89c1eb8ac485b3fce499f6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac46a765ae971b854110022311aa075c"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aac46a765ae971b854110022311aa075c">CLK_CTRL_REG</a></td></tr>
<tr class="separator:aac46a765ae971b854110022311aa075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd35d35b706a9b3b21e7ad10bbb4569e"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#acd35d35b706a9b3b21e7ad10bbb4569e">CLK_TMR_REG</a></td></tr>
<tr class="separator:acd35d35b706a9b3b21e7ad10bbb4569e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e38823a6bde136e1177f09c32b3e25"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ae8e38823a6bde136e1177f09c32b3e25">PMU_CTRL_REG</a></td></tr>
<tr class="separator:ae8e38823a6bde136e1177f09c32b3e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b2393ab6730d5f0e1117acaa50c345"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a68b2393ab6730d5f0e1117acaa50c345">SYS_CTRL_REG</a></td></tr>
<tr class="separator:a68b2393ab6730d5f0e1117acaa50c345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2094981f34073d6ba82545924996b351"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a2094981f34073d6ba82545924996b351">SYS_STAT_REG</a></td></tr>
<tr class="separator:a2094981f34073d6ba82545924996b351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead1e20034fe9bd8c3068143164b50f7"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aead1e20034fe9bd8c3068143164b50f7">TRIM_CTRL_REG</a></td></tr>
<tr class="separator:aead1e20034fe9bd8c3068143164b50f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f549853e51b68b5797986405f647341"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a2f549853e51b68b5797986405f647341">DIVN_SYNC_REG</a></td></tr>
<tr class="separator:a2f549853e51b68b5797986405f647341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8a43143fafa6a056e5a1d5637e519a"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#adf8a43143fafa6a056e5a1d5637e519a">CLK_32K_REG</a></td></tr>
<tr class="separator:adf8a43143fafa6a056e5a1d5637e519a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d91b26e496c73f40f6901a356ed7aa"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa1d91b26e496c73f40f6901a356ed7aa">CLK_16M_REG</a></td></tr>
<tr class="separator:aa1d91b26e496c73f40f6901a356ed7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850d13ba40b3b5ccfe8c95a7c06958c0"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a850d13ba40b3b5ccfe8c95a7c06958c0">CLK_RCX20K_REG</a></td></tr>
<tr class="separator:a850d13ba40b3b5ccfe8c95a7c06958c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a129a62c4b20d46d374c6b680193b17"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a9a129a62c4b20d46d374c6b680193b17">BANDGAP_REG</a></td></tr>
<tr class="separator:a9a129a62c4b20d46d374c6b680193b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd5ea7a2d2f4dc0ff5b924352193d8e"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a4bd5ea7a2d2f4dc0ff5b924352193d8e">ANA_STATUS_REG</a></td></tr>
<tr class="separator:a4bd5ea7a2d2f4dc0ff5b924352193d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6323d548e75cbd032575f1fd1143fd"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aeb6323d548e75cbd032575f1fd1143fd">STARTUP_STATUS_REG</a></td></tr>
<tr class="separator:aeb6323d548e75cbd032575f1fd1143fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab327d049faf39b088097dd684fa607ac"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ab327d049faf39b088097dd684fa607ac">VBUS_IRQ_MASK_REG</a></td></tr>
<tr class="separator:ab327d049faf39b088097dd684fa607ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e6ab71d04a0f3fc350984c458e5f61"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a83e6ab71d04a0f3fc350984c458e5f61">VBUS_IRQ_CLEAR_REG</a></td></tr>
<tr class="separator:a83e6ab71d04a0f3fc350984c458e5f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ccb9ec8e889ae72d9ad74d72a67bf7"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a96ccb9ec8e889ae72d9ad74d72a67bf7">BOD_CTRL_REG</a></td></tr>
<tr class="separator:a96ccb9ec8e889ae72d9ad74d72a67bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7b459f348d15e535d88724bbe2e3d5"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a1e7b459f348d15e535d88724bbe2e3d5">BOD_CTRL2_REG</a></td></tr>
<tr class="separator:a1e7b459f348d15e535d88724bbe2e3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6670da62dee7bd10f376a2aeb06f93aa"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a6670da62dee7bd10f376a2aeb06f93aa">BOD_STATUS_REG</a></td></tr>
<tr class="separator:a6670da62dee7bd10f376a2aeb06f93aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aaddb8eaa6638349e4a1f09e1d63d7"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ae0aaddb8eaa6638349e4a1f09e1d63d7">LDO_CTRL1_REG</a></td></tr>
<tr class="separator:ae0aaddb8eaa6638349e4a1f09e1d63d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545d5abde039c64574448ad83efe4650"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a545d5abde039c64574448ad83efe4650">LDO_CTRL2_REG</a></td></tr>
<tr class="separator:a545d5abde039c64574448ad83efe4650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1118f3f87d309a075994081e196c20e"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ad1118f3f87d309a075994081e196c20e">SLEEP_TIMER_REG</a></td></tr>
<tr class="separator:ad1118f3f87d309a075994081e196c20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e63bc36623a35b369f37044307bde3"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa8e63bc36623a35b369f37044307bde3">POWER_CTRL_REG</a></td></tr>
<tr class="separator:aa8e63bc36623a35b369f37044307bde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec3b78cd31ec21ce3ff579efa272812"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#abec3b78cd31ec21ce3ff579efa272812">XTALRDY_CTRL_REG</a></td></tr>
<tr class="separator:abec3b78cd31ec21ce3ff579efa272812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c9b9d78d4c7c5b2094596cd904ff90"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a99c9b9d78d4c7c5b2094596cd904ff90">XTALRDY_STAT_REG</a></td></tr>
<tr class="separator:a99c9b9d78d4c7c5b2094596cd904ff90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eff23da0f8c58a15343e82fbc9e369b"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a1eff23da0f8c58a15343e82fbc9e369b">FORCE_SLEEP_REG</a></td></tr>
<tr class="separator:a1eff23da0f8c58a15343e82fbc9e369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c4a839f0071fd0d86df858855d33c8"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a67c4a839f0071fd0d86df858855d33c8">LDOS_DISABLE_REG</a></td></tr>
<tr class="separator:a67c4a839f0071fd0d86df858855d33c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac891ab682d3f0b886d987bbbaeb3fdd5"><td class="memItemLeft" align="right" valign="top">__IOM uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ac891ab682d3f0b886d987bbbaeb3fdd5">AON_SPARE_REG</a></td></tr>
<tr class="separator:ac891ab682d3f0b886d987bbbaeb3fdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07958024705cbb5078e1340366a8f64d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a07958024705cbb5078e1340366a8f64d">CLK_AMBA_REG</a></td></tr>
<tr class="separator:a07958024705cbb5078e1340366a8f64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e58a1b93b8fb65bd027542d5830d7a5"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7e58a1b93b8fb65bd027542d5830d7a5">CLK_FREQ_TRIM_REG</a></td></tr>
<tr class="separator:a7e58a1b93b8fb65bd027542d5830d7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b727cb89c1eb8ac485b3fce499f6b3"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ad9b727cb89c1eb8ac485b3fce499f6b3">CLK_RADIO_REG</a></td></tr>
<tr class="separator:ad9b727cb89c1eb8ac485b3fce499f6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac46a765ae971b854110022311aa075c"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aac46a765ae971b854110022311aa075c">CLK_CTRL_REG</a></td></tr>
<tr class="separator:aac46a765ae971b854110022311aa075c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd35d35b706a9b3b21e7ad10bbb4569e"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#acd35d35b706a9b3b21e7ad10bbb4569e">CLK_TMR_REG</a></td></tr>
<tr class="separator:acd35d35b706a9b3b21e7ad10bbb4569e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e38823a6bde136e1177f09c32b3e25"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ae8e38823a6bde136e1177f09c32b3e25">PMU_CTRL_REG</a></td></tr>
<tr class="separator:ae8e38823a6bde136e1177f09c32b3e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b2393ab6730d5f0e1117acaa50c345"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a68b2393ab6730d5f0e1117acaa50c345">SYS_CTRL_REG</a></td></tr>
<tr class="separator:a68b2393ab6730d5f0e1117acaa50c345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2094981f34073d6ba82545924996b351"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a2094981f34073d6ba82545924996b351">SYS_STAT_REG</a></td></tr>
<tr class="separator:a2094981f34073d6ba82545924996b351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead1e20034fe9bd8c3068143164b50f7"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aead1e20034fe9bd8c3068143164b50f7">TRIM_CTRL_REG</a></td></tr>
<tr class="separator:aead1e20034fe9bd8c3068143164b50f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8a43143fafa6a056e5a1d5637e519a"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#adf8a43143fafa6a056e5a1d5637e519a">CLK_32K_REG</a></td></tr>
<tr class="separator:adf8a43143fafa6a056e5a1d5637e519a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d91b26e496c73f40f6901a356ed7aa"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa1d91b26e496c73f40f6901a356ed7aa">CLK_16M_REG</a></td></tr>
<tr class="separator:aa1d91b26e496c73f40f6901a356ed7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850d13ba40b3b5ccfe8c95a7c06958c0"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a850d13ba40b3b5ccfe8c95a7c06958c0">CLK_RCX20K_REG</a></td></tr>
<tr class="separator:a850d13ba40b3b5ccfe8c95a7c06958c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a129a62c4b20d46d374c6b680193b17"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a9a129a62c4b20d46d374c6b680193b17">BANDGAP_REG</a></td></tr>
<tr class="separator:a9a129a62c4b20d46d374c6b680193b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd5ea7a2d2f4dc0ff5b924352193d8e"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a4bd5ea7a2d2f4dc0ff5b924352193d8e">ANA_STATUS_REG</a></td></tr>
<tr class="separator:a4bd5ea7a2d2f4dc0ff5b924352193d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6323d548e75cbd032575f1fd1143fd"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aeb6323d548e75cbd032575f1fd1143fd">STARTUP_STATUS_REG</a></td></tr>
<tr class="separator:aeb6323d548e75cbd032575f1fd1143fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab327d049faf39b088097dd684fa607ac"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ab327d049faf39b088097dd684fa607ac">VBUS_IRQ_MASK_REG</a></td></tr>
<tr class="separator:ab327d049faf39b088097dd684fa607ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e6ab71d04a0f3fc350984c458e5f61"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a83e6ab71d04a0f3fc350984c458e5f61">VBUS_IRQ_CLEAR_REG</a></td></tr>
<tr class="separator:a83e6ab71d04a0f3fc350984c458e5f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ccb9ec8e889ae72d9ad74d72a67bf7"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a96ccb9ec8e889ae72d9ad74d72a67bf7">BOD_CTRL_REG</a></td></tr>
<tr class="separator:a96ccb9ec8e889ae72d9ad74d72a67bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7b459f348d15e535d88724bbe2e3d5"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a1e7b459f348d15e535d88724bbe2e3d5">BOD_CTRL2_REG</a></td></tr>
<tr class="separator:a1e7b459f348d15e535d88724bbe2e3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6670da62dee7bd10f376a2aeb06f93aa"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a6670da62dee7bd10f376a2aeb06f93aa">BOD_STATUS_REG</a></td></tr>
<tr class="separator:a6670da62dee7bd10f376a2aeb06f93aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aaddb8eaa6638349e4a1f09e1d63d7"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ae0aaddb8eaa6638349e4a1f09e1d63d7">LDO_CTRL1_REG</a></td></tr>
<tr class="separator:ae0aaddb8eaa6638349e4a1f09e1d63d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545d5abde039c64574448ad83efe4650"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a545d5abde039c64574448ad83efe4650">LDO_CTRL2_REG</a></td></tr>
<tr class="separator:a545d5abde039c64574448ad83efe4650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1118f3f87d309a075994081e196c20e"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ad1118f3f87d309a075994081e196c20e">SLEEP_TIMER_REG</a></td></tr>
<tr class="separator:ad1118f3f87d309a075994081e196c20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e63bc36623a35b369f37044307bde3"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa8e63bc36623a35b369f37044307bde3">POWER_CTRL_REG</a></td></tr>
<tr class="separator:aa8e63bc36623a35b369f37044307bde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85207ea40a7c2fb98c282c988197a743"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a85207ea40a7c2fb98c282c988197a743">POR_VBAT_CTRL_REG</a></td></tr>
<tr class="separator:a85207ea40a7c2fb98c282c988197a743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec3b78cd31ec21ce3ff579efa272812"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#abec3b78cd31ec21ce3ff579efa272812">XTALRDY_CTRL_REG</a></td></tr>
<tr class="separator:abec3b78cd31ec21ce3ff579efa272812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c9b9d78d4c7c5b2094596cd904ff90"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a99c9b9d78d4c7c5b2094596cd904ff90">XTALRDY_STAT_REG</a></td></tr>
<tr class="separator:a99c9b9d78d4c7c5b2094596cd904ff90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbc5d7d9793f126f1950d1e319a2a54"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#abdbc5d7d9793f126f1950d1e319a2a54">LDO_CTRL3_REG</a></td></tr>
<tr class="separator:abdbc5d7d9793f126f1950d1e319a2a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbf5aae841d6d6c25c576c53f5dbd0a"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a0bbf5aae841d6d6c25c576c53f5dbd0a">XTAL16M_START_REG</a></td></tr>
<tr class="separator:a0bbf5aae841d6d6c25c576c53f5dbd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b0b77120af3518e59529f58d6b4877"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a72b0b77120af3518e59529f58d6b4877">XTAL16M_RAMP_REG</a></td></tr>
<tr class="separator:a72b0b77120af3518e59529f58d6b4877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c5f9f04be9e8132ed542a0fe2f2795"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#aa8c5f9f04be9e8132ed542a0fe2f2795">XTAL16M_TRSTAT_REG</a></td></tr>
<tr class="separator:aa8c5f9f04be9e8132ed542a0fe2f2795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1ec8fb376e39cef6a2e2f93af16e9d"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a7a1ec8fb376e39cef6a2e2f93af16e9d">RESET_STAT_REG</a></td></tr>
<tr class="separator:a7a1ec8fb376e39cef6a2e2f93af16e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eff23da0f8c58a15343e82fbc9e369b"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a1eff23da0f8c58a15343e82fbc9e369b">FORCE_SLEEP_REG</a></td></tr>
<tr class="separator:a1eff23da0f8c58a15343e82fbc9e369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c4a839f0071fd0d86df858855d33c8"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a67c4a839f0071fd0d86df858855d33c8">LDOS_DISABLE_REG</a></td></tr>
<tr class="separator:a67c4a839f0071fd0d86df858855d33c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac891ab682d3f0b886d987bbbaeb3fdd5"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ac891ab682d3f0b886d987bbbaeb3fdd5">AON_SPARE_REG</a></td></tr>
<tr class="separator:ac891ab682d3f0b886d987bbbaeb3fdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5e90ae72cf97aa732f03abc3e14d05"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a1d5e90ae72cf97aa732f03abc3e14d05">SECURE_BOOT_REG</a></td></tr>
<tr class="separator:a1d5e90ae72cf97aa732f03abc3e14d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a180a7140c5e86bdd1246d2e7b81b2a31"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a180a7140c5e86bdd1246d2e7b81b2a31">PMU_RESET_RAIL_REG</a></td></tr>
<tr class="separator:a180a7140c5e86bdd1246d2e7b81b2a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22a60f95b3a9ce4135508ca422b1097"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#ab22a60f95b3a9ce4135508ca422b1097">DISCHARGE_RAIL_REG</a></td></tr>
<tr class="separator:ab22a60f95b3a9ce4135508ca422b1097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5e3d0de6d2a3e0019e73c17786a5cb"><td class="memItemLeft" align="right" valign="top">__IO uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_g___t_o_p___type.html#a5b5e3d0de6d2a3e0019e73c17786a5cb">XTAL16M_CTRL_REG</a></td></tr>
<tr class="separator:a5b5e3d0de6d2a3e0019e73c17786a5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CRG_TOP registers (CRG_TOP) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a4bd5ea7a2d2f4dc0ff5b924352193d8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::ANA_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000002A) status bit of analog (power management) circuits </p>

</div>
</div>
<a class="anchor" id="a4bd5ea7a2d2f4dc0ff5b924352193d8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::ANA_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002A) status bit of analog (power management) circuits</p>
<p>(@ 0x5000002A) status bit of analog (power management) circuits </p>

</div>
</div>
<a class="anchor" id="ac891ab682d3f0b886d987bbbaeb3fdd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::AON_SPARE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000064) Spare register </p>

</div>
</div>
<a class="anchor" id="ac891ab682d3f0b886d987bbbaeb3fdd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::AON_SPARE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) Spare register</p>
<p>(@ 0x50000064) Spare register </p>

</div>
</div>
<a class="anchor" id="a9a129a62c4b20d46d374c6b680193b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::BANDGAP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000028) bandgap trimming </p>

</div>
</div>
<a class="anchor" id="a9a129a62c4b20d46d374c6b680193b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::BANDGAP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000028) bandgap trimming</p>
<p>(@ 0x50000028) bandgap trimming </p>

</div>
</div>
<a class="anchor" id="a1e7b459f348d15e535d88724bbe2e3d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::BOD_CTRL2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000036) Brown Out Detection control register </p>

</div>
</div>
<a class="anchor" id="a1e7b459f348d15e535d88724bbe2e3d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::BOD_CTRL2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000036) Brown Out Detection control register</p>
<p>(@ 0x50000036) Brown Out Detection control register </p>

</div>
</div>
<a class="anchor" id="a96ccb9ec8e889ae72d9ad74d72a67bf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::BOD_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000034) Brown Out Detection control register </p>

</div>
</div>
<a class="anchor" id="a96ccb9ec8e889ae72d9ad74d72a67bf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::BOD_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) Brown Out Detection control register</p>
<p>(@ 0x50000034) Brown Out Detection control register </p>

</div>
</div>
<a class="anchor" id="a6670da62dee7bd10f376a2aeb06f93aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::BOD_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000038) Brown Out Detection status register </p>

</div>
</div>
<a class="anchor" id="a6670da62dee7bd10f376a2aeb06f93aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::BOD_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000038) Brown Out Detection status register</p>
<p>(@ 0x50000038) Brown Out Detection status register </p>

</div>
</div>
<a class="anchor" id="aa1d91b26e496c73f40f6901a356ed7aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_16M_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000022) 16 MHz RC and xtal oscillator register </p>

</div>
</div>
<a class="anchor" id="aa1d91b26e496c73f40f6901a356ed7aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_16M_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000022) 16 MHz RC and xtal oscillator register</p>
<p>(@ 0x50000022) 16 MHz RC and xtal oscillator register </p>

</div>
</div>
<a class="anchor" id="adf8a43143fafa6a056e5a1d5637e519a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_32K_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000020) 32 kHz oscillator register </p>

</div>
</div>
<a class="anchor" id="adf8a43143fafa6a056e5a1d5637e519a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_32K_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000020) 32 kHz oscillator register</p>
<p>(@ 0x50000020) 32 kHz oscillator register </p>

</div>
</div>
<a class="anchor" id="a07958024705cbb5078e1340366a8f64d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_AMBA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50000000) CRG_TOP Structure (@ 0x50000000) HCLK, PCLK, divider and clock gates </p>

</div>
</div>
<a class="anchor" id="a07958024705cbb5078e1340366a8f64d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_AMBA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50000000) CRG_TOP Structure (@ 0x00000000) HCLK, PCLK, divider and clock gates</p>
<p>&lt; (@ 0x50000000) CRG_TOP Structure (@ 0x50000000) HCLK, PCLK, divider and clock gates </p>

</div>
</div>
<a class="anchor" id="aac46a765ae971b854110022311aa075c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000000A) Clock control register </p>

</div>
</div>
<a class="anchor" id="aac46a765ae971b854110022311aa075c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000A) Clock control register</p>
<p>(@ 0x5000000A) Clock control register </p>

</div>
</div>
<a class="anchor" id="a7e58a1b93b8fb65bd027542d5830d7a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_FREQ_TRIM_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000002) Xtal frequency trimming register. </p>

</div>
</div>
<a class="anchor" id="a7e58a1b93b8fb65bd027542d5830d7a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_FREQ_TRIM_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000002) Xtal frequency trimming register.</p>
<p>(@ 0x50000002) Xtal frequency trimming register. </p>

</div>
</div>
<a class="anchor" id="ad9b727cb89c1eb8ac485b3fce499f6b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_RADIO_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000008) Radio PLL control register </p>

</div>
</div>
<a class="anchor" id="ad9b727cb89c1eb8ac485b3fce499f6b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_RADIO_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) Radio PLL control register</p>
<p>(@ 0x50000008) Radio PLL control register </p>

</div>
</div>
<a class="anchor" id="a850d13ba40b3b5ccfe8c95a7c06958c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_RCX20K_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000024) 20KHz RXC-oscillator control register</p>
<p>(@ 0x50000024) RCX-oscillator control register </p>

</div>
</div>
<a class="anchor" id="a850d13ba40b3b5ccfe8c95a7c06958c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_RCX20K_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000024) 20KHz RXC-oscillator control register</p>
<p>(@ 0x50000024) RCX-oscillator control register </p>

</div>
</div>
<a class="anchor" id="acd35d35b706a9b3b21e7ad10bbb4569e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_TMR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000000C) Clock control for the timers </p>

</div>
</div>
<a class="anchor" id="acd35d35b706a9b3b21e7ad10bbb4569e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::CLK_TMR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) Clock control for the timers</p>
<p>(@ 0x5000000C) Clock control for the timers </p>

</div>
</div>
<a class="anchor" id="ab22a60f95b3a9ce4135508ca422b1097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::DISCHARGE_RAIL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000006A) Immediate rail resetting. There is no LDO/DCDC gating </p>

</div>
</div>
<a class="anchor" id="a2f549853e51b68b5797986405f647341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint16_t CRG_TOP_Type::DIVN_SYNC_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) Trigger to sync DIVN with the RF clock divider in case of 32 MHz crystal </p>

</div>
</div>
<a class="anchor" id="a1eff23da0f8c58a15343e82fbc9e369b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::FORCE_SLEEP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000060) Force FTDF/BLE to sleep </p>

</div>
</div>
<a class="anchor" id="a1eff23da0f8c58a15343e82fbc9e369b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::FORCE_SLEEP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000060) Force FTDF/BLE to sleep</p>
<p>(@ 0x50000060) Force FTDF/BLE to sleep </p>

</div>
</div>
<a class="anchor" id="ae0aaddb8eaa6638349e4a1f09e1d63d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::LDO_CTRL1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000003A) LDO control register </p>

</div>
</div>
<a class="anchor" id="ae0aaddb8eaa6638349e4a1f09e1d63d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::LDO_CTRL1_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003A) LDO control register</p>
<p>(@ 0x5000003A) LDO control register </p>

</div>
</div>
<a class="anchor" id="a545d5abde039c64574448ad83efe4650"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::LDO_CTRL2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000003C) LDO control register </p>

</div>
</div>
<a class="anchor" id="a545d5abde039c64574448ad83efe4650"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::LDO_CTRL2_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003C) LDO control register</p>
<p>(@ 0x5000003C) LDO control register </p>

</div>
</div>
<a class="anchor" id="abdbc5d7d9793f126f1950d1e319a2a54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::LDO_CTRL3_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000054) Retention LDO control register </p>

</div>
</div>
<a class="anchor" id="a67c4a839f0071fd0d86df858855d33c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::LDOS_DISABLE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000062) Force off all LDOs </p>

</div>
</div>
<a class="anchor" id="a67c4a839f0071fd0d86df858855d33c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::LDOS_DISABLE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000062) Force off all LDOs</p>
<p>(@ 0x50000062) Force off all LDOs </p>

</div>
</div>
<a class="anchor" id="ae8e38823a6bde136e1177f09c32b3e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::PMU_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000010) Power Management Unit control register </p>

</div>
</div>
<a class="anchor" id="ae8e38823a6bde136e1177f09c32b3e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::PMU_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) Power Management Unit control register</p>
<p>(@ 0x50000010) Power Management Unit control register </p>

</div>
</div>
<a class="anchor" id="a180a7140c5e86bdd1246d2e7b81b2a31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::PMU_RESET_RAIL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000068) Controls rail resetting when RST is pulsed </p>

</div>
</div>
<a class="anchor" id="a85207ea40a7c2fb98c282c988197a743"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::POR_VBAT_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000042) Controls the POR on VBAT </p>

</div>
</div>
<a class="anchor" id="aa8e63bc36623a35b369f37044307bde3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::POWER_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000040) Power control register </p>

</div>
</div>
<a class="anchor" id="aa8e63bc36623a35b369f37044307bde3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::POWER_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) Power control register</p>
<p>(@ 0x50000040) Power control register </p>

</div>
</div>
<a class="anchor" id="a7a1ec8fb376e39cef6a2e2f93af16e9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::RESET_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000005E) Reset status register </p>

</div>
</div>
<a class="anchor" id="a1d5e90ae72cf97aa732f03abc3e14d05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::SECURE_BOOT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000066) Controls secure booting </p>

</div>
</div>
<a class="anchor" id="ad1118f3f87d309a075994081e196c20e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::SLEEP_TIMER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000003E) Timer for regulated sleep </p>

</div>
</div>
<a class="anchor" id="ad1118f3f87d309a075994081e196c20e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::SLEEP_TIMER_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003E) Timer for regulated sleep</p>
<p>(@ 0x5000003E) Timer for regulated sleep </p>

</div>
</div>
<a class="anchor" id="aeb6323d548e75cbd032575f1fd1143fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::STARTUP_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000002C) Startup timeout bits </p>

</div>
</div>
<a class="anchor" id="aeb6323d548e75cbd032575f1fd1143fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::STARTUP_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002C) Startup timeout bits</p>
<p>(@ 0x5000002C) Startup timeout bits </p>

</div>
</div>
<a class="anchor" id="a68b2393ab6730d5f0e1117acaa50c345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::SYS_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000012) System Control register </p>

</div>
</div>
<a class="anchor" id="a68b2393ab6730d5f0e1117acaa50c345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::SYS_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000012) System Control register</p>
<p>(@ 0x50000012) System Control register </p>

</div>
</div>
<a class="anchor" id="a2094981f34073d6ba82545924996b351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::SYS_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000014) System status register </p>

</div>
</div>
<a class="anchor" id="a2094981f34073d6ba82545924996b351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::SYS_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) System status register</p>
<p>(@ 0x50000014) System status register </p>

</div>
</div>
<a class="anchor" id="aead1e20034fe9bd8c3068143164b50f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::TRIM_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000016) Control trimming of the XTAL16M </p>

</div>
</div>
<a class="anchor" id="aead1e20034fe9bd8c3068143164b50f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::TRIM_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000016) Control trimming of the XTAL16M</p>
<p>(@ 0x50000016) Control trimming of the XTAL16M </p>

</div>
</div>
<a class="anchor" id="a83e6ab71d04a0f3fc350984c458e5f61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::VBUS_IRQ_CLEAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000032) Clear pending IRQ register </p>

</div>
</div>
<a class="anchor" id="a83e6ab71d04a0f3fc350984c458e5f61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::VBUS_IRQ_CLEAR_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000032) Clear pending IRQ register</p>
<p>(@ 0x50000032) Clear pending IRQ register </p>

</div>
</div>
<a class="anchor" id="ab327d049faf39b088097dd684fa607ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::VBUS_IRQ_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000030) IRQ masking </p>

</div>
</div>
<a class="anchor" id="ab327d049faf39b088097dd684fa607ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::VBUS_IRQ_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) IRQ masking</p>
<p>(@ 0x50000030) IRQ masking </p>

</div>
</div>
<a class="anchor" id="a5b5e3d0de6d2a3e0019e73c17786a5cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::XTAL16M_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000056) Control register for XTAL16M </p>

</div>
</div>
<a class="anchor" id="a72b0b77120af3518e59529f58d6b4877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::XTAL16M_RAMP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000005A) Xtal frequency trimming register during ramping </p>

</div>
</div>
<a class="anchor" id="a0bbf5aae841d6d6c25c576c53f5dbd0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::XTAL16M_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000058) Xtal frequency trimming register during startup </p>

</div>
</div>
<a class="anchor" id="aa8c5f9f04be9e8132ed542a0fe2f2795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::XTAL16M_TRSTAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x5000005C) Read back value of current XTAL trimming </p>

</div>
</div>
<a class="anchor" id="abec3b78cd31ec21ce3ff579efa272812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::XTALRDY_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000050) Control register for XTALRDY IRQ </p>

</div>
</div>
<a class="anchor" id="abec3b78cd31ec21ce3ff579efa272812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::XTALRDY_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) Control register for XTALRDY IRQ</p>
<p>(@ 0x50000050) Control register for XTALRDY IRQ </p>

</div>
</div>
<a class="anchor" id="a99c9b9d78d4c7c5b2094596cd904ff90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::XTALRDY_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x50000052) Difference between XTAL_OK and XTALRDY_IRQ in LP clock cycles </p>

</div>
</div>
<a class="anchor" id="a99c9b9d78d4c7c5b2094596cd904ff90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t CRG_TOP_Type::XTALRDY_STAT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000052) Difference between XTAL_OK and XTALRDY_IRQ in LP clock cycles</p>
<p>(@ 0x50000052) Difference between XTAL_OK and XTALRDY_IRQ in LP clock cycles </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_a_e_8h_source.html">DA14680AE.h</a></li>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_b_a_8h_source.html">DA14680BA.h</a></li>
<li>sdk/bsp/include/<a class="el" href="_d_a14680_b_b_8h_source.html">DA14680BB.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 19 2018 07:50:07 for SmartSnippets DA1468x/DA15xxx SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
