# Spike traps while Sail does not. Spike didn't define the *DC special capability registers. Fixed in Spike: c29cdc67f95b77413d7deb467c47baf8e9cf570e
.4byte 0x2d08edb # cspecialrw r29, r1, r13

