module top_module (
    input a, 
    input b, 
    input c, 
    input d,
    output q
);

// Implement the logic gate
assign q = b || c;

endmodule
