#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 23 08:25:17 2023
# Process ID: 6496
# Current directory: C:/Users/Neta/Desktop/pro/UART_TOP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12352 C:\Users\Neta\Desktop\pro\UART_TOP\UART_TOP.xpr
# Log file: C:/Users/Neta/Desktop/pro/UART_TOP/vivado.log
# Journal file: C:/Users/Neta/Desktop/pro/UART_TOP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 767.230 ; gain = 103.477
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.sim/sim_1/behav/xsim'
"xvlog --relax -prj test_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj test_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/imports/UART PRO/baudratesel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'baudsel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/imports/UART PRO/uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/imports/UART PRO/uart_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sources_1/imports/UART PRO/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sim_1/imports/Desktop/UART PRO/test_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.sim/sim_1/behav/xsim'
"xelab -wto a6d18f40fd47470f97b4ec0420547895 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6d18f40fd47470f97b4ec0420547895 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_behav xil_defaultlib.test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'clk_freq' [C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sim_1/imports/Desktop/UART PRO/test_top.vhd:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture tuna of entity xil_defaultlib.baudsel [baudsel_default]
Compiling architecture uartx of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture uartrx of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture rtl of entity xil_defaultlib.uart_top [uart_top_default]
Compiling architecture behavioral of entity xil_defaultlib.test_top
Built simulation snapshot test_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.sim/sim_1/behav/xsim/xsim.dir/test_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 23 08:26:09 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 851.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_top_behav -key {Behavioral:sim_1:Functional:test_top} -tclbatch {test_top.tcl} -view {C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sim_1/imports/Desktop/pro/UART_TOP/test_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/Neta/Desktop/pro/UART_TOP/UART_TOP.srcs/sim_1/imports/Desktop/pro/UART_TOP/test_top_behav.wcfg
WARNING: Simulation object /test_top/clk_per_bit_int was not found in the design.
WARNING: Simulation object /test_top/testbench_uart/uart_rx_port/baudgen was not found in the design.
WARNING: Simulation object /test_top/testbench_uart/uart_tx_port/tx_data was not found in the design.
WARNING: Simulation object /test_top/testbench_uart/uart_tx_port/tx_data_out was not found in the design.
WARNING: Simulation object /test_top/testbench_uart/uart_tx_port/baudgen was not found in the design.
source test_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test_top.testbench_uart.clk_block.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 855.312 ; gain = 3.473
run 60 s
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 855.312 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 08:26:48 2023...
