$date
	Sun May 08 18:07:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module task_1_tb $end
$var wire 1 ! F $end
$var wire 1 " D $end
$var wire 1 # C $end
$var wire 1 $ B $end
$var wire 1 % A $end
$var integer 32 & k [31:0] $end
$scope module new_the_circuit $end
$var wire 1 % A $end
$var wire 1 $ B $end
$var wire 1 # C $end
$var wire 1 " D $end
$var wire 1 ! F $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#10
1"
b1 &
#20
0"
1#
b10 &
#30
1!
1(
1"
b11 &
#40
0!
0(
0"
0#
1$
b100 &
#50
1"
b101 &
#60
0"
1#
b110 &
#70
1!
1(
1"
b111 &
#80
0!
0(
0"
0#
0$
1%
b1000 &
#90
1"
b1001 &
#100
0"
1#
b1010 &
#110
1!
1(
1"
b1011 &
#120
0(
1'
0"
0#
1$
b1100 &
#130
1"
b1101 &
#140
0"
1#
b1110 &
#150
1(
1"
b1111 &
#160
0!
0(
0'
0"
0#
0$
0%
b10000 &
