#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0005] The maximum achievable resolution of the SAR converter is dependent on the number of bits in the digital to analog converter.
1-1	0-1	[	_	_	
1-2	1-5	0005	_	_	
1-3	5-6	]	_	_	
1-4	7-10	The	_	_	
1-5	11-18	maximum	_	_	
1-6	19-29	achievable	_	_	
1-7	30-40	resolution	_	_	
1-8	41-43	of	_	_	
1-9	44-47	the	_	_	
1-10	48-51	SAR	_	_	
1-11	52-61	converter	_	_	
1-12	62-64	is	_	_	
1-13	65-74	dependent	_	_	
1-14	75-77	on	_	_	
1-15	78-81	the	_	_	
1-16	82-88	number	_	_	
1-17	89-91	of	_	_	
1-18	92-96	bits	_	_	
1-19	97-99	in	_	_	
1-20	100-103	the	_	_	
1-21	104-111	digital	_	_	
1-22	112-114	to	_	_	
1-23	115-121	analog	_	_	
1-24	122-131	converter	_	_	
1-25	131-132	.	_	_	

#Text=The practical limitation on the SAR resolution is dependent on the DAC i.e. the matching of the elements comprising the DAC.
2-1	133-136	The	_	_	
2-2	137-146	practical	_	_	
2-3	147-157	limitation	_	_	
2-4	158-160	on	_	_	
2-5	161-164	the	_	_	
2-6	165-168	SAR	_	_	
2-7	169-179	resolution	_	_	
2-8	180-182	is	_	_	
2-9	183-192	dependent	_	_	
2-10	193-195	on	_	_	
2-11	196-199	the	_	_	
2-12	200-203	DAC	_	_	
2-13	204-207	i.e	_	_	
2-14	207-208	.	_	_	
2-15	209-212	the	_	_	
2-16	213-221	matching	_	_	
2-17	222-224	of	_	_	
2-18	225-228	the	_	_	
2-19	229-237	elements	_	_	
2-20	238-248	comprising	_	_	
2-21	249-252	the	_	_	
2-22	253-256	DAC	_	_	
2-23	256-257	.	_	_	

#Text=The purpose of the calibration schemes described in the prior art is to correct the elements of the DAC to improve the ADC resolution.
3-1	258-261	The	_	_	
3-2	262-269	purpose	_	_	
3-3	270-272	of	_	_	
3-4	273-276	the	_	_	
3-5	277-288	calibration	_	_	
3-6	289-296	schemes	_	_	
3-7	297-306	described	_	_	
3-8	307-309	in	_	_	
3-9	310-313	the	_	_	
3-10	314-319	prior	_	_	
3-11	320-323	art	_	_	
3-12	324-326	is	_	_	
3-13	327-329	to	_	_	
3-14	330-337	correct	_	_	
3-15	338-341	the	_	_	
3-16	342-350	elements	_	_	
3-17	351-353	of	_	_	
3-18	354-357	the	_	_	
3-19	358-361	DAC	_	_	
3-20	362-364	to	_	_	
3-21	365-372	improve	_	_	
3-22	373-376	the	_	_	
3-23	377-380	ADC	_	_	
3-24	381-391	resolution	_	_	
3-25	391-392	.	_	_	

#Text=There are numerous methods described in the art for calibrating SAR ADCs.
#Text=[0006] For example in a paper published by Liu, W.; Chiu, Y.; Background digital calibration of successive approximation ADC with adaptive equalisation Electronics Letters, Volume: 45, Issue: 9, 2009, Page(s): 456-458 a background Digital Calibration with adaptive equalisation is described.
4-1	393-398	There	_	_	
4-2	399-402	are	_	_	
4-3	403-411	numerous	_	_	
4-4	412-419	methods	_	_	
4-5	420-429	described	_	_	
4-6	430-432	in	_	_	
4-7	433-436	the	_	_	
4-8	437-440	art	_	_	
4-9	441-444	for	_	_	
4-10	445-456	calibrating	_	_	
4-11	457-460	SAR	_	_	
4-12	461-465	ADCs	_	_	
4-13	465-466	.	_	_	
4-14	467-468	[	_	_	
4-15	468-472	0006	_	_	
4-16	472-473	]	_	_	
4-17	474-477	For	_	_	
4-18	478-485	example	_	_	
4-19	486-488	in	_	_	
4-20	489-490	a	_	_	
4-21	491-496	paper	_	_	
4-22	497-506	published	_	_	
4-23	507-509	by	_	_	
4-24	510-513	Liu	_	_	
4-25	513-514	,	_	_	
4-26	515-516	W	_	_	
4-27	516-517	.	_	_	
4-28	517-518	;	_	_	
4-29	519-523	Chiu	_	_	
4-30	523-524	,	_	_	
4-31	525-526	Y	_	_	
4-32	526-527	.	_	_	
4-33	527-528	;	_	_	
4-34	529-539	Background	_	_	
4-35	540-547	digital	_	_	
4-36	548-559	calibration	_	_	
4-37	560-562	of	_	_	
4-38	563-573	successive	_	_	
4-39	574-587	approximation	_	_	
4-40	588-591	ADC	_	_	
4-41	592-596	with	_	_	
4-42	597-605	adaptive	_	_	
4-43	606-618	equalisation	_	_	
4-44	619-630	Electronics	_	_	
4-45	631-638	Letters	_	_	
4-46	638-639	,	_	_	
4-47	640-646	Volume	_	_	
4-48	646-647	:	_	_	
4-49	648-650	45	_	_	
4-50	650-651	,	_	_	
4-51	652-657	Issue	_	_	
4-52	657-658	:	_	_	
4-53	659-660	9	_	_	
4-54	660-661	,	_	_	
4-55	662-666	2009	_	_	
4-56	666-667	,	_	_	
4-57	668-672	Page	_	_	
4-58	672-673	(	_	_	
4-59	673-674	s	_	_	
4-60	674-675	)	_	_	
4-61	675-676	:	_	_	
4-62	677-680	456	_	_	
4-63	680-681	-	_	_	
4-64	681-684	458	_	_	
4-65	685-686	a	_	_	
4-66	687-697	background	_	_	
4-67	698-705	Digital	_	_	
4-68	706-717	Calibration	_	_	
4-69	718-722	with	_	_	
4-70	723-731	adaptive	_	_	
4-71	732-744	equalisation	_	_	
4-72	745-747	is	_	_	
4-73	748-757	described	_	_	
4-74	757-758	.	_	_	

#Text=In this approach, as shown in FIG. 2 a slow-speed high-resolution reference ADC is placed in parallel with the SAR ADC that is to be calibrated.
5-1	759-761	In	_	_	
5-2	762-766	this	_	_	
5-3	767-775	approach	_	_	
5-4	775-776	,	_	_	
5-5	777-779	as	_	_	
5-6	780-785	shown	_	_	
5-7	786-788	in	_	_	
5-8	789-792	FIG	_	_	
5-9	792-793	.	_	_	
5-10	794-795	2	_	_	
5-11	796-797	a	_	_	
5-12	798-808	slow-speed	_	_	
5-13	809-824	high-resolution	_	_	
5-14	825-834	reference	_	_	
5-15	835-838	ADC	_	_	
5-16	839-841	is	_	_	
5-17	842-848	placed	_	_	
5-18	849-851	in	_	_	
5-19	852-860	parallel	_	_	
5-20	861-865	with	_	_	
5-21	866-869	the	_	_	
5-22	870-873	SAR	_	_	
5-23	874-877	ADC	_	_	
5-24	878-882	that	_	_	
5-25	883-885	is	_	_	
5-26	886-888	to	_	_	
5-27	889-891	be	_	_	
5-28	892-902	calibrated	_	_	
5-29	902-903	.	_	_	

#Text=The reference ADC operates a factor M slower than the SAR ADC.
6-1	904-907	The	_	_	
6-2	908-917	reference	_	_	
6-3	918-921	ADC	_	_	
6-4	922-930	operates	_	_	
6-5	931-932	a	_	_	
6-6	933-939	factor	_	_	
6-7	940-941	M	_	_	
6-8	942-948	slower	_	_	
6-9	949-953	than	_	_	
6-10	954-957	the	_	_	
6-11	958-961	SAR	_	_	
6-12	962-965	ADC	_	_	
6-13	965-966	.	_	_	

#Text=The output of this ADC is therefore a very linear representation of the low frequency component of the input signal.
7-1	967-970	The	_	_	
7-2	971-977	output	_	_	
7-3	978-980	of	_	_	
7-4	981-985	this	_	_	
7-5	986-989	ADC	_	_	
7-6	990-992	is	_	_	
7-7	993-1002	therefore	_	_	
7-8	1003-1004	a	_	_	
7-9	1005-1009	very	_	_	
7-10	1010-1016	linear	_	_	
7-11	1017-1031	representation	_	_	
7-12	1032-1034	of	_	_	
7-13	1035-1038	the	_	_	
7-14	1039-1042	low	_	_	
7-15	1043-1052	frequency	_	_	
7-16	1053-1062	component	_	_	
7-17	1063-1065	of	_	_	
7-18	1066-1069	the	_	_	
7-19	1070-1075	input	_	_	
7-20	1076-1082	signal	_	_	
7-21	1082-1083	.	_	_	

#Text=The output of the SAR ADC is applied to a LMS adaptive filter.
8-1	1084-1087	The	_	_	
8-2	1088-1094	output	_	_	
8-3	1095-1097	of	_	_	
8-4	1098-1101	the	_	_	
8-5	1102-1105	SAR	_	_	
8-6	1106-1109	ADC	_	_	
8-7	1110-1112	is	_	_	
8-8	1113-1120	applied	_	_	
8-9	1121-1123	to	_	_	
8-10	1124-1125	a	_	_	
8-11	1126-1129	LMS	_	_	
8-12	1130-1138	adaptive	_	_	
8-13	1139-1145	filter	_	_	
8-14	1145-1146	.	_	_	

#Text=The output of this filter is controlled by the error between the decimated output of this filter and the output of the reference ADC.
9-1	1147-1150	The	_	_	
9-2	1151-1157	output	_	_	
9-3	1158-1160	of	_	_	
9-4	1161-1165	this	_	_	
9-5	1166-1172	filter	_	_	
9-6	1173-1175	is	_	_	
9-7	1176-1186	controlled	_	_	
9-8	1187-1189	by	_	_	
9-9	1190-1193	the	_	_	
9-10	1194-1199	error	_	_	
9-11	1200-1207	between	_	_	
9-12	1208-1211	the	_	_	
9-13	1212-1221	decimated	_	_	
9-14	1222-1228	output	_	_	
9-15	1229-1231	of	_	_	
9-16	1232-1236	this	_	_	
9-17	1237-1243	filter	_	_	
9-18	1244-1247	and	_	_	
9-19	1248-1251	the	_	_	
9-20	1252-1258	output	_	_	
9-21	1259-1261	of	_	_	
9-22	1262-1265	the	_	_	
9-23	1266-1275	reference	_	_	
9-24	1276-1279	ADC	_	_	
9-25	1279-1280	.	_	_	

#Text=The effect of this feedback loop is to force the decimated output of the LMS filter to be equal to the reference ADC.
10-1	1281-1284	The	_	_	
10-2	1285-1291	effect	_	_	
10-3	1292-1294	of	_	_	
10-4	1295-1299	this	_	_	
10-5	1300-1308	feedback	_	_	
10-6	1309-1313	loop	_	_	
10-7	1314-1316	is	_	_	
10-8	1317-1319	to	_	_	
10-9	1320-1325	force	_	_	
10-10	1326-1329	the	_	_	
10-11	1330-1339	decimated	_	_	
10-12	1340-1346	output	_	_	
10-13	1347-1349	of	_	_	
10-14	1350-1353	the	_	_	
10-15	1354-1357	LMS	_	_	
10-16	1358-1364	filter	_	_	
10-17	1365-1367	to	_	_	
10-18	1368-1370	be	_	_	
10-19	1371-1376	equal	_	_	
10-20	1377-1379	to	_	_	
10-21	1380-1383	the	_	_	
10-22	1384-1393	reference	_	_	
10-23	1394-1397	ADC	_	_	
10-24	1397-1398	.	_	_	

#Text=Since the reference ADC output is linear the output of the LMS is also forced to be linear thereby producing a calibration.
11-1	1399-1404	Since	_	_	
11-2	1405-1408	the	_	_	
11-3	1409-1418	reference	_	_	
11-4	1419-1422	ADC	_	_	
11-5	1423-1429	output	_	_	
11-6	1430-1432	is	_	_	
11-7	1433-1439	linear	_	_	
11-8	1440-1443	the	_	_	
11-9	1444-1450	output	_	_	
11-10	1451-1453	of	_	_	
11-11	1454-1457	the	_	_	
11-12	1458-1461	LMS	_	_	
11-13	1462-1464	is	_	_	
11-14	1465-1469	also	_	_	
11-15	1470-1476	forced	_	_	
11-16	1477-1479	to	_	_	
11-17	1480-1482	be	_	_	
11-18	1483-1489	linear	_	_	
11-19	1490-1497	thereby	_	_	
11-20	1498-1507	producing	_	_	
11-21	1508-1509	a	_	_	
11-22	1510-1521	calibration	_	_	
11-23	1521-1522	.	_	_	

#Text=The problem with this approach is the requirement of a linear reference ADC and a large digital overhead.
#Text=[0007] In a paper published by He Yong; Wu Wuchen; Meng Hao; Zhou Zhonghua; A 14-bit successive-approximation AD converter with digital calibration algorithm ASIC, 2009.
12-1	1523-1526	The	_	_	
12-2	1527-1534	problem	_	_	
12-3	1535-1539	with	_	_	
12-4	1540-1544	this	_	_	
12-5	1545-1553	approach	_	_	
12-6	1554-1556	is	_	_	
12-7	1557-1560	the	_	_	
12-8	1561-1572	requirement	_	_	
12-9	1573-1575	of	_	_	
12-10	1576-1577	a	_	_	
12-11	1578-1584	linear	_	_	
12-12	1585-1594	reference	_	_	
12-13	1595-1598	ADC	_	_	
12-14	1599-1602	and	_	_	
12-15	1603-1604	a	_	_	
12-16	1605-1610	large	_	_	
12-17	1611-1618	digital	_	_	
12-18	1619-1627	overhead	_	_	
12-19	1627-1628	.	_	_	
12-20	1629-1630	[	_	_	
12-21	1630-1634	0007	_	_	
12-22	1634-1635	]	_	_	
12-23	1636-1638	In	_	_	
12-24	1639-1640	a	_	_	
12-25	1641-1646	paper	_	_	
12-26	1647-1656	published	_	_	
12-27	1657-1659	by	_	_	
12-28	1660-1662	He	_	_	
12-29	1663-1667	Yong	_	_	
12-30	1667-1668	;	_	_	
12-31	1669-1671	Wu	_	_	
12-32	1672-1678	Wuchen	_	_	
12-33	1678-1679	;	_	_	
12-34	1680-1684	Meng	_	_	
12-35	1685-1688	Hao	_	_	
12-36	1688-1689	;	_	_	
12-37	1690-1694	Zhou	_	_	
12-38	1695-1703	Zhonghua	_	_	
12-39	1703-1704	;	_	_	
12-40	1705-1706	A	_	_	
12-41	1707-1709	14	_	_	
12-42	1709-1710	-	_	_	
12-43	1710-1713	bit	_	_	
12-44	1714-1738	successive-approximation	_	_	
12-45	1739-1741	AD	_	_	
12-46	1742-1751	converter	_	_	
12-47	1752-1756	with	_	_	
12-48	1757-1764	digital	_	_	
12-49	1765-1776	calibration	_	_	
12-50	1777-1786	algorithm	_	_	
12-51	1787-1791	ASIC	_	_	
12-52	1791-1792	,	_	_	
12-53	1793-1797	2009	_	_	
12-54	1797-1798	.	_	_	

#Text=ASICON '09.
13-1	1799-1805	ASICON	_	_	
13-2	1806-1807	'	_	_	
13-3	1807-1809	09	_	_	
13-4	1809-1810	.	_	_	

#Text=IEEE 8th International Conference on 2009, Page(s): 234-237 a digital foreground calibration scheme is disclosed, as shown in FIG. 3.
14-1	1811-1815	IEEE	_	_	
14-2	1816-1819	8th	_	_	
14-3	1820-1833	International	_	_	
14-4	1834-1844	Conference	_	_	
14-5	1845-1847	on	_	_	
14-6	1848-1852	2009	_	_	
14-7	1852-1853	,	_	_	
14-8	1854-1858	Page	_	_	
14-9	1858-1859	(	_	_	
14-10	1859-1860	s	_	_	
14-11	1860-1861	)	_	_	
14-12	1861-1862	:	_	_	
14-13	1863-1866	234	_	_	
14-14	1866-1867	-	_	_	
14-15	1867-1870	237	_	_	
14-16	1871-1872	a	*[1]	15-2[2_1]|18-4[3_1]	
14-17	1873-1880	digital	*[1]	_	
14-18	1881-1891	foreground	*[1]	_	
14-19	1892-1903	calibration	*[1]	_	
14-20	1904-1910	scheme	*[1]	_	
14-21	1911-1913	is	_	_	
14-22	1914-1923	disclosed	_	_	
14-23	1923-1924	,	_	_	
14-24	1925-1927	as	_	_	
14-25	1928-1933	shown	_	_	
14-26	1934-1936	in	_	_	
14-27	1937-1940	FIG	_	_	
14-28	1940-1941	.	_	_	
14-29	1942-1943	3	_	_	
14-30	1943-1944	.	_	_	

#Text=In this method the SAR algorithm itself is efficiently used for self-calibration.
15-1	1945-1947	In	_	_	
15-2	1948-1952	this	*[2]	_	
15-3	1953-1959	method	*[2]	_	
15-4	1960-1963	the	_	_	
15-5	1964-1967	SAR	_	_	
15-6	1968-1977	algorithm	_	_	
15-7	1978-1984	itself	_	_	
15-8	1985-1987	is	_	_	
15-9	1988-1999	efficiently	_	_	
15-10	2000-2004	used	_	_	
15-11	2005-2008	for	_	_	
15-12	2009-2025	self-calibration	_	_	
15-13	2025-2026	.	_	_	

#Text=The capacitors representing the LSBs have a higher matching tolerance than the MSBs and may be sufficiently accurate to measure the relative error of the capacitors representing the MSBs.
16-1	2027-2030	The	_	_	
16-2	2031-2041	capacitors	_	_	
16-3	2042-2054	representing	_	_	
16-4	2055-2058	the	_	_	
16-5	2059-2063	LSBs	_	_	
16-6	2064-2068	have	_	_	
16-7	2069-2070	a	_	_	
16-8	2071-2077	higher	_	_	
16-9	2078-2086	matching	_	_	
16-10	2087-2096	tolerance	_	_	
16-11	2097-2101	than	_	_	
16-12	2102-2105	the	_	_	
16-13	2106-2110	MSBs	_	_	
16-14	2111-2114	and	_	_	
16-15	2115-2118	may	_	_	
16-16	2119-2121	be	_	_	
16-17	2122-2134	sufficiently	_	_	
16-18	2135-2143	accurate	_	_	
16-19	2144-2146	to	_	_	
16-20	2147-2154	measure	_	_	
16-21	2155-2158	the	_	_	
16-22	2159-2167	relative	_	_	
16-23	2168-2173	error	_	_	
16-24	2174-2176	of	_	_	
16-25	2177-2180	the	_	_	
16-26	2181-2191	capacitors	_	_	
16-27	2192-2204	representing	_	_	
16-28	2205-2208	the	_	_	
16-29	2209-2213	MSBs	_	_	
16-30	2213-2214	.	_	_	

#Text=This approach stores the measured relative errors in a ROM and additional capacitors may be switched on in parallel with the MSBs in normal operating mode to provide a calibration.
17-1	2215-2219	This	_	_	
17-2	2220-2228	approach	_	_	
17-3	2229-2235	stores	_	_	
17-4	2236-2239	the	_	_	
17-5	2240-2248	measured	_	_	
17-6	2249-2257	relative	_	_	
17-7	2258-2264	errors	_	_	
17-8	2265-2267	in	_	_	
17-9	2268-2269	a	_	_	
17-10	2270-2273	ROM	_	_	
17-11	2274-2277	and	_	_	
17-12	2278-2288	additional	_	_	
17-13	2289-2299	capacitors	_	_	
17-14	2300-2303	may	_	_	
17-15	2304-2306	be	_	_	
17-16	2307-2315	switched	_	_	
17-17	2316-2318	on	_	_	
17-18	2319-2321	in	_	_	
17-19	2322-2330	parallel	_	_	
17-20	2331-2335	with	_	_	
17-21	2336-2339	the	_	_	
17-22	2340-2344	MSBs	_	_	
17-23	2345-2347	in	_	_	
17-24	2348-2354	normal	_	_	
17-25	2355-2364	operating	_	_	
17-26	2365-2369	mode	_	_	
17-27	2370-2372	to	_	_	
17-28	2373-2380	provide	_	_	
17-29	2381-2382	a	_	_	
17-30	2383-2394	calibration	_	_	
17-31	2394-2395	.	_	_	

#Text=The disadvantage of this method is that it operates in foreground and required additional capacitors to effect calibration.
#Text=[0008] Another method is to use a Perturbation and Equalisation Approach, for example as disclosed in Wenbo Liu; Pingli Huang; Yun Chiu; A 12b 22.5/45MS/s 3.0 mW 0.059 mm.sup.2 CMOS SAR ADC achieving over 90 dB SFDR.
18-1	2396-2399	The	_	_	
18-2	2400-2412	disadvantage	_	_	
18-3	2413-2415	of	_	_	
18-4	2416-2420	this	*[3]	_	
18-5	2421-2427	method	*[3]	_	
18-6	2428-2430	is	_	_	
18-7	2431-2435	that	_	_	
18-8	2436-2438	it	_	_	
18-9	2439-2447	operates	_	_	
18-10	2448-2450	in	_	_	
18-11	2451-2461	foreground	_	_	
18-12	2462-2465	and	_	_	
18-13	2466-2474	required	_	_	
18-14	2475-2485	additional	_	_	
18-15	2486-2496	capacitors	_	_	
18-16	2497-2499	to	_	_	
18-17	2500-2506	effect	_	_	
18-18	2507-2518	calibration	_	_	
18-19	2518-2519	.	_	_	
18-20	2520-2521	[	_	_	
18-21	2521-2525	0008	_	_	
18-22	2525-2526	]	_	_	
18-23	2527-2534	Another	_	_	
18-24	2535-2541	method	_	_	
18-25	2542-2544	is	_	_	
18-26	2545-2547	to	_	_	
18-27	2548-2551	use	_	_	
18-28	2552-2553	a	_	_	
18-29	2554-2566	Perturbation	_	_	
18-30	2567-2570	and	_	_	
18-31	2571-2583	Equalisation	_	_	
18-32	2584-2592	Approach	_	_	
18-33	2592-2593	,	_	_	
18-34	2594-2597	for	_	_	
18-35	2598-2605	example	_	_	
18-36	2606-2608	as	_	_	
18-37	2609-2618	disclosed	_	_	
18-38	2619-2621	in	_	_	
18-39	2622-2627	Wenbo	_	_	
18-40	2628-2631	Liu	_	_	
18-41	2631-2632	;	_	_	
18-42	2633-2639	Pingli	_	_	
18-43	2640-2645	Huang	_	_	
18-44	2645-2646	;	_	_	
18-45	2647-2650	Yun	_	_	
18-46	2651-2655	Chiu	_	_	
18-47	2655-2656	;	_	_	
18-48	2657-2658	A	_	_	
18-49	2659-2662	12b	_	_	
18-50	2663-2667	22.5	_	_	
18-51	2667-2668	/	_	_	
18-52	2668-2672	45MS	_	_	
18-53	2672-2673	/	_	_	
18-54	2673-2674	s	_	_	
18-55	2675-2678	3.0	_	_	
18-56	2679-2681	mW	_	_	
18-57	2682-2687	0.059	_	_	
18-58	2688-2694	mm.sup	_	_	
18-59	2694-2696	.2	_	_	
18-60	2697-2701	CMOS	_	_	
18-61	2702-2705	SAR	_	_	
18-62	2706-2709	ADC	_	_	
18-63	2710-2719	achieving	_	_	
18-64	2720-2724	over	_	_	
18-65	2725-2727	90	_	_	
18-66	2728-2730	dB	_	_	
18-67	2731-2735	SFDR	_	_	
18-68	2735-2736	.	_	_	

#Text=Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, Page(s): 380-381.
19-1	2737-2748	Solid-State	_	_	
19-2	2749-2757	Circuits	_	_	
19-3	2758-2768	Conference	_	_	
19-4	2769-2775	Digest	_	_	
19-5	2776-2778	of	_	_	
19-6	2779-2788	Technical	_	_	
19-7	2789-2795	Papers	_	_	
19-8	2796-2797	(	_	_	
19-9	2797-2802	ISSCC	_	_	
19-10	2802-2803	)	_	_	
19-11	2803-2804	,	_	_	
19-12	2805-2809	2010	_	_	
19-13	2810-2814	IEEE	_	_	
19-14	2815-2828	International	_	_	
19-15	2828-2829	,	_	_	
19-16	2830-2834	Page	_	_	
19-17	2834-2835	(	_	_	
19-18	2835-2836	s	_	_	
19-19	2836-2837	)	_	_	
19-20	2837-2838	:	_	_	
19-21	2839-2842	380	_	_	
19-22	2842-2843	-	_	_	
19-23	2843-2846	381	_	_	
19-24	2846-2847	.	_	_	

#Text=In this approach a pseudo-random (PN) perturbation is applied in series with the input signal, as shown in FIG. 4.
20-1	2848-2850	In	_	_	
20-2	2851-2855	this	_	_	
20-3	2856-2864	approach	_	_	
20-4	2865-2866	a	_	_	
20-5	2867-2880	pseudo-random	_	_	
20-6	2881-2882	(	_	_	
20-7	2882-2884	PN	_	_	
20-8	2884-2885	)	_	_	
20-9	2886-2898	perturbation	_	_	
20-10	2899-2901	is	_	_	
20-11	2902-2909	applied	_	_	
20-12	2910-2912	in	_	_	
20-13	2913-2919	series	_	_	
20-14	2920-2924	with	_	_	
20-15	2925-2928	the	_	_	
20-16	2929-2934	input	_	_	
20-17	2935-2941	signal	_	_	
20-18	2941-2942	,	_	_	
20-19	2943-2945	as	_	_	
20-20	2946-2951	shown	_	_	
20-21	2952-2954	in	_	_	
20-22	2955-2958	FIG	_	_	
20-23	2958-2959	.	_	_	
20-24	2960-2961	4	_	_	
20-25	2961-2962	.	_	_	

#Text=The addition or subtraction of the perturbation is controlled by a pseudo-random sequence.
21-1	2963-2966	The	_	_	
21-2	2967-2975	addition	_	_	
21-3	2976-2978	or	_	_	
21-4	2979-2990	subtraction	_	_	
21-5	2991-2993	of	_	_	
21-6	2994-2997	the	_	_	
21-7	2998-3010	perturbation	_	_	
21-8	3011-3013	is	_	_	
21-9	3014-3024	controlled	_	_	
21-10	3025-3027	by	_	_	
21-11	3028-3029	a	_	_	
21-12	3030-3043	pseudo-random	_	_	
21-13	3044-3052	sequence	_	_	
21-14	3052-3053	.	_	_	

#Text=A second sample is obtained with the perturbation reversed.
22-1	3054-3055	A	_	_	
22-2	3056-3062	second	_	_	
22-3	3063-3069	sample	_	_	
22-4	3070-3072	is	_	_	
22-5	3073-3081	obtained	_	_	
22-6	3082-3086	with	_	_	
22-7	3087-3090	the	_	_	
22-8	3091-3103	perturbation	_	_	
22-9	3104-3112	reversed	_	_	
22-10	3112-3113	.	_	_	

#Text=This creates two input samples which utilise different paths through the ADC.
23-1	3114-3118	This	_	_	
23-2	3119-3126	creates	_	_	
23-3	3127-3130	two	_	_	
23-4	3131-3136	input	_	_	
23-5	3137-3144	samples	_	_	
23-6	3145-3150	which	_	_	
23-7	3151-3158	utilise	_	_	
23-8	3159-3168	different	_	_	
23-9	3169-3174	paths	_	_	
23-10	3175-3182	through	_	_	
23-11	3183-3186	the	_	_	
23-12	3187-3190	ADC	_	_	
23-13	3190-3191	.	_	_	

#Text=Similar to the techniques used above an equalisation method is used to force the error between the paths to zero.
24-1	3192-3199	Similar	_	_	
24-2	3200-3202	to	_	_	
24-3	3203-3206	the	_	_	
24-4	3207-3217	techniques	_	_	
24-5	3218-3222	used	_	_	
24-6	3223-3228	above	_	_	
24-7	3229-3231	an	_	_	
24-8	3232-3244	equalisation	_	_	
24-9	3245-3251	method	_	_	
24-10	3252-3254	is	_	_	
24-11	3255-3259	used	_	_	
24-12	3260-3262	to	_	_	
24-13	3263-3268	force	_	_	
24-14	3269-3272	the	_	_	
24-15	3273-3278	error	_	_	
24-16	3279-3286	between	_	_	
24-17	3287-3290	the	_	_	
24-18	3291-3296	paths	_	_	
24-19	3297-3299	to	_	_	
24-20	3300-3304	zero	_	_	
24-21	3304-3305	.	_	_	

#Text=This has again the effect of calibrating the ADC.
25-1	3306-3310	This	_	_	
25-2	3311-3314	has	_	_	
25-3	3315-3320	again	_	_	
25-4	3321-3324	the	_	_	
25-5	3325-3331	effect	_	_	
25-6	3332-3334	of	_	_	
25-7	3335-3346	calibrating	_	_	
25-8	3347-3350	the	_	_	
25-9	3351-3354	ADC	_	_	
25-10	3354-3355	.	_	_	

#Text=This approach saves on area by using paths rather than a separate ADC.
26-1	3356-3360	This	_	_	
26-2	3361-3369	approach	_	_	
26-3	3370-3375	saves	_	_	
26-4	3376-3378	on	_	_	
26-5	3379-3383	area	_	_	
26-6	3384-3386	by	_	_	
26-7	3387-3392	using	_	_	
26-8	3393-3398	paths	_	_	
26-9	3399-3405	rather	_	_	
26-10	3406-3410	than	_	_	
26-11	3411-3412	a	_	_	
26-12	3413-3421	separate	_	_	
26-13	3422-3425	ADC	_	_	
26-14	3425-3426	.	_	_	

#Text=Disadvantages include the need to sample the input signal twice thus halving speed and secondly the reduction on input range of adding the PN signal.
#Text=[0009] Another method uses a calibration for gain error in split array, as disclosed in a paper by Yanfei Chen; Xiaolei Zhu; Tamura, H.; Kibune, M.; Tomita, Y.; Hamada, T.; Yoshioka, M.; Ishikawa, K.; Takayama, T.; Ogawa, J.; Tsukamoto, S.; Kuroda, T.; Split capacitor DAC mismatch calibration in successive approximation ADC.
27-1	3427-3440	Disadvantages	_	_	
27-2	3441-3448	include	_	_	
27-3	3449-3452	the	_	_	
27-4	3453-3457	need	_	_	
27-5	3458-3460	to	_	_	
27-6	3461-3467	sample	_	_	
27-7	3468-3471	the	_	_	
27-8	3472-3477	input	_	_	
27-9	3478-3484	signal	_	_	
27-10	3485-3490	twice	_	_	
27-11	3491-3495	thus	_	_	
27-12	3496-3503	halving	_	_	
27-13	3504-3509	speed	_	_	
27-14	3510-3513	and	_	_	
27-15	3514-3522	secondly	_	_	
27-16	3523-3526	the	_	_	
27-17	3527-3536	reduction	_	_	
27-18	3537-3539	on	_	_	
27-19	3540-3545	input	_	_	
27-20	3546-3551	range	_	_	
27-21	3552-3554	of	_	_	
27-22	3555-3561	adding	_	_	
27-23	3562-3565	the	_	_	
27-24	3566-3568	PN	_	_	
27-25	3569-3575	signal	_	_	
27-26	3575-3576	.	_	_	
27-27	3577-3578	[	_	_	
27-28	3578-3582	0009	_	_	
27-29	3582-3583	]	_	_	
27-30	3584-3591	Another	_	_	
27-31	3592-3598	method	_	_	
27-32	3599-3603	uses	_	_	
27-33	3604-3605	a	_	_	
27-34	3606-3617	calibration	_	_	
27-35	3618-3621	for	_	_	
27-36	3622-3626	gain	_	_	
27-37	3627-3632	error	_	_	
27-38	3633-3635	in	_	_	
27-39	3636-3641	split	_	_	
27-40	3642-3647	array	_	_	
27-41	3647-3648	,	_	_	
27-42	3649-3651	as	_	_	
27-43	3652-3661	disclosed	_	_	
27-44	3662-3664	in	_	_	
27-45	3665-3666	a	_	_	
27-46	3667-3672	paper	_	_	
27-47	3673-3675	by	_	_	
27-48	3676-3682	Yanfei	_	_	
27-49	3683-3687	Chen	_	_	
27-50	3687-3688	;	_	_	
27-51	3689-3696	Xiaolei	_	_	
27-52	3697-3700	Zhu	_	_	
27-53	3700-3701	;	_	_	
27-54	3702-3708	Tamura	_	_	
27-55	3708-3709	,	_	_	
27-56	3710-3711	H	_	_	
27-57	3711-3712	.	_	_	
27-58	3712-3713	;	_	_	
27-59	3714-3720	Kibune	_	_	
27-60	3720-3721	,	_	_	
27-61	3722-3723	M	_	_	
27-62	3723-3724	.	_	_	
27-63	3724-3725	;	_	_	
27-64	3726-3732	Tomita	_	_	
27-65	3732-3733	,	_	_	
27-66	3734-3735	Y	_	_	
27-67	3735-3736	.	_	_	
27-68	3736-3737	;	_	_	
27-69	3738-3744	Hamada	_	_	
27-70	3744-3745	,	_	_	
27-71	3746-3747	T	_	_	
27-72	3747-3748	.	_	_	
27-73	3748-3749	;	_	_	
27-74	3750-3758	Yoshioka	_	_	
27-75	3758-3759	,	_	_	
27-76	3760-3761	M	_	_	
27-77	3761-3762	.	_	_	
27-78	3762-3763	;	_	_	
27-79	3764-3772	Ishikawa	_	_	
27-80	3772-3773	,	_	_	
27-81	3774-3775	K	_	_	
27-82	3775-3776	.	_	_	
27-83	3776-3777	;	_	_	
27-84	3778-3786	Takayama	_	_	
27-85	3786-3787	,	_	_	
27-86	3788-3789	T	_	_	
27-87	3789-3790	.	_	_	
27-88	3790-3791	;	_	_	
27-89	3792-3797	Ogawa	_	_	
27-90	3797-3798	,	_	_	
27-91	3799-3800	J	_	_	
27-92	3800-3801	.	_	_	
27-93	3801-3802	;	_	_	
27-94	3803-3812	Tsukamoto	_	_	
27-95	3812-3813	,	_	_	
27-96	3814-3815	S	_	_	
27-97	3815-3816	.	_	_	
27-98	3816-3817	;	_	_	
27-99	3818-3824	Kuroda	_	_	
27-100	3824-3825	,	_	_	
27-101	3826-3827	T	_	_	
27-102	3827-3828	.	_	_	
27-103	3828-3829	;	_	_	
27-104	3830-3835	Split	_	_	
27-105	3836-3845	capacitor	_	_	
27-106	3846-3849	DAC	_	_	
27-107	3850-3858	mismatch	_	_	
27-108	3859-3870	calibration	_	_	
27-109	3871-3873	in	_	_	
27-110	3874-3884	successive	_	_	
27-111	3885-3898	approximation	_	_	
27-112	3899-3902	ADC	_	_	
27-113	3902-3903	.	_	_	

#Text=Custom Integrated Circuits Conference, 2009.
28-1	3904-3910	Custom	_	_	
28-2	3911-3921	Integrated	_	_	
28-3	3922-3930	Circuits	_	_	
28-4	3931-3941	Conference	_	_	
28-5	3941-3942	,	_	_	
28-6	3943-3947	2009	_	_	
28-7	3947-3948	.	_	_	

#Text=CICC '09.
29-1	3949-3953	CICC	_	_	
29-2	3954-3955	'	_	_	
29-3	3955-3957	09	_	_	
29-4	3957-3958	.	_	_	

#Text=IEEE Publication Year: 2009, Page(s): 279-282.
30-1	3959-3963	IEEE	_	_	
30-2	3964-3975	Publication	_	_	
30-3	3976-3980	Year	_	_	
30-4	3980-3981	:	_	_	
30-5	3982-3986	2009	_	_	
30-6	3986-3987	,	_	_	
30-7	3988-3992	Page	_	_	
30-8	3992-3993	(	_	_	
30-9	3993-3994	s	_	_	
30-10	3994-3995	)	_	_	
30-11	3995-3996	:	_	_	
30-12	3997-4000	279	_	_	
30-13	4000-4001	-	_	_	
30-14	4001-4004	282	_	_	
30-15	4004-4005	.	_	_	

#Text=In the case where attenuation capacitors are utilised to reduce the overall input capacitance of the SAR ADC, gain errors are introduced between the portions of the array on either side of the attenuation capacitor.
31-1	4006-4008	In	_	_	
31-2	4009-4012	the	_	_	
31-3	4013-4017	case	_	_	
31-4	4018-4023	where	_	_	
31-5	4024-4035	attenuation	_	_	
31-6	4036-4046	capacitors	_	_	
31-7	4047-4050	are	_	_	
31-8	4051-4059	utilised	_	_	
31-9	4060-4062	to	_	_	
31-10	4063-4069	reduce	_	_	
31-11	4070-4073	the	_	_	
31-12	4074-4081	overall	_	_	
31-13	4082-4087	input	_	_	
31-14	4088-4099	capacitance	_	_	
31-15	4100-4102	of	_	_	
31-16	4103-4106	the	_	_	
31-17	4107-4110	SAR	_	_	
31-18	4111-4114	ADC	_	_	
31-19	4114-4115	,	_	_	
31-20	4116-4120	gain	_	_	
31-21	4121-4127	errors	_	_	
31-22	4128-4131	are	_	_	
31-23	4132-4142	introduced	_	_	
31-24	4143-4150	between	_	_	
31-25	4151-4154	the	_	_	
31-26	4155-4163	portions	_	_	
31-27	4164-4166	of	_	_	
31-28	4167-4170	the	_	_	
31-29	4171-4176	array	_	_	
31-30	4177-4179	on	_	_	
31-31	4180-4186	either	_	_	
31-32	4187-4191	side	_	_	
31-33	4192-4194	of	_	_	
31-34	4195-4198	the	_	_	
31-35	4199-4210	attenuation	_	_	
31-36	4211-4220	capacitor	_	_	
31-37	4220-4221	.	_	_	

#Text=These gain errors arise due to systematic and random sizing errors of the attenuation capacitor and also due to parasitic capacitance.
32-1	4222-4227	These	_	_	
32-2	4228-4232	gain	_	_	
32-3	4233-4239	errors	_	_	
32-4	4240-4245	arise	_	_	
32-5	4246-4249	due	_	_	
32-6	4250-4252	to	_	_	
32-7	4253-4263	systematic	_	_	
32-8	4264-4267	and	_	_	
32-9	4268-4274	random	_	_	
32-10	4275-4281	sizing	_	_	
32-11	4282-4288	errors	_	_	
32-12	4289-4291	of	_	_	
32-13	4292-4295	the	_	_	
32-14	4296-4307	attenuation	_	_	
32-15	4308-4317	capacitor	_	_	
32-16	4318-4321	and	_	_	
32-17	4322-4326	also	_	_	
32-18	4327-4330	due	_	_	
32-19	4331-4333	to	_	_	
32-20	4334-4343	parasitic	_	_	
32-21	4344-4355	capacitance	_	_	
32-22	4355-4356	.	_	_	

#Text=In order to calibrate this error an additional capacitor is added to the array and it may be trimmed in order to adjust the effective gain of the attenuation capacitor to eliminate errors.
33-1	4357-4359	In	_	_	
33-2	4360-4365	order	_	_	
33-3	4366-4368	to	_	_	
33-4	4369-4378	calibrate	_	_	
33-5	4379-4383	this	_	_	
33-6	4384-4389	error	_	_	
33-7	4390-4392	an	_	_	
33-8	4393-4403	additional	_	_	
33-9	4404-4413	capacitor	_	_	
33-10	4414-4416	is	_	_	
33-11	4417-4422	added	_	_	
33-12	4423-4425	to	_	_	
33-13	4426-4429	the	_	_	
33-14	4430-4435	array	_	_	
33-15	4436-4439	and	_	_	
33-16	4440-4442	it	_	_	
33-17	4443-4446	may	_	_	
33-18	4447-4449	be	_	_	
33-19	4450-4457	trimmed	_	_	
33-20	4458-4460	in	_	_	
33-21	4461-4466	order	_	_	
33-22	4467-4469	to	_	_	
33-23	4470-4476	adjust	_	_	
33-24	4477-4480	the	_	_	
33-25	4481-4490	effective	_	_	
33-26	4491-4495	gain	_	_	
33-27	4496-4498	of	_	_	
33-28	4499-4502	the	_	_	
33-29	4503-4514	attenuation	_	_	
33-30	4515-4524	capacitor	_	_	
33-31	4525-4527	to	_	_	
33-32	4528-4537	eliminate	_	_	
33-33	4538-4544	errors	_	_	
33-34	4544-4545	.	_	_	

#Text=This process is performed in the foreground.
34-1	4546-4550	This	_	_	
34-2	4551-4558	process	_	_	
34-3	4559-4561	is	_	_	
34-4	4562-4571	performed	_	_	
34-5	4572-4574	in	_	_	
34-6	4575-4578	the	_	_	
34-7	4579-4589	foreground	_	_	
34-8	4589-4590	.	_	_	

#Text=FIG. 5 details the capacitor array, showing the attenuation capacitor and a trim capacitor.
35-1	4591-4594	FIG	_	_	
35-2	4594-4595	.	_	_	
35-3	4596-4597	5	_	_	
35-4	4598-4605	details	_	_	
35-5	4606-4609	the	_	_	
35-6	4610-4619	capacitor	_	_	
35-7	4620-4625	array	_	_	
35-8	4625-4626	,	_	_	
35-9	4627-4634	showing	_	_	
35-10	4635-4638	the	_	_	
35-11	4639-4650	attenuation	_	_	
35-12	4651-4660	capacitor	_	_	
35-13	4661-4664	and	_	_	
35-14	4665-4666	a	_	_	
35-15	4667-4671	trim	_	_	
35-16	4672-4681	capacitor	_	_	
35-17	4681-4682	.	_	_	
