// Seed: 3306804010
module module_0;
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    input uwire id_5,
    output uwire id_6
);
  id_8 :
  assert property (@(posedge id_8) 1)
  else $display(1'b0, 1, 1);
  module_0();
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    input supply1 id_2,
    output supply1 id_3
    , id_12,
    input wand id_4,
    output wire id_5,
    input uwire id_6,
    output supply1 id_7,
    input wand id_8,
    input wor id_9,
    input tri id_10
);
  wire id_13;
  assign id_12 = id_12;
  module_0();
  assign id_1  = 1;
endmodule
