-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri May  2 21:55:45 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_noc_tg_pmon_3_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4720)
`protect data_block
zGD+aql22EtaHrPd8gTwAwbTY1Vh4f3Ep/UBUHQepV3nXPgUbkKP5Eth9ihXkwPtFnSFca074eZw
hm/yV9g2CSSG93c9J2rx6DfJls7dpE/lIXtctoDDXBojj/jbgyOGEiBSmiFy5Kxr9BoAMdM1BVm2
8GJSbc2sko50mS1sEiTJOo62jbzftYG+5vhq/hQ9sbIHjiU+40rDonF5ikNlAseZsFZog5Qiwz4t
YwlztsKFqEvKwZUzFn8qDKBdcCeO07TuE+ZP/qDQxKVtA/hEWDfaPbbg0yRQ9HtiK5mZWcqk0L6u
4N3UHFCGR5nYFgmpfTPbufIVazL77ynoQZoINLGZH/FuxWht6Ljb2/B24RbIjgWTnWXzUEdClZBi
8gwm6NyQ28eox42BdNTMGnxP3j+nKwm8uyhMDVBURXVkoQl8QDq5sNGDMmLgprl57vDC9bhc+C40
fKIHI2TLCVwdY2RLG3d/a/4UM+jye3D8I7fG4UzvtnDN/Nru+mDNfXMhwMpDioDDCAIoadp6OBQu
ErT2Btr6UXHrWgAe3EARo9sluk6g1dc0EGd2seGouOWhocbBvJrutV2JL+OUnHheqNr/CN6bOg8u
EyFlROknMelD3M5kLZYWZrmF1V9G5xqeHnuNfzs+PxdJTXhhbHOc0Wg0C6ONFsHkk68DScT0w+dd
oIVx8sCcfEYLCUgcC+L0YV/TrUGfI3OKk35HFNtuXCFzeh27hgFhbZ5HUF/zJtQdexDMyK2fHEES
Y24G5a8hIK/2wXsb5yueGS8Bd3N/IIXEZADrNYvGw2OvdwKPMGzw9JYU+u6ARCktV1rNGAQScdZx
fhVrUVcIjUfEGs+SpDxMQP3fLubWJMVjC1/9zFEHpkjplPv9FF0rEXsvq0owSgI3rftIT5eZK2Mb
FNqmpXIgO1BeCC0Y2YJGZFudTl4u8AvCVAQGnT0tP2CgNnlgNXAqj3wRNJwiauUGnyKL7mbCk4Bi
nRQVwr2uvesR8Z0I0G90yH1Mn2LASKtG+GRX3bqPJmcUAdoP/gXI0RcAOo3vRiL7DdTgaPaUtpv6
t88jvSU5LvOTTTK2kZDBVdRhpD39V56KtWki1J34yzSmRXXmjXOCTs8jro8wwn2481u01LWKH6Tj
ycPzHSybxQvnwcb/AJB19pOuh8EcAsVs32J2B/GciWsKIdQBEXbiz7WjJaYqaUbekqzYxUc+hxTu
72P2cahnGIL6PZWXI/7JP5qC3PkY3JAuJ75gHYWjsnqw2cXcp9oRItrzw6NmXTP80iFNF5eOIuDf
2JQmaHQuTfJhvsWUraNNGTNEt/DNMs/MuDbH+2ofogEuFDIWNMmH6DF2OhLpw6GhApnQnSqkBGW5
Pp+/qEH2ngcp4tXaN1iB71xUHzh/SQDXhnovzgiiJJ9ceDTmNgMcxOzCc6pLkc/054ffS4G81Lhm
9IlB6MHvw9xPtG0NcEgASufBlBrtqedUx5p3IcVJ4XLiY1fLtskDwMcKzjXQXZ3ikiWDfsOVvjCj
LZruOehGGfmyBM9bO0oWlmEwOvgk2qdqo0ozTJ26DaDnoQNsPzPsTyRXCDG9c7MRrf5LuqdNXXX6
cNteletltZcdT2EgpZftNZR0R7J3clk13GzkTP6//AaMqun0fuegpc+OjO1WLxLXQBP141ODDj7H
25Za6cLhU21ebKZZ5k8qWvj/HH+IA5YMYWAK+RYM4urej8pENAV3+bNeykVR9nNlMBkkM5R2OQ4G
hgpOB3j9SZWWds4CQRj5aA3KZn14APWN7Kn7ax/HnoQqZXJPjA5aaY1Ds9O0s8ulkjvubRB3c0x7
QLwC7vmyJNQ1YxVJjKMNk4F2uV00ZFo0fED0NEk094lByjhPJHni/Nt/+qn3dskkWfsk6UA4MzwF
EDiz0PGKCfdjzl6zQd0RIRaizga6Qn2GLA9E1xkWBfsIBdizbIhqQJnbyPi3k1tp02jJk9w8PoG1
xinNDG4Y+8MJ1Y2vKTco/sdWEMDCGz+krW6RmJ1irrMrJKa5DGE6XVUQ9MuQot8vLxztgV2CYGfI
kDNCEQu8Rz3ceafZOvcQ5MM3rn2XTbwduni5KlM0b0IRH2IML6tk7hdnPw4F1i30z1NuXhSEhaj/
eo7YaJOOBGfPis3is3JrB7ZAspiVIELayAQ17Ua9NxqapnRRpbquzaJEhBuUlJdGrMkpygwcBHXu
lWC2pi2SWOPpjQ6d0GruqZp98YVfZmjb1tyyMk0dr5ZS0u89jtpfZerTYYeyJ+ZMMDewccTiree3
1j300VqH8Ro7AA8fOn6G5p2/xCv536Q3FdQa8yrjhB4kplQlUN1HfziVPYV38mnezSjGibpR3HKg
yFycU66n8hsbD5zoZ3i/LYOwd+NbRBfxuwFe4RQ/WtXbYD9/KKczgWW/l0c5O5QBIN2L+xu6NkjF
8fXYGfkCm6GaYTw9TwlYOnmSL4FQuiRLc6rHOBuhcpkvoORtxFiEz1YaJh6eRFH+XpmL+6GqKM61
Xn9iWUxlz74yMWSm1IECIZGuarqxwjHYc17GF8zBVKiiuAznEZiT7Nwv96mSrETi4KkTyiw/MhEy
hGfhqTDn0Xab3ocJwlrHb2gdzcADDSxXbpmTzJG6YWhXXjXT8h8cIFyMCW3fQ2+3VcrqplHREZhT
cPbCNzXxIffP6dmI3NOjpmWQ3I317+QOVbJhua3lsB1lk2fQB6daJIjJEuxkW6fwpf9ANVAtDu18
Nyu1FwJvzhbAqbz6GN0GZUzMXULbUPrB/8IjowodBj0k/4iBg+TVwqKz52zMZelqoXZLWtCRFbLM
m8eeJ9/QMglTmDUQUB0lI1vh2NYkRcnx7obQ1DRm7lnQZb93/lvL0CmgJAIA9/Nm+aQyyuKSfuxG
qQliNLpqHCcXwBKchLqc6G0HfbeAckDMLQPm8lG+1Kg0snkqUC6cn+FeHumjPY80/58VzhIrQAsP
/FUXSWf5sXw7y8HcxVPWP9gMq22bymk+OeoTe9naLXGSjxXK2LBIq/SUt0AC387NgxFh4XZ0yfpz
D3RbIsvqbzwa4/HuWE2WL4rg6+FNXJU8ocenD5rZhAKfi03v8YCswsdv54mEae1e+q8JQ7YwVaHS
LBVNdCXFOo6baOQ9D1+9+v1Cumk22Uf0S1gZU6mKuJW6UxOMcpVi5R4ZAYG2eqURCn8wKsipjivH
oM4hceHpB02pJohIz+ndWZuXsx1tMVl6Hv2ERsDCuJiqy8lCUKZ+9AG/ld0u1EnHlMhLN9M7zKZN
LiwSyaAt7l4cre8dafhhHkOz3k73jGq9ciBLioXXg47nn5YxAhWFUepp5PGFvb1EsnyTaTZAPv+v
DIebDmHpLj/msDX4B0FGHGJQP7B3vL1EKiqNAvlTmytcLbKdT8UBaExSeIOVA7qCPYKhkdDoTkTM
mejPMqBLKA+nYh2bO+3uMsATi7EaBfp9UJa18FL+bXmFjLiQ4mZxxQbkZsL1qNEqvaULIB/3CI3V
SlsPMuFv3te5+ISlj5k4wLRiO375cXRRRcOkMYzvweAOzPPRKKVNOYizB6/Wy0GU+hLuqfPDWx1q
SxU3Ow4Bg0ODFnrKfSs76RWigRdkVbLPcVRCPi5lRtnYvaVZ3oZxPiKy9RqkG+OlRnfP4AxFJA6P
H8W/dpm/LQ8u6TJN7vrTgxEyVK5N3KNESHnVWdUNXYjEqATuH0Lz6tUI6gkUa8sjo7Q+XSqxPMHu
HuCYR/DUov9VIfXDdVEREasSH1Gc4hyw2vo2qVe/5IF0Y403Z+iLhNFLJ8cBxj9KxYgR5BNC42sc
Z2LZk9BuAEqWkjb+INvvLYgNVNa6qD+3nSsXzHnmhRamDbrJLj1mk6BRX2b8A1AZ2XE2djZgK56F
1iCpdCXmDd/21UrRvVsKzSgz+yHo+m/LnM4GCkotOVYD3Tnzo8+nyIGHqYbPHYnxvqP4IUK+5Nir
2KqGX74gkRSqtL/h3zYTRg8CilIbZe8uolr68GMLC6cdDjqgeJeYt9hGPteTguL9YQsTrfMx+XXl
9PyEk61gd2h9nZep4wO8e/DL3HnbqbkR+IM9peL6CcYSyxYZAj77ZhdsFe4VkUBnnJj2NCu+4Hf/
7BYgIbnFvSswxPlvydVaMWrDx76Ikqnv3LleH6GHCHQ1A65KNwsIGH3MFJOETMcmLwRvCp2qAx38
FqXiEAfO19jjfPUcEwMKBGWx5veOtzV7NK/rfyIP9e3RIwmd8x5sk4M6mwc6UaZ9EPI4ll4t43G/
6rQWwdLJb1+odZeOL0uhLfQWjj13UQQIhNeD/nmn4/6l7b0BngpzGRomM80btuZYYj32sQ2Z+TiG
wuEdtskHiIE4WoU3sTo+6wnSDnlO42CahppW8vBX0+el2ViNJvYiPFeno08yeyylAVpyFpA2fy/5
/HLgB3VzjRvQe1N6X1LwcjCmAdt2BpTW9QByWUe1wi5/bFJjiYeagRuTc+i718ZKsN9RBmf5vB4y
fj/Vy5oCU91fjfShxcHhfG1HXk6FHPvePSZBtJab/+7VtWSY8yJMjEf6vLAMM/kW38krYU3+Aw0X
xInlnTSAIZhiQxioJnodQpR3svzSeSVCIVSfzp+wc2WBgyd0DnqmrABjWJQpLEJw2+PSuTRfBL+R
y/jI5PWe7nFfV8bh4IxlnjAVfCiFtGMxSmPAj8/rxsmOcA+osmM/7s1mxHPyEVcuLobBbwAtJo9E
ZwTsCGRgE0kRp4f0+JvSXF9b1/1zAd2Jm/k68O4Np9ivR9LSNiSIJNSzwn12ce44pIvvDdewlaur
cIhhQxrH+XwosuwCFQfBdZe1lI/tYNDI/7kgRq7+clIDaixs9NR9sVTQN/2tWc8+dReI6NPa7EWS
MgDeyNDsqYnDg1wrNNzWOA2gEsABHIGKTGhrvnYrGy8zwWyKQg6+KZPWPxdunZBEF0maYEnGnCMs
Ryd3wJzkYc74FrHXtQrzkgidS6vK/Dw/nC6ZVw6vc6irzPogYxLMTT/dHGhH+xRl2UplMYrF+AgE
ZXHBnB9452PqJbmXBaqSqbZSZyTa40524rdbLbzv7brqHS8827oWlJWcs3pSyKP8124xqckCKmxU
Wp+5AyVXi965v0sJeM+evrxVVQalDEGMFk+mJ5TABKeYFTFDVCHzKlyCXOOX0MyDqfUQHid1M2GK
Ie+WgQJ0aFRuUS1y8gK0rO6kIAdeQJhMKdm3w4cNvsVJxKgWg/XZ3OlbCgNjY1MHmBwtG7iMQKFM
ULR7nNvUpCJom2IofBjku/rScFRVqL++VBDqW1IuO0uiQFKwKWGRJph6R6XtBP9QoFdyVgR3sTK0
8K011itDlBl01dQe0SImKs4GZbCE0711iPoBeADNxSQBUEzbCS3SnasPs/XqmrQCUL6JUqN9pAxP
xqVF6LTsqAwnbugRqXuwGRZuZN+2rZQUxdtP4G/ScjpXLwJ6gE052AKSEPSTaotysN/FoqYbUNN5
wokfHgbSc3a3qlhMerbY9vgvPBHCd3RtAywXR10E9fD2WBjRoXz6hr1AjEplobnooGL31IR5Wez/
r2W1CQZTe13TA/zVcBSJoBSEV4VeuEpmw6eDzTJ5LCLFmhCzeG10DxERMJh2lqnn2Xdqi6QsXzu1
sS1Xs5in17BVL/Rqy1Hryx2zuO4Le6oUx2/C4mjsF8fsccd0puqWKVs8EhVXlWw3D8n/jA53NNGP
mbhC1MryZ8uBXAaBAjC+2MJDNxbQJcaNfRgc3ntKQ9bgEGtSOZ9lTAekFGf4+RAIJzw2QgWN9DFp
LphBif69T4kqblO15u23R+GM4Z7bOnw49m9W+u4pNGP8neiCSb5OEcIzWSZu0yiC3qSaB27j9vJj
40c6H4IXcokNaaGgdcggzUzSTNHYp4gJ1CH/nXvpBk+kdA7tDJroaloChiEgLOK6TJm/5zJHLERJ
WE0IXrQOxM78xWDSbWK1r9wZjlnit21q+rFiim1gBV0Gey2K3LknvXzhD5YfdRkOF/pXMu+b7EPB
WbqcGjWwdAUp+AeTtmRCVbDtJCZjusz8vH30mJV+siqGn734k2W/ti1/LXvX+ezpJdS6ei5YA6PF
u4iPAHC0Icc5i4MIEsXdFYG+5Vgs533Cyh0/dOnX738un9iyuMZ4MuIcsLNyqfJq/prUrZE068wA
MJzfEupYBGE/dK4FM63MpUwuJNpyRbwBpxdwPawq+Vhut7R1Be5/9sYQfmOMuv8+Ild2g8MjvC/0
FU5vRLAcrATxXjbp8EoxFCosDaOkZRcgfgbJRs0Pulk9/ieelrBVagOgfqqeug==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_noc_tg_pmon_3_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 3;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
