{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736766888019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736766888019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 13:14:47 2025 " "Processing started: Mon Jan 13 13:14:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736766888019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736766888019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off watch -c watch " "Command: quartus_map --read_settings_files=on --write_settings_files=off watch -c watch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736766888019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736766888127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736766888128 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch.bdf " "Can't analyze file -- file watch.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736766893223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse " "Found entity 1: pulse" {  } { { "pulse.v" "" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736766893226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736766893226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_prep.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_prep.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_prep " "Found entity 1: mem_prep" {  } { { "mem_prep.v" "" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/mem_prep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736766893226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736766893226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 1 1 " "Found 1 design units, including 1 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.v" "" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736766893227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736766893227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file led_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_manager " "Found entity 1: led_manager" {  } { { "led_manager.v" "" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/led_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736766893227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736766893227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_detect " "Found entity 1: neg_detect" {  } { { "neg_detect.v" "" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/neg_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736766893228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736766893228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load watch.v(109) " "Verilog HDL Implicit Net warning at watch.v(109): created implicit net for \"load\"" {  } { { "watch.v" "" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/watch.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736766893228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "watch " "Elaborating entity \"watch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736766893259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse pulse:inst_pulse " "Elaborating entity \"pulse\" for hierarchy \"pulse:inst_pulse\"" {  } { { "watch.v" "inst_pulse" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/watch.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736766893271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 pulse.v(38) " "Verilog HDL assignment warning at pulse.v(38): truncated value with size 32 to match size of target (26)" {  } { { "pulse.v" "" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/pulse.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736766893271 "|watch|pulse:inst_pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_prep mem_prep:inst_mem_prep " "Elaborating entity \"mem_prep\" for hierarchy \"mem_prep:inst_mem_prep\"" {  } { { "watch.v" "inst_mem_prep" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/watch.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736766893272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_prep.v(49) " "Verilog HDL assignment warning at mem_prep.v(49): truncated value with size 32 to match size of target (3)" {  } { { "mem_prep.v" "" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/mem_prep.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736766893272 "|watch|mem_prep:inst_mem_prep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_manager led_manager:inst_led_manager " "Elaborating entity \"led_manager\" for hierarchy \"led_manager:inst_led_manager\"" {  } { { "watch.v" "inst_led_manager" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/watch.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736766893272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_detect neg_detect:inst_neg_detect " "Elaborating entity \"neg_detect\" for hierarchy \"neg_detect:inst_neg_detect\"" {  } { { "watch.v" "inst_neg_detect" { Text "/home/rares/Dev/Poli/Year3/Sem1/LSIC/watch.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736766893273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736766893497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736766893690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736766893690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736766893735 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736766893735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736766893735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736766893735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736766893739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 13:14:53 2025 " "Processing ended: Mon Jan 13 13:14:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736766893739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736766893739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736766893739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736766893739 ""}
