{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762377017362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762377017363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  5 16:10:17 2025 " "Processing started: Wed Nov  5 16:10:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762377017363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377017363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377017363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762377018467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762377018467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0_video_pll " "Found entity 1: vgaClock_video_pll_0_video_pll" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0 " "Found entity 1: vgaClock_video_pll_0" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/vgaClock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "instruction_memory.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "imm_generator.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/imm_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "datamemory.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/datamemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mem " "Found entity 1: mux_mem" {  } { { "mux_mem.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/mux_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/font_rom.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "color.sv(114) " "Verilog HDL information at color.sv(114): always construct contains both blocking and non-blocking assignments" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762377037512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.sv 3 3 " "Found 3 design units, including 3 entities, in source file color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037513 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock1280x800 " "Found entity 2: clock1280x800" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037513 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller_1280x800 " "Found entity 3: vga_controller_1280x800" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_renderer.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_renderer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_renderer " "Found entity 1: font_renderer" {  } { { "font_renderer.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/font_renderer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377037517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vgarst color.sv(460) " "Verilog HDL Implicit Net warning at color.sv(460): created implicit net for \"vgarst\"" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 460 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762377037676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "system_reset top_level.sv(34) " "Verilog HDL or VHDL warning at top_level.sv(34): object \"system_reset\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762377037687 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:u_pc " "Elaborating entity \"pc\" for hierarchy \"pc:u_pc\"" {  } { { "top_level.sv" "u_pc" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037689 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address pc.sv(10) " "Verilog HDL Always Construct warning at pc.sv(10): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "pc.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/pc.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762377037691 "|top_level|pc:u_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] pc.sv(10) " "Inferred latch for \"address\[0\]\" at pc.sv(10)" {  } { { "pc.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/pc.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037691 "|top_level|pc:u_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] pc.sv(10) " "Inferred latch for \"address\[1\]\" at pc.sv(10)" {  } { { "pc.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/pc.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037691 "|top_level|pc:u_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:u_imem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:u_imem\"" {  } { { "top_level.sv" "u_imem" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037692 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 127 instruction_memory.sv(16) " "Verilog HDL warning at instruction_memory.sv(16): number of words (6) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "instruction_memory.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/instruction_memory.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762377037695 "|top_level|InstructionMemory:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.sv(12) " "Net \"memory.data_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037695 "|top_level|InstructionMemory:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.sv(12) " "Net \"memory.waddr_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037695 "|top_level|InstructionMemory:u_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.sv(12) " "Net \"memory.we_a\" at instruction_memory.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/instruction_memory.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037695 "|top_level|InstructionMemory:u_imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:u_dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:u_dec\"" {  } { { "top_level.sv" "u_dec" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037697 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.sv(38) " "Verilog HDL Case Statement warning at decoder.sv(38): incomplete case statement has no default case item" {  } { { "decoder.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/decoder.sv" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762377037699 "|top_level|decoder:u_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:u_regs " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:u_regs\"" {  } { { "top_level.sv" "u_regs" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_generator imm_generator:u_imm " "Elaborating entity \"imm_generator\" for hierarchy \"imm_generator:u_imm\"" {  } { { "top_level.sv" "u_imm" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:u_mux " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:u_mux\"" {  } { { "top_level.sv" "u_mux" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:u_alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:u_alu\"" {  } { { "top_level.sv" "u_alu" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037721 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(24) " "Verilog HDL Case Statement warning at alu.sv(24): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1762377037724 "|top_level|Alu:u_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluResult alu.sv(24) " "Verilog HDL Always Construct warning at alu.sv(24): inferring latch(es) for variable \"AluResult\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762377037724 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[0\] alu.sv(24) " "Inferred latch for \"AluResult\[0\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037724 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[1\] alu.sv(24) " "Inferred latch for \"AluResult\[1\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037724 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[2\] alu.sv(24) " "Inferred latch for \"AluResult\[2\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037724 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[3\] alu.sv(24) " "Inferred latch for \"AluResult\[3\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[4\] alu.sv(24) " "Inferred latch for \"AluResult\[4\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[5\] alu.sv(24) " "Inferred latch for \"AluResult\[5\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[6\] alu.sv(24) " "Inferred latch for \"AluResult\[6\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[7\] alu.sv(24) " "Inferred latch for \"AluResult\[7\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[8\] alu.sv(24) " "Inferred latch for \"AluResult\[8\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[9\] alu.sv(24) " "Inferred latch for \"AluResult\[9\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[10\] alu.sv(24) " "Inferred latch for \"AluResult\[10\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[11\] alu.sv(24) " "Inferred latch for \"AluResult\[11\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[12\] alu.sv(24) " "Inferred latch for \"AluResult\[12\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[13\] alu.sv(24) " "Inferred latch for \"AluResult\[13\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[14\] alu.sv(24) " "Inferred latch for \"AluResult\[14\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[15\] alu.sv(24) " "Inferred latch for \"AluResult\[15\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[16\] alu.sv(24) " "Inferred latch for \"AluResult\[16\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[17\] alu.sv(24) " "Inferred latch for \"AluResult\[17\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[18\] alu.sv(24) " "Inferred latch for \"AluResult\[18\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[19\] alu.sv(24) " "Inferred latch for \"AluResult\[19\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037725 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[20\] alu.sv(24) " "Inferred latch for \"AluResult\[20\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[21\] alu.sv(24) " "Inferred latch for \"AluResult\[21\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[22\] alu.sv(24) " "Inferred latch for \"AluResult\[22\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[23\] alu.sv(24) " "Inferred latch for \"AluResult\[23\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[24\] alu.sv(24) " "Inferred latch for \"AluResult\[24\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[25\] alu.sv(24) " "Inferred latch for \"AluResult\[25\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[26\] alu.sv(24) " "Inferred latch for \"AluResult\[26\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[27\] alu.sv(24) " "Inferred latch for \"AluResult\[27\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[28\] alu.sv(24) " "Inferred latch for \"AluResult\[28\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[29\] alu.sv(24) " "Inferred latch for \"AluResult\[29\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[30\] alu.sv(24) " "Inferred latch for \"AluResult\[30\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluResult\[31\] alu.sv(24) " "Inferred latch for \"AluResult\[31\]\" at alu.sv(24)" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377037726 "|top_level|Alu:u_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:u_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:u_mem\"" {  } { { "top_level.sv" "u_mem" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037728 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "datamemory.sv(31) " "SystemVerilog warning at datamemory.sv(31): unique or priority keyword makes case statement complete" {  } { { "datamemory.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/datamemory.sv" 31 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1762377037754 "|top_level|data_memory:u_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mem mux_mem:u_mux_mem " "Elaborating entity \"mux_mem\" for hierarchy \"mux_mem:u_mux_mem\"" {  } { { "top_level.sv" "u_mux_mem" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:h0\"" {  } { { "top_level.sv" "h0" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037758 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex7seg.sv(18) " "Verilog HDL Case Statement warning at hex7seg.sv(18): case item expression covers a value already covered by a previous case item" {  } { { "hex7seg.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/hex7seg.sv" 18 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1762377037759 "|top_level|hex7seg:h0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color color:u_color " "Elaborating entity \"color\" for hierarchy \"color:u_color\"" {  } { { "top_level.sv" "u_color" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inside_any_text color.sv(403) " "Verilog HDL or VHDL warning at color.sv(403): object \"inside_any_text\" assigned a value but never read" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762377037880 "|top_level|color:u_color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 color.sv(101) " "Verilog HDL assignment warning at color.sv(101): truncated value with size 32 to match size of target (8)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037880 "|top_level|color:u_color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 color.sv(372) " "Verilog HDL assignment warning at color.sv(372): truncated value with size 32 to match size of target (5)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037880 "|top_level|color:u_color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 color.sv(379) " "Verilog HDL assignment warning at color.sv(379): truncated value with size 32 to match size of target (7)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037880 "|top_level|color:u_color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 color.sv(384) " "Verilog HDL assignment warning at color.sv(384): truncated value with size 32 to match size of target (6)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 color.sv(415) " "Verilog HDL assignment warning at color.sv(415): truncated value with size 32 to match size of target (4)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 color.sv(417) " "Verilog HDL assignment warning at color.sv(417): truncated value with size 32 to match size of target (3)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 color.sv(424) " "Verilog HDL assignment warning at color.sv(424): truncated value with size 32 to match size of target (5)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[0\]\[15..19\] 0 color.sv(93) " "Net \"text\[0\]\[15..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[1\]\[12..19\] 0 color.sv(93) " "Net \"text\[1\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[2\]\[13..19\] 0 color.sv(93) " "Net \"text\[2\]\[13..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[3\]\[13..19\] 0 color.sv(93) " "Net \"text\[3\]\[13..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[4\]\[12..19\] 0 color.sv(93) " "Net \"text\[4\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[5\]\[13..19\] 0 color.sv(93) " "Net \"text\[5\]\[13..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[6\]\[12..19\] 0 color.sv(93) " "Net \"text\[6\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[7\]\[12..19\] 0 color.sv(93) " "Net \"text\[7\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[8\]\[12..19\] 0 color.sv(93) " "Net \"text\[8\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[9\]\[13..19\] 0 color.sv(93) " "Net \"text\[9\]\[13..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[10\]\[12..19\] 0 color.sv(93) " "Net \"text\[10\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[11\]\[12..19\] 0 color.sv(93) " "Net \"text\[11\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[12\]\[12..19\] 0 color.sv(93) " "Net \"text\[12\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037881 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[13\]\[12..19\] 0 color.sv(93) " "Net \"text\[13\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[14\]\[12..19\] 0 color.sv(93) " "Net \"text\[14\]\[12..19\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text\[15..32\] 0 color.sv(93) " "Net \"text\[15..32\]\" at color.sv(93) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[0\]\[4..19\] 0 color.sv(94) " "Net \"text2\[0\]\[4..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[1\]\[12..19\] 0 color.sv(94) " "Net \"text2\[1\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[2\]\[12..19\] 0 color.sv(94) " "Net \"text2\[2\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[3\]\[12..19\] 0 color.sv(94) " "Net \"text2\[3\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[4\]\[12..19\] 0 color.sv(94) " "Net \"text2\[4\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[5\]\[12..19\] 0 color.sv(94) " "Net \"text2\[5\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[6\]\[12..19\] 0 color.sv(94) " "Net \"text2\[6\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[7\]\[12..19\] 0 color.sv(94) " "Net \"text2\[7\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[8\]\[12..19\] 0 color.sv(94) " "Net \"text2\[8\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[9\]\[12..19\] 0 color.sv(94) " "Net \"text2\[9\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[10\]\[12..19\] 0 color.sv(94) " "Net \"text2\[10\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[11\]\[12..19\] 0 color.sv(94) " "Net \"text2\[11\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[12\]\[12..19\] 0 color.sv(94) " "Net \"text2\[12\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[13\]\[12..19\] 0 color.sv(94) " "Net \"text2\[13\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[14\]\[12..19\] 0 color.sv(94) " "Net \"text2\[14\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[15\]\[12..19\] 0 color.sv(94) " "Net \"text2\[15\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037882 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[16\]\[12..19\] 0 color.sv(94) " "Net \"text2\[16\]\[12..19\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text2\[17..32\] 0 color.sv(94) " "Net \"text2\[17..32\]\" at color.sv(94) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[0\]\[4..19\] 0 color.sv(95) " "Net \"text3\[0\]\[4..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[1\]\[14..19\] 0 color.sv(95) " "Net \"text3\[1\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[2\]\[14..19\] 0 color.sv(95) " "Net \"text3\[2\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[3\]\[14..19\] 0 color.sv(95) " "Net \"text3\[3\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[4\]\[14..19\] 0 color.sv(95) " "Net \"text3\[4\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[5\]\[14..19\] 0 color.sv(95) " "Net \"text3\[5\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[6\]\[14..19\] 0 color.sv(95) " "Net \"text3\[6\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[7\]\[14..19\] 0 color.sv(95) " "Net \"text3\[7\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[8\]\[14..19\] 0 color.sv(95) " "Net \"text3\[8\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[9\]\[14..19\] 0 color.sv(95) " "Net \"text3\[9\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[10\]\[14..19\] 0 color.sv(95) " "Net \"text3\[10\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[11\]\[14..19\] 0 color.sv(95) " "Net \"text3\[11\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[12\]\[14..19\] 0 color.sv(95) " "Net \"text3\[12\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[13\]\[14..19\] 0 color.sv(95) " "Net \"text3\[13\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[14\]\[14..19\] 0 color.sv(95) " "Net \"text3\[14\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[15\]\[14..19\] 0 color.sv(95) " "Net \"text3\[15\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037883 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[16\]\[14..19\] 0 color.sv(95) " "Net \"text3\[16\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[17\]\[14..19\] 0 color.sv(95) " "Net \"text3\[17\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[18\]\[14..19\] 0 color.sv(95) " "Net \"text3\[18\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[19\]\[14..19\] 0 color.sv(95) " "Net \"text3\[19\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[20\]\[14..19\] 0 color.sv(95) " "Net \"text3\[20\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[21\]\[14..19\] 0 color.sv(95) " "Net \"text3\[21\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[22\]\[14..19\] 0 color.sv(95) " "Net \"text3\[22\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[23\]\[14..19\] 0 color.sv(95) " "Net \"text3\[23\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[24\]\[14..19\] 0 color.sv(95) " "Net \"text3\[24\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[25\]\[14..19\] 0 color.sv(95) " "Net \"text3\[25\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[26\]\[14..19\] 0 color.sv(95) " "Net \"text3\[26\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[27\]\[14..19\] 0 color.sv(95) " "Net \"text3\[27\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[28\]\[14..19\] 0 color.sv(95) " "Net \"text3\[28\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[29\]\[14..19\] 0 color.sv(95) " "Net \"text3\[29\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037884 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[30\]\[14..19\] 0 color.sv(95) " "Net \"text3\[30\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[31\]\[14..19\] 0 color.sv(95) " "Net \"text3\[31\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text3\[32\]\[14..19\] 0 color.sv(95) " "Net \"text3\[32\]\[14..19\]\" at color.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[0\]\[15..19\] 0 color.sv(96) " "Net \"text4\[0\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[1\]\[15..19\] 0 color.sv(96) " "Net \"text4\[1\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[2\]\[15..19\] 0 color.sv(96) " "Net \"text4\[2\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[3\]\[15..19\] 0 color.sv(96) " "Net \"text4\[3\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[4\]\[15..19\] 0 color.sv(96) " "Net \"text4\[4\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[5\]\[15..19\] 0 color.sv(96) " "Net \"text4\[5\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[6\]\[15..19\] 0 color.sv(96) " "Net \"text4\[6\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[7\]\[15..19\] 0 color.sv(96) " "Net \"text4\[7\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[8\]\[15..19\] 0 color.sv(96) " "Net \"text4\[8\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[9\]\[15..19\] 0 color.sv(96) " "Net \"text4\[9\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[10\]\[15..19\] 0 color.sv(96) " "Net \"text4\[10\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[11\]\[15..19\] 0 color.sv(96) " "Net \"text4\[11\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[12\]\[15..19\] 0 color.sv(96) " "Net \"text4\[12\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037885 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[13\]\[15..19\] 0 color.sv(96) " "Net \"text4\[13\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[14\]\[15..19\] 0 color.sv(96) " "Net \"text4\[14\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[15\]\[15..19\] 0 color.sv(96) " "Net \"text4\[15\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[16\]\[15..19\] 0 color.sv(96) " "Net \"text4\[16\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[17\]\[15..19\] 0 color.sv(96) " "Net \"text4\[17\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[18\]\[15..19\] 0 color.sv(96) " "Net \"text4\[18\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[19\]\[15..19\] 0 color.sv(96) " "Net \"text4\[19\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[20\]\[15..19\] 0 color.sv(96) " "Net \"text4\[20\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[21\]\[15..19\] 0 color.sv(96) " "Net \"text4\[21\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[22\]\[15..19\] 0 color.sv(96) " "Net \"text4\[22\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[23\]\[15..19\] 0 color.sv(96) " "Net \"text4\[23\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[24\]\[15..19\] 0 color.sv(96) " "Net \"text4\[24\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[25\]\[15..19\] 0 color.sv(96) " "Net \"text4\[25\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[26\]\[15..19\] 0 color.sv(96) " "Net \"text4\[26\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[27\]\[15..19\] 0 color.sv(96) " "Net \"text4\[27\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[28\]\[15..19\] 0 color.sv(96) " "Net \"text4\[28\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037886 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[29\]\[15..19\] 0 color.sv(96) " "Net \"text4\[29\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037887 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[30\]\[15..19\] 0 color.sv(96) " "Net \"text4\[30\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037887 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[31\]\[15..19\] 0 color.sv(96) " "Net \"text4\[31\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037887 "|top_level|color:u_color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text4\[32\]\[15..19\] 0 color.sv(96) " "Net \"text4\[32\]\[15..19\]\" at color.sv(96) has no driver or initial value, using a default initial value '0'" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 96 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037887 "|top_level|color:u_color"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762377037887 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762377037887 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762377037887 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "text4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"text4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762377037887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock1280x800 color:u_color\|clock1280x800:vgaclock " "Elaborating entity \"clock1280x800\" for hierarchy \"color:u_color\|clock1280x800:vgaclock\"" {  } { { "color.sv" "vgaclock" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock color:u_color\|clock1280x800:vgaclock\|vgaClock:clk " "Elaborating entity \"vgaClock\" for hierarchy \"color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\"" {  } { { "color.sv" "clk" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0 color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0 " "Elaborating entity \"vgaClock_video_pll_0\" for hierarchy \"color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\"" {  } { { "vgaClock/synthesis/vgaClock.v" "video_pll_0" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/vgaClock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0_video_pll color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll " "Elaborating entity \"vgaClock_video_pll_0_video_pll\" for hierarchy \"color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "video_pll" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "altera_pll_i" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037942 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1762377037947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 83.333333 MHz " "Parameter \"output_clock_frequency1\" = \"83.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 32.894736 MHz " "Parameter \"output_clock_frequency2\" = \"32.894736 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377037947 ""}  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762377037947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "reset_from_locked" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller_1280x800 color:u_color\|vga_controller_1280x800:ctrl " "Elaborating entity \"vga_controller_1280x800\" for hierarchy \"color:u_color\|vga_controller_1280x800:ctrl\"" {  } { { "color.sv" "ctrl" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color.sv(501) " "Verilog HDL assignment warning at color.sv(501): truncated value with size 32 to match size of target (10)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037954 "|top_level|color:u_color|vga_controller_1280x800:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 color.sv(503) " "Verilog HDL assignment warning at color.sv(503): truncated value with size 32 to match size of target (11)" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762377037954 "|top_level|color:u_color|vga_controller_1280x800:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_renderer color:u_color\|font_renderer:font_inst " "Elaborating entity \"font_renderer\" for hierarchy \"color:u_color\|font_renderer:font_inst\"" {  } { { "color.sv" "font_inst" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color:u_color\|font_renderer:font_inst\|font_rom:rom_inst " "Elaborating entity \"font_rom\" for hierarchy \"color:u_color\|font_renderer:font_inst\|font_rom:rom_inst\"" {  } { { "font_renderer.sv" "rom_inst" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/font_renderer.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377037956 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 font_rom.sv(13) " "Net \"mem.data_a\" at font_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/font_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037957 "|top_level|color:u_color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 font_rom.sv(13) " "Net \"mem.waddr_a\" at font_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/font_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037957 "|top_level|color:u_color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 font_rom.sv(13) " "Net \"mem.we_a\" at font_rom.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/font_rom.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762377037957 "|top_level|color:u_color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } } { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } } { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/vgaClock/synthesis/vgaClock.v" 18 0 0 } } { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 462 0 0 } } { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 48 0 0 } } { "top_level.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 227 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1762377039675 "|top_level|color:u_color|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1762377039675 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1762377039675 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "InstructionMemory:u_imem\|memory " "RAM logic \"InstructionMemory:u_imem\|memory\" is uninferred due to inappropriate RAM size" {  } { { "instruction_memory.sv" "memory" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/instruction_memory.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1762377041146 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1762377041146 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/quartus/ARQUITECTURA/single-cycle (vga )/db/riscvpc.ram0_InstructionMemory_d1968ec4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/quartus/ARQUITECTURA/single-cycle (vga )/db/riscvpc.ram0_InstructionMemory_d1968ec4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 0 1762377046973 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[0\] " "LATCH primitive \"Alu:u_alu\|AluResult\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377049925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[1\] " "LATCH primitive \"Alu:u_alu\|AluResult\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377049925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[2\] " "LATCH primitive \"Alu:u_alu\|AluResult\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[3\] " "LATCH primitive \"Alu:u_alu\|AluResult\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[4\] " "LATCH primitive \"Alu:u_alu\|AluResult\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[5\] " "LATCH primitive \"Alu:u_alu\|AluResult\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[6\] " "LATCH primitive \"Alu:u_alu\|AluResult\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[7\] " "LATCH primitive \"Alu:u_alu\|AluResult\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[8\] " "LATCH primitive \"Alu:u_alu\|AluResult\[8\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[9\] " "LATCH primitive \"Alu:u_alu\|AluResult\[9\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[10\] " "LATCH primitive \"Alu:u_alu\|AluResult\[10\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[11\] " "LATCH primitive \"Alu:u_alu\|AluResult\[11\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[12\] " "LATCH primitive \"Alu:u_alu\|AluResult\[12\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[13\] " "LATCH primitive \"Alu:u_alu\|AluResult\[13\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[14\] " "LATCH primitive \"Alu:u_alu\|AluResult\[14\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[15\] " "LATCH primitive \"Alu:u_alu\|AluResult\[15\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[16\] " "LATCH primitive \"Alu:u_alu\|AluResult\[16\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[17\] " "LATCH primitive \"Alu:u_alu\|AluResult\[17\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[18\] " "LATCH primitive \"Alu:u_alu\|AluResult\[18\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[19\] " "LATCH primitive \"Alu:u_alu\|AluResult\[19\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[20\] " "LATCH primitive \"Alu:u_alu\|AluResult\[20\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[21\] " "LATCH primitive \"Alu:u_alu\|AluResult\[21\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[22\] " "LATCH primitive \"Alu:u_alu\|AluResult\[22\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[23\] " "LATCH primitive \"Alu:u_alu\|AluResult\[23\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[24\] " "LATCH primitive \"Alu:u_alu\|AluResult\[24\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[25\] " "LATCH primitive \"Alu:u_alu\|AluResult\[25\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[26\] " "LATCH primitive \"Alu:u_alu\|AluResult\[26\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[27\] " "LATCH primitive \"Alu:u_alu\|AluResult\[27\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[28\] " "LATCH primitive \"Alu:u_alu\|AluResult\[28\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[29\] " "LATCH primitive \"Alu:u_alu\|AluResult\[29\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[30\] " "LATCH primitive \"Alu:u_alu\|AluResult\[30\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:u_alu\|AluResult\[31\] " "LATCH primitive \"Alu:u_alu\|AluResult\[31\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/alu.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1762377050012 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color:u_color\|font_renderer:font_inst\|font_rom:rom_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color:u_color\|font_renderer:font_inst\|font_rom:rom_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/riscvpc.ram0_font_rom_e26a0106.hdl.mif " "Parameter INIT_FILE set to db/riscvpc.ram0_font_rom_e26a0106.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1762377050251 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1762377050251 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762377050251 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color:u_color\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color:u_color\|Mod0\"" {  } { { "color.sv" "Mod0" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 424 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762377050256 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color:u_color\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color:u_color\|Div0\"" {  } { { "color.sv" "Div0" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 384 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762377050256 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762377050256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color:u_color\|font_renderer:font_inst\|font_rom:rom_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color:u_color\|font_renderer:font_inst\|font_rom:rom_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377050374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color:u_color\|font_renderer:font_inst\|font_rom:rom_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color:u_color\|font_renderer:font_inst\|font_rom:rom_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/riscvpc.ram0_font_rom_e26a0106.hdl.mif " "Parameter \"INIT_FILE\" = \"db/riscvpc.ram0_font_rom_e26a0106.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762377050374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ad1 " "Found entity 1: altsyncram_4ad1" {  } { { "db/altsyncram_4ad1.tdf" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/db/altsyncram_4ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377050429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377050429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color:u_color\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color:u_color\|lpm_divide:Mod0\"" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 424 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377050465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color:u_color\|lpm_divide:Mod0 " "Instantiated megafunction \"color:u_color\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050465 ""}  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 424 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762377050465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/db/lpm_divide_m3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377050517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377050517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377050533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377050533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377050577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377050577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color:u_color\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color:u_color\|lpm_divide:Div0\"" {  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 384 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377050597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color:u_color\|lpm_divide:Div0 " "Instantiated megafunction \"color:u_color\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762377050597 ""}  } { { "color.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/color.sv" 384 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762377050597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/db/lpm_divide_jbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762377050649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377050649 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1762377050881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762377063835 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4096 " "4096 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762377075958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/quartus/ARQUITECTURA/single-cycle (vga )/output_files/riscvpc.map.smsg " "Generated suppressed messages file C:/quartus/ARQUITECTURA/single-cycle (vga )/output_files/riscvpc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377076516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762377077107 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762377077107 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance color:u_color\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1762377077646 ""}  } { { "altera_pll.v" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1762377077646 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "top_level.sv" "" { Text "C:/quartus/ARQUITECTURA/single-cycle (vga )/top_level.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762377078063 "|top_level|sw3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762377078063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8843 " "Implemented 8843 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762377078098 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762377078098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8760 " "Implemented 8760 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762377078098 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1762377078098 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1762377078098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762377078098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762377078172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  5 16:11:18 2025 " "Processing ended: Wed Nov  5 16:11:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762377078172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762377078172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762377078172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762377078172 ""}
