// Seed: 1638971216
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    output tri1 id_3,
    output uwire id_4,
    output wand id_5,
    output supply0 id_6,
    output tri0 id_7,
    output wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output wire id_12
);
endmodule
module module_1 #(
    parameter id_0 = 32'd15,
    parameter id_1 = 32'd95
) (
    output wire _id_0,
    input wire _id_1,
    input tri1 id_2,
    output wor id_3,
    input supply0 id_4
);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_4,
      id_2,
      id_3
  );
  assign modCall_1.id_9 = 0;
  parameter id_6 = 1 && -1;
  logic ['b0 : id_0] id_7[-1 'b0 : -1];
  ;
  wire [1 : id_1] id_8;
  assign id_7 = id_2;
endmodule
