
uart_fifo_wb
############



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/io/uart/old_uart_fifo_wb.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 84-109

Source file: `io/uart/old_uart_fifo_wb.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/io/uart/old_uart_fifo_wb.vhdl>`_


	 