Block Name			X	Y		#Block ID
---------------------------
cim_stencil$d_reg__U3$reg0		15	5		#r56
cim_stencil$d_reg__U4$reg0		20	8		#r57
cim_stencil$d_reg__U5$reg0		16	7		#r58
cim_stencil$d_reg__U6$reg0		17	13		#r111
cim_stencil$d_reg__U7$reg0		16	12		#r112
cim_stencil$d_reg__U8$reg0		14	12		#r113
cim_stencil$ub_cim_stencil_BANK_2_garnet		15	14		#m114
cim_stencil$ub_cim_stencil_BANK_3_garnet		15	13		#m115
cim_stencil$ub_cim_stencil_bank_4_garnet		15	7		#m116
gray_stencil$d_reg__U12$reg0		10	12		#r117
gray_stencil$d_reg__U13$reg0		5	12		#r118
gray_stencil$d_reg__U14$reg0		10	11		#r119
gray_stencil$d_reg__U15$reg0		10	3		#r120
gray_stencil$d_reg__U16$reg0		12	2		#r121
gray_stencil$d_reg__U17$reg0		13	3		#r122
gray_stencil$ub_gray_stencil_BANK_2_garnet		11	2		#m123
gray_stencil$ub_gray_stencil_BANK_3_garnet		11	3		#m124
gray_stencil$ub_gray_stencil_bank_4_garnet		7	12		#m125
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_write_0		1	0		#I0
io16_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_write_0$reg9		1	4		#r185
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_1_write_0		3	0		#I2
io16_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_1_write_0$reg20		4	11		#r217
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0		0	0		#I155
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg0		8	11		#r156
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg1		11	11		#r157
io16in_hw_input_stencil_clkwrk_0_op_hcompute_hw_input_global_wrapper_glb_stencil_read_0$reg2		13	11		#r158
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0		2	0		#I163
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg6		4	9		#r164
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg7		5	11		#r165
io16in_hw_input_stencil_clkwrk_1_op_hcompute_hw_input_global_wrapper_glb_stencil_1_read_0$reg8		7	11		#r166
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0		4	0		#I159
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg3		17	8		#r160
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg4		18	10		#r161
io16in_hw_input_stencil_clkwrk_2_op_hcompute_hw_input_global_wrapper_glb_stencil_2_read_0$reg5		18	11		#r162
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0		6	0		#I187
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg11		6	2		#r188
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg12		4	4		#r189
io16in_hw_input_stencil_clkwrk_3_op_hcompute_hw_input_global_wrapper_glb_stencil_3_read_0$reg13		4	5		#r190
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0		8	0		#I195
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0$reg17		0	1		#r196
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0$reg18		0	4		#r197
io16in_hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_glb_stencil_4_read_0$reg19		1	5		#r198
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0		10	0		#I191
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0$reg14		7	2		#r192
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0$reg15		6	4		#r193
io16in_hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_glb_stencil_5_read_0$reg16		5	4		#r194
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_write_valid		1	0		#i1
io1_hw_output_global_wrapper_stencil_clkwrk_6_op_hcompute_hw_output_global_wrapper_stencil_write_valid$reg10		9	4		#r186
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid		3	0		#i3
io1_hw_output_global_wrapper_stencil_clkwrk_7_op_hcompute_hw_output_global_wrapper_stencil_1_write_valid$reg21		3	4		#r218
lxx_stencil$d_reg__U21$reg0		3	7		#r126
lxx_stencil$d_reg__U22$reg0		6	7		#r127
lxx_stencil$d_reg__U23$reg0		8	7		#r128
lxx_stencil$d_reg__U24$reg0		5	7		#r129
lxx_stencil$d_reg__U25$reg0		4	7		#r130
lxx_stencil$d_reg__U26$reg0		9	8		#r131
lxx_stencil$ub_lxx_stencil_BANK_2_garnet		3	7		#m132
lxx_stencil$ub_lxx_stencil_BANK_3_garnet		7	8		#m133
lxx_stencil$ub_lxx_stencil_bank_4_garnet		7	7		#m134
lxy_stencil$d_reg__U30$reg0		12	10		#r135
lxy_stencil$d_reg__U31$reg0		10	10		#r136
lxy_stencil$d_reg__U32$reg0		16	9		#r137
lxy_stencil$d_reg__U33$reg0		13	9		#r138
lxy_stencil$d_reg__U34$reg0		11	10		#r139
lxy_stencil$d_reg__U35$reg0		16	11		#r140
lxy_stencil$ub_lxy_stencil_BANK_2_garnet		11	9		#m141
lxy_stencil$ub_lxy_stencil_BANK_3_garnet		15	10		#m142
lxy_stencil$ub_lxy_stencil_bank_4_garnet		11	10		#m143
lyy_stencil$d_reg__U39$reg0		11	16		#r144
lyy_stencil$d_reg__U40$reg0		9	15		#r145
lyy_stencil$d_reg__U41$reg0		12	14		#r146
lyy_stencil$d_reg__U42$reg0		8	15		#r147
lyy_stencil$d_reg__U43$reg0		10	15		#r148
lyy_stencil$d_reg__U44$reg0		13	15		#r149
lyy_stencil$ub_lyy_stencil_BANK_2_garnet		11	16		#m150
lyy_stencil$ub_lyy_stencil_BANK_3_garnet		11	14		#m151
lyy_stencil$ub_lyy_stencil_bank_4_garnet		11	15		#m152
op_hcompute_cim_stencil$inner_compute$add_1262_1263_1268_i2613_i2231		21	6		#p53
op_hcompute_cim_stencil$inner_compute$ashr_1269_1270_1271_i2616_i1504		22	6		#p54
op_hcompute_cim_stencil$inner_compute$ashr_lgxx_stencil_3_1261_1262_i2601_i1625		20	5		#p23
op_hcompute_cim_stencil$inner_compute$ashr_lgxy_stencil_3_1261_1265_i2610_i1625		17	6		#p50
op_hcompute_cim_stencil$inner_compute$ashr_lgyy_stencil_3_1261_1263_i2605_i1625		20	6		#p39
op_hcompute_cim_stencil$inner_compute$mul_1265_1265_1266_i2611_i1096		17	5		#p51
op_hcompute_cim_stencil$inner_compute$sub_1264_1266_1267_i2612_i1864		21	5		#p52
op_hcompute_cim_stencil$inner_compute$sub_1267_1271_1272_i2617_i134		22	5		#p55
op_hcompute_cim_stencil_1$inner_compute$add_1304_1305_1310_i2653_i2231		4	13		#p108
op_hcompute_cim_stencil_1$inner_compute$ashr_1311_1312_1313_i2656_i1504		2	14		#p109
op_hcompute_cim_stencil_1$inner_compute$ashr_lgxx_stencil_4_1303_1304_i2641_i1625		4	11		#p78
op_hcompute_cim_stencil_1$inner_compute$ashr_lgxy_stencil_4_1303_1307_i2650_i1625		6	9		#p105
op_hcompute_cim_stencil_1$inner_compute$ashr_lgyy_stencil_4_1303_1305_i2645_i1625		4	15		#p94
op_hcompute_cim_stencil_1$inner_compute$mul_1307_1307_1308_i2651_i1096		4	9		#p106
op_hcompute_cim_stencil_1$inner_compute$sub_1306_1308_1309_i2652_i1864		4	12		#p107
op_hcompute_cim_stencil_1$inner_compute$sub_1309_1313_1314_i2657_i134		4	14		#p110
op_hcompute_grad_x_unclamp_stencil$inner_compute$i2679_i2680_i651		5	10		#p4
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$i2684_i2685_i651		9	2		#p59
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$add_544_545_546_i2706_i1422		8	12		#p13
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$add_grad_x_unclamp_stencil_1_534_535_i2694_i412		5	11		#p5
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$mul_540_533_541_i2701_i1096		6	12		#p7
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$sub_535_536_537_i2696_i134		9	11		#p6
op_hcompute_grad_x_unclamp_stencil_2$inner_compute$sub_539_541_542_i2702_i1985		8	11		#p8
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$add_602_603_604_i2736_i1422		12	3		#p68
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$add_grad_x_unclamp_stencil_2_592_593_i2724_i412		10	2		#p60
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$mul_598_591_599_i2731_i1096		14	2		#p62
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$sub_593_594_595_i2726_i134		12	2		#p61
op_hcompute_grad_x_unclamp_stencil_3$inner_compute$sub_597_599_600_i2732_i1985		13	2		#p63
op_hcompute_grad_y_unclamp_stencil$inner_compute$i2749_i2750_i651		10	5		#p24
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$i2754_i2755_i651		8	10		#p79
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$add_832_833_834_tree$_join_i2776_i1176		9	12		#p29
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$add_grad_y_unclamp_stencil_1_822_823_i2764_i412		10	4		#p25
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$mul_826_821_827_i2769_i1096		12	7		#p26
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$sub_825_827_828_i2770_i730		10	8		#p27
op_hcompute_grad_y_unclamp_stencil_2$inner_compute$sub_828_829_830_i2772_i134		10	12		#p28
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$add_890_891_892_tree$_join_i2806_i1176		12	4		#p84
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$add_grad_y_unclamp_stencil_2_880_881_i2794_i412		9	9		#p80
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$mul_884_879_885_i2799_i1096		13	11		#p81
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$sub_883_885_886_i2800_i730		13	9		#p82
op_hcompute_grad_y_unclamp_stencil_3$inner_compute$sub_886_887_888_i2802_i134		13	4		#p83
op_hcompute_gray_stencil$inner_compute$add_426_433_434_tree$_join_i2829_i412		14	11		#p11
op_hcompute_gray_stencil$inner_compute$add_426_433_434_tree$opN_0$_join_i2825_i412		17	11		#p10
op_hcompute_gray_stencil$inner_compute$lshr_434_435_436_i2831_i212		13	12		#p12
op_hcompute_gray_stencil$inner_compute$mul_424_425_426_i2821_i1096		16	11		#p9
op_hcompute_gray_stencil_1$inner_compute$add_471_478_479_tree$_join_i2859_i412		5	5		#p66
op_hcompute_gray_stencil_1$inner_compute$add_471_478_479_tree$opN_0$_join_i2855_i412		4	5		#p65
op_hcompute_gray_stencil_1$inner_compute$lshr_479_480_481_i2861_i212		5	4		#p67
op_hcompute_gray_stencil_1$inner_compute$mul_469_470_471_i2851_i1096		2	5		#p64
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$_join_i2931_i1823		1	6		#p183
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$_join_i2928_i1823		12	6		#p181
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_0$_join_i2916_i1823		18	6		#p173
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_0$opN_0$_join_i2910_i1823		16	7		#p169
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_0$opN_1$_join_i2915_i1823		18	7		#p172
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_1$_join_i2927_i1823		13	6		#p180
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_1$opN_0$_join_i2921_i1823		14	6		#p176
op_hcompute_hw_output_glb_stencil$inner_compute$bitand_1369_1371_1372_tree$opN_0$opN_1$opN_1$_join_i2926_i1823		16	6		#p179
op_hcompute_hw_output_glb_stencil$inner_compute$mux_1372_1373_1374_i2932_i1784		1	5		#p184
op_hcompute_hw_output_glb_stencil$inner_compute$sle_1370_cim_stencil_2_1371_i2930_i2430		2	6		#p182
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_1_cim_stencil_2_1355_i2907_i1944		16	8		#p167
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_3_cim_stencil_2_1356_i2909_i1944		14	9		#p168
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_4_cim_stencil_2_1358_i2912_i1944		17	7		#p170
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_5_cim_stencil_2_1360_i2914_i1944		20	7		#p171
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_6_cim_stencil_2_1362_i2918_i1944		14	7		#p174
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_7_cim_stencil_2_1364_i2920_i1944		14	5		#p175
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_8_cim_stencil_2_1366_i2923_i1944		17	12		#p177
op_hcompute_hw_output_glb_stencil$inner_compute$slt_cim_stencil_9_cim_stencil_2_1368_i2925_i1944		16	5		#p178
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$_join_i2989_i1823		12	13		#p215
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$_join_i2986_i1823		13	14		#p213
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_0$_join_i2974_i1823		14	14		#p205
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_0$opN_0$_join_i2968_i1823		14	12		#p201
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_0$opN_1$_join_i2973_i1823		21	13		#p204
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_1$_join_i2985_i1823		18	14		#p212
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_1$opN_0$_join_i2979_i1823		17	15		#p208
op_hcompute_hw_output_glb_stencil_1$inner_compute$bitand_1446_1448_1449_tree$opN_0$opN_1$opN_1$_join_i2984_i1823		22	14		#p211
op_hcompute_hw_output_glb_stencil_1$inner_compute$mux_1449_1450_1451_i2990_i1784		8	13		#p216
op_hcompute_hw_output_glb_stencil_1$inner_compute$sle_1447_cim_stencil_11_1448_i2988_i2430		13	13		#p214
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_10_cim_stencil_11_1432_i2965_i1944		14	13		#p199
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_12_cim_stencil_11_1433_i2967_i1944		14	8		#p200
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_13_cim_stencil_11_1435_i2970_i1944		20	13		#p202
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_14_cim_stencil_11_1437_i2972_i1944		21	12		#p203
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_15_cim_stencil_11_1439_i2976_i1944		16	14		#p206
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_16_cim_stencil_11_1441_i2978_i1944		17	14		#p207
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_17_cim_stencil_11_1443_i2981_i1944		22	8		#p209
op_hcompute_hw_output_glb_stencil_1$inner_compute$slt_cim_stencil_18_cim_stencil_11_1445_i2983_i1944		21	14		#p210
op_hcompute_hw_output_global_wrapper_stencil_1_port_controller_garnet		3	5		#m153
op_hcompute_hw_output_global_wrapper_stencil_port_controller_garnet		11	4		#m154
op_hcompute_lgxx_stencil$inner_compute$i3023_i3024_i651		10	6		#p18
op_hcompute_lgxx_stencil_1$inner_compute$i3028_i3029_i651		9	8		#p73
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$_join_i3052_i1176		8	6		#p22
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_0$opN_0$_join_i3040_i1176		9	6		#p19
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_0$opN_0$opN_1$_join_i3039_i2231		9	7		#p17
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_0$opN_1$_join_i3047_i1176		5	7		#p21
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_0$opN_1$opN_1$_join_i3046_i2231		4	7		#p20
op_hcompute_lgxx_stencil_2$inner_compute$add_lxx_stencil_1_717_718_tree$opN_1$_join_i3051_i2231		6	6		#p16
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$_join_i3079_i1176		5	8		#p77
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_0$opN_0$_join_i3067_i1176		8	8		#p74
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_0$opN_0$opN_1$_join_i3066_i2231		8	9		#p72
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_0$opN_1$_join_i3074_i1176		4	8		#p76
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_0$opN_1$opN_1$_join_i3073_i2231		4	6		#p75
op_hcompute_lgxx_stencil_3$inner_compute$add_lxx_stencil_10_761_762_tree$opN_1$_join_i3078_i2231		5	6		#p71
op_hcompute_lgxy_stencil$inner_compute$i3087_i3088_i651		16	9		#p45
op_hcompute_lgxy_stencil_1$inner_compute$i3092_i3093_i651		18	9		#p100
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$_join_i3116_i1176		14	10		#p49
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_0$opN_0$_join_i3104_i1176		16	10		#p46
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_0$opN_0$opN_1$_join_i3103_i2231		17	10		#p44
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_0$opN_1$_join_i3111_i1176		12	10		#p48
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_0$opN_1$opN_1$_join_i3110_i2231		13	10		#p47
op_hcompute_lgxy_stencil_2$inner_compute$add_lxy_stencil_1_1019_1020_tree$opN_1$_join_i3115_i2231		12	11		#p43
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$_join_i3143_i1176		10	9		#p104
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_0$opN_0$_join_i3131_i1176		17	9		#p101
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_0$opN_0$opN_1$_join_i3130_i2231		17	8		#p99
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_0$opN_1$_join_i3138_i1176		9	10		#p103
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_0$opN_1$opN_1$_join_i3137_i2231		10	11		#p102
op_hcompute_lgxy_stencil_3$inner_compute$add_lxy_stencil_10_1063_1064_tree$opN_1$_join_i3142_i2231		10	10		#p98
op_hcompute_lgyy_stencil$inner_compute$i3151_i3152_i651		13	15		#p34
op_hcompute_lgyy_stencil_1$inner_compute$i3156_i3157_i651		14	16		#p89
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$_join_i3180_i1176		12	14		#p38
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_0$opN_0$_join_i3168_i1176		14	15		#p35
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_0$opN_0$opN_1$_join_i3167_i2231		13	16		#p33
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_0$opN_1$_join_i3175_i1176		9	14		#p37
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_0$opN_1$opN_1$_join_i3174_i2231		9	15		#p36
op_hcompute_lgyy_stencil_2$inner_compute$add_lyy_stencil_1_1175_1176_tree$opN_1$_join_i3179_i2231		10	15		#p32
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$_join_i3207_i1176		8	16		#p93
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_0$opN_0$_join_i3195_i1176		12	16		#p90
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_0$opN_0$opN_1$_join_i3194_i2231		12	15		#p88
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_0$opN_1$_join_i3202_i1176		9	16		#p92
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_0$opN_1$opN_1$_join_i3201_i2231		10	16		#p91
op_hcompute_lgyy_stencil_3$inner_compute$add_lyy_stencil_10_1219_1220_tree$opN_1$_join_i3206_i2231		6	16		#p87
op_hcompute_lxx_stencil$inner_compute$ashr_646_647_648_i3224_i1504		1	7		#p15
op_hcompute_lxx_stencil$inner_compute$smax_643_644_645$max_mux_i3221_i1301		1	8		#p14
op_hcompute_lxx_stencil_1$inner_compute$ashr_671_672_673_i3246_i1504		8	5		#p70
op_hcompute_lxx_stencil_1$inner_compute$smax_668_669_670$max_mux_i3243_i1301		9	5		#p69
op_hcompute_lxy_stencil$inner_compute$ashr_938_939_940_i3276_i1504		6	13		#p42
op_hcompute_lxy_stencil$inner_compute$smax_933_934_935$max_mux_i3265_i1301		5	12		#p41
op_hcompute_lxy_stencil$inner_compute$smax_936_934_937$max_mux_i3273_i1301		5	13		#p40
op_hcompute_lxy_stencil_1$inner_compute$ashr_970_971_972_i3313_i1504		12	9		#p97
op_hcompute_lxy_stencil_1$inner_compute$smax_965_966_967$max_mux_i3302_i1301		12	5		#p96
op_hcompute_lxy_stencil_1$inner_compute$smax_968_966_969$max_mux_i3310_i1301		12	8		#p95
op_hcompute_lyy_stencil$inner_compute$ashr_1104_1105_1106_i3342_i1504		5	15		#p31
op_hcompute_lyy_stencil$inner_compute$smax_1101_1102_1103$max_mux_i3339_i1301		5	14		#p30
op_hcompute_lyy_stencil_1$inner_compute$ashr_1129_1130_1131_i3364_i1504		6	15		#p86
op_hcompute_lyy_stencil_1$inner_compute$smax_1126_1127_1128$max_mux_i3361_i1301		6	14		#p85
