# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:59:45 on Jun 09,2022
# vcom -reportprogress 300 -work work decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench
# -- Compiling architecture tb of testbench
# ** Error: (vcom-11) Could not find work.decoder_source.
# ** Error (suppressible): decoder_tb.vhd(58): (vcom-1195) Cannot find expanded name "work.decoder_source".
# ** Error: decoder_tb.vhd(58): Unknown expanded name.
# ** Note: decoder_tb.vhd(73): VHDL Compiler exiting
# End time: 20:59:45 on Jun 09,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/21.1/questa_fse/win64/vcom failed.
# Error in macro ./sim.do line 4
# C:/intelFPGA/21.1/questa_fse/win64/vcom failed.
#     while executing
# "vcom -work work decoder_tb.vhd"
